#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a1f382a250 .scope module, "comparator" "comparator" 2 97;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "man_a"
    .port_info 1 /INPUT 32 "man_bs"
    .port_info 2 /INPUT 1 "sa"
    .port_info 3 /INPUT 1 "sb"
    .port_info 4 /OUTPUT 32 "sum"
L_0x7fcc609e1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2b20690_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1060;  1 drivers
o0x7fcc60be5a18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1f2b538d0_0 .net "man_a", 32 1, o0x7fcc60be5a18;  0 drivers
v0x55a1f2b891d0_0 .var "man_b", 32 1;
o0x7fcc60be5c28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1f2bbc410_0 .net "man_bs", 32 1, o0x7fcc60be5c28;  0 drivers
o0x7fcc60be5c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1f2bf0450_0 .net "sa", 0 0, o0x7fcc60be5c58;  0 drivers
o0x7fcc60be5c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1f2c23690_0 .net "sb", 0 0, o0x7fcc60be5c88;  0 drivers
RS_0x7fcc60be5aa8 .resolv tri, v0x55a1f2a50800_0, L_0x55a1f393cee0;
v0x55a1f2c598c0_0 .net8 "sum", 32 1, RS_0x7fcc60be5aa8;  2 drivers
E_0x55a1f15502c0 .event edge, v0x55a1f2bf0450_0, v0x55a1f2c23690_0, v0x55a1f2bbc410_0;
L_0x55a1f393cee0 .part/pv L_0x7fcc609e1060, 31, 1, 32;
S_0x55a1f30f48a0 .scope module, "m_0" "adder" 2 111, 3 4 0, S_0x55a1f382a250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "si"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
L_0x55a1f39397e0 .functor BUFZ 8, v0x55a1f2aec650_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fcc609e1018 .functor BUFT 1, C4<01101011>, C4<0>, C4<0>, C4<0>;
v0x55a1f2980060_0 .net/2u *"_s27", 7 0, L_0x7fcc609e1018;  1 drivers
v0x55a1f29b32a0_0 .net "a", 31 0, o0x7fcc60be5a18;  alias, 0 drivers
v0x55a1f29e9580_0 .net "b", 31 0, v0x55a1f2b891d0_0;  1 drivers
v0x55a1f2a1c7c0_0 .var/i "i", 31 0;
v0x55a1f2a50800_0 .var "si", 31 0;
v0x55a1f2a83a40_0 .net "x", 263 0, L_0x55a1f393cce0;  1 drivers
v0x55a1f2a85030_0 .net "xout", 7 0, L_0x55a1f39397e0;  1 drivers
v0x55a1f2ab9410_0 .net "y", 255 0, v0x55a1f294c020_0;  1 drivers
v0x55a1f2aec650_0 .var "y_end", 7 0;
E_0x55a1f1550630/0 .event edge, v0x55a1f2a83a40_0, v0x55a1f294c020_0, v0x55a1f2a1c7c0_0, v0x55a1f29b32a0_0;
E_0x55a1f1550630/1 .event edge, v0x55a1f29e9580_0;
E_0x55a1f1550630 .event/or E_0x55a1f1550630/0, E_0x55a1f1550630/1;
L_0x55a1f3938c40 .part o0x7fcc60be5a18, 0, 8;
L_0x55a1f3938ce0 .part v0x55a1f2b891d0_0, 0, 8;
L_0x55a1f393a110 .part o0x7fcc60be5a18, 8, 8;
L_0x55a1f393a1b0 .part v0x55a1f2b891d0_0, 8, 8;
L_0x55a1f393b600 .part o0x7fcc60be5a18, 16, 8;
L_0x55a1f393b6a0 .part v0x55a1f2b891d0_0, 16, 8;
L_0x55a1f393cb50 .part o0x7fcc60be5a18, 24, 8;
L_0x55a1f393cbf0 .part v0x55a1f2b891d0_0, 24, 8;
LS_0x55a1f393cce0_0_0 .concat8 [ 8 64 64 64], L_0x7fcc609e1018, L_0x55a1f3938860, L_0x55a1f3939a70, L_0x55a1f393af60;
LS_0x55a1f393cce0_0_4 .concat8 [ 64 0 0 0], L_0x55a1f393c4b0;
L_0x55a1f393cce0 .concat8 [ 200 64 0 0], LS_0x55a1f393cce0_0_0, LS_0x55a1f393cce0_0_4;
L_0x55a1f393cde0 .part L_0x55a1f393cce0, 0, 256;
S_0x55a1f23fd510 .scope module, "kpg_0" "kpgg" 3 16, 4 3 0, S_0x55a1f30f48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f205a730_0 .net "ai", 7 0, L_0x55a1f3938c40;  1 drivers
v0x55a1f208e770_0 .net "bi", 7 0, L_0x55a1f3938ce0;  1 drivers
v0x55a1f20c19b0_0 .net "x", 63 0, L_0x55a1f3938860;  1 drivers
L_0x55a1f3937c90 .part L_0x55a1f3938c40, 0, 1;
L_0x55a1f3937d30 .part L_0x55a1f3938ce0, 0, 1;
L_0x55a1f3937dd0 .part L_0x55a1f3938c40, 1, 1;
L_0x55a1f3937ec0 .part L_0x55a1f3938ce0, 1, 1;
L_0x55a1f3937fb0 .part L_0x55a1f3938c40, 2, 1;
L_0x55a1f3938050 .part L_0x55a1f3938ce0, 2, 1;
L_0x55a1f3938130 .part L_0x55a1f3938c40, 3, 1;
L_0x55a1f39381d0 .part L_0x55a1f3938ce0, 3, 1;
L_0x55a1f3938350 .part L_0x55a1f3938c40, 4, 1;
L_0x55a1f39383f0 .part L_0x55a1f3938ce0, 4, 1;
L_0x55a1f39384f0 .part L_0x55a1f3938c40, 5, 1;
L_0x55a1f3938590 .part L_0x55a1f3938ce0, 5, 1;
L_0x55a1f39386a0 .part L_0x55a1f3938c40, 6, 1;
L_0x55a1f3938740 .part L_0x55a1f3938ce0, 6, 1;
LS_0x55a1f3938860_0_0 .concat8 [ 8 8 8 8], v0x55a1f37bf300_0, v0x55a1f382dce0_0, v0x55a1f382f630_0, v0x55a1f3809d50_0;
LS_0x55a1f3938860_0_4 .concat8 [ 8 8 8 8], v0x55a1f1f1ace0_0, v0x55a1f1f159c0_0, v0x55a1f1fbe910_0, v0x55a1f20274f0_0;
L_0x55a1f3938860 .concat8 [ 32 32 0 0], LS_0x55a1f3938860_0_0, LS_0x55a1f3938860_0_4;
L_0x55a1f3938900 .part L_0x55a1f3938c40, 7, 1;
L_0x55a1f3938a60 .part L_0x55a1f3938ce0, 7, 1;
S_0x55a1f266d540 .scope module, "kpg_0" "kpg" 4 9, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f37f2bc0_0 .net "ai", 0 0, L_0x55a1f3937c90;  1 drivers
v0x55a1f37ed200_0 .net "bi", 0 0, L_0x55a1f3937d30;  1 drivers
v0x55a1f37bf300_0 .var "out", 7 0;
E_0x55a1f1550000 .event edge, v0x55a1f37ed200_0, v0x55a1f37f2bc0_0;
S_0x55a1f3811ca0 .scope module, "kpg_1" "kpg" 4 10, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f15da430_0 .net "ai", 0 0, L_0x55a1f3937dd0;  1 drivers
v0x55a1f382e400_0 .net "bi", 0 0, L_0x55a1f3937ec0;  1 drivers
v0x55a1f382dce0_0 .var "out", 7 0;
E_0x55a1f3832150 .event edge, v0x55a1f382e400_0, v0x55a1f15da430_0;
S_0x55a1f38244c0 .scope module, "kpg_2" "kpg" 4 11, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f3803900_0 .net "ai", 0 0, L_0x55a1f3937fb0;  1 drivers
v0x55a1f21942f0_0 .net "bi", 0 0, L_0x55a1f3938050;  1 drivers
v0x55a1f382f630_0 .var "out", 7 0;
E_0x55a1f3832190 .event edge, v0x55a1f21942f0_0, v0x55a1f3803900_0;
S_0x55a1f2fbd860 .scope module, "kpg_3" "kpg" 4 12, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f1f19cc0_0 .net "ai", 0 0, L_0x55a1f3938130;  1 drivers
v0x55a1f1f21cc0_0 .net "bi", 0 0, L_0x55a1f39381d0;  1 drivers
v0x55a1f3809d50_0 .var "out", 7 0;
E_0x55a1f380d9f0 .event edge, v0x55a1f1f21cc0_0, v0x55a1f1f19cc0_0;
S_0x55a1f2ce3140 .scope module, "kpg_4" "kpg" 4 13, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f38092c0_0 .net "ai", 0 0, L_0x55a1f3938350;  1 drivers
v0x55a1f382f3d0_0 .net "bi", 0 0, L_0x55a1f39383f0;  1 drivers
v0x55a1f1f1ace0_0 .var "out", 7 0;
E_0x55a1f1ee8ba0 .event edge, v0x55a1f382f3d0_0, v0x55a1f38092c0_0;
S_0x55a1f2d4d4c0 .scope module, "kpg_5" "kpg" 4 14, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f1eeedb0_0 .net "ai", 0 0, L_0x55a1f39384f0;  1 drivers
v0x55a1f1f11210_0 .net "bi", 0 0, L_0x55a1f3938590;  1 drivers
v0x55a1f1f159c0_0 .var "out", 7 0;
E_0x55a1f37fc290 .event edge, v0x55a1f1f11210_0, v0x55a1f1eeedb0_0;
S_0x55a1f2db4740 .scope module, "kpg_6" "kpg" 4 15, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f1f57690_0 .net "ai", 0 0, L_0x55a1f39386a0;  1 drivers
v0x55a1f1f8a8d0_0 .net "bi", 0 0, L_0x55a1f3938740;  1 drivers
v0x55a1f1fbe910_0 .var "out", 7 0;
E_0x55a1f3801c50 .event edge, v0x55a1f1f8a8d0_0, v0x55a1f1f57690_0;
S_0x55a1f2e1d340 .scope module, "kpg_7" "kpg" 4 16, 5 1 0, S_0x55a1f23fd510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f1ff1b50_0 .net "ai", 0 0, L_0x55a1f3938900;  1 drivers
v0x55a1f1ff3110_0 .net "bi", 0 0, L_0x55a1f3938a60;  1 drivers
v0x55a1f20274f0_0 .var "out", 7 0;
E_0x55a1f37eb670 .event edge, v0x55a1f1ff3110_0, v0x55a1f1ff1b50_0;
S_0x55a1f2e845d0 .scope module, "kpg_1" "kpgg" 3 17, 4 3 0, S_0x55a1f30f48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f3273310_0 .net "ai", 7 0, L_0x55a1f393a110;  1 drivers
v0x55a1f32a6550_0 .net "bi", 7 0, L_0x55a1f393a1b0;  1 drivers
v0x55a1f32dbe50_0 .net "x", 63 0, L_0x55a1f3939a70;  1 drivers
L_0x55a1f3938d80 .part L_0x55a1f393a110, 0, 1;
L_0x55a1f3938e20 .part L_0x55a1f393a1b0, 0, 1;
L_0x55a1f3938ef0 .part L_0x55a1f393a110, 1, 1;
L_0x55a1f3939010 .part L_0x55a1f393a1b0, 1, 1;
L_0x55a1f3939130 .part L_0x55a1f393a110, 2, 1;
L_0x55a1f39391d0 .part L_0x55a1f393a1b0, 2, 1;
L_0x55a1f39392e0 .part L_0x55a1f393a110, 3, 1;
L_0x55a1f3939380 .part L_0x55a1f393a1b0, 3, 1;
L_0x55a1f39394a0 .part L_0x55a1f393a110, 4, 1;
L_0x55a1f3939570 .part L_0x55a1f393a1b0, 4, 1;
L_0x55a1f3939640 .part L_0x55a1f393a110, 5, 1;
L_0x55a1f3939710 .part L_0x55a1f393a1b0, 5, 1;
L_0x55a1f3939850 .part L_0x55a1f393a110, 6, 1;
L_0x55a1f3939920 .part L_0x55a1f393a1b0, 6, 1;
LS_0x55a1f3939a70_0_0 .concat8 [ 8 8 8 8], v0x55a1f215e530_0, v0x55a1f21c7730_0, v0x55a1f2261bf0_0, v0x55a1f22fe800_0;
LS_0x55a1f3939a70_0_4 .concat8 [ 8 8 8 8], v0x55a1f239a580_0, v0x55a1f2403cb0_0, v0x55a1f31a3480_0, v0x55a1f323f2c0_0;
L_0x55a1f3939a70 .concat8 [ 32 32 0 0], LS_0x55a1f3939a70_0_0, LS_0x55a1f3939a70_0_4;
L_0x55a1f3939cc0 .part L_0x55a1f393a110, 7, 1;
L_0x55a1f3939f30 .part L_0x55a1f393a1b0, 7, 1;
S_0x55a1f2eed110 .scope module, "kpg_0" "kpg" 4 9, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f20f72b0_0 .net "ai", 0 0, L_0x55a1f3938d80;  1 drivers
v0x55a1f212a4f0_0 .net "bi", 0 0, L_0x55a1f3938e20;  1 drivers
v0x55a1f215e530_0 .var "out", 7 0;
E_0x55a1f37f0f10 .event edge, v0x55a1f212a4f0_0, v0x55a1f20f72b0_0;
S_0x55a1f2f54390 .scope module, "kpg_1" "kpg" 4 10, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2191770_0 .net "ai", 0 0, L_0x55a1f3938ef0;  1 drivers
v0x55a1f2193c20_0 .net "bi", 0 0, L_0x55a1f3939010;  1 drivers
v0x55a1f21c7730_0 .var "out", 7 0;
E_0x55a1f37f68d0 .event edge, v0x55a1f2193c20_0, v0x55a1f2191770_0;
S_0x55a1f2c7bec0 .scope module, "kpg_2" "kpg" 4 11, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f21fa970_0 .net "ai", 0 0, L_0x55a1f3939130;  1 drivers
v0x55a1f222e9b0_0 .net "bi", 0 0, L_0x55a1f39391d0;  1 drivers
v0x55a1f2261bf0_0 .var "out", 7 0;
E_0x55a1f1f20340 .event edge, v0x55a1f222e9b0_0, v0x55a1f21fa970_0;
S_0x55a1f29a2660 .scope module, "kpg_3" "kpg" 4 12, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2297580_0 .net "ai", 0 0, L_0x55a1f39392e0;  1 drivers
v0x55a1f22ca7c0_0 .net "bi", 0 0, L_0x55a1f3939380;  1 drivers
v0x55a1f22fe800_0 .var "out", 7 0;
E_0x55a1f1ee75a0 .event edge, v0x55a1f22ca7c0_0, v0x55a1f2297580_0;
S_0x55a1f2a0bb80 .scope module, "kpg_4" "kpg" 4 13, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2331a40_0 .net "ai", 0 0, L_0x55a1f39394a0;  1 drivers
v0x55a1f2367340_0 .net "bi", 0 0, L_0x55a1f3939570;  1 drivers
v0x55a1f239a580_0 .var "out", 7 0;
E_0x55a1f382b6f0 .event edge, v0x55a1f2367340_0, v0x55a1f2331a40_0;
S_0x55a1f2a72e00 .scope module, "kpg_5" "kpg" 4 14, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f23ce5c0_0 .net "ai", 0 0, L_0x55a1f3939640;  1 drivers
v0x55a1f2401800_0 .net "bi", 0 0, L_0x55a1f3939710;  1 drivers
v0x55a1f2403cb0_0 .var "out", 7 0;
E_0x55a1f382c080 .event edge, v0x55a1f2401800_0, v0x55a1f23ce5c0_0;
S_0x55a1f2adba10 .scope module, "kpg_6" "kpg" 4 15, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f313c200_0 .net "ai", 0 0, L_0x55a1f3939850;  1 drivers
v0x55a1f316f440_0 .net "bi", 0 0, L_0x55a1f3939920;  1 drivers
v0x55a1f31a3480_0 .var "out", 7 0;
E_0x55a1f382c590 .event edge, v0x55a1f316f440_0, v0x55a1f313c200_0;
S_0x55a1f2b42c90 .scope module, "kpg_7" "kpg" 4 16, 5 1 0, S_0x55a1f2e845d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f31d66c0_0 .net "ai", 0 0, L_0x55a1f3939cc0;  1 drivers
v0x55a1f320c080_0 .net "bi", 0 0, L_0x55a1f3939f30;  1 drivers
v0x55a1f323f2c0_0 .var "out", 7 0;
E_0x55a1f382c8a0 .event edge, v0x55a1f320c080_0, v0x55a1f31d66c0_0;
S_0x55a1f2bab7d0 .scope module, "kpg_2" "kpgg" 3 18, 4 3 0, S_0x55a1f30f48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f37e6260_0 .net "ai", 7 0, L_0x55a1f393b600;  1 drivers
v0x55a1f3807cb0_0 .net "bi", 7 0, L_0x55a1f393b6a0;  1 drivers
v0x55a1f37f15b0_0 .net "x", 63 0, L_0x55a1f393af60;  1 drivers
L_0x55a1f393a280 .part L_0x55a1f393b600, 0, 1;
L_0x55a1f393a380 .part L_0x55a1f393b6a0, 0, 1;
L_0x55a1f393a480 .part L_0x55a1f393b600, 1, 1;
L_0x55a1f393a550 .part L_0x55a1f393b6a0, 1, 1;
L_0x55a1f393a620 .part L_0x55a1f393b600, 2, 1;
L_0x55a1f393a6c0 .part L_0x55a1f393b6a0, 2, 1;
L_0x55a1f393a7d0 .part L_0x55a1f393b600, 3, 1;
L_0x55a1f393a870 .part L_0x55a1f393b6a0, 3, 1;
L_0x55a1f393a990 .part L_0x55a1f393b600, 4, 1;
L_0x55a1f393aa60 .part L_0x55a1f393b6a0, 4, 1;
L_0x55a1f393ab30 .part L_0x55a1f393b600, 5, 1;
L_0x55a1f393ac00 .part L_0x55a1f393b6a0, 5, 1;
L_0x55a1f393ad40 .part L_0x55a1f393b600, 6, 1;
L_0x55a1f393ae10 .part L_0x55a1f393b6a0, 6, 1;
LS_0x55a1f393af60_0_0 .concat8 [ 8 8 8 8], v0x55a1f3376310_0, v0x55a1f34144a0_0, v0x55a1f34b0280_0, v0x55a1f354dd50_0;
LS_0x55a1f393af60_0_4 .concat8 [ 8 8 8 8], v0x55a1f35e8210_0, v0x55a1f3685670_0, v0x55a1f37214b0_0, v0x55a1f3789050_0;
L_0x55a1f393af60 .concat8 [ 32 32 0 0], LS_0x55a1f393af60_0_0, LS_0x55a1f393af60_0_4;
L_0x55a1f393b1b0 .part L_0x55a1f393b600, 7, 1;
L_0x55a1f393b420 .part L_0x55a1f393b6a0, 7, 1;
S_0x55a1f2c12a50 .scope module, "kpg_0" "kpg" 4 9, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f330f090_0 .net "ai", 0 0, L_0x55a1f393a280;  1 drivers
v0x55a1f33430d0_0 .net "bi", 0 0, L_0x55a1f393a380;  1 drivers
v0x55a1f3376310_0 .var "out", 7 0;
E_0x55a1f382d4a0 .event edge, v0x55a1f33430d0_0, v0x55a1f330f090_0;
S_0x55a1f293b3e0 .scope module, "kpg_1" "kpg" 4 10, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f33ad220_0 .net "ai", 0 0, L_0x55a1f393a480;  1 drivers
v0x55a1f33e0460_0 .net "bi", 0 0, L_0x55a1f393a550;  1 drivers
v0x55a1f34144a0_0 .var "out", 7 0;
E_0x55a1f159e010 .event edge, v0x55a1f33e0460_0, v0x55a1f33ad220_0;
S_0x55a1f2660bf0 .scope module, "kpg_2" "kpg" 4 11, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f34476e0_0 .net "ai", 0 0, L_0x55a1f393a620;  1 drivers
v0x55a1f347d040_0 .net "bi", 0 0, L_0x55a1f393a6c0;  1 drivers
v0x55a1f34b0280_0 .var "out", 7 0;
E_0x55a1f1ee4700 .event edge, v0x55a1f347d040_0, v0x55a1f34476e0_0;
S_0x55a1f26c9d50 .scope module, "kpg_3" "kpg" 4 12, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f34e42c0_0 .net "ai", 0 0, L_0x55a1f393a7d0;  1 drivers
v0x55a1f3517500_0 .net "bi", 0 0, L_0x55a1f393a870;  1 drivers
v0x55a1f354dd50_0 .var "out", 7 0;
E_0x55a1f382ab40 .event edge, v0x55a1f3517500_0, v0x55a1f34e42c0_0;
S_0x55a1f2730fd0 .scope module, "kpg_4" "kpg" 4 13, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f3580f90_0 .net "ai", 0 0, L_0x55a1f393a990;  1 drivers
v0x55a1f35b4fd0_0 .net "bi", 0 0, L_0x55a1f393aa60;  1 drivers
v0x55a1f35e8210_0 .var "out", 7 0;
E_0x55a1f38182f0 .event edge, v0x55a1f35b4fd0_0, v0x55a1f3580f90_0;
S_0x55a1f279b7a0 .scope module, "kpg_5" "kpg" 4 14, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f361e3f0_0 .net "ai", 0 0, L_0x55a1f393ab30;  1 drivers
v0x55a1f3651630_0 .net "bi", 0 0, L_0x55a1f393ac00;  1 drivers
v0x55a1f3685670_0 .var "out", 7 0;
E_0x55a1f3818cb0 .event edge, v0x55a1f3651630_0, v0x55a1f361e3f0_0;
S_0x55a1f2802a20 .scope module, "kpg_6" "kpg" 4 15, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f36b88b0_0 .net "ai", 0 0, L_0x55a1f393ad40;  1 drivers
v0x55a1f36ee270_0 .net "bi", 0 0, L_0x55a1f393ae10;  1 drivers
v0x55a1f37214b0_0 .var "out", 7 0;
E_0x55a1f3818ea0 .event edge, v0x55a1f36ee270_0, v0x55a1f36b88b0_0;
S_0x55a1f286b620 .scope module, "kpg_7" "kpg" 4 16, 5 1 0, S_0x55a1f2bab7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f37554f0_0 .net "ai", 0 0, L_0x55a1f393b1b0;  1 drivers
v0x55a1f3788730_0 .net "bi", 0 0, L_0x55a1f393b420;  1 drivers
v0x55a1f3789050_0 .var "out", 7 0;
E_0x55a1f38291b0 .event edge, v0x55a1f3788730_0, v0x55a1f37554f0_0;
S_0x55a1f28d28a0 .scope module, "kpg_3" "kpgg" 3 19, 4 3 0, S_0x55a1f30f48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f27e0420_0 .net "ai", 7 0, L_0x55a1f393cb50;  1 drivers
v0x55a1f2813660_0 .net "bi", 7 0, L_0x55a1f393cbf0;  1 drivers
v0x55a1f2849020_0 .net "x", 63 0, L_0x55a1f393c4b0;  1 drivers
L_0x55a1f393b780 .part L_0x55a1f393cb50, 0, 1;
L_0x55a1f393b850 .part L_0x55a1f393cbf0, 0, 1;
L_0x55a1f393b920 .part L_0x55a1f393cb50, 1, 1;
L_0x55a1f393b9f0 .part L_0x55a1f393cbf0, 1, 1;
L_0x55a1f393bac0 .part L_0x55a1f393cb50, 2, 1;
L_0x55a1f393bb60 .part L_0x55a1f393cbf0, 2, 1;
L_0x55a1f393bc70 .part L_0x55a1f393cb50, 3, 1;
L_0x55a1f393bda0 .part L_0x55a1f393cbf0, 3, 1;
L_0x55a1f393bf50 .part L_0x55a1f393cb50, 4, 1;
L_0x55a1f393c020 .part L_0x55a1f393cbf0, 4, 1;
L_0x55a1f393c0f0 .part L_0x55a1f393cb50, 5, 1;
L_0x55a1f393c1c0 .part L_0x55a1f393cbf0, 5, 1;
L_0x55a1f393c290 .part L_0x55a1f393cb50, 6, 1;
L_0x55a1f393c360 .part L_0x55a1f393cbf0, 6, 1;
LS_0x55a1f393c4b0_0_0 .concat8 [ 8 8 8 8], v0x55a1f38022f0_0, v0x55a1f2437760_0, v0x55a1f24d1c20_0, v0x55a1f256e830_0;
LS_0x55a1f393c4b0_0_4 .concat8 [ 8 8 8 8], v0x55a1f260a5b0_0, v0x55a1f2673ce0_0, v0x55a1f270e9d0_0, v0x55a1f27ac3e0_0;
L_0x55a1f393c4b0 .concat8 [ 32 32 0 0], LS_0x55a1f393c4b0_0_0, LS_0x55a1f393c4b0_0_4;
L_0x55a1f393c700 .part L_0x55a1f393cb50, 7, 1;
L_0x55a1f393c970 .part L_0x55a1f393cbf0, 7, 1;
S_0x55a1f25f9970 .scope module, "kpg_0" "kpg" 4 9, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f37f6f70_0 .net "ai", 0 0, L_0x55a1f393b780;  1 drivers
v0x55a1f37fc930_0 .net "bi", 0 0, L_0x55a1f393b850;  1 drivers
v0x55a1f38022f0_0 .var "out", 7 0;
E_0x55a1f38293a0 .event edge, v0x55a1f37fc930_0, v0x55a1f37f6f70_0;
S_0x55a1f36a7c70 .scope module, "kpg_1" "kpg" 4 10, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f3796ca0_0 .net "ai", 0 0, L_0x55a1f393b920;  1 drivers
v0x55a1f38099a0_0 .net "bi", 0 0, L_0x55a1f393b9f0;  1 drivers
v0x55a1f2437760_0 .var "out", 7 0;
E_0x55a1f3829550 .event edge, v0x55a1f38099a0_0, v0x55a1f3796ca0_0;
S_0x55a1f3710870 .scope module, "kpg_2" "kpg" 4 11, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f246a9a0_0 .net "ai", 0 0, L_0x55a1f393bac0;  1 drivers
v0x55a1f249e9e0_0 .net "bi", 0 0, L_0x55a1f393bb60;  1 drivers
v0x55a1f24d1c20_0 .var "out", 7 0;
E_0x55a1f382a410 .event edge, v0x55a1f249e9e0_0, v0x55a1f246a9a0_0;
S_0x55a1f3777af0 .scope module, "kpg_3" "kpg" 4 12, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f25075b0_0 .net "ai", 0 0, L_0x55a1f393bc70;  1 drivers
v0x55a1f253a7f0_0 .net "bi", 0 0, L_0x55a1f393bda0;  1 drivers
v0x55a1f256e830_0 .var "out", 7 0;
E_0x55a1f3817bc0 .event edge, v0x55a1f253a7f0_0, v0x55a1f25075b0_0;
S_0x55a1f2459d60 .scope module, "kpg_4" "kpg" 4 13, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f25a1a70_0 .net "ai", 0 0, L_0x55a1f393bf50;  1 drivers
v0x55a1f25d7370_0 .net "bi", 0 0, L_0x55a1f393c020;  1 drivers
v0x55a1f260a5b0_0 .var "out", 7 0;
E_0x55a1f3813ab0 .event edge, v0x55a1f25d7370_0, v0x55a1f25a1a70_0;
S_0x55a1f24c0fe0 .scope module, "kpg_5" "kpg" 4 14, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f263e5f0_0 .net "ai", 0 0, L_0x55a1f393c0f0;  1 drivers
v0x55a1f2671830_0 .net "bi", 0 0, L_0x55a1f393c1c0;  1 drivers
v0x55a1f2673ce0_0 .var "out", 7 0;
E_0x55a1f38247f0 .event edge, v0x55a1f2671830_0, v0x55a1f263e5f0_0;
S_0x55a1f2529bb0 .scope module, "kpg_6" "kpg" 4 15, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f26a7750_0 .net "ai", 0 0, L_0x55a1f393c290;  1 drivers
v0x55a1f26da990_0 .net "bi", 0 0, L_0x55a1f393c360;  1 drivers
v0x55a1f270e9d0_0 .var "out", 7 0;
E_0x55a1f38254d0 .event edge, v0x55a1f26da990_0, v0x55a1f26a7750_0;
S_0x55a1f2590e30 .scope module, "kpg_7" "kpg" 4 16, 5 1 0, S_0x55a1f28d28a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2741c10_0 .net "ai", 0 0, L_0x55a1f393c700;  1 drivers
v0x55a1f27791a0_0 .net "bi", 0 0, L_0x55a1f393c970;  1 drivers
v0x55a1f27ac3e0_0 .var "out", 7 0;
E_0x55a1f38260e0 .event edge, v0x55a1f27791a0_0, v0x55a1f2741c10_0;
S_0x55a1f36409f0 .scope module, "ppc_0" "ppc" 3 23, 6 1 0, S_0x55a1f30f48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 256 "y"
    .port_info 1 /INPUT 256 "x"
v0x55a1f287c260_0 .var/i "i", 31 0;
v0x55a1f28b02a0_0 .var/i "j", 31 0;
v0x55a1f28e34e0_0 .var/i "n", 31 0;
v0x55a1f2918de0_0 .net "x", 255 0, L_0x55a1f393cde0;  1 drivers
v0x55a1f294c020_0 .var "y", 255 0;
E_0x55a1f3816980/0 .event edge, v0x55a1f287c260_0, v0x55a1f28e34e0_0, v0x55a1f2918de0_0, v0x55a1f28b02a0_0;
E_0x55a1f3816980/1 .event edge, v0x55a1f294c020_0;
E_0x55a1f3816980 .event/or E_0x55a1f3816980/0, E_0x55a1f3816980/1;
S_0x55a1f3816650 .scope module, "dff_lvl_p3" "dff_lvl_p3" 7 46;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "q"
o0x7fcc60be5da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1f2c8cb00_0 .net "a", 0 0, o0x7fcc60be5da8;  0 drivers
o0x7fcc60be5dd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a1f2cc0b40_0 .net "b", 8 1, o0x7fcc60be5dd8;  0 drivers
o0x7fcc60be5e08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1f2cf3d80_0 .net "c", 32 1, o0x7fcc60be5e08;  0 drivers
o0x7fcc60be5e38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1f2d2aec0_0 .net "clk", 0 0, o0x7fcc60be5e38;  0 drivers
v0x55a1f2d5e100_0 .var "q", 31 0;
o0x7fcc60be5e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55a1f2d92140_0 .net "rst", 0 0, o0x7fcc60be5e98;  0 drivers
E_0x55a1f3817660 .event posedge, v0x55a1f2d2aec0_0;
S_0x55a1f3024ae0 .scope module, "getdif" "getdif" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "exp_a"
    .port_info 1 /INPUT 8 "exp_b"
    .port_info 2 /OUTPUT 8 "dif"
v0x55a1f2dc5380_0 .var "dif", 8 1;
o0x7fcc60be6018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a1f2dfad40_0 .net "exp_a", 8 1, o0x7fcc60be6018;  0 drivers
o0x7fcc60be6048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a1f2e2df80_0 .net "exp_b", 8 1, o0x7fcc60be6048;  0 drivers
E_0x55a1f2c264c0 .event edge, v0x55a1f2e2df80_0, v0x55a1f2dfad40_0;
S_0x55a1f308d620 .scope module, "top" "top" 8 64;
 .timescale 0 0;
v0x55a1f39376f0_0 .var "Exp1", 32 1;
v0x55a1f3937820_0 .var "Exp2", 32 1;
v0x55a1f3937930_0 .net "c", 32 1, L_0x55a1f3e98000;  1 drivers
v0x55a1f3937a20_0 .var "clk", 0 0;
v0x55a1f3937ac0_0 .var/i "i", 31 0;
v0x55a1f3937bf0_0 .var "rst", 0 0;
S_0x55a1f33656d0 .scope module, "f1" "fpm" 8 72, 8 6 0, S_0x55a1f308d620;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "c"
L_0x55a1f3e980f0 .functor BUFZ 1, L_0x55a1f3e7f960, C4<0>, C4<0>, C4<0>;
L_0x7fcc609e10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f39343a0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e10a8;  1 drivers
v0x55a1f39357c0_0 .net *"_s22", 0 0, L_0x55a1f3e980f0;  1 drivers
L_0x7fcc609e10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f39358a0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e10f0;  1 drivers
v0x55a1f3935990_0 .net "a", 32 1, v0x55a1f39376f0_0;  1 drivers
v0x55a1f3935a80_0 .net "a1", 32 1, v0x55a1f3933de0_0;  1 drivers
v0x55a1f3935b20_0 .net "a2", 32 1, v0x55a1f3934840_0;  1 drivers
v0x55a1f3935be0_0 .net "a3", 32 1, L_0x55a1f3e7f470;  1 drivers
v0x55a1f3935ca0_0 .net "b", 32 1, v0x55a1f3937820_0;  1 drivers
v0x55a1f3935d60_0 .net "b1", 32 1, v0x55a1f3933f80_0;  1 drivers
v0x55a1f3935e90_0 .net "b2", 32 1, v0x55a1f3934930_0;  1 drivers
v0x55a1f3935f50_0 .net "b3", 32 1, L_0x55a1f3e7f690;  1 drivers
v0x55a1f39360a0_0 .net "c", 32 1, L_0x55a1f3e98000;  alias, 1 drivers
v0x55a1f3936190_0 .net "clk", 0 0, v0x55a1f3937a20_0;  1 drivers
v0x55a1f3936230_0 .net "exp_a", 8 1, v0x55a1f2efdd50_0;  1 drivers
v0x55a1f39362d0_0 .net "exp_a2", 8 1, v0x55a1f3935100_0;  1 drivers
v0x55a1f3936390_0 .net "exp_b", 8 1, v0x55a1f2f31d90_0;  1 drivers
v0x55a1f3936430_0 .net "exp_b2", 8 1, v0x55a1f39351a0_0;  1 drivers
v0x55a1f3936600_0 .var "r_EXP_c", 9 1;
v0x55a1f39366a0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  1 drivers
v0x55a1f3936740_0 .net "sign_a", 0 0, v0x55a1f2fce4a0_0;  1 drivers
v0x55a1f3936830_0 .net "sign_a2", 0 0, v0x55a1f3935260_0;  1 drivers
v0x55a1f39368d0_0 .net "sign_b", 0 0, v0x55a1f30024e0_0;  1 drivers
v0x55a1f39369c0_0 .net "sign_b2", 0 0, v0x55a1f3935320_0;  1 drivers
v0x55a1f3936a60_0 .var "sign_c", 0 0;
v0x55a1f3936b50_0 .net "sign_c3", 0 0, L_0x55a1f3e7f960;  1 drivers
v0x55a1f3936bf0_0 .net "w_EXP_c3", 9 1, L_0x55a1f3e7f730;  1 drivers
v0x55a1f3936ce0_0 .net "w_EXP_cs", 9 1, L_0x55a1f3e7fdd0;  1 drivers
v0x55a1f3936dd0_0 .net "w_EXP_cs2", 9 1, L_0x55a1f3e90db0;  1 drivers
v0x55a1f3936ec0_0 .net "w_MAN_a", 33 1, L_0x55a1f393cfd0;  1 drivers
v0x55a1f3936f80_0 .net "w_MAN_a2", 33 1, v0x55a1f3934f90_0;  1 drivers
v0x55a1f3937070_0 .net "w_MAN_b", 33 1, L_0x55a1f393d110;  1 drivers
v0x55a1f3937130_0 .net "w_MAN_b2", 33 1, v0x55a1f3935030_0;  1 drivers
v0x55a1f3937220_0 .net "w_MAN_c", 65 1, L_0x55a1f3e7fa50;  1 drivers
v0x55a1f3937540_0 .net "w_MAN_cs", 65 1, L_0x55a1f3e96230;  1 drivers
L_0x55a1f393cfd0 .concat8 [ 32 1 0 0], v0x55a1f2f64fd0_0, L_0x7fcc609e10a8;
L_0x55a1f393d110 .concat8 [ 32 1 0 0], v0x55a1f2f9b260_0, L_0x7fcc609e10f0;
L_0x55a1f3e7fe70 .part L_0x55a1f3e7fa50, 47, 1;
L_0x55a1f3e97f60 .part L_0x55a1f3e7fa50, 47, 1;
L_0x55a1f3e98000 .concat8 [ 23 8 1 0], L_0x55a1f3e97d70, L_0x55a1f3e97e10, L_0x55a1f3e980f0;
S_0x55a1f33cf820 .scope module, "m0" "getval" 8 39, 9 1 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "man_a"
    .port_info 3 /OUTPUT 32 "man_b"
    .port_info 4 /OUTPUT 8 "exp_a"
    .port_info 5 /OUTPUT 8 "exp_b"
    .port_info 6 /OUTPUT 1 "sign_a"
    .port_info 7 /OUTPUT 1 "sign_b"
v0x55a1f2e95210_0 .net "a", 32 1, v0x55a1f3933de0_0;  alias, 1 drivers
v0x55a1f2ecab10_0 .net "b", 32 1, v0x55a1f3933f80_0;  alias, 1 drivers
v0x55a1f2efdd50_0 .var "exp_a", 8 1;
v0x55a1f2f31d90_0 .var "exp_b", 8 1;
v0x55a1f2f64fd0_0 .var "man_a", 32 1;
v0x55a1f2f9b260_0 .var "man_b", 32 1;
v0x55a1f2fce4a0_0 .var "sign_a", 0 0;
v0x55a1f30024e0_0 .var "sign_b", 0 0;
E_0x55a1f2193570 .event edge, v0x55a1f2e95210_0, v0x55a1f2ecab10_0;
S_0x55a1f3436aa0 .scope module, "m1" "wallace" 8 51, 10 6 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 65 "c"
    .port_info 1 /INPUT 33 "a"
    .port_info 2 /INPUT 33 "b"
    .port_info 3 /INPUT 32 "a2"
    .port_info 4 /INPUT 32 "b2"
    .port_info 5 /INPUT 9 "exp_c"
    .port_info 6 /INPUT 1 "sign_c"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "rst"
    .port_info 9 /OUTPUT 32 "a3"
    .port_info 10 /OUTPUT 32 "b3"
    .port_info 11 /OUTPUT 9 "exp_c3"
    .port_info 12 /OUTPUT 1 "sign_c3"
L_0x7fcc609e2410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f39078d0_0 .net/2s *"_s145", 0 0, L_0x7fcc609e2410;  1 drivers
v0x55a1f39079b0_0 .net "a", 32 0, v0x55a1f3934f90_0;  alias, 1 drivers
v0x55a1f3907a90_0 .net "a2", 32 1, v0x55a1f3934840_0;  alias, 1 drivers
v0x55a1f3907b60_0 .net "a3", 32 1, L_0x55a1f3e7f470;  alias, 1 drivers
v0x55a1f3907c20_0 .net "b", 32 0, v0x55a1f3935030_0;  alias, 1 drivers
v0x55a1f3907d50_0 .net "b2", 32 1, v0x55a1f3934930_0;  alias, 1 drivers
v0x55a1f3907e10_0 .net "b3", 32 1, L_0x55a1f3e7f690;  alias, 1 drivers
v0x55a1f3907ed0_0 .net "c", 64 0, L_0x55a1f3e7fa50;  alias, 1 drivers
v0x55a1f3907fb0_0 .net "ca", 649 0, v0x55a1f3901e50_0;  1 drivers
v0x55a1f3908140_0 .net "ca2", 454 0, v0x55a1f3902940_0;  1 drivers
v0x55a1f3908240_0 .net "ca2_c", 454 0, L_0x55a1f3c32ea0;  1 drivers
v0x55a1f3908340_0 .net "ca3", 324 0, v0x55a1f3903440_0;  1 drivers
v0x55a1f3908440_0 .net "ca3_c", 324 0, L_0x55a1f3d12550;  1 drivers
v0x55a1f3908540_0 .net "ca4", 194 0, v0x55a1f3903f10_0;  1 drivers
v0x55a1f3908640_0 .net "ca4_c", 194 0, L_0x55a1f3d98780;  1 drivers
RS_0x7fcc60a89ea8 .resolv tri, v0x55a1f39049e0_0, L_0x55a1f3df18f0;
v0x55a1f3908710_0 .net8 "ca5", 129 0, RS_0x7fcc60a89ea8;  2 drivers
o0x7fcc60a89e48 .functor BUFZ 130, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1f39087e0_0 .net "ca5_c", 129 0, o0x7fcc60a89e48;  0 drivers
v0x55a1f39088e0_0 .net "ca6", 64 0, v0x55a1f39056a0_0;  1 drivers
v0x55a1f39089d0_0 .net "ca6_c", 64 0, L_0x55a1f3e1ddb0;  1 drivers
v0x55a1f3908ac0_0 .net "ca7", 64 0, v0x55a1f3906320_0;  1 drivers
v0x55a1f3908bb0_0 .net "ca7_c", 64 0, L_0x55a1f3e49fc0;  1 drivers
v0x55a1f3908ca0_0 .net "ca8", 64 0, v0x55a1f3906d80_0;  1 drivers
v0x55a1f3908d40_0 .net "ca8_c", 64 0, L_0x55a1f3e76aa0;  1 drivers
v0x55a1f3908e30_0 .net "ca_c", 649 0, L_0x55a1f3afb0d0;  1 drivers
v0x55a1f3908ed0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3908f70_0 .net "comb1", 74 1, v0x55a1f3900f90_0;  1 drivers
v0x55a1f3909060_0 .net "comb10", 74 1, v0x55a1f2805380_0;  1 drivers
v0x55a1f3909100_0 .net "comb2", 74 1, v0x55a1f3901a90_0;  1 drivers
v0x55a1f39091f0_0 .net "comb3", 74 1, v0x55a1f3902580_0;  1 drivers
v0x55a1f39092e0_0 .net "comb4", 74 1, v0x55a1f3903070_0;  1 drivers
v0x55a1f39093f0_0 .net "comb5", 74 1, v0x55a1f3903b50_0;  1 drivers
v0x55a1f3909500_0 .net "comb6", 74 1, v0x55a1f3904620_0;  1 drivers
v0x55a1f3909610_0 .net "comb7", 74 1, v0x55a1f3905320_0;  1 drivers
v0x55a1f3909930_0 .net "comb8", 74 1, v0x55a1f3905fa0_0;  1 drivers
v0x55a1f3909a40_0 .net "comb9", 74 1, v0x55a1f3906a10_0;  1 drivers
v0x55a1f3909b00_0 .var "d", 0 0;
v0x55a1f3909bc0_0 .net "exp_c", 9 1, v0x55a1f3936600_0;  1 drivers
v0x55a1f3909c80_0 .net "exp_c3", 9 1, L_0x55a1f3e7f730;  alias, 1 drivers
v0x55a1f3909d40_0 .net "pp", 2079 0, v0x55a1f3901240_0;  1 drivers
v0x55a1f3909de0_0 .net "pp_c", 2079 0, v0x55a1f3907470_0;  1 drivers
v0x55a1f3909ed0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f3909f70_0 .net "sign_c", 0 0, v0x55a1f3936a60_0;  1 drivers
v0x55a1f390a010_0 .net "sign_c3", 0 0, L_0x55a1f3e7f960;  alias, 1 drivers
v0x55a1f390a0b0_0 .net "sum", 649 0, v0x55a1f3901d60_0;  1 drivers
v0x55a1f390a150_0 .net "sum2", 454 0, v0x55a1f3902850_0;  1 drivers
v0x55a1f390a1f0_0 .net "sum2_c", 454 0, L_0x55a1f3c32cc0;  1 drivers
v0x55a1f390a290_0 .net "sum3", 324 0, v0x55a1f3903340_0;  1 drivers
v0x55a1f390a3b0_0 .net "sum3_c", 324 0, L_0x55a1f3d122d0;  1 drivers
v0x55a1f390a480_0 .net "sum4", 194 0, v0x55a1f3903e40_0;  1 drivers
v0x55a1f390a580_0 .net "sum4_c", 194 0, L_0x55a1f3d985e0;  1 drivers
RS_0x7fcc60a89e78 .resolv tri, v0x55a1f39048f0_0, L_0x55a1f3df14d0;
v0x55a1f390a6a0_0 .net8 "sum5", 129 0, RS_0x7fcc60a89e78;  2 drivers
o0x7fcc60a89e18 .functor BUFZ 130, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55a1f390a770_0 .net "sum5_c", 129 0, o0x7fcc60a89e18;  0 drivers
v0x55a1f390a870_0 .net "sum6", 64 0, v0x55a1f39055d0_0;  1 drivers
v0x55a1f390a960_0 .net "sum6_c", 64 0, L_0x55a1f3e1dc20;  1 drivers
v0x55a1f390aa50_0 .net "sum7", 64 0, v0x55a1f3906250_0;  1 drivers
v0x55a1f390ab40_0 .net "sum7_c", 64 0, L_0x55a1f3e49e80;  1 drivers
v0x55a1f390ac30_0 .net "sum8", 64 0, v0x55a1f3906cc0_0;  1 drivers
v0x55a1f390acd0_0 .net "sum8_c", 64 0, L_0x55a1f3e76960;  1 drivers
v0x55a1f390adc0_0 .net "sum_c", 649 0, L_0x55a1f3afaea0;  1 drivers
L_0x7fcc609e1138 .functor BUFT 1, C4<01101011>, C4<0>, C4<0>, C4<0>;
v0x55a1f390ae60_0 .net "xin", 7 0, L_0x7fcc609e1138;  1 drivers
o0x7fcc60b2d208 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a1f390af00_0 .net "xout", 7 0, o0x7fcc60b2d208;  0 drivers
L_0x55a1f393d2f0 .part v0x55a1f3934f90_0, 0, 32;
L_0x55a1f393d390 .part v0x55a1f3935030_0, 0, 32;
L_0x55a1f39c3010 .part v0x55a1f3901240_0, 0, 585;
L_0x55a1f3a49340 .part v0x55a1f3901240_0, 585, 585;
L_0x55a1f3ace7d0 .part v0x55a1f3901240_0, 1170, 585;
L_0x55a1f3afac70 .part v0x55a1f3901240_0, 1755, 65;
L_0x55a1f3afad10 .part v0x55a1f3901240_0, 1820, 65;
L_0x55a1f3afadb0 .part v0x55a1f3901240_0, 1885, 65;
L_0x55a1f3afaea0 .concat8 [ 195 195 195 65], L_0x55a1f39c2d40, L_0x55a1f3a49070, L_0x55a1f3ace500, L_0x55a1f3afa900;
L_0x55a1f3afb0d0 .concat8 [ 195 195 195 65], L_0x55a1f39c2ed0, L_0x55a1f3a49200, L_0x55a1f3ace690, L_0x55a1f3afaa90;
L_0x55a1f3b80960 .part v0x55a1f3901d60_0, 0, 325;
L_0x55a1f3b80a50 .part v0x55a1f3901e50_0, 0, 260;
L_0x55a1f3c06590 .part v0x55a1f3901e50_0, 260, 325;
L_0x55a1f3c06630 .part v0x55a1f3901d60_0, 325, 260;
L_0x55a1f3c32930 .part v0x55a1f3901d60_0, 585, 65;
L_0x55a1f3c32a60 .part v0x55a1f3901e50_0, 585, 65;
L_0x55a1f3c32c20 .part v0x55a1f3901240_0, 1950, 65;
L_0x55a1f3c32cc0 .concat8 [ 195 195 65 0], L_0x55a1f3b80730, L_0x55a1f3c06360, L_0x55a1f3c325c0;
L_0x55a1f3c32ea0 .concat8 [ 195 195 65 0], L_0x55a1f3b80820, L_0x55a1f3c06450, L_0x55a1f3c32750;
L_0x55a1f3cb8a60 .part v0x55a1f3902850_0, 0, 325;
L_0x55a1f3c32e00 .part v0x55a1f3902940_0, 0, 260;
L_0x55a1f3ce53f0 .part v0x55a1f3902850_0, 325, 65;
L_0x55a1f3ce5550 .part v0x55a1f3902940_0, 260, 65;
L_0x55a1f3ce55f0 .part v0x55a1f3902940_0, 325, 65;
L_0x55a1f3d11f80 .part v0x55a1f3902850_0, 390, 65;
L_0x55a1f3d120b0 .part v0x55a1f3902940_0, 390, 65;
L_0x55a1f3d12230 .part v0x55a1f3901240_0, 2015, 65;
L_0x55a1f3d122d0 .concat8 [ 195 65 65 0], L_0x55a1f3cb8830, L_0x55a1f3ce5080, L_0x55a1f3d11c10;
L_0x55a1f3d12550 .concat8 [ 195 65 65 0], L_0x55a1f3cb8920, L_0x55a1f3ce5210, L_0x55a1f3d11da0;
L_0x55a1f3d988c0 .part v0x55a1f3903440_0, 0, 260;
L_0x55a1f3dc4bf0 .part v0x55a1f3903e40_0, 0, 65;
L_0x55a1f3dc4ce0 .part v0x55a1f3903e40_0, 65, 65;
L_0x55a1f3dc4e90 .part v0x55a1f3903f10_0, 0, 65;
L_0x55a1f3df13a0 .part v0x55a1f3903e40_0, 130, 65;
L_0x55a1f3df15f0 .part v0x55a1f3903f10_0, 65, 65;
L_0x55a1f3df1690 .part v0x55a1f3903f10_0, 130, 65;
L_0x55a1f3df14d0 .concat8 [ 65 65 0 0], L_0x55a1f3dc4880, L_0x55a1f3df1030;
L_0x55a1f3df18f0 .concat8 [ 65 65 0 0], L_0x55a1f3dc4a10, L_0x55a1f3df11c0;
L_0x55a1f3e1df90 .part RS_0x7fcc60a89e78, 0, 65;
L_0x55a1f3e1e030 .part RS_0x7fcc60a89e78, 65, 65;
L_0x55a1f3df1a80 .part RS_0x7fcc60a89ea8, 0, 65;
L_0x55a1f3e4a1a0 .part RS_0x7fcc60a89ea8, 65, 65;
L_0x55a1f3e76c80 .part v0x55a1f3903440_0, 260, 65;
L_0x55a1f3e7f120 .part v0x55a1f3906cc0_0, 0, 64;
L_0x55a1f3e7f330 .part v0x55a1f3906d80_0, 0, 64;
L_0x55a1f3e7f470 .part v0x55a1f2805380_0, 0, 32;
L_0x55a1f3e7f690 .part v0x55a1f2805380_0, 32, 32;
L_0x55a1f3e7f730 .part v0x55a1f2805380_0, 64, 9;
L_0x55a1f3e7f960 .part v0x55a1f2805380_0, 73, 1;
L_0x55a1f3e7fa50 .concat8 [ 64 1 0 0], v0x55a1f27db730_0, L_0x7fcc609e2410;
S_0x55a1f349f640 .scope module, "a_0" "three_fa" 10 43, 11 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55a1f2ea4ba0_0 .net "a", 584 0, L_0x55a1f39c3010;  1 drivers
v0x55a1f2eca900_0 .net "ca", 194 0, L_0x55a1f39c2ed0;  1 drivers
v0x55a1f2eca9c0_0 .net "sum", 194 0, L_0x55a1f39c2d40;  1 drivers
L_0x55a1f3969550 .part L_0x55a1f39c3010, 0, 65;
L_0x55a1f39695f0 .part L_0x55a1f39c3010, 65, 65;
L_0x55a1f39696e0 .part L_0x55a1f39c3010, 130, 65;
L_0x55a1f3995fa0 .part L_0x55a1f39c3010, 195, 65;
L_0x55a1f39960d0 .part L_0x55a1f39c3010, 260, 65;
L_0x55a1f3996170 .part L_0x55a1f39c3010, 325, 65;
L_0x55a1f39c2a00 .part L_0x55a1f39c3010, 390, 65;
L_0x55a1f39c2aa0 .part L_0x55a1f39c3010, 455, 65;
L_0x55a1f39c2ca0 .part L_0x55a1f39c3010, 520, 65;
L_0x55a1f39c2d40 .concat8 [ 65 65 65 0], L_0x55a1f39691e0, L_0x55a1f3995c30, L_0x55a1f39c2690;
L_0x55a1f39c2ed0 .concat8 [ 65 65 65 0], L_0x55a1f3969370, L_0x55a1f3995dc0, L_0x55a1f39c2820;
S_0x55a1f35068c0 .scope module, "a_0" "sixtyBitAdder" 11 7, 12 3 0, S_0x55a1f349f640;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f26f7e90_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1180;  1 drivers
L_0x7fcc609e11c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2700ce0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e11c8;  1 drivers
v0x55a1f26fae40_0 .net "a", 64 0, L_0x55a1f3969550;  1 drivers
v0x55a1f26eb540_0 .net "b", 64 0, L_0x55a1f39695f0;  1 drivers
v0x55a1f26f4390_0 .net "ca", 64 0, L_0x55a1f3969370;  1 drivers
v0x55a1f26f1440_0 .net "cin", 64 0, L_0x55a1f39696e0;  1 drivers
v0x55a1f26ee4f0_0 .net "sum", 64 0, L_0x55a1f39691e0;  1 drivers
L_0x55a1f3952d90 .part L_0x55a1f3969550, 0, 32;
L_0x55a1f3952e30 .part L_0x55a1f39695f0, 0, 32;
L_0x55a1f3952ed0 .part L_0x55a1f39696e0, 0, 32;
L_0x55a1f3968f10 .part L_0x55a1f3969550, 32, 32;
L_0x55a1f3969000 .part L_0x55a1f39695f0, 32, 32;
L_0x55a1f39690f0 .part L_0x55a1f39696e0, 32, 32;
L_0x55a1f39691e0 .concat8 [ 32 32 1 0], L_0x55a1f3952ac0, L_0x55a1f3968c40, L_0x7fcc609e11c8;
L_0x55a1f3969370 .concat8 [ 1 32 32 0], L_0x7fcc609e1180, L_0x55a1f3952c00, L_0x55a1f3968d80;
S_0x55a1f3570350 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f35068c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2c2f8f0_0 .net "a", 31 0, L_0x55a1f3952d90;  1 drivers
v0x55a1f2c2c9a0_0 .net "b", 31 0, L_0x55a1f3952e30;  1 drivers
v0x55a1f2c194a0_0 .net "ca", 31 0, L_0x55a1f3952c00;  1 drivers
v0x55a1f2c222f0_0 .net "cin", 31 0, L_0x55a1f3952ed0;  1 drivers
v0x55a1f2c1f3a0_0 .net "sum", 31 0, L_0x55a1f3952ac0;  1 drivers
L_0x55a1f3947bc0 .part L_0x55a1f3952d90, 0, 16;
L_0x55a1f3947c60 .part L_0x55a1f3952e30, 0, 16;
L_0x55a1f3947d00 .part L_0x55a1f3952ed0, 0, 16;
L_0x55a1f39527b0 .part L_0x55a1f3952d90, 16, 16;
L_0x55a1f39528a0 .part L_0x55a1f3952e30, 16, 16;
L_0x55a1f3952990 .part L_0x55a1f3952ed0, 16, 16;
L_0x55a1f3952ac0 .concat8 [ 16 16 0 0], L_0x55a1f39478c0, L_0x55a1f39524b0;
L_0x55a1f3952c00 .concat8 [ 16 16 0 0], L_0x55a1f3947960, L_0x55a1f3952550;
S_0x55a1f35d75d0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f3570350;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2ec38d0_0 .net "a", 15 0, L_0x55a1f3947bc0;  1 drivers
v0x55a1f2eb3fd0_0 .net "b", 15 0, L_0x55a1f3947c60;  1 drivers
v0x55a1f2ebce20_0 .net "ca", 15 0, L_0x55a1f3947960;  1 drivers
v0x55a1f2eb6f80_0 .net "cin", 15 0, L_0x55a1f3947d00;  1 drivers
v0x55a1f2ea7680_0 .net "sum", 15 0, L_0x55a1f39478c0;  1 drivers
L_0x55a1f393f7f0 .part L_0x55a1f3947bc0, 0, 4;
L_0x55a1f393f890 .part L_0x55a1f3947c60, 0, 4;
L_0x55a1f393f930 .part L_0x55a1f3947d00, 0, 4;
L_0x55a1f3942260 .part L_0x55a1f3947bc0, 4, 4;
L_0x55a1f3942350 .part L_0x55a1f3947c60, 4, 4;
L_0x55a1f3942440 .part L_0x55a1f3947d00, 4, 4;
L_0x55a1f3944be0 .part L_0x55a1f3947bc0, 8, 4;
L_0x55a1f3944c80 .part L_0x55a1f3947c60, 8, 4;
L_0x55a1f3944d70 .part L_0x55a1f3947d00, 8, 4;
L_0x55a1f39474c0 .part L_0x55a1f3947bc0, 12, 4;
L_0x55a1f39475f0 .part L_0x55a1f3947c60, 12, 4;
L_0x55a1f3947720 .part L_0x55a1f3947d00, 12, 4;
L_0x55a1f39478c0 .concat8 [ 4 4 4 4], L_0x55a1f393f5e0, L_0x55a1f3942050, L_0x55a1f39449d0, L_0x55a1f39472b0;
L_0x55a1f3947960 .concat8 [ 4 4 4 4], L_0x55a1f393f680, L_0x55a1f39420f0, L_0x55a1f3944a70, L_0x55a1f3947350;
S_0x55a1f32fe450 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f35d75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f30ab220_0 .net "a", 3 0, L_0x55a1f393f7f0;  1 drivers
v0x55a1f30a82d0_0 .net "b", 3 0, L_0x55a1f393f890;  1 drivers
v0x55a1f30a5380_0 .net "ca", 3 0, L_0x55a1f393f680;  1 drivers
v0x55a1f3094070_0 .net "cin", 3 0, L_0x55a1f393f930;  1 drivers
v0x55a1f309cec0_0 .net "sum", 3 0, L_0x55a1f393f5e0;  1 drivers
L_0x55a1f393d720 .part L_0x55a1f393f7f0, 0, 1;
L_0x55a1f393d7c0 .part L_0x55a1f393f890, 0, 1;
L_0x55a1f393d860 .part L_0x55a1f393f930, 0, 1;
L_0x55a1f393de30 .part L_0x55a1f393f7f0, 1, 1;
L_0x55a1f393df60 .part L_0x55a1f393f890, 1, 1;
L_0x55a1f393e090 .part L_0x55a1f393f930, 1, 1;
L_0x55a1f393e750 .part L_0x55a1f393f7f0, 2, 1;
L_0x55a1f393e880 .part L_0x55a1f393f890, 2, 1;
L_0x55a1f393ea00 .part L_0x55a1f393f930, 2, 1;
L_0x55a1f393efd0 .part L_0x55a1f393f7f0, 3, 1;
L_0x55a1f393f1f0 .part L_0x55a1f393f890, 3, 1;
L_0x55a1f393f3b0 .part L_0x55a1f393f930, 3, 1;
L_0x55a1f393f5e0 .concat8 [ 1 1 1 1], L_0x55a1f22c9db0, L_0x55a1f393da00, L_0x55a1f393e230, L_0x55a1f393eba0;
L_0x55a1f393f680 .concat8 [ 1 1 1 1], L_0x55a1f393d610, L_0x55a1f393dd20, L_0x55a1f393e640, L_0x55a1f393eec0;
S_0x55a1f2320e00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f32fe450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3938630 .functor XOR 1, L_0x55a1f393d720, L_0x55a1f393d7c0, C4<0>, C4<0>;
L_0x55a1f22c9db0 .functor XOR 1, L_0x55a1f3938630, L_0x55a1f393d860, C4<0>, C4<0>;
L_0x55a1f23808d0 .functor AND 1, L_0x55a1f393d720, L_0x55a1f393d7c0, C4<1>, C4<1>;
L_0x55a1f23e7b50 .functor AND 1, L_0x55a1f393d720, L_0x55a1f393d860, C4<1>, C4<1>;
L_0x55a1f2403560 .functor OR 1, L_0x55a1f23808d0, L_0x55a1f23e7b50, C4<0>, C4<0>;
L_0x55a1f313b7f0 .functor AND 1, L_0x55a1f393d860, L_0x55a1f393d7c0, C4<1>, C4<1>;
L_0x55a1f393d610 .functor OR 1, L_0x55a1f2403560, L_0x55a1f313b7f0, C4<0>, C4<0>;
v0x55a1f3035720_0 .net *"_s0", 0 0, L_0x55a1f3938630;  1 drivers
v0x55a1f306b020_0 .net *"_s10", 0 0, L_0x55a1f313b7f0;  1 drivers
v0x55a1f309e260_0 .net *"_s4", 0 0, L_0x55a1f23808d0;  1 drivers
v0x55a1f30d22a0_0 .net *"_s6", 0 0, L_0x55a1f23e7b50;  1 drivers
v0x55a1f31054e0_0 .net *"_s8", 0 0, L_0x55a1f2403560;  1 drivers
v0x55a1f1f1ea80_0 .net "a", 0 0, L_0x55a1f393d720;  1 drivers
v0x55a1f380bbb0_0 .net "b", 0 0, L_0x55a1f393d7c0;  1 drivers
v0x55a1f1f20df0_0 .net "ca", 0 0, L_0x55a1f393d610;  1 drivers
v0x55a1f2cf6230_0 .net "cin", 0 0, L_0x55a1f393d860;  1 drivers
v0x55a1f3107990_0 .net "sum", 0 0, L_0x55a1f22c9db0;  1 drivers
S_0x55a1f2389940 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f32fe450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f393d990 .functor XOR 1, L_0x55a1f393de30, L_0x55a1f393df60, C4<0>, C4<0>;
L_0x55a1f393da00 .functor XOR 1, L_0x55a1f393d990, L_0x55a1f393e090, C4<0>, C4<0>;
L_0x55a1f393da70 .functor AND 1, L_0x55a1f393de30, L_0x55a1f393df60, C4<1>, C4<1>;
L_0x55a1f393dae0 .functor AND 1, L_0x55a1f393de30, L_0x55a1f393e090, C4<1>, C4<1>;
L_0x55a1f393dba0 .functor OR 1, L_0x55a1f393da70, L_0x55a1f393dae0, C4<0>, C4<0>;
L_0x55a1f393dcb0 .functor AND 1, L_0x55a1f393e090, L_0x55a1f393df60, C4<1>, C4<1>;
L_0x55a1f393dd20 .functor OR 1, L_0x55a1f393dba0, L_0x55a1f393dcb0, C4<0>, C4<0>;
v0x55a1f3818060_0 .net *"_s0", 0 0, L_0x55a1f393d990;  1 drivers
v0x55a1f38183d0_0 .net *"_s10", 0 0, L_0x55a1f393dcb0;  1 drivers
v0x55a1f3818b50_0 .net *"_s4", 0 0, L_0x55a1f393da70;  1 drivers
v0x55a1f3818fd0_0 .net *"_s6", 0 0, L_0x55a1f393dae0;  1 drivers
v0x55a1f3829070_0 .net *"_s8", 0 0, L_0x55a1f393dba0;  1 drivers
v0x55a1f382a8b0_0 .net "a", 0 0, L_0x55a1f393de30;  1 drivers
v0x55a1f382c310_0 .net "b", 0 0, L_0x55a1f393df60;  1 drivers
v0x55a1f382db80_0 .net "ca", 0 0, L_0x55a1f393dd20;  1 drivers
v0x55a1f1f17dc0_0 .net "cin", 0 0, L_0x55a1f393e090;  1 drivers
v0x55a1f30f1950_0 .net "sum", 0 0, L_0x55a1f393da00;  1 drivers
S_0x55a1f23f0bc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f32fe450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f393e1c0 .functor XOR 1, L_0x55a1f393e750, L_0x55a1f393e880, C4<0>, C4<0>;
L_0x55a1f393e230 .functor XOR 1, L_0x55a1f393e1c0, L_0x55a1f393ea00, C4<0>, C4<0>;
L_0x55a1f393e2f0 .functor AND 1, L_0x55a1f393e750, L_0x55a1f393e880, C4<1>, C4<1>;
L_0x55a1f393e400 .functor AND 1, L_0x55a1f393e750, L_0x55a1f393ea00, C4<1>, C4<1>;
L_0x55a1f393e4c0 .functor OR 1, L_0x55a1f393e2f0, L_0x55a1f393e400, C4<0>, C4<0>;
L_0x55a1f393e5d0 .functor AND 1, L_0x55a1f393ea00, L_0x55a1f393e880, C4<1>, C4<1>;
L_0x55a1f393e640 .functor OR 1, L_0x55a1f393e4c0, L_0x55a1f393e5d0, C4<0>, C4<0>;
v0x55a1f30e2050_0 .net *"_s0", 0 0, L_0x55a1f393e1c0;  1 drivers
v0x55a1f30eaea0_0 .net *"_s10", 0 0, L_0x55a1f393e5d0;  1 drivers
v0x55a1f30e7f50_0 .net *"_s4", 0 0, L_0x55a1f393e2f0;  1 drivers
v0x55a1f30e5000_0 .net *"_s6", 0 0, L_0x55a1f393e400;  1 drivers
v0x55a1f30d5610_0 .net *"_s8", 0 0, L_0x55a1f393e4c0;  1 drivers
v0x55a1f30de460_0 .net "a", 0 0, L_0x55a1f393e750;  1 drivers
v0x55a1f30db510_0 .net "b", 0 0, L_0x55a1f393e880;  1 drivers
v0x55a1f30d85c0_0 .net "ca", 0 0, L_0x55a1f393e640;  1 drivers
v0x55a1f30c80b0_0 .net "cin", 0 0, L_0x55a1f393ea00;  1 drivers
v0x55a1f30d0f00_0 .net "sum", 0 0, L_0x55a1f393e230;  1 drivers
S_0x55a1f315e800 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f32fe450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f393eb30 .functor XOR 1, L_0x55a1f393efd0, L_0x55a1f393f1f0, C4<0>, C4<0>;
L_0x55a1f393eba0 .functor XOR 1, L_0x55a1f393eb30, L_0x55a1f393f3b0, C4<0>, C4<0>;
L_0x55a1f393ec10 .functor AND 1, L_0x55a1f393efd0, L_0x55a1f393f1f0, C4<1>, C4<1>;
L_0x55a1f393ec80 .functor AND 1, L_0x55a1f393efd0, L_0x55a1f393f3b0, C4<1>, C4<1>;
L_0x55a1f393ed40 .functor OR 1, L_0x55a1f393ec10, L_0x55a1f393ec80, C4<0>, C4<0>;
L_0x55a1f393ee50 .functor AND 1, L_0x55a1f393f3b0, L_0x55a1f393f1f0, C4<1>, C4<1>;
L_0x55a1f393eec0 .functor OR 1, L_0x55a1f393ed40, L_0x55a1f393ee50, C4<0>, C4<0>;
v0x55a1f30cdfb0_0 .net *"_s0", 0 0, L_0x55a1f393eb30;  1 drivers
v0x55a1f30cb060_0 .net *"_s10", 0 0, L_0x55a1f393ee50;  1 drivers
v0x55a1f30bb760_0 .net *"_s4", 0 0, L_0x55a1f393ec10;  1 drivers
v0x55a1f30c45b0_0 .net *"_s6", 0 0, L_0x55a1f393ec80;  1 drivers
v0x55a1f30be710_0 .net *"_s8", 0 0, L_0x55a1f393ed40;  1 drivers
v0x55a1f30aee10_0 .net "a", 0 0, L_0x55a1f393efd0;  1 drivers
v0x55a1f30b7c60_0 .net "b", 0 0, L_0x55a1f393f1f0;  1 drivers
v0x55a1f30b4d10_0 .net "ca", 0 0, L_0x55a1f393eec0;  1 drivers
v0x55a1f30b1dc0_0 .net "cin", 0 0, L_0x55a1f393f3b0;  1 drivers
v0x55a1f30a23d0_0 .net "sum", 0 0, L_0x55a1f393eba0;  1 drivers
S_0x55a1f31c5a80 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f35d75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f300e6a0_0 .net "a", 3 0, L_0x55a1f3942260;  1 drivers
v0x55a1f300b750_0 .net "b", 3 0, L_0x55a1f3942350;  1 drivers
v0x55a1f3008800_0 .net "ca", 3 0, L_0x55a1f39420f0;  1 drivers
v0x55a1f2ff82f0_0 .net "cin", 3 0, L_0x55a1f3942440;  1 drivers
v0x55a1f3001140_0 .net "sum", 3 0, L_0x55a1f3942050;  1 drivers
L_0x55a1f393ff80 .part L_0x55a1f3942260, 0, 1;
L_0x55a1f39400b0 .part L_0x55a1f3942350, 0, 1;
L_0x55a1f39401e0 .part L_0x55a1f3942440, 0, 1;
L_0x55a1f39408a0 .part L_0x55a1f3942260, 1, 1;
L_0x55a1f3940a00 .part L_0x55a1f3942350, 1, 1;
L_0x55a1f3940b30 .part L_0x55a1f3942440, 1, 1;
L_0x55a1f39411f0 .part L_0x55a1f3942260, 2, 1;
L_0x55a1f3941320 .part L_0x55a1f3942350, 2, 1;
L_0x55a1f39414a0 .part L_0x55a1f3942440, 2, 1;
L_0x55a1f3941aa0 .part L_0x55a1f3942260, 3, 1;
L_0x55a1f3941c60 .part L_0x55a1f3942350, 3, 1;
L_0x55a1f3941e20 .part L_0x55a1f3942440, 3, 1;
L_0x55a1f3942050 .concat8 [ 1 1 1 1], L_0x55a1f393f9d0, L_0x55a1f3940410, L_0x55a1f3940cd0, L_0x55a1f3941640;
L_0x55a1f39420f0 .concat8 [ 1 1 1 1], L_0x55a1f393fe70, L_0x55a1f3940790, L_0x55a1f39410e0, L_0x55a1f3941990;
S_0x55a1f322e680 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f31c5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f393f570 .functor XOR 1, L_0x55a1f393ff80, L_0x55a1f39400b0, C4<0>, C4<0>;
L_0x55a1f393f9d0 .functor XOR 1, L_0x55a1f393f570, L_0x55a1f39401e0, C4<0>, C4<0>;
L_0x55a1f393fac0 .functor AND 1, L_0x55a1f393ff80, L_0x55a1f39400b0, C4<1>, C4<1>;
L_0x55a1f393fbd0 .functor AND 1, L_0x55a1f393ff80, L_0x55a1f39401e0, C4<1>, C4<1>;
L_0x55a1f393fcf0 .functor OR 1, L_0x55a1f393fac0, L_0x55a1f393fbd0, C4<0>, C4<0>;
L_0x55a1f393fe00 .functor AND 1, L_0x55a1f39401e0, L_0x55a1f39400b0, C4<1>, C4<1>;
L_0x55a1f393fe70 .functor OR 1, L_0x55a1f393fcf0, L_0x55a1f393fe00, C4<0>, C4<0>;
v0x55a1f3099f70_0 .net *"_s0", 0 0, L_0x55a1f393f570;  1 drivers
v0x55a1f3097020_0 .net *"_s10", 0 0, L_0x55a1f393fe00;  1 drivers
v0x55a1f3087720_0 .net *"_s4", 0 0, L_0x55a1f393fac0;  1 drivers
v0x55a1f3090570_0 .net *"_s6", 0 0, L_0x55a1f393fbd0;  1 drivers
v0x55a1f308a6d0_0 .net *"_s8", 0 0, L_0x55a1f393fcf0;  1 drivers
v0x55a1f307add0_0 .net "a", 0 0, L_0x55a1f393ff80;  1 drivers
v0x55a1f3083c20_0 .net "b", 0 0, L_0x55a1f39400b0;  1 drivers
v0x55a1f3080cd0_0 .net "ca", 0 0, L_0x55a1f393fe70;  1 drivers
v0x55a1f307dd80_0 .net "cin", 0 0, L_0x55a1f39401e0;  1 drivers
v0x55a1f306e390_0 .net "sum", 0 0, L_0x55a1f393f9d0;  1 drivers
S_0x55a1f3295910 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f31c5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3940310 .functor XOR 1, L_0x55a1f39408a0, L_0x55a1f3940a00, C4<0>, C4<0>;
L_0x55a1f3940410 .functor XOR 1, L_0x55a1f3940310, L_0x55a1f3940b30, C4<0>, C4<0>;
L_0x55a1f39404b0 .functor AND 1, L_0x55a1f39408a0, L_0x55a1f3940a00, C4<1>, C4<1>;
L_0x55a1f3940520 .functor AND 1, L_0x55a1f39408a0, L_0x55a1f3940b30, C4<1>, C4<1>;
L_0x55a1f3940610 .functor OR 1, L_0x55a1f39404b0, L_0x55a1f3940520, C4<0>, C4<0>;
L_0x55a1f3940720 .functor AND 1, L_0x55a1f3940b30, L_0x55a1f3940a00, C4<1>, C4<1>;
L_0x55a1f3940790 .functor OR 1, L_0x55a1f3940610, L_0x55a1f3940720, C4<0>, C4<0>;
v0x55a1f30771e0_0 .net *"_s0", 0 0, L_0x55a1f3940310;  1 drivers
v0x55a1f3074290_0 .net *"_s10", 0 0, L_0x55a1f3940720;  1 drivers
v0x55a1f3071340_0 .net *"_s4", 0 0, L_0x55a1f39404b0;  1 drivers
v0x55a1f3060e30_0 .net *"_s6", 0 0, L_0x55a1f3940520;  1 drivers
v0x55a1f3069c80_0 .net *"_s8", 0 0, L_0x55a1f3940610;  1 drivers
v0x55a1f3066d30_0 .net "a", 0 0, L_0x55a1f39408a0;  1 drivers
v0x55a1f3063de0_0 .net "b", 0 0, L_0x55a1f3940a00;  1 drivers
v0x55a1f30544e0_0 .net "ca", 0 0, L_0x55a1f3940790;  1 drivers
v0x55a1f305d330_0 .net "cin", 0 0, L_0x55a1f3940b30;  1 drivers
v0x55a1f3057490_0 .net "sum", 0 0, L_0x55a1f3940410;  1 drivers
S_0x55a1f22b9b80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f31c5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3940c60 .functor XOR 1, L_0x55a1f39411f0, L_0x55a1f3941320, C4<0>, C4<0>;
L_0x55a1f3940cd0 .functor XOR 1, L_0x55a1f3940c60, L_0x55a1f39414a0, C4<0>, C4<0>;
L_0x55a1f3940d90 .functor AND 1, L_0x55a1f39411f0, L_0x55a1f3941320, C4<1>, C4<1>;
L_0x55a1f3940ea0 .functor AND 1, L_0x55a1f39411f0, L_0x55a1f39414a0, C4<1>, C4<1>;
L_0x55a1f3940f60 .functor OR 1, L_0x55a1f3940d90, L_0x55a1f3940ea0, C4<0>, C4<0>;
L_0x55a1f3941070 .functor AND 1, L_0x55a1f39414a0, L_0x55a1f3941320, C4<1>, C4<1>;
L_0x55a1f39410e0 .functor OR 1, L_0x55a1f3940f60, L_0x55a1f3941070, C4<0>, C4<0>;
v0x55a1f3047b90_0 .net *"_s0", 0 0, L_0x55a1f3940c60;  1 drivers
v0x55a1f30509e0_0 .net *"_s10", 0 0, L_0x55a1f3941070;  1 drivers
v0x55a1f304da90_0 .net *"_s4", 0 0, L_0x55a1f3940d90;  1 drivers
v0x55a1f304ab40_0 .net *"_s6", 0 0, L_0x55a1f3940ea0;  1 drivers
v0x55a1f303b150_0 .net *"_s8", 0 0, L_0x55a1f3940f60;  1 drivers
v0x55a1f3043fa0_0 .net "a", 0 0, L_0x55a1f39411f0;  1 drivers
v0x55a1f3041050_0 .net "b", 0 0, L_0x55a1f3941320;  1 drivers
v0x55a1f303e100_0 .net "ca", 0 0, L_0x55a1f39410e0;  1 drivers
v0x55a1f302b530_0 .net "cin", 0 0, L_0x55a1f39414a0;  1 drivers
v0x55a1f3034380_0 .net "sum", 0 0, L_0x55a1f3940cd0;  1 drivers
S_0x55a1f1fe0f10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f31c5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39415d0 .functor XOR 1, L_0x55a1f3941aa0, L_0x55a1f3941c60, C4<0>, C4<0>;
L_0x55a1f3941640 .functor XOR 1, L_0x55a1f39415d0, L_0x55a1f3941e20, C4<0>, C4<0>;
L_0x55a1f39416b0 .functor AND 1, L_0x55a1f3941aa0, L_0x55a1f3941c60, C4<1>, C4<1>;
L_0x55a1f3941720 .functor AND 1, L_0x55a1f3941aa0, L_0x55a1f3941e20, C4<1>, C4<1>;
L_0x55a1f3941810 .functor OR 1, L_0x55a1f39416b0, L_0x55a1f3941720, C4<0>, C4<0>;
L_0x55a1f3941920 .functor AND 1, L_0x55a1f3941e20, L_0x55a1f3941c60, C4<1>, C4<1>;
L_0x55a1f3941990 .functor OR 1, L_0x55a1f3941810, L_0x55a1f3941920, C4<0>, C4<0>;
v0x55a1f3031430_0 .net *"_s0", 0 0, L_0x55a1f39415d0;  1 drivers
v0x55a1f302e4e0_0 .net *"_s10", 0 0, L_0x55a1f3941920;  1 drivers
v0x55a1f301ebe0_0 .net *"_s4", 0 0, L_0x55a1f39416b0;  1 drivers
v0x55a1f3027a30_0 .net *"_s6", 0 0, L_0x55a1f3941720;  1 drivers
v0x55a1f3021b90_0 .net *"_s8", 0 0, L_0x55a1f3941810;  1 drivers
v0x55a1f3012290_0 .net "a", 0 0, L_0x55a1f3941aa0;  1 drivers
v0x55a1f301b0e0_0 .net "b", 0 0, L_0x55a1f3941c60;  1 drivers
v0x55a1f3018190_0 .net "ca", 0 0, L_0x55a1f3941990;  1 drivers
v0x55a1f3015240_0 .net "cin", 0 0, L_0x55a1f3941e20;  1 drivers
v0x55a1f3005850_0 .net "sum", 0 0, L_0x55a1f3941640;  1 drivers
S_0x55a1f2049af0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f35d75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f71290_0 .net "a", 3 0, L_0x55a1f3944be0;  1 drivers
v0x55a1f2f6e340_0 .net "b", 3 0, L_0x55a1f3944c80;  1 drivers
v0x55a1f2f5ade0_0 .net "ca", 3 0, L_0x55a1f3944a70;  1 drivers
v0x55a1f2f63c30_0 .net "cin", 3 0, L_0x55a1f3944d70;  1 drivers
v0x55a1f2f60ce0_0 .net "sum", 3 0, L_0x55a1f39449d0;  1 drivers
L_0x55a1f3942a50 .part L_0x55a1f3944be0, 0, 1;
L_0x55a1f3942b80 .part L_0x55a1f3944c80, 0, 1;
L_0x55a1f3942cb0 .part L_0x55a1f3944d70, 0, 1;
L_0x55a1f3943280 .part L_0x55a1f3944be0, 1, 1;
L_0x55a1f39433b0 .part L_0x55a1f3944c80, 1, 1;
L_0x55a1f39434e0 .part L_0x55a1f3944d70, 1, 1;
L_0x55a1f3943ba0 .part L_0x55a1f3944be0, 2, 1;
L_0x55a1f3943cd0 .part L_0x55a1f3944c80, 2, 1;
L_0x55a1f3943e50 .part L_0x55a1f3944d70, 2, 1;
L_0x55a1f3944420 .part L_0x55a1f3944be0, 3, 1;
L_0x55a1f39445e0 .part L_0x55a1f3944c80, 3, 1;
L_0x55a1f39447a0 .part L_0x55a1f3944d70, 3, 1;
L_0x55a1f39449d0 .concat8 [ 1 1 1 1], L_0x55a1f3942530, L_0x55a1f3942e50, L_0x55a1f3943680, L_0x55a1f3943ff0;
L_0x55a1f3944a70 .concat8 [ 1 1 1 1], L_0x55a1f3942940, L_0x55a1f3943170, L_0x55a1f3943a90, L_0x55a1f3944310;
S_0x55a1f20b0d70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2049af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3941fe0 .functor XOR 1, L_0x55a1f3942a50, L_0x55a1f3942b80, C4<0>, C4<0>;
L_0x55a1f3942530 .functor XOR 1, L_0x55a1f3941fe0, L_0x55a1f3942cb0, C4<0>, C4<0>;
L_0x55a1f39425f0 .functor AND 1, L_0x55a1f3942a50, L_0x55a1f3942b80, C4<1>, C4<1>;
L_0x55a1f3942700 .functor AND 1, L_0x55a1f3942a50, L_0x55a1f3942cb0, C4<1>, C4<1>;
L_0x55a1f39427c0 .functor OR 1, L_0x55a1f39425f0, L_0x55a1f3942700, C4<0>, C4<0>;
L_0x55a1f39428d0 .functor AND 1, L_0x55a1f3942cb0, L_0x55a1f3942b80, C4<1>, C4<1>;
L_0x55a1f3942940 .functor OR 1, L_0x55a1f39427c0, L_0x55a1f39428d0, C4<0>, C4<0>;
v0x55a1f2ffe1f0_0 .net *"_s0", 0 0, L_0x55a1f3941fe0;  1 drivers
v0x55a1f2ffb2a0_0 .net *"_s10", 0 0, L_0x55a1f39428d0;  1 drivers
v0x55a1f2feb9a0_0 .net *"_s4", 0 0, L_0x55a1f39425f0;  1 drivers
v0x55a1f2ff47f0_0 .net *"_s6", 0 0, L_0x55a1f3942700;  1 drivers
v0x55a1f2fee950_0 .net *"_s8", 0 0, L_0x55a1f39427c0;  1 drivers
v0x55a1f2fdf050_0 .net "a", 0 0, L_0x55a1f3942a50;  1 drivers
v0x55a1f2fe7ea0_0 .net "b", 0 0, L_0x55a1f3942b80;  1 drivers
v0x55a1f2fe4f50_0 .net "ca", 0 0, L_0x55a1f3942940;  1 drivers
v0x55a1f2fe2000_0 .net "cin", 0 0, L_0x55a1f3942cb0;  1 drivers
v0x55a1f2fd2610_0 .net "sum", 0 0, L_0x55a1f3942530;  1 drivers
S_0x55a1f21198b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2049af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3942de0 .functor XOR 1, L_0x55a1f3943280, L_0x55a1f39433b0, C4<0>, C4<0>;
L_0x55a1f3942e50 .functor XOR 1, L_0x55a1f3942de0, L_0x55a1f39434e0, C4<0>, C4<0>;
L_0x55a1f3942ec0 .functor AND 1, L_0x55a1f3943280, L_0x55a1f39433b0, C4<1>, C4<1>;
L_0x55a1f3942f30 .functor AND 1, L_0x55a1f3943280, L_0x55a1f39434e0, C4<1>, C4<1>;
L_0x55a1f3942ff0 .functor OR 1, L_0x55a1f3942ec0, L_0x55a1f3942f30, C4<0>, C4<0>;
L_0x55a1f3943100 .functor AND 1, L_0x55a1f39434e0, L_0x55a1f39433b0, C4<1>, C4<1>;
L_0x55a1f3943170 .functor OR 1, L_0x55a1f3942ff0, L_0x55a1f3943100, C4<0>, C4<0>;
v0x55a1f2fdb460_0 .net *"_s0", 0 0, L_0x55a1f3942de0;  1 drivers
v0x55a1f2fd8510_0 .net *"_s10", 0 0, L_0x55a1f3943100;  1 drivers
v0x55a1f2fd55c0_0 .net *"_s4", 0 0, L_0x55a1f3942ec0;  1 drivers
v0x55a1f2fc42b0_0 .net *"_s6", 0 0, L_0x55a1f3942f30;  1 drivers
v0x55a1f2fcd100_0 .net *"_s8", 0 0, L_0x55a1f3942ff0;  1 drivers
v0x55a1f2fc7260_0 .net "a", 0 0, L_0x55a1f3943280;  1 drivers
v0x55a1f2fb7960_0 .net "b", 0 0, L_0x55a1f39433b0;  1 drivers
v0x55a1f2fc07b0_0 .net "ca", 0 0, L_0x55a1f3943170;  1 drivers
v0x55a1f2fba910_0 .net "cin", 0 0, L_0x55a1f39434e0;  1 drivers
v0x55a1f2fab010_0 .net "sum", 0 0, L_0x55a1f3942e50;  1 drivers
S_0x55a1f2180b30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2049af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3943610 .functor XOR 1, L_0x55a1f3943ba0, L_0x55a1f3943cd0, C4<0>, C4<0>;
L_0x55a1f3943680 .functor XOR 1, L_0x55a1f3943610, L_0x55a1f3943e50, C4<0>, C4<0>;
L_0x55a1f3943740 .functor AND 1, L_0x55a1f3943ba0, L_0x55a1f3943cd0, C4<1>, C4<1>;
L_0x55a1f3943850 .functor AND 1, L_0x55a1f3943ba0, L_0x55a1f3943e50, C4<1>, C4<1>;
L_0x55a1f3943910 .functor OR 1, L_0x55a1f3943740, L_0x55a1f3943850, C4<0>, C4<0>;
L_0x55a1f3943a20 .functor AND 1, L_0x55a1f3943e50, L_0x55a1f3943cd0, C4<1>, C4<1>;
L_0x55a1f3943a90 .functor OR 1, L_0x55a1f3943910, L_0x55a1f3943a20, C4<0>, C4<0>;
v0x55a1f2fb3e60_0 .net *"_s0", 0 0, L_0x55a1f3943610;  1 drivers
v0x55a1f2fb0f10_0 .net *"_s10", 0 0, L_0x55a1f3943a20;  1 drivers
v0x55a1f2fadfc0_0 .net *"_s4", 0 0, L_0x55a1f3943740;  1 drivers
v0x55a1f2f9e5d0_0 .net *"_s6", 0 0, L_0x55a1f3943850;  1 drivers
v0x55a1f2fa7420_0 .net *"_s8", 0 0, L_0x55a1f3943910;  1 drivers
v0x55a1f2fa44d0_0 .net "a", 0 0, L_0x55a1f3943ba0;  1 drivers
v0x55a1f2fa1580_0 .net "b", 0 0, L_0x55a1f3943cd0;  1 drivers
v0x55a1f2f91070_0 .net "ca", 0 0, L_0x55a1f3943a90;  1 drivers
v0x55a1f2f99ec0_0 .net "cin", 0 0, L_0x55a1f3943e50;  1 drivers
v0x55a1f2f96f70_0 .net "sum", 0 0, L_0x55a1f3943680;  1 drivers
S_0x55a1f21e9d30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2049af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3943f80 .functor XOR 1, L_0x55a1f3944420, L_0x55a1f39445e0, C4<0>, C4<0>;
L_0x55a1f3943ff0 .functor XOR 1, L_0x55a1f3943f80, L_0x55a1f39447a0, C4<0>, C4<0>;
L_0x55a1f3944060 .functor AND 1, L_0x55a1f3944420, L_0x55a1f39445e0, C4<1>, C4<1>;
L_0x55a1f39440d0 .functor AND 1, L_0x55a1f3944420, L_0x55a1f39447a0, C4<1>, C4<1>;
L_0x55a1f3944190 .functor OR 1, L_0x55a1f3944060, L_0x55a1f39440d0, C4<0>, C4<0>;
L_0x55a1f39442a0 .functor AND 1, L_0x55a1f39447a0, L_0x55a1f39445e0, C4<1>, C4<1>;
L_0x55a1f3944310 .functor OR 1, L_0x55a1f3944190, L_0x55a1f39442a0, C4<0>, C4<0>;
v0x55a1f2f94020_0 .net *"_s0", 0 0, L_0x55a1f3943f80;  1 drivers
v0x55a1f2f84720_0 .net *"_s10", 0 0, L_0x55a1f39442a0;  1 drivers
v0x55a1f2f8d570_0 .net *"_s4", 0 0, L_0x55a1f3944060;  1 drivers
v0x55a1f2f876d0_0 .net *"_s6", 0 0, L_0x55a1f39440d0;  1 drivers
v0x55a1f2f77dd0_0 .net *"_s8", 0 0, L_0x55a1f3944190;  1 drivers
v0x55a1f2f80c20_0 .net "a", 0 0, L_0x55a1f3944420;  1 drivers
v0x55a1f2f7dcd0_0 .net "b", 0 0, L_0x55a1f39445e0;  1 drivers
v0x55a1f2f7ad80_0 .net "ca", 0 0, L_0x55a1f3944310;  1 drivers
v0x55a1f2f6b390_0 .net "cin", 0 0, L_0x55a1f39447a0;  1 drivers
v0x55a1f2f741e0_0 .net "sum", 0 0, L_0x55a1f3943ff0;  1 drivers
S_0x55a1f2250fb0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f35d75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ed3d80_0 .net "a", 3 0, L_0x55a1f39474c0;  1 drivers
v0x55a1f2ed0e30_0 .net "b", 3 0, L_0x55a1f39475f0;  1 drivers
v0x55a1f2ec0920_0 .net "ca", 3 0, L_0x55a1f3947350;  1 drivers
v0x55a1f2ec9770_0 .net "cin", 3 0, L_0x55a1f3947720;  1 drivers
v0x55a1f2ec6820_0 .net "sum", 3 0, L_0x55a1f39472b0;  1 drivers
L_0x55a1f3945330 .part L_0x55a1f39474c0, 0, 1;
L_0x55a1f3945460 .part L_0x55a1f39475f0, 0, 1;
L_0x55a1f3945590 .part L_0x55a1f3947720, 0, 1;
L_0x55a1f3945b60 .part L_0x55a1f39474c0, 1, 1;
L_0x55a1f3945c90 .part L_0x55a1f39475f0, 1, 1;
L_0x55a1f3945dc0 .part L_0x55a1f3947720, 1, 1;
L_0x55a1f3946480 .part L_0x55a1f39474c0, 2, 1;
L_0x55a1f39465b0 .part L_0x55a1f39475f0, 2, 1;
L_0x55a1f3946730 .part L_0x55a1f3947720, 2, 1;
L_0x55a1f3946d00 .part L_0x55a1f39474c0, 3, 1;
L_0x55a1f3946ec0 .part L_0x55a1f39475f0, 3, 1;
L_0x55a1f3947080 .part L_0x55a1f3947720, 3, 1;
L_0x55a1f39472b0 .concat8 [ 1 1 1 1], L_0x55a1f3944e10, L_0x55a1f3945730, L_0x55a1f3945f60, L_0x55a1f39468d0;
L_0x55a1f3947350 .concat8 [ 1 1 1 1], L_0x55a1f3945220, L_0x55a1f3945a50, L_0x55a1f3946370, L_0x55a1f3946bf0;
S_0x55a1f1f79c90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2250fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3944960 .functor XOR 1, L_0x55a1f3945330, L_0x55a1f3945460, C4<0>, C4<0>;
L_0x55a1f3944e10 .functor XOR 1, L_0x55a1f3944960, L_0x55a1f3945590, C4<0>, C4<0>;
L_0x55a1f3944ed0 .functor AND 1, L_0x55a1f3945330, L_0x55a1f3945460, C4<1>, C4<1>;
L_0x55a1f3944fe0 .functor AND 1, L_0x55a1f3945330, L_0x55a1f3945590, C4<1>, C4<1>;
L_0x55a1f39450a0 .functor OR 1, L_0x55a1f3944ed0, L_0x55a1f3944fe0, C4<0>, C4<0>;
L_0x55a1f39451b0 .functor AND 1, L_0x55a1f3945590, L_0x55a1f3945460, C4<1>, C4<1>;
L_0x55a1f3945220 .functor OR 1, L_0x55a1f39450a0, L_0x55a1f39451b0, C4<0>, C4<0>;
v0x55a1f2f5dd90_0 .net *"_s0", 0 0, L_0x55a1f3944960;  1 drivers
v0x55a1f2f4e490_0 .net *"_s10", 0 0, L_0x55a1f39451b0;  1 drivers
v0x55a1f2f572e0_0 .net *"_s4", 0 0, L_0x55a1f3944ed0;  1 drivers
v0x55a1f2f51440_0 .net *"_s6", 0 0, L_0x55a1f3944fe0;  1 drivers
v0x55a1f2f41b40_0 .net *"_s8", 0 0, L_0x55a1f39450a0;  1 drivers
v0x55a1f2f4a990_0 .net "a", 0 0, L_0x55a1f3945330;  1 drivers
v0x55a1f2f47a40_0 .net "b", 0 0, L_0x55a1f3945460;  1 drivers
v0x55a1f2f44af0_0 .net "ca", 0 0, L_0x55a1f3945220;  1 drivers
v0x55a1f2f35100_0 .net "cin", 0 0, L_0x55a1f3945590;  1 drivers
v0x55a1f2f3df50_0 .net "sum", 0 0, L_0x55a1f3944e10;  1 drivers
S_0x55a1f382c6e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2250fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39456c0 .functor XOR 1, L_0x55a1f3945b60, L_0x55a1f3945c90, C4<0>, C4<0>;
L_0x55a1f3945730 .functor XOR 1, L_0x55a1f39456c0, L_0x55a1f3945dc0, C4<0>, C4<0>;
L_0x55a1f39457a0 .functor AND 1, L_0x55a1f3945b60, L_0x55a1f3945c90, C4<1>, C4<1>;
L_0x55a1f3945810 .functor AND 1, L_0x55a1f3945b60, L_0x55a1f3945dc0, C4<1>, C4<1>;
L_0x55a1f39458d0 .functor OR 1, L_0x55a1f39457a0, L_0x55a1f3945810, C4<0>, C4<0>;
L_0x55a1f39459e0 .functor AND 1, L_0x55a1f3945dc0, L_0x55a1f3945c90, C4<1>, C4<1>;
L_0x55a1f3945a50 .functor OR 1, L_0x55a1f39458d0, L_0x55a1f39459e0, C4<0>, C4<0>;
v0x55a1f2f3b000_0 .net *"_s0", 0 0, L_0x55a1f39456c0;  1 drivers
v0x55a1f2f380b0_0 .net *"_s10", 0 0, L_0x55a1f39459e0;  1 drivers
v0x55a1f2f27ba0_0 .net *"_s4", 0 0, L_0x55a1f39457a0;  1 drivers
v0x55a1f2f309f0_0 .net *"_s6", 0 0, L_0x55a1f3945810;  1 drivers
v0x55a1f2f2daa0_0 .net *"_s8", 0 0, L_0x55a1f39458d0;  1 drivers
v0x55a1f2f2ab50_0 .net "a", 0 0, L_0x55a1f3945b60;  1 drivers
v0x55a1f2f1b250_0 .net "b", 0 0, L_0x55a1f3945c90;  1 drivers
v0x55a1f2f240a0_0 .net "ca", 0 0, L_0x55a1f3945a50;  1 drivers
v0x55a1f2f1e200_0 .net "cin", 0 0, L_0x55a1f3945dc0;  1 drivers
v0x55a1f2f0e900_0 .net "sum", 0 0, L_0x55a1f3945730;  1 drivers
S_0x55a1f38266e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2250fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3945ef0 .functor XOR 1, L_0x55a1f3946480, L_0x55a1f39465b0, C4<0>, C4<0>;
L_0x55a1f3945f60 .functor XOR 1, L_0x55a1f3945ef0, L_0x55a1f3946730, C4<0>, C4<0>;
L_0x55a1f3946020 .functor AND 1, L_0x55a1f3946480, L_0x55a1f39465b0, C4<1>, C4<1>;
L_0x55a1f3946130 .functor AND 1, L_0x55a1f3946480, L_0x55a1f3946730, C4<1>, C4<1>;
L_0x55a1f39461f0 .functor OR 1, L_0x55a1f3946020, L_0x55a1f3946130, C4<0>, C4<0>;
L_0x55a1f3946300 .functor AND 1, L_0x55a1f3946730, L_0x55a1f39465b0, C4<1>, C4<1>;
L_0x55a1f3946370 .functor OR 1, L_0x55a1f39461f0, L_0x55a1f3946300, C4<0>, C4<0>;
v0x55a1f2f17750_0 .net *"_s0", 0 0, L_0x55a1f3945ef0;  1 drivers
v0x55a1f2f14800_0 .net *"_s10", 0 0, L_0x55a1f3946300;  1 drivers
v0x55a1f2f118b0_0 .net *"_s4", 0 0, L_0x55a1f3946020;  1 drivers
v0x55a1f2f01ec0_0 .net *"_s6", 0 0, L_0x55a1f3946130;  1 drivers
v0x55a1f2f0ad10_0 .net *"_s8", 0 0, L_0x55a1f39461f0;  1 drivers
v0x55a1f2f07dc0_0 .net "a", 0 0, L_0x55a1f3946480;  1 drivers
v0x55a1f2f04e70_0 .net "b", 0 0, L_0x55a1f39465b0;  1 drivers
v0x55a1f2ef3b60_0 .net "ca", 0 0, L_0x55a1f3946370;  1 drivers
v0x55a1f2efc9b0_0 .net "cin", 0 0, L_0x55a1f3946730;  1 drivers
v0x55a1f2ef9a60_0 .net "sum", 0 0, L_0x55a1f3945f60;  1 drivers
S_0x55a1f3813cb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2250fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3946860 .functor XOR 1, L_0x55a1f3946d00, L_0x55a1f3946ec0, C4<0>, C4<0>;
L_0x55a1f39468d0 .functor XOR 1, L_0x55a1f3946860, L_0x55a1f3947080, C4<0>, C4<0>;
L_0x55a1f3946940 .functor AND 1, L_0x55a1f3946d00, L_0x55a1f3946ec0, C4<1>, C4<1>;
L_0x55a1f39469b0 .functor AND 1, L_0x55a1f3946d00, L_0x55a1f3947080, C4<1>, C4<1>;
L_0x55a1f3946a70 .functor OR 1, L_0x55a1f3946940, L_0x55a1f39469b0, C4<0>, C4<0>;
L_0x55a1f3946b80 .functor AND 1, L_0x55a1f3947080, L_0x55a1f3946ec0, C4<1>, C4<1>;
L_0x55a1f3946bf0 .functor OR 1, L_0x55a1f3946a70, L_0x55a1f3946b80, C4<0>, C4<0>;
v0x55a1f2ef6b10_0 .net *"_s0", 0 0, L_0x55a1f3946860;  1 drivers
v0x55a1f2ee7210_0 .net *"_s10", 0 0, L_0x55a1f3946b80;  1 drivers
v0x55a1f2ef0060_0 .net *"_s4", 0 0, L_0x55a1f3946940;  1 drivers
v0x55a1f2eea1c0_0 .net *"_s6", 0 0, L_0x55a1f39469b0;  1 drivers
v0x55a1f2eda8c0_0 .net *"_s8", 0 0, L_0x55a1f3946a70;  1 drivers
v0x55a1f2ee3710_0 .net "a", 0 0, L_0x55a1f3946d00;  1 drivers
v0x55a1f2ee07c0_0 .net "b", 0 0, L_0x55a1f3946ec0;  1 drivers
v0x55a1f2edd870_0 .net "ca", 0 0, L_0x55a1f3946bf0;  1 drivers
v0x55a1f2ecde80_0 .net "cin", 0 0, L_0x55a1f3947080;  1 drivers
v0x55a1f2ed6cd0_0 .net "sum", 0 0, L_0x55a1f39468d0;  1 drivers
S_0x55a1f2c26520 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f3570350;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2c3f280_0 .net "a", 15 0, L_0x55a1f39527b0;  1 drivers
v0x55a1f2c3c330_0 .net "b", 15 0, L_0x55a1f39528a0;  1 drivers
v0x55a1f2c393e0_0 .net "ca", 15 0, L_0x55a1f3952550;  1 drivers
v0x55a1f2c299f0_0 .net "cin", 15 0, L_0x55a1f3952990;  1 drivers
v0x55a1f2c32840_0 .net "sum", 15 0, L_0x55a1f39524b0;  1 drivers
L_0x55a1f394a3e0 .part L_0x55a1f39527b0, 0, 4;
L_0x55a1f394a480 .part L_0x55a1f39528a0, 0, 4;
L_0x55a1f394a520 .part L_0x55a1f3952990, 0, 4;
L_0x55a1f394ccd0 .part L_0x55a1f39527b0, 4, 4;
L_0x55a1f394cdc0 .part L_0x55a1f39528a0, 4, 4;
L_0x55a1f394ceb0 .part L_0x55a1f3952990, 4, 4;
L_0x55a1f394f710 .part L_0x55a1f39527b0, 8, 4;
L_0x55a1f394f7b0 .part L_0x55a1f39528a0, 8, 4;
L_0x55a1f394f8a0 .part L_0x55a1f3952990, 8, 4;
L_0x55a1f39520b0 .part L_0x55a1f39527b0, 12, 4;
L_0x55a1f39521e0 .part L_0x55a1f39528a0, 12, 4;
L_0x55a1f3952310 .part L_0x55a1f3952990, 12, 4;
L_0x55a1f39524b0 .concat8 [ 4 4 4 4], L_0x55a1f394a1d0, L_0x55a1f394cac0, L_0x55a1f394f500, L_0x55a1f3951ea0;
L_0x55a1f3952550 .concat8 [ 4 4 4 4], L_0x55a1f394a270, L_0x55a1f394cb60, L_0x55a1f394f5a0, L_0x55a1f3951f40;
S_0x55a1f2c26300 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2c26520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e26d40_0 .net "a", 3 0, L_0x55a1f394a3e0;  1 drivers
v0x55a1f2e17440_0 .net "b", 3 0, L_0x55a1f394a480;  1 drivers
v0x55a1f2e20290_0 .net "ca", 3 0, L_0x55a1f394a270;  1 drivers
v0x55a1f2e1a3f0_0 .net "cin", 3 0, L_0x55a1f394a520;  1 drivers
v0x55a1f2e0aaf0_0 .net "sum", 3 0, L_0x55a1f394a1d0;  1 drivers
L_0x55a1f3948250 .part L_0x55a1f394a3e0, 0, 1;
L_0x55a1f3948380 .part L_0x55a1f394a480, 0, 1;
L_0x55a1f39484b0 .part L_0x55a1f394a520, 0, 1;
L_0x55a1f3948a80 .part L_0x55a1f394a3e0, 1, 1;
L_0x55a1f3948bb0 .part L_0x55a1f394a480, 1, 1;
L_0x55a1f3948ce0 .part L_0x55a1f394a520, 1, 1;
L_0x55a1f39493a0 .part L_0x55a1f394a3e0, 2, 1;
L_0x55a1f39494d0 .part L_0x55a1f394a480, 2, 1;
L_0x55a1f3949650 .part L_0x55a1f394a520, 2, 1;
L_0x55a1f3949c20 .part L_0x55a1f394a3e0, 3, 1;
L_0x55a1f3949de0 .part L_0x55a1f394a480, 3, 1;
L_0x55a1f3949fa0 .part L_0x55a1f394a520, 3, 1;
L_0x55a1f394a1d0 .concat8 [ 1 1 1 1], L_0x55a1f3947240, L_0x55a1f3948650, L_0x55a1f3948e80, L_0x55a1f39497f0;
L_0x55a1f394a270 .concat8 [ 1 1 1 1], L_0x55a1f3948140, L_0x55a1f3948970, L_0x55a1f3949290, L_0x55a1f3949b10;
S_0x55a1f2c260a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c26300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3947850 .functor XOR 1, L_0x55a1f3948250, L_0x55a1f3948380, C4<0>, C4<0>;
L_0x55a1f3947240 .functor XOR 1, L_0x55a1f3947850, L_0x55a1f39484b0, C4<0>, C4<0>;
L_0x55a1f3947df0 .functor AND 1, L_0x55a1f3948250, L_0x55a1f3948380, C4<1>, C4<1>;
L_0x55a1f3947f00 .functor AND 1, L_0x55a1f3948250, L_0x55a1f39484b0, C4<1>, C4<1>;
L_0x55a1f3947fc0 .functor OR 1, L_0x55a1f3947df0, L_0x55a1f3947f00, C4<0>, C4<0>;
L_0x55a1f39480d0 .functor AND 1, L_0x55a1f39484b0, L_0x55a1f3948380, C4<1>, C4<1>;
L_0x55a1f3948140 .functor OR 1, L_0x55a1f3947fc0, L_0x55a1f39480d0, C4<0>, C4<0>;
v0x55a1f2eb04d0_0 .net *"_s0", 0 0, L_0x55a1f3947850;  1 drivers
v0x55a1f2ead580_0 .net *"_s10", 0 0, L_0x55a1f39480d0;  1 drivers
v0x55a1f2eaa630_0 .net *"_s4", 0 0, L_0x55a1f3947df0;  1 drivers
v0x55a1f2e9ac40_0 .net *"_s6", 0 0, L_0x55a1f3947f00;  1 drivers
v0x55a1f2ea3a90_0 .net *"_s8", 0 0, L_0x55a1f3947fc0;  1 drivers
v0x55a1f2ea0b40_0 .net "a", 0 0, L_0x55a1f3948250;  1 drivers
v0x55a1f2e9dbf0_0 .net "b", 0 0, L_0x55a1f3948380;  1 drivers
v0x55a1f2e8b020_0 .net "ca", 0 0, L_0x55a1f3948140;  1 drivers
v0x55a1f2e93e70_0 .net "cin", 0 0, L_0x55a1f39484b0;  1 drivers
v0x55a1f2e90f20_0 .net "sum", 0 0, L_0x55a1f3947240;  1 drivers
S_0x55a1f2674190 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c26300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39485e0 .functor XOR 1, L_0x55a1f3948a80, L_0x55a1f3948bb0, C4<0>, C4<0>;
L_0x55a1f3948650 .functor XOR 1, L_0x55a1f39485e0, L_0x55a1f3948ce0, C4<0>, C4<0>;
L_0x55a1f39486c0 .functor AND 1, L_0x55a1f3948a80, L_0x55a1f3948bb0, C4<1>, C4<1>;
L_0x55a1f3948730 .functor AND 1, L_0x55a1f3948a80, L_0x55a1f3948ce0, C4<1>, C4<1>;
L_0x55a1f39487f0 .functor OR 1, L_0x55a1f39486c0, L_0x55a1f3948730, C4<0>, C4<0>;
L_0x55a1f3948900 .functor AND 1, L_0x55a1f3948ce0, L_0x55a1f3948bb0, C4<1>, C4<1>;
L_0x55a1f3948970 .functor OR 1, L_0x55a1f39487f0, L_0x55a1f3948900, C4<0>, C4<0>;
v0x55a1f2e8dfd0_0 .net *"_s0", 0 0, L_0x55a1f39485e0;  1 drivers
v0x55a1f2e7e6d0_0 .net *"_s10", 0 0, L_0x55a1f3948900;  1 drivers
v0x55a1f2e87520_0 .net *"_s4", 0 0, L_0x55a1f39486c0;  1 drivers
v0x55a1f2e81680_0 .net *"_s6", 0 0, L_0x55a1f3948730;  1 drivers
v0x55a1f2e71d80_0 .net *"_s8", 0 0, L_0x55a1f39487f0;  1 drivers
v0x55a1f2e7abd0_0 .net "a", 0 0, L_0x55a1f3948a80;  1 drivers
v0x55a1f2e77c80_0 .net "b", 0 0, L_0x55a1f3948bb0;  1 drivers
v0x55a1f2e74d30_0 .net "ca", 0 0, L_0x55a1f3948970;  1 drivers
v0x55a1f2e65340_0 .net "cin", 0 0, L_0x55a1f3948ce0;  1 drivers
v0x55a1f2e6e190_0 .net "sum", 0 0, L_0x55a1f3948650;  1 drivers
S_0x55a1f2404160 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c26300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3948e10 .functor XOR 1, L_0x55a1f39493a0, L_0x55a1f39494d0, C4<0>, C4<0>;
L_0x55a1f3948e80 .functor XOR 1, L_0x55a1f3948e10, L_0x55a1f3949650, C4<0>, C4<0>;
L_0x55a1f3948f40 .functor AND 1, L_0x55a1f39493a0, L_0x55a1f39494d0, C4<1>, C4<1>;
L_0x55a1f3949050 .functor AND 1, L_0x55a1f39493a0, L_0x55a1f3949650, C4<1>, C4<1>;
L_0x55a1f3949110 .functor OR 1, L_0x55a1f3948f40, L_0x55a1f3949050, C4<0>, C4<0>;
L_0x55a1f3949220 .functor AND 1, L_0x55a1f3949650, L_0x55a1f39494d0, C4<1>, C4<1>;
L_0x55a1f3949290 .functor OR 1, L_0x55a1f3949110, L_0x55a1f3949220, C4<0>, C4<0>;
v0x55a1f2e6b240_0 .net *"_s0", 0 0, L_0x55a1f3948e10;  1 drivers
v0x55a1f2e682f0_0 .net *"_s10", 0 0, L_0x55a1f3949220;  1 drivers
v0x55a1f2e57dd0_0 .net *"_s4", 0 0, L_0x55a1f3948f40;  1 drivers
v0x55a1f2e60c20_0 .net *"_s6", 0 0, L_0x55a1f3949050;  1 drivers
v0x55a1f2e5dcd0_0 .net *"_s8", 0 0, L_0x55a1f3949110;  1 drivers
v0x55a1f2e5ad80_0 .net "a", 0 0, L_0x55a1f39493a0;  1 drivers
v0x55a1f2e4b480_0 .net "b", 0 0, L_0x55a1f39494d0;  1 drivers
v0x55a1f2e542d0_0 .net "ca", 0 0, L_0x55a1f3949290;  1 drivers
v0x55a1f2e4e430_0 .net "cin", 0 0, L_0x55a1f3949650;  1 drivers
v0x55a1f2e3eb30_0 .net "sum", 0 0, L_0x55a1f3948e80;  1 drivers
S_0x55a1f380c330 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c26300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3949780 .functor XOR 1, L_0x55a1f3949c20, L_0x55a1f3949de0, C4<0>, C4<0>;
L_0x55a1f39497f0 .functor XOR 1, L_0x55a1f3949780, L_0x55a1f3949fa0, C4<0>, C4<0>;
L_0x55a1f3949860 .functor AND 1, L_0x55a1f3949c20, L_0x55a1f3949de0, C4<1>, C4<1>;
L_0x55a1f39498d0 .functor AND 1, L_0x55a1f3949c20, L_0x55a1f3949fa0, C4<1>, C4<1>;
L_0x55a1f3949990 .functor OR 1, L_0x55a1f3949860, L_0x55a1f39498d0, C4<0>, C4<0>;
L_0x55a1f3949aa0 .functor AND 1, L_0x55a1f3949fa0, L_0x55a1f3949de0, C4<1>, C4<1>;
L_0x55a1f3949b10 .functor OR 1, L_0x55a1f3949990, L_0x55a1f3949aa0, C4<0>, C4<0>;
v0x55a1f2e47980_0 .net *"_s0", 0 0, L_0x55a1f3949780;  1 drivers
v0x55a1f2e44a30_0 .net *"_s10", 0 0, L_0x55a1f3949aa0;  1 drivers
v0x55a1f2e41ae0_0 .net *"_s4", 0 0, L_0x55a1f3949860;  1 drivers
v0x55a1f2e320f0_0 .net *"_s6", 0 0, L_0x55a1f39498d0;  1 drivers
v0x55a1f2e3af40_0 .net *"_s8", 0 0, L_0x55a1f3949990;  1 drivers
v0x55a1f2e37ff0_0 .net "a", 0 0, L_0x55a1f3949c20;  1 drivers
v0x55a1f2e350a0_0 .net "b", 0 0, L_0x55a1f3949de0;  1 drivers
v0x55a1f2e23d90_0 .net "ca", 0 0, L_0x55a1f3949b10;  1 drivers
v0x55a1f2e2cbe0_0 .net "cin", 0 0, L_0x55a1f3949fa0;  1 drivers
v0x55a1f2e29c90_0 .net "sum", 0 0, L_0x55a1f39497f0;  1 drivers
S_0x55a1f31065c0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2c26520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d8af00_0 .net "a", 3 0, L_0x55a1f394ccd0;  1 drivers
v0x55a1f2d7b600_0 .net "b", 3 0, L_0x55a1f394cdc0;  1 drivers
v0x55a1f2d84450_0 .net "ca", 3 0, L_0x55a1f394cb60;  1 drivers
v0x55a1f2d7e5b0_0 .net "cin", 3 0, L_0x55a1f394ceb0;  1 drivers
v0x55a1f2d6ecb0_0 .net "sum", 3 0, L_0x55a1f394cac0;  1 drivers
L_0x55a1f394aae0 .part L_0x55a1f394ccd0, 0, 1;
L_0x55a1f394ac10 .part L_0x55a1f394cdc0, 0, 1;
L_0x55a1f394ad40 .part L_0x55a1f394ceb0, 0, 1;
L_0x55a1f394b310 .part L_0x55a1f394ccd0, 1, 1;
L_0x55a1f394b470 .part L_0x55a1f394cdc0, 1, 1;
L_0x55a1f394b5a0 .part L_0x55a1f394ceb0, 1, 1;
L_0x55a1f394bc60 .part L_0x55a1f394ccd0, 2, 1;
L_0x55a1f394bd90 .part L_0x55a1f394cdc0, 2, 1;
L_0x55a1f394bf10 .part L_0x55a1f394ceb0, 2, 1;
L_0x55a1f394c510 .part L_0x55a1f394ccd0, 3, 1;
L_0x55a1f394c6d0 .part L_0x55a1f394cdc0, 3, 1;
L_0x55a1f394c890 .part L_0x55a1f394ceb0, 3, 1;
L_0x55a1f394cac0 .concat8 [ 1 1 1 1], L_0x55a1f394a5c0, L_0x55a1f394aee0, L_0x55a1f394b740, L_0x55a1f394c0b0;
L_0x55a1f394cb60 .concat8 [ 1 1 1 1], L_0x55a1f394a9d0, L_0x55a1f394b200, L_0x55a1f394bb50, L_0x55a1f394c400;
S_0x55a1f3106170 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f31065c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394a160 .functor XOR 1, L_0x55a1f394aae0, L_0x55a1f394ac10, C4<0>, C4<0>;
L_0x55a1f394a5c0 .functor XOR 1, L_0x55a1f394a160, L_0x55a1f394ad40, C4<0>, C4<0>;
L_0x55a1f394a680 .functor AND 1, L_0x55a1f394aae0, L_0x55a1f394ac10, C4<1>, C4<1>;
L_0x55a1f394a790 .functor AND 1, L_0x55a1f394aae0, L_0x55a1f394ad40, C4<1>, C4<1>;
L_0x55a1f394a850 .functor OR 1, L_0x55a1f394a680, L_0x55a1f394a790, C4<0>, C4<0>;
L_0x55a1f394a960 .functor AND 1, L_0x55a1f394ad40, L_0x55a1f394ac10, C4<1>, C4<1>;
L_0x55a1f394a9d0 .functor OR 1, L_0x55a1f394a850, L_0x55a1f394a960, C4<0>, C4<0>;
v0x55a1f2e13940_0 .net *"_s0", 0 0, L_0x55a1f394a160;  1 drivers
v0x55a1f2e109f0_0 .net *"_s10", 0 0, L_0x55a1f394a960;  1 drivers
v0x55a1f2e0daa0_0 .net *"_s4", 0 0, L_0x55a1f394a680;  1 drivers
v0x55a1f2dfe0b0_0 .net *"_s6", 0 0, L_0x55a1f394a790;  1 drivers
v0x55a1f2e06f00_0 .net *"_s8", 0 0, L_0x55a1f394a850;  1 drivers
v0x55a1f2e03fb0_0 .net "a", 0 0, L_0x55a1f394aae0;  1 drivers
v0x55a1f2e01060_0 .net "b", 0 0, L_0x55a1f394ac10;  1 drivers
v0x55a1f2df0b50_0 .net "ca", 0 0, L_0x55a1f394a9d0;  1 drivers
v0x55a1f2df99a0_0 .net "cin", 0 0, L_0x55a1f394ad40;  1 drivers
v0x55a1f2df6a50_0 .net "sum", 0 0, L_0x55a1f394a5c0;  1 drivers
S_0x55a1f309f3b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f31065c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394ae70 .functor XOR 1, L_0x55a1f394b310, L_0x55a1f394b470, C4<0>, C4<0>;
L_0x55a1f394aee0 .functor XOR 1, L_0x55a1f394ae70, L_0x55a1f394b5a0, C4<0>, C4<0>;
L_0x55a1f394af50 .functor AND 1, L_0x55a1f394b310, L_0x55a1f394b470, C4<1>, C4<1>;
L_0x55a1f394afc0 .functor AND 1, L_0x55a1f394b310, L_0x55a1f394b5a0, C4<1>, C4<1>;
L_0x55a1f394b080 .functor OR 1, L_0x55a1f394af50, L_0x55a1f394afc0, C4<0>, C4<0>;
L_0x55a1f394b190 .functor AND 1, L_0x55a1f394b5a0, L_0x55a1f394b470, C4<1>, C4<1>;
L_0x55a1f394b200 .functor OR 1, L_0x55a1f394b080, L_0x55a1f394b190, C4<0>, C4<0>;
v0x55a1f2df3b00_0 .net *"_s0", 0 0, L_0x55a1f394ae70;  1 drivers
v0x55a1f2de4200_0 .net *"_s10", 0 0, L_0x55a1f394b190;  1 drivers
v0x55a1f2ded050_0 .net *"_s4", 0 0, L_0x55a1f394af50;  1 drivers
v0x55a1f2de71b0_0 .net *"_s6", 0 0, L_0x55a1f394afc0;  1 drivers
v0x55a1f2dd78b0_0 .net *"_s8", 0 0, L_0x55a1f394b080;  1 drivers
v0x55a1f2de0700_0 .net "a", 0 0, L_0x55a1f394b310;  1 drivers
v0x55a1f2ddd7b0_0 .net "b", 0 0, L_0x55a1f394b470;  1 drivers
v0x55a1f2dda860_0 .net "ca", 0 0, L_0x55a1f394b200;  1 drivers
v0x55a1f2dcae70_0 .net "cin", 0 0, L_0x55a1f394b5a0;  1 drivers
v0x55a1f2dd3cc0_0 .net "sum", 0 0, L_0x55a1f394aee0;  1 drivers
S_0x55a1f30d2720 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f31065c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394b6d0 .functor XOR 1, L_0x55a1f394bc60, L_0x55a1f394bd90, C4<0>, C4<0>;
L_0x55a1f394b740 .functor XOR 1, L_0x55a1f394b6d0, L_0x55a1f394bf10, C4<0>, C4<0>;
L_0x55a1f394b800 .functor AND 1, L_0x55a1f394bc60, L_0x55a1f394bd90, C4<1>, C4<1>;
L_0x55a1f394b910 .functor AND 1, L_0x55a1f394bc60, L_0x55a1f394bf10, C4<1>, C4<1>;
L_0x55a1f394b9d0 .functor OR 1, L_0x55a1f394b800, L_0x55a1f394b910, C4<0>, C4<0>;
L_0x55a1f394bae0 .functor AND 1, L_0x55a1f394bf10, L_0x55a1f394bd90, C4<1>, C4<1>;
L_0x55a1f394bb50 .functor OR 1, L_0x55a1f394b9d0, L_0x55a1f394bae0, C4<0>, C4<0>;
v0x55a1f2dd0d70_0 .net *"_s0", 0 0, L_0x55a1f394b6d0;  1 drivers
v0x55a1f2dcde20_0 .net *"_s10", 0 0, L_0x55a1f394bae0;  1 drivers
v0x55a1f2dbb190_0 .net *"_s4", 0 0, L_0x55a1f394b800;  1 drivers
v0x55a1f2dc3fe0_0 .net *"_s6", 0 0, L_0x55a1f394b910;  1 drivers
v0x55a1f2dc1090_0 .net *"_s8", 0 0, L_0x55a1f394b9d0;  1 drivers
v0x55a1f2dbe140_0 .net "a", 0 0, L_0x55a1f394bc60;  1 drivers
v0x55a1f2dae840_0 .net "b", 0 0, L_0x55a1f394bd90;  1 drivers
v0x55a1f2db7690_0 .net "ca", 0 0, L_0x55a1f394bb50;  1 drivers
v0x55a1f2db17f0_0 .net "cin", 0 0, L_0x55a1f394bf10;  1 drivers
v0x55a1f2da1ef0_0 .net "sum", 0 0, L_0x55a1f394b740;  1 drivers
S_0x55a1f30df110 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f31065c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394c040 .functor XOR 1, L_0x55a1f394c510, L_0x55a1f394c6d0, C4<0>, C4<0>;
L_0x55a1f394c0b0 .functor XOR 1, L_0x55a1f394c040, L_0x55a1f394c890, C4<0>, C4<0>;
L_0x55a1f394c120 .functor AND 1, L_0x55a1f394c510, L_0x55a1f394c6d0, C4<1>, C4<1>;
L_0x55a1f394c190 .functor AND 1, L_0x55a1f394c510, L_0x55a1f394c890, C4<1>, C4<1>;
L_0x55a1f394c280 .functor OR 1, L_0x55a1f394c120, L_0x55a1f394c190, C4<0>, C4<0>;
L_0x55a1f394c390 .functor AND 1, L_0x55a1f394c890, L_0x55a1f394c6d0, C4<1>, C4<1>;
L_0x55a1f394c400 .functor OR 1, L_0x55a1f394c280, L_0x55a1f394c390, C4<0>, C4<0>;
v0x55a1f2daad40_0 .net *"_s0", 0 0, L_0x55a1f394c040;  1 drivers
v0x55a1f2da7df0_0 .net *"_s10", 0 0, L_0x55a1f394c390;  1 drivers
v0x55a1f2da4ea0_0 .net *"_s4", 0 0, L_0x55a1f394c120;  1 drivers
v0x55a1f2d954b0_0 .net *"_s6", 0 0, L_0x55a1f394c190;  1 drivers
v0x55a1f2d9e300_0 .net *"_s8", 0 0, L_0x55a1f394c280;  1 drivers
v0x55a1f2d9b3b0_0 .net "a", 0 0, L_0x55a1f394c510;  1 drivers
v0x55a1f2d98460_0 .net "b", 0 0, L_0x55a1f394c6d0;  1 drivers
v0x55a1f2d87f50_0 .net "ca", 0 0, L_0x55a1f394c400;  1 drivers
v0x55a1f2d90da0_0 .net "cin", 0 0, L_0x55a1f394c890;  1 drivers
v0x55a1f2d8de50_0 .net "sum", 0 0, L_0x55a1f394c0b0;  1 drivers
S_0x55a1f30de810 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2c26520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cecb40_0 .net "a", 3 0, L_0x55a1f394f710;  1 drivers
v0x55a1f2cdd240_0 .net "b", 3 0, L_0x55a1f394f7b0;  1 drivers
v0x55a1f2ce6090_0 .net "ca", 3 0, L_0x55a1f394f5a0;  1 drivers
v0x55a1f2ce01f0_0 .net "cin", 3 0, L_0x55a1f394f8a0;  1 drivers
v0x55a1f2cd08f0_0 .net "sum", 3 0, L_0x55a1f394f500;  1 drivers
L_0x55a1f394d4c0 .part L_0x55a1f394f710, 0, 1;
L_0x55a1f394d5f0 .part L_0x55a1f394f7b0, 0, 1;
L_0x55a1f394d720 .part L_0x55a1f394f8a0, 0, 1;
L_0x55a1f394dd30 .part L_0x55a1f394f710, 1, 1;
L_0x55a1f394de60 .part L_0x55a1f394f7b0, 1, 1;
L_0x55a1f394df90 .part L_0x55a1f394f8a0, 1, 1;
L_0x55a1f394e6d0 .part L_0x55a1f394f710, 2, 1;
L_0x55a1f394e800 .part L_0x55a1f394f7b0, 2, 1;
L_0x55a1f394e980 .part L_0x55a1f394f8a0, 2, 1;
L_0x55a1f394ef50 .part L_0x55a1f394f710, 3, 1;
L_0x55a1f394f110 .part L_0x55a1f394f7b0, 3, 1;
L_0x55a1f394f2d0 .part L_0x55a1f394f8a0, 3, 1;
L_0x55a1f394f500 .concat8 [ 1 1 1 1], L_0x55a1f394cfa0, L_0x55a1f394d8c0, L_0x55a1f394e170, L_0x55a1f394eb20;
L_0x55a1f394f5a0 .concat8 [ 1 1 1 1], L_0x55a1f394d3b0, L_0x55a1f394dc20, L_0x55a1f394e5c0, L_0x55a1f394ee40;
S_0x55a1f30abed0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30de810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394ca50 .functor XOR 1, L_0x55a1f394d4c0, L_0x55a1f394d5f0, C4<0>, C4<0>;
L_0x55a1f394cfa0 .functor XOR 1, L_0x55a1f394ca50, L_0x55a1f394d720, C4<0>, C4<0>;
L_0x55a1f394d060 .functor AND 1, L_0x55a1f394d4c0, L_0x55a1f394d5f0, C4<1>, C4<1>;
L_0x55a1f394d170 .functor AND 1, L_0x55a1f394d4c0, L_0x55a1f394d720, C4<1>, C4<1>;
L_0x55a1f394d230 .functor OR 1, L_0x55a1f394d060, L_0x55a1f394d170, C4<0>, C4<0>;
L_0x55a1f394d340 .functor AND 1, L_0x55a1f394d720, L_0x55a1f394d5f0, C4<1>, C4<1>;
L_0x55a1f394d3b0 .functor OR 1, L_0x55a1f394d230, L_0x55a1f394d340, C4<0>, C4<0>;
v0x55a1f2d77b00_0 .net *"_s0", 0 0, L_0x55a1f394ca50;  1 drivers
v0x55a1f2d74bb0_0 .net *"_s10", 0 0, L_0x55a1f394d340;  1 drivers
v0x55a1f2d71c60_0 .net *"_s4", 0 0, L_0x55a1f394d060;  1 drivers
v0x55a1f2d62270_0 .net *"_s6", 0 0, L_0x55a1f394d170;  1 drivers
v0x55a1f2d6b0c0_0 .net *"_s8", 0 0, L_0x55a1f394d230;  1 drivers
v0x55a1f2d68170_0 .net "a", 0 0, L_0x55a1f394d4c0;  1 drivers
v0x55a1f2d65220_0 .net "b", 0 0, L_0x55a1f394d5f0;  1 drivers
v0x55a1f2d53f10_0 .net "ca", 0 0, L_0x55a1f394d3b0;  1 drivers
v0x55a1f2d5cd60_0 .net "cin", 0 0, L_0x55a1f394d720;  1 drivers
v0x55a1f2d59e10_0 .net "sum", 0 0, L_0x55a1f394cfa0;  1 drivers
S_0x55a1f30ab5d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30de810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394d850 .functor XOR 1, L_0x55a1f394dd30, L_0x55a1f394de60, C4<0>, C4<0>;
L_0x55a1f394d8c0 .functor XOR 1, L_0x55a1f394d850, L_0x55a1f394df90, C4<0>, C4<0>;
L_0x55a1f394d930 .functor AND 1, L_0x55a1f394dd30, L_0x55a1f394de60, C4<1>, C4<1>;
L_0x55a1f394d9a0 .functor AND 1, L_0x55a1f394dd30, L_0x55a1f394df90, C4<1>, C4<1>;
L_0x55a1f394da60 .functor OR 1, L_0x55a1f394d930, L_0x55a1f394d9a0, C4<0>, C4<0>;
L_0x55a1f394db70 .functor AND 1, L_0x55a1f394df90, L_0x55a1f394de60, C4<1>, C4<1>;
L_0x55a1f394dc20 .functor OR 1, L_0x55a1f394da60, L_0x55a1f394db70, C4<0>, C4<0>;
v0x55a1f2d56ec0_0 .net *"_s0", 0 0, L_0x55a1f394d850;  1 drivers
v0x55a1f2d475c0_0 .net *"_s10", 0 0, L_0x55a1f394db70;  1 drivers
v0x55a1f2d50410_0 .net *"_s4", 0 0, L_0x55a1f394d930;  1 drivers
v0x55a1f2d4a570_0 .net *"_s6", 0 0, L_0x55a1f394d9a0;  1 drivers
v0x55a1f2d3ac70_0 .net *"_s8", 0 0, L_0x55a1f394da60;  1 drivers
v0x55a1f2d43ac0_0 .net "a", 0 0, L_0x55a1f394dd30;  1 drivers
v0x55a1f2d40b70_0 .net "b", 0 0, L_0x55a1f394de60;  1 drivers
v0x55a1f2d3dc20_0 .net "ca", 0 0, L_0x55a1f394dc20;  1 drivers
v0x55a1f2d2e230_0 .net "cin", 0 0, L_0x55a1f394df90;  1 drivers
v0x55a1f2d37080_0 .net "sum", 0 0, L_0x55a1f394d8c0;  1 drivers
S_0x55a1f306b4a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30de810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394e100 .functor XOR 1, L_0x55a1f394e6d0, L_0x55a1f394e800, C4<0>, C4<0>;
L_0x55a1f394e170 .functor XOR 1, L_0x55a1f394e100, L_0x55a1f394e980, C4<0>, C4<0>;
L_0x55a1f394e230 .functor AND 1, L_0x55a1f394e6d0, L_0x55a1f394e800, C4<1>, C4<1>;
L_0x55a1f394e340 .functor AND 1, L_0x55a1f394e6d0, L_0x55a1f394e980, C4<1>, C4<1>;
L_0x55a1f394e400 .functor OR 1, L_0x55a1f394e230, L_0x55a1f394e340, C4<0>, C4<0>;
L_0x55a1f394e510 .functor AND 1, L_0x55a1f394e980, L_0x55a1f394e800, C4<1>, C4<1>;
L_0x55a1f394e5c0 .functor OR 1, L_0x55a1f394e400, L_0x55a1f394e510, C4<0>, C4<0>;
v0x55a1f2d34130_0 .net *"_s0", 0 0, L_0x55a1f394e100;  1 drivers
v0x55a1f2d311e0_0 .net *"_s10", 0 0, L_0x55a1f394e510;  1 drivers
v0x55a1f2d20cd0_0 .net *"_s4", 0 0, L_0x55a1f394e230;  1 drivers
v0x55a1f2d29b20_0 .net *"_s6", 0 0, L_0x55a1f394e340;  1 drivers
v0x55a1f2d26bd0_0 .net *"_s8", 0 0, L_0x55a1f394e400;  1 drivers
v0x55a1f2d23c80_0 .net "a", 0 0, L_0x55a1f394e6d0;  1 drivers
v0x55a1f2d14380_0 .net "b", 0 0, L_0x55a1f394e800;  1 drivers
v0x55a1f2d1d1d0_0 .net "ca", 0 0, L_0x55a1f394e5c0;  1 drivers
v0x55a1f2d17330_0 .net "cin", 0 0, L_0x55a1f394e980;  1 drivers
v0x55a1f2d07a30_0 .net "sum", 0 0, L_0x55a1f394e170;  1 drivers
S_0x55a1f3077e90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30de810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394eab0 .functor XOR 1, L_0x55a1f394ef50, L_0x55a1f394f110, C4<0>, C4<0>;
L_0x55a1f394eb20 .functor XOR 1, L_0x55a1f394eab0, L_0x55a1f394f2d0, C4<0>, C4<0>;
L_0x55a1f394eb90 .functor AND 1, L_0x55a1f394ef50, L_0x55a1f394f110, C4<1>, C4<1>;
L_0x55a1f394ec00 .functor AND 1, L_0x55a1f394ef50, L_0x55a1f394f2d0, C4<1>, C4<1>;
L_0x55a1f394ecc0 .functor OR 1, L_0x55a1f394eb90, L_0x55a1f394ec00, C4<0>, C4<0>;
L_0x55a1f394edd0 .functor AND 1, L_0x55a1f394f2d0, L_0x55a1f394f110, C4<1>, C4<1>;
L_0x55a1f394ee40 .functor OR 1, L_0x55a1f394ecc0, L_0x55a1f394edd0, C4<0>, C4<0>;
v0x55a1f2d10880_0 .net *"_s0", 0 0, L_0x55a1f394eab0;  1 drivers
v0x55a1f2d0d930_0 .net *"_s10", 0 0, L_0x55a1f394edd0;  1 drivers
v0x55a1f2d0a9e0_0 .net *"_s4", 0 0, L_0x55a1f394eb90;  1 drivers
v0x55a1f2cfaff0_0 .net *"_s6", 0 0, L_0x55a1f394ec00;  1 drivers
v0x55a1f2d03e40_0 .net *"_s8", 0 0, L_0x55a1f394ecc0;  1 drivers
v0x55a1f2d00ef0_0 .net "a", 0 0, L_0x55a1f394ef50;  1 drivers
v0x55a1f2cfdfa0_0 .net "b", 0 0, L_0x55a1f394f110;  1 drivers
v0x55a1f2ce9b90_0 .net "ca", 0 0, L_0x55a1f394ee40;  1 drivers
v0x55a1f2cf29e0_0 .net "cin", 0 0, L_0x55a1f394f2d0;  1 drivers
v0x55a1f2cefa90_0 .net "sum", 0 0, L_0x55a1f394eb20;  1 drivers
S_0x55a1f3077590 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2c26520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c52680_0 .net "a", 3 0, L_0x55a1f39520b0;  1 drivers
v0x55a1f2c42d80_0 .net "b", 3 0, L_0x55a1f39521e0;  1 drivers
v0x55a1f2c4bbd0_0 .net "ca", 3 0, L_0x55a1f3951f40;  1 drivers
v0x55a1f2c45d30_0 .net "cin", 3 0, L_0x55a1f3952310;  1 drivers
v0x55a1f2c36430_0 .net "sum", 3 0, L_0x55a1f3951ea0;  1 drivers
L_0x55a1f394fe60 .part L_0x55a1f39520b0, 0, 1;
L_0x55a1f394ff90 .part L_0x55a1f39521e0, 0, 1;
L_0x55a1f39500c0 .part L_0x55a1f3952310, 0, 1;
L_0x55a1f39506d0 .part L_0x55a1f39520b0, 1, 1;
L_0x55a1f3950800 .part L_0x55a1f39521e0, 1, 1;
L_0x55a1f3950930 .part L_0x55a1f3952310, 1, 1;
L_0x55a1f3951070 .part L_0x55a1f39520b0, 2, 1;
L_0x55a1f39511a0 .part L_0x55a1f39521e0, 2, 1;
L_0x55a1f3951320 .part L_0x55a1f3952310, 2, 1;
L_0x55a1f39518f0 .part L_0x55a1f39520b0, 3, 1;
L_0x55a1f3951ab0 .part L_0x55a1f39521e0, 3, 1;
L_0x55a1f3951c70 .part L_0x55a1f3952310, 3, 1;
L_0x55a1f3951ea0 .concat8 [ 1 1 1 1], L_0x55a1f394f940, L_0x55a1f3950260, L_0x55a1f3950b10, L_0x55a1f39514c0;
L_0x55a1f3951f40 .concat8 [ 1 1 1 1], L_0x55a1f394fd50, L_0x55a1f39505c0, L_0x55a1f3950f60, L_0x55a1f39517e0;
S_0x55a1f3044c50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3077590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f394f490 .functor XOR 1, L_0x55a1f394fe60, L_0x55a1f394ff90, C4<0>, C4<0>;
L_0x55a1f394f940 .functor XOR 1, L_0x55a1f394f490, L_0x55a1f39500c0, C4<0>, C4<0>;
L_0x55a1f394fa00 .functor AND 1, L_0x55a1f394fe60, L_0x55a1f394ff90, C4<1>, C4<1>;
L_0x55a1f394fb10 .functor AND 1, L_0x55a1f394fe60, L_0x55a1f39500c0, C4<1>, C4<1>;
L_0x55a1f394fbd0 .functor OR 1, L_0x55a1f394fa00, L_0x55a1f394fb10, C4<0>, C4<0>;
L_0x55a1f394fce0 .functor AND 1, L_0x55a1f39500c0, L_0x55a1f394ff90, C4<1>, C4<1>;
L_0x55a1f394fd50 .functor OR 1, L_0x55a1f394fbd0, L_0x55a1f394fce0, C4<0>, C4<0>;
v0x55a1f2cd9740_0 .net *"_s0", 0 0, L_0x55a1f394f490;  1 drivers
v0x55a1f2cd67f0_0 .net *"_s10", 0 0, L_0x55a1f394fce0;  1 drivers
v0x55a1f2cd38a0_0 .net *"_s4", 0 0, L_0x55a1f394fa00;  1 drivers
v0x55a1f2cc3eb0_0 .net *"_s6", 0 0, L_0x55a1f394fb10;  1 drivers
v0x55a1f2cccd00_0 .net *"_s8", 0 0, L_0x55a1f394fbd0;  1 drivers
v0x55a1f2cc9db0_0 .net "a", 0 0, L_0x55a1f394fe60;  1 drivers
v0x55a1f2cc6e60_0 .net "b", 0 0, L_0x55a1f394ff90;  1 drivers
v0x55a1f2cb6950_0 .net "ca", 0 0, L_0x55a1f394fd50;  1 drivers
v0x55a1f2cbf7a0_0 .net "cin", 0 0, L_0x55a1f39500c0;  1 drivers
v0x55a1f2cbc850_0 .net "sum", 0 0, L_0x55a1f394f940;  1 drivers
S_0x55a1f3044350 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3077590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39501f0 .functor XOR 1, L_0x55a1f39506d0, L_0x55a1f3950800, C4<0>, C4<0>;
L_0x55a1f3950260 .functor XOR 1, L_0x55a1f39501f0, L_0x55a1f3950930, C4<0>, C4<0>;
L_0x55a1f39502d0 .functor AND 1, L_0x55a1f39506d0, L_0x55a1f3950800, C4<1>, C4<1>;
L_0x55a1f3950340 .functor AND 1, L_0x55a1f39506d0, L_0x55a1f3950930, C4<1>, C4<1>;
L_0x55a1f3950400 .functor OR 1, L_0x55a1f39502d0, L_0x55a1f3950340, C4<0>, C4<0>;
L_0x55a1f3950510 .functor AND 1, L_0x55a1f3950930, L_0x55a1f3950800, C4<1>, C4<1>;
L_0x55a1f39505c0 .functor OR 1, L_0x55a1f3950400, L_0x55a1f3950510, C4<0>, C4<0>;
v0x55a1f2cb9900_0 .net *"_s0", 0 0, L_0x55a1f39501f0;  1 drivers
v0x55a1f2caa000_0 .net *"_s10", 0 0, L_0x55a1f3950510;  1 drivers
v0x55a1f2cb2e50_0 .net *"_s4", 0 0, L_0x55a1f39502d0;  1 drivers
v0x55a1f2cacfb0_0 .net *"_s6", 0 0, L_0x55a1f3950340;  1 drivers
v0x55a1f2c9d6b0_0 .net *"_s8", 0 0, L_0x55a1f3950400;  1 drivers
v0x55a1f2ca6500_0 .net "a", 0 0, L_0x55a1f39506d0;  1 drivers
v0x55a1f2ca35b0_0 .net "b", 0 0, L_0x55a1f3950800;  1 drivers
v0x55a1f2ca0660_0 .net "ca", 0 0, L_0x55a1f39505c0;  1 drivers
v0x55a1f2c90c70_0 .net "cin", 0 0, L_0x55a1f3950930;  1 drivers
v0x55a1f2c99ac0_0 .net "sum", 0 0, L_0x55a1f3950260;  1 drivers
S_0x55a1f3036800 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3077590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3950aa0 .functor XOR 1, L_0x55a1f3951070, L_0x55a1f39511a0, C4<0>, C4<0>;
L_0x55a1f3950b10 .functor XOR 1, L_0x55a1f3950aa0, L_0x55a1f3951320, C4<0>, C4<0>;
L_0x55a1f3950bd0 .functor AND 1, L_0x55a1f3951070, L_0x55a1f39511a0, C4<1>, C4<1>;
L_0x55a1f3950ce0 .functor AND 1, L_0x55a1f3951070, L_0x55a1f3951320, C4<1>, C4<1>;
L_0x55a1f3950da0 .functor OR 1, L_0x55a1f3950bd0, L_0x55a1f3950ce0, C4<0>, C4<0>;
L_0x55a1f3950eb0 .functor AND 1, L_0x55a1f3951320, L_0x55a1f39511a0, C4<1>, C4<1>;
L_0x55a1f3950f60 .functor OR 1, L_0x55a1f3950da0, L_0x55a1f3950eb0, C4<0>, C4<0>;
v0x55a1f2c96b70_0 .net *"_s0", 0 0, L_0x55a1f3950aa0;  1 drivers
v0x55a1f2c93c20_0 .net *"_s10", 0 0, L_0x55a1f3950eb0;  1 drivers
v0x55a1f2c82910_0 .net *"_s4", 0 0, L_0x55a1f3950bd0;  1 drivers
v0x55a1f2c8b760_0 .net *"_s6", 0 0, L_0x55a1f3950ce0;  1 drivers
v0x55a1f2c88810_0 .net *"_s8", 0 0, L_0x55a1f3950da0;  1 drivers
v0x55a1f2c858c0_0 .net "a", 0 0, L_0x55a1f3951070;  1 drivers
v0x55a1f2c75fc0_0 .net "b", 0 0, L_0x55a1f39511a0;  1 drivers
v0x55a1f2c7ee10_0 .net "ca", 0 0, L_0x55a1f3950f60;  1 drivers
v0x55a1f2c78f70_0 .net "cin", 0 0, L_0x55a1f3951320;  1 drivers
v0x55a1f2c69670_0 .net "sum", 0 0, L_0x55a1f3950b10;  1 drivers
S_0x55a1f2fcf5f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3077590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3951450 .functor XOR 1, L_0x55a1f39518f0, L_0x55a1f3951ab0, C4<0>, C4<0>;
L_0x55a1f39514c0 .functor XOR 1, L_0x55a1f3951450, L_0x55a1f3951c70, C4<0>, C4<0>;
L_0x55a1f3951530 .functor AND 1, L_0x55a1f39518f0, L_0x55a1f3951ab0, C4<1>, C4<1>;
L_0x55a1f39515a0 .functor AND 1, L_0x55a1f39518f0, L_0x55a1f3951c70, C4<1>, C4<1>;
L_0x55a1f3951660 .functor OR 1, L_0x55a1f3951530, L_0x55a1f39515a0, C4<0>, C4<0>;
L_0x55a1f3951770 .functor AND 1, L_0x55a1f3951c70, L_0x55a1f3951ab0, C4<1>, C4<1>;
L_0x55a1f39517e0 .functor OR 1, L_0x55a1f3951660, L_0x55a1f3951770, C4<0>, C4<0>;
v0x55a1f2c724c0_0 .net *"_s0", 0 0, L_0x55a1f3951450;  1 drivers
v0x55a1f2c6f570_0 .net *"_s10", 0 0, L_0x55a1f3951770;  1 drivers
v0x55a1f2c6c620_0 .net *"_s4", 0 0, L_0x55a1f3951530;  1 drivers
v0x55a1f2c5cc30_0 .net *"_s6", 0 0, L_0x55a1f39515a0;  1 drivers
v0x55a1f2c65a80_0 .net *"_s8", 0 0, L_0x55a1f3951660;  1 drivers
v0x55a1f2c62b30_0 .net "a", 0 0, L_0x55a1f39518f0;  1 drivers
v0x55a1f2c5fbe0_0 .net "b", 0 0, L_0x55a1f3951ab0;  1 drivers
v0x55a1f2c4f6d0_0 .net "ca", 0 0, L_0x55a1f39517e0;  1 drivers
v0x55a1f2c58520_0 .net "cin", 0 0, L_0x55a1f3951c70;  1 drivers
v0x55a1f2c555d0_0 .net "sum", 0 0, L_0x55a1f39514c0;  1 drivers
S_0x55a1f3002960 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f35068c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2714cf0_0 .net "a", 31 0, L_0x55a1f3968f10;  1 drivers
v0x55a1f27047e0_0 .net "b", 31 0, L_0x55a1f3969000;  1 drivers
v0x55a1f270d630_0 .net "ca", 31 0, L_0x55a1f3968d80;  1 drivers
v0x55a1f270a6e0_0 .net "cin", 31 0, L_0x55a1f39690f0;  1 drivers
v0x55a1f2707790_0 .net "sum", 31 0, L_0x55a1f3968c40;  1 drivers
L_0x55a1f395db20 .part L_0x55a1f3968f10, 0, 16;
L_0x55a1f395dbc0 .part L_0x55a1f3969000, 0, 16;
L_0x55a1f395dc60 .part L_0x55a1f39690f0, 0, 16;
L_0x55a1f3968930 .part L_0x55a1f3968f10, 16, 16;
L_0x55a1f3968a20 .part L_0x55a1f3969000, 16, 16;
L_0x55a1f3968b10 .part L_0x55a1f39690f0, 16, 16;
L_0x55a1f3968c40 .concat8 [ 16 16 0 0], L_0x55a1f395d820, L_0x55a1f3968630;
L_0x55a1f3968d80 .concat8 [ 16 16 0 0], L_0x55a1f395d8c0, L_0x55a1f39686d0;
S_0x55a1f300f350 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f3002960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f299c760_0 .net "a", 15 0, L_0x55a1f395db20;  1 drivers
v0x55a1f29a55b0_0 .net "b", 15 0, L_0x55a1f395dbc0;  1 drivers
v0x55a1f299f710_0 .net "ca", 15 0, L_0x55a1f395d8c0;  1 drivers
v0x55a1f298fe10_0 .net "cin", 15 0, L_0x55a1f395dc60;  1 drivers
v0x55a1f2998c60_0 .net "sum", 15 0, L_0x55a1f395d820;  1 drivers
L_0x55a1f3955670 .part L_0x55a1f395db20, 0, 4;
L_0x55a1f3955710 .part L_0x55a1f395dbc0, 0, 4;
L_0x55a1f39557b0 .part L_0x55a1f395dc60, 0, 4;
L_0x55a1f3958000 .part L_0x55a1f395db20, 4, 4;
L_0x55a1f39580f0 .part L_0x55a1f395dbc0, 4, 4;
L_0x55a1f39581e0 .part L_0x55a1f395dc60, 4, 4;
L_0x55a1f395aa80 .part L_0x55a1f395db20, 8, 4;
L_0x55a1f395ab20 .part L_0x55a1f395dbc0, 8, 4;
L_0x55a1f395ac10 .part L_0x55a1f395dc60, 8, 4;
L_0x55a1f395d420 .part L_0x55a1f395db20, 12, 4;
L_0x55a1f395d550 .part L_0x55a1f395dbc0, 12, 4;
L_0x55a1f395d680 .part L_0x55a1f395dc60, 12, 4;
L_0x55a1f395d820 .concat8 [ 4 4 4 4], L_0x55a1f3955460, L_0x55a1f3957da0, L_0x55a1f395a870, L_0x55a1f395d210;
L_0x55a1f395d8c0 .concat8 [ 4 4 4 4], L_0x55a1f3955500, L_0x55a1f3957e40, L_0x55a1f395a910, L_0x55a1f395d2b0;
S_0x55a1f300ea50 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f300f350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b92440_0 .net "a", 3 0, L_0x55a1f3955670;  1 drivers
v0x55a1f2b8f4f0_0 .net "b", 3 0, L_0x55a1f3955710;  1 drivers
v0x55a1f2b7efe0_0 .net "ca", 3 0, L_0x55a1f3955500;  1 drivers
v0x55a1f2b87e30_0 .net "cin", 3 0, L_0x55a1f39557b0;  1 drivers
v0x55a1f2b84ee0_0 .net "sum", 3 0, L_0x55a1f3955460;  1 drivers
L_0x55a1f3953420 .part L_0x55a1f3955670, 0, 1;
L_0x55a1f3953550 .part L_0x55a1f3955710, 0, 1;
L_0x55a1f3953680 .part L_0x55a1f39557b0, 0, 1;
L_0x55a1f3953c90 .part L_0x55a1f3955670, 1, 1;
L_0x55a1f3953dc0 .part L_0x55a1f3955710, 1, 1;
L_0x55a1f3953ef0 .part L_0x55a1f39557b0, 1, 1;
L_0x55a1f3954630 .part L_0x55a1f3955670, 2, 1;
L_0x55a1f3954760 .part L_0x55a1f3955710, 2, 1;
L_0x55a1f39548e0 .part L_0x55a1f39557b0, 2, 1;
L_0x55a1f3954eb0 .part L_0x55a1f3955670, 3, 1;
L_0x55a1f3955070 .part L_0x55a1f3955710, 3, 1;
L_0x55a1f3955230 .part L_0x55a1f39557b0, 3, 1;
L_0x55a1f3955460 .concat8 [ 1 1 1 1], L_0x55a1f3951e30, L_0x55a1f3953820, L_0x55a1f39540d0, L_0x55a1f3954a80;
L_0x55a1f3955500 .concat8 [ 1 1 1 1], L_0x55a1f3953310, L_0x55a1f3953b80, L_0x55a1f3954520, L_0x55a1f3954da0;
S_0x55a1f2fdc110 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f300ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3952440 .functor XOR 1, L_0x55a1f3953420, L_0x55a1f3953550, C4<0>, C4<0>;
L_0x55a1f3951e30 .functor XOR 1, L_0x55a1f3952440, L_0x55a1f3953680, C4<0>, C4<0>;
L_0x55a1f3952fc0 .functor AND 1, L_0x55a1f3953420, L_0x55a1f3953550, C4<1>, C4<1>;
L_0x55a1f39530d0 .functor AND 1, L_0x55a1f3953420, L_0x55a1f3953680, C4<1>, C4<1>;
L_0x55a1f3953190 .functor OR 1, L_0x55a1f3952fc0, L_0x55a1f39530d0, C4<0>, C4<0>;
L_0x55a1f39532a0 .functor AND 1, L_0x55a1f3953680, L_0x55a1f3953550, C4<1>, C4<1>;
L_0x55a1f3953310 .functor OR 1, L_0x55a1f3953190, L_0x55a1f39532a0, C4<0>, C4<0>;
v0x55a1f2c1c450_0 .net *"_s0", 0 0, L_0x55a1f3952440;  1 drivers
v0x55a1f2c0cb50_0 .net *"_s10", 0 0, L_0x55a1f39532a0;  1 drivers
v0x55a1f2c159a0_0 .net *"_s4", 0 0, L_0x55a1f3952fc0;  1 drivers
v0x55a1f2c0fb00_0 .net *"_s6", 0 0, L_0x55a1f39530d0;  1 drivers
v0x55a1f2c00200_0 .net *"_s8", 0 0, L_0x55a1f3953190;  1 drivers
v0x55a1f2c09050_0 .net "a", 0 0, L_0x55a1f3953420;  1 drivers
v0x55a1f2c06100_0 .net "b", 0 0, L_0x55a1f3953550;  1 drivers
v0x55a1f2c031b0_0 .net "ca", 0 0, L_0x55a1f3953310;  1 drivers
v0x55a1f2bf37c0_0 .net "cin", 0 0, L_0x55a1f3953680;  1 drivers
v0x55a1f2bfc610_0 .net "sum", 0 0, L_0x55a1f3951e30;  1 drivers
S_0x55a1f2fdb810 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f300ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39537b0 .functor XOR 1, L_0x55a1f3953c90, L_0x55a1f3953dc0, C4<0>, C4<0>;
L_0x55a1f3953820 .functor XOR 1, L_0x55a1f39537b0, L_0x55a1f3953ef0, C4<0>, C4<0>;
L_0x55a1f3953890 .functor AND 1, L_0x55a1f3953c90, L_0x55a1f3953dc0, C4<1>, C4<1>;
L_0x55a1f3953900 .functor AND 1, L_0x55a1f3953c90, L_0x55a1f3953ef0, C4<1>, C4<1>;
L_0x55a1f39539c0 .functor OR 1, L_0x55a1f3953890, L_0x55a1f3953900, C4<0>, C4<0>;
L_0x55a1f3953ad0 .functor AND 1, L_0x55a1f3953ef0, L_0x55a1f3953dc0, C4<1>, C4<1>;
L_0x55a1f3953b80 .functor OR 1, L_0x55a1f39539c0, L_0x55a1f3953ad0, C4<0>, C4<0>;
v0x55a1f2bf96c0_0 .net *"_s0", 0 0, L_0x55a1f39537b0;  1 drivers
v0x55a1f2bf6770_0 .net *"_s10", 0 0, L_0x55a1f3953ad0;  1 drivers
v0x55a1f2be6260_0 .net *"_s4", 0 0, L_0x55a1f3953890;  1 drivers
v0x55a1f2bef0b0_0 .net *"_s6", 0 0, L_0x55a1f3953900;  1 drivers
v0x55a1f2bec160_0 .net *"_s8", 0 0, L_0x55a1f39539c0;  1 drivers
v0x55a1f2be9210_0 .net "a", 0 0, L_0x55a1f3953c90;  1 drivers
v0x55a1f2bd9910_0 .net "b", 0 0, L_0x55a1f3953dc0;  1 drivers
v0x55a1f2be2760_0 .net "ca", 0 0, L_0x55a1f3953b80;  1 drivers
v0x55a1f2bdc8c0_0 .net "cin", 0 0, L_0x55a1f3953ef0;  1 drivers
v0x55a1f2bccfc0_0 .net "sum", 0 0, L_0x55a1f3953820;  1 drivers
S_0x55a1f2f9b6e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f300ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3954060 .functor XOR 1, L_0x55a1f3954630, L_0x55a1f3954760, C4<0>, C4<0>;
L_0x55a1f39540d0 .functor XOR 1, L_0x55a1f3954060, L_0x55a1f39548e0, C4<0>, C4<0>;
L_0x55a1f3954190 .functor AND 1, L_0x55a1f3954630, L_0x55a1f3954760, C4<1>, C4<1>;
L_0x55a1f39542a0 .functor AND 1, L_0x55a1f3954630, L_0x55a1f39548e0, C4<1>, C4<1>;
L_0x55a1f3954360 .functor OR 1, L_0x55a1f3954190, L_0x55a1f39542a0, C4<0>, C4<0>;
L_0x55a1f3954470 .functor AND 1, L_0x55a1f39548e0, L_0x55a1f3954760, C4<1>, C4<1>;
L_0x55a1f3954520 .functor OR 1, L_0x55a1f3954360, L_0x55a1f3954470, C4<0>, C4<0>;
v0x55a1f2bd5e10_0 .net *"_s0", 0 0, L_0x55a1f3954060;  1 drivers
v0x55a1f2bd2ec0_0 .net *"_s10", 0 0, L_0x55a1f3954470;  1 drivers
v0x55a1f2bcff70_0 .net *"_s4", 0 0, L_0x55a1f3954190;  1 drivers
v0x55a1f2bc0580_0 .net *"_s6", 0 0, L_0x55a1f39542a0;  1 drivers
v0x55a1f2bc93d0_0 .net *"_s8", 0 0, L_0x55a1f3954360;  1 drivers
v0x55a1f2bc6480_0 .net "a", 0 0, L_0x55a1f3954630;  1 drivers
v0x55a1f2bc3530_0 .net "b", 0 0, L_0x55a1f3954760;  1 drivers
v0x55a1f2bb2220_0 .net "ca", 0 0, L_0x55a1f3954520;  1 drivers
v0x55a1f2bbb070_0 .net "cin", 0 0, L_0x55a1f39548e0;  1 drivers
v0x55a1f2bb8120_0 .net "sum", 0 0, L_0x55a1f39540d0;  1 drivers
S_0x55a1f2fa80d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f300ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3954a10 .functor XOR 1, L_0x55a1f3954eb0, L_0x55a1f3955070, C4<0>, C4<0>;
L_0x55a1f3954a80 .functor XOR 1, L_0x55a1f3954a10, L_0x55a1f3955230, C4<0>, C4<0>;
L_0x55a1f3954af0 .functor AND 1, L_0x55a1f3954eb0, L_0x55a1f3955070, C4<1>, C4<1>;
L_0x55a1f3954b60 .functor AND 1, L_0x55a1f3954eb0, L_0x55a1f3955230, C4<1>, C4<1>;
L_0x55a1f3954c20 .functor OR 1, L_0x55a1f3954af0, L_0x55a1f3954b60, C4<0>, C4<0>;
L_0x55a1f3954d30 .functor AND 1, L_0x55a1f3955230, L_0x55a1f3955070, C4<1>, C4<1>;
L_0x55a1f3954da0 .functor OR 1, L_0x55a1f3954c20, L_0x55a1f3954d30, C4<0>, C4<0>;
v0x55a1f2bb51d0_0 .net *"_s0", 0 0, L_0x55a1f3954a10;  1 drivers
v0x55a1f2ba58d0_0 .net *"_s10", 0 0, L_0x55a1f3954d30;  1 drivers
v0x55a1f2bae720_0 .net *"_s4", 0 0, L_0x55a1f3954af0;  1 drivers
v0x55a1f2ba8880_0 .net *"_s6", 0 0, L_0x55a1f3954b60;  1 drivers
v0x55a1f2b98f80_0 .net *"_s8", 0 0, L_0x55a1f3954c20;  1 drivers
v0x55a1f2ba1dd0_0 .net "a", 0 0, L_0x55a1f3954eb0;  1 drivers
v0x55a1f2b9ee80_0 .net "b", 0 0, L_0x55a1f3955070;  1 drivers
v0x55a1f2b9bf30_0 .net "ca", 0 0, L_0x55a1f3954da0;  1 drivers
v0x55a1f2b8c540_0 .net "cin", 0 0, L_0x55a1f3955230;  1 drivers
v0x55a1f2b95390_0 .net "sum", 0 0, L_0x55a1f3954a80;  1 drivers
S_0x55a1f2fa77d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f300f350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2af66c0_0 .net "a", 3 0, L_0x55a1f3958000;  1 drivers
v0x55a1f2af3770_0 .net "b", 3 0, L_0x55a1f39580f0;  1 drivers
v0x55a1f2ae2460_0 .net "ca", 3 0, L_0x55a1f3957e40;  1 drivers
v0x55a1f2aeb2b0_0 .net "cin", 3 0, L_0x55a1f39581e0;  1 drivers
v0x55a1f2ae8360_0 .net "sum", 3 0, L_0x55a1f3957da0;  1 drivers
L_0x55a1f3955db0 .part L_0x55a1f3958000, 0, 1;
L_0x55a1f3955ee0 .part L_0x55a1f39580f0, 0, 1;
L_0x55a1f3956010 .part L_0x55a1f39581e0, 0, 1;
L_0x55a1f3956620 .part L_0x55a1f3958000, 1, 1;
L_0x55a1f3956750 .part L_0x55a1f39580f0, 1, 1;
L_0x55a1f3956880 .part L_0x55a1f39581e0, 1, 1;
L_0x55a1f3956fc0 .part L_0x55a1f3958000, 2, 1;
L_0x55a1f39570f0 .part L_0x55a1f39580f0, 2, 1;
L_0x55a1f3957220 .part L_0x55a1f39581e0, 2, 1;
L_0x55a1f39577f0 .part L_0x55a1f3958000, 3, 1;
L_0x55a1f39579b0 .part L_0x55a1f39580f0, 3, 1;
L_0x55a1f3957b70 .part L_0x55a1f39581e0, 3, 1;
L_0x55a1f3957da0 .concat8 [ 1 1 1 1], L_0x55a1f3955850, L_0x55a1f39561b0, L_0x55a1f3956a60, L_0x55a1f39573c0;
L_0x55a1f3957e40 .concat8 [ 1 1 1 1], L_0x55a1f3955ca0, L_0x55a1f3956510, L_0x55a1f3956eb0, L_0x55a1f39576e0;
S_0x55a1f2f74e90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fa77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39553f0 .functor XOR 1, L_0x55a1f3955db0, L_0x55a1f3955ee0, C4<0>, C4<0>;
L_0x55a1f3955850 .functor XOR 1, L_0x55a1f39553f0, L_0x55a1f3956010, C4<0>, C4<0>;
L_0x55a1f3955910 .functor AND 1, L_0x55a1f3955db0, L_0x55a1f3955ee0, C4<1>, C4<1>;
L_0x55a1f3955a20 .functor AND 1, L_0x55a1f3955db0, L_0x55a1f3956010, C4<1>, C4<1>;
L_0x55a1f3955ae0 .functor OR 1, L_0x55a1f3955910, L_0x55a1f3955a20, C4<0>, C4<0>;
L_0x55a1f3955bf0 .functor AND 1, L_0x55a1f3956010, L_0x55a1f3955ee0, C4<1>, C4<1>;
L_0x55a1f3955ca0 .functor OR 1, L_0x55a1f3955ae0, L_0x55a1f3955bf0, C4<0>, C4<0>;
v0x55a1f2b81f90_0 .net *"_s0", 0 0, L_0x55a1f39553f0;  1 drivers
v0x55a1f2b72690_0 .net *"_s10", 0 0, L_0x55a1f3955bf0;  1 drivers
v0x55a1f2b7b4e0_0 .net *"_s4", 0 0, L_0x55a1f3955910;  1 drivers
v0x55a1f2b75640_0 .net *"_s6", 0 0, L_0x55a1f3955a20;  1 drivers
v0x55a1f2b65d40_0 .net *"_s8", 0 0, L_0x55a1f3955ae0;  1 drivers
v0x55a1f2b6eb90_0 .net "a", 0 0, L_0x55a1f3955db0;  1 drivers
v0x55a1f2b6bc40_0 .net "b", 0 0, L_0x55a1f3955ee0;  1 drivers
v0x55a1f2b68cf0_0 .net "ca", 0 0, L_0x55a1f3955ca0;  1 drivers
v0x55a1f2b59300_0 .net "cin", 0 0, L_0x55a1f3956010;  1 drivers
v0x55a1f2b62150_0 .net "sum", 0 0, L_0x55a1f3955850;  1 drivers
S_0x55a1f2f74590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fa77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3956140 .functor XOR 1, L_0x55a1f3956620, L_0x55a1f3956750, C4<0>, C4<0>;
L_0x55a1f39561b0 .functor XOR 1, L_0x55a1f3956140, L_0x55a1f3956880, C4<0>, C4<0>;
L_0x55a1f3956220 .functor AND 1, L_0x55a1f3956620, L_0x55a1f3956750, C4<1>, C4<1>;
L_0x55a1f3956290 .functor AND 1, L_0x55a1f3956620, L_0x55a1f3956880, C4<1>, C4<1>;
L_0x55a1f3956350 .functor OR 1, L_0x55a1f3956220, L_0x55a1f3956290, C4<0>, C4<0>;
L_0x55a1f3956460 .functor AND 1, L_0x55a1f3956880, L_0x55a1f3956750, C4<1>, C4<1>;
L_0x55a1f3956510 .functor OR 1, L_0x55a1f3956350, L_0x55a1f3956460, C4<0>, C4<0>;
v0x55a1f2b5f200_0 .net *"_s0", 0 0, L_0x55a1f3956140;  1 drivers
v0x55a1f2b5c2b0_0 .net *"_s10", 0 0, L_0x55a1f3956460;  1 drivers
v0x55a1f2b496e0_0 .net *"_s4", 0 0, L_0x55a1f3956220;  1 drivers
v0x55a1f2b52530_0 .net *"_s6", 0 0, L_0x55a1f3956290;  1 drivers
v0x55a1f2b4f5e0_0 .net *"_s8", 0 0, L_0x55a1f3956350;  1 drivers
v0x55a1f2b4c690_0 .net "a", 0 0, L_0x55a1f3956620;  1 drivers
v0x55a1f2b3cd90_0 .net "b", 0 0, L_0x55a1f3956750;  1 drivers
v0x55a1f2b45be0_0 .net "ca", 0 0, L_0x55a1f3956510;  1 drivers
v0x55a1f2b3fd40_0 .net "cin", 0 0, L_0x55a1f3956880;  1 drivers
v0x55a1f2b30440_0 .net "sum", 0 0, L_0x55a1f39561b0;  1 drivers
S_0x55a1f2f660b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fa77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39569f0 .functor XOR 1, L_0x55a1f3956fc0, L_0x55a1f39570f0, C4<0>, C4<0>;
L_0x55a1f3956a60 .functor XOR 1, L_0x55a1f39569f0, L_0x55a1f3957220, C4<0>, C4<0>;
L_0x55a1f3956b20 .functor AND 1, L_0x55a1f3956fc0, L_0x55a1f39570f0, C4<1>, C4<1>;
L_0x55a1f3956c30 .functor AND 1, L_0x55a1f3956fc0, L_0x55a1f3957220, C4<1>, C4<1>;
L_0x55a1f3956cf0 .functor OR 1, L_0x55a1f3956b20, L_0x55a1f3956c30, C4<0>, C4<0>;
L_0x55a1f3956e00 .functor AND 1, L_0x55a1f3957220, L_0x55a1f39570f0, C4<1>, C4<1>;
L_0x55a1f3956eb0 .functor OR 1, L_0x55a1f3956cf0, L_0x55a1f3956e00, C4<0>, C4<0>;
v0x55a1f2b39290_0 .net *"_s0", 0 0, L_0x55a1f39569f0;  1 drivers
v0x55a1f2b36340_0 .net *"_s10", 0 0, L_0x55a1f3956e00;  1 drivers
v0x55a1f2b333f0_0 .net *"_s4", 0 0, L_0x55a1f3956b20;  1 drivers
v0x55a1f2b23a00_0 .net *"_s6", 0 0, L_0x55a1f3956c30;  1 drivers
v0x55a1f2b2c850_0 .net *"_s8", 0 0, L_0x55a1f3956cf0;  1 drivers
v0x55a1f2b29900_0 .net "a", 0 0, L_0x55a1f3956fc0;  1 drivers
v0x55a1f2b269b0_0 .net "b", 0 0, L_0x55a1f39570f0;  1 drivers
v0x55a1f2b164a0_0 .net "ca", 0 0, L_0x55a1f3956eb0;  1 drivers
v0x55a1f2b1f2f0_0 .net "cin", 0 0, L_0x55a1f3957220;  1 drivers
v0x55a1f2b1c3a0_0 .net "sum", 0 0, L_0x55a1f3956a60;  1 drivers
S_0x55a1f2efeea0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fa77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3957350 .functor XOR 1, L_0x55a1f39577f0, L_0x55a1f39579b0, C4<0>, C4<0>;
L_0x55a1f39573c0 .functor XOR 1, L_0x55a1f3957350, L_0x55a1f3957b70, C4<0>, C4<0>;
L_0x55a1f3957430 .functor AND 1, L_0x55a1f39577f0, L_0x55a1f39579b0, C4<1>, C4<1>;
L_0x55a1f39574a0 .functor AND 1, L_0x55a1f39577f0, L_0x55a1f3957b70, C4<1>, C4<1>;
L_0x55a1f3957560 .functor OR 1, L_0x55a1f3957430, L_0x55a1f39574a0, C4<0>, C4<0>;
L_0x55a1f3957670 .functor AND 1, L_0x55a1f3957b70, L_0x55a1f39579b0, C4<1>, C4<1>;
L_0x55a1f39576e0 .functor OR 1, L_0x55a1f3957560, L_0x55a1f3957670, C4<0>, C4<0>;
v0x55a1f2b19450_0 .net *"_s0", 0 0, L_0x55a1f3957350;  1 drivers
v0x55a1f2b09b50_0 .net *"_s10", 0 0, L_0x55a1f3957670;  1 drivers
v0x55a1f2b129a0_0 .net *"_s4", 0 0, L_0x55a1f3957430;  1 drivers
v0x55a1f2b0cb00_0 .net *"_s6", 0 0, L_0x55a1f39574a0;  1 drivers
v0x55a1f2afd200_0 .net *"_s8", 0 0, L_0x55a1f3957560;  1 drivers
v0x55a1f2b06050_0 .net "a", 0 0, L_0x55a1f39577f0;  1 drivers
v0x55a1f2b03100_0 .net "b", 0 0, L_0x55a1f39579b0;  1 drivers
v0x55a1f2b001b0_0 .net "ca", 0 0, L_0x55a1f39576e0;  1 drivers
v0x55a1f2af07c0_0 .net "cin", 0 0, L_0x55a1f3957b70;  1 drivers
v0x55a1f2af9610_0 .net "sum", 0 0, L_0x55a1f39573c0;  1 drivers
S_0x55a1f2f32210 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f300f350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a59a70_0 .net "a", 3 0, L_0x55a1f395aa80;  1 drivers
v0x55a1f2a56b20_0 .net "b", 3 0, L_0x55a1f395ab20;  1 drivers
v0x55a1f2a46610_0 .net "ca", 3 0, L_0x55a1f395a910;  1 drivers
v0x55a1f2a4f460_0 .net "cin", 3 0, L_0x55a1f395ac10;  1 drivers
v0x55a1f2a4c510_0 .net "sum", 3 0, L_0x55a1f395a870;  1 drivers
L_0x55a1f3958830 .part L_0x55a1f395aa80, 0, 1;
L_0x55a1f3958960 .part L_0x55a1f395ab20, 0, 1;
L_0x55a1f3958a90 .part L_0x55a1f395ac10, 0, 1;
L_0x55a1f39590a0 .part L_0x55a1f395aa80, 1, 1;
L_0x55a1f39591d0 .part L_0x55a1f395ab20, 1, 1;
L_0x55a1f3959300 .part L_0x55a1f395ac10, 1, 1;
L_0x55a1f3959a40 .part L_0x55a1f395aa80, 2, 1;
L_0x55a1f3959b70 .part L_0x55a1f395ab20, 2, 1;
L_0x55a1f3959cf0 .part L_0x55a1f395ac10, 2, 1;
L_0x55a1f395a2c0 .part L_0x55a1f395aa80, 3, 1;
L_0x55a1f395a480 .part L_0x55a1f395ab20, 3, 1;
L_0x55a1f395a640 .part L_0x55a1f395ac10, 3, 1;
L_0x55a1f395a870 .concat8 [ 1 1 1 1], L_0x55a1f39582d0, L_0x55a1f3958c30, L_0x55a1f39594e0, L_0x55a1f3959e90;
L_0x55a1f395a910 .concat8 [ 1 1 1 1], L_0x55a1f3958720, L_0x55a1f3958f90, L_0x55a1f3959930, L_0x55a1f395a1b0;
S_0x55a1f2f3ec00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f32210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3957d30 .functor XOR 1, L_0x55a1f3958830, L_0x55a1f3958960, C4<0>, C4<0>;
L_0x55a1f39582d0 .functor XOR 1, L_0x55a1f3957d30, L_0x55a1f3958a90, C4<0>, C4<0>;
L_0x55a1f3958390 .functor AND 1, L_0x55a1f3958830, L_0x55a1f3958960, C4<1>, C4<1>;
L_0x55a1f39584a0 .functor AND 1, L_0x55a1f3958830, L_0x55a1f3958a90, C4<1>, C4<1>;
L_0x55a1f3958560 .functor OR 1, L_0x55a1f3958390, L_0x55a1f39584a0, C4<0>, C4<0>;
L_0x55a1f3958670 .functor AND 1, L_0x55a1f3958a90, L_0x55a1f3958960, C4<1>, C4<1>;
L_0x55a1f3958720 .functor OR 1, L_0x55a1f3958560, L_0x55a1f3958670, C4<0>, C4<0>;
v0x55a1f2ae5410_0 .net *"_s0", 0 0, L_0x55a1f3957d30;  1 drivers
v0x55a1f2ad5b10_0 .net *"_s10", 0 0, L_0x55a1f3958670;  1 drivers
v0x55a1f2ade960_0 .net *"_s4", 0 0, L_0x55a1f3958390;  1 drivers
v0x55a1f2ad8ac0_0 .net *"_s6", 0 0, L_0x55a1f39584a0;  1 drivers
v0x55a1f2ac91c0_0 .net *"_s8", 0 0, L_0x55a1f3958560;  1 drivers
v0x55a1f2ad2010_0 .net "a", 0 0, L_0x55a1f3958830;  1 drivers
v0x55a1f2acf0c0_0 .net "b", 0 0, L_0x55a1f3958960;  1 drivers
v0x55a1f2acc170_0 .net "ca", 0 0, L_0x55a1f3958720;  1 drivers
v0x55a1f2abc780_0 .net "cin", 0 0, L_0x55a1f3958a90;  1 drivers
v0x55a1f2ac55d0_0 .net "sum", 0 0, L_0x55a1f39582d0;  1 drivers
S_0x55a1f2f3e300 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f32210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3958bc0 .functor XOR 1, L_0x55a1f39590a0, L_0x55a1f39591d0, C4<0>, C4<0>;
L_0x55a1f3958c30 .functor XOR 1, L_0x55a1f3958bc0, L_0x55a1f3959300, C4<0>, C4<0>;
L_0x55a1f3958ca0 .functor AND 1, L_0x55a1f39590a0, L_0x55a1f39591d0, C4<1>, C4<1>;
L_0x55a1f3958d10 .functor AND 1, L_0x55a1f39590a0, L_0x55a1f3959300, C4<1>, C4<1>;
L_0x55a1f3958dd0 .functor OR 1, L_0x55a1f3958ca0, L_0x55a1f3958d10, C4<0>, C4<0>;
L_0x55a1f3958ee0 .functor AND 1, L_0x55a1f3959300, L_0x55a1f39591d0, C4<1>, C4<1>;
L_0x55a1f3958f90 .functor OR 1, L_0x55a1f3958dd0, L_0x55a1f3958ee0, C4<0>, C4<0>;
v0x55a1f2ac2680_0 .net *"_s0", 0 0, L_0x55a1f3958bc0;  1 drivers
v0x55a1f2abf730_0 .net *"_s10", 0 0, L_0x55a1f3958ee0;  1 drivers
v0x55a1f2aaf220_0 .net *"_s4", 0 0, L_0x55a1f3958ca0;  1 drivers
v0x55a1f2ab8070_0 .net *"_s6", 0 0, L_0x55a1f3958d10;  1 drivers
v0x55a1f2ab5120_0 .net *"_s8", 0 0, L_0x55a1f3958dd0;  1 drivers
v0x55a1f2ab21d0_0 .net "a", 0 0, L_0x55a1f39590a0;  1 drivers
v0x55a1f2aa28d0_0 .net "b", 0 0, L_0x55a1f39591d0;  1 drivers
v0x55a1f2aab720_0 .net "ca", 0 0, L_0x55a1f3958f90;  1 drivers
v0x55a1f2aa5880_0 .net "cin", 0 0, L_0x55a1f3959300;  1 drivers
v0x55a1f2a95f80_0 .net "sum", 0 0, L_0x55a1f3958c30;  1 drivers
S_0x55a1f2f0b9c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f32210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3959470 .functor XOR 1, L_0x55a1f3959a40, L_0x55a1f3959b70, C4<0>, C4<0>;
L_0x55a1f39594e0 .functor XOR 1, L_0x55a1f3959470, L_0x55a1f3959cf0, C4<0>, C4<0>;
L_0x55a1f39595a0 .functor AND 1, L_0x55a1f3959a40, L_0x55a1f3959b70, C4<1>, C4<1>;
L_0x55a1f39596b0 .functor AND 1, L_0x55a1f3959a40, L_0x55a1f3959cf0, C4<1>, C4<1>;
L_0x55a1f3959770 .functor OR 1, L_0x55a1f39595a0, L_0x55a1f39596b0, C4<0>, C4<0>;
L_0x55a1f3959880 .functor AND 1, L_0x55a1f3959cf0, L_0x55a1f3959b70, C4<1>, C4<1>;
L_0x55a1f3959930 .functor OR 1, L_0x55a1f3959770, L_0x55a1f3959880, C4<0>, C4<0>;
v0x55a1f2a9edd0_0 .net *"_s0", 0 0, L_0x55a1f3959470;  1 drivers
v0x55a1f2a9be80_0 .net *"_s10", 0 0, L_0x55a1f3959880;  1 drivers
v0x55a1f2a98f30_0 .net *"_s4", 0 0, L_0x55a1f39595a0;  1 drivers
v0x55a1f2a89540_0 .net *"_s6", 0 0, L_0x55a1f39596b0;  1 drivers
v0x55a1f2a92390_0 .net *"_s8", 0 0, L_0x55a1f3959770;  1 drivers
v0x55a1f2a8f440_0 .net "a", 0 0, L_0x55a1f3959a40;  1 drivers
v0x55a1f2a8c4f0_0 .net "b", 0 0, L_0x55a1f3959b70;  1 drivers
v0x55a1f2a79850_0 .net "ca", 0 0, L_0x55a1f3959930;  1 drivers
v0x55a1f2a826a0_0 .net "cin", 0 0, L_0x55a1f3959cf0;  1 drivers
v0x55a1f2a7f750_0 .net "sum", 0 0, L_0x55a1f39594e0;  1 drivers
S_0x55a1f2f0b0c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f32210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3959e20 .functor XOR 1, L_0x55a1f395a2c0, L_0x55a1f395a480, C4<0>, C4<0>;
L_0x55a1f3959e90 .functor XOR 1, L_0x55a1f3959e20, L_0x55a1f395a640, C4<0>, C4<0>;
L_0x55a1f3959f00 .functor AND 1, L_0x55a1f395a2c0, L_0x55a1f395a480, C4<1>, C4<1>;
L_0x55a1f3959f70 .functor AND 1, L_0x55a1f395a2c0, L_0x55a1f395a640, C4<1>, C4<1>;
L_0x55a1f395a030 .functor OR 1, L_0x55a1f3959f00, L_0x55a1f3959f70, C4<0>, C4<0>;
L_0x55a1f395a140 .functor AND 1, L_0x55a1f395a640, L_0x55a1f395a480, C4<1>, C4<1>;
L_0x55a1f395a1b0 .functor OR 1, L_0x55a1f395a030, L_0x55a1f395a140, C4<0>, C4<0>;
v0x55a1f2a7c800_0 .net *"_s0", 0 0, L_0x55a1f3959e20;  1 drivers
v0x55a1f2a6cf00_0 .net *"_s10", 0 0, L_0x55a1f395a140;  1 drivers
v0x55a1f2a75d50_0 .net *"_s4", 0 0, L_0x55a1f3959f00;  1 drivers
v0x55a1f2a6feb0_0 .net *"_s6", 0 0, L_0x55a1f3959f70;  1 drivers
v0x55a1f2a605b0_0 .net *"_s8", 0 0, L_0x55a1f395a030;  1 drivers
v0x55a1f2a69400_0 .net "a", 0 0, L_0x55a1f395a2c0;  1 drivers
v0x55a1f2a664b0_0 .net "b", 0 0, L_0x55a1f395a480;  1 drivers
v0x55a1f2a63560_0 .net "ca", 0 0, L_0x55a1f395a1b0;  1 drivers
v0x55a1f2a53b70_0 .net "cin", 0 0, L_0x55a1f395a640;  1 drivers
v0x55a1f2a5c9c0_0 .net "sum", 0 0, L_0x55a1f3959e90;  1 drivers
S_0x55a1f2ecaf90 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f300f350;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29bc660_0 .net "a", 3 0, L_0x55a1f395d420;  1 drivers
v0x55a1f29a90b0_0 .net "b", 3 0, L_0x55a1f395d550;  1 drivers
v0x55a1f29b1f00_0 .net "ca", 3 0, L_0x55a1f395d2b0;  1 drivers
v0x55a1f29aefb0_0 .net "cin", 3 0, L_0x55a1f395d680;  1 drivers
v0x55a1f29ac060_0 .net "sum", 3 0, L_0x55a1f395d210;  1 drivers
L_0x55a1f395b1d0 .part L_0x55a1f395d420, 0, 1;
L_0x55a1f395b300 .part L_0x55a1f395d550, 0, 1;
L_0x55a1f395b430 .part L_0x55a1f395d680, 0, 1;
L_0x55a1f395ba40 .part L_0x55a1f395d420, 1, 1;
L_0x55a1f395bb70 .part L_0x55a1f395d550, 1, 1;
L_0x55a1f395bca0 .part L_0x55a1f395d680, 1, 1;
L_0x55a1f395c3e0 .part L_0x55a1f395d420, 2, 1;
L_0x55a1f395c510 .part L_0x55a1f395d550, 2, 1;
L_0x55a1f395c690 .part L_0x55a1f395d680, 2, 1;
L_0x55a1f395cc60 .part L_0x55a1f395d420, 3, 1;
L_0x55a1f395ce20 .part L_0x55a1f395d550, 3, 1;
L_0x55a1f395cfe0 .part L_0x55a1f395d680, 3, 1;
L_0x55a1f395d210 .concat8 [ 1 1 1 1], L_0x55a1f395acb0, L_0x55a1f395b5d0, L_0x55a1f395be80, L_0x55a1f395c830;
L_0x55a1f395d2b0 .concat8 [ 1 1 1 1], L_0x55a1f395b0c0, L_0x55a1f395b930, L_0x55a1f395c2d0, L_0x55a1f395cb50;
S_0x55a1f2ed7980 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ecaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395a800 .functor XOR 1, L_0x55a1f395b1d0, L_0x55a1f395b300, C4<0>, C4<0>;
L_0x55a1f395acb0 .functor XOR 1, L_0x55a1f395a800, L_0x55a1f395b430, C4<0>, C4<0>;
L_0x55a1f395ad70 .functor AND 1, L_0x55a1f395b1d0, L_0x55a1f395b300, C4<1>, C4<1>;
L_0x55a1f395ae80 .functor AND 1, L_0x55a1f395b1d0, L_0x55a1f395b430, C4<1>, C4<1>;
L_0x55a1f395af40 .functor OR 1, L_0x55a1f395ad70, L_0x55a1f395ae80, C4<0>, C4<0>;
L_0x55a1f395b050 .functor AND 1, L_0x55a1f395b430, L_0x55a1f395b300, C4<1>, C4<1>;
L_0x55a1f395b0c0 .functor OR 1, L_0x55a1f395af40, L_0x55a1f395b050, C4<0>, C4<0>;
v0x55a1f2a495c0_0 .net *"_s0", 0 0, L_0x55a1f395a800;  1 drivers
v0x55a1f2a39cc0_0 .net *"_s10", 0 0, L_0x55a1f395b050;  1 drivers
v0x55a1f2a42b10_0 .net *"_s4", 0 0, L_0x55a1f395ad70;  1 drivers
v0x55a1f2a3cc70_0 .net *"_s6", 0 0, L_0x55a1f395ae80;  1 drivers
v0x55a1f2a2d370_0 .net *"_s8", 0 0, L_0x55a1f395af40;  1 drivers
v0x55a1f2a361c0_0 .net "a", 0 0, L_0x55a1f395b1d0;  1 drivers
v0x55a1f2a33270_0 .net "b", 0 0, L_0x55a1f395b300;  1 drivers
v0x55a1f2a30320_0 .net "ca", 0 0, L_0x55a1f395b0c0;  1 drivers
v0x55a1f2a20930_0 .net "cin", 0 0, L_0x55a1f395b430;  1 drivers
v0x55a1f2a29780_0 .net "sum", 0 0, L_0x55a1f395acb0;  1 drivers
S_0x55a1f2ed7080 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ecaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395b560 .functor XOR 1, L_0x55a1f395ba40, L_0x55a1f395bb70, C4<0>, C4<0>;
L_0x55a1f395b5d0 .functor XOR 1, L_0x55a1f395b560, L_0x55a1f395bca0, C4<0>, C4<0>;
L_0x55a1f395b640 .functor AND 1, L_0x55a1f395ba40, L_0x55a1f395bb70, C4<1>, C4<1>;
L_0x55a1f395b6b0 .functor AND 1, L_0x55a1f395ba40, L_0x55a1f395bca0, C4<1>, C4<1>;
L_0x55a1f395b770 .functor OR 1, L_0x55a1f395b640, L_0x55a1f395b6b0, C4<0>, C4<0>;
L_0x55a1f395b880 .functor AND 1, L_0x55a1f395bca0, L_0x55a1f395bb70, C4<1>, C4<1>;
L_0x55a1f395b930 .functor OR 1, L_0x55a1f395b770, L_0x55a1f395b880, C4<0>, C4<0>;
v0x55a1f2a26830_0 .net *"_s0", 0 0, L_0x55a1f395b560;  1 drivers
v0x55a1f2a238e0_0 .net *"_s10", 0 0, L_0x55a1f395b880;  1 drivers
v0x55a1f2a125d0_0 .net *"_s4", 0 0, L_0x55a1f395b640;  1 drivers
v0x55a1f2a1b420_0 .net *"_s6", 0 0, L_0x55a1f395b6b0;  1 drivers
v0x55a1f2a15580_0 .net *"_s8", 0 0, L_0x55a1f395b770;  1 drivers
v0x55a1f2a05c80_0 .net "a", 0 0, L_0x55a1f395ba40;  1 drivers
v0x55a1f2a0ead0_0 .net "b", 0 0, L_0x55a1f395bb70;  1 drivers
v0x55a1f2a08c30_0 .net "ca", 0 0, L_0x55a1f395b930;  1 drivers
v0x55a1f29f9330_0 .net "cin", 0 0, L_0x55a1f395bca0;  1 drivers
v0x55a1f2a02180_0 .net "sum", 0 0, L_0x55a1f395b5d0;  1 drivers
S_0x55a1f2ea4740 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ecaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395be10 .functor XOR 1, L_0x55a1f395c3e0, L_0x55a1f395c510, C4<0>, C4<0>;
L_0x55a1f395be80 .functor XOR 1, L_0x55a1f395be10, L_0x55a1f395c690, C4<0>, C4<0>;
L_0x55a1f395bf40 .functor AND 1, L_0x55a1f395c3e0, L_0x55a1f395c510, C4<1>, C4<1>;
L_0x55a1f395c050 .functor AND 1, L_0x55a1f395c3e0, L_0x55a1f395c690, C4<1>, C4<1>;
L_0x55a1f395c110 .functor OR 1, L_0x55a1f395bf40, L_0x55a1f395c050, C4<0>, C4<0>;
L_0x55a1f395c220 .functor AND 1, L_0x55a1f395c690, L_0x55a1f395c510, C4<1>, C4<1>;
L_0x55a1f395c2d0 .functor OR 1, L_0x55a1f395c110, L_0x55a1f395c220, C4<0>, C4<0>;
v0x55a1f29ff230_0 .net *"_s0", 0 0, L_0x55a1f395be10;  1 drivers
v0x55a1f29fc2e0_0 .net *"_s10", 0 0, L_0x55a1f395c220;  1 drivers
v0x55a1f29ec8f0_0 .net *"_s4", 0 0, L_0x55a1f395bf40;  1 drivers
v0x55a1f29f5740_0 .net *"_s6", 0 0, L_0x55a1f395c050;  1 drivers
v0x55a1f29f27f0_0 .net *"_s8", 0 0, L_0x55a1f395c110;  1 drivers
v0x55a1f29ef8a0_0 .net "a", 0 0, L_0x55a1f395c3e0;  1 drivers
v0x55a1f29df390_0 .net "b", 0 0, L_0x55a1f395c510;  1 drivers
v0x55a1f29e81e0_0 .net "ca", 0 0, L_0x55a1f395c2d0;  1 drivers
v0x55a1f29e5290_0 .net "cin", 0 0, L_0x55a1f395c690;  1 drivers
v0x55a1f29e2340_0 .net "sum", 0 0, L_0x55a1f395be80;  1 drivers
S_0x55a1f2ea3e40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ecaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395c7c0 .functor XOR 1, L_0x55a1f395cc60, L_0x55a1f395ce20, C4<0>, C4<0>;
L_0x55a1f395c830 .functor XOR 1, L_0x55a1f395c7c0, L_0x55a1f395cfe0, C4<0>, C4<0>;
L_0x55a1f395c8a0 .functor AND 1, L_0x55a1f395cc60, L_0x55a1f395ce20, C4<1>, C4<1>;
L_0x55a1f395c910 .functor AND 1, L_0x55a1f395cc60, L_0x55a1f395cfe0, C4<1>, C4<1>;
L_0x55a1f395c9d0 .functor OR 1, L_0x55a1f395c8a0, L_0x55a1f395c910, C4<0>, C4<0>;
L_0x55a1f395cae0 .functor AND 1, L_0x55a1f395cfe0, L_0x55a1f395ce20, C4<1>, C4<1>;
L_0x55a1f395cb50 .functor OR 1, L_0x55a1f395c9d0, L_0x55a1f395cae0, C4<0>, C4<0>;
v0x55a1f29d2a40_0 .net *"_s0", 0 0, L_0x55a1f395c7c0;  1 drivers
v0x55a1f29db890_0 .net *"_s10", 0 0, L_0x55a1f395cae0;  1 drivers
v0x55a1f29d59f0_0 .net *"_s4", 0 0, L_0x55a1f395c8a0;  1 drivers
v0x55a1f29c60f0_0 .net *"_s6", 0 0, L_0x55a1f395c910;  1 drivers
v0x55a1f29cef40_0 .net *"_s8", 0 0, L_0x55a1f395c9d0;  1 drivers
v0x55a1f29cbff0_0 .net "a", 0 0, L_0x55a1f395cc60;  1 drivers
v0x55a1f29c90a0_0 .net "b", 0 0, L_0x55a1f395ce20;  1 drivers
v0x55a1f29b96b0_0 .net "ca", 0 0, L_0x55a1f395cb50;  1 drivers
v0x55a1f29c2500_0 .net "cin", 0 0, L_0x55a1f395cfe0;  1 drivers
v0x55a1f29bf5b0_0 .net "sum", 0 0, L_0x55a1f395c830;  1 drivers
S_0x55a1f2e962f0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f3002960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2724680_0 .net "a", 15 0, L_0x55a1f3968930;  1 drivers
v0x55a1f2721730_0 .net "b", 15 0, L_0x55a1f3968a20;  1 drivers
v0x55a1f2711d40_0 .net "ca", 15 0, L_0x55a1f39686d0;  1 drivers
v0x55a1f271ab90_0 .net "cin", 15 0, L_0x55a1f3968b10;  1 drivers
v0x55a1f2717c40_0 .net "sum", 15 0, L_0x55a1f3968630;  1 drivers
L_0x55a1f3960440 .part L_0x55a1f3968930, 0, 4;
L_0x55a1f39604e0 .part L_0x55a1f3968a20, 0, 4;
L_0x55a1f3960580 .part L_0x55a1f3968b10, 0, 4;
L_0x55a1f3962dd0 .part L_0x55a1f3968930, 4, 4;
L_0x55a1f3962ec0 .part L_0x55a1f3968a20, 4, 4;
L_0x55a1f3962fb0 .part L_0x55a1f3968b10, 4, 4;
L_0x55a1f3965890 .part L_0x55a1f3968930, 8, 4;
L_0x55a1f3965930 .part L_0x55a1f3968a20, 8, 4;
L_0x55a1f3965a20 .part L_0x55a1f3968b10, 8, 4;
L_0x55a1f3968230 .part L_0x55a1f3968930, 12, 4;
L_0x55a1f3968360 .part L_0x55a1f3968a20, 12, 4;
L_0x55a1f3968490 .part L_0x55a1f3968b10, 12, 4;
L_0x55a1f3968630 .concat8 [ 4 4 4 4], L_0x55a1f3960230, L_0x55a1f3962bc0, L_0x55a1f3965680, L_0x55a1f3968020;
L_0x55a1f39686d0 .concat8 [ 4 4 4 4], L_0x55a1f39602d0, L_0x55a1f3962c60, L_0x55a1f3965720, L_0x55a1f39680c0;
S_0x55a1f2e2f0d0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2e962f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29022a0_0 .net "a", 3 0, L_0x55a1f3960440;  1 drivers
v0x55a1f290b0f0_0 .net "b", 3 0, L_0x55a1f39604e0;  1 drivers
v0x55a1f2905250_0 .net "ca", 3 0, L_0x55a1f39602d0;  1 drivers
v0x55a1f28f5950_0 .net "cin", 3 0, L_0x55a1f3960580;  1 drivers
v0x55a1f28fe7a0_0 .net "sum", 3 0, L_0x55a1f3960230;  1 drivers
L_0x55a1f395e1f0 .part L_0x55a1f3960440, 0, 1;
L_0x55a1f395e320 .part L_0x55a1f39604e0, 0, 1;
L_0x55a1f395e450 .part L_0x55a1f3960580, 0, 1;
L_0x55a1f395ea60 .part L_0x55a1f3960440, 1, 1;
L_0x55a1f395eb90 .part L_0x55a1f39604e0, 1, 1;
L_0x55a1f395ecc0 .part L_0x55a1f3960580, 1, 1;
L_0x55a1f395f400 .part L_0x55a1f3960440, 2, 1;
L_0x55a1f395f530 .part L_0x55a1f39604e0, 2, 1;
L_0x55a1f395f6b0 .part L_0x55a1f3960580, 2, 1;
L_0x55a1f395fc80 .part L_0x55a1f3960440, 3, 1;
L_0x55a1f395fe40 .part L_0x55a1f39604e0, 3, 1;
L_0x55a1f3960000 .part L_0x55a1f3960580, 3, 1;
L_0x55a1f3960230 .concat8 [ 1 1 1 1], L_0x55a1f395d1a0, L_0x55a1f395e5f0, L_0x55a1f395eea0, L_0x55a1f395f850;
L_0x55a1f39602d0 .concat8 [ 1 1 1 1], L_0x55a1f395e0e0, L_0x55a1f395e950, L_0x55a1f395f2f0, L_0x55a1f395fb70;
S_0x55a1f2e623b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e2f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395d7b0 .functor XOR 1, L_0x55a1f395e1f0, L_0x55a1f395e320, C4<0>, C4<0>;
L_0x55a1f395d1a0 .functor XOR 1, L_0x55a1f395d7b0, L_0x55a1f395e450, C4<0>, C4<0>;
L_0x55a1f395dd50 .functor AND 1, L_0x55a1f395e1f0, L_0x55a1f395e320, C4<1>, C4<1>;
L_0x55a1f395de60 .functor AND 1, L_0x55a1f395e1f0, L_0x55a1f395e450, C4<1>, C4<1>;
L_0x55a1f395df20 .functor OR 1, L_0x55a1f395dd50, L_0x55a1f395de60, C4<0>, C4<0>;
L_0x55a1f395e030 .functor AND 1, L_0x55a1f395e450, L_0x55a1f395e320, C4<1>, C4<1>;
L_0x55a1f395e0e0 .functor OR 1, L_0x55a1f395df20, L_0x55a1f395e030, C4<0>, C4<0>;
v0x55a1f2995d10_0 .net *"_s0", 0 0, L_0x55a1f395d7b0;  1 drivers
v0x55a1f2992dc0_0 .net *"_s10", 0 0, L_0x55a1f395e030;  1 drivers
v0x55a1f29833d0_0 .net *"_s4", 0 0, L_0x55a1f395dd50;  1 drivers
v0x55a1f298c220_0 .net *"_s6", 0 0, L_0x55a1f395de60;  1 drivers
v0x55a1f29892d0_0 .net *"_s8", 0 0, L_0x55a1f395df20;  1 drivers
v0x55a1f2986380_0 .net "a", 0 0, L_0x55a1f395e1f0;  1 drivers
v0x55a1f2975e70_0 .net "b", 0 0, L_0x55a1f395e320;  1 drivers
v0x55a1f297ecc0_0 .net "ca", 0 0, L_0x55a1f395e0e0;  1 drivers
v0x55a1f297bd70_0 .net "cin", 0 0, L_0x55a1f395e450;  1 drivers
v0x55a1f2978e20_0 .net "sum", 0 0, L_0x55a1f395d1a0;  1 drivers
S_0x55a1f2e6ee40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e2f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395e580 .functor XOR 1, L_0x55a1f395ea60, L_0x55a1f395eb90, C4<0>, C4<0>;
L_0x55a1f395e5f0 .functor XOR 1, L_0x55a1f395e580, L_0x55a1f395ecc0, C4<0>, C4<0>;
L_0x55a1f395e660 .functor AND 1, L_0x55a1f395ea60, L_0x55a1f395eb90, C4<1>, C4<1>;
L_0x55a1f395e6d0 .functor AND 1, L_0x55a1f395ea60, L_0x55a1f395ecc0, C4<1>, C4<1>;
L_0x55a1f395e790 .functor OR 1, L_0x55a1f395e660, L_0x55a1f395e6d0, C4<0>, C4<0>;
L_0x55a1f395e8a0 .functor AND 1, L_0x55a1f395ecc0, L_0x55a1f395eb90, C4<1>, C4<1>;
L_0x55a1f395e950 .functor OR 1, L_0x55a1f395e790, L_0x55a1f395e8a0, C4<0>, C4<0>;
v0x55a1f2969520_0 .net *"_s0", 0 0, L_0x55a1f395e580;  1 drivers
v0x55a1f2972370_0 .net *"_s10", 0 0, L_0x55a1f395e8a0;  1 drivers
v0x55a1f296c4d0_0 .net *"_s4", 0 0, L_0x55a1f395e660;  1 drivers
v0x55a1f295cbd0_0 .net *"_s6", 0 0, L_0x55a1f395e6d0;  1 drivers
v0x55a1f2965a20_0 .net *"_s8", 0 0, L_0x55a1f395e790;  1 drivers
v0x55a1f2962ad0_0 .net "a", 0 0, L_0x55a1f395ea60;  1 drivers
v0x55a1f295fb80_0 .net "b", 0 0, L_0x55a1f395eb90;  1 drivers
v0x55a1f2950190_0 .net "ca", 0 0, L_0x55a1f395e950;  1 drivers
v0x55a1f2958fe0_0 .net "cin", 0 0, L_0x55a1f395ecc0;  1 drivers
v0x55a1f2956090_0 .net "sum", 0 0, L_0x55a1f395e5f0;  1 drivers
S_0x55a1f2e6e540 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e2f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395ee30 .functor XOR 1, L_0x55a1f395f400, L_0x55a1f395f530, C4<0>, C4<0>;
L_0x55a1f395eea0 .functor XOR 1, L_0x55a1f395ee30, L_0x55a1f395f6b0, C4<0>, C4<0>;
L_0x55a1f395ef60 .functor AND 1, L_0x55a1f395f400, L_0x55a1f395f530, C4<1>, C4<1>;
L_0x55a1f395f070 .functor AND 1, L_0x55a1f395f400, L_0x55a1f395f6b0, C4<1>, C4<1>;
L_0x55a1f395f130 .functor OR 1, L_0x55a1f395ef60, L_0x55a1f395f070, C4<0>, C4<0>;
L_0x55a1f395f240 .functor AND 1, L_0x55a1f395f6b0, L_0x55a1f395f530, C4<1>, C4<1>;
L_0x55a1f395f2f0 .functor OR 1, L_0x55a1f395f130, L_0x55a1f395f240, C4<0>, C4<0>;
v0x55a1f2953140_0 .net *"_s0", 0 0, L_0x55a1f395ee30;  1 drivers
v0x55a1f2941e30_0 .net *"_s10", 0 0, L_0x55a1f395f240;  1 drivers
v0x55a1f294ac80_0 .net *"_s4", 0 0, L_0x55a1f395ef60;  1 drivers
v0x55a1f2947d30_0 .net *"_s6", 0 0, L_0x55a1f395f070;  1 drivers
v0x55a1f2944de0_0 .net *"_s8", 0 0, L_0x55a1f395f130;  1 drivers
v0x55a1f29354e0_0 .net "a", 0 0, L_0x55a1f395f400;  1 drivers
v0x55a1f293e330_0 .net "b", 0 0, L_0x55a1f395f530;  1 drivers
v0x55a1f2938490_0 .net "ca", 0 0, L_0x55a1f395f2f0;  1 drivers
v0x55a1f2928b90_0 .net "cin", 0 0, L_0x55a1f395f6b0;  1 drivers
v0x55a1f29319e0_0 .net "sum", 0 0, L_0x55a1f395eea0;  1 drivers
S_0x55a1f2e3bbf0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e2f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f395f7e0 .functor XOR 1, L_0x55a1f395fc80, L_0x55a1f395fe40, C4<0>, C4<0>;
L_0x55a1f395f850 .functor XOR 1, L_0x55a1f395f7e0, L_0x55a1f3960000, C4<0>, C4<0>;
L_0x55a1f395f8c0 .functor AND 1, L_0x55a1f395fc80, L_0x55a1f395fe40, C4<1>, C4<1>;
L_0x55a1f395f930 .functor AND 1, L_0x55a1f395fc80, L_0x55a1f3960000, C4<1>, C4<1>;
L_0x55a1f395f9f0 .functor OR 1, L_0x55a1f395f8c0, L_0x55a1f395f930, C4<0>, C4<0>;
L_0x55a1f395fb00 .functor AND 1, L_0x55a1f3960000, L_0x55a1f395fe40, C4<1>, C4<1>;
L_0x55a1f395fb70 .functor OR 1, L_0x55a1f395f9f0, L_0x55a1f395fb00, C4<0>, C4<0>;
v0x55a1f292ea90_0 .net *"_s0", 0 0, L_0x55a1f395f7e0;  1 drivers
v0x55a1f292bb40_0 .net *"_s10", 0 0, L_0x55a1f395fb00;  1 drivers
v0x55a1f291c150_0 .net *"_s4", 0 0, L_0x55a1f395f8c0;  1 drivers
v0x55a1f2924fa0_0 .net *"_s6", 0 0, L_0x55a1f395f930;  1 drivers
v0x55a1f2922050_0 .net *"_s8", 0 0, L_0x55a1f395f9f0;  1 drivers
v0x55a1f291f100_0 .net "a", 0 0, L_0x55a1f395fc80;  1 drivers
v0x55a1f290ebf0_0 .net "b", 0 0, L_0x55a1f395fe40;  1 drivers
v0x55a1f2917a40_0 .net "ca", 0 0, L_0x55a1f395fb70;  1 drivers
v0x55a1f2914af0_0 .net "cin", 0 0, L_0x55a1f3960000;  1 drivers
v0x55a1f2911ba0_0 .net "sum", 0 0, L_0x55a1f395f850;  1 drivers
S_0x55a1f2e3b2f0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2e962f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2865720_0 .net "a", 3 0, L_0x55a1f3962dd0;  1 drivers
v0x55a1f286e570_0 .net "b", 3 0, L_0x55a1f3962ec0;  1 drivers
v0x55a1f28686d0_0 .net "ca", 3 0, L_0x55a1f3962c60;  1 drivers
v0x55a1f2858dd0_0 .net "cin", 3 0, L_0x55a1f3962fb0;  1 drivers
v0x55a1f2861c20_0 .net "sum", 3 0, L_0x55a1f3962bc0;  1 drivers
L_0x55a1f3960b80 .part L_0x55a1f3962dd0, 0, 1;
L_0x55a1f3960cb0 .part L_0x55a1f3962ec0, 0, 1;
L_0x55a1f3960de0 .part L_0x55a1f3962fb0, 0, 1;
L_0x55a1f39613f0 .part L_0x55a1f3962dd0, 1, 1;
L_0x55a1f3961520 .part L_0x55a1f3962ec0, 1, 1;
L_0x55a1f3961650 .part L_0x55a1f3962fb0, 1, 1;
L_0x55a1f3961d90 .part L_0x55a1f3962dd0, 2, 1;
L_0x55a1f3961ec0 .part L_0x55a1f3962ec0, 2, 1;
L_0x55a1f3962040 .part L_0x55a1f3962fb0, 2, 1;
L_0x55a1f3962610 .part L_0x55a1f3962dd0, 3, 1;
L_0x55a1f39627d0 .part L_0x55a1f3962ec0, 3, 1;
L_0x55a1f3962990 .part L_0x55a1f3962fb0, 3, 1;
L_0x55a1f3962bc0 .concat8 [ 1 1 1 1], L_0x55a1f3960620, L_0x55a1f3960f80, L_0x55a1f3961830, L_0x55a1f39621e0;
L_0x55a1f3962c60 .concat8 [ 1 1 1 1], L_0x55a1f3960a70, L_0x55a1f39612e0, L_0x55a1f3961c80, L_0x55a1f3962500;
S_0x55a1f2dfb1c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e3b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39601c0 .functor XOR 1, L_0x55a1f3960b80, L_0x55a1f3960cb0, C4<0>, C4<0>;
L_0x55a1f3960620 .functor XOR 1, L_0x55a1f39601c0, L_0x55a1f3960de0, C4<0>, C4<0>;
L_0x55a1f39606e0 .functor AND 1, L_0x55a1f3960b80, L_0x55a1f3960cb0, C4<1>, C4<1>;
L_0x55a1f39607f0 .functor AND 1, L_0x55a1f3960b80, L_0x55a1f3960de0, C4<1>, C4<1>;
L_0x55a1f39608b0 .functor OR 1, L_0x55a1f39606e0, L_0x55a1f39607f0, C4<0>, C4<0>;
L_0x55a1f39609c0 .functor AND 1, L_0x55a1f3960de0, L_0x55a1f3960cb0, C4<1>, C4<1>;
L_0x55a1f3960a70 .functor OR 1, L_0x55a1f39608b0, L_0x55a1f39609c0, C4<0>, C4<0>;
v0x55a1f28fb850_0 .net *"_s0", 0 0, L_0x55a1f39601c0;  1 drivers
v0x55a1f28f8900_0 .net *"_s10", 0 0, L_0x55a1f39609c0;  1 drivers
v0x55a1f28e8f10_0 .net *"_s4", 0 0, L_0x55a1f39606e0;  1 drivers
v0x55a1f28f1d60_0 .net *"_s6", 0 0, L_0x55a1f39607f0;  1 drivers
v0x55a1f28eee10_0 .net *"_s8", 0 0, L_0x55a1f39608b0;  1 drivers
v0x55a1f28ebec0_0 .net "a", 0 0, L_0x55a1f3960b80;  1 drivers
v0x55a1f28d92f0_0 .net "b", 0 0, L_0x55a1f3960cb0;  1 drivers
v0x55a1f28e2140_0 .net "ca", 0 0, L_0x55a1f3960a70;  1 drivers
v0x55a1f28df1f0_0 .net "cin", 0 0, L_0x55a1f3960de0;  1 drivers
v0x55a1f28dc2a0_0 .net "sum", 0 0, L_0x55a1f3960620;  1 drivers
S_0x55a1f2e07bb0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e3b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3960f10 .functor XOR 1, L_0x55a1f39613f0, L_0x55a1f3961520, C4<0>, C4<0>;
L_0x55a1f3960f80 .functor XOR 1, L_0x55a1f3960f10, L_0x55a1f3961650, C4<0>, C4<0>;
L_0x55a1f3960ff0 .functor AND 1, L_0x55a1f39613f0, L_0x55a1f3961520, C4<1>, C4<1>;
L_0x55a1f3961060 .functor AND 1, L_0x55a1f39613f0, L_0x55a1f3961650, C4<1>, C4<1>;
L_0x55a1f3961120 .functor OR 1, L_0x55a1f3960ff0, L_0x55a1f3961060, C4<0>, C4<0>;
L_0x55a1f3961230 .functor AND 1, L_0x55a1f3961650, L_0x55a1f3961520, C4<1>, C4<1>;
L_0x55a1f39612e0 .functor OR 1, L_0x55a1f3961120, L_0x55a1f3961230, C4<0>, C4<0>;
v0x55a1f28cc9a0_0 .net *"_s0", 0 0, L_0x55a1f3960f10;  1 drivers
v0x55a1f28d57f0_0 .net *"_s10", 0 0, L_0x55a1f3961230;  1 drivers
v0x55a1f28cf950_0 .net *"_s4", 0 0, L_0x55a1f3960ff0;  1 drivers
v0x55a1f28c0050_0 .net *"_s6", 0 0, L_0x55a1f3961060;  1 drivers
v0x55a1f28c8ea0_0 .net *"_s8", 0 0, L_0x55a1f3961120;  1 drivers
v0x55a1f28c5f50_0 .net "a", 0 0, L_0x55a1f39613f0;  1 drivers
v0x55a1f28c3000_0 .net "b", 0 0, L_0x55a1f3961520;  1 drivers
v0x55a1f28b3610_0 .net "ca", 0 0, L_0x55a1f39612e0;  1 drivers
v0x55a1f28bc460_0 .net "cin", 0 0, L_0x55a1f3961650;  1 drivers
v0x55a1f28b9510_0 .net "sum", 0 0, L_0x55a1f3960f80;  1 drivers
S_0x55a1f2e072b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e3b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39617c0 .functor XOR 1, L_0x55a1f3961d90, L_0x55a1f3961ec0, C4<0>, C4<0>;
L_0x55a1f3961830 .functor XOR 1, L_0x55a1f39617c0, L_0x55a1f3962040, C4<0>, C4<0>;
L_0x55a1f39618f0 .functor AND 1, L_0x55a1f3961d90, L_0x55a1f3961ec0, C4<1>, C4<1>;
L_0x55a1f3961a00 .functor AND 1, L_0x55a1f3961d90, L_0x55a1f3962040, C4<1>, C4<1>;
L_0x55a1f3961ac0 .functor OR 1, L_0x55a1f39618f0, L_0x55a1f3961a00, C4<0>, C4<0>;
L_0x55a1f3961bd0 .functor AND 1, L_0x55a1f3962040, L_0x55a1f3961ec0, C4<1>, C4<1>;
L_0x55a1f3961c80 .functor OR 1, L_0x55a1f3961ac0, L_0x55a1f3961bd0, C4<0>, C4<0>;
v0x55a1f28b65c0_0 .net *"_s0", 0 0, L_0x55a1f39617c0;  1 drivers
v0x55a1f28a60b0_0 .net *"_s10", 0 0, L_0x55a1f3961bd0;  1 drivers
v0x55a1f28aef00_0 .net *"_s4", 0 0, L_0x55a1f39618f0;  1 drivers
v0x55a1f28abfb0_0 .net *"_s6", 0 0, L_0x55a1f3961a00;  1 drivers
v0x55a1f28a9060_0 .net *"_s8", 0 0, L_0x55a1f3961ac0;  1 drivers
v0x55a1f2899760_0 .net "a", 0 0, L_0x55a1f3961d90;  1 drivers
v0x55a1f28a25b0_0 .net "b", 0 0, L_0x55a1f3961ec0;  1 drivers
v0x55a1f289c710_0 .net "ca", 0 0, L_0x55a1f3961c80;  1 drivers
v0x55a1f288ce10_0 .net "cin", 0 0, L_0x55a1f3962040;  1 drivers
v0x55a1f2895c60_0 .net "sum", 0 0, L_0x55a1f3961830;  1 drivers
S_0x55a1f2dd4970 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e3b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3962170 .functor XOR 1, L_0x55a1f3962610, L_0x55a1f39627d0, C4<0>, C4<0>;
L_0x55a1f39621e0 .functor XOR 1, L_0x55a1f3962170, L_0x55a1f3962990, C4<0>, C4<0>;
L_0x55a1f3962250 .functor AND 1, L_0x55a1f3962610, L_0x55a1f39627d0, C4<1>, C4<1>;
L_0x55a1f39622c0 .functor AND 1, L_0x55a1f3962610, L_0x55a1f3962990, C4<1>, C4<1>;
L_0x55a1f3962380 .functor OR 1, L_0x55a1f3962250, L_0x55a1f39622c0, C4<0>, C4<0>;
L_0x55a1f3962490 .functor AND 1, L_0x55a1f3962990, L_0x55a1f39627d0, C4<1>, C4<1>;
L_0x55a1f3962500 .functor OR 1, L_0x55a1f3962380, L_0x55a1f3962490, C4<0>, C4<0>;
v0x55a1f2892d10_0 .net *"_s0", 0 0, L_0x55a1f3962170;  1 drivers
v0x55a1f288fdc0_0 .net *"_s10", 0 0, L_0x55a1f3962490;  1 drivers
v0x55a1f28803d0_0 .net *"_s4", 0 0, L_0x55a1f3962250;  1 drivers
v0x55a1f2889220_0 .net *"_s6", 0 0, L_0x55a1f39622c0;  1 drivers
v0x55a1f28862d0_0 .net *"_s8", 0 0, L_0x55a1f3962380;  1 drivers
v0x55a1f2883380_0 .net "a", 0 0, L_0x55a1f3962610;  1 drivers
v0x55a1f2872070_0 .net "b", 0 0, L_0x55a1f39627d0;  1 drivers
v0x55a1f287aec0_0 .net "ca", 0 0, L_0x55a1f3962500;  1 drivers
v0x55a1f2877f70_0 .net "cin", 0 0, L_0x55a1f3962990;  1 drivers
v0x55a1f2875020_0 .net "sum", 0 0, L_0x55a1f39621e0;  1 drivers
S_0x55a1f2dd4070 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2e962f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27c98e0_0 .net "a", 3 0, L_0x55a1f3965890;  1 drivers
v0x55a1f27d2730_0 .net "b", 3 0, L_0x55a1f3965930;  1 drivers
v0x55a1f27cc890_0 .net "ca", 3 0, L_0x55a1f3965720;  1 drivers
v0x55a1f27bcf90_0 .net "cin", 3 0, L_0x55a1f3965a20;  1 drivers
v0x55a1f27c5de0_0 .net "sum", 3 0, L_0x55a1f3965680;  1 drivers
L_0x55a1f3963640 .part L_0x55a1f3965890, 0, 1;
L_0x55a1f3963770 .part L_0x55a1f3965930, 0, 1;
L_0x55a1f39638a0 .part L_0x55a1f3965a20, 0, 1;
L_0x55a1f3963eb0 .part L_0x55a1f3965890, 1, 1;
L_0x55a1f3963fe0 .part L_0x55a1f3965930, 1, 1;
L_0x55a1f3964110 .part L_0x55a1f3965a20, 1, 1;
L_0x55a1f3964850 .part L_0x55a1f3965890, 2, 1;
L_0x55a1f3964980 .part L_0x55a1f3965930, 2, 1;
L_0x55a1f3964b00 .part L_0x55a1f3965a20, 2, 1;
L_0x55a1f39650d0 .part L_0x55a1f3965890, 3, 1;
L_0x55a1f3965290 .part L_0x55a1f3965930, 3, 1;
L_0x55a1f3965450 .part L_0x55a1f3965a20, 3, 1;
L_0x55a1f3965680 .concat8 [ 1 1 1 1], L_0x55a1f39630e0, L_0x55a1f3963a40, L_0x55a1f39642f0, L_0x55a1f3964ca0;
L_0x55a1f3965720 .concat8 [ 1 1 1 1], L_0x55a1f3963530, L_0x55a1f3963da0, L_0x55a1f3964740, L_0x55a1f3964fc0;
S_0x55a1f2dc6460 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2dd4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3962b50 .functor XOR 1, L_0x55a1f3963640, L_0x55a1f3963770, C4<0>, C4<0>;
L_0x55a1f39630e0 .functor XOR 1, L_0x55a1f3962b50, L_0x55a1f39638a0, C4<0>, C4<0>;
L_0x55a1f39631a0 .functor AND 1, L_0x55a1f3963640, L_0x55a1f3963770, C4<1>, C4<1>;
L_0x55a1f39632b0 .functor AND 1, L_0x55a1f3963640, L_0x55a1f39638a0, C4<1>, C4<1>;
L_0x55a1f3963370 .functor OR 1, L_0x55a1f39631a0, L_0x55a1f39632b0, C4<0>, C4<0>;
L_0x55a1f3963480 .functor AND 1, L_0x55a1f39638a0, L_0x55a1f3963770, C4<1>, C4<1>;
L_0x55a1f3963530 .functor OR 1, L_0x55a1f3963370, L_0x55a1f3963480, C4<0>, C4<0>;
v0x55a1f285ecd0_0 .net *"_s0", 0 0, L_0x55a1f3962b50;  1 drivers
v0x55a1f285bd80_0 .net *"_s10", 0 0, L_0x55a1f3963480;  1 drivers
v0x55a1f284c390_0 .net *"_s4", 0 0, L_0x55a1f39631a0;  1 drivers
v0x55a1f28551e0_0 .net *"_s6", 0 0, L_0x55a1f39632b0;  1 drivers
v0x55a1f2852290_0 .net *"_s8", 0 0, L_0x55a1f3963370;  1 drivers
v0x55a1f284f340_0 .net "a", 0 0, L_0x55a1f3963640;  1 drivers
v0x55a1f283ee30_0 .net "b", 0 0, L_0x55a1f3963770;  1 drivers
v0x55a1f2847c80_0 .net "ca", 0 0, L_0x55a1f3963530;  1 drivers
v0x55a1f2844d30_0 .net "cin", 0 0, L_0x55a1f39638a0;  1 drivers
v0x55a1f2841de0_0 .net "sum", 0 0, L_0x55a1f39630e0;  1 drivers
S_0x55a1f2dc6010 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2dd4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39639d0 .functor XOR 1, L_0x55a1f3963eb0, L_0x55a1f3963fe0, C4<0>, C4<0>;
L_0x55a1f3963a40 .functor XOR 1, L_0x55a1f39639d0, L_0x55a1f3964110, C4<0>, C4<0>;
L_0x55a1f3963ab0 .functor AND 1, L_0x55a1f3963eb0, L_0x55a1f3963fe0, C4<1>, C4<1>;
L_0x55a1f3963b20 .functor AND 1, L_0x55a1f3963eb0, L_0x55a1f3964110, C4<1>, C4<1>;
L_0x55a1f3963be0 .functor OR 1, L_0x55a1f3963ab0, L_0x55a1f3963b20, C4<0>, C4<0>;
L_0x55a1f3963cf0 .functor AND 1, L_0x55a1f3964110, L_0x55a1f3963fe0, C4<1>, C4<1>;
L_0x55a1f3963da0 .functor OR 1, L_0x55a1f3963be0, L_0x55a1f3963cf0, C4<0>, C4<0>;
v0x55a1f28324e0_0 .net *"_s0", 0 0, L_0x55a1f39639d0;  1 drivers
v0x55a1f283b330_0 .net *"_s10", 0 0, L_0x55a1f3963cf0;  1 drivers
v0x55a1f2835490_0 .net *"_s4", 0 0, L_0x55a1f3963ab0;  1 drivers
v0x55a1f2825b90_0 .net *"_s6", 0 0, L_0x55a1f3963b20;  1 drivers
v0x55a1f282e9e0_0 .net *"_s8", 0 0, L_0x55a1f3963be0;  1 drivers
v0x55a1f282ba90_0 .net "a", 0 0, L_0x55a1f3963eb0;  1 drivers
v0x55a1f2828b40_0 .net "b", 0 0, L_0x55a1f3963fe0;  1 drivers
v0x55a1f2819150_0 .net "ca", 0 0, L_0x55a1f3963da0;  1 drivers
v0x55a1f2821fa0_0 .net "cin", 0 0, L_0x55a1f3964110;  1 drivers
v0x55a1f281f050_0 .net "sum", 0 0, L_0x55a1f3963a40;  1 drivers
S_0x55a1f2d5f250 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2dd4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3964280 .functor XOR 1, L_0x55a1f3964850, L_0x55a1f3964980, C4<0>, C4<0>;
L_0x55a1f39642f0 .functor XOR 1, L_0x55a1f3964280, L_0x55a1f3964b00, C4<0>, C4<0>;
L_0x55a1f39643b0 .functor AND 1, L_0x55a1f3964850, L_0x55a1f3964980, C4<1>, C4<1>;
L_0x55a1f39644c0 .functor AND 1, L_0x55a1f3964850, L_0x55a1f3964b00, C4<1>, C4<1>;
L_0x55a1f3964580 .functor OR 1, L_0x55a1f39643b0, L_0x55a1f39644c0, C4<0>, C4<0>;
L_0x55a1f3964690 .functor AND 1, L_0x55a1f3964b00, L_0x55a1f3964980, C4<1>, C4<1>;
L_0x55a1f3964740 .functor OR 1, L_0x55a1f3964580, L_0x55a1f3964690, C4<0>, C4<0>;
v0x55a1f281c100_0 .net *"_s0", 0 0, L_0x55a1f3964280;  1 drivers
v0x55a1f2809470_0 .net *"_s10", 0 0, L_0x55a1f3964690;  1 drivers
v0x55a1f28122c0_0 .net *"_s4", 0 0, L_0x55a1f39643b0;  1 drivers
v0x55a1f280f370_0 .net *"_s6", 0 0, L_0x55a1f39644c0;  1 drivers
v0x55a1f280c420_0 .net *"_s8", 0 0, L_0x55a1f3964580;  1 drivers
v0x55a1f27fcb20_0 .net "a", 0 0, L_0x55a1f3964850;  1 drivers
v0x55a1f2805970_0 .net "b", 0 0, L_0x55a1f3964980;  1 drivers
v0x55a1f27ffad0_0 .net "ca", 0 0, L_0x55a1f3964740;  1 drivers
v0x55a1f27f01d0_0 .net "cin", 0 0, L_0x55a1f3964b00;  1 drivers
v0x55a1f27f9020_0 .net "sum", 0 0, L_0x55a1f39642f0;  1 drivers
S_0x55a1f2d925c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2dd4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3964c30 .functor XOR 1, L_0x55a1f39650d0, L_0x55a1f3965290, C4<0>, C4<0>;
L_0x55a1f3964ca0 .functor XOR 1, L_0x55a1f3964c30, L_0x55a1f3965450, C4<0>, C4<0>;
L_0x55a1f3964d10 .functor AND 1, L_0x55a1f39650d0, L_0x55a1f3965290, C4<1>, C4<1>;
L_0x55a1f3964d80 .functor AND 1, L_0x55a1f39650d0, L_0x55a1f3965450, C4<1>, C4<1>;
L_0x55a1f3964e40 .functor OR 1, L_0x55a1f3964d10, L_0x55a1f3964d80, C4<0>, C4<0>;
L_0x55a1f3964f50 .functor AND 1, L_0x55a1f3965450, L_0x55a1f3965290, C4<1>, C4<1>;
L_0x55a1f3964fc0 .functor OR 1, L_0x55a1f3964e40, L_0x55a1f3964f50, C4<0>, C4<0>;
v0x55a1f27f60d0_0 .net *"_s0", 0 0, L_0x55a1f3964c30;  1 drivers
v0x55a1f27f3180_0 .net *"_s10", 0 0, L_0x55a1f3964f50;  1 drivers
v0x55a1f27e3790_0 .net *"_s4", 0 0, L_0x55a1f3964d10;  1 drivers
v0x55a1f27ec5e0_0 .net *"_s6", 0 0, L_0x55a1f3964d80;  1 drivers
v0x55a1f27e9690_0 .net *"_s8", 0 0, L_0x55a1f3964e40;  1 drivers
v0x55a1f27e6740_0 .net "a", 0 0, L_0x55a1f39650d0;  1 drivers
v0x55a1f27d6230_0 .net "b", 0 0, L_0x55a1f3965290;  1 drivers
v0x55a1f27df080_0 .net "ca", 0 0, L_0x55a1f3964fc0;  1 drivers
v0x55a1f27dc130_0 .net "cin", 0 0, L_0x55a1f3965450;  1 drivers
v0x55a1f27d91e0_0 .net "sum", 0 0, L_0x55a1f3964ca0;  1 drivers
S_0x55a1f2d9efb0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2e962f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f272b0d0_0 .net "a", 3 0, L_0x55a1f3968230;  1 drivers
v0x55a1f2733f20_0 .net "b", 3 0, L_0x55a1f3968360;  1 drivers
v0x55a1f272e080_0 .net "ca", 3 0, L_0x55a1f39680c0;  1 drivers
v0x55a1f271e780_0 .net "cin", 3 0, L_0x55a1f3968490;  1 drivers
v0x55a1f27275d0_0 .net "sum", 3 0, L_0x55a1f3968020;  1 drivers
L_0x55a1f3965fe0 .part L_0x55a1f3968230, 0, 1;
L_0x55a1f3966110 .part L_0x55a1f3968360, 0, 1;
L_0x55a1f3966240 .part L_0x55a1f3968490, 0, 1;
L_0x55a1f3966850 .part L_0x55a1f3968230, 1, 1;
L_0x55a1f3966980 .part L_0x55a1f3968360, 1, 1;
L_0x55a1f3966ab0 .part L_0x55a1f3968490, 1, 1;
L_0x55a1f39671f0 .part L_0x55a1f3968230, 2, 1;
L_0x55a1f3967320 .part L_0x55a1f3968360, 2, 1;
L_0x55a1f39674a0 .part L_0x55a1f3968490, 2, 1;
L_0x55a1f3967a70 .part L_0x55a1f3968230, 3, 1;
L_0x55a1f3967c30 .part L_0x55a1f3968360, 3, 1;
L_0x55a1f3967df0 .part L_0x55a1f3968490, 3, 1;
L_0x55a1f3968020 .concat8 [ 1 1 1 1], L_0x55a1f3965ac0, L_0x55a1f39663e0, L_0x55a1f3966c90, L_0x55a1f3967640;
L_0x55a1f39680c0 .concat8 [ 1 1 1 1], L_0x55a1f3965ed0, L_0x55a1f3966740, L_0x55a1f39670e0, L_0x55a1f3967960;
S_0x55a1f2d9e6b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d9efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3965610 .functor XOR 1, L_0x55a1f3965fe0, L_0x55a1f3966110, C4<0>, C4<0>;
L_0x55a1f3965ac0 .functor XOR 1, L_0x55a1f3965610, L_0x55a1f3966240, C4<0>, C4<0>;
L_0x55a1f3965b80 .functor AND 1, L_0x55a1f3965fe0, L_0x55a1f3966110, C4<1>, C4<1>;
L_0x55a1f3965c90 .functor AND 1, L_0x55a1f3965fe0, L_0x55a1f3966240, C4<1>, C4<1>;
L_0x55a1f3965d50 .functor OR 1, L_0x55a1f3965b80, L_0x55a1f3965c90, C4<0>, C4<0>;
L_0x55a1f3965e60 .functor AND 1, L_0x55a1f3966240, L_0x55a1f3966110, C4<1>, C4<1>;
L_0x55a1f3965ed0 .functor OR 1, L_0x55a1f3965d50, L_0x55a1f3965e60, C4<0>, C4<0>;
v0x55a1f27c2e90_0 .net *"_s0", 0 0, L_0x55a1f3965610;  1 drivers
v0x55a1f27bff40_0 .net *"_s10", 0 0, L_0x55a1f3965e60;  1 drivers
v0x55a1f27b0550_0 .net *"_s4", 0 0, L_0x55a1f3965b80;  1 drivers
v0x55a1f27b93a0_0 .net *"_s6", 0 0, L_0x55a1f3965c90;  1 drivers
v0x55a1f27b6450_0 .net *"_s8", 0 0, L_0x55a1f3965d50;  1 drivers
v0x55a1f27b3500_0 .net "a", 0 0, L_0x55a1f3965fe0;  1 drivers
v0x55a1f27a21f0_0 .net "b", 0 0, L_0x55a1f3966110;  1 drivers
v0x55a1f27ab040_0 .net "ca", 0 0, L_0x55a1f3965ed0;  1 drivers
v0x55a1f27a80f0_0 .net "cin", 0 0, L_0x55a1f3966240;  1 drivers
v0x55a1f27a51a0_0 .net "sum", 0 0, L_0x55a1f3965ac0;  1 drivers
S_0x55a1f2d6bd70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d9efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3966370 .functor XOR 1, L_0x55a1f3966850, L_0x55a1f3966980, C4<0>, C4<0>;
L_0x55a1f39663e0 .functor XOR 1, L_0x55a1f3966370, L_0x55a1f3966ab0, C4<0>, C4<0>;
L_0x55a1f3966450 .functor AND 1, L_0x55a1f3966850, L_0x55a1f3966980, C4<1>, C4<1>;
L_0x55a1f39664c0 .functor AND 1, L_0x55a1f3966850, L_0x55a1f3966ab0, C4<1>, C4<1>;
L_0x55a1f3966580 .functor OR 1, L_0x55a1f3966450, L_0x55a1f39664c0, C4<0>, C4<0>;
L_0x55a1f3966690 .functor AND 1, L_0x55a1f3966ab0, L_0x55a1f3966980, C4<1>, C4<1>;
L_0x55a1f3966740 .functor OR 1, L_0x55a1f3966580, L_0x55a1f3966690, C4<0>, C4<0>;
v0x55a1f27958a0_0 .net *"_s0", 0 0, L_0x55a1f3966370;  1 drivers
v0x55a1f279e6f0_0 .net *"_s10", 0 0, L_0x55a1f3966690;  1 drivers
v0x55a1f2798850_0 .net *"_s4", 0 0, L_0x55a1f3966450;  1 drivers
v0x55a1f2788f50_0 .net *"_s6", 0 0, L_0x55a1f39664c0;  1 drivers
v0x55a1f2791da0_0 .net *"_s8", 0 0, L_0x55a1f3966580;  1 drivers
v0x55a1f278ee50_0 .net "a", 0 0, L_0x55a1f3966850;  1 drivers
v0x55a1f278bf00_0 .net "b", 0 0, L_0x55a1f3966980;  1 drivers
v0x55a1f277c510_0 .net "ca", 0 0, L_0x55a1f3966740;  1 drivers
v0x55a1f2785360_0 .net "cin", 0 0, L_0x55a1f3966ab0;  1 drivers
v0x55a1f2782410_0 .net "sum", 0 0, L_0x55a1f39663e0;  1 drivers
S_0x55a1f2d6b470 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d9efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3966c20 .functor XOR 1, L_0x55a1f39671f0, L_0x55a1f3967320, C4<0>, C4<0>;
L_0x55a1f3966c90 .functor XOR 1, L_0x55a1f3966c20, L_0x55a1f39674a0, C4<0>, C4<0>;
L_0x55a1f3966d50 .functor AND 1, L_0x55a1f39671f0, L_0x55a1f3967320, C4<1>, C4<1>;
L_0x55a1f3966e60 .functor AND 1, L_0x55a1f39671f0, L_0x55a1f39674a0, C4<1>, C4<1>;
L_0x55a1f3966f20 .functor OR 1, L_0x55a1f3966d50, L_0x55a1f3966e60, C4<0>, C4<0>;
L_0x55a1f3967030 .functor AND 1, L_0x55a1f39674a0, L_0x55a1f3967320, C4<1>, C4<1>;
L_0x55a1f39670e0 .functor OR 1, L_0x55a1f3966f20, L_0x55a1f3967030, C4<0>, C4<0>;
v0x55a1f277f4c0_0 .net *"_s0", 0 0, L_0x55a1f3966c20;  1 drivers
v0x55a1f276efb0_0 .net *"_s10", 0 0, L_0x55a1f3967030;  1 drivers
v0x55a1f2777e00_0 .net *"_s4", 0 0, L_0x55a1f3966d50;  1 drivers
v0x55a1f2774eb0_0 .net *"_s6", 0 0, L_0x55a1f3966e60;  1 drivers
v0x55a1f2771f60_0 .net *"_s8", 0 0, L_0x55a1f3966f20;  1 drivers
v0x55a1f2762660_0 .net "a", 0 0, L_0x55a1f39671f0;  1 drivers
v0x55a1f276b4b0_0 .net "b", 0 0, L_0x55a1f3967320;  1 drivers
v0x55a1f2765610_0 .net "ca", 0 0, L_0x55a1f39670e0;  1 drivers
v0x55a1f2755d10_0 .net "cin", 0 0, L_0x55a1f39674a0;  1 drivers
v0x55a1f275eb60_0 .net "sum", 0 0, L_0x55a1f3966c90;  1 drivers
S_0x55a1f2d2b340 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d9efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39675d0 .functor XOR 1, L_0x55a1f3967a70, L_0x55a1f3967c30, C4<0>, C4<0>;
L_0x55a1f3967640 .functor XOR 1, L_0x55a1f39675d0, L_0x55a1f3967df0, C4<0>, C4<0>;
L_0x55a1f39676b0 .functor AND 1, L_0x55a1f3967a70, L_0x55a1f3967c30, C4<1>, C4<1>;
L_0x55a1f3967720 .functor AND 1, L_0x55a1f3967a70, L_0x55a1f3967df0, C4<1>, C4<1>;
L_0x55a1f39677e0 .functor OR 1, L_0x55a1f39676b0, L_0x55a1f3967720, C4<0>, C4<0>;
L_0x55a1f39678f0 .functor AND 1, L_0x55a1f3967df0, L_0x55a1f3967c30, C4<1>, C4<1>;
L_0x55a1f3967960 .functor OR 1, L_0x55a1f39677e0, L_0x55a1f39678f0, C4<0>, C4<0>;
v0x55a1f275bc10_0 .net *"_s0", 0 0, L_0x55a1f39675d0;  1 drivers
v0x55a1f2758cc0_0 .net *"_s10", 0 0, L_0x55a1f39678f0;  1 drivers
v0x55a1f27492d0_0 .net *"_s4", 0 0, L_0x55a1f39676b0;  1 drivers
v0x55a1f2752120_0 .net *"_s6", 0 0, L_0x55a1f3967720;  1 drivers
v0x55a1f274f1d0_0 .net *"_s8", 0 0, L_0x55a1f39677e0;  1 drivers
v0x55a1f274c280_0 .net "a", 0 0, L_0x55a1f3967a70;  1 drivers
v0x55a1f2737a20_0 .net "b", 0 0, L_0x55a1f3967c30;  1 drivers
v0x55a1f2740870_0 .net "ca", 0 0, L_0x55a1f3967960;  1 drivers
v0x55a1f273d920_0 .net "cin", 0 0, L_0x55a1f3967df0;  1 drivers
v0x55a1f273a9d0_0 .net "sum", 0 0, L_0x55a1f3967640;  1 drivers
S_0x55a1f2d37d30 .scope module, "a_1" "sixtyBitAdder" 11 8, 12 3 0, S_0x55a1f349f640;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f232a800_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1210;  1 drivers
L_0x7fcc609e1258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f231af00_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1258;  1 drivers
v0x55a1f2323d50_0 .net "a", 64 0, L_0x55a1f3995fa0;  1 drivers
v0x55a1f231deb0_0 .net "b", 64 0, L_0x55a1f39960d0;  1 drivers
v0x55a1f230e5b0_0 .net "ca", 64 0, L_0x55a1f3995dc0;  1 drivers
v0x55a1f2317400_0 .net "cin", 64 0, L_0x55a1f3996170;  1 drivers
v0x55a1f23144b0_0 .net "sum", 64 0, L_0x55a1f3995c30;  1 drivers
L_0x55a1f397f7a0 .part L_0x55a1f3995fa0, 0, 32;
L_0x55a1f397f840 .part L_0x55a1f39960d0, 0, 32;
L_0x55a1f397f8e0 .part L_0x55a1f3996170, 0, 32;
L_0x55a1f3995960 .part L_0x55a1f3995fa0, 32, 32;
L_0x55a1f3995a50 .part L_0x55a1f39960d0, 32, 32;
L_0x55a1f3995b40 .part L_0x55a1f3996170, 32, 32;
L_0x55a1f3995c30 .concat8 [ 32 32 1 0], L_0x55a1f397f4d0, L_0x55a1f3995690, L_0x7fcc609e1258;
L_0x55a1f3995dc0 .concat8 [ 1 32 32 0], L_0x7fcc609e1210, L_0x55a1f397f610, L_0x55a1f39957d0;
S_0x55a1f2d37430 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2d37d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f3560ab0_0 .net "a", 31 0, L_0x55a1f397f7a0;  1 drivers
v0x55a1f35510c0_0 .net "b", 31 0, L_0x55a1f397f840;  1 drivers
v0x55a1f3559f10_0 .net "ca", 31 0, L_0x55a1f397f610;  1 drivers
v0x55a1f3556fc0_0 .net "cin", 31 0, L_0x55a1f397f8e0;  1 drivers
v0x55a1f3554070_0 .net "sum", 31 0, L_0x55a1f397f4d0;  1 drivers
L_0x55a1f39743b0 .part L_0x55a1f397f7a0, 0, 16;
L_0x55a1f3974450 .part L_0x55a1f397f840, 0, 16;
L_0x55a1f39744f0 .part L_0x55a1f397f8e0, 0, 16;
L_0x55a1f397f1c0 .part L_0x55a1f397f7a0, 16, 16;
L_0x55a1f397f2b0 .part L_0x55a1f397f840, 16, 16;
L_0x55a1f397f3a0 .part L_0x55a1f397f8e0, 16, 16;
L_0x55a1f397f4d0 .concat8 [ 16 16 0 0], L_0x55a1f39740b0, L_0x55a1f397eec0;
L_0x55a1f397f610 .concat8 [ 16 16 0 0], L_0x55a1f3974150, L_0x55a1f397ef60;
S_0x55a1f2d04af0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2d37430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2477960_0 .net "a", 15 0, L_0x55a1f39743b0;  1 drivers
v0x55a1f2474a10_0 .net "b", 15 0, L_0x55a1f3974450;  1 drivers
v0x55a1f2471ac0_0 .net "ca", 15 0, L_0x55a1f3974150;  1 drivers
v0x55a1f24607b0_0 .net "cin", 15 0, L_0x55a1f39744f0;  1 drivers
v0x55a1f2469600_0 .net "sum", 15 0, L_0x55a1f39740b0;  1 drivers
L_0x55a1f396bec0 .part L_0x55a1f39743b0, 0, 4;
L_0x55a1f396bf60 .part L_0x55a1f3974450, 0, 4;
L_0x55a1f396c000 .part L_0x55a1f39744f0, 0, 4;
L_0x55a1f396e850 .part L_0x55a1f39743b0, 4, 4;
L_0x55a1f396e940 .part L_0x55a1f3974450, 4, 4;
L_0x55a1f396ea30 .part L_0x55a1f39744f0, 4, 4;
L_0x55a1f3971310 .part L_0x55a1f39743b0, 8, 4;
L_0x55a1f39713b0 .part L_0x55a1f3974450, 8, 4;
L_0x55a1f39714a0 .part L_0x55a1f39744f0, 8, 4;
L_0x55a1f3973cb0 .part L_0x55a1f39743b0, 12, 4;
L_0x55a1f3973de0 .part L_0x55a1f3974450, 12, 4;
L_0x55a1f3973f10 .part L_0x55a1f39744f0, 12, 4;
L_0x55a1f39740b0 .concat8 [ 4 4 4 4], L_0x55a1f396bcb0, L_0x55a1f396e640, L_0x55a1f3971100, L_0x55a1f3973aa0;
L_0x55a1f3974150 .concat8 [ 4 4 4 4], L_0x55a1f396bd50, L_0x55a1f396e6e0, L_0x55a1f39711a0, L_0x55a1f3973b40;
S_0x55a1f2d041f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2d04af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f264e3a0_0 .net "a", 3 0, L_0x55a1f396bec0;  1 drivers
v0x55a1f26571f0_0 .net "b", 3 0, L_0x55a1f396bf60;  1 drivers
v0x55a1f26542a0_0 .net "ca", 3 0, L_0x55a1f396bd50;  1 drivers
v0x55a1f2651350_0 .net "cin", 3 0, L_0x55a1f396c000;  1 drivers
v0x55a1f2641960_0 .net "sum", 3 0, L_0x55a1f396bcb0;  1 drivers
L_0x55a1f3969c70 .part L_0x55a1f396bec0, 0, 1;
L_0x55a1f3969da0 .part L_0x55a1f396bf60, 0, 1;
L_0x55a1f3969ed0 .part L_0x55a1f396c000, 0, 1;
L_0x55a1f396a4e0 .part L_0x55a1f396bec0, 1, 1;
L_0x55a1f396a610 .part L_0x55a1f396bf60, 1, 1;
L_0x55a1f396a740 .part L_0x55a1f396c000, 1, 1;
L_0x55a1f396ae80 .part L_0x55a1f396bec0, 2, 1;
L_0x55a1f396afb0 .part L_0x55a1f396bf60, 2, 1;
L_0x55a1f396b130 .part L_0x55a1f396c000, 2, 1;
L_0x55a1f396b700 .part L_0x55a1f396bec0, 3, 1;
L_0x55a1f396b8c0 .part L_0x55a1f396bf60, 3, 1;
L_0x55a1f396ba80 .part L_0x55a1f396c000, 3, 1;
L_0x55a1f396bcb0 .concat8 [ 1 1 1 1], L_0x55a1f3967fb0, L_0x55a1f396a070, L_0x55a1f396a920, L_0x55a1f396b2d0;
L_0x55a1f396bd50 .concat8 [ 1 1 1 1], L_0x55a1f3969b60, L_0x55a1f396a3d0, L_0x55a1f396ad70, L_0x55a1f396b5f0;
S_0x55a1f2cf4e60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39685c0 .functor XOR 1, L_0x55a1f3969c70, L_0x55a1f3969da0, C4<0>, C4<0>;
L_0x55a1f3967fb0 .functor XOR 1, L_0x55a1f39685c0, L_0x55a1f3969ed0, C4<0>, C4<0>;
L_0x55a1f3969810 .functor AND 1, L_0x55a1f3969c70, L_0x55a1f3969da0, C4<1>, C4<1>;
L_0x55a1f3969920 .functor AND 1, L_0x55a1f3969c70, L_0x55a1f3969ed0, C4<1>, C4<1>;
L_0x55a1f39699e0 .functor OR 1, L_0x55a1f3969810, L_0x55a1f3969920, C4<0>, C4<0>;
L_0x55a1f3969af0 .functor AND 1, L_0x55a1f3969ed0, L_0x55a1f3969da0, C4<1>, C4<1>;
L_0x55a1f3969b60 .functor OR 1, L_0x55a1f39699e0, L_0x55a1f3969af0, C4<0>, C4<0>;
v0x55a1f26deb00_0 .net *"_s0", 0 0, L_0x55a1f39685c0;  1 drivers
v0x55a1f26e7950_0 .net *"_s10", 0 0, L_0x55a1f3969af0;  1 drivers
v0x55a1f26e4a00_0 .net *"_s4", 0 0, L_0x55a1f3969810;  1 drivers
v0x55a1f26e1ab0_0 .net *"_s6", 0 0, L_0x55a1f3969920;  1 drivers
v0x55a1f26d07a0_0 .net *"_s8", 0 0, L_0x55a1f39699e0;  1 drivers
v0x55a1f26d95f0_0 .net "a", 0 0, L_0x55a1f3969c70;  1 drivers
v0x55a1f26d66a0_0 .net "b", 0 0, L_0x55a1f3969da0;  1 drivers
v0x55a1f26d3750_0 .net "ca", 0 0, L_0x55a1f3969b60;  1 drivers
v0x55a1f26c3e50_0 .net "cin", 0 0, L_0x55a1f3969ed0;  1 drivers
v0x55a1f26ccca0_0 .net "sum", 0 0, L_0x55a1f3967fb0;  1 drivers
S_0x55a1f2c8dc50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396a000 .functor XOR 1, L_0x55a1f396a4e0, L_0x55a1f396a610, C4<0>, C4<0>;
L_0x55a1f396a070 .functor XOR 1, L_0x55a1f396a000, L_0x55a1f396a740, C4<0>, C4<0>;
L_0x55a1f396a0e0 .functor AND 1, L_0x55a1f396a4e0, L_0x55a1f396a610, C4<1>, C4<1>;
L_0x55a1f396a150 .functor AND 1, L_0x55a1f396a4e0, L_0x55a1f396a740, C4<1>, C4<1>;
L_0x55a1f396a210 .functor OR 1, L_0x55a1f396a0e0, L_0x55a1f396a150, C4<0>, C4<0>;
L_0x55a1f396a320 .functor AND 1, L_0x55a1f396a740, L_0x55a1f396a610, C4<1>, C4<1>;
L_0x55a1f396a3d0 .functor OR 1, L_0x55a1f396a210, L_0x55a1f396a320, C4<0>, C4<0>;
v0x55a1f26c6e00_0 .net *"_s0", 0 0, L_0x55a1f396a000;  1 drivers
v0x55a1f26b7500_0 .net *"_s10", 0 0, L_0x55a1f396a320;  1 drivers
v0x55a1f26c0350_0 .net *"_s4", 0 0, L_0x55a1f396a0e0;  1 drivers
v0x55a1f26bd400_0 .net *"_s6", 0 0, L_0x55a1f396a150;  1 drivers
v0x55a1f26ba4b0_0 .net *"_s8", 0 0, L_0x55a1f396a210;  1 drivers
v0x55a1f26aaac0_0 .net "a", 0 0, L_0x55a1f396a4e0;  1 drivers
v0x55a1f26b3910_0 .net "b", 0 0, L_0x55a1f396a610;  1 drivers
v0x55a1f26b09c0_0 .net "ca", 0 0, L_0x55a1f396a3d0;  1 drivers
v0x55a1f26ada70_0 .net "cin", 0 0, L_0x55a1f396a740;  1 drivers
v0x55a1f269d560_0 .net "sum", 0 0, L_0x55a1f396a070;  1 drivers
S_0x55a1f2cc0fc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396a8b0 .functor XOR 1, L_0x55a1f396ae80, L_0x55a1f396afb0, C4<0>, C4<0>;
L_0x55a1f396a920 .functor XOR 1, L_0x55a1f396a8b0, L_0x55a1f396b130, C4<0>, C4<0>;
L_0x55a1f396a9e0 .functor AND 1, L_0x55a1f396ae80, L_0x55a1f396afb0, C4<1>, C4<1>;
L_0x55a1f396aaf0 .functor AND 1, L_0x55a1f396ae80, L_0x55a1f396b130, C4<1>, C4<1>;
L_0x55a1f396abb0 .functor OR 1, L_0x55a1f396a9e0, L_0x55a1f396aaf0, C4<0>, C4<0>;
L_0x55a1f396acc0 .functor AND 1, L_0x55a1f396b130, L_0x55a1f396afb0, C4<1>, C4<1>;
L_0x55a1f396ad70 .functor OR 1, L_0x55a1f396abb0, L_0x55a1f396acc0, C4<0>, C4<0>;
v0x55a1f26a63b0_0 .net *"_s0", 0 0, L_0x55a1f396a8b0;  1 drivers
v0x55a1f26a3460_0 .net *"_s10", 0 0, L_0x55a1f396acc0;  1 drivers
v0x55a1f26a0510_0 .net *"_s4", 0 0, L_0x55a1f396a9e0;  1 drivers
v0x55a1f2690c10_0 .net *"_s6", 0 0, L_0x55a1f396aaf0;  1 drivers
v0x55a1f2699a60_0 .net *"_s8", 0 0, L_0x55a1f396abb0;  1 drivers
v0x55a1f2693bc0_0 .net "a", 0 0, L_0x55a1f396ae80;  1 drivers
v0x55a1f26842c0_0 .net "b", 0 0, L_0x55a1f396afb0;  1 drivers
v0x55a1f268d110_0 .net "ca", 0 0, L_0x55a1f396ad70;  1 drivers
v0x55a1f268a1c0_0 .net "cin", 0 0, L_0x55a1f396b130;  1 drivers
v0x55a1f2687270_0 .net "sum", 0 0, L_0x55a1f396a920;  1 drivers
S_0x55a1f2ccd9b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396b260 .functor XOR 1, L_0x55a1f396b700, L_0x55a1f396b8c0, C4<0>, C4<0>;
L_0x55a1f396b2d0 .functor XOR 1, L_0x55a1f396b260, L_0x55a1f396ba80, C4<0>, C4<0>;
L_0x55a1f396b340 .functor AND 1, L_0x55a1f396b700, L_0x55a1f396b8c0, C4<1>, C4<1>;
L_0x55a1f396b3b0 .functor AND 1, L_0x55a1f396b700, L_0x55a1f396ba80, C4<1>, C4<1>;
L_0x55a1f396b470 .functor OR 1, L_0x55a1f396b340, L_0x55a1f396b3b0, C4<0>, C4<0>;
L_0x55a1f396b580 .functor AND 1, L_0x55a1f396ba80, L_0x55a1f396b8c0, C4<1>, C4<1>;
L_0x55a1f396b5f0 .functor OR 1, L_0x55a1f396b470, L_0x55a1f396b580, C4<0>, C4<0>;
v0x55a1f2677880_0 .net *"_s0", 0 0, L_0x55a1f396b260;  1 drivers
v0x55a1f26806d0_0 .net *"_s10", 0 0, L_0x55a1f396b580;  1 drivers
v0x55a1f267d780_0 .net *"_s4", 0 0, L_0x55a1f396b340;  1 drivers
v0x55a1f267a830_0 .net *"_s6", 0 0, L_0x55a1f396b3b0;  1 drivers
v0x55a1f2667640_0 .net *"_s8", 0 0, L_0x55a1f396b470;  1 drivers
v0x55a1f2670490_0 .net "a", 0 0, L_0x55a1f396b700;  1 drivers
v0x55a1f266a5f0_0 .net "b", 0 0, L_0x55a1f396b8c0;  1 drivers
v0x55a1f265acf0_0 .net "ca", 0 0, L_0x55a1f396b5f0;  1 drivers
v0x55a1f2663b40_0 .net "cin", 0 0, L_0x55a1f396ba80;  1 drivers
v0x55a1f265dca0_0 .net "sum", 0 0, L_0x55a1f396b2d0;  1 drivers
S_0x55a1f2ccd0b0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2d04af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f25b3ee0_0 .net "a", 3 0, L_0x55a1f396e850;  1 drivers
v0x55a1f25bcd30_0 .net "b", 3 0, L_0x55a1f396e940;  1 drivers
v0x55a1f25b9de0_0 .net "ca", 3 0, L_0x55a1f396e6e0;  1 drivers
v0x55a1f25b6e90_0 .net "cin", 3 0, L_0x55a1f396ea30;  1 drivers
v0x55a1f25a74a0_0 .net "sum", 3 0, L_0x55a1f396e640;  1 drivers
L_0x55a1f396c600 .part L_0x55a1f396e850, 0, 1;
L_0x55a1f396c730 .part L_0x55a1f396e940, 0, 1;
L_0x55a1f396c860 .part L_0x55a1f396ea30, 0, 1;
L_0x55a1f396ce70 .part L_0x55a1f396e850, 1, 1;
L_0x55a1f396cfa0 .part L_0x55a1f396e940, 1, 1;
L_0x55a1f396d0d0 .part L_0x55a1f396ea30, 1, 1;
L_0x55a1f396d810 .part L_0x55a1f396e850, 2, 1;
L_0x55a1f396d940 .part L_0x55a1f396e940, 2, 1;
L_0x55a1f396dac0 .part L_0x55a1f396ea30, 2, 1;
L_0x55a1f396e090 .part L_0x55a1f396e850, 3, 1;
L_0x55a1f396e250 .part L_0x55a1f396e940, 3, 1;
L_0x55a1f396e410 .part L_0x55a1f396ea30, 3, 1;
L_0x55a1f396e640 .concat8 [ 1 1 1 1], L_0x55a1f396c0a0, L_0x55a1f396ca00, L_0x55a1f396d2b0, L_0x55a1f396dc60;
L_0x55a1f396e6e0 .concat8 [ 1 1 1 1], L_0x55a1f396c4f0, L_0x55a1f396cd60, L_0x55a1f396d700, L_0x55a1f396df80;
S_0x55a1f2c9a770 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ccd0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396bc40 .functor XOR 1, L_0x55a1f396c600, L_0x55a1f396c730, C4<0>, C4<0>;
L_0x55a1f396c0a0 .functor XOR 1, L_0x55a1f396bc40, L_0x55a1f396c860, C4<0>, C4<0>;
L_0x55a1f396c160 .functor AND 1, L_0x55a1f396c600, L_0x55a1f396c730, C4<1>, C4<1>;
L_0x55a1f396c270 .functor AND 1, L_0x55a1f396c600, L_0x55a1f396c860, C4<1>, C4<1>;
L_0x55a1f396c330 .functor OR 1, L_0x55a1f396c160, L_0x55a1f396c270, C4<0>, C4<0>;
L_0x55a1f396c440 .functor AND 1, L_0x55a1f396c860, L_0x55a1f396c730, C4<1>, C4<1>;
L_0x55a1f396c4f0 .functor OR 1, L_0x55a1f396c330, L_0x55a1f396c440, C4<0>, C4<0>;
v0x55a1f264a7b0_0 .net *"_s0", 0 0, L_0x55a1f396bc40;  1 drivers
v0x55a1f2647860_0 .net *"_s10", 0 0, L_0x55a1f396c440;  1 drivers
v0x55a1f2644910_0 .net *"_s4", 0 0, L_0x55a1f396c160;  1 drivers
v0x55a1f2634400_0 .net *"_s6", 0 0, L_0x55a1f396c270;  1 drivers
v0x55a1f263d250_0 .net *"_s8", 0 0, L_0x55a1f396c330;  1 drivers
v0x55a1f263a300_0 .net "a", 0 0, L_0x55a1f396c600;  1 drivers
v0x55a1f26373b0_0 .net "b", 0 0, L_0x55a1f396c730;  1 drivers
v0x55a1f2627ab0_0 .net "ca", 0 0, L_0x55a1f396c4f0;  1 drivers
v0x55a1f2630900_0 .net "cin", 0 0, L_0x55a1f396c860;  1 drivers
v0x55a1f262aa60_0 .net "sum", 0 0, L_0x55a1f396c0a0;  1 drivers
S_0x55a1f2c99e70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ccd0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396c990 .functor XOR 1, L_0x55a1f396ce70, L_0x55a1f396cfa0, C4<0>, C4<0>;
L_0x55a1f396ca00 .functor XOR 1, L_0x55a1f396c990, L_0x55a1f396d0d0, C4<0>, C4<0>;
L_0x55a1f396ca70 .functor AND 1, L_0x55a1f396ce70, L_0x55a1f396cfa0, C4<1>, C4<1>;
L_0x55a1f396cae0 .functor AND 1, L_0x55a1f396ce70, L_0x55a1f396d0d0, C4<1>, C4<1>;
L_0x55a1f396cba0 .functor OR 1, L_0x55a1f396ca70, L_0x55a1f396cae0, C4<0>, C4<0>;
L_0x55a1f396ccb0 .functor AND 1, L_0x55a1f396d0d0, L_0x55a1f396cfa0, C4<1>, C4<1>;
L_0x55a1f396cd60 .functor OR 1, L_0x55a1f396cba0, L_0x55a1f396ccb0, C4<0>, C4<0>;
v0x55a1f261b160_0 .net *"_s0", 0 0, L_0x55a1f396c990;  1 drivers
v0x55a1f2623fb0_0 .net *"_s10", 0 0, L_0x55a1f396ccb0;  1 drivers
v0x55a1f2621060_0 .net *"_s4", 0 0, L_0x55a1f396ca70;  1 drivers
v0x55a1f261e110_0 .net *"_s6", 0 0, L_0x55a1f396cae0;  1 drivers
v0x55a1f260e720_0 .net *"_s8", 0 0, L_0x55a1f396cba0;  1 drivers
v0x55a1f2617570_0 .net "a", 0 0, L_0x55a1f396ce70;  1 drivers
v0x55a1f2614620_0 .net "b", 0 0, L_0x55a1f396cfa0;  1 drivers
v0x55a1f26116d0_0 .net "ca", 0 0, L_0x55a1f396cd60;  1 drivers
v0x55a1f26003c0_0 .net "cin", 0 0, L_0x55a1f396d0d0;  1 drivers
v0x55a1f2609210_0 .net "sum", 0 0, L_0x55a1f396ca00;  1 drivers
S_0x55a1f2c59d40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ccd0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396d240 .functor XOR 1, L_0x55a1f396d810, L_0x55a1f396d940, C4<0>, C4<0>;
L_0x55a1f396d2b0 .functor XOR 1, L_0x55a1f396d240, L_0x55a1f396dac0, C4<0>, C4<0>;
L_0x55a1f396d370 .functor AND 1, L_0x55a1f396d810, L_0x55a1f396d940, C4<1>, C4<1>;
L_0x55a1f396d480 .functor AND 1, L_0x55a1f396d810, L_0x55a1f396dac0, C4<1>, C4<1>;
L_0x55a1f396d540 .functor OR 1, L_0x55a1f396d370, L_0x55a1f396d480, C4<0>, C4<0>;
L_0x55a1f396d650 .functor AND 1, L_0x55a1f396dac0, L_0x55a1f396d940, C4<1>, C4<1>;
L_0x55a1f396d700 .functor OR 1, L_0x55a1f396d540, L_0x55a1f396d650, C4<0>, C4<0>;
v0x55a1f26062c0_0 .net *"_s0", 0 0, L_0x55a1f396d240;  1 drivers
v0x55a1f2603370_0 .net *"_s10", 0 0, L_0x55a1f396d650;  1 drivers
v0x55a1f25f3a70_0 .net *"_s4", 0 0, L_0x55a1f396d370;  1 drivers
v0x55a1f25fc8c0_0 .net *"_s6", 0 0, L_0x55a1f396d480;  1 drivers
v0x55a1f25f6a20_0 .net *"_s8", 0 0, L_0x55a1f396d540;  1 drivers
v0x55a1f25e7120_0 .net "a", 0 0, L_0x55a1f396d810;  1 drivers
v0x55a1f25eff70_0 .net "b", 0 0, L_0x55a1f396d940;  1 drivers
v0x55a1f25ed020_0 .net "ca", 0 0, L_0x55a1f396d700;  1 drivers
v0x55a1f25ea0d0_0 .net "cin", 0 0, L_0x55a1f396dac0;  1 drivers
v0x55a1f25da6e0_0 .net "sum", 0 0, L_0x55a1f396d2b0;  1 drivers
S_0x55a1f2c66730 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ccd0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396dbf0 .functor XOR 1, L_0x55a1f396e090, L_0x55a1f396e250, C4<0>, C4<0>;
L_0x55a1f396dc60 .functor XOR 1, L_0x55a1f396dbf0, L_0x55a1f396e410, C4<0>, C4<0>;
L_0x55a1f396dcd0 .functor AND 1, L_0x55a1f396e090, L_0x55a1f396e250, C4<1>, C4<1>;
L_0x55a1f396dd40 .functor AND 1, L_0x55a1f396e090, L_0x55a1f396e410, C4<1>, C4<1>;
L_0x55a1f396de00 .functor OR 1, L_0x55a1f396dcd0, L_0x55a1f396dd40, C4<0>, C4<0>;
L_0x55a1f396df10 .functor AND 1, L_0x55a1f396e410, L_0x55a1f396e250, C4<1>, C4<1>;
L_0x55a1f396df80 .functor OR 1, L_0x55a1f396de00, L_0x55a1f396df10, C4<0>, C4<0>;
v0x55a1f25e3530_0 .net *"_s0", 0 0, L_0x55a1f396dbf0;  1 drivers
v0x55a1f25e05e0_0 .net *"_s10", 0 0, L_0x55a1f396df10;  1 drivers
v0x55a1f25dd690_0 .net *"_s4", 0 0, L_0x55a1f396dcd0;  1 drivers
v0x55a1f25cd180_0 .net *"_s6", 0 0, L_0x55a1f396dd40;  1 drivers
v0x55a1f25d5fd0_0 .net *"_s8", 0 0, L_0x55a1f396de00;  1 drivers
v0x55a1f25d3080_0 .net "a", 0 0, L_0x55a1f396e090;  1 drivers
v0x55a1f25d0130_0 .net "b", 0 0, L_0x55a1f396e250;  1 drivers
v0x55a1f25c0830_0 .net "ca", 0 0, L_0x55a1f396df80;  1 drivers
v0x55a1f25c9680_0 .net "cin", 0 0, L_0x55a1f396e410;  1 drivers
v0x55a1f25c37e0_0 .net "sum", 0 0, L_0x55a1f396dc60;  1 drivers
S_0x55a1f2c65e30 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2d04af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2517360_0 .net "a", 3 0, L_0x55a1f3971310;  1 drivers
v0x55a1f25201b0_0 .net "b", 3 0, L_0x55a1f39713b0;  1 drivers
v0x55a1f251d260_0 .net "ca", 3 0, L_0x55a1f39711a0;  1 drivers
v0x55a1f251a310_0 .net "cin", 3 0, L_0x55a1f39714a0;  1 drivers
v0x55a1f250a920_0 .net "sum", 3 0, L_0x55a1f3971100;  1 drivers
L_0x55a1f396f0c0 .part L_0x55a1f3971310, 0, 1;
L_0x55a1f396f1f0 .part L_0x55a1f39713b0, 0, 1;
L_0x55a1f396f320 .part L_0x55a1f39714a0, 0, 1;
L_0x55a1f396f930 .part L_0x55a1f3971310, 1, 1;
L_0x55a1f396fa60 .part L_0x55a1f39713b0, 1, 1;
L_0x55a1f396fb90 .part L_0x55a1f39714a0, 1, 1;
L_0x55a1f39702d0 .part L_0x55a1f3971310, 2, 1;
L_0x55a1f3970400 .part L_0x55a1f39713b0, 2, 1;
L_0x55a1f3970580 .part L_0x55a1f39714a0, 2, 1;
L_0x55a1f3970b50 .part L_0x55a1f3971310, 3, 1;
L_0x55a1f3970d10 .part L_0x55a1f39713b0, 3, 1;
L_0x55a1f3970ed0 .part L_0x55a1f39714a0, 3, 1;
L_0x55a1f3971100 .concat8 [ 1 1 1 1], L_0x55a1f396eb60, L_0x55a1f396f4c0, L_0x55a1f396fd70, L_0x55a1f3970720;
L_0x55a1f39711a0 .concat8 [ 1 1 1 1], L_0x55a1f396efb0, L_0x55a1f396f820, L_0x55a1f39701c0, L_0x55a1f3970a40;
S_0x55a1f2c334f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c65e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396e5d0 .functor XOR 1, L_0x55a1f396f0c0, L_0x55a1f396f1f0, C4<0>, C4<0>;
L_0x55a1f396eb60 .functor XOR 1, L_0x55a1f396e5d0, L_0x55a1f396f320, C4<0>, C4<0>;
L_0x55a1f396ec20 .functor AND 1, L_0x55a1f396f0c0, L_0x55a1f396f1f0, C4<1>, C4<1>;
L_0x55a1f396ed30 .functor AND 1, L_0x55a1f396f0c0, L_0x55a1f396f320, C4<1>, C4<1>;
L_0x55a1f396edf0 .functor OR 1, L_0x55a1f396ec20, L_0x55a1f396ed30, C4<0>, C4<0>;
L_0x55a1f396ef00 .functor AND 1, L_0x55a1f396f320, L_0x55a1f396f1f0, C4<1>, C4<1>;
L_0x55a1f396efb0 .functor OR 1, L_0x55a1f396edf0, L_0x55a1f396ef00, C4<0>, C4<0>;
v0x55a1f25b02f0_0 .net *"_s0", 0 0, L_0x55a1f396e5d0;  1 drivers
v0x55a1f25ad3a0_0 .net *"_s10", 0 0, L_0x55a1f396ef00;  1 drivers
v0x55a1f25aa450_0 .net *"_s4", 0 0, L_0x55a1f396ec20;  1 drivers
v0x55a1f2597880_0 .net *"_s6", 0 0, L_0x55a1f396ed30;  1 drivers
v0x55a1f25a06d0_0 .net *"_s8", 0 0, L_0x55a1f396edf0;  1 drivers
v0x55a1f259d780_0 .net "a", 0 0, L_0x55a1f396f0c0;  1 drivers
v0x55a1f259a830_0 .net "b", 0 0, L_0x55a1f396f1f0;  1 drivers
v0x55a1f258af30_0 .net "ca", 0 0, L_0x55a1f396efb0;  1 drivers
v0x55a1f2593d80_0 .net "cin", 0 0, L_0x55a1f396f320;  1 drivers
v0x55a1f258dee0_0 .net "sum", 0 0, L_0x55a1f396eb60;  1 drivers
S_0x55a1f2c32bf0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c65e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396f450 .functor XOR 1, L_0x55a1f396f930, L_0x55a1f396fa60, C4<0>, C4<0>;
L_0x55a1f396f4c0 .functor XOR 1, L_0x55a1f396f450, L_0x55a1f396fb90, C4<0>, C4<0>;
L_0x55a1f396f530 .functor AND 1, L_0x55a1f396f930, L_0x55a1f396fa60, C4<1>, C4<1>;
L_0x55a1f396f5a0 .functor AND 1, L_0x55a1f396f930, L_0x55a1f396fb90, C4<1>, C4<1>;
L_0x55a1f396f660 .functor OR 1, L_0x55a1f396f530, L_0x55a1f396f5a0, C4<0>, C4<0>;
L_0x55a1f396f770 .functor AND 1, L_0x55a1f396fb90, L_0x55a1f396fa60, C4<1>, C4<1>;
L_0x55a1f396f820 .functor OR 1, L_0x55a1f396f660, L_0x55a1f396f770, C4<0>, C4<0>;
v0x55a1f257e5e0_0 .net *"_s0", 0 0, L_0x55a1f396f450;  1 drivers
v0x55a1f2587430_0 .net *"_s10", 0 0, L_0x55a1f396f770;  1 drivers
v0x55a1f25844e0_0 .net *"_s4", 0 0, L_0x55a1f396f530;  1 drivers
v0x55a1f2581590_0 .net *"_s6", 0 0, L_0x55a1f396f5a0;  1 drivers
v0x55a1f2571ba0_0 .net *"_s8", 0 0, L_0x55a1f396f660;  1 drivers
v0x55a1f257a9f0_0 .net "a", 0 0, L_0x55a1f396f930;  1 drivers
v0x55a1f2577aa0_0 .net "b", 0 0, L_0x55a1f396fa60;  1 drivers
v0x55a1f2574b50_0 .net "ca", 0 0, L_0x55a1f396f820;  1 drivers
v0x55a1f2564640_0 .net "cin", 0 0, L_0x55a1f396fb90;  1 drivers
v0x55a1f256d490_0 .net "sum", 0 0, L_0x55a1f396f4c0;  1 drivers
S_0x55a1f2c24770 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c65e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f396fd00 .functor XOR 1, L_0x55a1f39702d0, L_0x55a1f3970400, C4<0>, C4<0>;
L_0x55a1f396fd70 .functor XOR 1, L_0x55a1f396fd00, L_0x55a1f3970580, C4<0>, C4<0>;
L_0x55a1f396fe30 .functor AND 1, L_0x55a1f39702d0, L_0x55a1f3970400, C4<1>, C4<1>;
L_0x55a1f396ff40 .functor AND 1, L_0x55a1f39702d0, L_0x55a1f3970580, C4<1>, C4<1>;
L_0x55a1f3970000 .functor OR 1, L_0x55a1f396fe30, L_0x55a1f396ff40, C4<0>, C4<0>;
L_0x55a1f3970110 .functor AND 1, L_0x55a1f3970580, L_0x55a1f3970400, C4<1>, C4<1>;
L_0x55a1f39701c0 .functor OR 1, L_0x55a1f3970000, L_0x55a1f3970110, C4<0>, C4<0>;
v0x55a1f256a540_0 .net *"_s0", 0 0, L_0x55a1f396fd00;  1 drivers
v0x55a1f25675f0_0 .net *"_s10", 0 0, L_0x55a1f3970110;  1 drivers
v0x55a1f2557cf0_0 .net *"_s4", 0 0, L_0x55a1f396fe30;  1 drivers
v0x55a1f2560b40_0 .net *"_s6", 0 0, L_0x55a1f396ff40;  1 drivers
v0x55a1f255aca0_0 .net *"_s8", 0 0, L_0x55a1f3970000;  1 drivers
v0x55a1f254b3a0_0 .net "a", 0 0, L_0x55a1f39702d0;  1 drivers
v0x55a1f25541f0_0 .net "b", 0 0, L_0x55a1f3970400;  1 drivers
v0x55a1f25512a0_0 .net "ca", 0 0, L_0x55a1f39701c0;  1 drivers
v0x55a1f254e350_0 .net "cin", 0 0, L_0x55a1f3970580;  1 drivers
v0x55a1f253e960_0 .net "sum", 0 0, L_0x55a1f396fd70;  1 drivers
S_0x55a1f2bbd560 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c65e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39706b0 .functor XOR 1, L_0x55a1f3970b50, L_0x55a1f3970d10, C4<0>, C4<0>;
L_0x55a1f3970720 .functor XOR 1, L_0x55a1f39706b0, L_0x55a1f3970ed0, C4<0>, C4<0>;
L_0x55a1f3970790 .functor AND 1, L_0x55a1f3970b50, L_0x55a1f3970d10, C4<1>, C4<1>;
L_0x55a1f3970800 .functor AND 1, L_0x55a1f3970b50, L_0x55a1f3970ed0, C4<1>, C4<1>;
L_0x55a1f39708c0 .functor OR 1, L_0x55a1f3970790, L_0x55a1f3970800, C4<0>, C4<0>;
L_0x55a1f39709d0 .functor AND 1, L_0x55a1f3970ed0, L_0x55a1f3970d10, C4<1>, C4<1>;
L_0x55a1f3970a40 .functor OR 1, L_0x55a1f39708c0, L_0x55a1f39709d0, C4<0>, C4<0>;
v0x55a1f25477b0_0 .net *"_s0", 0 0, L_0x55a1f39706b0;  1 drivers
v0x55a1f2544860_0 .net *"_s10", 0 0, L_0x55a1f39709d0;  1 drivers
v0x55a1f2541910_0 .net *"_s4", 0 0, L_0x55a1f3970790;  1 drivers
v0x55a1f2530600_0 .net *"_s6", 0 0, L_0x55a1f3970800;  1 drivers
v0x55a1f2539450_0 .net *"_s8", 0 0, L_0x55a1f39708c0;  1 drivers
v0x55a1f2536500_0 .net "a", 0 0, L_0x55a1f3970b50;  1 drivers
v0x55a1f25335b0_0 .net "b", 0 0, L_0x55a1f3970d10;  1 drivers
v0x55a1f2523cb0_0 .net "ca", 0 0, L_0x55a1f3970a40;  1 drivers
v0x55a1f252cb00_0 .net "cin", 0 0, L_0x55a1f3970ed0;  1 drivers
v0x55a1f2526c60_0 .net "sum", 0 0, L_0x55a1f3970720;  1 drivers
S_0x55a1f2bf08d0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2d04af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f247b550_0 .net "a", 3 0, L_0x55a1f3973cb0;  1 drivers
v0x55a1f24843a0_0 .net "b", 3 0, L_0x55a1f3973de0;  1 drivers
v0x55a1f2481450_0 .net "ca", 3 0, L_0x55a1f3973b40;  1 drivers
v0x55a1f247e500_0 .net "cin", 3 0, L_0x55a1f3973f10;  1 drivers
v0x55a1f246eb10_0 .net "sum", 3 0, L_0x55a1f3973aa0;  1 drivers
L_0x55a1f3971a60 .part L_0x55a1f3973cb0, 0, 1;
L_0x55a1f3971b90 .part L_0x55a1f3973de0, 0, 1;
L_0x55a1f3971cc0 .part L_0x55a1f3973f10, 0, 1;
L_0x55a1f39722d0 .part L_0x55a1f3973cb0, 1, 1;
L_0x55a1f3972400 .part L_0x55a1f3973de0, 1, 1;
L_0x55a1f3972530 .part L_0x55a1f3973f10, 1, 1;
L_0x55a1f3972c70 .part L_0x55a1f3973cb0, 2, 1;
L_0x55a1f3972da0 .part L_0x55a1f3973de0, 2, 1;
L_0x55a1f3972f20 .part L_0x55a1f3973f10, 2, 1;
L_0x55a1f39734f0 .part L_0x55a1f3973cb0, 3, 1;
L_0x55a1f39736b0 .part L_0x55a1f3973de0, 3, 1;
L_0x55a1f3973870 .part L_0x55a1f3973f10, 3, 1;
L_0x55a1f3973aa0 .concat8 [ 1 1 1 1], L_0x55a1f3971540, L_0x55a1f3971e60, L_0x55a1f3972710, L_0x55a1f39730c0;
L_0x55a1f3973b40 .concat8 [ 1 1 1 1], L_0x55a1f3971950, L_0x55a1f39721c0, L_0x55a1f3972b60, L_0x55a1f39733e0;
S_0x55a1f2bfd2c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2bf08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3971090 .functor XOR 1, L_0x55a1f3971a60, L_0x55a1f3971b90, C4<0>, C4<0>;
L_0x55a1f3971540 .functor XOR 1, L_0x55a1f3971090, L_0x55a1f3971cc0, C4<0>, C4<0>;
L_0x55a1f3971600 .functor AND 1, L_0x55a1f3971a60, L_0x55a1f3971b90, C4<1>, C4<1>;
L_0x55a1f3971710 .functor AND 1, L_0x55a1f3971a60, L_0x55a1f3971cc0, C4<1>, C4<1>;
L_0x55a1f39717d0 .functor OR 1, L_0x55a1f3971600, L_0x55a1f3971710, C4<0>, C4<0>;
L_0x55a1f39718e0 .functor AND 1, L_0x55a1f3971cc0, L_0x55a1f3971b90, C4<1>, C4<1>;
L_0x55a1f3971950 .functor OR 1, L_0x55a1f39717d0, L_0x55a1f39718e0, C4<0>, C4<0>;
v0x55a1f2513770_0 .net *"_s0", 0 0, L_0x55a1f3971090;  1 drivers
v0x55a1f2510820_0 .net *"_s10", 0 0, L_0x55a1f39718e0;  1 drivers
v0x55a1f250d8d0_0 .net *"_s4", 0 0, L_0x55a1f3971600;  1 drivers
v0x55a1f24fd3c0_0 .net *"_s6", 0 0, L_0x55a1f3971710;  1 drivers
v0x55a1f2506210_0 .net *"_s8", 0 0, L_0x55a1f39717d0;  1 drivers
v0x55a1f25032c0_0 .net "a", 0 0, L_0x55a1f3971a60;  1 drivers
v0x55a1f2500370_0 .net "b", 0 0, L_0x55a1f3971b90;  1 drivers
v0x55a1f24f0a70_0 .net "ca", 0 0, L_0x55a1f3971950;  1 drivers
v0x55a1f24f98c0_0 .net "cin", 0 0, L_0x55a1f3971cc0;  1 drivers
v0x55a1f24f3a20_0 .net "sum", 0 0, L_0x55a1f3971540;  1 drivers
S_0x55a1f2bfc9c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2bf08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3971df0 .functor XOR 1, L_0x55a1f39722d0, L_0x55a1f3972400, C4<0>, C4<0>;
L_0x55a1f3971e60 .functor XOR 1, L_0x55a1f3971df0, L_0x55a1f3972530, C4<0>, C4<0>;
L_0x55a1f3971ed0 .functor AND 1, L_0x55a1f39722d0, L_0x55a1f3972400, C4<1>, C4<1>;
L_0x55a1f3971f40 .functor AND 1, L_0x55a1f39722d0, L_0x55a1f3972530, C4<1>, C4<1>;
L_0x55a1f3972000 .functor OR 1, L_0x55a1f3971ed0, L_0x55a1f3971f40, C4<0>, C4<0>;
L_0x55a1f3972110 .functor AND 1, L_0x55a1f3972530, L_0x55a1f3972400, C4<1>, C4<1>;
L_0x55a1f39721c0 .functor OR 1, L_0x55a1f3972000, L_0x55a1f3972110, C4<0>, C4<0>;
v0x55a1f24e4120_0 .net *"_s0", 0 0, L_0x55a1f3971df0;  1 drivers
v0x55a1f24ecf70_0 .net *"_s10", 0 0, L_0x55a1f3972110;  1 drivers
v0x55a1f24ea020_0 .net *"_s4", 0 0, L_0x55a1f3971ed0;  1 drivers
v0x55a1f24e70d0_0 .net *"_s6", 0 0, L_0x55a1f3971f40;  1 drivers
v0x55a1f24d76e0_0 .net *"_s8", 0 0, L_0x55a1f3972000;  1 drivers
v0x55a1f24e0530_0 .net "a", 0 0, L_0x55a1f39722d0;  1 drivers
v0x55a1f24dd5e0_0 .net "b", 0 0, L_0x55a1f3972400;  1 drivers
v0x55a1f24da690_0 .net "ca", 0 0, L_0x55a1f39721c0;  1 drivers
v0x55a1f24c7a30_0 .net "cin", 0 0, L_0x55a1f3972530;  1 drivers
v0x55a1f24d0880_0 .net "sum", 0 0, L_0x55a1f3971e60;  1 drivers
S_0x55a1f2bca080 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2bf08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39726a0 .functor XOR 1, L_0x55a1f3972c70, L_0x55a1f3972da0, C4<0>, C4<0>;
L_0x55a1f3972710 .functor XOR 1, L_0x55a1f39726a0, L_0x55a1f3972f20, C4<0>, C4<0>;
L_0x55a1f39727d0 .functor AND 1, L_0x55a1f3972c70, L_0x55a1f3972da0, C4<1>, C4<1>;
L_0x55a1f39728e0 .functor AND 1, L_0x55a1f3972c70, L_0x55a1f3972f20, C4<1>, C4<1>;
L_0x55a1f39729a0 .functor OR 1, L_0x55a1f39727d0, L_0x55a1f39728e0, C4<0>, C4<0>;
L_0x55a1f3972ab0 .functor AND 1, L_0x55a1f3972f20, L_0x55a1f3972da0, C4<1>, C4<1>;
L_0x55a1f3972b60 .functor OR 1, L_0x55a1f39729a0, L_0x55a1f3972ab0, C4<0>, C4<0>;
v0x55a1f24cd930_0 .net *"_s0", 0 0, L_0x55a1f39726a0;  1 drivers
v0x55a1f24ca9e0_0 .net *"_s10", 0 0, L_0x55a1f3972ab0;  1 drivers
v0x55a1f24bb0e0_0 .net *"_s4", 0 0, L_0x55a1f39727d0;  1 drivers
v0x55a1f24c3f30_0 .net *"_s6", 0 0, L_0x55a1f39728e0;  1 drivers
v0x55a1f24be090_0 .net *"_s8", 0 0, L_0x55a1f39729a0;  1 drivers
v0x55a1f24ae790_0 .net "a", 0 0, L_0x55a1f3972c70;  1 drivers
v0x55a1f24b75e0_0 .net "b", 0 0, L_0x55a1f3972da0;  1 drivers
v0x55a1f24b4690_0 .net "ca", 0 0, L_0x55a1f3972b60;  1 drivers
v0x55a1f24b1740_0 .net "cin", 0 0, L_0x55a1f3972f20;  1 drivers
v0x55a1f24a1d50_0 .net "sum", 0 0, L_0x55a1f3972710;  1 drivers
S_0x55a1f2bc9780 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2bf08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3973050 .functor XOR 1, L_0x55a1f39734f0, L_0x55a1f39736b0, C4<0>, C4<0>;
L_0x55a1f39730c0 .functor XOR 1, L_0x55a1f3973050, L_0x55a1f3973870, C4<0>, C4<0>;
L_0x55a1f3973130 .functor AND 1, L_0x55a1f39734f0, L_0x55a1f39736b0, C4<1>, C4<1>;
L_0x55a1f39731a0 .functor AND 1, L_0x55a1f39734f0, L_0x55a1f3973870, C4<1>, C4<1>;
L_0x55a1f3973260 .functor OR 1, L_0x55a1f3973130, L_0x55a1f39731a0, C4<0>, C4<0>;
L_0x55a1f3973370 .functor AND 1, L_0x55a1f3973870, L_0x55a1f39736b0, C4<1>, C4<1>;
L_0x55a1f39733e0 .functor OR 1, L_0x55a1f3973260, L_0x55a1f3973370, C4<0>, C4<0>;
v0x55a1f24aaba0_0 .net *"_s0", 0 0, L_0x55a1f3973050;  1 drivers
v0x55a1f24a7c50_0 .net *"_s10", 0 0, L_0x55a1f3973370;  1 drivers
v0x55a1f24a4d00_0 .net *"_s4", 0 0, L_0x55a1f3973130;  1 drivers
v0x55a1f24947f0_0 .net *"_s6", 0 0, L_0x55a1f39731a0;  1 drivers
v0x55a1f249d640_0 .net *"_s8", 0 0, L_0x55a1f3973260;  1 drivers
v0x55a1f249a6f0_0 .net "a", 0 0, L_0x55a1f39734f0;  1 drivers
v0x55a1f24977a0_0 .net "b", 0 0, L_0x55a1f39736b0;  1 drivers
v0x55a1f2487ea0_0 .net "ca", 0 0, L_0x55a1f39733e0;  1 drivers
v0x55a1f2490cf0_0 .net "cin", 0 0, L_0x55a1f3973870;  1 drivers
v0x55a1f248ae50_0 .net "sum", 0 0, L_0x55a1f39730c0;  1 drivers
S_0x55a1f2b89650 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2d37430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f35732a0_0 .net "a", 15 0, L_0x55a1f397f1c0;  1 drivers
v0x55a1f356d400_0 .net "b", 15 0, L_0x55a1f397f2b0;  1 drivers
v0x55a1f355db00_0 .net "ca", 15 0, L_0x55a1f397ef60;  1 drivers
v0x55a1f3566950_0 .net "cin", 15 0, L_0x55a1f397f3a0;  1 drivers
v0x55a1f3563a00_0 .net "sum", 15 0, L_0x55a1f397eec0;  1 drivers
L_0x55a1f3976cd0 .part L_0x55a1f397f1c0, 0, 4;
L_0x55a1f3976d70 .part L_0x55a1f397f2b0, 0, 4;
L_0x55a1f3976e10 .part L_0x55a1f397f3a0, 0, 4;
L_0x55a1f3979660 .part L_0x55a1f397f1c0, 4, 4;
L_0x55a1f3979750 .part L_0x55a1f397f2b0, 4, 4;
L_0x55a1f3979840 .part L_0x55a1f397f3a0, 4, 4;
L_0x55a1f397c120 .part L_0x55a1f397f1c0, 8, 4;
L_0x55a1f397c1c0 .part L_0x55a1f397f2b0, 8, 4;
L_0x55a1f397c2b0 .part L_0x55a1f397f3a0, 8, 4;
L_0x55a1f397eac0 .part L_0x55a1f397f1c0, 12, 4;
L_0x55a1f397ebf0 .part L_0x55a1f397f2b0, 12, 4;
L_0x55a1f397ed20 .part L_0x55a1f397f3a0, 12, 4;
L_0x55a1f397eec0 .concat8 [ 4 4 4 4], L_0x55a1f3976ac0, L_0x55a1f3979400, L_0x55a1f397bf10, L_0x55a1f397e8b0;
L_0x55a1f397ef60 .concat8 [ 4 4 4 4], L_0x55a1f3976b60, L_0x55a1f39794a0, L_0x55a1f397bfb0, L_0x55a1f397e950;
S_0x55a1f2b96040 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2b89650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f37616b0_0 .net "a", 3 0, L_0x55a1f3976cd0;  1 drivers
v0x55a1f375e760_0 .net "b", 3 0, L_0x55a1f3976d70;  1 drivers
v0x55a1f375b810_0 .net "ca", 3 0, L_0x55a1f3976b60;  1 drivers
v0x55a1f374b300_0 .net "cin", 3 0, L_0x55a1f3976e10;  1 drivers
v0x55a1f3754150_0 .net "sum", 3 0, L_0x55a1f3976ac0;  1 drivers
L_0x55a1f3974a80 .part L_0x55a1f3976cd0, 0, 1;
L_0x55a1f3974bb0 .part L_0x55a1f3976d70, 0, 1;
L_0x55a1f3974ce0 .part L_0x55a1f3976e10, 0, 1;
L_0x55a1f39752f0 .part L_0x55a1f3976cd0, 1, 1;
L_0x55a1f3975420 .part L_0x55a1f3976d70, 1, 1;
L_0x55a1f3975550 .part L_0x55a1f3976e10, 1, 1;
L_0x55a1f3975c90 .part L_0x55a1f3976cd0, 2, 1;
L_0x55a1f3975dc0 .part L_0x55a1f3976d70, 2, 1;
L_0x55a1f3975f40 .part L_0x55a1f3976e10, 2, 1;
L_0x55a1f3976510 .part L_0x55a1f3976cd0, 3, 1;
L_0x55a1f39766d0 .part L_0x55a1f3976d70, 3, 1;
L_0x55a1f3976890 .part L_0x55a1f3976e10, 3, 1;
L_0x55a1f3976ac0 .concat8 [ 1 1 1 1], L_0x55a1f3973a30, L_0x55a1f3974e80, L_0x55a1f3975730, L_0x55a1f39760e0;
L_0x55a1f3976b60 .concat8 [ 1 1 1 1], L_0x55a1f3974970, L_0x55a1f39751e0, L_0x55a1f3975b80, L_0x55a1f3976400;
S_0x55a1f2b95740 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3974040 .functor XOR 1, L_0x55a1f3974a80, L_0x55a1f3974bb0, C4<0>, C4<0>;
L_0x55a1f3973a30 .functor XOR 1, L_0x55a1f3974040, L_0x55a1f3974ce0, C4<0>, C4<0>;
L_0x55a1f39745e0 .functor AND 1, L_0x55a1f3974a80, L_0x55a1f3974bb0, C4<1>, C4<1>;
L_0x55a1f39746f0 .functor AND 1, L_0x55a1f3974a80, L_0x55a1f3974ce0, C4<1>, C4<1>;
L_0x55a1f39747b0 .functor OR 1, L_0x55a1f39745e0, L_0x55a1f39746f0, C4<0>, C4<0>;
L_0x55a1f39748c0 .functor AND 1, L_0x55a1f3974ce0, L_0x55a1f3974bb0, C4<1>, C4<1>;
L_0x55a1f3974970 .functor OR 1, L_0x55a1f39747b0, L_0x55a1f39748c0, C4<0>, C4<0>;
v0x55a1f24666b0_0 .net *"_s0", 0 0, L_0x55a1f3974040;  1 drivers
v0x55a1f2463760_0 .net *"_s10", 0 0, L_0x55a1f39748c0;  1 drivers
v0x55a1f2453e60_0 .net *"_s4", 0 0, L_0x55a1f39745e0;  1 drivers
v0x55a1f245ccb0_0 .net *"_s6", 0 0, L_0x55a1f39746f0;  1 drivers
v0x55a1f2456e10_0 .net *"_s8", 0 0, L_0x55a1f39747b0;  1 drivers
v0x55a1f2447510_0 .net "a", 0 0, L_0x55a1f3974a80;  1 drivers
v0x55a1f2450360_0 .net "b", 0 0, L_0x55a1f3974bb0;  1 drivers
v0x55a1f244d410_0 .net "ca", 0 0, L_0x55a1f3974970;  1 drivers
v0x55a1f244a4c0_0 .net "cin", 0 0, L_0x55a1f3974ce0;  1 drivers
v0x55a1f243aad0_0 .net "sum", 0 0, L_0x55a1f3973a30;  1 drivers
S_0x55a1f2b62e00 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3974e10 .functor XOR 1, L_0x55a1f39752f0, L_0x55a1f3975420, C4<0>, C4<0>;
L_0x55a1f3974e80 .functor XOR 1, L_0x55a1f3974e10, L_0x55a1f3975550, C4<0>, C4<0>;
L_0x55a1f3974ef0 .functor AND 1, L_0x55a1f39752f0, L_0x55a1f3975420, C4<1>, C4<1>;
L_0x55a1f3974f60 .functor AND 1, L_0x55a1f39752f0, L_0x55a1f3975550, C4<1>, C4<1>;
L_0x55a1f3975020 .functor OR 1, L_0x55a1f3974ef0, L_0x55a1f3974f60, C4<0>, C4<0>;
L_0x55a1f3975130 .functor AND 1, L_0x55a1f3975550, L_0x55a1f3975420, C4<1>, C4<1>;
L_0x55a1f39751e0 .functor OR 1, L_0x55a1f3975020, L_0x55a1f3975130, C4<0>, C4<0>;
v0x55a1f2443920_0 .net *"_s0", 0 0, L_0x55a1f3974e10;  1 drivers
v0x55a1f24409d0_0 .net *"_s10", 0 0, L_0x55a1f3975130;  1 drivers
v0x55a1f243da80_0 .net *"_s4", 0 0, L_0x55a1f3974ef0;  1 drivers
v0x55a1f242d570_0 .net *"_s6", 0 0, L_0x55a1f3974f60;  1 drivers
v0x55a1f24363c0_0 .net *"_s8", 0 0, L_0x55a1f3975020;  1 drivers
v0x55a1f2433470_0 .net "a", 0 0, L_0x55a1f39752f0;  1 drivers
v0x55a1f2430520_0 .net "b", 0 0, L_0x55a1f3975420;  1 drivers
v0x55a1f2420c20_0 .net "ca", 0 0, L_0x55a1f39751e0;  1 drivers
v0x55a1f2429a70_0 .net "cin", 0 0, L_0x55a1f3975550;  1 drivers
v0x55a1f2423bd0_0 .net "sum", 0 0, L_0x55a1f3974e80;  1 drivers
S_0x55a1f2b62500 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39756c0 .functor XOR 1, L_0x55a1f3975c90, L_0x55a1f3975dc0, C4<0>, C4<0>;
L_0x55a1f3975730 .functor XOR 1, L_0x55a1f39756c0, L_0x55a1f3975f40, C4<0>, C4<0>;
L_0x55a1f39757f0 .functor AND 1, L_0x55a1f3975c90, L_0x55a1f3975dc0, C4<1>, C4<1>;
L_0x55a1f3975900 .functor AND 1, L_0x55a1f3975c90, L_0x55a1f3975f40, C4<1>, C4<1>;
L_0x55a1f39759c0 .functor OR 1, L_0x55a1f39757f0, L_0x55a1f3975900, C4<0>, C4<0>;
L_0x55a1f3975ad0 .functor AND 1, L_0x55a1f3975f40, L_0x55a1f3975dc0, C4<1>, C4<1>;
L_0x55a1f3975b80 .functor OR 1, L_0x55a1f39759c0, L_0x55a1f3975ad0, C4<0>, C4<0>;
v0x55a1f24142d0_0 .net *"_s0", 0 0, L_0x55a1f39756c0;  1 drivers
v0x55a1f241d120_0 .net *"_s10", 0 0, L_0x55a1f3975ad0;  1 drivers
v0x55a1f241a1d0_0 .net *"_s4", 0 0, L_0x55a1f39757f0;  1 drivers
v0x55a1f2417280_0 .net *"_s6", 0 0, L_0x55a1f3975900;  1 drivers
v0x55a1f2407890_0 .net *"_s8", 0 0, L_0x55a1f39759c0;  1 drivers
v0x55a1f24106e0_0 .net "a", 0 0, L_0x55a1f3975c90;  1 drivers
v0x55a1f240d790_0 .net "b", 0 0, L_0x55a1f3975dc0;  1 drivers
v0x55a1f240a840_0 .net "ca", 0 0, L_0x55a1f3975b80;  1 drivers
v0x55a1f377e540_0 .net "cin", 0 0, L_0x55a1f3975f40;  1 drivers
v0x55a1f3787390_0 .net "sum", 0 0, L_0x55a1f3975730;  1 drivers
S_0x55a1f2b549b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b96040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3976070 .functor XOR 1, L_0x55a1f3976510, L_0x55a1f39766d0, C4<0>, C4<0>;
L_0x55a1f39760e0 .functor XOR 1, L_0x55a1f3976070, L_0x55a1f3976890, C4<0>, C4<0>;
L_0x55a1f3976150 .functor AND 1, L_0x55a1f3976510, L_0x55a1f39766d0, C4<1>, C4<1>;
L_0x55a1f39761c0 .functor AND 1, L_0x55a1f3976510, L_0x55a1f3976890, C4<1>, C4<1>;
L_0x55a1f3976280 .functor OR 1, L_0x55a1f3976150, L_0x55a1f39761c0, C4<0>, C4<0>;
L_0x55a1f3976390 .functor AND 1, L_0x55a1f3976890, L_0x55a1f39766d0, C4<1>, C4<1>;
L_0x55a1f3976400 .functor OR 1, L_0x55a1f3976280, L_0x55a1f3976390, C4<0>, C4<0>;
v0x55a1f3784440_0 .net *"_s0", 0 0, L_0x55a1f3976070;  1 drivers
v0x55a1f37814f0_0 .net *"_s10", 0 0, L_0x55a1f3976390;  1 drivers
v0x55a1f3771bf0_0 .net *"_s4", 0 0, L_0x55a1f3976150;  1 drivers
v0x55a1f377aa40_0 .net *"_s6", 0 0, L_0x55a1f39761c0;  1 drivers
v0x55a1f3774ba0_0 .net *"_s8", 0 0, L_0x55a1f3976280;  1 drivers
v0x55a1f37652a0_0 .net "a", 0 0, L_0x55a1f3976510;  1 drivers
v0x55a1f376e0f0_0 .net "b", 0 0, L_0x55a1f39766d0;  1 drivers
v0x55a1f376b1a0_0 .net "ca", 0 0, L_0x55a1f3976400;  1 drivers
v0x55a1f3768250_0 .net "cin", 0 0, L_0x55a1f3976890;  1 drivers
v0x55a1f3758860_0 .net "sum", 0 0, L_0x55a1f39760e0;  1 drivers
S_0x55a1f2aed7a0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2b89650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36c42a0_0 .net "a", 3 0, L_0x55a1f3979660;  1 drivers
v0x55a1f36c1350_0 .net "b", 3 0, L_0x55a1f3979750;  1 drivers
v0x55a1f36ae6c0_0 .net "ca", 3 0, L_0x55a1f39794a0;  1 drivers
v0x55a1f36b7510_0 .net "cin", 3 0, L_0x55a1f3979840;  1 drivers
v0x55a1f36b45c0_0 .net "sum", 3 0, L_0x55a1f3979400;  1 drivers
L_0x55a1f3977410 .part L_0x55a1f3979660, 0, 1;
L_0x55a1f3977540 .part L_0x55a1f3979750, 0, 1;
L_0x55a1f3977670 .part L_0x55a1f3979840, 0, 1;
L_0x55a1f3977c80 .part L_0x55a1f3979660, 1, 1;
L_0x55a1f3977db0 .part L_0x55a1f3979750, 1, 1;
L_0x55a1f3977ee0 .part L_0x55a1f3979840, 1, 1;
L_0x55a1f39785e0 .part L_0x55a1f3979660, 2, 1;
L_0x55a1f3978710 .part L_0x55a1f3979750, 2, 1;
L_0x55a1f3978840 .part L_0x55a1f3979840, 2, 1;
L_0x55a1f3978e50 .part L_0x55a1f3979660, 3, 1;
L_0x55a1f3979010 .part L_0x55a1f3979750, 3, 1;
L_0x55a1f39791d0 .part L_0x55a1f3979840, 3, 1;
L_0x55a1f3979400 .concat8 [ 1 1 1 1], L_0x55a1f3976eb0, L_0x55a1f3977810, L_0x55a1f3978080, L_0x55a1f39789e0;
L_0x55a1f39794a0 .concat8 [ 1 1 1 1], L_0x55a1f3977300, L_0x55a1f3977b70, L_0x55a1f39784d0, L_0x55a1f3978d40;
S_0x55a1f2b20b10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2aed7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3976a50 .functor XOR 1, L_0x55a1f3977410, L_0x55a1f3977540, C4<0>, C4<0>;
L_0x55a1f3976eb0 .functor XOR 1, L_0x55a1f3976a50, L_0x55a1f3977670, C4<0>, C4<0>;
L_0x55a1f3976f70 .functor AND 1, L_0x55a1f3977410, L_0x55a1f3977540, C4<1>, C4<1>;
L_0x55a1f3977080 .functor AND 1, L_0x55a1f3977410, L_0x55a1f3977670, C4<1>, C4<1>;
L_0x55a1f3977140 .functor OR 1, L_0x55a1f3976f70, L_0x55a1f3977080, C4<0>, C4<0>;
L_0x55a1f3977250 .functor AND 1, L_0x55a1f3977670, L_0x55a1f3977540, C4<1>, C4<1>;
L_0x55a1f3977300 .functor OR 1, L_0x55a1f3977140, L_0x55a1f3977250, C4<0>, C4<0>;
v0x55a1f3751200_0 .net *"_s0", 0 0, L_0x55a1f3976a50;  1 drivers
v0x55a1f374e2b0_0 .net *"_s10", 0 0, L_0x55a1f3977250;  1 drivers
v0x55a1f373e9b0_0 .net *"_s4", 0 0, L_0x55a1f3976f70;  1 drivers
v0x55a1f3747800_0 .net *"_s6", 0 0, L_0x55a1f3977080;  1 drivers
v0x55a1f3741960_0 .net *"_s8", 0 0, L_0x55a1f3977140;  1 drivers
v0x55a1f3732060_0 .net "a", 0 0, L_0x55a1f3977410;  1 drivers
v0x55a1f373aeb0_0 .net "b", 0 0, L_0x55a1f3977540;  1 drivers
v0x55a1f3737f60_0 .net "ca", 0 0, L_0x55a1f3977300;  1 drivers
v0x55a1f3735010_0 .net "cin", 0 0, L_0x55a1f3977670;  1 drivers
v0x55a1f3725620_0 .net "sum", 0 0, L_0x55a1f3976eb0;  1 drivers
S_0x55a1f2b2d500 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2aed7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39777a0 .functor XOR 1, L_0x55a1f3977c80, L_0x55a1f3977db0, C4<0>, C4<0>;
L_0x55a1f3977810 .functor XOR 1, L_0x55a1f39777a0, L_0x55a1f3977ee0, C4<0>, C4<0>;
L_0x55a1f3977880 .functor AND 1, L_0x55a1f3977c80, L_0x55a1f3977db0, C4<1>, C4<1>;
L_0x55a1f39778f0 .functor AND 1, L_0x55a1f3977c80, L_0x55a1f3977ee0, C4<1>, C4<1>;
L_0x55a1f39779b0 .functor OR 1, L_0x55a1f3977880, L_0x55a1f39778f0, C4<0>, C4<0>;
L_0x55a1f3977ac0 .functor AND 1, L_0x55a1f3977ee0, L_0x55a1f3977db0, C4<1>, C4<1>;
L_0x55a1f3977b70 .functor OR 1, L_0x55a1f39779b0, L_0x55a1f3977ac0, C4<0>, C4<0>;
v0x55a1f372e470_0 .net *"_s0", 0 0, L_0x55a1f39777a0;  1 drivers
v0x55a1f372b520_0 .net *"_s10", 0 0, L_0x55a1f3977ac0;  1 drivers
v0x55a1f37285d0_0 .net *"_s4", 0 0, L_0x55a1f3977880;  1 drivers
v0x55a1f37172c0_0 .net *"_s6", 0 0, L_0x55a1f39778f0;  1 drivers
v0x55a1f3720110_0 .net *"_s8", 0 0, L_0x55a1f39779b0;  1 drivers
v0x55a1f371d1c0_0 .net "a", 0 0, L_0x55a1f3977c80;  1 drivers
v0x55a1f370a970_0 .net "b", 0 0, L_0x55a1f3977db0;  1 drivers
v0x55a1f37137c0_0 .net "ca", 0 0, L_0x55a1f3977b70;  1 drivers
v0x55a1f370d920_0 .net "cin", 0 0, L_0x55a1f3977ee0;  1 drivers
v0x55a1f36fe020_0 .net "sum", 0 0, L_0x55a1f3977810;  1 drivers
S_0x55a1f2b2cc00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2aed7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3978010 .functor XOR 1, L_0x55a1f39785e0, L_0x55a1f3978710, C4<0>, C4<0>;
L_0x55a1f3978080 .functor XOR 1, L_0x55a1f3978010, L_0x55a1f3978840, C4<0>, C4<0>;
L_0x55a1f3978140 .functor AND 1, L_0x55a1f39785e0, L_0x55a1f3978710, C4<1>, C4<1>;
L_0x55a1f3978250 .functor AND 1, L_0x55a1f39785e0, L_0x55a1f3978840, C4<1>, C4<1>;
L_0x55a1f3978310 .functor OR 1, L_0x55a1f3978140, L_0x55a1f3978250, C4<0>, C4<0>;
L_0x55a1f3978420 .functor AND 1, L_0x55a1f3978840, L_0x55a1f3978710, C4<1>, C4<1>;
L_0x55a1f39784d0 .functor OR 1, L_0x55a1f3978310, L_0x55a1f3978420, C4<0>, C4<0>;
v0x55a1f3706e70_0 .net *"_s0", 0 0, L_0x55a1f3978010;  1 drivers
v0x55a1f3703f20_0 .net *"_s10", 0 0, L_0x55a1f3978420;  1 drivers
v0x55a1f3700fd0_0 .net *"_s4", 0 0, L_0x55a1f3978140;  1 drivers
v0x55a1f36f15e0_0 .net *"_s6", 0 0, L_0x55a1f3978250;  1 drivers
v0x55a1f36fa430_0 .net *"_s8", 0 0, L_0x55a1f3978310;  1 drivers
v0x55a1f36f74e0_0 .net "a", 0 0, L_0x55a1f39785e0;  1 drivers
v0x55a1f36f4590_0 .net "b", 0 0, L_0x55a1f3978710;  1 drivers
v0x55a1f36e4080_0 .net "ca", 0 0, L_0x55a1f39784d0;  1 drivers
v0x55a1f36eced0_0 .net "cin", 0 0, L_0x55a1f3978840;  1 drivers
v0x55a1f36e9f80_0 .net "sum", 0 0, L_0x55a1f3978080;  1 drivers
S_0x55a1f2afa2c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2aed7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3978970 .functor XOR 1, L_0x55a1f3978e50, L_0x55a1f3979010, C4<0>, C4<0>;
L_0x55a1f39789e0 .functor XOR 1, L_0x55a1f3978970, L_0x55a1f39791d0, C4<0>, C4<0>;
L_0x55a1f3978a50 .functor AND 1, L_0x55a1f3978e50, L_0x55a1f3979010, C4<1>, C4<1>;
L_0x55a1f3978ac0 .functor AND 1, L_0x55a1f3978e50, L_0x55a1f39791d0, C4<1>, C4<1>;
L_0x55a1f3978b80 .functor OR 1, L_0x55a1f3978a50, L_0x55a1f3978ac0, C4<0>, C4<0>;
L_0x55a1f3978c90 .functor AND 1, L_0x55a1f39791d0, L_0x55a1f3979010, C4<1>, C4<1>;
L_0x55a1f3978d40 .functor OR 1, L_0x55a1f3978b80, L_0x55a1f3978c90, C4<0>, C4<0>;
v0x55a1f36e7030_0 .net *"_s0", 0 0, L_0x55a1f3978970;  1 drivers
v0x55a1f36d7730_0 .net *"_s10", 0 0, L_0x55a1f3978c90;  1 drivers
v0x55a1f36e0580_0 .net *"_s4", 0 0, L_0x55a1f3978a50;  1 drivers
v0x55a1f36da6e0_0 .net *"_s6", 0 0, L_0x55a1f3978ac0;  1 drivers
v0x55a1f36cade0_0 .net *"_s8", 0 0, L_0x55a1f3978b80;  1 drivers
v0x55a1f36d3c30_0 .net "a", 0 0, L_0x55a1f3978e50;  1 drivers
v0x55a1f36d0ce0_0 .net "b", 0 0, L_0x55a1f3979010;  1 drivers
v0x55a1f36cdd90_0 .net "ca", 0 0, L_0x55a1f3978d40;  1 drivers
v0x55a1f36be3a0_0 .net "cin", 0 0, L_0x55a1f39791d0;  1 drivers
v0x55a1f36c71f0_0 .net "sum", 0 0, L_0x55a1f39789e0;  1 drivers
S_0x55a1f2af99c0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2b89650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3624710_0 .net "a", 3 0, L_0x55a1f397c120;  1 drivers
v0x55a1f3614200_0 .net "b", 3 0, L_0x55a1f397c1c0;  1 drivers
v0x55a1f361d050_0 .net "ca", 3 0, L_0x55a1f397bfb0;  1 drivers
v0x55a1f361a100_0 .net "cin", 3 0, L_0x55a1f397c2b0;  1 drivers
v0x55a1f36171b0_0 .net "sum", 3 0, L_0x55a1f397bf10;  1 drivers
L_0x55a1f3979ed0 .part L_0x55a1f397c120, 0, 1;
L_0x55a1f397a000 .part L_0x55a1f397c1c0, 0, 1;
L_0x55a1f397a130 .part L_0x55a1f397c2b0, 0, 1;
L_0x55a1f397a740 .part L_0x55a1f397c120, 1, 1;
L_0x55a1f397a870 .part L_0x55a1f397c1c0, 1, 1;
L_0x55a1f397a9a0 .part L_0x55a1f397c2b0, 1, 1;
L_0x55a1f397b0e0 .part L_0x55a1f397c120, 2, 1;
L_0x55a1f397b210 .part L_0x55a1f397c1c0, 2, 1;
L_0x55a1f397b390 .part L_0x55a1f397c2b0, 2, 1;
L_0x55a1f397b960 .part L_0x55a1f397c120, 3, 1;
L_0x55a1f397bb20 .part L_0x55a1f397c1c0, 3, 1;
L_0x55a1f397bce0 .part L_0x55a1f397c2b0, 3, 1;
L_0x55a1f397bf10 .concat8 [ 1 1 1 1], L_0x55a1f3979970, L_0x55a1f397a2d0, L_0x55a1f397ab80, L_0x55a1f397b530;
L_0x55a1f397bfb0 .concat8 [ 1 1 1 1], L_0x55a1f3979dc0, L_0x55a1f397a630, L_0x55a1f397afd0, L_0x55a1f397b850;
S_0x55a1f2ab9890 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2af99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3979390 .functor XOR 1, L_0x55a1f3979ed0, L_0x55a1f397a000, C4<0>, C4<0>;
L_0x55a1f3979970 .functor XOR 1, L_0x55a1f3979390, L_0x55a1f397a130, C4<0>, C4<0>;
L_0x55a1f3979a30 .functor AND 1, L_0x55a1f3979ed0, L_0x55a1f397a000, C4<1>, C4<1>;
L_0x55a1f3979b40 .functor AND 1, L_0x55a1f3979ed0, L_0x55a1f397a130, C4<1>, C4<1>;
L_0x55a1f3979c00 .functor OR 1, L_0x55a1f3979a30, L_0x55a1f3979b40, C4<0>, C4<0>;
L_0x55a1f3979d10 .functor AND 1, L_0x55a1f397a130, L_0x55a1f397a000, C4<1>, C4<1>;
L_0x55a1f3979dc0 .functor OR 1, L_0x55a1f3979c00, L_0x55a1f3979d10, C4<0>, C4<0>;
v0x55a1f36b1670_0 .net *"_s0", 0 0, L_0x55a1f3979390;  1 drivers
v0x55a1f36a1d70_0 .net *"_s10", 0 0, L_0x55a1f3979d10;  1 drivers
v0x55a1f36aabc0_0 .net *"_s4", 0 0, L_0x55a1f3979a30;  1 drivers
v0x55a1f36a4d20_0 .net *"_s6", 0 0, L_0x55a1f3979b40;  1 drivers
v0x55a1f3695420_0 .net *"_s8", 0 0, L_0x55a1f3979c00;  1 drivers
v0x55a1f369e270_0 .net "a", 0 0, L_0x55a1f3979ed0;  1 drivers
v0x55a1f369b320_0 .net "b", 0 0, L_0x55a1f397a000;  1 drivers
v0x55a1f36983d0_0 .net "ca", 0 0, L_0x55a1f3979dc0;  1 drivers
v0x55a1f36889e0_0 .net "cin", 0 0, L_0x55a1f397a130;  1 drivers
v0x55a1f3691830_0 .net "sum", 0 0, L_0x55a1f3979970;  1 drivers
S_0x55a1f2ac6280 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2af99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397a260 .functor XOR 1, L_0x55a1f397a740, L_0x55a1f397a870, C4<0>, C4<0>;
L_0x55a1f397a2d0 .functor XOR 1, L_0x55a1f397a260, L_0x55a1f397a9a0, C4<0>, C4<0>;
L_0x55a1f397a340 .functor AND 1, L_0x55a1f397a740, L_0x55a1f397a870, C4<1>, C4<1>;
L_0x55a1f397a3b0 .functor AND 1, L_0x55a1f397a740, L_0x55a1f397a9a0, C4<1>, C4<1>;
L_0x55a1f397a470 .functor OR 1, L_0x55a1f397a340, L_0x55a1f397a3b0, C4<0>, C4<0>;
L_0x55a1f397a580 .functor AND 1, L_0x55a1f397a9a0, L_0x55a1f397a870, C4<1>, C4<1>;
L_0x55a1f397a630 .functor OR 1, L_0x55a1f397a470, L_0x55a1f397a580, C4<0>, C4<0>;
v0x55a1f368e8e0_0 .net *"_s0", 0 0, L_0x55a1f397a260;  1 drivers
v0x55a1f368b990_0 .net *"_s10", 0 0, L_0x55a1f397a580;  1 drivers
v0x55a1f367b480_0 .net *"_s4", 0 0, L_0x55a1f397a340;  1 drivers
v0x55a1f36842d0_0 .net *"_s6", 0 0, L_0x55a1f397a3b0;  1 drivers
v0x55a1f3681380_0 .net *"_s8", 0 0, L_0x55a1f397a470;  1 drivers
v0x55a1f367e430_0 .net "a", 0 0, L_0x55a1f397a740;  1 drivers
v0x55a1f366eb30_0 .net "b", 0 0, L_0x55a1f397a870;  1 drivers
v0x55a1f3677980_0 .net "ca", 0 0, L_0x55a1f397a630;  1 drivers
v0x55a1f3671ae0_0 .net "cin", 0 0, L_0x55a1f397a9a0;  1 drivers
v0x55a1f36621e0_0 .net "sum", 0 0, L_0x55a1f397a2d0;  1 drivers
S_0x55a1f2ac5980 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2af99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397ab10 .functor XOR 1, L_0x55a1f397b0e0, L_0x55a1f397b210, C4<0>, C4<0>;
L_0x55a1f397ab80 .functor XOR 1, L_0x55a1f397ab10, L_0x55a1f397b390, C4<0>, C4<0>;
L_0x55a1f397ac40 .functor AND 1, L_0x55a1f397b0e0, L_0x55a1f397b210, C4<1>, C4<1>;
L_0x55a1f397ad50 .functor AND 1, L_0x55a1f397b0e0, L_0x55a1f397b390, C4<1>, C4<1>;
L_0x55a1f397ae10 .functor OR 1, L_0x55a1f397ac40, L_0x55a1f397ad50, C4<0>, C4<0>;
L_0x55a1f397af20 .functor AND 1, L_0x55a1f397b390, L_0x55a1f397b210, C4<1>, C4<1>;
L_0x55a1f397afd0 .functor OR 1, L_0x55a1f397ae10, L_0x55a1f397af20, C4<0>, C4<0>;
v0x55a1f366b030_0 .net *"_s0", 0 0, L_0x55a1f397ab10;  1 drivers
v0x55a1f36680e0_0 .net *"_s10", 0 0, L_0x55a1f397af20;  1 drivers
v0x55a1f3665190_0 .net *"_s4", 0 0, L_0x55a1f397ac40;  1 drivers
v0x55a1f36557a0_0 .net *"_s6", 0 0, L_0x55a1f397ad50;  1 drivers
v0x55a1f365e5f0_0 .net *"_s8", 0 0, L_0x55a1f397ae10;  1 drivers
v0x55a1f365b6a0_0 .net "a", 0 0, L_0x55a1f397b0e0;  1 drivers
v0x55a1f3658750_0 .net "b", 0 0, L_0x55a1f397b210;  1 drivers
v0x55a1f3647440_0 .net "ca", 0 0, L_0x55a1f397afd0;  1 drivers
v0x55a1f3650290_0 .net "cin", 0 0, L_0x55a1f397b390;  1 drivers
v0x55a1f364d340_0 .net "sum", 0 0, L_0x55a1f397ab80;  1 drivers
S_0x55a1f2a93040 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2af99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397b4c0 .functor XOR 1, L_0x55a1f397b960, L_0x55a1f397bb20, C4<0>, C4<0>;
L_0x55a1f397b530 .functor XOR 1, L_0x55a1f397b4c0, L_0x55a1f397bce0, C4<0>, C4<0>;
L_0x55a1f397b5a0 .functor AND 1, L_0x55a1f397b960, L_0x55a1f397bb20, C4<1>, C4<1>;
L_0x55a1f397b610 .functor AND 1, L_0x55a1f397b960, L_0x55a1f397bce0, C4<1>, C4<1>;
L_0x55a1f397b6d0 .functor OR 1, L_0x55a1f397b5a0, L_0x55a1f397b610, C4<0>, C4<0>;
L_0x55a1f397b7e0 .functor AND 1, L_0x55a1f397bce0, L_0x55a1f397bb20, C4<1>, C4<1>;
L_0x55a1f397b850 .functor OR 1, L_0x55a1f397b6d0, L_0x55a1f397b7e0, C4<0>, C4<0>;
v0x55a1f363aaf0_0 .net *"_s0", 0 0, L_0x55a1f397b4c0;  1 drivers
v0x55a1f3643940_0 .net *"_s10", 0 0, L_0x55a1f397b7e0;  1 drivers
v0x55a1f363daa0_0 .net *"_s4", 0 0, L_0x55a1f397b5a0;  1 drivers
v0x55a1f362e1a0_0 .net *"_s6", 0 0, L_0x55a1f397b610;  1 drivers
v0x55a1f3636ff0_0 .net *"_s8", 0 0, L_0x55a1f397b6d0;  1 drivers
v0x55a1f36340a0_0 .net "a", 0 0, L_0x55a1f397b960;  1 drivers
v0x55a1f3631150_0 .net "b", 0 0, L_0x55a1f397bb20;  1 drivers
v0x55a1f3621760_0 .net "ca", 0 0, L_0x55a1f397b850;  1 drivers
v0x55a1f362a5b0_0 .net "cin", 0 0, L_0x55a1f397bce0;  1 drivers
v0x55a1f3627660_0 .net "sum", 0 0, L_0x55a1f397b530;  1 drivers
S_0x55a1f2a92740 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2b89650;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3576da0_0 .net "a", 3 0, L_0x55a1f397eac0;  1 drivers
v0x55a1f357fbf0_0 .net "b", 3 0, L_0x55a1f397ebf0;  1 drivers
v0x55a1f357cca0_0 .net "ca", 3 0, L_0x55a1f397e950;  1 drivers
v0x55a1f3579d50_0 .net "cin", 3 0, L_0x55a1f397ed20;  1 drivers
v0x55a1f356a450_0 .net "sum", 3 0, L_0x55a1f397e8b0;  1 drivers
L_0x55a1f397c870 .part L_0x55a1f397eac0, 0, 1;
L_0x55a1f397c9a0 .part L_0x55a1f397ebf0, 0, 1;
L_0x55a1f397cad0 .part L_0x55a1f397ed20, 0, 1;
L_0x55a1f397d0e0 .part L_0x55a1f397eac0, 1, 1;
L_0x55a1f397d210 .part L_0x55a1f397ebf0, 1, 1;
L_0x55a1f397d340 .part L_0x55a1f397ed20, 1, 1;
L_0x55a1f397da80 .part L_0x55a1f397eac0, 2, 1;
L_0x55a1f397dbb0 .part L_0x55a1f397ebf0, 2, 1;
L_0x55a1f397dd30 .part L_0x55a1f397ed20, 2, 1;
L_0x55a1f397e300 .part L_0x55a1f397eac0, 3, 1;
L_0x55a1f397e4c0 .part L_0x55a1f397ebf0, 3, 1;
L_0x55a1f397e680 .part L_0x55a1f397ed20, 3, 1;
L_0x55a1f397e8b0 .concat8 [ 1 1 1 1], L_0x55a1f397c350, L_0x55a1f397cc70, L_0x55a1f397d520, L_0x55a1f397ded0;
L_0x55a1f397e950 .concat8 [ 1 1 1 1], L_0x55a1f397c760, L_0x55a1f397cfd0, L_0x55a1f397d970, L_0x55a1f397e1f0;
S_0x55a1f2a84b20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a92740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397bea0 .functor XOR 1, L_0x55a1f397c870, L_0x55a1f397c9a0, C4<0>, C4<0>;
L_0x55a1f397c350 .functor XOR 1, L_0x55a1f397bea0, L_0x55a1f397cad0, C4<0>, C4<0>;
L_0x55a1f397c410 .functor AND 1, L_0x55a1f397c870, L_0x55a1f397c9a0, C4<1>, C4<1>;
L_0x55a1f397c520 .functor AND 1, L_0x55a1f397c870, L_0x55a1f397cad0, C4<1>, C4<1>;
L_0x55a1f397c5e0 .functor OR 1, L_0x55a1f397c410, L_0x55a1f397c520, C4<0>, C4<0>;
L_0x55a1f397c6f0 .functor AND 1, L_0x55a1f397cad0, L_0x55a1f397c9a0, C4<1>, C4<1>;
L_0x55a1f397c760 .functor OR 1, L_0x55a1f397c5e0, L_0x55a1f397c6f0, C4<0>, C4<0>;
v0x55a1f36078b0_0 .net *"_s0", 0 0, L_0x55a1f397bea0;  1 drivers
v0x55a1f3610700_0 .net *"_s10", 0 0, L_0x55a1f397c6f0;  1 drivers
v0x55a1f360a860_0 .net *"_s4", 0 0, L_0x55a1f397c410;  1 drivers
v0x55a1f35faf60_0 .net *"_s6", 0 0, L_0x55a1f397c520;  1 drivers
v0x55a1f3603db0_0 .net *"_s8", 0 0, L_0x55a1f397c5e0;  1 drivers
v0x55a1f3600e60_0 .net "a", 0 0, L_0x55a1f397c870;  1 drivers
v0x55a1f35fdf10_0 .net "b", 0 0, L_0x55a1f397c9a0;  1 drivers
v0x55a1f35ee520_0 .net "ca", 0 0, L_0x55a1f397c760;  1 drivers
v0x55a1f35f7370_0 .net "cin", 0 0, L_0x55a1f397cad0;  1 drivers
v0x55a1f35f4420_0 .net "sum", 0 0, L_0x55a1f397c350;  1 drivers
S_0x55a1f2a846d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a92740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397cc00 .functor XOR 1, L_0x55a1f397d0e0, L_0x55a1f397d210, C4<0>, C4<0>;
L_0x55a1f397cc70 .functor XOR 1, L_0x55a1f397cc00, L_0x55a1f397d340, C4<0>, C4<0>;
L_0x55a1f397cce0 .functor AND 1, L_0x55a1f397d0e0, L_0x55a1f397d210, C4<1>, C4<1>;
L_0x55a1f397cd50 .functor AND 1, L_0x55a1f397d0e0, L_0x55a1f397d340, C4<1>, C4<1>;
L_0x55a1f397ce10 .functor OR 1, L_0x55a1f397cce0, L_0x55a1f397cd50, C4<0>, C4<0>;
L_0x55a1f397cf20 .functor AND 1, L_0x55a1f397d340, L_0x55a1f397d210, C4<1>, C4<1>;
L_0x55a1f397cfd0 .functor OR 1, L_0x55a1f397ce10, L_0x55a1f397cf20, C4<0>, C4<0>;
v0x55a1f35f14d0_0 .net *"_s0", 0 0, L_0x55a1f397cc00;  1 drivers
v0x55a1f35de020_0 .net *"_s10", 0 0, L_0x55a1f397cf20;  1 drivers
v0x55a1f35e6e70_0 .net *"_s4", 0 0, L_0x55a1f397cce0;  1 drivers
v0x55a1f35e0fd0_0 .net *"_s6", 0 0, L_0x55a1f397cd50;  1 drivers
v0x55a1f35d16d0_0 .net *"_s8", 0 0, L_0x55a1f397ce10;  1 drivers
v0x55a1f35da520_0 .net "a", 0 0, L_0x55a1f397d0e0;  1 drivers
v0x55a1f35d4680_0 .net "b", 0 0, L_0x55a1f397d210;  1 drivers
v0x55a1f35c4d80_0 .net "ca", 0 0, L_0x55a1f397cfd0;  1 drivers
v0x55a1f35cdbd0_0 .net "cin", 0 0, L_0x55a1f397d340;  1 drivers
v0x55a1f35cac80_0 .net "sum", 0 0, L_0x55a1f397cc70;  1 drivers
S_0x55a1f2a1d910 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a92740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397d4b0 .functor XOR 1, L_0x55a1f397da80, L_0x55a1f397dbb0, C4<0>, C4<0>;
L_0x55a1f397d520 .functor XOR 1, L_0x55a1f397d4b0, L_0x55a1f397dd30, C4<0>, C4<0>;
L_0x55a1f397d5e0 .functor AND 1, L_0x55a1f397da80, L_0x55a1f397dbb0, C4<1>, C4<1>;
L_0x55a1f397d6f0 .functor AND 1, L_0x55a1f397da80, L_0x55a1f397dd30, C4<1>, C4<1>;
L_0x55a1f397d7b0 .functor OR 1, L_0x55a1f397d5e0, L_0x55a1f397d6f0, C4<0>, C4<0>;
L_0x55a1f397d8c0 .functor AND 1, L_0x55a1f397dd30, L_0x55a1f397dbb0, C4<1>, C4<1>;
L_0x55a1f397d970 .functor OR 1, L_0x55a1f397d7b0, L_0x55a1f397d8c0, C4<0>, C4<0>;
v0x55a1f35c7d30_0 .net *"_s0", 0 0, L_0x55a1f397d4b0;  1 drivers
v0x55a1f35b8340_0 .net *"_s10", 0 0, L_0x55a1f397d8c0;  1 drivers
v0x55a1f35c1190_0 .net *"_s4", 0 0, L_0x55a1f397d5e0;  1 drivers
v0x55a1f35be240_0 .net *"_s6", 0 0, L_0x55a1f397d6f0;  1 drivers
v0x55a1f35bb2f0_0 .net *"_s8", 0 0, L_0x55a1f397d7b0;  1 drivers
v0x55a1f35aade0_0 .net "a", 0 0, L_0x55a1f397da80;  1 drivers
v0x55a1f35b3c30_0 .net "b", 0 0, L_0x55a1f397dbb0;  1 drivers
v0x55a1f35b0ce0_0 .net "ca", 0 0, L_0x55a1f397d970;  1 drivers
v0x55a1f35add90_0 .net "cin", 0 0, L_0x55a1f397dd30;  1 drivers
v0x55a1f359e490_0 .net "sum", 0 0, L_0x55a1f397d520;  1 drivers
S_0x55a1f2a50c80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a92740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397de60 .functor XOR 1, L_0x55a1f397e300, L_0x55a1f397e4c0, C4<0>, C4<0>;
L_0x55a1f397ded0 .functor XOR 1, L_0x55a1f397de60, L_0x55a1f397e680, C4<0>, C4<0>;
L_0x55a1f397df40 .functor AND 1, L_0x55a1f397e300, L_0x55a1f397e4c0, C4<1>, C4<1>;
L_0x55a1f397dfb0 .functor AND 1, L_0x55a1f397e300, L_0x55a1f397e680, C4<1>, C4<1>;
L_0x55a1f397e070 .functor OR 1, L_0x55a1f397df40, L_0x55a1f397dfb0, C4<0>, C4<0>;
L_0x55a1f397e180 .functor AND 1, L_0x55a1f397e680, L_0x55a1f397e4c0, C4<1>, C4<1>;
L_0x55a1f397e1f0 .functor OR 1, L_0x55a1f397e070, L_0x55a1f397e180, C4<0>, C4<0>;
v0x55a1f35a72e0_0 .net *"_s0", 0 0, L_0x55a1f397de60;  1 drivers
v0x55a1f35a1440_0 .net *"_s10", 0 0, L_0x55a1f397e180;  1 drivers
v0x55a1f3591b40_0 .net *"_s4", 0 0, L_0x55a1f397df40;  1 drivers
v0x55a1f359a990_0 .net *"_s6", 0 0, L_0x55a1f397dfb0;  1 drivers
v0x55a1f3597a40_0 .net *"_s8", 0 0, L_0x55a1f397e070;  1 drivers
v0x55a1f3594af0_0 .net "a", 0 0, L_0x55a1f397e300;  1 drivers
v0x55a1f3585100_0 .net "b", 0 0, L_0x55a1f397e4c0;  1 drivers
v0x55a1f358df50_0 .net "ca", 0 0, L_0x55a1f397e1f0;  1 drivers
v0x55a1f358b000_0 .net "cin", 0 0, L_0x55a1f397e680;  1 drivers
v0x55a1f35880b0_0 .net "sum", 0 0, L_0x55a1f397ded0;  1 drivers
S_0x55a1f2a5d670 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2d37d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f233d370_0 .net "a", 31 0, L_0x55a1f3995960;  1 drivers
v0x55a1f233a420_0 .net "b", 31 0, L_0x55a1f3995a50;  1 drivers
v0x55a1f2327850_0 .net "ca", 31 0, L_0x55a1f39957d0;  1 drivers
v0x55a1f23306a0_0 .net "cin", 31 0, L_0x55a1f3995b40;  1 drivers
v0x55a1f232d750_0 .net "sum", 31 0, L_0x55a1f3995690;  1 drivers
L_0x55a1f398a570 .part L_0x55a1f3995960, 0, 16;
L_0x55a1f398a610 .part L_0x55a1f3995a50, 0, 16;
L_0x55a1f398a6b0 .part L_0x55a1f3995b40, 0, 16;
L_0x55a1f3995380 .part L_0x55a1f3995960, 16, 16;
L_0x55a1f3995470 .part L_0x55a1f3995a50, 16, 16;
L_0x55a1f3995560 .part L_0x55a1f3995b40, 16, 16;
L_0x55a1f3995690 .concat8 [ 16 16 0 0], L_0x55a1f398a270, L_0x55a1f3995080;
L_0x55a1f39957d0 .concat8 [ 16 16 0 0], L_0x55a1f398a310, L_0x55a1f3995120;
S_0x55a1f2a5cd70 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2a5d670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f32daab0_0 .net "a", 15 0, L_0x55a1f398a570;  1 drivers
v0x55a1f32d7b60_0 .net "b", 15 0, L_0x55a1f398a610;  1 drivers
v0x55a1f32d4c10_0 .net "ca", 15 0, L_0x55a1f398a310;  1 drivers
v0x55a1f32c5310_0 .net "cin", 15 0, L_0x55a1f398a6b0;  1 drivers
v0x55a1f32ce160_0 .net "sum", 15 0, L_0x55a1f398a270;  1 drivers
L_0x55a1f3982080 .part L_0x55a1f398a570, 0, 4;
L_0x55a1f3982120 .part L_0x55a1f398a610, 0, 4;
L_0x55a1f39821c0 .part L_0x55a1f398a6b0, 0, 4;
L_0x55a1f3984a10 .part L_0x55a1f398a570, 4, 4;
L_0x55a1f3984b00 .part L_0x55a1f398a610, 4, 4;
L_0x55a1f3984bf0 .part L_0x55a1f398a6b0, 4, 4;
L_0x55a1f39874d0 .part L_0x55a1f398a570, 8, 4;
L_0x55a1f3987570 .part L_0x55a1f398a610, 8, 4;
L_0x55a1f3987660 .part L_0x55a1f398a6b0, 8, 4;
L_0x55a1f3989e70 .part L_0x55a1f398a570, 12, 4;
L_0x55a1f3989fa0 .part L_0x55a1f398a610, 12, 4;
L_0x55a1f398a0d0 .part L_0x55a1f398a6b0, 12, 4;
L_0x55a1f398a270 .concat8 [ 4 4 4 4], L_0x55a1f3981e70, L_0x55a1f3984800, L_0x55a1f39872c0, L_0x55a1f3989c60;
L_0x55a1f398a310 .concat8 [ 4 4 4 4], L_0x55a1f3981f10, L_0x55a1f39848a0, L_0x55a1f3987360, L_0x55a1f3989d00;
S_0x55a1f2a2a430 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2a5cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34b43f0_0 .net "a", 3 0, L_0x55a1f3982080;  1 drivers
v0x55a1f34bd240_0 .net "b", 3 0, L_0x55a1f3982120;  1 drivers
v0x55a1f34ba2f0_0 .net "ca", 3 0, L_0x55a1f3981f10;  1 drivers
v0x55a1f34b73a0_0 .net "cin", 3 0, L_0x55a1f39821c0;  1 drivers
v0x55a1f34a6090_0 .net "sum", 3 0, L_0x55a1f3981e70;  1 drivers
L_0x55a1f397fe30 .part L_0x55a1f3982080, 0, 1;
L_0x55a1f397ff60 .part L_0x55a1f3982120, 0, 1;
L_0x55a1f3980090 .part L_0x55a1f39821c0, 0, 1;
L_0x55a1f39806a0 .part L_0x55a1f3982080, 1, 1;
L_0x55a1f39807d0 .part L_0x55a1f3982120, 1, 1;
L_0x55a1f3980900 .part L_0x55a1f39821c0, 1, 1;
L_0x55a1f3981040 .part L_0x55a1f3982080, 2, 1;
L_0x55a1f3981170 .part L_0x55a1f3982120, 2, 1;
L_0x55a1f39812f0 .part L_0x55a1f39821c0, 2, 1;
L_0x55a1f39818c0 .part L_0x55a1f3982080, 3, 1;
L_0x55a1f3981a80 .part L_0x55a1f3982120, 3, 1;
L_0x55a1f3981c40 .part L_0x55a1f39821c0, 3, 1;
L_0x55a1f3981e70 .concat8 [ 1 1 1 1], L_0x55a1f397e840, L_0x55a1f3980230, L_0x55a1f3980ae0, L_0x55a1f3981490;
L_0x55a1f3981f10 .concat8 [ 1 1 1 1], L_0x55a1f397fd20, L_0x55a1f3980590, L_0x55a1f3980f30, L_0x55a1f39817b0;
S_0x55a1f2a29b30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a2a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f397ee50 .functor XOR 1, L_0x55a1f397fe30, L_0x55a1f397ff60, C4<0>, C4<0>;
L_0x55a1f397e840 .functor XOR 1, L_0x55a1f397ee50, L_0x55a1f3980090, C4<0>, C4<0>;
L_0x55a1f397f9d0 .functor AND 1, L_0x55a1f397fe30, L_0x55a1f397ff60, C4<1>, C4<1>;
L_0x55a1f397fae0 .functor AND 1, L_0x55a1f397fe30, L_0x55a1f3980090, C4<1>, C4<1>;
L_0x55a1f397fba0 .functor OR 1, L_0x55a1f397f9d0, L_0x55a1f397fae0, C4<0>, C4<0>;
L_0x55a1f397fcb0 .functor AND 1, L_0x55a1f3980090, L_0x55a1f397ff60, C4<1>, C4<1>;
L_0x55a1f397fd20 .functor OR 1, L_0x55a1f397fba0, L_0x55a1f397fcb0, C4<0>, C4<0>;
v0x55a1f3543b60_0 .net *"_s0", 0 0, L_0x55a1f397ee50;  1 drivers
v0x55a1f354c9b0_0 .net *"_s10", 0 0, L_0x55a1f397fcb0;  1 drivers
v0x55a1f3549a60_0 .net *"_s4", 0 0, L_0x55a1f397f9d0;  1 drivers
v0x55a1f3546b10_0 .net *"_s6", 0 0, L_0x55a1f397fae0;  1 drivers
v0x55a1f3537210_0 .net *"_s8", 0 0, L_0x55a1f397fba0;  1 drivers
v0x55a1f3540060_0 .net "a", 0 0, L_0x55a1f397fe30;  1 drivers
v0x55a1f353a1c0_0 .net "b", 0 0, L_0x55a1f397ff60;  1 drivers
v0x55a1f352a8c0_0 .net "ca", 0 0, L_0x55a1f397fd20;  1 drivers
v0x55a1f3533710_0 .net "cin", 0 0, L_0x55a1f3980090;  1 drivers
v0x55a1f35307c0_0 .net "sum", 0 0, L_0x55a1f397e840;  1 drivers
S_0x55a1f29e9a00 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a2a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39801c0 .functor XOR 1, L_0x55a1f39806a0, L_0x55a1f39807d0, C4<0>, C4<0>;
L_0x55a1f3980230 .functor XOR 1, L_0x55a1f39801c0, L_0x55a1f3980900, C4<0>, C4<0>;
L_0x55a1f39802a0 .functor AND 1, L_0x55a1f39806a0, L_0x55a1f39807d0, C4<1>, C4<1>;
L_0x55a1f3980310 .functor AND 1, L_0x55a1f39806a0, L_0x55a1f3980900, C4<1>, C4<1>;
L_0x55a1f39803d0 .functor OR 1, L_0x55a1f39802a0, L_0x55a1f3980310, C4<0>, C4<0>;
L_0x55a1f39804e0 .functor AND 1, L_0x55a1f3980900, L_0x55a1f39807d0, C4<1>, C4<1>;
L_0x55a1f3980590 .functor OR 1, L_0x55a1f39803d0, L_0x55a1f39804e0, C4<0>, C4<0>;
v0x55a1f352d870_0 .net *"_s0", 0 0, L_0x55a1f39801c0;  1 drivers
v0x55a1f351de80_0 .net *"_s10", 0 0, L_0x55a1f39804e0;  1 drivers
v0x55a1f3526cd0_0 .net *"_s4", 0 0, L_0x55a1f39802a0;  1 drivers
v0x55a1f3523d80_0 .net *"_s6", 0 0, L_0x55a1f3980310;  1 drivers
v0x55a1f3520e30_0 .net *"_s8", 0 0, L_0x55a1f39803d0;  1 drivers
v0x55a1f350d310_0 .net "a", 0 0, L_0x55a1f39806a0;  1 drivers
v0x55a1f3516160_0 .net "b", 0 0, L_0x55a1f39807d0;  1 drivers
v0x55a1f35102c0_0 .net "ca", 0 0, L_0x55a1f3980590;  1 drivers
v0x55a1f35009c0_0 .net "cin", 0 0, L_0x55a1f3980900;  1 drivers
v0x55a1f3509810_0 .net "sum", 0 0, L_0x55a1f3980230;  1 drivers
S_0x55a1f29f63f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a2a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3980a70 .functor XOR 1, L_0x55a1f3981040, L_0x55a1f3981170, C4<0>, C4<0>;
L_0x55a1f3980ae0 .functor XOR 1, L_0x55a1f3980a70, L_0x55a1f39812f0, C4<0>, C4<0>;
L_0x55a1f3980ba0 .functor AND 1, L_0x55a1f3981040, L_0x55a1f3981170, C4<1>, C4<1>;
L_0x55a1f3980cb0 .functor AND 1, L_0x55a1f3981040, L_0x55a1f39812f0, C4<1>, C4<1>;
L_0x55a1f3980d70 .functor OR 1, L_0x55a1f3980ba0, L_0x55a1f3980cb0, C4<0>, C4<0>;
L_0x55a1f3980e80 .functor AND 1, L_0x55a1f39812f0, L_0x55a1f3981170, C4<1>, C4<1>;
L_0x55a1f3980f30 .functor OR 1, L_0x55a1f3980d70, L_0x55a1f3980e80, C4<0>, C4<0>;
v0x55a1f3503970_0 .net *"_s0", 0 0, L_0x55a1f3980a70;  1 drivers
v0x55a1f34f4070_0 .net *"_s10", 0 0, L_0x55a1f3980e80;  1 drivers
v0x55a1f34fcec0_0 .net *"_s4", 0 0, L_0x55a1f3980ba0;  1 drivers
v0x55a1f34f9f70_0 .net *"_s6", 0 0, L_0x55a1f3980cb0;  1 drivers
v0x55a1f34f7020_0 .net *"_s8", 0 0, L_0x55a1f3980d70;  1 drivers
v0x55a1f34e7630_0 .net "a", 0 0, L_0x55a1f3981040;  1 drivers
v0x55a1f34f0480_0 .net "b", 0 0, L_0x55a1f3981170;  1 drivers
v0x55a1f34ed530_0 .net "ca", 0 0, L_0x55a1f3980f30;  1 drivers
v0x55a1f34ea5e0_0 .net "cin", 0 0, L_0x55a1f39812f0;  1 drivers
v0x55a1f34da0d0_0 .net "sum", 0 0, L_0x55a1f3980ae0;  1 drivers
S_0x55a1f29f5af0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a2a430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3981420 .functor XOR 1, L_0x55a1f39818c0, L_0x55a1f3981a80, C4<0>, C4<0>;
L_0x55a1f3981490 .functor XOR 1, L_0x55a1f3981420, L_0x55a1f3981c40, C4<0>, C4<0>;
L_0x55a1f3981500 .functor AND 1, L_0x55a1f39818c0, L_0x55a1f3981a80, C4<1>, C4<1>;
L_0x55a1f3981570 .functor AND 1, L_0x55a1f39818c0, L_0x55a1f3981c40, C4<1>, C4<1>;
L_0x55a1f3981630 .functor OR 1, L_0x55a1f3981500, L_0x55a1f3981570, C4<0>, C4<0>;
L_0x55a1f3981740 .functor AND 1, L_0x55a1f3981c40, L_0x55a1f3981a80, C4<1>, C4<1>;
L_0x55a1f39817b0 .functor OR 1, L_0x55a1f3981630, L_0x55a1f3981740, C4<0>, C4<0>;
v0x55a1f34e2f20_0 .net *"_s0", 0 0, L_0x55a1f3981420;  1 drivers
v0x55a1f34dffd0_0 .net *"_s10", 0 0, L_0x55a1f3981740;  1 drivers
v0x55a1f34dd080_0 .net *"_s4", 0 0, L_0x55a1f3981500;  1 drivers
v0x55a1f34cd780_0 .net *"_s6", 0 0, L_0x55a1f3981570;  1 drivers
v0x55a1f34d65d0_0 .net *"_s8", 0 0, L_0x55a1f3981630;  1 drivers
v0x55a1f34d0730_0 .net "a", 0 0, L_0x55a1f39818c0;  1 drivers
v0x55a1f34c0e30_0 .net "b", 0 0, L_0x55a1f3981a80;  1 drivers
v0x55a1f34c9c80_0 .net "ca", 0 0, L_0x55a1f39817b0;  1 drivers
v0x55a1f34c6d30_0 .net "cin", 0 0, L_0x55a1f3981c40;  1 drivers
v0x55a1f34c3de0_0 .net "sum", 0 0, L_0x55a1f3981490;  1 drivers
S_0x55a1f29c31b0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2a5cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3417810_0 .net "a", 3 0, L_0x55a1f3984a10;  1 drivers
v0x55a1f3420660_0 .net "b", 3 0, L_0x55a1f3984b00;  1 drivers
v0x55a1f341d710_0 .net "ca", 3 0, L_0x55a1f39848a0;  1 drivers
v0x55a1f341a7c0_0 .net "cin", 3 0, L_0x55a1f3984bf0;  1 drivers
v0x55a1f340a2b0_0 .net "sum", 3 0, L_0x55a1f3984800;  1 drivers
L_0x55a1f39827c0 .part L_0x55a1f3984a10, 0, 1;
L_0x55a1f39828f0 .part L_0x55a1f3984b00, 0, 1;
L_0x55a1f3982a20 .part L_0x55a1f3984bf0, 0, 1;
L_0x55a1f3983030 .part L_0x55a1f3984a10, 1, 1;
L_0x55a1f3983160 .part L_0x55a1f3984b00, 1, 1;
L_0x55a1f3983290 .part L_0x55a1f3984bf0, 1, 1;
L_0x55a1f39839d0 .part L_0x55a1f3984a10, 2, 1;
L_0x55a1f3983b00 .part L_0x55a1f3984b00, 2, 1;
L_0x55a1f3983c80 .part L_0x55a1f3984bf0, 2, 1;
L_0x55a1f3984250 .part L_0x55a1f3984a10, 3, 1;
L_0x55a1f3984410 .part L_0x55a1f3984b00, 3, 1;
L_0x55a1f39845d0 .part L_0x55a1f3984bf0, 3, 1;
L_0x55a1f3984800 .concat8 [ 1 1 1 1], L_0x55a1f3982260, L_0x55a1f3982bc0, L_0x55a1f3983470, L_0x55a1f3983e20;
L_0x55a1f39848a0 .concat8 [ 1 1 1 1], L_0x55a1f39826b0, L_0x55a1f3982f20, L_0x55a1f39838c0, L_0x55a1f3984140;
S_0x55a1f29c28b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29c31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3981e00 .functor XOR 1, L_0x55a1f39827c0, L_0x55a1f39828f0, C4<0>, C4<0>;
L_0x55a1f3982260 .functor XOR 1, L_0x55a1f3981e00, L_0x55a1f3982a20, C4<0>, C4<0>;
L_0x55a1f3982320 .functor AND 1, L_0x55a1f39827c0, L_0x55a1f39828f0, C4<1>, C4<1>;
L_0x55a1f3982430 .functor AND 1, L_0x55a1f39827c0, L_0x55a1f3982a20, C4<1>, C4<1>;
L_0x55a1f39824f0 .functor OR 1, L_0x55a1f3982320, L_0x55a1f3982430, C4<0>, C4<0>;
L_0x55a1f3982600 .functor AND 1, L_0x55a1f3982a20, L_0x55a1f39828f0, C4<1>, C4<1>;
L_0x55a1f39826b0 .functor OR 1, L_0x55a1f39824f0, L_0x55a1f3982600, C4<0>, C4<0>;
v0x55a1f34aeee0_0 .net *"_s0", 0 0, L_0x55a1f3981e00;  1 drivers
v0x55a1f34abf90_0 .net *"_s10", 0 0, L_0x55a1f3982600;  1 drivers
v0x55a1f34a9040_0 .net *"_s4", 0 0, L_0x55a1f3982320;  1 drivers
v0x55a1f3499740_0 .net *"_s6", 0 0, L_0x55a1f3982430;  1 drivers
v0x55a1f34a2590_0 .net *"_s8", 0 0, L_0x55a1f39824f0;  1 drivers
v0x55a1f349c6f0_0 .net "a", 0 0, L_0x55a1f39827c0;  1 drivers
v0x55a1f348cdf0_0 .net "b", 0 0, L_0x55a1f39828f0;  1 drivers
v0x55a1f3495c40_0 .net "ca", 0 0, L_0x55a1f39826b0;  1 drivers
v0x55a1f3492cf0_0 .net "cin", 0 0, L_0x55a1f3982a20;  1 drivers
v0x55a1f348fda0_0 .net "sum", 0 0, L_0x55a1f3982260;  1 drivers
S_0x55a1f29b4380 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29c31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3982b50 .functor XOR 1, L_0x55a1f3983030, L_0x55a1f3983160, C4<0>, C4<0>;
L_0x55a1f3982bc0 .functor XOR 1, L_0x55a1f3982b50, L_0x55a1f3983290, C4<0>, C4<0>;
L_0x55a1f3982c30 .functor AND 1, L_0x55a1f3983030, L_0x55a1f3983160, C4<1>, C4<1>;
L_0x55a1f3982ca0 .functor AND 1, L_0x55a1f3983030, L_0x55a1f3983290, C4<1>, C4<1>;
L_0x55a1f3982d60 .functor OR 1, L_0x55a1f3982c30, L_0x55a1f3982ca0, C4<0>, C4<0>;
L_0x55a1f3982e70 .functor AND 1, L_0x55a1f3983290, L_0x55a1f3983160, C4<1>, C4<1>;
L_0x55a1f3982f20 .functor OR 1, L_0x55a1f3982d60, L_0x55a1f3982e70, C4<0>, C4<0>;
v0x55a1f34803b0_0 .net *"_s0", 0 0, L_0x55a1f3982b50;  1 drivers
v0x55a1f3489200_0 .net *"_s10", 0 0, L_0x55a1f3982e70;  1 drivers
v0x55a1f34862b0_0 .net *"_s4", 0 0, L_0x55a1f3982c30;  1 drivers
v0x55a1f3483360_0 .net *"_s6", 0 0, L_0x55a1f3982ca0;  1 drivers
v0x55a1f3472e50_0 .net *"_s8", 0 0, L_0x55a1f3982d60;  1 drivers
v0x55a1f347bca0_0 .net "a", 0 0, L_0x55a1f3983030;  1 drivers
v0x55a1f3478d50_0 .net "b", 0 0, L_0x55a1f3983160;  1 drivers
v0x55a1f3475e00_0 .net "ca", 0 0, L_0x55a1f3982f20;  1 drivers
v0x55a1f3466500_0 .net "cin", 0 0, L_0x55a1f3983290;  1 drivers
v0x55a1f346f350_0 .net "sum", 0 0, L_0x55a1f3982bc0;  1 drivers
S_0x55a1f294d170 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29c31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3983400 .functor XOR 1, L_0x55a1f39839d0, L_0x55a1f3983b00, C4<0>, C4<0>;
L_0x55a1f3983470 .functor XOR 1, L_0x55a1f3983400, L_0x55a1f3983c80, C4<0>, C4<0>;
L_0x55a1f3983530 .functor AND 1, L_0x55a1f39839d0, L_0x55a1f3983b00, C4<1>, C4<1>;
L_0x55a1f3983640 .functor AND 1, L_0x55a1f39839d0, L_0x55a1f3983c80, C4<1>, C4<1>;
L_0x55a1f3983700 .functor OR 1, L_0x55a1f3983530, L_0x55a1f3983640, C4<0>, C4<0>;
L_0x55a1f3983810 .functor AND 1, L_0x55a1f3983c80, L_0x55a1f3983b00, C4<1>, C4<1>;
L_0x55a1f39838c0 .functor OR 1, L_0x55a1f3983700, L_0x55a1f3983810, C4<0>, C4<0>;
v0x55a1f34694b0_0 .net *"_s0", 0 0, L_0x55a1f3983400;  1 drivers
v0x55a1f3459bb0_0 .net *"_s10", 0 0, L_0x55a1f3983810;  1 drivers
v0x55a1f3462a00_0 .net *"_s4", 0 0, L_0x55a1f3983530;  1 drivers
v0x55a1f345fab0_0 .net *"_s6", 0 0, L_0x55a1f3983640;  1 drivers
v0x55a1f345cb60_0 .net *"_s8", 0 0, L_0x55a1f3983700;  1 drivers
v0x55a1f344d170_0 .net "a", 0 0, L_0x55a1f39839d0;  1 drivers
v0x55a1f3455fc0_0 .net "b", 0 0, L_0x55a1f3983b00;  1 drivers
v0x55a1f3453070_0 .net "ca", 0 0, L_0x55a1f39838c0;  1 drivers
v0x55a1f3450120_0 .net "cin", 0 0, L_0x55a1f3983c80;  1 drivers
v0x55a1f343d4f0_0 .net "sum", 0 0, L_0x55a1f3983470;  1 drivers
S_0x55a1f29804e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29c31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3983db0 .functor XOR 1, L_0x55a1f3984250, L_0x55a1f3984410, C4<0>, C4<0>;
L_0x55a1f3983e20 .functor XOR 1, L_0x55a1f3983db0, L_0x55a1f39845d0, C4<0>, C4<0>;
L_0x55a1f3983e90 .functor AND 1, L_0x55a1f3984250, L_0x55a1f3984410, C4<1>, C4<1>;
L_0x55a1f3983f00 .functor AND 1, L_0x55a1f3984250, L_0x55a1f39845d0, C4<1>, C4<1>;
L_0x55a1f3983fc0 .functor OR 1, L_0x55a1f3983e90, L_0x55a1f3983f00, C4<0>, C4<0>;
L_0x55a1f39840d0 .functor AND 1, L_0x55a1f39845d0, L_0x55a1f3984410, C4<1>, C4<1>;
L_0x55a1f3984140 .functor OR 1, L_0x55a1f3983fc0, L_0x55a1f39840d0, C4<0>, C4<0>;
v0x55a1f3446340_0 .net *"_s0", 0 0, L_0x55a1f3983db0;  1 drivers
v0x55a1f34433f0_0 .net *"_s10", 0 0, L_0x55a1f39840d0;  1 drivers
v0x55a1f34404a0_0 .net *"_s4", 0 0, L_0x55a1f3983e90;  1 drivers
v0x55a1f3430ba0_0 .net *"_s6", 0 0, L_0x55a1f3983f00;  1 drivers
v0x55a1f34399f0_0 .net *"_s8", 0 0, L_0x55a1f3983fc0;  1 drivers
v0x55a1f3433b50_0 .net "a", 0 0, L_0x55a1f3984250;  1 drivers
v0x55a1f3424250_0 .net "b", 0 0, L_0x55a1f3984410;  1 drivers
v0x55a1f342d0a0_0 .net "ca", 0 0, L_0x55a1f3984140;  1 drivers
v0x55a1f342a150_0 .net "cin", 0 0, L_0x55a1f39845d0;  1 drivers
v0x55a1f3427200_0 .net "sum", 0 0, L_0x55a1f3983e20;  1 drivers
S_0x55a1f298ced0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2a5cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f337d350_0 .net "a", 3 0, L_0x55a1f39874d0;  1 drivers
v0x55a1f33861a0_0 .net "b", 3 0, L_0x55a1f3987570;  1 drivers
v0x55a1f3383250_0 .net "ca", 3 0, L_0x55a1f3987360;  1 drivers
v0x55a1f3380300_0 .net "cin", 3 0, L_0x55a1f3987660;  1 drivers
v0x55a1f336c120_0 .net "sum", 3 0, L_0x55a1f39872c0;  1 drivers
L_0x55a1f3985280 .part L_0x55a1f39874d0, 0, 1;
L_0x55a1f39853b0 .part L_0x55a1f3987570, 0, 1;
L_0x55a1f39854e0 .part L_0x55a1f3987660, 0, 1;
L_0x55a1f3985af0 .part L_0x55a1f39874d0, 1, 1;
L_0x55a1f3985c20 .part L_0x55a1f3987570, 1, 1;
L_0x55a1f3985d50 .part L_0x55a1f3987660, 1, 1;
L_0x55a1f3986490 .part L_0x55a1f39874d0, 2, 1;
L_0x55a1f39865c0 .part L_0x55a1f3987570, 2, 1;
L_0x55a1f3986740 .part L_0x55a1f3987660, 2, 1;
L_0x55a1f3986d10 .part L_0x55a1f39874d0, 3, 1;
L_0x55a1f3986ed0 .part L_0x55a1f3987570, 3, 1;
L_0x55a1f3987090 .part L_0x55a1f3987660, 3, 1;
L_0x55a1f39872c0 .concat8 [ 1 1 1 1], L_0x55a1f3984d20, L_0x55a1f3985680, L_0x55a1f3985f30, L_0x55a1f39868e0;
L_0x55a1f3987360 .concat8 [ 1 1 1 1], L_0x55a1f3985170, L_0x55a1f39859e0, L_0x55a1f3986380, L_0x55a1f3986c00;
S_0x55a1f298c5d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f298ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3984790 .functor XOR 1, L_0x55a1f3985280, L_0x55a1f39853b0, C4<0>, C4<0>;
L_0x55a1f3984d20 .functor XOR 1, L_0x55a1f3984790, L_0x55a1f39854e0, C4<0>, C4<0>;
L_0x55a1f3984de0 .functor AND 1, L_0x55a1f3985280, L_0x55a1f39853b0, C4<1>, C4<1>;
L_0x55a1f3984ef0 .functor AND 1, L_0x55a1f3985280, L_0x55a1f39854e0, C4<1>, C4<1>;
L_0x55a1f3984fb0 .functor OR 1, L_0x55a1f3984de0, L_0x55a1f3984ef0, C4<0>, C4<0>;
L_0x55a1f39850c0 .functor AND 1, L_0x55a1f39854e0, L_0x55a1f39853b0, C4<1>, C4<1>;
L_0x55a1f3985170 .functor OR 1, L_0x55a1f3984fb0, L_0x55a1f39850c0, C4<0>, C4<0>;
v0x55a1f3413100_0 .net *"_s0", 0 0, L_0x55a1f3984790;  1 drivers
v0x55a1f34101b0_0 .net *"_s10", 0 0, L_0x55a1f39850c0;  1 drivers
v0x55a1f340d260_0 .net *"_s4", 0 0, L_0x55a1f3984de0;  1 drivers
v0x55a1f33fd960_0 .net *"_s6", 0 0, L_0x55a1f3984ef0;  1 drivers
v0x55a1f34067b0_0 .net *"_s8", 0 0, L_0x55a1f3984fb0;  1 drivers
v0x55a1f3400910_0 .net "a", 0 0, L_0x55a1f3985280;  1 drivers
v0x55a1f33f1010_0 .net "b", 0 0, L_0x55a1f39853b0;  1 drivers
v0x55a1f33f9e60_0 .net "ca", 0 0, L_0x55a1f3985170;  1 drivers
v0x55a1f33f6f10_0 .net "cin", 0 0, L_0x55a1f39854e0;  1 drivers
v0x55a1f33f3fc0_0 .net "sum", 0 0, L_0x55a1f3984d20;  1 drivers
S_0x55a1f2959c90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f298ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3985610 .functor XOR 1, L_0x55a1f3985af0, L_0x55a1f3985c20, C4<0>, C4<0>;
L_0x55a1f3985680 .functor XOR 1, L_0x55a1f3985610, L_0x55a1f3985d50, C4<0>, C4<0>;
L_0x55a1f39856f0 .functor AND 1, L_0x55a1f3985af0, L_0x55a1f3985c20, C4<1>, C4<1>;
L_0x55a1f3985760 .functor AND 1, L_0x55a1f3985af0, L_0x55a1f3985d50, C4<1>, C4<1>;
L_0x55a1f3985820 .functor OR 1, L_0x55a1f39856f0, L_0x55a1f3985760, C4<0>, C4<0>;
L_0x55a1f3985930 .functor AND 1, L_0x55a1f3985d50, L_0x55a1f3985c20, C4<1>, C4<1>;
L_0x55a1f39859e0 .functor OR 1, L_0x55a1f3985820, L_0x55a1f3985930, C4<0>, C4<0>;
v0x55a1f33e45d0_0 .net *"_s0", 0 0, L_0x55a1f3985610;  1 drivers
v0x55a1f33ed420_0 .net *"_s10", 0 0, L_0x55a1f3985930;  1 drivers
v0x55a1f33ea4d0_0 .net *"_s4", 0 0, L_0x55a1f39856f0;  1 drivers
v0x55a1f33e7580_0 .net *"_s6", 0 0, L_0x55a1f3985760;  1 drivers
v0x55a1f33d6270_0 .net *"_s8", 0 0, L_0x55a1f3985820;  1 drivers
v0x55a1f33df0c0_0 .net "a", 0 0, L_0x55a1f3985af0;  1 drivers
v0x55a1f33dc170_0 .net "b", 0 0, L_0x55a1f3985c20;  1 drivers
v0x55a1f33d9220_0 .net "ca", 0 0, L_0x55a1f39859e0;  1 drivers
v0x55a1f33c9920_0 .net "cin", 0 0, L_0x55a1f3985d50;  1 drivers
v0x55a1f33d2770_0 .net "sum", 0 0, L_0x55a1f3985680;  1 drivers
S_0x55a1f2959390 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f298ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3985ec0 .functor XOR 1, L_0x55a1f3986490, L_0x55a1f39865c0, C4<0>, C4<0>;
L_0x55a1f3985f30 .functor XOR 1, L_0x55a1f3985ec0, L_0x55a1f3986740, C4<0>, C4<0>;
L_0x55a1f3985ff0 .functor AND 1, L_0x55a1f3986490, L_0x55a1f39865c0, C4<1>, C4<1>;
L_0x55a1f3986100 .functor AND 1, L_0x55a1f3986490, L_0x55a1f3986740, C4<1>, C4<1>;
L_0x55a1f39861c0 .functor OR 1, L_0x55a1f3985ff0, L_0x55a1f3986100, C4<0>, C4<0>;
L_0x55a1f39862d0 .functor AND 1, L_0x55a1f3986740, L_0x55a1f39865c0, C4<1>, C4<1>;
L_0x55a1f3986380 .functor OR 1, L_0x55a1f39861c0, L_0x55a1f39862d0, C4<0>, C4<0>;
v0x55a1f33cc8d0_0 .net *"_s0", 0 0, L_0x55a1f3985ec0;  1 drivers
v0x55a1f33bcfd0_0 .net *"_s10", 0 0, L_0x55a1f39862d0;  1 drivers
v0x55a1f33c5e20_0 .net *"_s4", 0 0, L_0x55a1f3985ff0;  1 drivers
v0x55a1f33c2ed0_0 .net *"_s6", 0 0, L_0x55a1f3986100;  1 drivers
v0x55a1f33bff80_0 .net *"_s8", 0 0, L_0x55a1f39861c0;  1 drivers
v0x55a1f33b0590_0 .net "a", 0 0, L_0x55a1f3986490;  1 drivers
v0x55a1f33b93e0_0 .net "b", 0 0, L_0x55a1f39865c0;  1 drivers
v0x55a1f33b6490_0 .net "ca", 0 0, L_0x55a1f3986380;  1 drivers
v0x55a1f33b3540_0 .net "cin", 0 0, L_0x55a1f3986740;  1 drivers
v0x55a1f33a3030_0 .net "sum", 0 0, L_0x55a1f3985f30;  1 drivers
S_0x55a1f2919260 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f298ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3986870 .functor XOR 1, L_0x55a1f3986d10, L_0x55a1f3986ed0, C4<0>, C4<0>;
L_0x55a1f39868e0 .functor XOR 1, L_0x55a1f3986870, L_0x55a1f3987090, C4<0>, C4<0>;
L_0x55a1f3986950 .functor AND 1, L_0x55a1f3986d10, L_0x55a1f3986ed0, C4<1>, C4<1>;
L_0x55a1f39869c0 .functor AND 1, L_0x55a1f3986d10, L_0x55a1f3987090, C4<1>, C4<1>;
L_0x55a1f3986a80 .functor OR 1, L_0x55a1f3986950, L_0x55a1f39869c0, C4<0>, C4<0>;
L_0x55a1f3986b90 .functor AND 1, L_0x55a1f3987090, L_0x55a1f3986ed0, C4<1>, C4<1>;
L_0x55a1f3986c00 .functor OR 1, L_0x55a1f3986a80, L_0x55a1f3986b90, C4<0>, C4<0>;
v0x55a1f33abe80_0 .net *"_s0", 0 0, L_0x55a1f3986870;  1 drivers
v0x55a1f33a8f30_0 .net *"_s10", 0 0, L_0x55a1f3986b90;  1 drivers
v0x55a1f33a5fe0_0 .net *"_s4", 0 0, L_0x55a1f3986950;  1 drivers
v0x55a1f33966e0_0 .net *"_s6", 0 0, L_0x55a1f39869c0;  1 drivers
v0x55a1f339f530_0 .net *"_s8", 0 0, L_0x55a1f3986a80;  1 drivers
v0x55a1f3399690_0 .net "a", 0 0, L_0x55a1f3986d10;  1 drivers
v0x55a1f3389d90_0 .net "b", 0 0, L_0x55a1f3986ed0;  1 drivers
v0x55a1f3392be0_0 .net "ca", 0 0, L_0x55a1f3986c00;  1 drivers
v0x55a1f338fc90_0 .net "cin", 0 0, L_0x55a1f3987090;  1 drivers
v0x55a1f338cd40_0 .net "sum", 0 0, L_0x55a1f39868e0;  1 drivers
S_0x55a1f2925c50 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2a5cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32df1c0_0 .net "a", 3 0, L_0x55a1f3989e70;  1 drivers
v0x55a1f32e8010_0 .net "b", 3 0, L_0x55a1f3989fa0;  1 drivers
v0x55a1f32e50c0_0 .net "ca", 3 0, L_0x55a1f3989d00;  1 drivers
v0x55a1f32e2170_0 .net "cin", 3 0, L_0x55a1f398a0d0;  1 drivers
v0x55a1f32d1c60_0 .net "sum", 3 0, L_0x55a1f3989c60;  1 drivers
L_0x55a1f3987c20 .part L_0x55a1f3989e70, 0, 1;
L_0x55a1f3987d50 .part L_0x55a1f3989fa0, 0, 1;
L_0x55a1f3987e80 .part L_0x55a1f398a0d0, 0, 1;
L_0x55a1f3988490 .part L_0x55a1f3989e70, 1, 1;
L_0x55a1f39885c0 .part L_0x55a1f3989fa0, 1, 1;
L_0x55a1f39886f0 .part L_0x55a1f398a0d0, 1, 1;
L_0x55a1f3988e30 .part L_0x55a1f3989e70, 2, 1;
L_0x55a1f3988f60 .part L_0x55a1f3989fa0, 2, 1;
L_0x55a1f39890e0 .part L_0x55a1f398a0d0, 2, 1;
L_0x55a1f39896b0 .part L_0x55a1f3989e70, 3, 1;
L_0x55a1f3989870 .part L_0x55a1f3989fa0, 3, 1;
L_0x55a1f3989a30 .part L_0x55a1f398a0d0, 3, 1;
L_0x55a1f3989c60 .concat8 [ 1 1 1 1], L_0x55a1f3987700, L_0x55a1f3988020, L_0x55a1f39888d0, L_0x55a1f3989280;
L_0x55a1f3989d00 .concat8 [ 1 1 1 1], L_0x55a1f3987b10, L_0x55a1f3988380, L_0x55a1f3988d20, L_0x55a1f39895a0;
S_0x55a1f2925350 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2925c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3987250 .functor XOR 1, L_0x55a1f3987c20, L_0x55a1f3987d50, C4<0>, C4<0>;
L_0x55a1f3987700 .functor XOR 1, L_0x55a1f3987250, L_0x55a1f3987e80, C4<0>, C4<0>;
L_0x55a1f39877c0 .functor AND 1, L_0x55a1f3987c20, L_0x55a1f3987d50, C4<1>, C4<1>;
L_0x55a1f39878d0 .functor AND 1, L_0x55a1f3987c20, L_0x55a1f3987e80, C4<1>, C4<1>;
L_0x55a1f3987990 .functor OR 1, L_0x55a1f39877c0, L_0x55a1f39878d0, C4<0>, C4<0>;
L_0x55a1f3987aa0 .functor AND 1, L_0x55a1f3987e80, L_0x55a1f3987d50, C4<1>, C4<1>;
L_0x55a1f3987b10 .functor OR 1, L_0x55a1f3987990, L_0x55a1f3987aa0, C4<0>, C4<0>;
v0x55a1f3374f70_0 .net *"_s0", 0 0, L_0x55a1f3987250;  1 drivers
v0x55a1f3372020_0 .net *"_s10", 0 0, L_0x55a1f3987aa0;  1 drivers
v0x55a1f336f0d0_0 .net *"_s4", 0 0, L_0x55a1f39877c0;  1 drivers
v0x55a1f335f7d0_0 .net *"_s6", 0 0, L_0x55a1f39878d0;  1 drivers
v0x55a1f3368620_0 .net *"_s8", 0 0, L_0x55a1f3987990;  1 drivers
v0x55a1f3362780_0 .net "a", 0 0, L_0x55a1f3987c20;  1 drivers
v0x55a1f3352e80_0 .net "b", 0 0, L_0x55a1f3987d50;  1 drivers
v0x55a1f335bcd0_0 .net "ca", 0 0, L_0x55a1f3987b10;  1 drivers
v0x55a1f3358d80_0 .net "cin", 0 0, L_0x55a1f3987e80;  1 drivers
v0x55a1f3355e30_0 .net "sum", 0 0, L_0x55a1f3987700;  1 drivers
S_0x55a1f28f2a10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2925c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3987fb0 .functor XOR 1, L_0x55a1f3988490, L_0x55a1f39885c0, C4<0>, C4<0>;
L_0x55a1f3988020 .functor XOR 1, L_0x55a1f3987fb0, L_0x55a1f39886f0, C4<0>, C4<0>;
L_0x55a1f3988090 .functor AND 1, L_0x55a1f3988490, L_0x55a1f39885c0, C4<1>, C4<1>;
L_0x55a1f3988100 .functor AND 1, L_0x55a1f3988490, L_0x55a1f39886f0, C4<1>, C4<1>;
L_0x55a1f39881c0 .functor OR 1, L_0x55a1f3988090, L_0x55a1f3988100, C4<0>, C4<0>;
L_0x55a1f39882d0 .functor AND 1, L_0x55a1f39886f0, L_0x55a1f39885c0, C4<1>, C4<1>;
L_0x55a1f3988380 .functor OR 1, L_0x55a1f39881c0, L_0x55a1f39882d0, C4<0>, C4<0>;
v0x55a1f3346440_0 .net *"_s0", 0 0, L_0x55a1f3987fb0;  1 drivers
v0x55a1f334f290_0 .net *"_s10", 0 0, L_0x55a1f39882d0;  1 drivers
v0x55a1f334c340_0 .net *"_s4", 0 0, L_0x55a1f3988090;  1 drivers
v0x55a1f33493f0_0 .net *"_s6", 0 0, L_0x55a1f3988100;  1 drivers
v0x55a1f3338ee0_0 .net *"_s8", 0 0, L_0x55a1f39881c0;  1 drivers
v0x55a1f3341d30_0 .net "a", 0 0, L_0x55a1f3988490;  1 drivers
v0x55a1f333ede0_0 .net "b", 0 0, L_0x55a1f39885c0;  1 drivers
v0x55a1f333be90_0 .net "ca", 0 0, L_0x55a1f3988380;  1 drivers
v0x55a1f332c590_0 .net "cin", 0 0, L_0x55a1f39886f0;  1 drivers
v0x55a1f33353e0_0 .net "sum", 0 0, L_0x55a1f3988020;  1 drivers
S_0x55a1f28f2110 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2925c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3988860 .functor XOR 1, L_0x55a1f3988e30, L_0x55a1f3988f60, C4<0>, C4<0>;
L_0x55a1f39888d0 .functor XOR 1, L_0x55a1f3988860, L_0x55a1f39890e0, C4<0>, C4<0>;
L_0x55a1f3988990 .functor AND 1, L_0x55a1f3988e30, L_0x55a1f3988f60, C4<1>, C4<1>;
L_0x55a1f3988aa0 .functor AND 1, L_0x55a1f3988e30, L_0x55a1f39890e0, C4<1>, C4<1>;
L_0x55a1f3988b60 .functor OR 1, L_0x55a1f3988990, L_0x55a1f3988aa0, C4<0>, C4<0>;
L_0x55a1f3988c70 .functor AND 1, L_0x55a1f39890e0, L_0x55a1f3988f60, C4<1>, C4<1>;
L_0x55a1f3988d20 .functor OR 1, L_0x55a1f3988b60, L_0x55a1f3988c70, C4<0>, C4<0>;
v0x55a1f332f540_0 .net *"_s0", 0 0, L_0x55a1f3988860;  1 drivers
v0x55a1f331fc40_0 .net *"_s10", 0 0, L_0x55a1f3988c70;  1 drivers
v0x55a1f3328a90_0 .net *"_s4", 0 0, L_0x55a1f3988990;  1 drivers
v0x55a1f3325b40_0 .net *"_s6", 0 0, L_0x55a1f3988aa0;  1 drivers
v0x55a1f3322bf0_0 .net *"_s8", 0 0, L_0x55a1f3988b60;  1 drivers
v0x55a1f3313200_0 .net "a", 0 0, L_0x55a1f3988e30;  1 drivers
v0x55a1f331c050_0 .net "b", 0 0, L_0x55a1f3988f60;  1 drivers
v0x55a1f3319100_0 .net "ca", 0 0, L_0x55a1f3988d20;  1 drivers
v0x55a1f33161b0_0 .net "cin", 0 0, L_0x55a1f39890e0;  1 drivers
v0x55a1f3304ea0_0 .net "sum", 0 0, L_0x55a1f39888d0;  1 drivers
S_0x55a1f28e45c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2925c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3989210 .functor XOR 1, L_0x55a1f39896b0, L_0x55a1f3989870, C4<0>, C4<0>;
L_0x55a1f3989280 .functor XOR 1, L_0x55a1f3989210, L_0x55a1f3989a30, C4<0>, C4<0>;
L_0x55a1f39892f0 .functor AND 1, L_0x55a1f39896b0, L_0x55a1f3989870, C4<1>, C4<1>;
L_0x55a1f3989360 .functor AND 1, L_0x55a1f39896b0, L_0x55a1f3989a30, C4<1>, C4<1>;
L_0x55a1f3989420 .functor OR 1, L_0x55a1f39892f0, L_0x55a1f3989360, C4<0>, C4<0>;
L_0x55a1f3989530 .functor AND 1, L_0x55a1f3989a30, L_0x55a1f3989870, C4<1>, C4<1>;
L_0x55a1f39895a0 .functor OR 1, L_0x55a1f3989420, L_0x55a1f3989530, C4<0>, C4<0>;
v0x55a1f330dcf0_0 .net *"_s0", 0 0, L_0x55a1f3989210;  1 drivers
v0x55a1f330ada0_0 .net *"_s10", 0 0, L_0x55a1f3989530;  1 drivers
v0x55a1f3307e50_0 .net *"_s4", 0 0, L_0x55a1f39892f0;  1 drivers
v0x55a1f32f8550_0 .net *"_s6", 0 0, L_0x55a1f3989360;  1 drivers
v0x55a1f33013a0_0 .net *"_s8", 0 0, L_0x55a1f3989420;  1 drivers
v0x55a1f32fb500_0 .net "a", 0 0, L_0x55a1f39896b0;  1 drivers
v0x55a1f32ebc00_0 .net "b", 0 0, L_0x55a1f3989870;  1 drivers
v0x55a1f32f4a50_0 .net "ca", 0 0, L_0x55a1f39895a0;  1 drivers
v0x55a1f32f1b00_0 .net "cin", 0 0, L_0x55a1f3989a30;  1 drivers
v0x55a1f32eebb0_0 .net "sum", 0 0, L_0x55a1f3989280;  1 drivers
S_0x55a1f287d3b0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2a5d670;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f234cd00_0 .net "a", 15 0, L_0x55a1f3995380;  1 drivers
v0x55a1f2349db0_0 .net "b", 15 0, L_0x55a1f3995470;  1 drivers
v0x55a1f2346e60_0 .net "ca", 15 0, L_0x55a1f3995120;  1 drivers
v0x55a1f2337470_0 .net "cin", 15 0, L_0x55a1f3995560;  1 drivers
v0x55a1f23402c0_0 .net "sum", 15 0, L_0x55a1f3995080;  1 drivers
L_0x55a1f398ce90 .part L_0x55a1f3995380, 0, 4;
L_0x55a1f398cf30 .part L_0x55a1f3995470, 0, 4;
L_0x55a1f398cfd0 .part L_0x55a1f3995560, 0, 4;
L_0x55a1f398f820 .part L_0x55a1f3995380, 4, 4;
L_0x55a1f398f910 .part L_0x55a1f3995470, 4, 4;
L_0x55a1f398fa00 .part L_0x55a1f3995560, 4, 4;
L_0x55a1f39922e0 .part L_0x55a1f3995380, 8, 4;
L_0x55a1f3992380 .part L_0x55a1f3995470, 8, 4;
L_0x55a1f3992470 .part L_0x55a1f3995560, 8, 4;
L_0x55a1f3994c80 .part L_0x55a1f3995380, 12, 4;
L_0x55a1f3994db0 .part L_0x55a1f3995470, 12, 4;
L_0x55a1f3994ee0 .part L_0x55a1f3995560, 12, 4;
L_0x55a1f3995080 .concat8 [ 4 4 4 4], L_0x55a1f398cc80, L_0x55a1f398f610, L_0x55a1f39920d0, L_0x55a1f3994a70;
L_0x55a1f3995120 .concat8 [ 4 4 4 4], L_0x55a1f398cd20, L_0x55a1f398f6b0, L_0x55a1f3992170, L_0x55a1f3994b10;
S_0x55a1f28b0720 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f287d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f323df20_0 .net "a", 3 0, L_0x55a1f398ce90;  1 drivers
v0x55a1f323afd0_0 .net "b", 3 0, L_0x55a1f398cf30;  1 drivers
v0x55a1f3238080_0 .net "ca", 3 0, L_0x55a1f398cd20;  1 drivers
v0x55a1f3228780_0 .net "cin", 3 0, L_0x55a1f398cfd0;  1 drivers
v0x55a1f32315d0_0 .net "sum", 3 0, L_0x55a1f398cc80;  1 drivers
L_0x55a1f398ac40 .part L_0x55a1f398ce90, 0, 1;
L_0x55a1f398ad70 .part L_0x55a1f398cf30, 0, 1;
L_0x55a1f398aea0 .part L_0x55a1f398cfd0, 0, 1;
L_0x55a1f398b4b0 .part L_0x55a1f398ce90, 1, 1;
L_0x55a1f398b5e0 .part L_0x55a1f398cf30, 1, 1;
L_0x55a1f398b710 .part L_0x55a1f398cfd0, 1, 1;
L_0x55a1f398be50 .part L_0x55a1f398ce90, 2, 1;
L_0x55a1f398bf80 .part L_0x55a1f398cf30, 2, 1;
L_0x55a1f398c100 .part L_0x55a1f398cfd0, 2, 1;
L_0x55a1f398c6d0 .part L_0x55a1f398ce90, 3, 1;
L_0x55a1f398c890 .part L_0x55a1f398cf30, 3, 1;
L_0x55a1f398ca50 .part L_0x55a1f398cfd0, 3, 1;
L_0x55a1f398cc80 .concat8 [ 1 1 1 1], L_0x55a1f3989bf0, L_0x55a1f398b040, L_0x55a1f398b8f0, L_0x55a1f398c2a0;
L_0x55a1f398cd20 .concat8 [ 1 1 1 1], L_0x55a1f398ab30, L_0x55a1f398b3a0, L_0x55a1f398bd40, L_0x55a1f398c5c0;
S_0x55a1f28bd110 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f28b0720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398a200 .functor XOR 1, L_0x55a1f398ac40, L_0x55a1f398ad70, C4<0>, C4<0>;
L_0x55a1f3989bf0 .functor XOR 1, L_0x55a1f398a200, L_0x55a1f398aea0, C4<0>, C4<0>;
L_0x55a1f398a7a0 .functor AND 1, L_0x55a1f398ac40, L_0x55a1f398ad70, C4<1>, C4<1>;
L_0x55a1f398a8b0 .functor AND 1, L_0x55a1f398ac40, L_0x55a1f398aea0, C4<1>, C4<1>;
L_0x55a1f398a970 .functor OR 1, L_0x55a1f398a7a0, L_0x55a1f398a8b0, C4<0>, C4<0>;
L_0x55a1f398aa80 .functor AND 1, L_0x55a1f398aea0, L_0x55a1f398ad70, C4<1>, C4<1>;
L_0x55a1f398ab30 .functor OR 1, L_0x55a1f398a970, L_0x55a1f398aa80, C4<0>, C4<0>;
v0x55a1f32c82c0_0 .net *"_s0", 0 0, L_0x55a1f398a200;  1 drivers
v0x55a1f32b89c0_0 .net *"_s10", 0 0, L_0x55a1f398aa80;  1 drivers
v0x55a1f32c1810_0 .net *"_s4", 0 0, L_0x55a1f398a7a0;  1 drivers
v0x55a1f32be8c0_0 .net *"_s6", 0 0, L_0x55a1f398a8b0;  1 drivers
v0x55a1f32bb970_0 .net *"_s8", 0 0, L_0x55a1f398a970;  1 drivers
v0x55a1f32abf80_0 .net "a", 0 0, L_0x55a1f398ac40;  1 drivers
v0x55a1f32b4dd0_0 .net "b", 0 0, L_0x55a1f398ad70;  1 drivers
v0x55a1f32b1e80_0 .net "ca", 0 0, L_0x55a1f398ab30;  1 drivers
v0x55a1f32aef30_0 .net "cin", 0 0, L_0x55a1f398aea0;  1 drivers
v0x55a1f329c360_0 .net "sum", 0 0, L_0x55a1f3989bf0;  1 drivers
S_0x55a1f28bc810 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f28b0720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398afd0 .functor XOR 1, L_0x55a1f398b4b0, L_0x55a1f398b5e0, C4<0>, C4<0>;
L_0x55a1f398b040 .functor XOR 1, L_0x55a1f398afd0, L_0x55a1f398b710, C4<0>, C4<0>;
L_0x55a1f398b0b0 .functor AND 1, L_0x55a1f398b4b0, L_0x55a1f398b5e0, C4<1>, C4<1>;
L_0x55a1f398b120 .functor AND 1, L_0x55a1f398b4b0, L_0x55a1f398b710, C4<1>, C4<1>;
L_0x55a1f398b1e0 .functor OR 1, L_0x55a1f398b0b0, L_0x55a1f398b120, C4<0>, C4<0>;
L_0x55a1f398b2f0 .functor AND 1, L_0x55a1f398b710, L_0x55a1f398b5e0, C4<1>, C4<1>;
L_0x55a1f398b3a0 .functor OR 1, L_0x55a1f398b1e0, L_0x55a1f398b2f0, C4<0>, C4<0>;
v0x55a1f32a51b0_0 .net *"_s0", 0 0, L_0x55a1f398afd0;  1 drivers
v0x55a1f32a2260_0 .net *"_s10", 0 0, L_0x55a1f398b2f0;  1 drivers
v0x55a1f329f310_0 .net *"_s4", 0 0, L_0x55a1f398b0b0;  1 drivers
v0x55a1f328fa10_0 .net *"_s6", 0 0, L_0x55a1f398b120;  1 drivers
v0x55a1f3298860_0 .net *"_s8", 0 0, L_0x55a1f398b1e0;  1 drivers
v0x55a1f32929c0_0 .net "a", 0 0, L_0x55a1f398b4b0;  1 drivers
v0x55a1f32830c0_0 .net "b", 0 0, L_0x55a1f398b5e0;  1 drivers
v0x55a1f328bf10_0 .net "ca", 0 0, L_0x55a1f398b3a0;  1 drivers
v0x55a1f3288fc0_0 .net "cin", 0 0, L_0x55a1f398b710;  1 drivers
v0x55a1f3286070_0 .net "sum", 0 0, L_0x55a1f398b040;  1 drivers
S_0x55a1f2889ed0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f28b0720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398b880 .functor XOR 1, L_0x55a1f398be50, L_0x55a1f398bf80, C4<0>, C4<0>;
L_0x55a1f398b8f0 .functor XOR 1, L_0x55a1f398b880, L_0x55a1f398c100, C4<0>, C4<0>;
L_0x55a1f398b9b0 .functor AND 1, L_0x55a1f398be50, L_0x55a1f398bf80, C4<1>, C4<1>;
L_0x55a1f398bac0 .functor AND 1, L_0x55a1f398be50, L_0x55a1f398c100, C4<1>, C4<1>;
L_0x55a1f398bb80 .functor OR 1, L_0x55a1f398b9b0, L_0x55a1f398bac0, C4<0>, C4<0>;
L_0x55a1f398bc90 .functor AND 1, L_0x55a1f398c100, L_0x55a1f398bf80, C4<1>, C4<1>;
L_0x55a1f398bd40 .functor OR 1, L_0x55a1f398bb80, L_0x55a1f398bc90, C4<0>, C4<0>;
v0x55a1f3276680_0 .net *"_s0", 0 0, L_0x55a1f398b880;  1 drivers
v0x55a1f327f4d0_0 .net *"_s10", 0 0, L_0x55a1f398bc90;  1 drivers
v0x55a1f327c580_0 .net *"_s4", 0 0, L_0x55a1f398b9b0;  1 drivers
v0x55a1f3279630_0 .net *"_s6", 0 0, L_0x55a1f398bac0;  1 drivers
v0x55a1f3269120_0 .net *"_s8", 0 0, L_0x55a1f398bb80;  1 drivers
v0x55a1f3271f70_0 .net "a", 0 0, L_0x55a1f398be50;  1 drivers
v0x55a1f326f020_0 .net "b", 0 0, L_0x55a1f398bf80;  1 drivers
v0x55a1f326c0d0_0 .net "ca", 0 0, L_0x55a1f398bd40;  1 drivers
v0x55a1f325c7d0_0 .net "cin", 0 0, L_0x55a1f398c100;  1 drivers
v0x55a1f3265620_0 .net "sum", 0 0, L_0x55a1f398b8f0;  1 drivers
S_0x55a1f28895d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f28b0720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398c230 .functor XOR 1, L_0x55a1f398c6d0, L_0x55a1f398c890, C4<0>, C4<0>;
L_0x55a1f398c2a0 .functor XOR 1, L_0x55a1f398c230, L_0x55a1f398ca50, C4<0>, C4<0>;
L_0x55a1f398c310 .functor AND 1, L_0x55a1f398c6d0, L_0x55a1f398c890, C4<1>, C4<1>;
L_0x55a1f398c380 .functor AND 1, L_0x55a1f398c6d0, L_0x55a1f398ca50, C4<1>, C4<1>;
L_0x55a1f398c440 .functor OR 1, L_0x55a1f398c310, L_0x55a1f398c380, C4<0>, C4<0>;
L_0x55a1f398c550 .functor AND 1, L_0x55a1f398ca50, L_0x55a1f398c890, C4<1>, C4<1>;
L_0x55a1f398c5c0 .functor OR 1, L_0x55a1f398c440, L_0x55a1f398c550, C4<0>, C4<0>;
v0x55a1f325f780_0 .net *"_s0", 0 0, L_0x55a1f398c230;  1 drivers
v0x55a1f324fe80_0 .net *"_s10", 0 0, L_0x55a1f398c550;  1 drivers
v0x55a1f3258cd0_0 .net *"_s4", 0 0, L_0x55a1f398c310;  1 drivers
v0x55a1f3255d80_0 .net *"_s6", 0 0, L_0x55a1f398c380;  1 drivers
v0x55a1f3252e30_0 .net *"_s8", 0 0, L_0x55a1f398c440;  1 drivers
v0x55a1f3243440_0 .net "a", 0 0, L_0x55a1f398c6d0;  1 drivers
v0x55a1f324c290_0 .net "b", 0 0, L_0x55a1f398c890;  1 drivers
v0x55a1f3249340_0 .net "ca", 0 0, L_0x55a1f398c5c0;  1 drivers
v0x55a1f32463f0_0 .net "cin", 0 0, L_0x55a1f398ca50;  1 drivers
v0x55a1f32350d0_0 .net "sum", 0 0, L_0x55a1f398c2a0;  1 drivers
S_0x55a1f28494a0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f287d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f31a20e0_0 .net "a", 3 0, L_0x55a1f398f820;  1 drivers
v0x55a1f319f190_0 .net "b", 3 0, L_0x55a1f398f910;  1 drivers
v0x55a1f319c240_0 .net "ca", 3 0, L_0x55a1f398f6b0;  1 drivers
v0x55a1f318c940_0 .net "cin", 3 0, L_0x55a1f398fa00;  1 drivers
v0x55a1f3195790_0 .net "sum", 3 0, L_0x55a1f398f610;  1 drivers
L_0x55a1f398d5d0 .part L_0x55a1f398f820, 0, 1;
L_0x55a1f398d700 .part L_0x55a1f398f910, 0, 1;
L_0x55a1f398d830 .part L_0x55a1f398fa00, 0, 1;
L_0x55a1f398de40 .part L_0x55a1f398f820, 1, 1;
L_0x55a1f398df70 .part L_0x55a1f398f910, 1, 1;
L_0x55a1f398e0a0 .part L_0x55a1f398fa00, 1, 1;
L_0x55a1f398e7e0 .part L_0x55a1f398f820, 2, 1;
L_0x55a1f398e910 .part L_0x55a1f398f910, 2, 1;
L_0x55a1f398ea90 .part L_0x55a1f398fa00, 2, 1;
L_0x55a1f398f060 .part L_0x55a1f398f820, 3, 1;
L_0x55a1f398f220 .part L_0x55a1f398f910, 3, 1;
L_0x55a1f398f3e0 .part L_0x55a1f398fa00, 3, 1;
L_0x55a1f398f610 .concat8 [ 1 1 1 1], L_0x55a1f398d070, L_0x55a1f398d9d0, L_0x55a1f398e280, L_0x55a1f398ec30;
L_0x55a1f398f6b0 .concat8 [ 1 1 1 1], L_0x55a1f398d4c0, L_0x55a1f398dd30, L_0x55a1f398e6d0, L_0x55a1f398ef50;
S_0x55a1f2855e90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f28494a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398cc10 .functor XOR 1, L_0x55a1f398d5d0, L_0x55a1f398d700, C4<0>, C4<0>;
L_0x55a1f398d070 .functor XOR 1, L_0x55a1f398cc10, L_0x55a1f398d830, C4<0>, C4<0>;
L_0x55a1f398d130 .functor AND 1, L_0x55a1f398d5d0, L_0x55a1f398d700, C4<1>, C4<1>;
L_0x55a1f398d240 .functor AND 1, L_0x55a1f398d5d0, L_0x55a1f398d830, C4<1>, C4<1>;
L_0x55a1f398d300 .functor OR 1, L_0x55a1f398d130, L_0x55a1f398d240, C4<0>, C4<0>;
L_0x55a1f398d410 .functor AND 1, L_0x55a1f398d830, L_0x55a1f398d700, C4<1>, C4<1>;
L_0x55a1f398d4c0 .functor OR 1, L_0x55a1f398d300, L_0x55a1f398d410, C4<0>, C4<0>;
v0x55a1f322b730_0 .net *"_s0", 0 0, L_0x55a1f398cc10;  1 drivers
v0x55a1f321be30_0 .net *"_s10", 0 0, L_0x55a1f398d410;  1 drivers
v0x55a1f3224c80_0 .net *"_s4", 0 0, L_0x55a1f398d130;  1 drivers
v0x55a1f3221d30_0 .net *"_s6", 0 0, L_0x55a1f398d240;  1 drivers
v0x55a1f321ede0_0 .net *"_s8", 0 0, L_0x55a1f398d300;  1 drivers
v0x55a1f320f3f0_0 .net "a", 0 0, L_0x55a1f398d5d0;  1 drivers
v0x55a1f3218240_0 .net "b", 0 0, L_0x55a1f398d700;  1 drivers
v0x55a1f32152f0_0 .net "ca", 0 0, L_0x55a1f398d4c0;  1 drivers
v0x55a1f32123a0_0 .net "cin", 0 0, L_0x55a1f398d830;  1 drivers
v0x55a1f3201e90_0 .net "sum", 0 0, L_0x55a1f398d070;  1 drivers
S_0x55a1f2855590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f28494a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398d960 .functor XOR 1, L_0x55a1f398de40, L_0x55a1f398df70, C4<0>, C4<0>;
L_0x55a1f398d9d0 .functor XOR 1, L_0x55a1f398d960, L_0x55a1f398e0a0, C4<0>, C4<0>;
L_0x55a1f398da40 .functor AND 1, L_0x55a1f398de40, L_0x55a1f398df70, C4<1>, C4<1>;
L_0x55a1f398dab0 .functor AND 1, L_0x55a1f398de40, L_0x55a1f398e0a0, C4<1>, C4<1>;
L_0x55a1f398db70 .functor OR 1, L_0x55a1f398da40, L_0x55a1f398dab0, C4<0>, C4<0>;
L_0x55a1f398dc80 .functor AND 1, L_0x55a1f398e0a0, L_0x55a1f398df70, C4<1>, C4<1>;
L_0x55a1f398dd30 .functor OR 1, L_0x55a1f398db70, L_0x55a1f398dc80, C4<0>, C4<0>;
v0x55a1f320ace0_0 .net *"_s0", 0 0, L_0x55a1f398d960;  1 drivers
v0x55a1f3207d90_0 .net *"_s10", 0 0, L_0x55a1f398dc80;  1 drivers
v0x55a1f3204e40_0 .net *"_s4", 0 0, L_0x55a1f398da40;  1 drivers
v0x55a1f31f5540_0 .net *"_s6", 0 0, L_0x55a1f398dab0;  1 drivers
v0x55a1f31fe390_0 .net *"_s8", 0 0, L_0x55a1f398db70;  1 drivers
v0x55a1f31f84f0_0 .net "a", 0 0, L_0x55a1f398de40;  1 drivers
v0x55a1f31e8bf0_0 .net "b", 0 0, L_0x55a1f398df70;  1 drivers
v0x55a1f31f1a40_0 .net "ca", 0 0, L_0x55a1f398dd30;  1 drivers
v0x55a1f31eeaf0_0 .net "cin", 0 0, L_0x55a1f398e0a0;  1 drivers
v0x55a1f31ebba0_0 .net "sum", 0 0, L_0x55a1f398d9d0;  1 drivers
S_0x55a1f2822c50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f28494a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398e210 .functor XOR 1, L_0x55a1f398e7e0, L_0x55a1f398e910, C4<0>, C4<0>;
L_0x55a1f398e280 .functor XOR 1, L_0x55a1f398e210, L_0x55a1f398ea90, C4<0>, C4<0>;
L_0x55a1f398e340 .functor AND 1, L_0x55a1f398e7e0, L_0x55a1f398e910, C4<1>, C4<1>;
L_0x55a1f398e450 .functor AND 1, L_0x55a1f398e7e0, L_0x55a1f398ea90, C4<1>, C4<1>;
L_0x55a1f398e510 .functor OR 1, L_0x55a1f398e340, L_0x55a1f398e450, C4<0>, C4<0>;
L_0x55a1f398e620 .functor AND 1, L_0x55a1f398ea90, L_0x55a1f398e910, C4<1>, C4<1>;
L_0x55a1f398e6d0 .functor OR 1, L_0x55a1f398e510, L_0x55a1f398e620, C4<0>, C4<0>;
v0x55a1f31dc1b0_0 .net *"_s0", 0 0, L_0x55a1f398e210;  1 drivers
v0x55a1f31e5000_0 .net *"_s10", 0 0, L_0x55a1f398e620;  1 drivers
v0x55a1f31e20b0_0 .net *"_s4", 0 0, L_0x55a1f398e340;  1 drivers
v0x55a1f31df160_0 .net *"_s6", 0 0, L_0x55a1f398e450;  1 drivers
v0x55a1f31cc4d0_0 .net *"_s8", 0 0, L_0x55a1f398e510;  1 drivers
v0x55a1f31d5320_0 .net "a", 0 0, L_0x55a1f398e7e0;  1 drivers
v0x55a1f31d23d0_0 .net "b", 0 0, L_0x55a1f398e910;  1 drivers
v0x55a1f31cf480_0 .net "ca", 0 0, L_0x55a1f398e6d0;  1 drivers
v0x55a1f31bfb80_0 .net "cin", 0 0, L_0x55a1f398ea90;  1 drivers
v0x55a1f31c89d0_0 .net "sum", 0 0, L_0x55a1f398e280;  1 drivers
S_0x55a1f2822350 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f28494a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398ebc0 .functor XOR 1, L_0x55a1f398f060, L_0x55a1f398f220, C4<0>, C4<0>;
L_0x55a1f398ec30 .functor XOR 1, L_0x55a1f398ebc0, L_0x55a1f398f3e0, C4<0>, C4<0>;
L_0x55a1f398eca0 .functor AND 1, L_0x55a1f398f060, L_0x55a1f398f220, C4<1>, C4<1>;
L_0x55a1f398ed10 .functor AND 1, L_0x55a1f398f060, L_0x55a1f398f3e0, C4<1>, C4<1>;
L_0x55a1f398edd0 .functor OR 1, L_0x55a1f398eca0, L_0x55a1f398ed10, C4<0>, C4<0>;
L_0x55a1f398eee0 .functor AND 1, L_0x55a1f398f3e0, L_0x55a1f398f220, C4<1>, C4<1>;
L_0x55a1f398ef50 .functor OR 1, L_0x55a1f398edd0, L_0x55a1f398eee0, C4<0>, C4<0>;
v0x55a1f31c2b30_0 .net *"_s0", 0 0, L_0x55a1f398ebc0;  1 drivers
v0x55a1f31b3230_0 .net *"_s10", 0 0, L_0x55a1f398eee0;  1 drivers
v0x55a1f31bc080_0 .net *"_s4", 0 0, L_0x55a1f398eca0;  1 drivers
v0x55a1f31b9130_0 .net *"_s6", 0 0, L_0x55a1f398ed10;  1 drivers
v0x55a1f31b61e0_0 .net *"_s8", 0 0, L_0x55a1f398edd0;  1 drivers
v0x55a1f31a67f0_0 .net "a", 0 0, L_0x55a1f398f060;  1 drivers
v0x55a1f31af640_0 .net "b", 0 0, L_0x55a1f398f220;  1 drivers
v0x55a1f31ac6f0_0 .net "ca", 0 0, L_0x55a1f398ef50;  1 drivers
v0x55a1f31a97a0_0 .net "cin", 0 0, L_0x55a1f398f3e0;  1 drivers
v0x55a1f3199290_0 .net "sum", 0 0, L_0x55a1f398ec30;  1 drivers
S_0x55a1f2814740 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f287d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23fa5c0_0 .net "a", 3 0, L_0x55a1f39922e0;  1 drivers
v0x55a1f23eacc0_0 .net "b", 3 0, L_0x55a1f3992380;  1 drivers
v0x55a1f23f3b10_0 .net "ca", 3 0, L_0x55a1f3992170;  1 drivers
v0x55a1f23edc70_0 .net "cin", 3 0, L_0x55a1f3992470;  1 drivers
v0x55a1f23de370_0 .net "sum", 3 0, L_0x55a1f39920d0;  1 drivers
L_0x55a1f3990090 .part L_0x55a1f39922e0, 0, 1;
L_0x55a1f39901c0 .part L_0x55a1f3992380, 0, 1;
L_0x55a1f39902f0 .part L_0x55a1f3992470, 0, 1;
L_0x55a1f3990900 .part L_0x55a1f39922e0, 1, 1;
L_0x55a1f3990a30 .part L_0x55a1f3992380, 1, 1;
L_0x55a1f3990b60 .part L_0x55a1f3992470, 1, 1;
L_0x55a1f39912a0 .part L_0x55a1f39922e0, 2, 1;
L_0x55a1f39913d0 .part L_0x55a1f3992380, 2, 1;
L_0x55a1f3991550 .part L_0x55a1f3992470, 2, 1;
L_0x55a1f3991b20 .part L_0x55a1f39922e0, 3, 1;
L_0x55a1f3991ce0 .part L_0x55a1f3992380, 3, 1;
L_0x55a1f3991ea0 .part L_0x55a1f3992470, 3, 1;
L_0x55a1f39920d0 .concat8 [ 1 1 1 1], L_0x55a1f398fb30, L_0x55a1f3990490, L_0x55a1f3990d40, L_0x55a1f39916f0;
L_0x55a1f3992170 .concat8 [ 1 1 1 1], L_0x55a1f398ff80, L_0x55a1f39907f0, L_0x55a1f3991190, L_0x55a1f3991a10;
S_0x55a1f28142f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2814740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f398f5a0 .functor XOR 1, L_0x55a1f3990090, L_0x55a1f39901c0, C4<0>, C4<0>;
L_0x55a1f398fb30 .functor XOR 1, L_0x55a1f398f5a0, L_0x55a1f39902f0, C4<0>, C4<0>;
L_0x55a1f398fbf0 .functor AND 1, L_0x55a1f3990090, L_0x55a1f39901c0, C4<1>, C4<1>;
L_0x55a1f398fd00 .functor AND 1, L_0x55a1f3990090, L_0x55a1f39902f0, C4<1>, C4<1>;
L_0x55a1f398fdc0 .functor OR 1, L_0x55a1f398fbf0, L_0x55a1f398fd00, C4<0>, C4<0>;
L_0x55a1f398fed0 .functor AND 1, L_0x55a1f39902f0, L_0x55a1f39901c0, C4<1>, C4<1>;
L_0x55a1f398ff80 .functor OR 1, L_0x55a1f398fdc0, L_0x55a1f398fed0, C4<0>, C4<0>;
v0x55a1f318f8f0_0 .net *"_s0", 0 0, L_0x55a1f398f5a0;  1 drivers
v0x55a1f317fff0_0 .net *"_s10", 0 0, L_0x55a1f398fed0;  1 drivers
v0x55a1f3188e40_0 .net *"_s4", 0 0, L_0x55a1f398fbf0;  1 drivers
v0x55a1f3185ef0_0 .net *"_s6", 0 0, L_0x55a1f398fd00;  1 drivers
v0x55a1f3182fa0_0 .net *"_s8", 0 0, L_0x55a1f398fdc0;  1 drivers
v0x55a1f31735b0_0 .net "a", 0 0, L_0x55a1f3990090;  1 drivers
v0x55a1f317c400_0 .net "b", 0 0, L_0x55a1f39901c0;  1 drivers
v0x55a1f31794b0_0 .net "ca", 0 0, L_0x55a1f398ff80;  1 drivers
v0x55a1f3176560_0 .net "cin", 0 0, L_0x55a1f39902f0;  1 drivers
v0x55a1f3165250_0 .net "sum", 0 0, L_0x55a1f398fb30;  1 drivers
S_0x55a1f27ad530 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2814740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3990420 .functor XOR 1, L_0x55a1f3990900, L_0x55a1f3990a30, C4<0>, C4<0>;
L_0x55a1f3990490 .functor XOR 1, L_0x55a1f3990420, L_0x55a1f3990b60, C4<0>, C4<0>;
L_0x55a1f3990500 .functor AND 1, L_0x55a1f3990900, L_0x55a1f3990a30, C4<1>, C4<1>;
L_0x55a1f3990570 .functor AND 1, L_0x55a1f3990900, L_0x55a1f3990b60, C4<1>, C4<1>;
L_0x55a1f3990630 .functor OR 1, L_0x55a1f3990500, L_0x55a1f3990570, C4<0>, C4<0>;
L_0x55a1f3990740 .functor AND 1, L_0x55a1f3990b60, L_0x55a1f3990a30, C4<1>, C4<1>;
L_0x55a1f39907f0 .functor OR 1, L_0x55a1f3990630, L_0x55a1f3990740, C4<0>, C4<0>;
v0x55a1f316e0a0_0 .net *"_s0", 0 0, L_0x55a1f3990420;  1 drivers
v0x55a1f3168200_0 .net *"_s10", 0 0, L_0x55a1f3990740;  1 drivers
v0x55a1f3158900_0 .net *"_s4", 0 0, L_0x55a1f3990500;  1 drivers
v0x55a1f3161750_0 .net *"_s6", 0 0, L_0x55a1f3990570;  1 drivers
v0x55a1f315b8b0_0 .net *"_s8", 0 0, L_0x55a1f3990630;  1 drivers
v0x55a1f314bfb0_0 .net "a", 0 0, L_0x55a1f3990900;  1 drivers
v0x55a1f3154e00_0 .net "b", 0 0, L_0x55a1f3990a30;  1 drivers
v0x55a1f3151eb0_0 .net "ca", 0 0, L_0x55a1f39907f0;  1 drivers
v0x55a1f314ef60_0 .net "cin", 0 0, L_0x55a1f3990b60;  1 drivers
v0x55a1f313f570_0 .net "sum", 0 0, L_0x55a1f3990490;  1 drivers
S_0x55a1f27e08a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2814740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3990cd0 .functor XOR 1, L_0x55a1f39912a0, L_0x55a1f39913d0, C4<0>, C4<0>;
L_0x55a1f3990d40 .functor XOR 1, L_0x55a1f3990cd0, L_0x55a1f3991550, C4<0>, C4<0>;
L_0x55a1f3990e00 .functor AND 1, L_0x55a1f39912a0, L_0x55a1f39913d0, C4<1>, C4<1>;
L_0x55a1f3990f10 .functor AND 1, L_0x55a1f39912a0, L_0x55a1f3991550, C4<1>, C4<1>;
L_0x55a1f3990fd0 .functor OR 1, L_0x55a1f3990e00, L_0x55a1f3990f10, C4<0>, C4<0>;
L_0x55a1f39910e0 .functor AND 1, L_0x55a1f3991550, L_0x55a1f39913d0, C4<1>, C4<1>;
L_0x55a1f3991190 .functor OR 1, L_0x55a1f3990fd0, L_0x55a1f39910e0, C4<0>, C4<0>;
v0x55a1f31483c0_0 .net *"_s0", 0 0, L_0x55a1f3990cd0;  1 drivers
v0x55a1f3145470_0 .net *"_s10", 0 0, L_0x55a1f39910e0;  1 drivers
v0x55a1f3142520_0 .net *"_s4", 0 0, L_0x55a1f3990e00;  1 drivers
v0x55a1f3132010_0 .net *"_s6", 0 0, L_0x55a1f3990f10;  1 drivers
v0x55a1f313ae60_0 .net *"_s8", 0 0, L_0x55a1f3990fd0;  1 drivers
v0x55a1f3137f10_0 .net "a", 0 0, L_0x55a1f39912a0;  1 drivers
v0x55a1f3134fc0_0 .net "b", 0 0, L_0x55a1f39913d0;  1 drivers
v0x55a1f31256c0_0 .net "ca", 0 0, L_0x55a1f3991190;  1 drivers
v0x55a1f312e510_0 .net "cin", 0 0, L_0x55a1f3991550;  1 drivers
v0x55a1f3128670_0 .net "sum", 0 0, L_0x55a1f3990d40;  1 drivers
S_0x55a1f27ed290 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2814740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3991680 .functor XOR 1, L_0x55a1f3991b20, L_0x55a1f3991ce0, C4<0>, C4<0>;
L_0x55a1f39916f0 .functor XOR 1, L_0x55a1f3991680, L_0x55a1f3991ea0, C4<0>, C4<0>;
L_0x55a1f3991760 .functor AND 1, L_0x55a1f3991b20, L_0x55a1f3991ce0, C4<1>, C4<1>;
L_0x55a1f39917d0 .functor AND 1, L_0x55a1f3991b20, L_0x55a1f3991ea0, C4<1>, C4<1>;
L_0x55a1f3991890 .functor OR 1, L_0x55a1f3991760, L_0x55a1f39917d0, C4<0>, C4<0>;
L_0x55a1f39919a0 .functor AND 1, L_0x55a1f3991ea0, L_0x55a1f3991ce0, C4<1>, C4<1>;
L_0x55a1f3991a10 .functor OR 1, L_0x55a1f3991890, L_0x55a1f39919a0, C4<0>, C4<0>;
v0x55a1f3118d70_0 .net *"_s0", 0 0, L_0x55a1f3991680;  1 drivers
v0x55a1f3121bc0_0 .net *"_s10", 0 0, L_0x55a1f39919a0;  1 drivers
v0x55a1f311ec70_0 .net *"_s4", 0 0, L_0x55a1f3991760;  1 drivers
v0x55a1f311bd20_0 .net *"_s6", 0 0, L_0x55a1f39917d0;  1 drivers
v0x55a1f310c330_0 .net *"_s8", 0 0, L_0x55a1f3991890;  1 drivers
v0x55a1f3115180_0 .net "a", 0 0, L_0x55a1f3991b20;  1 drivers
v0x55a1f3112230_0 .net "b", 0 0, L_0x55a1f3991ce0;  1 drivers
v0x55a1f310f2e0_0 .net "ca", 0 0, L_0x55a1f3991a10;  1 drivers
v0x55a1f23f7610_0 .net "cin", 0 0, L_0x55a1f3991ea0;  1 drivers
v0x55a1f2400460_0 .net "sum", 0 0, L_0x55a1f39916f0;  1 drivers
S_0x55a1f27ec990 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f287d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2360100_0 .net "a", 3 0, L_0x55a1f3994c80;  1 drivers
v0x55a1f2350800_0 .net "b", 3 0, L_0x55a1f3994db0;  1 drivers
v0x55a1f2359650_0 .net "ca", 3 0, L_0x55a1f3994b10;  1 drivers
v0x55a1f23537b0_0 .net "cin", 3 0, L_0x55a1f3994ee0;  1 drivers
v0x55a1f2343eb0_0 .net "sum", 3 0, L_0x55a1f3994a70;  1 drivers
L_0x55a1f3992a30 .part L_0x55a1f3994c80, 0, 1;
L_0x55a1f3992b60 .part L_0x55a1f3994db0, 0, 1;
L_0x55a1f3992c90 .part L_0x55a1f3994ee0, 0, 1;
L_0x55a1f39932a0 .part L_0x55a1f3994c80, 1, 1;
L_0x55a1f39933d0 .part L_0x55a1f3994db0, 1, 1;
L_0x55a1f3993500 .part L_0x55a1f3994ee0, 1, 1;
L_0x55a1f3993c40 .part L_0x55a1f3994c80, 2, 1;
L_0x55a1f3993d70 .part L_0x55a1f3994db0, 2, 1;
L_0x55a1f3993ef0 .part L_0x55a1f3994ee0, 2, 1;
L_0x55a1f39944c0 .part L_0x55a1f3994c80, 3, 1;
L_0x55a1f3994680 .part L_0x55a1f3994db0, 3, 1;
L_0x55a1f3994840 .part L_0x55a1f3994ee0, 3, 1;
L_0x55a1f3994a70 .concat8 [ 1 1 1 1], L_0x55a1f3992510, L_0x55a1f3992e30, L_0x55a1f39936e0, L_0x55a1f3994090;
L_0x55a1f3994b10 .concat8 [ 1 1 1 1], L_0x55a1f3992920, L_0x55a1f3993190, L_0x55a1f3993b30, L_0x55a1f39943b0;
S_0x55a1f27ba050 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f27ec990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3992060 .functor XOR 1, L_0x55a1f3992a30, L_0x55a1f3992b60, C4<0>, C4<0>;
L_0x55a1f3992510 .functor XOR 1, L_0x55a1f3992060, L_0x55a1f3992c90, C4<0>, C4<0>;
L_0x55a1f39925d0 .functor AND 1, L_0x55a1f3992a30, L_0x55a1f3992b60, C4<1>, C4<1>;
L_0x55a1f39926e0 .functor AND 1, L_0x55a1f3992a30, L_0x55a1f3992c90, C4<1>, C4<1>;
L_0x55a1f39927a0 .functor OR 1, L_0x55a1f39925d0, L_0x55a1f39926e0, C4<0>, C4<0>;
L_0x55a1f39928b0 .functor AND 1, L_0x55a1f3992c90, L_0x55a1f3992b60, C4<1>, C4<1>;
L_0x55a1f3992920 .functor OR 1, L_0x55a1f39927a0, L_0x55a1f39928b0, C4<0>, C4<0>;
v0x55a1f23e71c0_0 .net *"_s0", 0 0, L_0x55a1f3992060;  1 drivers
v0x55a1f23e4270_0 .net *"_s10", 0 0, L_0x55a1f39928b0;  1 drivers
v0x55a1f23e1320_0 .net *"_s4", 0 0, L_0x55a1f39925d0;  1 drivers
v0x55a1f23d1930_0 .net *"_s6", 0 0, L_0x55a1f39926e0;  1 drivers
v0x55a1f23da780_0 .net *"_s8", 0 0, L_0x55a1f39927a0;  1 drivers
v0x55a1f23d7830_0 .net "a", 0 0, L_0x55a1f3992a30;  1 drivers
v0x55a1f23d48e0_0 .net "b", 0 0, L_0x55a1f3992b60;  1 drivers
v0x55a1f23c43d0_0 .net "ca", 0 0, L_0x55a1f3992920;  1 drivers
v0x55a1f23cd220_0 .net "cin", 0 0, L_0x55a1f3992c90;  1 drivers
v0x55a1f23ca2d0_0 .net "sum", 0 0, L_0x55a1f3992510;  1 drivers
S_0x55a1f27b9750 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f27ec990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3992dc0 .functor XOR 1, L_0x55a1f39932a0, L_0x55a1f39933d0, C4<0>, C4<0>;
L_0x55a1f3992e30 .functor XOR 1, L_0x55a1f3992dc0, L_0x55a1f3993500, C4<0>, C4<0>;
L_0x55a1f3992ea0 .functor AND 1, L_0x55a1f39932a0, L_0x55a1f39933d0, C4<1>, C4<1>;
L_0x55a1f3992f10 .functor AND 1, L_0x55a1f39932a0, L_0x55a1f3993500, C4<1>, C4<1>;
L_0x55a1f3992fd0 .functor OR 1, L_0x55a1f3992ea0, L_0x55a1f3992f10, C4<0>, C4<0>;
L_0x55a1f39930e0 .functor AND 1, L_0x55a1f3993500, L_0x55a1f39933d0, C4<1>, C4<1>;
L_0x55a1f3993190 .functor OR 1, L_0x55a1f3992fd0, L_0x55a1f39930e0, C4<0>, C4<0>;
v0x55a1f23c7380_0 .net *"_s0", 0 0, L_0x55a1f3992dc0;  1 drivers
v0x55a1f23b7a80_0 .net *"_s10", 0 0, L_0x55a1f39930e0;  1 drivers
v0x55a1f23c08d0_0 .net *"_s4", 0 0, L_0x55a1f3992ea0;  1 drivers
v0x55a1f23baa30_0 .net *"_s6", 0 0, L_0x55a1f3992f10;  1 drivers
v0x55a1f23ab130_0 .net *"_s8", 0 0, L_0x55a1f3992fd0;  1 drivers
v0x55a1f23b3f80_0 .net "a", 0 0, L_0x55a1f39932a0;  1 drivers
v0x55a1f23b1030_0 .net "b", 0 0, L_0x55a1f39933d0;  1 drivers
v0x55a1f23ae0e0_0 .net "ca", 0 0, L_0x55a1f3993190;  1 drivers
v0x55a1f239e6f0_0 .net "cin", 0 0, L_0x55a1f3993500;  1 drivers
v0x55a1f23a7540_0 .net "sum", 0 0, L_0x55a1f3992e30;  1 drivers
S_0x55a1f2779620 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f27ec990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3993670 .functor XOR 1, L_0x55a1f3993c40, L_0x55a1f3993d70, C4<0>, C4<0>;
L_0x55a1f39936e0 .functor XOR 1, L_0x55a1f3993670, L_0x55a1f3993ef0, C4<0>, C4<0>;
L_0x55a1f39937a0 .functor AND 1, L_0x55a1f3993c40, L_0x55a1f3993d70, C4<1>, C4<1>;
L_0x55a1f39938b0 .functor AND 1, L_0x55a1f3993c40, L_0x55a1f3993ef0, C4<1>, C4<1>;
L_0x55a1f3993970 .functor OR 1, L_0x55a1f39937a0, L_0x55a1f39938b0, C4<0>, C4<0>;
L_0x55a1f3993a80 .functor AND 1, L_0x55a1f3993ef0, L_0x55a1f3993d70, C4<1>, C4<1>;
L_0x55a1f3993b30 .functor OR 1, L_0x55a1f3993970, L_0x55a1f3993a80, C4<0>, C4<0>;
v0x55a1f23a45f0_0 .net *"_s0", 0 0, L_0x55a1f3993670;  1 drivers
v0x55a1f23a16a0_0 .net *"_s10", 0 0, L_0x55a1f3993a80;  1 drivers
v0x55a1f2390390_0 .net *"_s4", 0 0, L_0x55a1f39937a0;  1 drivers
v0x55a1f23991e0_0 .net *"_s6", 0 0, L_0x55a1f39938b0;  1 drivers
v0x55a1f2396290_0 .net *"_s8", 0 0, L_0x55a1f3993970;  1 drivers
v0x55a1f2393340_0 .net "a", 0 0, L_0x55a1f3993c40;  1 drivers
v0x55a1f2383a40_0 .net "b", 0 0, L_0x55a1f3993d70;  1 drivers
v0x55a1f238c890_0 .net "ca", 0 0, L_0x55a1f3993b30;  1 drivers
v0x55a1f23869f0_0 .net "cin", 0 0, L_0x55a1f3993ef0;  1 drivers
v0x55a1f23770f0_0 .net "sum", 0 0, L_0x55a1f39936e0;  1 drivers
S_0x55a1f2786010 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f27ec990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3994020 .functor XOR 1, L_0x55a1f39944c0, L_0x55a1f3994680, C4<0>, C4<0>;
L_0x55a1f3994090 .functor XOR 1, L_0x55a1f3994020, L_0x55a1f3994840, C4<0>, C4<0>;
L_0x55a1f3994100 .functor AND 1, L_0x55a1f39944c0, L_0x55a1f3994680, C4<1>, C4<1>;
L_0x55a1f3994170 .functor AND 1, L_0x55a1f39944c0, L_0x55a1f3994840, C4<1>, C4<1>;
L_0x55a1f3994230 .functor OR 1, L_0x55a1f3994100, L_0x55a1f3994170, C4<0>, C4<0>;
L_0x55a1f3994340 .functor AND 1, L_0x55a1f3994840, L_0x55a1f3994680, C4<1>, C4<1>;
L_0x55a1f39943b0 .functor OR 1, L_0x55a1f3994230, L_0x55a1f3994340, C4<0>, C4<0>;
v0x55a1f237ff40_0 .net *"_s0", 0 0, L_0x55a1f3994020;  1 drivers
v0x55a1f237cff0_0 .net *"_s10", 0 0, L_0x55a1f3994340;  1 drivers
v0x55a1f237a0a0_0 .net *"_s4", 0 0, L_0x55a1f3994100;  1 drivers
v0x55a1f236a6b0_0 .net *"_s6", 0 0, L_0x55a1f3994170;  1 drivers
v0x55a1f2373500_0 .net *"_s8", 0 0, L_0x55a1f3994230;  1 drivers
v0x55a1f23705b0_0 .net "a", 0 0, L_0x55a1f39944c0;  1 drivers
v0x55a1f236d660_0 .net "b", 0 0, L_0x55a1f3994680;  1 drivers
v0x55a1f235d150_0 .net "ca", 0 0, L_0x55a1f39943b0;  1 drivers
v0x55a1f2365fa0_0 .net "cin", 0 0, L_0x55a1f3994840;  1 drivers
v0x55a1f2363050_0 .net "sum", 0 0, L_0x55a1f3994090;  1 drivers
S_0x55a1f2785710 .scope module, "a_2" "sixtyBitAdder" 11 9, 12 3 0, S_0x55a1f349f640;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e12a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2ee3ac0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e12a0;  1 drivers
L_0x7fcc609e12e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2ee0a30_0 .net/2u *"_s6", 0 0, L_0x7fcc609e12e8;  1 drivers
v0x55a1f2eddae0_0 .net "a", 64 0, L_0x55a1f39c2a00;  1 drivers
v0x55a1f2eddba0_0 .net "b", 64 0, L_0x55a1f39c2aa0;  1 drivers
v0x55a1f2ece120_0 .net "ca", 64 0, L_0x55a1f39c2820;  1 drivers
v0x55a1f2ed3ff0_0 .net "cin", 64 0, L_0x55a1f39c2ca0;  1 drivers
v0x55a1f2ed10a0_0 .net "sum", 64 0, L_0x55a1f39c2690;  1 drivers
L_0x55a1f39ac1f0 .part L_0x55a1f39c2a00, 0, 32;
L_0x55a1f39ac290 .part L_0x55a1f39c2aa0, 0, 32;
L_0x55a1f39ac330 .part L_0x55a1f39c2ca0, 0, 32;
L_0x55a1f39c23c0 .part L_0x55a1f39c2a00, 32, 32;
L_0x55a1f39c24b0 .part L_0x55a1f39c2aa0, 32, 32;
L_0x55a1f39c25a0 .part L_0x55a1f39c2ca0, 32, 32;
L_0x55a1f39c2690 .concat8 [ 32 32 1 0], L_0x55a1f39abf20, L_0x55a1f39c20f0, L_0x7fcc609e12e8;
L_0x55a1f39c2820 .concat8 [ 1 32 32 0], L_0x7fcc609e12a0, L_0x55a1f39ac060, L_0x55a1f39c2230;
S_0x55a1f2752dd0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2785710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f30e22f0_0 .net "a", 31 0, L_0x55a1f39ac1f0;  1 drivers
v0x55a1f30eb250_0 .net "b", 31 0, L_0x55a1f39ac290;  1 drivers
v0x55a1f30e81c0_0 .net "ca", 31 0, L_0x55a1f39ac060;  1 drivers
v0x55a1f30e8280_0 .net "cin", 31 0, L_0x55a1f39ac330;  1 drivers
v0x55a1f30e5270_0 .net "sum", 31 0, L_0x55a1f39abf20;  1 drivers
L_0x55a1f39a0e00 .part L_0x55a1f39ac1f0, 0, 16;
L_0x55a1f39a0ea0 .part L_0x55a1f39ac290, 0, 16;
L_0x55a1f39a0f40 .part L_0x55a1f39ac330, 0, 16;
L_0x55a1f39abc10 .part L_0x55a1f39ac1f0, 16, 16;
L_0x55a1f39abd00 .part L_0x55a1f39ac290, 16, 16;
L_0x55a1f39abdf0 .part L_0x55a1f39ac330, 16, 16;
L_0x55a1f39abf20 .concat8 [ 16 16 0 0], L_0x55a1f39a0b00, L_0x55a1f39ab910;
L_0x55a1f39ac060 .concat8 [ 16 16 0 0], L_0x55a1f39a0ba0, L_0x55a1f39ab9b0;
S_0x55a1f27524d0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2752dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2091ae0_0 .net "a", 15 0, L_0x55a1f39a0e00;  1 drivers
v0x55a1f209a930_0 .net "b", 15 0, L_0x55a1f39a0ea0;  1 drivers
v0x55a1f20979e0_0 .net "ca", 15 0, L_0x55a1f39a0ba0;  1 drivers
v0x55a1f2094a90_0 .net "cin", 15 0, L_0x55a1f39a0f40;  1 drivers
v0x55a1f2084580_0 .net "sum", 15 0, L_0x55a1f39a0b00;  1 drivers
L_0x55a1f3998900 .part L_0x55a1f39a0e00, 0, 4;
L_0x55a1f39989a0 .part L_0x55a1f39a0ea0, 0, 4;
L_0x55a1f3998a40 .part L_0x55a1f39a0f40, 0, 4;
L_0x55a1f399b2a0 .part L_0x55a1f39a0e00, 4, 4;
L_0x55a1f399b390 .part L_0x55a1f39a0ea0, 4, 4;
L_0x55a1f399b480 .part L_0x55a1f39a0f40, 4, 4;
L_0x55a1f399dd60 .part L_0x55a1f39a0e00, 8, 4;
L_0x55a1f399de00 .part L_0x55a1f39a0ea0, 8, 4;
L_0x55a1f399def0 .part L_0x55a1f39a0f40, 8, 4;
L_0x55a1f39a0700 .part L_0x55a1f39a0e00, 12, 4;
L_0x55a1f39a0830 .part L_0x55a1f39a0ea0, 12, 4;
L_0x55a1f39a0960 .part L_0x55a1f39a0f40, 12, 4;
L_0x55a1f39a0b00 .concat8 [ 4 4 4 4], L_0x55a1f39986f0, L_0x55a1f399b090, L_0x55a1f399db50, L_0x55a1f39a04f0;
L_0x55a1f39a0ba0 .concat8 [ 4 4 4 4], L_0x55a1f3998790, L_0x55a1f399b130, L_0x55a1f399dbf0, L_0x55a1f39a0590;
S_0x55a1f2742cf0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f27524d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2289890_0 .net "a", 3 0, L_0x55a1f3998900;  1 drivers
v0x55a1f22839f0_0 .net "b", 3 0, L_0x55a1f39989a0;  1 drivers
v0x55a1f22740f0_0 .net "ca", 3 0, L_0x55a1f3998790;  1 drivers
v0x55a1f227cf40_0 .net "cin", 3 0, L_0x55a1f3998a40;  1 drivers
v0x55a1f2279ff0_0 .net "sum", 3 0, L_0x55a1f39986f0;  1 drivers
L_0x55a1f39966b0 .part L_0x55a1f3998900, 0, 1;
L_0x55a1f39967e0 .part L_0x55a1f39989a0, 0, 1;
L_0x55a1f3996910 .part L_0x55a1f3998a40, 0, 1;
L_0x55a1f3996f20 .part L_0x55a1f3998900, 1, 1;
L_0x55a1f3997050 .part L_0x55a1f39989a0, 1, 1;
L_0x55a1f3997180 .part L_0x55a1f3998a40, 1, 1;
L_0x55a1f39978c0 .part L_0x55a1f3998900, 2, 1;
L_0x55a1f39979f0 .part L_0x55a1f39989a0, 2, 1;
L_0x55a1f3997b70 .part L_0x55a1f3998a40, 2, 1;
L_0x55a1f3998140 .part L_0x55a1f3998900, 3, 1;
L_0x55a1f3998300 .part L_0x55a1f39989a0, 3, 1;
L_0x55a1f39984c0 .part L_0x55a1f3998a40, 3, 1;
L_0x55a1f39986f0 .concat8 [ 1 1 1 1], L_0x55a1f3994a00, L_0x55a1f3996ab0, L_0x55a1f3997360, L_0x55a1f3997d10;
L_0x55a1f3998790 .concat8 [ 1 1 1 1], L_0x55a1f39965a0, L_0x55a1f3996e10, L_0x55a1f39977b0, L_0x55a1f3998030;
S_0x55a1f26dbae0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2742cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3995010 .functor XOR 1, L_0x55a1f39966b0, L_0x55a1f39967e0, C4<0>, C4<0>;
L_0x55a1f3994a00 .functor XOR 1, L_0x55a1f3995010, L_0x55a1f3996910, C4<0>, C4<0>;
L_0x55a1f3996210 .functor AND 1, L_0x55a1f39966b0, L_0x55a1f39967e0, C4<1>, C4<1>;
L_0x55a1f3996320 .functor AND 1, L_0x55a1f39966b0, L_0x55a1f3996910, C4<1>, C4<1>;
L_0x55a1f39963e0 .functor OR 1, L_0x55a1f3996210, L_0x55a1f3996320, C4<0>, C4<0>;
L_0x55a1f39964f0 .functor AND 1, L_0x55a1f3996910, L_0x55a1f39967e0, C4<1>, C4<1>;
L_0x55a1f39965a0 .functor OR 1, L_0x55a1f39963e0, L_0x55a1f39964f0, C4<0>, C4<0>;
v0x55a1f2311560_0 .net *"_s0", 0 0, L_0x55a1f3995010;  1 drivers
v0x55a1f2301b70_0 .net *"_s10", 0 0, L_0x55a1f39964f0;  1 drivers
v0x55a1f230a9c0_0 .net *"_s4", 0 0, L_0x55a1f3996210;  1 drivers
v0x55a1f2307a70_0 .net *"_s6", 0 0, L_0x55a1f3996320;  1 drivers
v0x55a1f2304b20_0 .net *"_s8", 0 0, L_0x55a1f39963e0;  1 drivers
v0x55a1f22f4610_0 .net "a", 0 0, L_0x55a1f39966b0;  1 drivers
v0x55a1f22fd460_0 .net "b", 0 0, L_0x55a1f39967e0;  1 drivers
v0x55a1f22fa510_0 .net "ca", 0 0, L_0x55a1f39965a0;  1 drivers
v0x55a1f22f75c0_0 .net "cin", 0 0, L_0x55a1f3996910;  1 drivers
v0x55a1f22e7cc0_0 .net "sum", 0 0, L_0x55a1f3994a00;  1 drivers
S_0x55a1f270ee50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2742cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3996a40 .functor XOR 1, L_0x55a1f3996f20, L_0x55a1f3997050, C4<0>, C4<0>;
L_0x55a1f3996ab0 .functor XOR 1, L_0x55a1f3996a40, L_0x55a1f3997180, C4<0>, C4<0>;
L_0x55a1f3996b20 .functor AND 1, L_0x55a1f3996f20, L_0x55a1f3997050, C4<1>, C4<1>;
L_0x55a1f3996b90 .functor AND 1, L_0x55a1f3996f20, L_0x55a1f3997180, C4<1>, C4<1>;
L_0x55a1f3996c50 .functor OR 1, L_0x55a1f3996b20, L_0x55a1f3996b90, C4<0>, C4<0>;
L_0x55a1f3996d60 .functor AND 1, L_0x55a1f3997180, L_0x55a1f3997050, C4<1>, C4<1>;
L_0x55a1f3996e10 .functor OR 1, L_0x55a1f3996c50, L_0x55a1f3996d60, C4<0>, C4<0>;
v0x55a1f22f0b10_0 .net *"_s0", 0 0, L_0x55a1f3996a40;  1 drivers
v0x55a1f22eac70_0 .net *"_s10", 0 0, L_0x55a1f3996d60;  1 drivers
v0x55a1f22db370_0 .net *"_s4", 0 0, L_0x55a1f3996b20;  1 drivers
v0x55a1f22e41c0_0 .net *"_s6", 0 0, L_0x55a1f3996b90;  1 drivers
v0x55a1f22e1270_0 .net *"_s8", 0 0, L_0x55a1f3996c50;  1 drivers
v0x55a1f22de320_0 .net "a", 0 0, L_0x55a1f3996f20;  1 drivers
v0x55a1f22ce930_0 .net "b", 0 0, L_0x55a1f3997050;  1 drivers
v0x55a1f22d7780_0 .net "ca", 0 0, L_0x55a1f3996e10;  1 drivers
v0x55a1f22d4830_0 .net "cin", 0 0, L_0x55a1f3997180;  1 drivers
v0x55a1f22d18e0_0 .net "sum", 0 0, L_0x55a1f3996ab0;  1 drivers
S_0x55a1f271b840 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2742cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39972f0 .functor XOR 1, L_0x55a1f39978c0, L_0x55a1f39979f0, C4<0>, C4<0>;
L_0x55a1f3997360 .functor XOR 1, L_0x55a1f39972f0, L_0x55a1f3997b70, C4<0>, C4<0>;
L_0x55a1f3997420 .functor AND 1, L_0x55a1f39978c0, L_0x55a1f39979f0, C4<1>, C4<1>;
L_0x55a1f3997530 .functor AND 1, L_0x55a1f39978c0, L_0x55a1f3997b70, C4<1>, C4<1>;
L_0x55a1f39975f0 .functor OR 1, L_0x55a1f3997420, L_0x55a1f3997530, C4<0>, C4<0>;
L_0x55a1f3997700 .functor AND 1, L_0x55a1f3997b70, L_0x55a1f39979f0, C4<1>, C4<1>;
L_0x55a1f39977b0 .functor OR 1, L_0x55a1f39975f0, L_0x55a1f3997700, C4<0>, C4<0>;
v0x55a1f22c05d0_0 .net *"_s0", 0 0, L_0x55a1f39972f0;  1 drivers
v0x55a1f22c9420_0 .net *"_s10", 0 0, L_0x55a1f3997700;  1 drivers
v0x55a1f22c64d0_0 .net *"_s4", 0 0, L_0x55a1f3997420;  1 drivers
v0x55a1f22c3580_0 .net *"_s6", 0 0, L_0x55a1f3997530;  1 drivers
v0x55a1f22b3c80_0 .net *"_s8", 0 0, L_0x55a1f39975f0;  1 drivers
v0x55a1f22bcad0_0 .net "a", 0 0, L_0x55a1f39978c0;  1 drivers
v0x55a1f22b6c30_0 .net "b", 0 0, L_0x55a1f39979f0;  1 drivers
v0x55a1f22a7330_0 .net "ca", 0 0, L_0x55a1f39977b0;  1 drivers
v0x55a1f22b0180_0 .net "cin", 0 0, L_0x55a1f3997b70;  1 drivers
v0x55a1f22ad230_0 .net "sum", 0 0, L_0x55a1f3997360;  1 drivers
S_0x55a1f271af40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2742cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3997ca0 .functor XOR 1, L_0x55a1f3998140, L_0x55a1f3998300, C4<0>, C4<0>;
L_0x55a1f3997d10 .functor XOR 1, L_0x55a1f3997ca0, L_0x55a1f39984c0, C4<0>, C4<0>;
L_0x55a1f3997d80 .functor AND 1, L_0x55a1f3998140, L_0x55a1f3998300, C4<1>, C4<1>;
L_0x55a1f3997df0 .functor AND 1, L_0x55a1f3998140, L_0x55a1f39984c0, C4<1>, C4<1>;
L_0x55a1f3997eb0 .functor OR 1, L_0x55a1f3997d80, L_0x55a1f3997df0, C4<0>, C4<0>;
L_0x55a1f3997fc0 .functor AND 1, L_0x55a1f39984c0, L_0x55a1f3998300, C4<1>, C4<1>;
L_0x55a1f3998030 .functor OR 1, L_0x55a1f3997eb0, L_0x55a1f3997fc0, C4<0>, C4<0>;
v0x55a1f22aa2e0_0 .net *"_s0", 0 0, L_0x55a1f3997ca0;  1 drivers
v0x55a1f229a8f0_0 .net *"_s10", 0 0, L_0x55a1f3997fc0;  1 drivers
v0x55a1f22a3740_0 .net *"_s4", 0 0, L_0x55a1f3997d80;  1 drivers
v0x55a1f22a07f0_0 .net *"_s6", 0 0, L_0x55a1f3997df0;  1 drivers
v0x55a1f229d8a0_0 .net *"_s8", 0 0, L_0x55a1f3997eb0;  1 drivers
v0x55a1f228d390_0 .net "a", 0 0, L_0x55a1f3998140;  1 drivers
v0x55a1f22961e0_0 .net "b", 0 0, L_0x55a1f3998300;  1 drivers
v0x55a1f2293290_0 .net "ca", 0 0, L_0x55a1f3998030;  1 drivers
v0x55a1f2290340_0 .net "cin", 0 0, L_0x55a1f39984c0;  1 drivers
v0x55a1f2280a40_0 .net "sum", 0 0, L_0x55a1f3997d10;  1 drivers
S_0x55a1f26e8600 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f27524d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21ecc80_0 .net "a", 3 0, L_0x55a1f399b2a0;  1 drivers
v0x55a1f21e6de0_0 .net "b", 3 0, L_0x55a1f399b390;  1 drivers
v0x55a1f21d74e0_0 .net "ca", 3 0, L_0x55a1f399b130;  1 drivers
v0x55a1f21e0330_0 .net "cin", 3 0, L_0x55a1f399b480;  1 drivers
v0x55a1f21dd3e0_0 .net "sum", 3 0, L_0x55a1f399b090;  1 drivers
L_0x55a1f3998ff0 .part L_0x55a1f399b2a0, 0, 1;
L_0x55a1f3999120 .part L_0x55a1f399b390, 0, 1;
L_0x55a1f3999250 .part L_0x55a1f399b480, 0, 1;
L_0x55a1f3999860 .part L_0x55a1f399b2a0, 1, 1;
L_0x55a1f3999990 .part L_0x55a1f399b390, 1, 1;
L_0x55a1f3999ac0 .part L_0x55a1f399b480, 1, 1;
L_0x55a1f399a200 .part L_0x55a1f399b2a0, 2, 1;
L_0x55a1f399a330 .part L_0x55a1f399b390, 2, 1;
L_0x55a1f399a4b0 .part L_0x55a1f399b480, 2, 1;
L_0x55a1f399aa80 .part L_0x55a1f399b2a0, 3, 1;
L_0x55a1f399aca0 .part L_0x55a1f399b390, 3, 1;
L_0x55a1f399ae60 .part L_0x55a1f399b480, 3, 1;
L_0x55a1f399b090 .concat8 [ 1 1 1 1], L_0x55a1f3998ae0, L_0x55a1f39993f0, L_0x55a1f3999ca0, L_0x55a1f399a650;
L_0x55a1f399b130 .concat8 [ 1 1 1 1], L_0x55a1f3998f30, L_0x55a1f3999750, L_0x55a1f399a0f0, L_0x55a1f399a970;
S_0x55a1f26e7d00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f26e8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3998680 .functor XOR 1, L_0x55a1f3998ff0, L_0x55a1f3999120, C4<0>, C4<0>;
L_0x55a1f3998ae0 .functor XOR 1, L_0x55a1f3998680, L_0x55a1f3999250, C4<0>, C4<0>;
L_0x55a1f3998ba0 .functor AND 1, L_0x55a1f3998ff0, L_0x55a1f3999120, C4<1>, C4<1>;
L_0x55a1f3998cb0 .functor AND 1, L_0x55a1f3998ff0, L_0x55a1f3999250, C4<1>, C4<1>;
L_0x55a1f3998d70 .functor OR 1, L_0x55a1f3998ba0, L_0x55a1f3998cb0, C4<0>, C4<0>;
L_0x55a1f3998e80 .functor AND 1, L_0x55a1f3999250, L_0x55a1f3999120, C4<1>, C4<1>;
L_0x55a1f3998f30 .functor OR 1, L_0x55a1f3998d70, L_0x55a1f3998e80, C4<0>, C4<0>;
v0x55a1f22770a0_0 .net *"_s0", 0 0, L_0x55a1f3998680;  1 drivers
v0x55a1f22676b0_0 .net *"_s10", 0 0, L_0x55a1f3998e80;  1 drivers
v0x55a1f2270500_0 .net *"_s4", 0 0, L_0x55a1f3998ba0;  1 drivers
v0x55a1f226d5b0_0 .net *"_s6", 0 0, L_0x55a1f3998cb0;  1 drivers
v0x55a1f226a660_0 .net *"_s8", 0 0, L_0x55a1f3998d70;  1 drivers
v0x55a1f2257a00_0 .net "a", 0 0, L_0x55a1f3998ff0;  1 drivers
v0x55a1f2260850_0 .net "b", 0 0, L_0x55a1f3999120;  1 drivers
v0x55a1f225d900_0 .net "ca", 0 0, L_0x55a1f3998f30;  1 drivers
v0x55a1f225a9b0_0 .net "cin", 0 0, L_0x55a1f3999250;  1 drivers
v0x55a1f224b0b0_0 .net "sum", 0 0, L_0x55a1f3998ae0;  1 drivers
S_0x55a1f26a7bd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f26e8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3999380 .functor XOR 1, L_0x55a1f3999860, L_0x55a1f3999990, C4<0>, C4<0>;
L_0x55a1f39993f0 .functor XOR 1, L_0x55a1f3999380, L_0x55a1f3999ac0, C4<0>, C4<0>;
L_0x55a1f3999460 .functor AND 1, L_0x55a1f3999860, L_0x55a1f3999990, C4<1>, C4<1>;
L_0x55a1f39994d0 .functor AND 1, L_0x55a1f3999860, L_0x55a1f3999ac0, C4<1>, C4<1>;
L_0x55a1f3999590 .functor OR 1, L_0x55a1f3999460, L_0x55a1f39994d0, C4<0>, C4<0>;
L_0x55a1f39996a0 .functor AND 1, L_0x55a1f3999ac0, L_0x55a1f3999990, C4<1>, C4<1>;
L_0x55a1f3999750 .functor OR 1, L_0x55a1f3999590, L_0x55a1f39996a0, C4<0>, C4<0>;
v0x55a1f2253f00_0 .net *"_s0", 0 0, L_0x55a1f3999380;  1 drivers
v0x55a1f224e060_0 .net *"_s10", 0 0, L_0x55a1f39996a0;  1 drivers
v0x55a1f223e760_0 .net *"_s4", 0 0, L_0x55a1f3999460;  1 drivers
v0x55a1f22475b0_0 .net *"_s6", 0 0, L_0x55a1f39994d0;  1 drivers
v0x55a1f2244660_0 .net *"_s8", 0 0, L_0x55a1f3999590;  1 drivers
v0x55a1f2241710_0 .net "a", 0 0, L_0x55a1f3999860;  1 drivers
v0x55a1f2231d20_0 .net "b", 0 0, L_0x55a1f3999990;  1 drivers
v0x55a1f223ab70_0 .net "ca", 0 0, L_0x55a1f3999750;  1 drivers
v0x55a1f2237c20_0 .net "cin", 0 0, L_0x55a1f3999ac0;  1 drivers
v0x55a1f2234cd0_0 .net "sum", 0 0, L_0x55a1f39993f0;  1 drivers
S_0x55a1f26b45c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f26e8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3999c30 .functor XOR 1, L_0x55a1f399a200, L_0x55a1f399a330, C4<0>, C4<0>;
L_0x55a1f3999ca0 .functor XOR 1, L_0x55a1f3999c30, L_0x55a1f399a4b0, C4<0>, C4<0>;
L_0x55a1f3999d60 .functor AND 1, L_0x55a1f399a200, L_0x55a1f399a330, C4<1>, C4<1>;
L_0x55a1f3999e70 .functor AND 1, L_0x55a1f399a200, L_0x55a1f399a4b0, C4<1>, C4<1>;
L_0x55a1f3999f30 .functor OR 1, L_0x55a1f3999d60, L_0x55a1f3999e70, C4<0>, C4<0>;
L_0x55a1f399a040 .functor AND 1, L_0x55a1f399a4b0, L_0x55a1f399a330, C4<1>, C4<1>;
L_0x55a1f399a0f0 .functor OR 1, L_0x55a1f3999f30, L_0x55a1f399a040, C4<0>, C4<0>;
v0x55a1f22247c0_0 .net *"_s0", 0 0, L_0x55a1f3999c30;  1 drivers
v0x55a1f222d610_0 .net *"_s10", 0 0, L_0x55a1f399a040;  1 drivers
v0x55a1f222a6c0_0 .net *"_s4", 0 0, L_0x55a1f3999d60;  1 drivers
v0x55a1f2227770_0 .net *"_s6", 0 0, L_0x55a1f3999e70;  1 drivers
v0x55a1f2217e70_0 .net *"_s8", 0 0, L_0x55a1f3999f30;  1 drivers
v0x55a1f2220cc0_0 .net "a", 0 0, L_0x55a1f399a200;  1 drivers
v0x55a1f221ae20_0 .net "b", 0 0, L_0x55a1f399a330;  1 drivers
v0x55a1f220b520_0 .net "ca", 0 0, L_0x55a1f399a0f0;  1 drivers
v0x55a1f2214370_0 .net "cin", 0 0, L_0x55a1f399a4b0;  1 drivers
v0x55a1f2211420_0 .net "sum", 0 0, L_0x55a1f3999ca0;  1 drivers
S_0x55a1f26b3cc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f26e8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399a5e0 .functor XOR 1, L_0x55a1f399aa80, L_0x55a1f399aca0, C4<0>, C4<0>;
L_0x55a1f399a650 .functor XOR 1, L_0x55a1f399a5e0, L_0x55a1f399ae60, C4<0>, C4<0>;
L_0x55a1f399a6c0 .functor AND 1, L_0x55a1f399aa80, L_0x55a1f399aca0, C4<1>, C4<1>;
L_0x55a1f399a730 .functor AND 1, L_0x55a1f399aa80, L_0x55a1f399ae60, C4<1>, C4<1>;
L_0x55a1f399a7f0 .functor OR 1, L_0x55a1f399a6c0, L_0x55a1f399a730, C4<0>, C4<0>;
L_0x55a1f399a900 .functor AND 1, L_0x55a1f399ae60, L_0x55a1f399aca0, C4<1>, C4<1>;
L_0x55a1f399a970 .functor OR 1, L_0x55a1f399a7f0, L_0x55a1f399a900, C4<0>, C4<0>;
v0x55a1f220e4d0_0 .net *"_s0", 0 0, L_0x55a1f399a5e0;  1 drivers
v0x55a1f21feae0_0 .net *"_s10", 0 0, L_0x55a1f399a900;  1 drivers
v0x55a1f2207930_0 .net *"_s4", 0 0, L_0x55a1f399a6c0;  1 drivers
v0x55a1f22049e0_0 .net *"_s6", 0 0, L_0x55a1f399a730;  1 drivers
v0x55a1f2201a90_0 .net *"_s8", 0 0, L_0x55a1f399a7f0;  1 drivers
v0x55a1f21f0780_0 .net "a", 0 0, L_0x55a1f399aa80;  1 drivers
v0x55a1f21f95d0_0 .net "b", 0 0, L_0x55a1f399aca0;  1 drivers
v0x55a1f21f6680_0 .net "ca", 0 0, L_0x55a1f399a970;  1 drivers
v0x55a1f21f3730_0 .net "cin", 0 0, L_0x55a1f399ae60;  1 drivers
v0x55a1f21e3e30_0 .net "sum", 0 0, L_0x55a1f399a650;  1 drivers
S_0x55a1f2681380 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f27524d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f214a9a0_0 .net "a", 3 0, L_0x55a1f399dd60;  1 drivers
v0x55a1f213b0a0_0 .net "b", 3 0, L_0x55a1f399de00;  1 drivers
v0x55a1f2143ef0_0 .net "ca", 3 0, L_0x55a1f399dbf0;  1 drivers
v0x55a1f2140fa0_0 .net "cin", 3 0, L_0x55a1f399def0;  1 drivers
v0x55a1f213e050_0 .net "sum", 3 0, L_0x55a1f399db50;  1 drivers
L_0x55a1f399bb10 .part L_0x55a1f399dd60, 0, 1;
L_0x55a1f399bc40 .part L_0x55a1f399de00, 0, 1;
L_0x55a1f399bd70 .part L_0x55a1f399def0, 0, 1;
L_0x55a1f399c380 .part L_0x55a1f399dd60, 1, 1;
L_0x55a1f399c4b0 .part L_0x55a1f399de00, 1, 1;
L_0x55a1f399c5e0 .part L_0x55a1f399def0, 1, 1;
L_0x55a1f399cd20 .part L_0x55a1f399dd60, 2, 1;
L_0x55a1f399ce50 .part L_0x55a1f399de00, 2, 1;
L_0x55a1f399cfd0 .part L_0x55a1f399def0, 2, 1;
L_0x55a1f399d5a0 .part L_0x55a1f399dd60, 3, 1;
L_0x55a1f399d760 .part L_0x55a1f399de00, 3, 1;
L_0x55a1f399d920 .part L_0x55a1f399def0, 3, 1;
L_0x55a1f399db50 .concat8 [ 1 1 1 1], L_0x55a1f399b5b0, L_0x55a1f399bf10, L_0x55a1f399c7c0, L_0x55a1f399d170;
L_0x55a1f399dbf0 .concat8 [ 1 1 1 1], L_0x55a1f399ba00, L_0x55a1f399c270, L_0x55a1f399cc10, L_0x55a1f399d490;
S_0x55a1f2680a80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2681380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399b020 .functor XOR 1, L_0x55a1f399bb10, L_0x55a1f399bc40, C4<0>, C4<0>;
L_0x55a1f399b5b0 .functor XOR 1, L_0x55a1f399b020, L_0x55a1f399bd70, C4<0>, C4<0>;
L_0x55a1f399b670 .functor AND 1, L_0x55a1f399bb10, L_0x55a1f399bc40, C4<1>, C4<1>;
L_0x55a1f399b780 .functor AND 1, L_0x55a1f399bb10, L_0x55a1f399bd70, C4<1>, C4<1>;
L_0x55a1f399b840 .functor OR 1, L_0x55a1f399b670, L_0x55a1f399b780, C4<0>, C4<0>;
L_0x55a1f399b950 .functor AND 1, L_0x55a1f399bd70, L_0x55a1f399bc40, C4<1>, C4<1>;
L_0x55a1f399ba00 .functor OR 1, L_0x55a1f399b840, L_0x55a1f399b950, C4<0>, C4<0>;
v0x55a1f21da490_0 .net *"_s0", 0 0, L_0x55a1f399b020;  1 drivers
v0x55a1f21caaa0_0 .net *"_s10", 0 0, L_0x55a1f399b950;  1 drivers
v0x55a1f21d38f0_0 .net *"_s4", 0 0, L_0x55a1f399b670;  1 drivers
v0x55a1f21d09a0_0 .net *"_s6", 0 0, L_0x55a1f399b780;  1 drivers
v0x55a1f21cda50_0 .net *"_s8", 0 0, L_0x55a1f399b840;  1 drivers
v0x55a1f21bd540_0 .net "a", 0 0, L_0x55a1f399bb10;  1 drivers
v0x55a1f21c6390_0 .net "b", 0 0, L_0x55a1f399bc40;  1 drivers
v0x55a1f21c3440_0 .net "ca", 0 0, L_0x55a1f399ba00;  1 drivers
v0x55a1f21c04f0_0 .net "cin", 0 0, L_0x55a1f399bd70;  1 drivers
v0x55a1f21b0bf0_0 .net "sum", 0 0, L_0x55a1f399b5b0;  1 drivers
S_0x55a1f2672910 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2681380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399bea0 .functor XOR 1, L_0x55a1f399c380, L_0x55a1f399c4b0, C4<0>, C4<0>;
L_0x55a1f399bf10 .functor XOR 1, L_0x55a1f399bea0, L_0x55a1f399c5e0, C4<0>, C4<0>;
L_0x55a1f399bf80 .functor AND 1, L_0x55a1f399c380, L_0x55a1f399c4b0, C4<1>, C4<1>;
L_0x55a1f399bff0 .functor AND 1, L_0x55a1f399c380, L_0x55a1f399c5e0, C4<1>, C4<1>;
L_0x55a1f399c0b0 .functor OR 1, L_0x55a1f399bf80, L_0x55a1f399bff0, C4<0>, C4<0>;
L_0x55a1f399c1c0 .functor AND 1, L_0x55a1f399c5e0, L_0x55a1f399c4b0, C4<1>, C4<1>;
L_0x55a1f399c270 .functor OR 1, L_0x55a1f399c0b0, L_0x55a1f399c1c0, C4<0>, C4<0>;
v0x55a1f21b9a40_0 .net *"_s0", 0 0, L_0x55a1f399bea0;  1 drivers
v0x55a1f21b3ba0_0 .net *"_s10", 0 0, L_0x55a1f399c1c0;  1 drivers
v0x55a1f21a42a0_0 .net *"_s4", 0 0, L_0x55a1f399bf80;  1 drivers
v0x55a1f21ad0f0_0 .net *"_s6", 0 0, L_0x55a1f399bff0;  1 drivers
v0x55a1f21aa1a0_0 .net *"_s8", 0 0, L_0x55a1f399c0b0;  1 drivers
v0x55a1f21a7250_0 .net "a", 0 0, L_0x55a1f399c380;  1 drivers
v0x55a1f2197860_0 .net "b", 0 0, L_0x55a1f399c4b0;  1 drivers
v0x55a1f21a06b0_0 .net "ca", 0 0, L_0x55a1f399c270;  1 drivers
v0x55a1f219d760_0 .net "cin", 0 0, L_0x55a1f399c5e0;  1 drivers
v0x55a1f219a810_0 .net "sum", 0 0, L_0x55a1f399bf10;  1 drivers
S_0x55a1f26724c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2681380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399c750 .functor XOR 1, L_0x55a1f399cd20, L_0x55a1f399ce50, C4<0>, C4<0>;
L_0x55a1f399c7c0 .functor XOR 1, L_0x55a1f399c750, L_0x55a1f399cfd0, C4<0>, C4<0>;
L_0x55a1f399c880 .functor AND 1, L_0x55a1f399cd20, L_0x55a1f399ce50, C4<1>, C4<1>;
L_0x55a1f399c990 .functor AND 1, L_0x55a1f399cd20, L_0x55a1f399cfd0, C4<1>, C4<1>;
L_0x55a1f399ca50 .functor OR 1, L_0x55a1f399c880, L_0x55a1f399c990, C4<0>, C4<0>;
L_0x55a1f399cb60 .functor AND 1, L_0x55a1f399cfd0, L_0x55a1f399ce50, C4<1>, C4<1>;
L_0x55a1f399cc10 .functor OR 1, L_0x55a1f399ca50, L_0x55a1f399cb60, C4<0>, C4<0>;
v0x55a1f2187580_0 .net *"_s0", 0 0, L_0x55a1f399c750;  1 drivers
v0x55a1f21903d0_0 .net *"_s10", 0 0, L_0x55a1f399cb60;  1 drivers
v0x55a1f218a530_0 .net *"_s4", 0 0, L_0x55a1f399c880;  1 drivers
v0x55a1f217ac30_0 .net *"_s6", 0 0, L_0x55a1f399c990;  1 drivers
v0x55a1f2183a80_0 .net *"_s8", 0 0, L_0x55a1f399ca50;  1 drivers
v0x55a1f217dbe0_0 .net "a", 0 0, L_0x55a1f399cd20;  1 drivers
v0x55a1f216e2e0_0 .net "b", 0 0, L_0x55a1f399ce50;  1 drivers
v0x55a1f2177130_0 .net "ca", 0 0, L_0x55a1f399cc10;  1 drivers
v0x55a1f21741e0_0 .net "cin", 0 0, L_0x55a1f399cfd0;  1 drivers
v0x55a1f2171290_0 .net "sum", 0 0, L_0x55a1f399c7c0;  1 drivers
S_0x55a1f260b700 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2681380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399d100 .functor XOR 1, L_0x55a1f399d5a0, L_0x55a1f399d760, C4<0>, C4<0>;
L_0x55a1f399d170 .functor XOR 1, L_0x55a1f399d100, L_0x55a1f399d920, C4<0>, C4<0>;
L_0x55a1f399d1e0 .functor AND 1, L_0x55a1f399d5a0, L_0x55a1f399d760, C4<1>, C4<1>;
L_0x55a1f399d250 .functor AND 1, L_0x55a1f399d5a0, L_0x55a1f399d920, C4<1>, C4<1>;
L_0x55a1f399d310 .functor OR 1, L_0x55a1f399d1e0, L_0x55a1f399d250, C4<0>, C4<0>;
L_0x55a1f399d420 .functor AND 1, L_0x55a1f399d920, L_0x55a1f399d760, C4<1>, C4<1>;
L_0x55a1f399d490 .functor OR 1, L_0x55a1f399d310, L_0x55a1f399d420, C4<0>, C4<0>;
v0x55a1f21618a0_0 .net *"_s0", 0 0, L_0x55a1f399d100;  1 drivers
v0x55a1f216a6f0_0 .net *"_s10", 0 0, L_0x55a1f399d420;  1 drivers
v0x55a1f21677a0_0 .net *"_s4", 0 0, L_0x55a1f399d1e0;  1 drivers
v0x55a1f2164850_0 .net *"_s6", 0 0, L_0x55a1f399d250;  1 drivers
v0x55a1f2154340_0 .net *"_s8", 0 0, L_0x55a1f399d310;  1 drivers
v0x55a1f215d190_0 .net "a", 0 0, L_0x55a1f399d5a0;  1 drivers
v0x55a1f215a240_0 .net "b", 0 0, L_0x55a1f399d760;  1 drivers
v0x55a1f21572f0_0 .net "ca", 0 0, L_0x55a1f399d490;  1 drivers
v0x55a1f21479f0_0 .net "cin", 0 0, L_0x55a1f399d920;  1 drivers
v0x55a1f2150840_0 .net "sum", 0 0, L_0x55a1f399d170;  1 drivers
S_0x55a1f263ea70 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f27524d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20ade20_0 .net "a", 3 0, L_0x55a1f39a0700;  1 drivers
v0x55a1f209e520_0 .net "b", 3 0, L_0x55a1f39a0830;  1 drivers
v0x55a1f20a7370_0 .net "ca", 3 0, L_0x55a1f39a0590;  1 drivers
v0x55a1f20a4420_0 .net "cin", 3 0, L_0x55a1f39a0960;  1 drivers
v0x55a1f20a14d0_0 .net "sum", 3 0, L_0x55a1f39a04f0;  1 drivers
L_0x55a1f399e4b0 .part L_0x55a1f39a0700, 0, 1;
L_0x55a1f399e5e0 .part L_0x55a1f39a0830, 0, 1;
L_0x55a1f399e710 .part L_0x55a1f39a0960, 0, 1;
L_0x55a1f399ed20 .part L_0x55a1f39a0700, 1, 1;
L_0x55a1f399ee50 .part L_0x55a1f39a0830, 1, 1;
L_0x55a1f399ef80 .part L_0x55a1f39a0960, 1, 1;
L_0x55a1f399f6c0 .part L_0x55a1f39a0700, 2, 1;
L_0x55a1f399f7f0 .part L_0x55a1f39a0830, 2, 1;
L_0x55a1f399f970 .part L_0x55a1f39a0960, 2, 1;
L_0x55a1f399ff40 .part L_0x55a1f39a0700, 3, 1;
L_0x55a1f39a0100 .part L_0x55a1f39a0830, 3, 1;
L_0x55a1f39a02c0 .part L_0x55a1f39a0960, 3, 1;
L_0x55a1f39a04f0 .concat8 [ 1 1 1 1], L_0x55a1f399df90, L_0x55a1f399e8b0, L_0x55a1f399f160, L_0x55a1f399fb10;
L_0x55a1f39a0590 .concat8 [ 1 1 1 1], L_0x55a1f399e3a0, L_0x55a1f399ec10, L_0x55a1f399f5b0, L_0x55a1f399fe30;
S_0x55a1f264b460 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f263ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399dae0 .functor XOR 1, L_0x55a1f399e4b0, L_0x55a1f399e5e0, C4<0>, C4<0>;
L_0x55a1f399df90 .functor XOR 1, L_0x55a1f399dae0, L_0x55a1f399e710, C4<0>, C4<0>;
L_0x55a1f399e050 .functor AND 1, L_0x55a1f399e4b0, L_0x55a1f399e5e0, C4<1>, C4<1>;
L_0x55a1f399e160 .functor AND 1, L_0x55a1f399e4b0, L_0x55a1f399e710, C4<1>, C4<1>;
L_0x55a1f399e220 .functor OR 1, L_0x55a1f399e050, L_0x55a1f399e160, C4<0>, C4<0>;
L_0x55a1f399e330 .functor AND 1, L_0x55a1f399e710, L_0x55a1f399e5e0, C4<1>, C4<1>;
L_0x55a1f399e3a0 .functor OR 1, L_0x55a1f399e220, L_0x55a1f399e330, C4<0>, C4<0>;
v0x55a1f212e660_0 .net *"_s0", 0 0, L_0x55a1f399dae0;  1 drivers
v0x55a1f21374b0_0 .net *"_s10", 0 0, L_0x55a1f399e330;  1 drivers
v0x55a1f2134560_0 .net *"_s4", 0 0, L_0x55a1f399e050;  1 drivers
v0x55a1f2131610_0 .net *"_s6", 0 0, L_0x55a1f399e160;  1 drivers
v0x55a1f2120300_0 .net *"_s8", 0 0, L_0x55a1f399e220;  1 drivers
v0x55a1f2129150_0 .net "a", 0 0, L_0x55a1f399e4b0;  1 drivers
v0x55a1f2126200_0 .net "b", 0 0, L_0x55a1f399e5e0;  1 drivers
v0x55a1f21232b0_0 .net "ca", 0 0, L_0x55a1f399e3a0;  1 drivers
v0x55a1f21139b0_0 .net "cin", 0 0, L_0x55a1f399e710;  1 drivers
v0x55a1f211c800_0 .net "sum", 0 0, L_0x55a1f399df90;  1 drivers
S_0x55a1f264ab60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f263ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399e840 .functor XOR 1, L_0x55a1f399ed20, L_0x55a1f399ee50, C4<0>, C4<0>;
L_0x55a1f399e8b0 .functor XOR 1, L_0x55a1f399e840, L_0x55a1f399ef80, C4<0>, C4<0>;
L_0x55a1f399e920 .functor AND 1, L_0x55a1f399ed20, L_0x55a1f399ee50, C4<1>, C4<1>;
L_0x55a1f399e990 .functor AND 1, L_0x55a1f399ed20, L_0x55a1f399ef80, C4<1>, C4<1>;
L_0x55a1f399ea50 .functor OR 1, L_0x55a1f399e920, L_0x55a1f399e990, C4<0>, C4<0>;
L_0x55a1f399eb60 .functor AND 1, L_0x55a1f399ef80, L_0x55a1f399ee50, C4<1>, C4<1>;
L_0x55a1f399ec10 .functor OR 1, L_0x55a1f399ea50, L_0x55a1f399eb60, C4<0>, C4<0>;
v0x55a1f2116960_0 .net *"_s0", 0 0, L_0x55a1f399e840;  1 drivers
v0x55a1f2107060_0 .net *"_s10", 0 0, L_0x55a1f399eb60;  1 drivers
v0x55a1f210feb0_0 .net *"_s4", 0 0, L_0x55a1f399e920;  1 drivers
v0x55a1f210cf60_0 .net *"_s6", 0 0, L_0x55a1f399e990;  1 drivers
v0x55a1f210a010_0 .net *"_s8", 0 0, L_0x55a1f399ea50;  1 drivers
v0x55a1f20fa620_0 .net "a", 0 0, L_0x55a1f399ed20;  1 drivers
v0x55a1f2103470_0 .net "b", 0 0, L_0x55a1f399ee50;  1 drivers
v0x55a1f2100520_0 .net "ca", 0 0, L_0x55a1f399ec10;  1 drivers
v0x55a1f20fd5d0_0 .net "cin", 0 0, L_0x55a1f399ef80;  1 drivers
v0x55a1f20ed0c0_0 .net "sum", 0 0, L_0x55a1f399e8b0;  1 drivers
S_0x55a1f2618220 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f263ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399f0f0 .functor XOR 1, L_0x55a1f399f6c0, L_0x55a1f399f7f0, C4<0>, C4<0>;
L_0x55a1f399f160 .functor XOR 1, L_0x55a1f399f0f0, L_0x55a1f399f970, C4<0>, C4<0>;
L_0x55a1f399f220 .functor AND 1, L_0x55a1f399f6c0, L_0x55a1f399f7f0, C4<1>, C4<1>;
L_0x55a1f399f330 .functor AND 1, L_0x55a1f399f6c0, L_0x55a1f399f970, C4<1>, C4<1>;
L_0x55a1f399f3f0 .functor OR 1, L_0x55a1f399f220, L_0x55a1f399f330, C4<0>, C4<0>;
L_0x55a1f399f500 .functor AND 1, L_0x55a1f399f970, L_0x55a1f399f7f0, C4<1>, C4<1>;
L_0x55a1f399f5b0 .functor OR 1, L_0x55a1f399f3f0, L_0x55a1f399f500, C4<0>, C4<0>;
v0x55a1f20f5f10_0 .net *"_s0", 0 0, L_0x55a1f399f0f0;  1 drivers
v0x55a1f20f2fc0_0 .net *"_s10", 0 0, L_0x55a1f399f500;  1 drivers
v0x55a1f20f0070_0 .net *"_s4", 0 0, L_0x55a1f399f220;  1 drivers
v0x55a1f20e0770_0 .net *"_s6", 0 0, L_0x55a1f399f330;  1 drivers
v0x55a1f20e95c0_0 .net *"_s8", 0 0, L_0x55a1f399f3f0;  1 drivers
v0x55a1f20e3720_0 .net "a", 0 0, L_0x55a1f399f6c0;  1 drivers
v0x55a1f20d3e20_0 .net "b", 0 0, L_0x55a1f399f7f0;  1 drivers
v0x55a1f20dcc70_0 .net "ca", 0 0, L_0x55a1f399f5b0;  1 drivers
v0x55a1f20d9d20_0 .net "cin", 0 0, L_0x55a1f399f970;  1 drivers
v0x55a1f20d6dd0_0 .net "sum", 0 0, L_0x55a1f399f160;  1 drivers
S_0x55a1f2617920 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f263ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f399faa0 .functor XOR 1, L_0x55a1f399ff40, L_0x55a1f39a0100, C4<0>, C4<0>;
L_0x55a1f399fb10 .functor XOR 1, L_0x55a1f399faa0, L_0x55a1f39a02c0, C4<0>, C4<0>;
L_0x55a1f399fb80 .functor AND 1, L_0x55a1f399ff40, L_0x55a1f39a0100, C4<1>, C4<1>;
L_0x55a1f399fbf0 .functor AND 1, L_0x55a1f399ff40, L_0x55a1f39a02c0, C4<1>, C4<1>;
L_0x55a1f399fcb0 .functor OR 1, L_0x55a1f399fb80, L_0x55a1f399fbf0, C4<0>, C4<0>;
L_0x55a1f399fdc0 .functor AND 1, L_0x55a1f39a02c0, L_0x55a1f39a0100, C4<1>, C4<1>;
L_0x55a1f399fe30 .functor OR 1, L_0x55a1f399fcb0, L_0x55a1f399fdc0, C4<0>, C4<0>;
v0x55a1f20c73e0_0 .net *"_s0", 0 0, L_0x55a1f399faa0;  1 drivers
v0x55a1f20d0230_0 .net *"_s10", 0 0, L_0x55a1f399fdc0;  1 drivers
v0x55a1f20cd2e0_0 .net *"_s4", 0 0, L_0x55a1f399fb80;  1 drivers
v0x55a1f20ca390_0 .net *"_s6", 0 0, L_0x55a1f399fbf0;  1 drivers
v0x55a1f20b77c0_0 .net *"_s8", 0 0, L_0x55a1f399fcb0;  1 drivers
v0x55a1f20c0610_0 .net "a", 0 0, L_0x55a1f399ff40;  1 drivers
v0x55a1f20bd6c0_0 .net "b", 0 0, L_0x55a1f39a0100;  1 drivers
v0x55a1f20ba770_0 .net "ca", 0 0, L_0x55a1f399fe30;  1 drivers
v0x55a1f20aae70_0 .net "cin", 0 0, L_0x55a1f39a02c0;  1 drivers
v0x55a1f20b3cc0_0 .net "sum", 0 0, L_0x55a1f399fb10;  1 drivers
S_0x55a1f25d77f0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2752dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f30eec40_0 .net "a", 15 0, L_0x55a1f39abc10;  1 drivers
v0x55a1f30f7ba0_0 .net "b", 15 0, L_0x55a1f39abd00;  1 drivers
v0x55a1f30f4b10_0 .net "ca", 15 0, L_0x55a1f39ab9b0;  1 drivers
v0x55a1f30f4bd0_0 .net "cin", 15 0, L_0x55a1f39abdf0;  1 drivers
v0x55a1f30f1bc0_0 .net "sum", 15 0, L_0x55a1f39ab910;  1 drivers
L_0x55a1f39a3720 .part L_0x55a1f39abc10, 0, 4;
L_0x55a1f39a37c0 .part L_0x55a1f39abd00, 0, 4;
L_0x55a1f39a3860 .part L_0x55a1f39abdf0, 0, 4;
L_0x55a1f39a60b0 .part L_0x55a1f39abc10, 4, 4;
L_0x55a1f39a61a0 .part L_0x55a1f39abd00, 4, 4;
L_0x55a1f39a6290 .part L_0x55a1f39abdf0, 4, 4;
L_0x55a1f39a8b70 .part L_0x55a1f39abc10, 8, 4;
L_0x55a1f39a8c10 .part L_0x55a1f39abd00, 8, 4;
L_0x55a1f39a8d00 .part L_0x55a1f39abdf0, 8, 4;
L_0x55a1f39ab510 .part L_0x55a1f39abc10, 12, 4;
L_0x55a1f39ab640 .part L_0x55a1f39abd00, 12, 4;
L_0x55a1f39ab770 .part L_0x55a1f39abdf0, 12, 4;
L_0x55a1f39ab910 .concat8 [ 4 4 4 4], L_0x55a1f39a3510, L_0x55a1f39a5ea0, L_0x55a1f39a8960, L_0x55a1f39ab300;
L_0x55a1f39ab9b0 .concat8 [ 4 4 4 4], L_0x55a1f39a35b0, L_0x55a1f39a5f40, L_0x55a1f39a8a00, L_0x55a1f39ab3a0;
S_0x55a1f25e41e0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f25d77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1ff7620_0 .net "a", 3 0, L_0x55a1f39a3720;  1 drivers
v0x55a1f2000470_0 .net "b", 3 0, L_0x55a1f39a37c0;  1 drivers
v0x55a1f1ffd520_0 .net "ca", 3 0, L_0x55a1f39a35b0;  1 drivers
v0x55a1f1ffa5d0_0 .net "cin", 3 0, L_0x55a1f39a3860;  1 drivers
v0x55a1f1fe7960_0 .net "sum", 3 0, L_0x55a1f39a3510;  1 drivers
L_0x55a1f39a14d0 .part L_0x55a1f39a3720, 0, 1;
L_0x55a1f39a1600 .part L_0x55a1f39a37c0, 0, 1;
L_0x55a1f39a1730 .part L_0x55a1f39a3860, 0, 1;
L_0x55a1f39a1d40 .part L_0x55a1f39a3720, 1, 1;
L_0x55a1f39a1e70 .part L_0x55a1f39a37c0, 1, 1;
L_0x55a1f39a1fa0 .part L_0x55a1f39a3860, 1, 1;
L_0x55a1f39a26e0 .part L_0x55a1f39a3720, 2, 1;
L_0x55a1f39a2810 .part L_0x55a1f39a37c0, 2, 1;
L_0x55a1f39a2990 .part L_0x55a1f39a3860, 2, 1;
L_0x55a1f39a2f60 .part L_0x55a1f39a3720, 3, 1;
L_0x55a1f39a3120 .part L_0x55a1f39a37c0, 3, 1;
L_0x55a1f39a32e0 .part L_0x55a1f39a3860, 3, 1;
L_0x55a1f39a3510 .concat8 [ 1 1 1 1], L_0x55a1f39a0480, L_0x55a1f39a18d0, L_0x55a1f39a2180, L_0x55a1f39a2b30;
L_0x55a1f39a35b0 .concat8 [ 1 1 1 1], L_0x55a1f39a13c0, L_0x55a1f39a1c30, L_0x55a1f39a25d0, L_0x55a1f39a2e50;
S_0x55a1f25e38e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f25e41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a0a90 .functor XOR 1, L_0x55a1f39a14d0, L_0x55a1f39a1600, C4<0>, C4<0>;
L_0x55a1f39a0480 .functor XOR 1, L_0x55a1f39a0a90, L_0x55a1f39a1730, C4<0>, C4<0>;
L_0x55a1f39a1030 .functor AND 1, L_0x55a1f39a14d0, L_0x55a1f39a1600, C4<1>, C4<1>;
L_0x55a1f39a1140 .functor AND 1, L_0x55a1f39a14d0, L_0x55a1f39a1730, C4<1>, C4<1>;
L_0x55a1f39a1200 .functor OR 1, L_0x55a1f39a1030, L_0x55a1f39a1140, C4<0>, C4<0>;
L_0x55a1f39a1310 .functor AND 1, L_0x55a1f39a1730, L_0x55a1f39a1600, C4<1>, C4<1>;
L_0x55a1f39a13c0 .functor OR 1, L_0x55a1f39a1200, L_0x55a1f39a1310, C4<0>, C4<0>;
v0x55a1f208d3d0_0 .net *"_s0", 0 0, L_0x55a1f39a0a90;  1 drivers
v0x55a1f208a480_0 .net *"_s10", 0 0, L_0x55a1f39a1310;  1 drivers
v0x55a1f2087530_0 .net *"_s4", 0 0, L_0x55a1f39a1030;  1 drivers
v0x55a1f2077c30_0 .net *"_s6", 0 0, L_0x55a1f39a1140;  1 drivers
v0x55a1f2080a80_0 .net *"_s8", 0 0, L_0x55a1f39a1200;  1 drivers
v0x55a1f207abe0_0 .net "a", 0 0, L_0x55a1f39a14d0;  1 drivers
v0x55a1f206b2e0_0 .net "b", 0 0, L_0x55a1f39a1600;  1 drivers
v0x55a1f2074130_0 .net "ca", 0 0, L_0x55a1f39a13c0;  1 drivers
v0x55a1f20711e0_0 .net "cin", 0 0, L_0x55a1f39a1730;  1 drivers
v0x55a1f206e290_0 .net "sum", 0 0, L_0x55a1f39a0480;  1 drivers
S_0x55a1f25b0fa0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f25e41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a1860 .functor XOR 1, L_0x55a1f39a1d40, L_0x55a1f39a1e70, C4<0>, C4<0>;
L_0x55a1f39a18d0 .functor XOR 1, L_0x55a1f39a1860, L_0x55a1f39a1fa0, C4<0>, C4<0>;
L_0x55a1f39a1940 .functor AND 1, L_0x55a1f39a1d40, L_0x55a1f39a1e70, C4<1>, C4<1>;
L_0x55a1f39a19b0 .functor AND 1, L_0x55a1f39a1d40, L_0x55a1f39a1fa0, C4<1>, C4<1>;
L_0x55a1f39a1a70 .functor OR 1, L_0x55a1f39a1940, L_0x55a1f39a19b0, C4<0>, C4<0>;
L_0x55a1f39a1b80 .functor AND 1, L_0x55a1f39a1fa0, L_0x55a1f39a1e70, C4<1>, C4<1>;
L_0x55a1f39a1c30 .functor OR 1, L_0x55a1f39a1a70, L_0x55a1f39a1b80, C4<0>, C4<0>;
v0x55a1f205e8a0_0 .net *"_s0", 0 0, L_0x55a1f39a1860;  1 drivers
v0x55a1f20676f0_0 .net *"_s10", 0 0, L_0x55a1f39a1b80;  1 drivers
v0x55a1f20647a0_0 .net *"_s4", 0 0, L_0x55a1f39a1940;  1 drivers
v0x55a1f2061850_0 .net *"_s6", 0 0, L_0x55a1f39a19b0;  1 drivers
v0x55a1f2050540_0 .net *"_s8", 0 0, L_0x55a1f39a1a70;  1 drivers
v0x55a1f2059390_0 .net "a", 0 0, L_0x55a1f39a1d40;  1 drivers
v0x55a1f2056440_0 .net "b", 0 0, L_0x55a1f39a1e70;  1 drivers
v0x55a1f20534f0_0 .net "ca", 0 0, L_0x55a1f39a1c30;  1 drivers
v0x55a1f2043bf0_0 .net "cin", 0 0, L_0x55a1f39a1fa0;  1 drivers
v0x55a1f204ca40_0 .net "sum", 0 0, L_0x55a1f39a18d0;  1 drivers
S_0x55a1f25b06a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f25e41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a2110 .functor XOR 1, L_0x55a1f39a26e0, L_0x55a1f39a2810, C4<0>, C4<0>;
L_0x55a1f39a2180 .functor XOR 1, L_0x55a1f39a2110, L_0x55a1f39a2990, C4<0>, C4<0>;
L_0x55a1f39a2240 .functor AND 1, L_0x55a1f39a26e0, L_0x55a1f39a2810, C4<1>, C4<1>;
L_0x55a1f39a2350 .functor AND 1, L_0x55a1f39a26e0, L_0x55a1f39a2990, C4<1>, C4<1>;
L_0x55a1f39a2410 .functor OR 1, L_0x55a1f39a2240, L_0x55a1f39a2350, C4<0>, C4<0>;
L_0x55a1f39a2520 .functor AND 1, L_0x55a1f39a2990, L_0x55a1f39a2810, C4<1>, C4<1>;
L_0x55a1f39a25d0 .functor OR 1, L_0x55a1f39a2410, L_0x55a1f39a2520, C4<0>, C4<0>;
v0x55a1f2046ba0_0 .net *"_s0", 0 0, L_0x55a1f39a2110;  1 drivers
v0x55a1f20372a0_0 .net *"_s10", 0 0, L_0x55a1f39a2520;  1 drivers
v0x55a1f20400f0_0 .net *"_s4", 0 0, L_0x55a1f39a2240;  1 drivers
v0x55a1f203d1a0_0 .net *"_s6", 0 0, L_0x55a1f39a2350;  1 drivers
v0x55a1f203a250_0 .net *"_s8", 0 0, L_0x55a1f39a2410;  1 drivers
v0x55a1f202a860_0 .net "a", 0 0, L_0x55a1f39a26e0;  1 drivers
v0x55a1f20336b0_0 .net "b", 0 0, L_0x55a1f39a2810;  1 drivers
v0x55a1f2030760_0 .net "ca", 0 0, L_0x55a1f39a25d0;  1 drivers
v0x55a1f202d810_0 .net "cin", 0 0, L_0x55a1f39a2990;  1 drivers
v0x55a1f201d300_0 .net "sum", 0 0, L_0x55a1f39a2180;  1 drivers
S_0x55a1f25a2b50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f25e41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a2ac0 .functor XOR 1, L_0x55a1f39a2f60, L_0x55a1f39a3120, C4<0>, C4<0>;
L_0x55a1f39a2b30 .functor XOR 1, L_0x55a1f39a2ac0, L_0x55a1f39a32e0, C4<0>, C4<0>;
L_0x55a1f39a2ba0 .functor AND 1, L_0x55a1f39a2f60, L_0x55a1f39a3120, C4<1>, C4<1>;
L_0x55a1f39a2c10 .functor AND 1, L_0x55a1f39a2f60, L_0x55a1f39a32e0, C4<1>, C4<1>;
L_0x55a1f39a2cd0 .functor OR 1, L_0x55a1f39a2ba0, L_0x55a1f39a2c10, C4<0>, C4<0>;
L_0x55a1f39a2de0 .functor AND 1, L_0x55a1f39a32e0, L_0x55a1f39a3120, C4<1>, C4<1>;
L_0x55a1f39a2e50 .functor OR 1, L_0x55a1f39a2cd0, L_0x55a1f39a2de0, C4<0>, C4<0>;
v0x55a1f2026150_0 .net *"_s0", 0 0, L_0x55a1f39a2ac0;  1 drivers
v0x55a1f2023200_0 .net *"_s10", 0 0, L_0x55a1f39a2de0;  1 drivers
v0x55a1f20202b0_0 .net *"_s4", 0 0, L_0x55a1f39a2ba0;  1 drivers
v0x55a1f20109b0_0 .net *"_s6", 0 0, L_0x55a1f39a2c10;  1 drivers
v0x55a1f2019800_0 .net *"_s8", 0 0, L_0x55a1f39a2cd0;  1 drivers
v0x55a1f2013960_0 .net "a", 0 0, L_0x55a1f39a2f60;  1 drivers
v0x55a1f2004060_0 .net "b", 0 0, L_0x55a1f39a3120;  1 drivers
v0x55a1f200ceb0_0 .net "ca", 0 0, L_0x55a1f39a2e50;  1 drivers
v0x55a1f2009f60_0 .net "cin", 0 0, L_0x55a1f39a32e0;  1 drivers
v0x55a1f2007010_0 .net "sum", 0 0, L_0x55a1f39a2b30;  1 drivers
S_0x55a1f253b940 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f25d77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f63850_0 .net "a", 3 0, L_0x55a1f39a60b0;  1 drivers
v0x55a1f1f60900_0 .net "b", 3 0, L_0x55a1f39a61a0;  1 drivers
v0x55a1f1f5d9b0_0 .net "ca", 3 0, L_0x55a1f39a5f40;  1 drivers
v0x55a1f1f4d4a0_0 .net "cin", 3 0, L_0x55a1f39a6290;  1 drivers
v0x55a1f1f562f0_0 .net "sum", 3 0, L_0x55a1f39a5ea0;  1 drivers
L_0x55a1f39a3e60 .part L_0x55a1f39a60b0, 0, 1;
L_0x55a1f39a3f90 .part L_0x55a1f39a61a0, 0, 1;
L_0x55a1f39a40c0 .part L_0x55a1f39a6290, 0, 1;
L_0x55a1f39a46d0 .part L_0x55a1f39a60b0, 1, 1;
L_0x55a1f39a4800 .part L_0x55a1f39a61a0, 1, 1;
L_0x55a1f39a4930 .part L_0x55a1f39a6290, 1, 1;
L_0x55a1f39a5070 .part L_0x55a1f39a60b0, 2, 1;
L_0x55a1f39a51a0 .part L_0x55a1f39a61a0, 2, 1;
L_0x55a1f39a5320 .part L_0x55a1f39a6290, 2, 1;
L_0x55a1f39a58f0 .part L_0x55a1f39a60b0, 3, 1;
L_0x55a1f39a5ab0 .part L_0x55a1f39a61a0, 3, 1;
L_0x55a1f39a5c70 .part L_0x55a1f39a6290, 3, 1;
L_0x55a1f39a5ea0 .concat8 [ 1 1 1 1], L_0x55a1f39a3900, L_0x55a1f39a4260, L_0x55a1f39a4b10, L_0x55a1f39a54c0;
L_0x55a1f39a5f40 .concat8 [ 1 1 1 1], L_0x55a1f39a3d50, L_0x55a1f39a45c0, L_0x55a1f39a4f60, L_0x55a1f39a57e0;
S_0x55a1f256ecb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f253b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a34a0 .functor XOR 1, L_0x55a1f39a3e60, L_0x55a1f39a3f90, C4<0>, C4<0>;
L_0x55a1f39a3900 .functor XOR 1, L_0x55a1f39a34a0, L_0x55a1f39a40c0, C4<0>, C4<0>;
L_0x55a1f39a39c0 .functor AND 1, L_0x55a1f39a3e60, L_0x55a1f39a3f90, C4<1>, C4<1>;
L_0x55a1f39a3ad0 .functor AND 1, L_0x55a1f39a3e60, L_0x55a1f39a40c0, C4<1>, C4<1>;
L_0x55a1f39a3b90 .functor OR 1, L_0x55a1f39a39c0, L_0x55a1f39a3ad0, C4<0>, C4<0>;
L_0x55a1f39a3ca0 .functor AND 1, L_0x55a1f39a40c0, L_0x55a1f39a3f90, C4<1>, C4<1>;
L_0x55a1f39a3d50 .functor OR 1, L_0x55a1f39a3b90, L_0x55a1f39a3ca0, C4<0>, C4<0>;
v0x55a1f1ff07b0_0 .net *"_s0", 0 0, L_0x55a1f39a34a0;  1 drivers
v0x55a1f1fed860_0 .net *"_s10", 0 0, L_0x55a1f39a3ca0;  1 drivers
v0x55a1f1fea910_0 .net *"_s4", 0 0, L_0x55a1f39a39c0;  1 drivers
v0x55a1f1fdb010_0 .net *"_s6", 0 0, L_0x55a1f39a3ad0;  1 drivers
v0x55a1f1fe3e60_0 .net *"_s8", 0 0, L_0x55a1f39a3b90;  1 drivers
v0x55a1f1fddfc0_0 .net "a", 0 0, L_0x55a1f39a3e60;  1 drivers
v0x55a1f1fce6c0_0 .net "b", 0 0, L_0x55a1f39a3f90;  1 drivers
v0x55a1f1fd7510_0 .net "ca", 0 0, L_0x55a1f39a3d50;  1 drivers
v0x55a1f1fd45c0_0 .net "cin", 0 0, L_0x55a1f39a40c0;  1 drivers
v0x55a1f1fd1670_0 .net "sum", 0 0, L_0x55a1f39a3900;  1 drivers
S_0x55a1f257b6a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f253b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a41f0 .functor XOR 1, L_0x55a1f39a46d0, L_0x55a1f39a4800, C4<0>, C4<0>;
L_0x55a1f39a4260 .functor XOR 1, L_0x55a1f39a41f0, L_0x55a1f39a4930, C4<0>, C4<0>;
L_0x55a1f39a42d0 .functor AND 1, L_0x55a1f39a46d0, L_0x55a1f39a4800, C4<1>, C4<1>;
L_0x55a1f39a4340 .functor AND 1, L_0x55a1f39a46d0, L_0x55a1f39a4930, C4<1>, C4<1>;
L_0x55a1f39a4400 .functor OR 1, L_0x55a1f39a42d0, L_0x55a1f39a4340, C4<0>, C4<0>;
L_0x55a1f39a4510 .functor AND 1, L_0x55a1f39a4930, L_0x55a1f39a4800, C4<1>, C4<1>;
L_0x55a1f39a45c0 .functor OR 1, L_0x55a1f39a4400, L_0x55a1f39a4510, C4<0>, C4<0>;
v0x55a1f1fc1c80_0 .net *"_s0", 0 0, L_0x55a1f39a41f0;  1 drivers
v0x55a1f1fcaad0_0 .net *"_s10", 0 0, L_0x55a1f39a4510;  1 drivers
v0x55a1f1fc7b80_0 .net *"_s4", 0 0, L_0x55a1f39a42d0;  1 drivers
v0x55a1f1fc4c30_0 .net *"_s6", 0 0, L_0x55a1f39a4340;  1 drivers
v0x55a1f1fb4720_0 .net *"_s8", 0 0, L_0x55a1f39a4400;  1 drivers
v0x55a1f1fbd570_0 .net "a", 0 0, L_0x55a1f39a46d0;  1 drivers
v0x55a1f1fba620_0 .net "b", 0 0, L_0x55a1f39a4800;  1 drivers
v0x55a1f1fb76d0_0 .net "ca", 0 0, L_0x55a1f39a45c0;  1 drivers
v0x55a1f1fa7dd0_0 .net "cin", 0 0, L_0x55a1f39a4930;  1 drivers
v0x55a1f1fb0c20_0 .net "sum", 0 0, L_0x55a1f39a4260;  1 drivers
S_0x55a1f257ada0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f253b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a4aa0 .functor XOR 1, L_0x55a1f39a5070, L_0x55a1f39a51a0, C4<0>, C4<0>;
L_0x55a1f39a4b10 .functor XOR 1, L_0x55a1f39a4aa0, L_0x55a1f39a5320, C4<0>, C4<0>;
L_0x55a1f39a4bd0 .functor AND 1, L_0x55a1f39a5070, L_0x55a1f39a51a0, C4<1>, C4<1>;
L_0x55a1f39a4ce0 .functor AND 1, L_0x55a1f39a5070, L_0x55a1f39a5320, C4<1>, C4<1>;
L_0x55a1f39a4da0 .functor OR 1, L_0x55a1f39a4bd0, L_0x55a1f39a4ce0, C4<0>, C4<0>;
L_0x55a1f39a4eb0 .functor AND 1, L_0x55a1f39a5320, L_0x55a1f39a51a0, C4<1>, C4<1>;
L_0x55a1f39a4f60 .functor OR 1, L_0x55a1f39a4da0, L_0x55a1f39a4eb0, C4<0>, C4<0>;
v0x55a1f1faad80_0 .net *"_s0", 0 0, L_0x55a1f39a4aa0;  1 drivers
v0x55a1f1f9b480_0 .net *"_s10", 0 0, L_0x55a1f39a4eb0;  1 drivers
v0x55a1f1fa42d0_0 .net *"_s4", 0 0, L_0x55a1f39a4bd0;  1 drivers
v0x55a1f1fa1380_0 .net *"_s6", 0 0, L_0x55a1f39a4ce0;  1 drivers
v0x55a1f1f9e430_0 .net *"_s8", 0 0, L_0x55a1f39a4da0;  1 drivers
v0x55a1f1f8ea40_0 .net "a", 0 0, L_0x55a1f39a5070;  1 drivers
v0x55a1f1f97890_0 .net "b", 0 0, L_0x55a1f39a51a0;  1 drivers
v0x55a1f1f94940_0 .net "ca", 0 0, L_0x55a1f39a4f60;  1 drivers
v0x55a1f1f919f0_0 .net "cin", 0 0, L_0x55a1f39a5320;  1 drivers
v0x55a1f1f806e0_0 .net "sum", 0 0, L_0x55a1f39a4b10;  1 drivers
S_0x55a1f2548460 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f253b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a5450 .functor XOR 1, L_0x55a1f39a58f0, L_0x55a1f39a5ab0, C4<0>, C4<0>;
L_0x55a1f39a54c0 .functor XOR 1, L_0x55a1f39a5450, L_0x55a1f39a5c70, C4<0>, C4<0>;
L_0x55a1f39a5530 .functor AND 1, L_0x55a1f39a58f0, L_0x55a1f39a5ab0, C4<1>, C4<1>;
L_0x55a1f39a55a0 .functor AND 1, L_0x55a1f39a58f0, L_0x55a1f39a5c70, C4<1>, C4<1>;
L_0x55a1f39a5660 .functor OR 1, L_0x55a1f39a5530, L_0x55a1f39a55a0, C4<0>, C4<0>;
L_0x55a1f39a5770 .functor AND 1, L_0x55a1f39a5c70, L_0x55a1f39a5ab0, C4<1>, C4<1>;
L_0x55a1f39a57e0 .functor OR 1, L_0x55a1f39a5660, L_0x55a1f39a5770, C4<0>, C4<0>;
v0x55a1f1f89530_0 .net *"_s0", 0 0, L_0x55a1f39a5450;  1 drivers
v0x55a1f1f83690_0 .net *"_s10", 0 0, L_0x55a1f39a5770;  1 drivers
v0x55a1f1f73d90_0 .net *"_s4", 0 0, L_0x55a1f39a5530;  1 drivers
v0x55a1f1f7cbe0_0 .net *"_s6", 0 0, L_0x55a1f39a55a0;  1 drivers
v0x55a1f1f76d40_0 .net *"_s8", 0 0, L_0x55a1f39a5660;  1 drivers
v0x55a1f1f67440_0 .net "a", 0 0, L_0x55a1f39a58f0;  1 drivers
v0x55a1f1f70290_0 .net "b", 0 0, L_0x55a1f39a5ab0;  1 drivers
v0x55a1f1f6d340_0 .net "ca", 0 0, L_0x55a1f39a57e0;  1 drivers
v0x55a1f1f6a3f0_0 .net "cin", 0 0, L_0x55a1f39a5c70;  1 drivers
v0x55a1f1f5aa00_0 .net "sum", 0 0, L_0x55a1f39a54c0;  1 drivers
S_0x55a1f2547b60 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f25d77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2193f10_0 .net "a", 3 0, L_0x55a1f39a8b70;  1 drivers
v0x55a1f2cf5fb0_0 .net "b", 3 0, L_0x55a1f39a8c10;  1 drivers
v0x55a1f2c25eb0_0 .net "ca", 3 0, L_0x55a1f39a8a00;  1 drivers
v0x55a1f2c25f70_0 .net "cin", 3 0, L_0x55a1f39a8d00;  1 drivers
v0x55a1f29b61d0_0 .net "sum", 3 0, L_0x55a1f39a8960;  1 drivers
L_0x55a1f39a6920 .part L_0x55a1f39a8b70, 0, 1;
L_0x55a1f39a6a50 .part L_0x55a1f39a8c10, 0, 1;
L_0x55a1f39a6b80 .part L_0x55a1f39a8d00, 0, 1;
L_0x55a1f39a7190 .part L_0x55a1f39a8b70, 1, 1;
L_0x55a1f39a72c0 .part L_0x55a1f39a8c10, 1, 1;
L_0x55a1f39a73f0 .part L_0x55a1f39a8d00, 1, 1;
L_0x55a1f39a7b30 .part L_0x55a1f39a8b70, 2, 1;
L_0x55a1f39a7c60 .part L_0x55a1f39a8c10, 2, 1;
L_0x55a1f39a7de0 .part L_0x55a1f39a8d00, 2, 1;
L_0x55a1f39a83b0 .part L_0x55a1f39a8b70, 3, 1;
L_0x55a1f39a8570 .part L_0x55a1f39a8c10, 3, 1;
L_0x55a1f39a8730 .part L_0x55a1f39a8d00, 3, 1;
L_0x55a1f39a8960 .concat8 [ 1 1 1 1], L_0x55a1f39a63c0, L_0x55a1f39a6d20, L_0x55a1f39a75d0, L_0x55a1f39a7f80;
L_0x55a1f39a8a00 .concat8 [ 1 1 1 1], L_0x55a1f39a6810, L_0x55a1f39a7080, L_0x55a1f39a7a20, L_0x55a1f39a82a0;
S_0x55a1f2507a30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2547b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a5e30 .functor XOR 1, L_0x55a1f39a6920, L_0x55a1f39a6a50, C4<0>, C4<0>;
L_0x55a1f39a63c0 .functor XOR 1, L_0x55a1f39a5e30, L_0x55a1f39a6b80, C4<0>, C4<0>;
L_0x55a1f39a6480 .functor AND 1, L_0x55a1f39a6920, L_0x55a1f39a6a50, C4<1>, C4<1>;
L_0x55a1f39a6590 .functor AND 1, L_0x55a1f39a6920, L_0x55a1f39a6b80, C4<1>, C4<1>;
L_0x55a1f39a6650 .functor OR 1, L_0x55a1f39a6480, L_0x55a1f39a6590, C4<0>, C4<0>;
L_0x55a1f39a6760 .functor AND 1, L_0x55a1f39a6b80, L_0x55a1f39a6a50, C4<1>, C4<1>;
L_0x55a1f39a6810 .functor OR 1, L_0x55a1f39a6650, L_0x55a1f39a6760, C4<0>, C4<0>;
v0x55a1f1f533a0_0 .net *"_s0", 0 0, L_0x55a1f39a5e30;  1 drivers
v0x55a1f1f50450_0 .net *"_s10", 0 0, L_0x55a1f39a6760;  1 drivers
v0x55a1f1f40b50_0 .net *"_s4", 0 0, L_0x55a1f39a6480;  1 drivers
v0x55a1f1f499a0_0 .net *"_s6", 0 0, L_0x55a1f39a6590;  1 drivers
v0x55a1f1f43b00_0 .net *"_s8", 0 0, L_0x55a1f39a6650;  1 drivers
v0x55a1f1f34200_0 .net "a", 0 0, L_0x55a1f39a6920;  1 drivers
v0x55a1f1f3d050_0 .net "b", 0 0, L_0x55a1f39a6a50;  1 drivers
v0x55a1f1f3a100_0 .net "ca", 0 0, L_0x55a1f39a6810;  1 drivers
v0x55a1f1f371b0_0 .net "cin", 0 0, L_0x55a1f39a6b80;  1 drivers
v0x55a1f1f277c0_0 .net "sum", 0 0, L_0x55a1f39a63c0;  1 drivers
S_0x55a1f2514420 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2547b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a6cb0 .functor XOR 1, L_0x55a1f39a7190, L_0x55a1f39a72c0, C4<0>, C4<0>;
L_0x55a1f39a6d20 .functor XOR 1, L_0x55a1f39a6cb0, L_0x55a1f39a73f0, C4<0>, C4<0>;
L_0x55a1f39a6d90 .functor AND 1, L_0x55a1f39a7190, L_0x55a1f39a72c0, C4<1>, C4<1>;
L_0x55a1f39a6e00 .functor AND 1, L_0x55a1f39a7190, L_0x55a1f39a73f0, C4<1>, C4<1>;
L_0x55a1f39a6ec0 .functor OR 1, L_0x55a1f39a6d90, L_0x55a1f39a6e00, C4<0>, C4<0>;
L_0x55a1f39a6fd0 .functor AND 1, L_0x55a1f39a73f0, L_0x55a1f39a72c0, C4<1>, C4<1>;
L_0x55a1f39a7080 .functor OR 1, L_0x55a1f39a6ec0, L_0x55a1f39a6fd0, C4<0>, C4<0>;
v0x55a1f1f30610_0 .net *"_s0", 0 0, L_0x55a1f39a6cb0;  1 drivers
v0x55a1f1f2d6c0_0 .net *"_s10", 0 0, L_0x55a1f39a6fd0;  1 drivers
v0x55a1f1f2a770_0 .net *"_s4", 0 0, L_0x55a1f39a6d90;  1 drivers
v0x55a1f382ac20_0 .net *"_s6", 0 0, L_0x55a1f39a6e00;  1 drivers
v0x55a1f382bd70_0 .net *"_s8", 0 0, L_0x55a1f39a6ec0;  1 drivers
v0x55a1f382b820_0 .net "a", 0 0, L_0x55a1f39a7190;  1 drivers
v0x55a1f382b8e0_0 .net "b", 0 0, L_0x55a1f39a72c0;  1 drivers
v0x55a1f382c9d0_0 .net "ca", 0 0, L_0x55a1f39a7080;  1 drivers
v0x55a1f382ca90_0 .net "cin", 0 0, L_0x55a1f39a73f0;  1 drivers
v0x55a1f1f1cd50_0 .net "sum", 0 0, L_0x55a1f39a6d20;  1 drivers
S_0x55a1f2513b20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2547b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a7560 .functor XOR 1, L_0x55a1f39a7b30, L_0x55a1f39a7c60, C4<0>, C4<0>;
L_0x55a1f39a75d0 .functor XOR 1, L_0x55a1f39a7560, L_0x55a1f39a7de0, C4<0>, C4<0>;
L_0x55a1f39a7690 .functor AND 1, L_0x55a1f39a7b30, L_0x55a1f39a7c60, C4<1>, C4<1>;
L_0x55a1f39a77a0 .functor AND 1, L_0x55a1f39a7b30, L_0x55a1f39a7de0, C4<1>, C4<1>;
L_0x55a1f39a7860 .functor OR 1, L_0x55a1f39a7690, L_0x55a1f39a77a0, C4<0>, C4<0>;
L_0x55a1f39a7970 .functor AND 1, L_0x55a1f39a7de0, L_0x55a1f39a7c60, C4<1>, C4<1>;
L_0x55a1f39a7a20 .functor OR 1, L_0x55a1f39a7860, L_0x55a1f39a7970, C4<0>, C4<0>;
v0x55a1f38178f0_0 .net *"_s0", 0 0, L_0x55a1f39a7560;  1 drivers
v0x55a1f3816c50_0 .net *"_s10", 0 0, L_0x55a1f39a7970;  1 drivers
v0x55a1f3826210_0 .net *"_s4", 0 0, L_0x55a1f39a7690;  1 drivers
v0x55a1f38262d0_0 .net *"_s6", 0 0, L_0x55a1f39a77a0;  1 drivers
v0x55a1f38255e0_0 .net *"_s8", 0 0, L_0x55a1f39a7860;  1 drivers
v0x55a1f3824ac0_0 .net "a", 0 0, L_0x55a1f39a7b30;  1 drivers
v0x55a1f3824b80_0 .net "b", 0 0, L_0x55a1f39a7c60;  1 drivers
v0x55a1f38137e0_0 .net "ca", 0 0, L_0x55a1f39a7a20;  1 drivers
v0x55a1f38138a0_0 .net "cin", 0 0, L_0x55a1f39a7de0;  1 drivers
v0x55a1f3812c90_0 .net "sum", 0 0, L_0x55a1f39a75d0;  1 drivers
S_0x55a1f24e11e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2547b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a7f10 .functor XOR 1, L_0x55a1f39a83b0, L_0x55a1f39a8570, C4<0>, C4<0>;
L_0x55a1f39a7f80 .functor XOR 1, L_0x55a1f39a7f10, L_0x55a1f39a8730, C4<0>, C4<0>;
L_0x55a1f39a7ff0 .functor AND 1, L_0x55a1f39a83b0, L_0x55a1f39a8570, C4<1>, C4<1>;
L_0x55a1f39a8060 .functor AND 1, L_0x55a1f39a83b0, L_0x55a1f39a8730, C4<1>, C4<1>;
L_0x55a1f39a8120 .functor OR 1, L_0x55a1f39a7ff0, L_0x55a1f39a8060, C4<0>, C4<0>;
L_0x55a1f39a8230 .functor AND 1, L_0x55a1f39a8730, L_0x55a1f39a8570, C4<1>, C4<1>;
L_0x55a1f39a82a0 .functor OR 1, L_0x55a1f39a8120, L_0x55a1f39a8230, C4<0>, C4<0>;
v0x55a1f3812470_0 .net *"_s0", 0 0, L_0x55a1f39a7f10;  1 drivers
v0x55a1f3378b80_0 .net *"_s10", 0 0, L_0x55a1f39a8230;  1 drivers
v0x55a1f3107710_0 .net *"_s4", 0 0, L_0x55a1f39a7ff0;  1 drivers
v0x55a1f31077d0_0 .net *"_s6", 0 0, L_0x55a1f39a8060;  1 drivers
v0x55a1f2194130_0 .net *"_s8", 0 0, L_0x55a1f39a8120;  1 drivers
v0x55a1f2f67f00_0 .net "a", 0 0, L_0x55a1f39a83b0;  1 drivers
v0x55a1f2f67fc0_0 .net "b", 0 0, L_0x55a1f39a8570;  1 drivers
v0x55a1f2f67a40_0 .net "ca", 0 0, L_0x55a1f39a82a0;  1 drivers
v0x55a1f2f67b00_0 .net "cin", 0 0, L_0x55a1f39a8730;  1 drivers
v0x55a1f2f678a0_0 .net "sum", 0 0, L_0x55a1f39a7f80;  1 drivers
S_0x55a1f24e08e0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f25d77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f30fb590_0 .net "a", 3 0, L_0x55a1f39ab510;  1 drivers
v0x55a1f31044f0_0 .net "b", 3 0, L_0x55a1f39ab640;  1 drivers
v0x55a1f3101460_0 .net "ca", 3 0, L_0x55a1f39ab3a0;  1 drivers
v0x55a1f3101520_0 .net "cin", 3 0, L_0x55a1f39ab770;  1 drivers
v0x55a1f30fe510_0 .net "sum", 3 0, L_0x55a1f39ab300;  1 drivers
L_0x55a1f39a92c0 .part L_0x55a1f39ab510, 0, 1;
L_0x55a1f39a93f0 .part L_0x55a1f39ab640, 0, 1;
L_0x55a1f39a9520 .part L_0x55a1f39ab770, 0, 1;
L_0x55a1f39a9b30 .part L_0x55a1f39ab510, 1, 1;
L_0x55a1f39a9c60 .part L_0x55a1f39ab640, 1, 1;
L_0x55a1f39a9d90 .part L_0x55a1f39ab770, 1, 1;
L_0x55a1f39aa4d0 .part L_0x55a1f39ab510, 2, 1;
L_0x55a1f39aa600 .part L_0x55a1f39ab640, 2, 1;
L_0x55a1f39aa780 .part L_0x55a1f39ab770, 2, 1;
L_0x55a1f39aad50 .part L_0x55a1f39ab510, 3, 1;
L_0x55a1f39aaf10 .part L_0x55a1f39ab640, 3, 1;
L_0x55a1f39ab0d0 .part L_0x55a1f39ab770, 3, 1;
L_0x55a1f39ab300 .concat8 [ 1 1 1 1], L_0x55a1f39a8da0, L_0x55a1f39a96c0, L_0x55a1f39a9f70, L_0x55a1f39aa920;
L_0x55a1f39ab3a0 .concat8 [ 1 1 1 1], L_0x55a1f39a91b0, L_0x55a1f39a9a20, L_0x55a1f39aa3c0, L_0x55a1f39aac40;
S_0x55a1f24d2d00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24e08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a88f0 .functor XOR 1, L_0x55a1f39a92c0, L_0x55a1f39a93f0, C4<0>, C4<0>;
L_0x55a1f39a8da0 .functor XOR 1, L_0x55a1f39a88f0, L_0x55a1f39a9520, C4<0>, C4<0>;
L_0x55a1f39a8e60 .functor AND 1, L_0x55a1f39a92c0, L_0x55a1f39a93f0, C4<1>, C4<1>;
L_0x55a1f39a8f70 .functor AND 1, L_0x55a1f39a92c0, L_0x55a1f39a9520, C4<1>, C4<1>;
L_0x55a1f39a9030 .functor OR 1, L_0x55a1f39a8e60, L_0x55a1f39a8f70, C4<0>, C4<0>;
L_0x55a1f39a9140 .functor AND 1, L_0x55a1f39a9520, L_0x55a1f39a93f0, C4<1>, C4<1>;
L_0x55a1f39a91b0 .functor OR 1, L_0x55a1f39a9030, L_0x55a1f39a9140, C4<0>, C4<0>;
v0x55a1f29b5d10_0 .net *"_s0", 0 0, L_0x55a1f39a88f0;  1 drivers
v0x55a1f29b5ac0_0 .net *"_s10", 0 0, L_0x55a1f39a9140;  1 drivers
v0x55a1f2744030_0 .net *"_s4", 0 0, L_0x55a1f39a8e60;  1 drivers
v0x55a1f27440f0_0 .net *"_s6", 0 0, L_0x55a1f39a8f70;  1 drivers
v0x55a1f2743e40_0 .net *"_s8", 0 0, L_0x55a1f39a9030;  1 drivers
v0x55a1f2673fd0_0 .net "a", 0 0, L_0x55a1f39a92c0;  1 drivers
v0x55a1f2674090_0 .net "b", 0 0, L_0x55a1f39a93f0;  1 drivers
v0x55a1f380b0a0_0 .net "ca", 0 0, L_0x55a1f39a91b0;  1 drivers
v0x55a1f380b160_0 .net "cin", 0 0, L_0x55a1f39a9520;  1 drivers
v0x55a1f2404050_0 .net "sum", 0 0, L_0x55a1f39a8da0;  1 drivers
S_0x55a1f24d28b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24e08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a9650 .functor XOR 1, L_0x55a1f39a9b30, L_0x55a1f39a9c60, C4<0>, C4<0>;
L_0x55a1f39a96c0 .functor XOR 1, L_0x55a1f39a9650, L_0x55a1f39a9d90, C4<0>, C4<0>;
L_0x55a1f39a9730 .functor AND 1, L_0x55a1f39a9b30, L_0x55a1f39a9c60, C4<1>, C4<1>;
L_0x55a1f39a97a0 .functor AND 1, L_0x55a1f39a9b30, L_0x55a1f39a9d90, C4<1>, C4<1>;
L_0x55a1f39a9860 .functor OR 1, L_0x55a1f39a9730, L_0x55a1f39a97a0, C4<0>, C4<0>;
L_0x55a1f39a9970 .functor AND 1, L_0x55a1f39a9d90, L_0x55a1f39a9c60, C4<1>, C4<1>;
L_0x55a1f39a9a20 .functor OR 1, L_0x55a1f39a9860, L_0x55a1f39a9970, C4<0>, C4<0>;
v0x55a1f35198e0_0 .net *"_s0", 0 0, L_0x55a1f39a9650;  1 drivers
v0x55a1f35196f0_0 .net *"_s10", 0 0, L_0x55a1f39a9970;  1 drivers
v0x55a1f2194420_0 .net *"_s4", 0 0, L_0x55a1f39a9730;  1 drivers
v0x55a1f21944e0_0 .net *"_s6", 0 0, L_0x55a1f39a97a0;  1 drivers
v0x55a1f309ef30_0 .net *"_s8", 0 0, L_0x55a1f39a9860;  1 drivers
v0x55a1f3106af0_0 .net "a", 0 0, L_0x55a1f39a9b30;  1 drivers
v0x55a1f3106bb0_0 .net "b", 0 0, L_0x55a1f39a9c60;  1 drivers
v0x55a1f31067e0_0 .net "ca", 0 0, L_0x55a1f39a9a20;  1 drivers
v0x55a1f31068a0_0 .net "cin", 0 0, L_0x55a1f39a9d90;  1 drivers
v0x55a1f309f890_0 .net "sum", 0 0, L_0x55a1f39a96c0;  1 drivers
S_0x55a1f246baf0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24e08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39a9f00 .functor XOR 1, L_0x55a1f39aa4d0, L_0x55a1f39aa600, C4<0>, C4<0>;
L_0x55a1f39a9f70 .functor XOR 1, L_0x55a1f39a9f00, L_0x55a1f39aa780, C4<0>, C4<0>;
L_0x55a1f39aa030 .functor AND 1, L_0x55a1f39aa4d0, L_0x55a1f39aa600, C4<1>, C4<1>;
L_0x55a1f39aa140 .functor AND 1, L_0x55a1f39aa4d0, L_0x55a1f39aa780, C4<1>, C4<1>;
L_0x55a1f39aa200 .functor OR 1, L_0x55a1f39aa030, L_0x55a1f39aa140, C4<0>, C4<0>;
L_0x55a1f39aa310 .functor AND 1, L_0x55a1f39aa780, L_0x55a1f39aa600, C4<1>, C4<1>;
L_0x55a1f39aa3c0 .functor OR 1, L_0x55a1f39aa200, L_0x55a1f39aa310, C4<0>, C4<0>;
v0x55a1f309f180_0 .net *"_s0", 0 0, L_0x55a1f39a9f00;  1 drivers
v0x55a1f30d2b80_0 .net *"_s10", 0 0, L_0x55a1f39aa310;  1 drivers
v0x55a1f30d24f0_0 .net *"_s4", 0 0, L_0x55a1f39aa030;  1 drivers
v0x55a1f30d25b0_0 .net *"_s6", 0 0, L_0x55a1f39aa140;  1 drivers
v0x55a1f3105e00_0 .net *"_s8", 0 0, L_0x55a1f39aa200;  1 drivers
v0x55a1f3105700_0 .net "a", 0 0, L_0x55a1f39aa4d0;  1 drivers
v0x55a1f31057c0_0 .net "b", 0 0, L_0x55a1f39aa600;  1 drivers
v0x55a1f30df570_0 .net "ca", 0 0, L_0x55a1f39aa3c0;  1 drivers
v0x55a1f30df630_0 .net "cin", 0 0, L_0x55a1f39aa780;  1 drivers
v0x55a1f3105380_0 .net "sum", 0 0, L_0x55a1f39a9f70;  1 drivers
S_0x55a1f249ee60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24e08e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39aa8b0 .functor XOR 1, L_0x55a1f39aad50, L_0x55a1f39aaf10, C4<0>, C4<0>;
L_0x55a1f39aa920 .functor XOR 1, L_0x55a1f39aa8b0, L_0x55a1f39ab0d0, C4<0>, C4<0>;
L_0x55a1f39aa990 .functor AND 1, L_0x55a1f39aad50, L_0x55a1f39aaf10, C4<1>, C4<1>;
L_0x55a1f39aaa00 .functor AND 1, L_0x55a1f39aad50, L_0x55a1f39ab0d0, C4<1>, C4<1>;
L_0x55a1f39aaac0 .functor OR 1, L_0x55a1f39aa990, L_0x55a1f39aaa00, C4<0>, C4<0>;
L_0x55a1f39aabd0 .functor AND 1, L_0x55a1f39ab0d0, L_0x55a1f39aaf10, C4<1>, C4<1>;
L_0x55a1f39aac40 .functor OR 1, L_0x55a1f39aaac0, L_0x55a1f39aabd0, C4<0>, C4<0>;
v0x55a1f3104b90_0 .net *"_s0", 0 0, L_0x55a1f39aa8b0;  1 drivers
v0x55a1f30deee0_0 .net *"_s10", 0 0, L_0x55a1f39aabd0;  1 drivers
v0x55a1f30f8840_0 .net *"_s4", 0 0, L_0x55a1f39aa990;  1 drivers
v0x55a1f30f8900_0 .net *"_s6", 0 0, L_0x55a1f39aaa00;  1 drivers
v0x55a1f30f8240_0 .net *"_s8", 0 0, L_0x55a1f39aaac0;  1 drivers
v0x55a1f30ebef0_0 .net "a", 0 0, L_0x55a1f39aad50;  1 drivers
v0x55a1f30ebfb0_0 .net "b", 0 0, L_0x55a1f39aaf10;  1 drivers
v0x55a1f30eb8f0_0 .net "ca", 0 0, L_0x55a1f39aac40;  1 drivers
v0x55a1f30eb9b0_0 .net "cin", 0 0, L_0x55a1f39ab0d0;  1 drivers
v0x55a1f30ded40_0 .net "sum", 0 0, L_0x55a1f39aa920;  1 drivers
S_0x55a1f24ab850 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2785710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2ef0410_0 .net "a", 31 0, L_0x55a1f39c23c0;  1 drivers
v0x55a1f2eed380_0 .net "b", 31 0, L_0x55a1f39c24b0;  1 drivers
v0x55a1f2eea430_0 .net "ca", 31 0, L_0x55a1f39c2230;  1 drivers
v0x55a1f2eea4f0_0 .net "cin", 31 0, L_0x55a1f39c25a0;  1 drivers
v0x55a1f2edab60_0 .net "sum", 31 0, L_0x55a1f39c20f0;  1 drivers
L_0x55a1f39b6fc0 .part L_0x55a1f39c23c0, 0, 16;
L_0x55a1f39b7060 .part L_0x55a1f39c24b0, 0, 16;
L_0x55a1f39b7100 .part L_0x55a1f39c25a0, 0, 16;
L_0x55a1f39c1de0 .part L_0x55a1f39c23c0, 16, 16;
L_0x55a1f39c1ed0 .part L_0x55a1f39c24b0, 16, 16;
L_0x55a1f39c1fc0 .part L_0x55a1f39c25a0, 16, 16;
L_0x55a1f39c20f0 .concat8 [ 16 16 0 0], L_0x55a1f39b6cc0, L_0x55a1f39c1ae0;
L_0x55a1f39c2230 .concat8 [ 16 16 0 0], L_0x55a1f39b6d60, L_0x55a1f39c1b80;
S_0x55a1f24aaf50 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f24ab850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2feebc0_0 .net "a", 15 0, L_0x55a1f39b6fc0;  1 drivers
v0x55a1f2fdf2f0_0 .net "b", 15 0, L_0x55a1f39b7060;  1 drivers
v0x55a1f2fe8250_0 .net "ca", 15 0, L_0x55a1f39b6d60;  1 drivers
v0x55a1f2fe8310_0 .net "cin", 15 0, L_0x55a1f39b7100;  1 drivers
v0x55a1f2fe51c0_0 .net "sum", 15 0, L_0x55a1f39b6cc0;  1 drivers
L_0x55a1f39aead0 .part L_0x55a1f39b6fc0, 0, 4;
L_0x55a1f39aeb70 .part L_0x55a1f39b7060, 0, 4;
L_0x55a1f39aec10 .part L_0x55a1f39b7100, 0, 4;
L_0x55a1f39b1460 .part L_0x55a1f39b6fc0, 4, 4;
L_0x55a1f39b1550 .part L_0x55a1f39b7060, 4, 4;
L_0x55a1f39b1640 .part L_0x55a1f39b7100, 4, 4;
L_0x55a1f39b3f20 .part L_0x55a1f39b6fc0, 8, 4;
L_0x55a1f39b3fc0 .part L_0x55a1f39b7060, 8, 4;
L_0x55a1f39b40b0 .part L_0x55a1f39b7100, 8, 4;
L_0x55a1f39b68c0 .part L_0x55a1f39b6fc0, 12, 4;
L_0x55a1f39b69f0 .part L_0x55a1f39b7060, 12, 4;
L_0x55a1f39b6b20 .part L_0x55a1f39b7100, 12, 4;
L_0x55a1f39b6cc0 .concat8 [ 4 4 4 4], L_0x55a1f39ae8c0, L_0x55a1f39b1250, L_0x55a1f39b3d10, L_0x55a1f39b66b0;
L_0x55a1f39b6d60 .concat8 [ 4 4 4 4], L_0x55a1f39ae960, L_0x55a1f39b12f0, L_0x55a1f39b3db0, L_0x55a1f39b6750;
S_0x55a1f2478610 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f24aaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f306b270_0 .net "a", 3 0, L_0x55a1f39aead0;  1 drivers
v0x55a1f309eb80_0 .net "b", 3 0, L_0x55a1f39aeb70;  1 drivers
v0x55a1f309e480_0 .net "ca", 3 0, L_0x55a1f39ae960;  1 drivers
v0x55a1f309e540_0 .net "cin", 3 0, L_0x55a1f39aec10;  1 drivers
v0x55a1f30782f0_0 .net "sum", 3 0, L_0x55a1f39ae8c0;  1 drivers
L_0x55a1f39ac880 .part L_0x55a1f39aead0, 0, 1;
L_0x55a1f39ac9b0 .part L_0x55a1f39aeb70, 0, 1;
L_0x55a1f39acae0 .part L_0x55a1f39aec10, 0, 1;
L_0x55a1f39ad0f0 .part L_0x55a1f39aead0, 1, 1;
L_0x55a1f39ad220 .part L_0x55a1f39aeb70, 1, 1;
L_0x55a1f39ad350 .part L_0x55a1f39aec10, 1, 1;
L_0x55a1f39ada90 .part L_0x55a1f39aead0, 2, 1;
L_0x55a1f39adbc0 .part L_0x55a1f39aeb70, 2, 1;
L_0x55a1f39add40 .part L_0x55a1f39aec10, 2, 1;
L_0x55a1f39ae310 .part L_0x55a1f39aead0, 3, 1;
L_0x55a1f39ae4d0 .part L_0x55a1f39aeb70, 3, 1;
L_0x55a1f39ae690 .part L_0x55a1f39aec10, 3, 1;
L_0x55a1f39ae8c0 .concat8 [ 1 1 1 1], L_0x55a1f39ab290, L_0x55a1f39acc80, L_0x55a1f39ad530, L_0x55a1f39adee0;
L_0x55a1f39ae960 .concat8 [ 1 1 1 1], L_0x55a1f39ac770, L_0x55a1f39acfe0, L_0x55a1f39ad980, L_0x55a1f39ae200;
S_0x55a1f2477d10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2478610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ab8a0 .functor XOR 1, L_0x55a1f39ac880, L_0x55a1f39ac9b0, C4<0>, C4<0>;
L_0x55a1f39ab290 .functor XOR 1, L_0x55a1f39ab8a0, L_0x55a1f39acae0, C4<0>, C4<0>;
L_0x55a1f39ac420 .functor AND 1, L_0x55a1f39ac880, L_0x55a1f39ac9b0, C4<1>, C4<1>;
L_0x55a1f39ac530 .functor AND 1, L_0x55a1f39ac880, L_0x55a1f39acae0, C4<1>, C4<1>;
L_0x55a1f39ac5f0 .functor OR 1, L_0x55a1f39ac420, L_0x55a1f39ac530, C4<0>, C4<0>;
L_0x55a1f39ac700 .functor AND 1, L_0x55a1f39acae0, L_0x55a1f39ac9b0, C4<1>, C4<1>;
L_0x55a1f39ac770 .functor OR 1, L_0x55a1f39ac5f0, L_0x55a1f39ac700, C4<0>, C4<0>;
v0x55a1f30d58b0_0 .net *"_s0", 0 0, L_0x55a1f39ab8a0;  1 drivers
v0x55a1f30db780_0 .net *"_s10", 0 0, L_0x55a1f39ac700;  1 drivers
v0x55a1f30d8830_0 .net *"_s4", 0 0, L_0x55a1f39ac420;  1 drivers
v0x55a1f30d88f0_0 .net *"_s6", 0 0, L_0x55a1f39ac530;  1 drivers
v0x55a1f30ac330_0 .net *"_s8", 0 0, L_0x55a1f39ac5f0;  1 drivers
v0x55a1f30d2090_0 .net "a", 0 0, L_0x55a1f39ac880;  1 drivers
v0x55a1f30d2150_0 .net "b", 0 0, L_0x55a1f39ac9b0;  1 drivers
v0x55a1f30d1950_0 .net "ca", 0 0, L_0x55a1f39ac770;  1 drivers
v0x55a1f30d1a10_0 .net "cin", 0 0, L_0x55a1f39acae0;  1 drivers
v0x55a1f30abd50_0 .net "sum", 0 0, L_0x55a1f39ab290;  1 drivers
S_0x55a1f2437be0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2478610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39acc10 .functor XOR 1, L_0x55a1f39ad0f0, L_0x55a1f39ad220, C4<0>, C4<0>;
L_0x55a1f39acc80 .functor XOR 1, L_0x55a1f39acc10, L_0x55a1f39ad350, C4<0>, C4<0>;
L_0x55a1f39accf0 .functor AND 1, L_0x55a1f39ad0f0, L_0x55a1f39ad220, C4<1>, C4<1>;
L_0x55a1f39acd60 .functor AND 1, L_0x55a1f39ad0f0, L_0x55a1f39ad350, C4<1>, C4<1>;
L_0x55a1f39ace20 .functor OR 1, L_0x55a1f39accf0, L_0x55a1f39acd60, C4<0>, C4<0>;
L_0x55a1f39acf30 .functor AND 1, L_0x55a1f39ad350, L_0x55a1f39ad220, C4<1>, C4<1>;
L_0x55a1f39acfe0 .functor OR 1, L_0x55a1f39ace20, L_0x55a1f39acf30, C4<0>, C4<0>;
v0x55a1f30c5600_0 .net *"_s0", 0 0, L_0x55a1f39acc10;  1 drivers
v0x55a1f30c5000_0 .net *"_s10", 0 0, L_0x55a1f39acf30;  1 drivers
v0x55a1f30b8cb0_0 .net *"_s4", 0 0, L_0x55a1f39accf0;  1 drivers
v0x55a1f30b8d70_0 .net *"_s6", 0 0, L_0x55a1f39acd60;  1 drivers
v0x55a1f30b86b0_0 .net *"_s8", 0 0, L_0x55a1f39ace20;  1 drivers
v0x55a1f30aba50_0 .net "a", 0 0, L_0x55a1f39ad0f0;  1 drivers
v0x55a1f30abb10_0 .net "b", 0 0, L_0x55a1f39ad220;  1 drivers
v0x55a1f30c8350_0 .net "ca", 0 0, L_0x55a1f39acfe0;  1 drivers
v0x55a1f30c8410_0 .net "cin", 0 0, L_0x55a1f39ad350;  1 drivers
v0x55a1f30d1360_0 .net "sum", 0 0, L_0x55a1f39acc80;  1 drivers
S_0x55a1f24445d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2478610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ad4c0 .functor XOR 1, L_0x55a1f39ada90, L_0x55a1f39adbc0, C4<0>, C4<0>;
L_0x55a1f39ad530 .functor XOR 1, L_0x55a1f39ad4c0, L_0x55a1f39add40, C4<0>, C4<0>;
L_0x55a1f39ad5f0 .functor AND 1, L_0x55a1f39ada90, L_0x55a1f39adbc0, C4<1>, C4<1>;
L_0x55a1f39ad700 .functor AND 1, L_0x55a1f39ada90, L_0x55a1f39add40, C4<1>, C4<1>;
L_0x55a1f39ad7c0 .functor OR 1, L_0x55a1f39ad5f0, L_0x55a1f39ad700, C4<0>, C4<0>;
L_0x55a1f39ad8d0 .functor AND 1, L_0x55a1f39add40, L_0x55a1f39adbc0, C4<1>, C4<1>;
L_0x55a1f39ad980 .functor OR 1, L_0x55a1f39ad7c0, L_0x55a1f39ad8d0, C4<0>, C4<0>;
v0x55a1f30ce220_0 .net *"_s0", 0 0, L_0x55a1f39ad4c0;  1 drivers
v0x55a1f30cb2d0_0 .net *"_s10", 0 0, L_0x55a1f39ad8d0;  1 drivers
v0x55a1f30bba00_0 .net *"_s4", 0 0, L_0x55a1f39ad5f0;  1 drivers
v0x55a1f30bbac0_0 .net *"_s6", 0 0, L_0x55a1f39ad700;  1 drivers
v0x55a1f30c4960_0 .net *"_s8", 0 0, L_0x55a1f39ad7c0;  1 drivers
v0x55a1f30c18d0_0 .net "a", 0 0, L_0x55a1f39ada90;  1 drivers
v0x55a1f30c1990_0 .net "b", 0 0, L_0x55a1f39adbc0;  1 drivers
v0x55a1f30be980_0 .net "ca", 0 0, L_0x55a1f39ad980;  1 drivers
v0x55a1f30bea40_0 .net "cin", 0 0, L_0x55a1f39add40;  1 drivers
v0x55a1f30af160_0 .net "sum", 0 0, L_0x55a1f39ad530;  1 drivers
S_0x55a1f2443cd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2478610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ade70 .functor XOR 1, L_0x55a1f39ae310, L_0x55a1f39ae4d0, C4<0>, C4<0>;
L_0x55a1f39adee0 .functor XOR 1, L_0x55a1f39ade70, L_0x55a1f39ae690, C4<0>, C4<0>;
L_0x55a1f39adf50 .functor AND 1, L_0x55a1f39ae310, L_0x55a1f39ae4d0, C4<1>, C4<1>;
L_0x55a1f39adfc0 .functor AND 1, L_0x55a1f39ae310, L_0x55a1f39ae690, C4<1>, C4<1>;
L_0x55a1f39ae080 .functor OR 1, L_0x55a1f39adf50, L_0x55a1f39adfc0, C4<0>, C4<0>;
L_0x55a1f39ae190 .functor AND 1, L_0x55a1f39ae690, L_0x55a1f39ae4d0, C4<1>, C4<1>;
L_0x55a1f39ae200 .functor OR 1, L_0x55a1f39ae080, L_0x55a1f39ae190, C4<0>, C4<0>;
v0x55a1f30b8010_0 .net *"_s0", 0 0, L_0x55a1f39ade70;  1 drivers
v0x55a1f30b4f80_0 .net *"_s10", 0 0, L_0x55a1f39ae190;  1 drivers
v0x55a1f30b2030_0 .net *"_s4", 0 0, L_0x55a1f39adf50;  1 drivers
v0x55a1f30b20f0_0 .net *"_s6", 0 0, L_0x55a1f39adfc0;  1 drivers
v0x55a1f30a2670_0 .net *"_s8", 0 0, L_0x55a1f39ae080;  1 drivers
v0x55a1f30a8540_0 .net "a", 0 0, L_0x55a1f39ae310;  1 drivers
v0x55a1f30a8600_0 .net "b", 0 0, L_0x55a1f39ae4d0;  1 drivers
v0x55a1f30a55f0_0 .net "ca", 0 0, L_0x55a1f39ae200;  1 drivers
v0x55a1f30a56b0_0 .net "cin", 0 0, L_0x55a1f39ae690;  1 drivers
v0x55a1f306b9b0_0 .net "sum", 0 0, L_0x55a1f39adee0;  1 drivers
S_0x55a1f2411390 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f24aaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f305dd80_0 .net "a", 3 0, L_0x55a1f39b1460;  1 drivers
v0x55a1f3051a30_0 .net "b", 3 0, L_0x55a1f39b1550;  1 drivers
v0x55a1f3051430_0 .net "ca", 3 0, L_0x55a1f39b12f0;  1 drivers
v0x55a1f30514f0_0 .net "cin", 3 0, L_0x55a1f39b1640;  1 drivers
v0x55a1f30447d0_0 .net "sum", 3 0, L_0x55a1f39b1250;  1 drivers
L_0x55a1f39af210 .part L_0x55a1f39b1460, 0, 1;
L_0x55a1f39af340 .part L_0x55a1f39b1550, 0, 1;
L_0x55a1f39af470 .part L_0x55a1f39b1640, 0, 1;
L_0x55a1f39afa80 .part L_0x55a1f39b1460, 1, 1;
L_0x55a1f39afbb0 .part L_0x55a1f39b1550, 1, 1;
L_0x55a1f39afce0 .part L_0x55a1f39b1640, 1, 1;
L_0x55a1f39b0420 .part L_0x55a1f39b1460, 2, 1;
L_0x55a1f39b0550 .part L_0x55a1f39b1550, 2, 1;
L_0x55a1f39b06d0 .part L_0x55a1f39b1640, 2, 1;
L_0x55a1f39b0ca0 .part L_0x55a1f39b1460, 3, 1;
L_0x55a1f39b0e60 .part L_0x55a1f39b1550, 3, 1;
L_0x55a1f39b1020 .part L_0x55a1f39b1640, 3, 1;
L_0x55a1f39b1250 .concat8 [ 1 1 1 1], L_0x55a1f39aecb0, L_0x55a1f39af610, L_0x55a1f39afec0, L_0x55a1f39b0870;
L_0x55a1f39b12f0 .concat8 [ 1 1 1 1], L_0x55a1f39af100, L_0x55a1f39af970, L_0x55a1f39b0310, L_0x55a1f39b0b90;
S_0x55a1f2410a90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2411390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ae850 .functor XOR 1, L_0x55a1f39af210, L_0x55a1f39af340, C4<0>, C4<0>;
L_0x55a1f39aecb0 .functor XOR 1, L_0x55a1f39ae850, L_0x55a1f39af470, C4<0>, C4<0>;
L_0x55a1f39aed70 .functor AND 1, L_0x55a1f39af210, L_0x55a1f39af340, C4<1>, C4<1>;
L_0x55a1f39aee80 .functor AND 1, L_0x55a1f39af210, L_0x55a1f39af470, C4<1>, C4<1>;
L_0x55a1f39aef40 .functor OR 1, L_0x55a1f39aed70, L_0x55a1f39aee80, C4<0>, C4<0>;
L_0x55a1f39af050 .functor AND 1, L_0x55a1f39af470, L_0x55a1f39af340, C4<1>, C4<1>;
L_0x55a1f39af100 .functor OR 1, L_0x55a1f39aef40, L_0x55a1f39af050, C4<0>, C4<0>;
v0x55a1f309e050_0 .net *"_s0", 0 0, L_0x55a1f39ae850;  1 drivers
v0x55a1f309d910_0 .net *"_s10", 0 0, L_0x55a1f39af050;  1 drivers
v0x55a1f3077c60_0 .net *"_s4", 0 0, L_0x55a1f39aed70;  1 drivers
v0x55a1f3077d20_0 .net *"_s6", 0 0, L_0x55a1f39aee80;  1 drivers
v0x55a1f30915c0_0 .net *"_s8", 0 0, L_0x55a1f39aef40;  1 drivers
v0x55a1f3090fc0_0 .net "a", 0 0, L_0x55a1f39af210;  1 drivers
v0x55a1f3091080_0 .net "b", 0 0, L_0x55a1f39af340;  1 drivers
v0x55a1f3084c70_0 .net "ca", 0 0, L_0x55a1f39af100;  1 drivers
v0x55a1f3084d30_0 .net "cin", 0 0, L_0x55a1f39af470;  1 drivers
v0x55a1f3084720_0 .net "sum", 0 0, L_0x55a1f39aecb0;  1 drivers
S_0x55a1f37e6060 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2411390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39af5a0 .functor XOR 1, L_0x55a1f39afa80, L_0x55a1f39afbb0, C4<0>, C4<0>;
L_0x55a1f39af610 .functor XOR 1, L_0x55a1f39af5a0, L_0x55a1f39afce0, C4<0>, C4<0>;
L_0x55a1f39af680 .functor AND 1, L_0x55a1f39afa80, L_0x55a1f39afbb0, C4<1>, C4<1>;
L_0x55a1f39af6f0 .functor AND 1, L_0x55a1f39afa80, L_0x55a1f39afce0, C4<1>, C4<1>;
L_0x55a1f39af7b0 .functor OR 1, L_0x55a1f39af680, L_0x55a1f39af6f0, C4<0>, C4<0>;
L_0x55a1f39af8c0 .functor AND 1, L_0x55a1f39afce0, L_0x55a1f39afbb0, C4<1>, C4<1>;
L_0x55a1f39af970 .functor OR 1, L_0x55a1f39af7b0, L_0x55a1f39af8c0, C4<0>, C4<0>;
v0x55a1f3077a10_0 .net *"_s0", 0 0, L_0x55a1f39af5a0;  1 drivers
v0x55a1f3094310_0 .net *"_s10", 0 0, L_0x55a1f39af8c0;  1 drivers
v0x55a1f309d270_0 .net *"_s4", 0 0, L_0x55a1f39af680;  1 drivers
v0x55a1f309d330_0 .net *"_s6", 0 0, L_0x55a1f39af6f0;  1 drivers
v0x55a1f309a1e0_0 .net *"_s8", 0 0, L_0x55a1f39af7b0;  1 drivers
v0x55a1f3097290_0 .net "a", 0 0, L_0x55a1f39afa80;  1 drivers
v0x55a1f3097350_0 .net "b", 0 0, L_0x55a1f39afbb0;  1 drivers
v0x55a1f30879c0_0 .net "ca", 0 0, L_0x55a1f39af970;  1 drivers
v0x55a1f3087a80_0 .net "cin", 0 0, L_0x55a1f39afce0;  1 drivers
v0x55a1f30909d0_0 .net "sum", 0 0, L_0x55a1f39af610;  1 drivers
S_0x55a1f37e5de0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2411390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39afe50 .functor XOR 1, L_0x55a1f39b0420, L_0x55a1f39b0550, C4<0>, C4<0>;
L_0x55a1f39afec0 .functor XOR 1, L_0x55a1f39afe50, L_0x55a1f39b06d0, C4<0>, C4<0>;
L_0x55a1f39aff80 .functor AND 1, L_0x55a1f39b0420, L_0x55a1f39b0550, C4<1>, C4<1>;
L_0x55a1f39b0090 .functor AND 1, L_0x55a1f39b0420, L_0x55a1f39b06d0, C4<1>, C4<1>;
L_0x55a1f39b0150 .functor OR 1, L_0x55a1f39aff80, L_0x55a1f39b0090, C4<0>, C4<0>;
L_0x55a1f39b0260 .functor AND 1, L_0x55a1f39b06d0, L_0x55a1f39b0550, C4<1>, C4<1>;
L_0x55a1f39b0310 .functor OR 1, L_0x55a1f39b0150, L_0x55a1f39b0260, C4<0>, C4<0>;
v0x55a1f308d890_0 .net *"_s0", 0 0, L_0x55a1f39afe50;  1 drivers
v0x55a1f308a940_0 .net *"_s10", 0 0, L_0x55a1f39b0260;  1 drivers
v0x55a1f307b070_0 .net *"_s4", 0 0, L_0x55a1f39aff80;  1 drivers
v0x55a1f307b130_0 .net *"_s6", 0 0, L_0x55a1f39b0090;  1 drivers
v0x55a1f3083fd0_0 .net *"_s8", 0 0, L_0x55a1f39b0150;  1 drivers
v0x55a1f3080f40_0 .net "a", 0 0, L_0x55a1f39b0420;  1 drivers
v0x55a1f3081000_0 .net "b", 0 0, L_0x55a1f39b0550;  1 drivers
v0x55a1f307dff0_0 .net "ca", 0 0, L_0x55a1f39b0310;  1 drivers
v0x55a1f307e0b0_0 .net "cin", 0 0, L_0x55a1f39b06d0;  1 drivers
v0x55a1f306e6e0_0 .net "sum", 0 0, L_0x55a1f39afec0;  1 drivers
S_0x55a1f37dabe0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2411390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b0800 .functor XOR 1, L_0x55a1f39b0ca0, L_0x55a1f39b0e60, C4<0>, C4<0>;
L_0x55a1f39b0870 .functor XOR 1, L_0x55a1f39b0800, L_0x55a1f39b1020, C4<0>, C4<0>;
L_0x55a1f39b08e0 .functor AND 1, L_0x55a1f39b0ca0, L_0x55a1f39b0e60, C4<1>, C4<1>;
L_0x55a1f39b0950 .functor AND 1, L_0x55a1f39b0ca0, L_0x55a1f39b1020, C4<1>, C4<1>;
L_0x55a1f39b0a10 .functor OR 1, L_0x55a1f39b08e0, L_0x55a1f39b0950, C4<0>, C4<0>;
L_0x55a1f39b0b20 .functor AND 1, L_0x55a1f39b1020, L_0x55a1f39b0e60, C4<1>, C4<1>;
L_0x55a1f39b0b90 .functor OR 1, L_0x55a1f39b0a10, L_0x55a1f39b0b20, C4<0>, C4<0>;
v0x55a1f3074500_0 .net *"_s0", 0 0, L_0x55a1f39b0800;  1 drivers
v0x55a1f30715b0_0 .net *"_s10", 0 0, L_0x55a1f39b0b20;  1 drivers
v0x55a1f30450b0_0 .net *"_s4", 0 0, L_0x55a1f39b08e0;  1 drivers
v0x55a1f3045170_0 .net *"_s6", 0 0, L_0x55a1f39b0950;  1 drivers
v0x55a1f306ae10_0 .net *"_s8", 0 0, L_0x55a1f39b0a10;  1 drivers
v0x55a1f306a6d0_0 .net "a", 0 0, L_0x55a1f39b0ca0;  1 drivers
v0x55a1f306a790_0 .net "b", 0 0, L_0x55a1f39b0e60;  1 drivers
v0x55a1f3044a20_0 .net "ca", 0 0, L_0x55a1f39b0b90;  1 drivers
v0x55a1f3044ae0_0 .net "cin", 0 0, L_0x55a1f39b1020;  1 drivers
v0x55a1f305e430_0 .net "sum", 0 0, L_0x55a1f39b0870;  1 drivers
S_0x55a1f37da960 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f24aaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3028a80_0 .net "a", 3 0, L_0x55a1f39b3f20;  1 drivers
v0x55a1f3028480_0 .net "b", 3 0, L_0x55a1f39b3fc0;  1 drivers
v0x55a1f301c130_0 .net "ca", 3 0, L_0x55a1f39b3db0;  1 drivers
v0x55a1f301c1f0_0 .net "cin", 3 0, L_0x55a1f39b40b0;  1 drivers
v0x55a1f301bb30_0 .net "sum", 3 0, L_0x55a1f39b3d10;  1 drivers
L_0x55a1f39b1cd0 .part L_0x55a1f39b3f20, 0, 1;
L_0x55a1f39b1e00 .part L_0x55a1f39b3fc0, 0, 1;
L_0x55a1f39b1f30 .part L_0x55a1f39b40b0, 0, 1;
L_0x55a1f39b2540 .part L_0x55a1f39b3f20, 1, 1;
L_0x55a1f39b2670 .part L_0x55a1f39b3fc0, 1, 1;
L_0x55a1f39b27a0 .part L_0x55a1f39b40b0, 1, 1;
L_0x55a1f39b2ee0 .part L_0x55a1f39b3f20, 2, 1;
L_0x55a1f39b3010 .part L_0x55a1f39b3fc0, 2, 1;
L_0x55a1f39b3190 .part L_0x55a1f39b40b0, 2, 1;
L_0x55a1f39b3760 .part L_0x55a1f39b3f20, 3, 1;
L_0x55a1f39b3920 .part L_0x55a1f39b3fc0, 3, 1;
L_0x55a1f39b3ae0 .part L_0x55a1f39b40b0, 3, 1;
L_0x55a1f39b3d10 .concat8 [ 1 1 1 1], L_0x55a1f39b1770, L_0x55a1f39b20d0, L_0x55a1f39b2980, L_0x55a1f39b3330;
L_0x55a1f39b3db0 .concat8 [ 1 1 1 1], L_0x55a1f39b1bc0, L_0x55a1f39b2430, L_0x55a1f39b2dd0, L_0x55a1f39b3650;
S_0x55a1f37cf760 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f37da960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b11e0 .functor XOR 1, L_0x55a1f39b1cd0, L_0x55a1f39b1e00, C4<0>, C4<0>;
L_0x55a1f39b1770 .functor XOR 1, L_0x55a1f39b11e0, L_0x55a1f39b1f30, C4<0>, C4<0>;
L_0x55a1f39b1830 .functor AND 1, L_0x55a1f39b1cd0, L_0x55a1f39b1e00, C4<1>, C4<1>;
L_0x55a1f39b1940 .functor AND 1, L_0x55a1f39b1cd0, L_0x55a1f39b1f30, C4<1>, C4<1>;
L_0x55a1f39b1a00 .functor OR 1, L_0x55a1f39b1830, L_0x55a1f39b1940, C4<0>, C4<0>;
L_0x55a1f39b1b10 .functor AND 1, L_0x55a1f39b1f30, L_0x55a1f39b1e00, C4<1>, C4<1>;
L_0x55a1f39b1bc0 .functor OR 1, L_0x55a1f39b1a00, L_0x55a1f39b1b10, C4<0>, C4<0>;
v0x55a1f30610d0_0 .net *"_s0", 0 0, L_0x55a1f39b11e0;  1 drivers
v0x55a1f306a030_0 .net *"_s10", 0 0, L_0x55a1f39b1b10;  1 drivers
v0x55a1f3066fa0_0 .net *"_s4", 0 0, L_0x55a1f39b1830;  1 drivers
v0x55a1f3067060_0 .net *"_s6", 0 0, L_0x55a1f39b1940;  1 drivers
v0x55a1f3064050_0 .net *"_s8", 0 0, L_0x55a1f39b1a00;  1 drivers
v0x55a1f3054780_0 .net "a", 0 0, L_0x55a1f39b1cd0;  1 drivers
v0x55a1f3054840_0 .net "b", 0 0, L_0x55a1f39b1e00;  1 drivers
v0x55a1f305d6e0_0 .net "ca", 0 0, L_0x55a1f39b1bc0;  1 drivers
v0x55a1f305d7a0_0 .net "cin", 0 0, L_0x55a1f39b1f30;  1 drivers
v0x55a1f305a700_0 .net "sum", 0 0, L_0x55a1f39b1770;  1 drivers
S_0x55a1f37cf4e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f37da960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b2060 .functor XOR 1, L_0x55a1f39b2540, L_0x55a1f39b2670, C4<0>, C4<0>;
L_0x55a1f39b20d0 .functor XOR 1, L_0x55a1f39b2060, L_0x55a1f39b27a0, C4<0>, C4<0>;
L_0x55a1f39b2140 .functor AND 1, L_0x55a1f39b2540, L_0x55a1f39b2670, C4<1>, C4<1>;
L_0x55a1f39b21b0 .functor AND 1, L_0x55a1f39b2540, L_0x55a1f39b27a0, C4<1>, C4<1>;
L_0x55a1f39b2270 .functor OR 1, L_0x55a1f39b2140, L_0x55a1f39b21b0, C4<0>, C4<0>;
L_0x55a1f39b2380 .functor AND 1, L_0x55a1f39b27a0, L_0x55a1f39b2670, C4<1>, C4<1>;
L_0x55a1f39b2430 .functor OR 1, L_0x55a1f39b2270, L_0x55a1f39b2380, C4<0>, C4<0>;
v0x55a1f3057700_0 .net *"_s0", 0 0, L_0x55a1f39b2060;  1 drivers
v0x55a1f3047e30_0 .net *"_s10", 0 0, L_0x55a1f39b2380;  1 drivers
v0x55a1f3050d90_0 .net *"_s4", 0 0, L_0x55a1f39b2140;  1 drivers
v0x55a1f3050e50_0 .net *"_s6", 0 0, L_0x55a1f39b21b0;  1 drivers
v0x55a1f304dd00_0 .net *"_s8", 0 0, L_0x55a1f39b2270;  1 drivers
v0x55a1f304adb0_0 .net "a", 0 0, L_0x55a1f39b2540;  1 drivers
v0x55a1f304ae70_0 .net "b", 0 0, L_0x55a1f39b2670;  1 drivers
v0x55a1f303b3f0_0 .net "ca", 0 0, L_0x55a1f39b2430;  1 drivers
v0x55a1f303b4b0_0 .net "cin", 0 0, L_0x55a1f39b27a0;  1 drivers
v0x55a1f3041370_0 .net "sum", 0 0, L_0x55a1f39b20d0;  1 drivers
S_0x55a1f37c42e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f37da960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b2910 .functor XOR 1, L_0x55a1f39b2ee0, L_0x55a1f39b3010, C4<0>, C4<0>;
L_0x55a1f39b2980 .functor XOR 1, L_0x55a1f39b2910, L_0x55a1f39b3190, C4<0>, C4<0>;
L_0x55a1f39b2a40 .functor AND 1, L_0x55a1f39b2ee0, L_0x55a1f39b3010, C4<1>, C4<1>;
L_0x55a1f39b2b50 .functor AND 1, L_0x55a1f39b2ee0, L_0x55a1f39b3190, C4<1>, C4<1>;
L_0x55a1f39b2c10 .functor OR 1, L_0x55a1f39b2a40, L_0x55a1f39b2b50, C4<0>, C4<0>;
L_0x55a1f39b2d20 .functor AND 1, L_0x55a1f39b3190, L_0x55a1f39b3010, C4<1>, C4<1>;
L_0x55a1f39b2dd0 .functor OR 1, L_0x55a1f39b2c10, L_0x55a1f39b2d20, C4<0>, C4<0>;
v0x55a1f303e370_0 .net *"_s0", 0 0, L_0x55a1f39b2910;  1 drivers
v0x55a1f2fcf170_0 .net *"_s10", 0 0, L_0x55a1f39b2d20;  1 drivers
v0x55a1f3036d30_0 .net *"_s4", 0 0, L_0x55a1f39b2a40;  1 drivers
v0x55a1f3036df0_0 .net *"_s6", 0 0, L_0x55a1f39b2b50;  1 drivers
v0x55a1f3036a20_0 .net *"_s8", 0 0, L_0x55a1f39b2c10;  1 drivers
v0x55a1f2fcfa20_0 .net "a", 0 0, L_0x55a1f39b2ee0;  1 drivers
v0x55a1f2fcfae0_0 .net "b", 0 0, L_0x55a1f39b3010;  1 drivers
v0x55a1f2fcf3c0_0 .net "ca", 0 0, L_0x55a1f39b2dd0;  1 drivers
v0x55a1f2fcf480_0 .net "cin", 0 0, L_0x55a1f39b3190;  1 drivers
v0x55a1f3002e70_0 .net "sum", 0 0, L_0x55a1f39b2980;  1 drivers
S_0x55a1f37c4060 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f37da960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b32c0 .functor XOR 1, L_0x55a1f39b3760, L_0x55a1f39b3920, C4<0>, C4<0>;
L_0x55a1f39b3330 .functor XOR 1, L_0x55a1f39b32c0, L_0x55a1f39b3ae0, C4<0>, C4<0>;
L_0x55a1f39b33a0 .functor AND 1, L_0x55a1f39b3760, L_0x55a1f39b3920, C4<1>, C4<1>;
L_0x55a1f39b3410 .functor AND 1, L_0x55a1f39b3760, L_0x55a1f39b3ae0, C4<1>, C4<1>;
L_0x55a1f39b34d0 .functor OR 1, L_0x55a1f39b33a0, L_0x55a1f39b3410, C4<0>, C4<0>;
L_0x55a1f39b35e0 .functor AND 1, L_0x55a1f39b3ae0, L_0x55a1f39b3920, C4<1>, C4<1>;
L_0x55a1f39b3650 .functor OR 1, L_0x55a1f39b34d0, L_0x55a1f39b35e0, C4<0>, C4<0>;
v0x55a1f3002730_0 .net *"_s0", 0 0, L_0x55a1f39b32c0;  1 drivers
v0x55a1f3036040_0 .net *"_s10", 0 0, L_0x55a1f39b35e0;  1 drivers
v0x55a1f3035940_0 .net *"_s4", 0 0, L_0x55a1f39b33a0;  1 drivers
v0x55a1f3035a00_0 .net *"_s6", 0 0, L_0x55a1f39b3410;  1 drivers
v0x55a1f300f7b0_0 .net *"_s8", 0 0, L_0x55a1f39b34d0;  1 drivers
v0x55a1f3035510_0 .net "a", 0 0, L_0x55a1f39b3760;  1 drivers
v0x55a1f30355d0_0 .net "b", 0 0, L_0x55a1f39b3920;  1 drivers
v0x55a1f3034dd0_0 .net "ca", 0 0, L_0x55a1f39b3650;  1 drivers
v0x55a1f3034e90_0 .net "cin", 0 0, L_0x55a1f39b3ae0;  1 drivers
v0x55a1f300f1d0_0 .net "sum", 0 0, L_0x55a1f39b3330;  1 drivers
S_0x55a1f37897d0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f24aaf50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ffb510_0 .net "a", 3 0, L_0x55a1f39b68c0;  1 drivers
v0x55a1f2febc40_0 .net "b", 3 0, L_0x55a1f39b69f0;  1 drivers
v0x55a1f2ff4ba0_0 .net "ca", 3 0, L_0x55a1f39b6750;  1 drivers
v0x55a1f2ff4c60_0 .net "cin", 3 0, L_0x55a1f39b6b20;  1 drivers
v0x55a1f2ff1b10_0 .net "sum", 3 0, L_0x55a1f39b66b0;  1 drivers
L_0x55a1f39b4670 .part L_0x55a1f39b68c0, 0, 1;
L_0x55a1f39b47a0 .part L_0x55a1f39b69f0, 0, 1;
L_0x55a1f39b48d0 .part L_0x55a1f39b6b20, 0, 1;
L_0x55a1f39b4ee0 .part L_0x55a1f39b68c0, 1, 1;
L_0x55a1f39b5010 .part L_0x55a1f39b69f0, 1, 1;
L_0x55a1f39b5140 .part L_0x55a1f39b6b20, 1, 1;
L_0x55a1f39b5880 .part L_0x55a1f39b68c0, 2, 1;
L_0x55a1f39b59b0 .part L_0x55a1f39b69f0, 2, 1;
L_0x55a1f39b5b30 .part L_0x55a1f39b6b20, 2, 1;
L_0x55a1f39b6100 .part L_0x55a1f39b68c0, 3, 1;
L_0x55a1f39b62c0 .part L_0x55a1f39b69f0, 3, 1;
L_0x55a1f39b6480 .part L_0x55a1f39b6b20, 3, 1;
L_0x55a1f39b66b0 .concat8 [ 1 1 1 1], L_0x55a1f39b4150, L_0x55a1f39b4a70, L_0x55a1f39b5320, L_0x55a1f39b5cd0;
L_0x55a1f39b6750 .concat8 [ 1 1 1 1], L_0x55a1f39b4560, L_0x55a1f39b4dd0, L_0x55a1f39b5770, L_0x55a1f39b5ff0;
S_0x55a1f3789380 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f37897d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b3ca0 .functor XOR 1, L_0x55a1f39b4670, L_0x55a1f39b47a0, C4<0>, C4<0>;
L_0x55a1f39b4150 .functor XOR 1, L_0x55a1f39b3ca0, L_0x55a1f39b48d0, C4<0>, C4<0>;
L_0x55a1f39b4210 .functor AND 1, L_0x55a1f39b4670, L_0x55a1f39b47a0, C4<1>, C4<1>;
L_0x55a1f39b4320 .functor AND 1, L_0x55a1f39b4670, L_0x55a1f39b48d0, C4<1>, C4<1>;
L_0x55a1f39b43e0 .functor OR 1, L_0x55a1f39b4210, L_0x55a1f39b4320, C4<0>, C4<0>;
L_0x55a1f39b44f0 .functor AND 1, L_0x55a1f39b48d0, L_0x55a1f39b47a0, C4<1>, C4<1>;
L_0x55a1f39b4560 .functor OR 1, L_0x55a1f39b43e0, L_0x55a1f39b44f0, C4<0>, C4<0>;
v0x55a1f300eed0_0 .net *"_s0", 0 0, L_0x55a1f39b3ca0;  1 drivers
v0x55a1f302b7d0_0 .net *"_s10", 0 0, L_0x55a1f39b44f0;  1 drivers
v0x55a1f3034730_0 .net *"_s4", 0 0, L_0x55a1f39b4210;  1 drivers
v0x55a1f30347f0_0 .net *"_s6", 0 0, L_0x55a1f39b4320;  1 drivers
v0x55a1f30316a0_0 .net *"_s8", 0 0, L_0x55a1f39b43e0;  1 drivers
v0x55a1f302e750_0 .net "a", 0 0, L_0x55a1f39b4670;  1 drivers
v0x55a1f302e810_0 .net "b", 0 0, L_0x55a1f39b47a0;  1 drivers
v0x55a1f301ee80_0 .net "ca", 0 0, L_0x55a1f39b4560;  1 drivers
v0x55a1f301ef40_0 .net "cin", 0 0, L_0x55a1f39b48d0;  1 drivers
v0x55a1f3027e90_0 .net "sum", 0 0, L_0x55a1f39b4150;  1 drivers
S_0x55a1f3722600 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f37897d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b4a00 .functor XOR 1, L_0x55a1f39b4ee0, L_0x55a1f39b5010, C4<0>, C4<0>;
L_0x55a1f39b4a70 .functor XOR 1, L_0x55a1f39b4a00, L_0x55a1f39b5140, C4<0>, C4<0>;
L_0x55a1f39b4ae0 .functor AND 1, L_0x55a1f39b4ee0, L_0x55a1f39b5010, C4<1>, C4<1>;
L_0x55a1f39b4b50 .functor AND 1, L_0x55a1f39b4ee0, L_0x55a1f39b5140, C4<1>, C4<1>;
L_0x55a1f39b4c10 .functor OR 1, L_0x55a1f39b4ae0, L_0x55a1f39b4b50, C4<0>, C4<0>;
L_0x55a1f39b4d20 .functor AND 1, L_0x55a1f39b5140, L_0x55a1f39b5010, C4<1>, C4<1>;
L_0x55a1f39b4dd0 .functor OR 1, L_0x55a1f39b4c10, L_0x55a1f39b4d20, C4<0>, C4<0>;
v0x55a1f3024d50_0 .net *"_s0", 0 0, L_0x55a1f39b4a00;  1 drivers
v0x55a1f3021e00_0 .net *"_s10", 0 0, L_0x55a1f39b4d20;  1 drivers
v0x55a1f3012530_0 .net *"_s4", 0 0, L_0x55a1f39b4ae0;  1 drivers
v0x55a1f30125f0_0 .net *"_s6", 0 0, L_0x55a1f39b4b50;  1 drivers
v0x55a1f301b490_0 .net *"_s8", 0 0, L_0x55a1f39b4c10;  1 drivers
v0x55a1f3018400_0 .net "a", 0 0, L_0x55a1f39b4ee0;  1 drivers
v0x55a1f30184c0_0 .net "b", 0 0, L_0x55a1f39b5010;  1 drivers
v0x55a1f30154b0_0 .net "ca", 0 0, L_0x55a1f39b4dd0;  1 drivers
v0x55a1f3015570_0 .net "cin", 0 0, L_0x55a1f39b5140;  1 drivers
v0x55a1f3005ba0_0 .net "sum", 0 0, L_0x55a1f39b4a70;  1 drivers
S_0x55a1f3755970 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f37897d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b52b0 .functor XOR 1, L_0x55a1f39b5880, L_0x55a1f39b59b0, C4<0>, C4<0>;
L_0x55a1f39b5320 .functor XOR 1, L_0x55a1f39b52b0, L_0x55a1f39b5b30, C4<0>, C4<0>;
L_0x55a1f39b53e0 .functor AND 1, L_0x55a1f39b5880, L_0x55a1f39b59b0, C4<1>, C4<1>;
L_0x55a1f39b54f0 .functor AND 1, L_0x55a1f39b5880, L_0x55a1f39b5b30, C4<1>, C4<1>;
L_0x55a1f39b55b0 .functor OR 1, L_0x55a1f39b53e0, L_0x55a1f39b54f0, C4<0>, C4<0>;
L_0x55a1f39b56c0 .functor AND 1, L_0x55a1f39b5b30, L_0x55a1f39b59b0, C4<1>, C4<1>;
L_0x55a1f39b5770 .functor OR 1, L_0x55a1f39b55b0, L_0x55a1f39b56c0, C4<0>, C4<0>;
v0x55a1f300b9c0_0 .net *"_s0", 0 0, L_0x55a1f39b52b0;  1 drivers
v0x55a1f3008a70_0 .net *"_s10", 0 0, L_0x55a1f39b56c0;  1 drivers
v0x55a1f2fdc570_0 .net *"_s4", 0 0, L_0x55a1f39b53e0;  1 drivers
v0x55a1f2fdc630_0 .net *"_s6", 0 0, L_0x55a1f39b54f0;  1 drivers
v0x55a1f30022d0_0 .net *"_s8", 0 0, L_0x55a1f39b55b0;  1 drivers
v0x55a1f3001b90_0 .net "a", 0 0, L_0x55a1f39b5880;  1 drivers
v0x55a1f3001c50_0 .net "b", 0 0, L_0x55a1f39b59b0;  1 drivers
v0x55a1f2fdbee0_0 .net "ca", 0 0, L_0x55a1f39b5770;  1 drivers
v0x55a1f2fdbfa0_0 .net "cin", 0 0, L_0x55a1f39b5b30;  1 drivers
v0x55a1f2ff58f0_0 .net "sum", 0 0, L_0x55a1f39b5320;  1 drivers
S_0x55a1f3762360 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f37897d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b5c60 .functor XOR 1, L_0x55a1f39b6100, L_0x55a1f39b62c0, C4<0>, C4<0>;
L_0x55a1f39b5cd0 .functor XOR 1, L_0x55a1f39b5c60, L_0x55a1f39b6480, C4<0>, C4<0>;
L_0x55a1f39b5d40 .functor AND 1, L_0x55a1f39b6100, L_0x55a1f39b62c0, C4<1>, C4<1>;
L_0x55a1f39b5db0 .functor AND 1, L_0x55a1f39b6100, L_0x55a1f39b6480, C4<1>, C4<1>;
L_0x55a1f39b5e70 .functor OR 1, L_0x55a1f39b5d40, L_0x55a1f39b5db0, C4<0>, C4<0>;
L_0x55a1f39b5f80 .functor AND 1, L_0x55a1f39b6480, L_0x55a1f39b62c0, C4<1>, C4<1>;
L_0x55a1f39b5ff0 .functor OR 1, L_0x55a1f39b5e70, L_0x55a1f39b5f80, C4<0>, C4<0>;
v0x55a1f2ff5240_0 .net *"_s0", 0 0, L_0x55a1f39b5c60;  1 drivers
v0x55a1f2fe8ef0_0 .net *"_s10", 0 0, L_0x55a1f39b5f80;  1 drivers
v0x55a1f2fe88f0_0 .net *"_s4", 0 0, L_0x55a1f39b5d40;  1 drivers
v0x55a1f2fe89b0_0 .net *"_s6", 0 0, L_0x55a1f39b5db0;  1 drivers
v0x55a1f2fdbc90_0 .net *"_s8", 0 0, L_0x55a1f39b5e70;  1 drivers
v0x55a1f2ff8590_0 .net "a", 0 0, L_0x55a1f39b6100;  1 drivers
v0x55a1f2ff8650_0 .net "b", 0 0, L_0x55a1f39b62c0;  1 drivers
v0x55a1f30014f0_0 .net "ca", 0 0, L_0x55a1f39b5ff0;  1 drivers
v0x55a1f30015b0_0 .net "cin", 0 0, L_0x55a1f39b6480;  1 drivers
v0x55a1f2ffe510_0 .net "sum", 0 0, L_0x55a1f39b5cd0;  1 drivers
S_0x55a1f3761a60 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f24ab850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2efcd60_0 .net "a", 15 0, L_0x55a1f39c1de0;  1 drivers
v0x55a1f2ef9cd0_0 .net "b", 15 0, L_0x55a1f39c1ed0;  1 drivers
v0x55a1f2ef6d80_0 .net "ca", 15 0, L_0x55a1f39c1b80;  1 drivers
v0x55a1f2ef6e40_0 .net "cin", 15 0, L_0x55a1f39c1fc0;  1 drivers
v0x55a1f2ee74b0_0 .net "sum", 15 0, L_0x55a1f39c1ae0;  1 drivers
L_0x55a1f39b98e0 .part L_0x55a1f39c1de0, 0, 4;
L_0x55a1f39b9980 .part L_0x55a1f39c1ed0, 0, 4;
L_0x55a1f39b9a20 .part L_0x55a1f39c1fc0, 0, 4;
L_0x55a1f39bc280 .part L_0x55a1f39c1de0, 4, 4;
L_0x55a1f39bc370 .part L_0x55a1f39c1ed0, 4, 4;
L_0x55a1f39bc460 .part L_0x55a1f39c1fc0, 4, 4;
L_0x55a1f39bed40 .part L_0x55a1f39c1de0, 8, 4;
L_0x55a1f39bede0 .part L_0x55a1f39c1ed0, 8, 4;
L_0x55a1f39beed0 .part L_0x55a1f39c1fc0, 8, 4;
L_0x55a1f39c16e0 .part L_0x55a1f39c1de0, 12, 4;
L_0x55a1f39c1810 .part L_0x55a1f39c1ed0, 12, 4;
L_0x55a1f39c1940 .part L_0x55a1f39c1fc0, 12, 4;
L_0x55a1f39c1ae0 .concat8 [ 4 4 4 4], L_0x55a1f39b96d0, L_0x55a1f39bc070, L_0x55a1f39beb30, L_0x55a1f39c14d0;
L_0x55a1f39c1b80 .concat8 [ 4 4 4 4], L_0x55a1f39b9770, L_0x55a1f39bc110, L_0x55a1f39bebd0, L_0x55a1f39c1570;
S_0x55a1f372f120 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3761a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2fae230_0 .net "a", 3 0, L_0x55a1f39b98e0;  1 drivers
v0x55a1f2f9e870_0 .net "b", 3 0, L_0x55a1f39b9980;  1 drivers
v0x55a1f2fa4740_0 .net "ca", 3 0, L_0x55a1f39b9770;  1 drivers
v0x55a1f2fa4800_0 .net "cin", 3 0, L_0x55a1f39b9a20;  1 drivers
v0x55a1f2fa17f0_0 .net "sum", 3 0, L_0x55a1f39b96d0;  1 drivers
L_0x55a1f39b7690 .part L_0x55a1f39b98e0, 0, 1;
L_0x55a1f39b77c0 .part L_0x55a1f39b9980, 0, 1;
L_0x55a1f39b78f0 .part L_0x55a1f39b9a20, 0, 1;
L_0x55a1f39b7f00 .part L_0x55a1f39b98e0, 1, 1;
L_0x55a1f39b8030 .part L_0x55a1f39b9980, 1, 1;
L_0x55a1f39b8160 .part L_0x55a1f39b9a20, 1, 1;
L_0x55a1f39b88a0 .part L_0x55a1f39b98e0, 2, 1;
L_0x55a1f39b89d0 .part L_0x55a1f39b9980, 2, 1;
L_0x55a1f39b8b50 .part L_0x55a1f39b9a20, 2, 1;
L_0x55a1f39b9120 .part L_0x55a1f39b98e0, 3, 1;
L_0x55a1f39b92e0 .part L_0x55a1f39b9980, 3, 1;
L_0x55a1f39b94a0 .part L_0x55a1f39b9a20, 3, 1;
L_0x55a1f39b96d0 .concat8 [ 1 1 1 1], L_0x55a1f39b6640, L_0x55a1f39b7a90, L_0x55a1f39b8340, L_0x55a1f39b8cf0;
L_0x55a1f39b9770 .concat8 [ 1 1 1 1], L_0x55a1f39b7580, L_0x55a1f39b7df0, L_0x55a1f39b8790, L_0x55a1f39b9010;
S_0x55a1f372e820 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f372f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b6c50 .functor XOR 1, L_0x55a1f39b7690, L_0x55a1f39b77c0, C4<0>, C4<0>;
L_0x55a1f39b6640 .functor XOR 1, L_0x55a1f39b6c50, L_0x55a1f39b78f0, C4<0>, C4<0>;
L_0x55a1f39b71f0 .functor AND 1, L_0x55a1f39b7690, L_0x55a1f39b77c0, C4<1>, C4<1>;
L_0x55a1f39b7300 .functor AND 1, L_0x55a1f39b7690, L_0x55a1f39b78f0, C4<1>, C4<1>;
L_0x55a1f39b73c0 .functor OR 1, L_0x55a1f39b71f0, L_0x55a1f39b7300, C4<0>, C4<0>;
L_0x55a1f39b74d0 .functor AND 1, L_0x55a1f39b78f0, L_0x55a1f39b77c0, C4<1>, C4<1>;
L_0x55a1f39b7580 .functor OR 1, L_0x55a1f39b73c0, L_0x55a1f39b74d0, C4<0>, C4<0>;
v0x55a1f2fe2270_0 .net *"_s0", 0 0, L_0x55a1f39b6c50;  1 drivers
v0x55a1f2fd28b0_0 .net *"_s10", 0 0, L_0x55a1f39b74d0;  1 drivers
v0x55a1f2fd8780_0 .net *"_s4", 0 0, L_0x55a1f39b71f0;  1 drivers
v0x55a1f2fd8840_0 .net *"_s6", 0 0, L_0x55a1f39b7300;  1 drivers
v0x55a1f2fd5830_0 .net *"_s8", 0 0, L_0x55a1f39b73c0;  1 drivers
v0x55a1f2f9bb40_0 .net "a", 0 0, L_0x55a1f39b7690;  1 drivers
v0x55a1f2f9bc00_0 .net "b", 0 0, L_0x55a1f39b77c0;  1 drivers
v0x55a1f2f9b4b0_0 .net "ca", 0 0, L_0x55a1f39b7580;  1 drivers
v0x55a1f2f9b570_0 .net "cin", 0 0, L_0x55a1f39b78f0;  1 drivers
v0x55a1f2fcee70_0 .net "sum", 0 0, L_0x55a1f39b6640;  1 drivers
S_0x55a1f36ee6f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f372f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b7a20 .functor XOR 1, L_0x55a1f39b7f00, L_0x55a1f39b8030, C4<0>, C4<0>;
L_0x55a1f39b7a90 .functor XOR 1, L_0x55a1f39b7a20, L_0x55a1f39b8160, C4<0>, C4<0>;
L_0x55a1f39b7b00 .functor AND 1, L_0x55a1f39b7f00, L_0x55a1f39b8030, C4<1>, C4<1>;
L_0x55a1f39b7b70 .functor AND 1, L_0x55a1f39b7f00, L_0x55a1f39b8160, C4<1>, C4<1>;
L_0x55a1f39b7c30 .functor OR 1, L_0x55a1f39b7b00, L_0x55a1f39b7b70, C4<0>, C4<0>;
L_0x55a1f39b7d40 .functor AND 1, L_0x55a1f39b8160, L_0x55a1f39b8030, C4<1>, C4<1>;
L_0x55a1f39b7df0 .functor OR 1, L_0x55a1f39b7c30, L_0x55a1f39b7d40, C4<0>, C4<0>;
v0x55a1f2fce6c0_0 .net *"_s0", 0 0, L_0x55a1f39b7a20;  1 drivers
v0x55a1f2fa8530_0 .net *"_s10", 0 0, L_0x55a1f39b7d40;  1 drivers
v0x55a1f2fce290_0 .net *"_s4", 0 0, L_0x55a1f39b7b00;  1 drivers
v0x55a1f2fce350_0 .net *"_s6", 0 0, L_0x55a1f39b7b70;  1 drivers
v0x55a1f2fcdb50_0 .net *"_s8", 0 0, L_0x55a1f39b7c30;  1 drivers
v0x55a1f2fa7ea0_0 .net "a", 0 0, L_0x55a1f39b7f00;  1 drivers
v0x55a1f2fa7f60_0 .net "b", 0 0, L_0x55a1f39b8030;  1 drivers
v0x55a1f2fc1800_0 .net "ca", 0 0, L_0x55a1f39b7df0;  1 drivers
v0x55a1f2fc18c0_0 .net "cin", 0 0, L_0x55a1f39b8160;  1 drivers
v0x55a1f2fc12b0_0 .net "sum", 0 0, L_0x55a1f39b7a90;  1 drivers
S_0x55a1f36fb0e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f372f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b82d0 .functor XOR 1, L_0x55a1f39b88a0, L_0x55a1f39b89d0, C4<0>, C4<0>;
L_0x55a1f39b8340 .functor XOR 1, L_0x55a1f39b82d0, L_0x55a1f39b8b50, C4<0>, C4<0>;
L_0x55a1f39b8400 .functor AND 1, L_0x55a1f39b88a0, L_0x55a1f39b89d0, C4<1>, C4<1>;
L_0x55a1f39b8510 .functor AND 1, L_0x55a1f39b88a0, L_0x55a1f39b8b50, C4<1>, C4<1>;
L_0x55a1f39b85d0 .functor OR 1, L_0x55a1f39b8400, L_0x55a1f39b8510, C4<0>, C4<0>;
L_0x55a1f39b86e0 .functor AND 1, L_0x55a1f39b8b50, L_0x55a1f39b89d0, C4<1>, C4<1>;
L_0x55a1f39b8790 .functor OR 1, L_0x55a1f39b85d0, L_0x55a1f39b86e0, C4<0>, C4<0>;
v0x55a1f2fb4eb0_0 .net *"_s0", 0 0, L_0x55a1f39b82d0;  1 drivers
v0x55a1f2fb48b0_0 .net *"_s10", 0 0, L_0x55a1f39b86e0;  1 drivers
v0x55a1f2fa7c50_0 .net *"_s4", 0 0, L_0x55a1f39b8400;  1 drivers
v0x55a1f2fa7d10_0 .net *"_s6", 0 0, L_0x55a1f39b8510;  1 drivers
v0x55a1f2fc4550_0 .net *"_s8", 0 0, L_0x55a1f39b85d0;  1 drivers
v0x55a1f2fcd4b0_0 .net "a", 0 0, L_0x55a1f39b88a0;  1 drivers
v0x55a1f2fcd570_0 .net "b", 0 0, L_0x55a1f39b89d0;  1 drivers
v0x55a1f2fca420_0 .net "ca", 0 0, L_0x55a1f39b8790;  1 drivers
v0x55a1f2fca4e0_0 .net "cin", 0 0, L_0x55a1f39b8b50;  1 drivers
v0x55a1f2fc7580_0 .net "sum", 0 0, L_0x55a1f39b8340;  1 drivers
S_0x55a1f36fa7e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f372f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b8c80 .functor XOR 1, L_0x55a1f39b9120, L_0x55a1f39b92e0, C4<0>, C4<0>;
L_0x55a1f39b8cf0 .functor XOR 1, L_0x55a1f39b8c80, L_0x55a1f39b94a0, C4<0>, C4<0>;
L_0x55a1f39b8d60 .functor AND 1, L_0x55a1f39b9120, L_0x55a1f39b92e0, C4<1>, C4<1>;
L_0x55a1f39b8dd0 .functor AND 1, L_0x55a1f39b9120, L_0x55a1f39b94a0, C4<1>, C4<1>;
L_0x55a1f39b8e90 .functor OR 1, L_0x55a1f39b8d60, L_0x55a1f39b8dd0, C4<0>, C4<0>;
L_0x55a1f39b8fa0 .functor AND 1, L_0x55a1f39b94a0, L_0x55a1f39b92e0, C4<1>, C4<1>;
L_0x55a1f39b9010 .functor OR 1, L_0x55a1f39b8e90, L_0x55a1f39b8fa0, C4<0>, C4<0>;
v0x55a1f2fb7c00_0 .net *"_s0", 0 0, L_0x55a1f39b8c80;  1 drivers
v0x55a1f2fc0b60_0 .net *"_s10", 0 0, L_0x55a1f39b8fa0;  1 drivers
v0x55a1f2fbdad0_0 .net *"_s4", 0 0, L_0x55a1f39b8d60;  1 drivers
v0x55a1f2fbdb90_0 .net *"_s6", 0 0, L_0x55a1f39b8dd0;  1 drivers
v0x55a1f2fbab80_0 .net *"_s8", 0 0, L_0x55a1f39b8e90;  1 drivers
v0x55a1f2fab2b0_0 .net "a", 0 0, L_0x55a1f39b9120;  1 drivers
v0x55a1f2fab370_0 .net "b", 0 0, L_0x55a1f39b92e0;  1 drivers
v0x55a1f2fb4210_0 .net "ca", 0 0, L_0x55a1f39b9010;  1 drivers
v0x55a1f2fb42d0_0 .net "cin", 0 0, L_0x55a1f39b94a0;  1 drivers
v0x55a1f2fb1230_0 .net "sum", 0 0, L_0x55a1f39b8cf0;  1 drivers
S_0x55a1f36c7ea0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3761a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2eff2d0_0 .net "a", 3 0, L_0x55a1f39bc280;  1 drivers
v0x55a1f2efec70_0 .net "b", 3 0, L_0x55a1f39bc370;  1 drivers
v0x55a1f2f32670_0 .net "ca", 3 0, L_0x55a1f39bc110;  1 drivers
v0x55a1f2f32730_0 .net "cin", 3 0, L_0x55a1f39bc460;  1 drivers
v0x55a1f2f31fe0_0 .net "sum", 3 0, L_0x55a1f39bc070;  1 drivers
L_0x55a1f39b9fd0 .part L_0x55a1f39bc280, 0, 1;
L_0x55a1f39ba100 .part L_0x55a1f39bc370, 0, 1;
L_0x55a1f39ba230 .part L_0x55a1f39bc460, 0, 1;
L_0x55a1f39ba840 .part L_0x55a1f39bc280, 1, 1;
L_0x55a1f39ba970 .part L_0x55a1f39bc370, 1, 1;
L_0x55a1f39baaa0 .part L_0x55a1f39bc460, 1, 1;
L_0x55a1f39bb1e0 .part L_0x55a1f39bc280, 2, 1;
L_0x55a1f39bb310 .part L_0x55a1f39bc370, 2, 1;
L_0x55a1f39bb490 .part L_0x55a1f39bc460, 2, 1;
L_0x55a1f39bba60 .part L_0x55a1f39bc280, 3, 1;
L_0x55a1f39bbc80 .part L_0x55a1f39bc370, 3, 1;
L_0x55a1f39bbe40 .part L_0x55a1f39bc460, 3, 1;
L_0x55a1f39bc070 .concat8 [ 1 1 1 1], L_0x55a1f39b9ac0, L_0x55a1f39ba3d0, L_0x55a1f39bac80, L_0x55a1f39bb630;
L_0x55a1f39bc110 .concat8 [ 1 1 1 1], L_0x55a1f39b9f10, L_0x55a1f39ba730, L_0x55a1f39bb0d0, L_0x55a1f39bb950;
S_0x55a1f36c75a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f36c7ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39b9660 .functor XOR 1, L_0x55a1f39b9fd0, L_0x55a1f39ba100, C4<0>, C4<0>;
L_0x55a1f39b9ac0 .functor XOR 1, L_0x55a1f39b9660, L_0x55a1f39ba230, C4<0>, C4<0>;
L_0x55a1f39b9b80 .functor AND 1, L_0x55a1f39b9fd0, L_0x55a1f39ba100, C4<1>, C4<1>;
L_0x55a1f39b9c90 .functor AND 1, L_0x55a1f39b9fd0, L_0x55a1f39ba230, C4<1>, C4<1>;
L_0x55a1f39b9d50 .functor OR 1, L_0x55a1f39b9b80, L_0x55a1f39b9c90, C4<0>, C4<0>;
L_0x55a1f39b9e60 .functor AND 1, L_0x55a1f39ba230, L_0x55a1f39ba100, C4<1>, C4<1>;
L_0x55a1f39b9f10 .functor OR 1, L_0x55a1f39b9d50, L_0x55a1f39b9e60, C4<0>, C4<0>;
v0x55a1f2f752f0_0 .net *"_s0", 0 0, L_0x55a1f39b9660;  1 drivers
v0x55a1f2f9b050_0 .net *"_s10", 0 0, L_0x55a1f39b9e60;  1 drivers
v0x55a1f2f9a910_0 .net *"_s4", 0 0, L_0x55a1f39b9b80;  1 drivers
v0x55a1f2f9a9d0_0 .net *"_s6", 0 0, L_0x55a1f39b9c90;  1 drivers
v0x55a1f2f74c60_0 .net *"_s8", 0 0, L_0x55a1f39b9d50;  1 drivers
v0x55a1f2f8e5c0_0 .net "a", 0 0, L_0x55a1f39b9fd0;  1 drivers
v0x55a1f2f8e680_0 .net "b", 0 0, L_0x55a1f39ba100;  1 drivers
v0x55a1f2f8dfc0_0 .net "ca", 0 0, L_0x55a1f39b9f10;  1 drivers
v0x55a1f2f8e080_0 .net "cin", 0 0, L_0x55a1f39ba230;  1 drivers
v0x55a1f2f81d20_0 .net "sum", 0 0, L_0x55a1f39b9ac0;  1 drivers
S_0x55a1f36b9990 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f36c7ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ba360 .functor XOR 1, L_0x55a1f39ba840, L_0x55a1f39ba970, C4<0>, C4<0>;
L_0x55a1f39ba3d0 .functor XOR 1, L_0x55a1f39ba360, L_0x55a1f39baaa0, C4<0>, C4<0>;
L_0x55a1f39ba440 .functor AND 1, L_0x55a1f39ba840, L_0x55a1f39ba970, C4<1>, C4<1>;
L_0x55a1f39ba4b0 .functor AND 1, L_0x55a1f39ba840, L_0x55a1f39baaa0, C4<1>, C4<1>;
L_0x55a1f39ba570 .functor OR 1, L_0x55a1f39ba440, L_0x55a1f39ba4b0, C4<0>, C4<0>;
L_0x55a1f39ba680 .functor AND 1, L_0x55a1f39baaa0, L_0x55a1f39ba970, C4<1>, C4<1>;
L_0x55a1f39ba730 .functor OR 1, L_0x55a1f39ba570, L_0x55a1f39ba680, C4<0>, C4<0>;
v0x55a1f2f81670_0 .net *"_s0", 0 0, L_0x55a1f39ba360;  1 drivers
v0x55a1f2f74a10_0 .net *"_s10", 0 0, L_0x55a1f39ba680;  1 drivers
v0x55a1f2f91310_0 .net *"_s4", 0 0, L_0x55a1f39ba440;  1 drivers
v0x55a1f2f913d0_0 .net *"_s6", 0 0, L_0x55a1f39ba4b0;  1 drivers
v0x55a1f2f9a270_0 .net *"_s8", 0 0, L_0x55a1f39ba570;  1 drivers
v0x55a1f2f971e0_0 .net "a", 0 0, L_0x55a1f39ba840;  1 drivers
v0x55a1f2f972a0_0 .net "b", 0 0, L_0x55a1f39ba970;  1 drivers
v0x55a1f2f94290_0 .net "ca", 0 0, L_0x55a1f39ba730;  1 drivers
v0x55a1f2f94350_0 .net "cin", 0 0, L_0x55a1f39baaa0;  1 drivers
v0x55a1f2f84a70_0 .net "sum", 0 0, L_0x55a1f39ba3d0;  1 drivers
S_0x55a1f36b9540 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f36c7ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39bac10 .functor XOR 1, L_0x55a1f39bb1e0, L_0x55a1f39bb310, C4<0>, C4<0>;
L_0x55a1f39bac80 .functor XOR 1, L_0x55a1f39bac10, L_0x55a1f39bb490, C4<0>, C4<0>;
L_0x55a1f39bad40 .functor AND 1, L_0x55a1f39bb1e0, L_0x55a1f39bb310, C4<1>, C4<1>;
L_0x55a1f39bae50 .functor AND 1, L_0x55a1f39bb1e0, L_0x55a1f39bb490, C4<1>, C4<1>;
L_0x55a1f39baf10 .functor OR 1, L_0x55a1f39bad40, L_0x55a1f39bae50, C4<0>, C4<0>;
L_0x55a1f39bb020 .functor AND 1, L_0x55a1f39bb490, L_0x55a1f39bb310, C4<1>, C4<1>;
L_0x55a1f39bb0d0 .functor OR 1, L_0x55a1f39baf10, L_0x55a1f39bb020, C4<0>, C4<0>;
v0x55a1f2f8d920_0 .net *"_s0", 0 0, L_0x55a1f39bac10;  1 drivers
v0x55a1f2f8a890_0 .net *"_s10", 0 0, L_0x55a1f39bb020;  1 drivers
v0x55a1f2f87940_0 .net *"_s4", 0 0, L_0x55a1f39bad40;  1 drivers
v0x55a1f2f87a00_0 .net *"_s6", 0 0, L_0x55a1f39bae50;  1 drivers
v0x55a1f2f78070_0 .net *"_s8", 0 0, L_0x55a1f39baf10;  1 drivers
v0x55a1f2f80fd0_0 .net "a", 0 0, L_0x55a1f39bb1e0;  1 drivers
v0x55a1f2f81090_0 .net "b", 0 0, L_0x55a1f39bb310;  1 drivers
v0x55a1f2f7df40_0 .net "ca", 0 0, L_0x55a1f39bb0d0;  1 drivers
v0x55a1f2f7e000_0 .net "cin", 0 0, L_0x55a1f39bb490;  1 drivers
v0x55a1f2f7b0a0_0 .net "sum", 0 0, L_0x55a1f39bac80;  1 drivers
S_0x55a1f3652780 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f36c7ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39bb5c0 .functor XOR 1, L_0x55a1f39bba60, L_0x55a1f39bbc80, C4<0>, C4<0>;
L_0x55a1f39bb630 .functor XOR 1, L_0x55a1f39bb5c0, L_0x55a1f39bbe40, C4<0>, C4<0>;
L_0x55a1f39bb6a0 .functor AND 1, L_0x55a1f39bba60, L_0x55a1f39bbc80, C4<1>, C4<1>;
L_0x55a1f39bb710 .functor AND 1, L_0x55a1f39bba60, L_0x55a1f39bbe40, C4<1>, C4<1>;
L_0x55a1f39bb7d0 .functor OR 1, L_0x55a1f39bb6a0, L_0x55a1f39bb710, C4<0>, C4<0>;
L_0x55a1f39bb8e0 .functor AND 1, L_0x55a1f39bbe40, L_0x55a1f39bbc80, C4<1>, C4<1>;
L_0x55a1f39bb950 .functor OR 1, L_0x55a1f39bb7d0, L_0x55a1f39bb8e0, C4<0>, C4<0>;
v0x55a1f2f6b630_0 .net *"_s0", 0 0, L_0x55a1f39bb5c0;  1 drivers
v0x55a1f2f71500_0 .net *"_s10", 0 0, L_0x55a1f39bb8e0;  1 drivers
v0x55a1f2f6e5b0_0 .net *"_s4", 0 0, L_0x55a1f39bb6a0;  1 drivers
v0x55a1f2f6e670_0 .net *"_s6", 0 0, L_0x55a1f39bb710;  1 drivers
v0x55a1f2f671c0_0 .net *"_s8", 0 0, L_0x55a1f39bb7d0;  1 drivers
v0x55a1f2efea20_0 .net "a", 0 0, L_0x55a1f39bba60;  1 drivers
v0x55a1f2efeae0_0 .net "b", 0 0, L_0x55a1f39bbc80;  1 drivers
v0x55a1f2f665e0_0 .net "ca", 0 0, L_0x55a1f39bb950;  1 drivers
v0x55a1f2f666a0_0 .net "cin", 0 0, L_0x55a1f39bbe40;  1 drivers
v0x55a1f2f66380_0 .net "sum", 0 0, L_0x55a1f39bb630;  1 drivers
S_0x55a1f3685af0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3761a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f31440_0 .net "a", 3 0, L_0x55a1f39bed40;  1 drivers
v0x55a1f2f0b790_0 .net "b", 3 0, L_0x55a1f39bede0;  1 drivers
v0x55a1f2f250f0_0 .net "ca", 3 0, L_0x55a1f39bebd0;  1 drivers
v0x55a1f2f251b0_0 .net "cin", 3 0, L_0x55a1f39beed0;  1 drivers
v0x55a1f2f24af0_0 .net "sum", 3 0, L_0x55a1f39beb30;  1 drivers
L_0x55a1f39bcaf0 .part L_0x55a1f39bed40, 0, 1;
L_0x55a1f39bcc20 .part L_0x55a1f39bede0, 0, 1;
L_0x55a1f39bcd50 .part L_0x55a1f39beed0, 0, 1;
L_0x55a1f39bd360 .part L_0x55a1f39bed40, 1, 1;
L_0x55a1f39bd490 .part L_0x55a1f39bede0, 1, 1;
L_0x55a1f39bd5c0 .part L_0x55a1f39beed0, 1, 1;
L_0x55a1f39bdd00 .part L_0x55a1f39bed40, 2, 1;
L_0x55a1f39bde30 .part L_0x55a1f39bede0, 2, 1;
L_0x55a1f39bdfb0 .part L_0x55a1f39beed0, 2, 1;
L_0x55a1f39be580 .part L_0x55a1f39bed40, 3, 1;
L_0x55a1f39be740 .part L_0x55a1f39bede0, 3, 1;
L_0x55a1f39be900 .part L_0x55a1f39beed0, 3, 1;
L_0x55a1f39beb30 .concat8 [ 1 1 1 1], L_0x55a1f39bc590, L_0x55a1f39bcef0, L_0x55a1f39bd7a0, L_0x55a1f39be150;
L_0x55a1f39bebd0 .concat8 [ 1 1 1 1], L_0x55a1f39bc9e0, L_0x55a1f39bd250, L_0x55a1f39bdbf0, L_0x55a1f39be470;
S_0x55a1f36924e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3685af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39bc000 .functor XOR 1, L_0x55a1f39bcaf0, L_0x55a1f39bcc20, C4<0>, C4<0>;
L_0x55a1f39bc590 .functor XOR 1, L_0x55a1f39bc000, L_0x55a1f39bcd50, C4<0>, C4<0>;
L_0x55a1f39bc650 .functor AND 1, L_0x55a1f39bcaf0, L_0x55a1f39bcc20, C4<1>, C4<1>;
L_0x55a1f39bc760 .functor AND 1, L_0x55a1f39bcaf0, L_0x55a1f39bcd50, C4<1>, C4<1>;
L_0x55a1f39bc820 .functor OR 1, L_0x55a1f39bc650, L_0x55a1f39bc760, C4<0>, C4<0>;
L_0x55a1f39bc930 .functor AND 1, L_0x55a1f39bcd50, L_0x55a1f39bcc20, C4<1>, C4<1>;
L_0x55a1f39bc9e0 .functor OR 1, L_0x55a1f39bc820, L_0x55a1f39bc930, C4<0>, C4<0>;
v0x55a1f2f658f0_0 .net *"_s0", 0 0, L_0x55a1f39bc000;  1 drivers
v0x55a1f2f651f0_0 .net *"_s10", 0 0, L_0x55a1f39bc930;  1 drivers
v0x55a1f2f3f060_0 .net *"_s4", 0 0, L_0x55a1f39bc650;  1 drivers
v0x55a1f2f3f120_0 .net *"_s6", 0 0, L_0x55a1f39bc760;  1 drivers
v0x55a1f2f64dc0_0 .net *"_s8", 0 0, L_0x55a1f39bc820;  1 drivers
v0x55a1f2f64680_0 .net "a", 0 0, L_0x55a1f39bcaf0;  1 drivers
v0x55a1f2f64740_0 .net "b", 0 0, L_0x55a1f39bcc20;  1 drivers
v0x55a1f2f3e9d0_0 .net "ca", 0 0, L_0x55a1f39bc9e0;  1 drivers
v0x55a1f2f3ea90_0 .net "cin", 0 0, L_0x55a1f39bcd50;  1 drivers
v0x55a1f2f583e0_0 .net "sum", 0 0, L_0x55a1f39bc590;  1 drivers
S_0x55a1f3691be0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3685af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39bce80 .functor XOR 1, L_0x55a1f39bd360, L_0x55a1f39bd490, C4<0>, C4<0>;
L_0x55a1f39bcef0 .functor XOR 1, L_0x55a1f39bce80, L_0x55a1f39bd5c0, C4<0>, C4<0>;
L_0x55a1f39bcf60 .functor AND 1, L_0x55a1f39bd360, L_0x55a1f39bd490, C4<1>, C4<1>;
L_0x55a1f39bcfd0 .functor AND 1, L_0x55a1f39bd360, L_0x55a1f39bd5c0, C4<1>, C4<1>;
L_0x55a1f39bd090 .functor OR 1, L_0x55a1f39bcf60, L_0x55a1f39bcfd0, C4<0>, C4<0>;
L_0x55a1f39bd1a0 .functor AND 1, L_0x55a1f39bd5c0, L_0x55a1f39bd490, C4<1>, C4<1>;
L_0x55a1f39bd250 .functor OR 1, L_0x55a1f39bd090, L_0x55a1f39bd1a0, C4<0>, C4<0>;
v0x55a1f2f57d30_0 .net *"_s0", 0 0, L_0x55a1f39bce80;  1 drivers
v0x55a1f2f4b9e0_0 .net *"_s10", 0 0, L_0x55a1f39bd1a0;  1 drivers
v0x55a1f2f4b3e0_0 .net *"_s4", 0 0, L_0x55a1f39bcf60;  1 drivers
v0x55a1f2f4b4a0_0 .net *"_s6", 0 0, L_0x55a1f39bcfd0;  1 drivers
v0x55a1f2f3e780_0 .net *"_s8", 0 0, L_0x55a1f39bd090;  1 drivers
v0x55a1f2f5b080_0 .net "a", 0 0, L_0x55a1f39bd360;  1 drivers
v0x55a1f2f5b140_0 .net "b", 0 0, L_0x55a1f39bd490;  1 drivers
v0x55a1f2f63fe0_0 .net "ca", 0 0, L_0x55a1f39bd250;  1 drivers
v0x55a1f2f640a0_0 .net "cin", 0 0, L_0x55a1f39bd5c0;  1 drivers
v0x55a1f2f61000_0 .net "sum", 0 0, L_0x55a1f39bcef0;  1 drivers
S_0x55a1f365f2a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3685af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39bd730 .functor XOR 1, L_0x55a1f39bdd00, L_0x55a1f39bde30, C4<0>, C4<0>;
L_0x55a1f39bd7a0 .functor XOR 1, L_0x55a1f39bd730, L_0x55a1f39bdfb0, C4<0>, C4<0>;
L_0x55a1f39bd860 .functor AND 1, L_0x55a1f39bdd00, L_0x55a1f39bde30, C4<1>, C4<1>;
L_0x55a1f39bd970 .functor AND 1, L_0x55a1f39bdd00, L_0x55a1f39bdfb0, C4<1>, C4<1>;
L_0x55a1f39bda30 .functor OR 1, L_0x55a1f39bd860, L_0x55a1f39bd970, C4<0>, C4<0>;
L_0x55a1f39bdb40 .functor AND 1, L_0x55a1f39bdfb0, L_0x55a1f39bde30, C4<1>, C4<1>;
L_0x55a1f39bdbf0 .functor OR 1, L_0x55a1f39bda30, L_0x55a1f39bdb40, C4<0>, C4<0>;
v0x55a1f2f5e000_0 .net *"_s0", 0 0, L_0x55a1f39bd730;  1 drivers
v0x55a1f2f4e730_0 .net *"_s10", 0 0, L_0x55a1f39bdb40;  1 drivers
v0x55a1f2f57690_0 .net *"_s4", 0 0, L_0x55a1f39bd860;  1 drivers
v0x55a1f2f57750_0 .net *"_s6", 0 0, L_0x55a1f39bd970;  1 drivers
v0x55a1f2f54600_0 .net *"_s8", 0 0, L_0x55a1f39bda30;  1 drivers
v0x55a1f2f516b0_0 .net "a", 0 0, L_0x55a1f39bdd00;  1 drivers
v0x55a1f2f51770_0 .net "b", 0 0, L_0x55a1f39bde30;  1 drivers
v0x55a1f2f41de0_0 .net "ca", 0 0, L_0x55a1f39bdbf0;  1 drivers
v0x55a1f2f41ea0_0 .net "cin", 0 0, L_0x55a1f39bdfb0;  1 drivers
v0x55a1f2f4adf0_0 .net "sum", 0 0, L_0x55a1f39bd7a0;  1 drivers
S_0x55a1f365e9a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3685af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39be0e0 .functor XOR 1, L_0x55a1f39be580, L_0x55a1f39be740, C4<0>, C4<0>;
L_0x55a1f39be150 .functor XOR 1, L_0x55a1f39be0e0, L_0x55a1f39be900, C4<0>, C4<0>;
L_0x55a1f39be1c0 .functor AND 1, L_0x55a1f39be580, L_0x55a1f39be740, C4<1>, C4<1>;
L_0x55a1f39be230 .functor AND 1, L_0x55a1f39be580, L_0x55a1f39be900, C4<1>, C4<1>;
L_0x55a1f39be2f0 .functor OR 1, L_0x55a1f39be1c0, L_0x55a1f39be230, C4<0>, C4<0>;
L_0x55a1f39be400 .functor AND 1, L_0x55a1f39be900, L_0x55a1f39be740, C4<1>, C4<1>;
L_0x55a1f39be470 .functor OR 1, L_0x55a1f39be2f0, L_0x55a1f39be400, C4<0>, C4<0>;
v0x55a1f2f47cb0_0 .net *"_s0", 0 0, L_0x55a1f39be0e0;  1 drivers
v0x55a1f2f44d60_0 .net *"_s10", 0 0, L_0x55a1f39be400;  1 drivers
v0x55a1f2f353a0_0 .net *"_s4", 0 0, L_0x55a1f39be1c0;  1 drivers
v0x55a1f2f35460_0 .net *"_s6", 0 0, L_0x55a1f39be230;  1 drivers
v0x55a1f2f3b270_0 .net *"_s8", 0 0, L_0x55a1f39be2f0;  1 drivers
v0x55a1f2f38320_0 .net "a", 0 0, L_0x55a1f39be580;  1 drivers
v0x55a1f2f383e0_0 .net "b", 0 0, L_0x55a1f39be740;  1 drivers
v0x55a1f2f0be20_0 .net "ca", 0 0, L_0x55a1f39be470;  1 drivers
v0x55a1f2f0bee0_0 .net "cin", 0 0, L_0x55a1f39be900;  1 drivers
v0x55a1f2f31c30_0 .net "sum", 0 0, L_0x55a1f39be150;  1 drivers
S_0x55a1f361e870 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3761a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ee4760_0 .net "a", 3 0, L_0x55a1f39c16e0;  1 drivers
v0x55a1f2ee4160_0 .net "b", 3 0, L_0x55a1f39c1810;  1 drivers
v0x55a1f2ed7500_0 .net "ca", 3 0, L_0x55a1f39c1570;  1 drivers
v0x55a1f2ed75c0_0 .net "cin", 3 0, L_0x55a1f39c1940;  1 drivers
v0x55a1f2ef3e00_0 .net "sum", 3 0, L_0x55a1f39c14d0;  1 drivers
L_0x55a1f39bf490 .part L_0x55a1f39c16e0, 0, 1;
L_0x55a1f39bf5c0 .part L_0x55a1f39c1810, 0, 1;
L_0x55a1f39bf6f0 .part L_0x55a1f39c1940, 0, 1;
L_0x55a1f39bfd00 .part L_0x55a1f39c16e0, 1, 1;
L_0x55a1f39bfe30 .part L_0x55a1f39c1810, 1, 1;
L_0x55a1f39bff60 .part L_0x55a1f39c1940, 1, 1;
L_0x55a1f39c06a0 .part L_0x55a1f39c16e0, 2, 1;
L_0x55a1f39c07d0 .part L_0x55a1f39c1810, 2, 1;
L_0x55a1f39c0950 .part L_0x55a1f39c1940, 2, 1;
L_0x55a1f39c0f20 .part L_0x55a1f39c16e0, 3, 1;
L_0x55a1f39c10e0 .part L_0x55a1f39c1810, 3, 1;
L_0x55a1f39c12a0 .part L_0x55a1f39c1940, 3, 1;
L_0x55a1f39c14d0 .concat8 [ 1 1 1 1], L_0x55a1f39bef70, L_0x55a1f39bf890, L_0x55a1f39c0140, L_0x55a1f39c0af0;
L_0x55a1f39c1570 .concat8 [ 1 1 1 1], L_0x55a1f39bf380, L_0x55a1f39bfbf0, L_0x55a1f39c0590, L_0x55a1f39c0e10;
S_0x55a1f362b260 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f361e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39beac0 .functor XOR 1, L_0x55a1f39bf490, L_0x55a1f39bf5c0, C4<0>, C4<0>;
L_0x55a1f39bef70 .functor XOR 1, L_0x55a1f39beac0, L_0x55a1f39bf6f0, C4<0>, C4<0>;
L_0x55a1f39bf030 .functor AND 1, L_0x55a1f39bf490, L_0x55a1f39bf5c0, C4<1>, C4<1>;
L_0x55a1f39bf140 .functor AND 1, L_0x55a1f39bf490, L_0x55a1f39bf6f0, C4<1>, C4<1>;
L_0x55a1f39bf200 .functor OR 1, L_0x55a1f39bf030, L_0x55a1f39bf140, C4<0>, C4<0>;
L_0x55a1f39bf310 .functor AND 1, L_0x55a1f39bf6f0, L_0x55a1f39bf5c0, C4<1>, C4<1>;
L_0x55a1f39bf380 .functor OR 1, L_0x55a1f39bf200, L_0x55a1f39bf310, C4<0>, C4<0>;
v0x55a1f2f187a0_0 .net *"_s0", 0 0, L_0x55a1f39beac0;  1 drivers
v0x55a1f2f181a0_0 .net *"_s10", 0 0, L_0x55a1f39bf310;  1 drivers
v0x55a1f2f0b540_0 .net *"_s4", 0 0, L_0x55a1f39bf030;  1 drivers
v0x55a1f2f0b600_0 .net *"_s6", 0 0, L_0x55a1f39bf140;  1 drivers
v0x55a1f2f27e40_0 .net *"_s8", 0 0, L_0x55a1f39bf200;  1 drivers
v0x55a1f2f30da0_0 .net "a", 0 0, L_0x55a1f39bf490;  1 drivers
v0x55a1f2f30e60_0 .net "b", 0 0, L_0x55a1f39bf5c0;  1 drivers
v0x55a1f2f2dd10_0 .net "ca", 0 0, L_0x55a1f39bf380;  1 drivers
v0x55a1f2f2ddd0_0 .net "cin", 0 0, L_0x55a1f39bf6f0;  1 drivers
v0x55a1f2f2ae70_0 .net "sum", 0 0, L_0x55a1f39bef70;  1 drivers
S_0x55a1f362a960 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f361e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39bf820 .functor XOR 1, L_0x55a1f39bfd00, L_0x55a1f39bfe30, C4<0>, C4<0>;
L_0x55a1f39bf890 .functor XOR 1, L_0x55a1f39bf820, L_0x55a1f39bff60, C4<0>, C4<0>;
L_0x55a1f39bf900 .functor AND 1, L_0x55a1f39bfd00, L_0x55a1f39bfe30, C4<1>, C4<1>;
L_0x55a1f39bf970 .functor AND 1, L_0x55a1f39bfd00, L_0x55a1f39bff60, C4<1>, C4<1>;
L_0x55a1f39bfa30 .functor OR 1, L_0x55a1f39bf900, L_0x55a1f39bf970, C4<0>, C4<0>;
L_0x55a1f39bfb40 .functor AND 1, L_0x55a1f39bff60, L_0x55a1f39bfe30, C4<1>, C4<1>;
L_0x55a1f39bfbf0 .functor OR 1, L_0x55a1f39bfa30, L_0x55a1f39bfb40, C4<0>, C4<0>;
v0x55a1f2f1b4f0_0 .net *"_s0", 0 0, L_0x55a1f39bf820;  1 drivers
v0x55a1f2f24450_0 .net *"_s10", 0 0, L_0x55a1f39bfb40;  1 drivers
v0x55a1f2f213c0_0 .net *"_s4", 0 0, L_0x55a1f39bf900;  1 drivers
v0x55a1f2f21480_0 .net *"_s6", 0 0, L_0x55a1f39bf970;  1 drivers
v0x55a1f2f1e470_0 .net *"_s8", 0 0, L_0x55a1f39bfa30;  1 drivers
v0x55a1f2f0eba0_0 .net "a", 0 0, L_0x55a1f39bfd00;  1 drivers
v0x55a1f2f0ec60_0 .net "b", 0 0, L_0x55a1f39bfe30;  1 drivers
v0x55a1f2f17b00_0 .net "ca", 0 0, L_0x55a1f39bfbf0;  1 drivers
v0x55a1f2f17bc0_0 .net "cin", 0 0, L_0x55a1f39bff60;  1 drivers
v0x55a1f2f14b20_0 .net "sum", 0 0, L_0x55a1f39bf890;  1 drivers
S_0x55a1f35f8020 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f361e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c00d0 .functor XOR 1, L_0x55a1f39c06a0, L_0x55a1f39c07d0, C4<0>, C4<0>;
L_0x55a1f39c0140 .functor XOR 1, L_0x55a1f39c00d0, L_0x55a1f39c0950, C4<0>, C4<0>;
L_0x55a1f39c0200 .functor AND 1, L_0x55a1f39c06a0, L_0x55a1f39c07d0, C4<1>, C4<1>;
L_0x55a1f39c0310 .functor AND 1, L_0x55a1f39c06a0, L_0x55a1f39c0950, C4<1>, C4<1>;
L_0x55a1f39c03d0 .functor OR 1, L_0x55a1f39c0200, L_0x55a1f39c0310, C4<0>, C4<0>;
L_0x55a1f39c04e0 .functor AND 1, L_0x55a1f39c0950, L_0x55a1f39c07d0, C4<1>, C4<1>;
L_0x55a1f39c0590 .functor OR 1, L_0x55a1f39c03d0, L_0x55a1f39c04e0, C4<0>, C4<0>;
v0x55a1f2f11b20_0 .net *"_s0", 0 0, L_0x55a1f39c00d0;  1 drivers
v0x55a1f2f02160_0 .net *"_s10", 0 0, L_0x55a1f39c04e0;  1 drivers
v0x55a1f2f08030_0 .net *"_s4", 0 0, L_0x55a1f39c0200;  1 drivers
v0x55a1f2f080f0_0 .net *"_s6", 0 0, L_0x55a1f39c0310;  1 drivers
v0x55a1f2f050e0_0 .net *"_s8", 0 0, L_0x55a1f39c03d0;  1 drivers
v0x55a1f2ecb3f0_0 .net "a", 0 0, L_0x55a1f39c06a0;  1 drivers
v0x55a1f2ecb4b0_0 .net "b", 0 0, L_0x55a1f39c07d0;  1 drivers
v0x55a1f2ecad60_0 .net "ca", 0 0, L_0x55a1f39c0590;  1 drivers
v0x55a1f2ecae20_0 .net "cin", 0 0, L_0x55a1f39c0950;  1 drivers
v0x55a1f2efe720_0 .net "sum", 0 0, L_0x55a1f39c0140;  1 drivers
S_0x55a1f35f7720 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f361e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c0a80 .functor XOR 1, L_0x55a1f39c0f20, L_0x55a1f39c10e0, C4<0>, C4<0>;
L_0x55a1f39c0af0 .functor XOR 1, L_0x55a1f39c0a80, L_0x55a1f39c12a0, C4<0>, C4<0>;
L_0x55a1f39c0b60 .functor AND 1, L_0x55a1f39c0f20, L_0x55a1f39c10e0, C4<1>, C4<1>;
L_0x55a1f39c0bd0 .functor AND 1, L_0x55a1f39c0f20, L_0x55a1f39c12a0, C4<1>, C4<1>;
L_0x55a1f39c0c90 .functor OR 1, L_0x55a1f39c0b60, L_0x55a1f39c0bd0, C4<0>, C4<0>;
L_0x55a1f39c0da0 .functor AND 1, L_0x55a1f39c12a0, L_0x55a1f39c10e0, C4<1>, C4<1>;
L_0x55a1f39c0e10 .functor OR 1, L_0x55a1f39c0c90, L_0x55a1f39c0da0, C4<0>, C4<0>;
v0x55a1f2efdf70_0 .net *"_s0", 0 0, L_0x55a1f39c0a80;  1 drivers
v0x55a1f2ed7de0_0 .net *"_s10", 0 0, L_0x55a1f39c0da0;  1 drivers
v0x55a1f2efdb40_0 .net *"_s4", 0 0, L_0x55a1f39c0b60;  1 drivers
v0x55a1f2efdc00_0 .net *"_s6", 0 0, L_0x55a1f39c0bd0;  1 drivers
v0x55a1f2efd400_0 .net *"_s8", 0 0, L_0x55a1f39c0c90;  1 drivers
v0x55a1f2ed7750_0 .net "a", 0 0, L_0x55a1f39c0f20;  1 drivers
v0x55a1f2ed7810_0 .net "b", 0 0, L_0x55a1f39c10e0;  1 drivers
v0x55a1f2ef10b0_0 .net "ca", 0 0, L_0x55a1f39c0e10;  1 drivers
v0x55a1f2ef1170_0 .net "cin", 0 0, L_0x55a1f39c12a0;  1 drivers
v0x55a1f2ef0b60_0 .net "sum", 0 0, L_0x55a1f39c0af0;  1 drivers
S_0x55a1f35e92f0 .scope module, "a_1" "three_fa" 10 44, 11 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55a1f3685f50_0 .net "a", 584 0, L_0x55a1f3a49340;  1 drivers
v0x55a1f36858c0_0 .net "ca", 194 0, L_0x55a1f3a49200;  1 drivers
v0x55a1f3685980_0 .net "sum", 194 0, L_0x55a1f3a49070;  1 drivers
L_0x55a1f39ef840 .part L_0x55a1f3a49340, 0, 65;
L_0x55a1f39ef8e0 .part L_0x55a1f3a49340, 65, 65;
L_0x55a1f39ef9d0 .part L_0x55a1f3a49340, 130, 65;
L_0x55a1f3a1c250 .part L_0x55a1f3a49340, 195, 65;
L_0x55a1f3a1c380 .part L_0x55a1f3a49340, 260, 65;
L_0x55a1f3a1c420 .part L_0x55a1f3a49340, 325, 65;
L_0x55a1f3a48d30 .part L_0x55a1f3a49340, 390, 65;
L_0x55a1f3a48dd0 .part L_0x55a1f3a49340, 455, 65;
L_0x55a1f3a48fd0 .part L_0x55a1f3a49340, 520, 65;
L_0x55a1f3a49070 .concat8 [ 65 65 65 0], L_0x55a1f39ef4d0, L_0x55a1f3a1bee0, L_0x55a1f3a489c0;
L_0x55a1f3a49200 .concat8 [ 65 65 65 0], L_0x55a1f39ef660, L_0x55a1f3a1c070, L_0x55a1f3a48b50;
S_0x55a1f35820e0 .scope module, "a_0" "sixtyBitAdder" 11 7, 12 3 0, S_0x55a1f35e92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2adbc80_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1330;  1 drivers
L_0x7fcc609e1378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2ad8d30_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1378;  1 drivers
v0x55a1f2ac9460_0 .net "a", 64 0, L_0x55a1f39ef840;  1 drivers
v0x55a1f2ac9520_0 .net "b", 64 0, L_0x55a1f39ef8e0;  1 drivers
v0x55a1f2ad23c0_0 .net "ca", 64 0, L_0x55a1f39ef660;  1 drivers
v0x55a1f2acf330_0 .net "cin", 64 0, L_0x55a1f39ef9d0;  1 drivers
v0x55a1f2acc3e0_0 .net "sum", 64 0, L_0x55a1f39ef4d0;  1 drivers
L_0x55a1f39d9070 .part L_0x55a1f39ef840, 0, 32;
L_0x55a1f39d9110 .part L_0x55a1f39ef8e0, 0, 32;
L_0x55a1f39d91b0 .part L_0x55a1f39ef9d0, 0, 32;
L_0x55a1f39ef200 .part L_0x55a1f39ef840, 32, 32;
L_0x55a1f39ef2f0 .part L_0x55a1f39ef8e0, 32, 32;
L_0x55a1f39ef3e0 .part L_0x55a1f39ef9d0, 32, 32;
L_0x55a1f39ef4d0 .concat8 [ 32 32 1 0], L_0x55a1f39d8da0, L_0x55a1f39eef30, L_0x7fcc609e1378;
L_0x55a1f39ef660 .concat8 [ 1 32 32 0], L_0x7fcc609e1330, L_0x55a1f39d8ee0, L_0x55a1f39ef070;
S_0x55a1f35b5450 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f35820e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2ce33b0_0 .net "a", 31 0, L_0x55a1f39d9070;  1 drivers
v0x55a1f2ce0460_0 .net "b", 31 0, L_0x55a1f39d9110;  1 drivers
v0x55a1f2cd0b90_0 .net "ca", 31 0, L_0x55a1f39d8ee0;  1 drivers
v0x55a1f2cd0c50_0 .net "cin", 31 0, L_0x55a1f39d91b0;  1 drivers
v0x55a1f2cd9af0_0 .net "sum", 31 0, L_0x55a1f39d8da0;  1 drivers
L_0x55a1f39cdc80 .part L_0x55a1f39d9070, 0, 16;
L_0x55a1f39cdd20 .part L_0x55a1f39d9110, 0, 16;
L_0x55a1f39cddc0 .part L_0x55a1f39d91b0, 0, 16;
L_0x55a1f39d8a90 .part L_0x55a1f39d9070, 16, 16;
L_0x55a1f39d8b80 .part L_0x55a1f39d9110, 16, 16;
L_0x55a1f39d8c70 .part L_0x55a1f39d91b0, 16, 16;
L_0x55a1f39d8da0 .concat8 [ 16 16 0 0], L_0x55a1f39cd980, L_0x55a1f39d8790;
L_0x55a1f39d8ee0 .concat8 [ 16 16 0 0], L_0x55a1f39cda20, L_0x55a1f39d8830;
S_0x55a1f35c1e40 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f35b5450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2dcb110_0 .net "a", 15 0, L_0x55a1f39cdc80;  1 drivers
v0x55a1f2dd0fe0_0 .net "b", 15 0, L_0x55a1f39cdd20;  1 drivers
v0x55a1f2dce090_0 .net "ca", 15 0, L_0x55a1f39cda20;  1 drivers
v0x55a1f2dce150_0 .net "cin", 15 0, L_0x55a1f39cddc0;  1 drivers
v0x55a1f2d5edd0_0 .net "sum", 15 0, L_0x55a1f39cd980;  1 drivers
L_0x55a1f39c5790 .part L_0x55a1f39cdc80, 0, 4;
L_0x55a1f39c5830 .part L_0x55a1f39cdd20, 0, 4;
L_0x55a1f39c58d0 .part L_0x55a1f39cddc0, 0, 4;
L_0x55a1f39c8120 .part L_0x55a1f39cdc80, 4, 4;
L_0x55a1f39c8210 .part L_0x55a1f39cdd20, 4, 4;
L_0x55a1f39c8300 .part L_0x55a1f39cddc0, 4, 4;
L_0x55a1f39cabe0 .part L_0x55a1f39cdc80, 8, 4;
L_0x55a1f39cac80 .part L_0x55a1f39cdd20, 8, 4;
L_0x55a1f39cad70 .part L_0x55a1f39cddc0, 8, 4;
L_0x55a1f39cd580 .part L_0x55a1f39cdc80, 12, 4;
L_0x55a1f39cd6b0 .part L_0x55a1f39cdd20, 12, 4;
L_0x55a1f39cd7e0 .part L_0x55a1f39cddc0, 12, 4;
L_0x55a1f39cd980 .concat8 [ 4 4 4 4], L_0x55a1f39c5580, L_0x55a1f39c7f10, L_0x55a1f39ca9d0, L_0x55a1f39cd370;
L_0x55a1f39cda20 .concat8 [ 4 4 4 4], L_0x55a1f39c5620, L_0x55a1f39c7fb0, L_0x55a1f39caa70, L_0x55a1f39cd410;
S_0x55a1f35c1540 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f35c1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e621c0_0 .net "a", 3 0, L_0x55a1f39c5790;  1 drivers
v0x55a1f2e95b30_0 .net "b", 3 0, L_0x55a1f39c5830;  1 drivers
v0x55a1f2e95430_0 .net "ca", 3 0, L_0x55a1f39c5620;  1 drivers
v0x55a1f2e954f0_0 .net "cin", 3 0, L_0x55a1f39c58d0;  1 drivers
v0x55a1f2e6f2a0_0 .net "sum", 3 0, L_0x55a1f39c5580;  1 drivers
L_0x55a1f39c35b0 .part L_0x55a1f39c5790, 0, 1;
L_0x55a1f39c3650 .part L_0x55a1f39c5830, 0, 1;
L_0x55a1f39c3780 .part L_0x55a1f39c58d0, 0, 1;
L_0x55a1f39c3d50 .part L_0x55a1f39c5790, 1, 1;
L_0x55a1f39c3e80 .part L_0x55a1f39c5830, 1, 1;
L_0x55a1f39c3fb0 .part L_0x55a1f39c58d0, 1, 1;
L_0x55a1f39c46f0 .part L_0x55a1f39c5790, 2, 1;
L_0x55a1f39c4820 .part L_0x55a1f39c5830, 2, 1;
L_0x55a1f39c49a0 .part L_0x55a1f39c58d0, 2, 1;
L_0x55a1f39c4f70 .part L_0x55a1f39c5790, 3, 1;
L_0x55a1f39c5190 .part L_0x55a1f39c5830, 3, 1;
L_0x55a1f39c5350 .part L_0x55a1f39c58d0, 3, 1;
L_0x55a1f39c5580 .concat8 [ 1 1 1 1], L_0x55a1f39c1460, L_0x55a1f39c3920, L_0x55a1f39c4190, L_0x55a1f39c4b40;
L_0x55a1f39c5620 .concat8 [ 1 1 1 1], L_0x55a1f39c34a0, L_0x55a1f39c3c40, L_0x55a1f39c45e0, L_0x55a1f39c4e60;
S_0x55a1f358ec00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f35c1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c1a70 .functor XOR 1, L_0x55a1f39c35b0, L_0x55a1f39c3650, C4<0>, C4<0>;
L_0x55a1f39c1460 .functor XOR 1, L_0x55a1f39c1a70, L_0x55a1f39c3780, C4<0>, C4<0>;
L_0x55a1f39c3150 .functor AND 1, L_0x55a1f39c35b0, L_0x55a1f39c3650, C4<1>, C4<1>;
L_0x55a1f39c3260 .functor AND 1, L_0x55a1f39c35b0, L_0x55a1f39c3780, C4<1>, C4<1>;
L_0x55a1f39c3320 .functor OR 1, L_0x55a1f39c3150, L_0x55a1f39c3260, C4<0>, C4<0>;
L_0x55a1f39c3430 .functor AND 1, L_0x55a1f39c3780, L_0x55a1f39c3650, C4<1>, C4<1>;
L_0x55a1f39c34a0 .functor OR 1, L_0x55a1f39c3320, L_0x55a1f39c3430, C4<0>, C4<0>;
v0x55a1f2eca1c0_0 .net *"_s0", 0 0, L_0x55a1f39c1a70;  1 drivers
v0x55a1f2ea4510_0 .net *"_s10", 0 0, L_0x55a1f39c3430;  1 drivers
v0x55a1f2ebde70_0 .net *"_s4", 0 0, L_0x55a1f39c3150;  1 drivers
v0x55a1f2ebdf30_0 .net *"_s6", 0 0, L_0x55a1f39c3260;  1 drivers
v0x55a1f2ebd870_0 .net *"_s8", 0 0, L_0x55a1f39c3320;  1 drivers
v0x55a1f2eb1520_0 .net "a", 0 0, L_0x55a1f39c35b0;  1 drivers
v0x55a1f2eb15e0_0 .net "b", 0 0, L_0x55a1f39c3650;  1 drivers
v0x55a1f2eb0f20_0 .net "ca", 0 0, L_0x55a1f39c34a0;  1 drivers
v0x55a1f2eb0fe0_0 .net "cin", 0 0, L_0x55a1f39c3780;  1 drivers
v0x55a1f2ea4370_0 .net "sum", 0 0, L_0x55a1f39c1460;  1 drivers
S_0x55a1f358e300 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f35c1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c38b0 .functor XOR 1, L_0x55a1f39c3d50, L_0x55a1f39c3e80, C4<0>, C4<0>;
L_0x55a1f39c3920 .functor XOR 1, L_0x55a1f39c38b0, L_0x55a1f39c3fb0, C4<0>, C4<0>;
L_0x55a1f39c3990 .functor AND 1, L_0x55a1f39c3d50, L_0x55a1f39c3e80, C4<1>, C4<1>;
L_0x55a1f39c3a00 .functor AND 1, L_0x55a1f39c3d50, L_0x55a1f39c3fb0, C4<1>, C4<1>;
L_0x55a1f39c3ac0 .functor OR 1, L_0x55a1f39c3990, L_0x55a1f39c3a00, C4<0>, C4<0>;
L_0x55a1f39c3bd0 .functor AND 1, L_0x55a1f39c3fb0, L_0x55a1f39c3e80, C4<1>, C4<1>;
L_0x55a1f39c3c40 .functor OR 1, L_0x55a1f39c3ac0, L_0x55a1f39c3bd0, C4<0>, C4<0>;
v0x55a1f2ec0bc0_0 .net *"_s0", 0 0, L_0x55a1f39c38b0;  1 drivers
v0x55a1f2ec9b20_0 .net *"_s10", 0 0, L_0x55a1f39c3bd0;  1 drivers
v0x55a1f2ec6a90_0 .net *"_s4", 0 0, L_0x55a1f39c3990;  1 drivers
v0x55a1f2ec6b50_0 .net *"_s6", 0 0, L_0x55a1f39c3a00;  1 drivers
v0x55a1f2ec3b40_0 .net *"_s8", 0 0, L_0x55a1f39c3ac0;  1 drivers
v0x55a1f2eb4270_0 .net "a", 0 0, L_0x55a1f39c3d50;  1 drivers
v0x55a1f2eb4330_0 .net "b", 0 0, L_0x55a1f39c3e80;  1 drivers
v0x55a1f2ebd1d0_0 .net "ca", 0 0, L_0x55a1f39c3c40;  1 drivers
v0x55a1f2ebd290_0 .net "cin", 0 0, L_0x55a1f39c3fb0;  1 drivers
v0x55a1f2eba1f0_0 .net "sum", 0 0, L_0x55a1f39c3920;  1 drivers
S_0x55a1f354e1d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f35c1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c4120 .functor XOR 1, L_0x55a1f39c46f0, L_0x55a1f39c4820, C4<0>, C4<0>;
L_0x55a1f39c4190 .functor XOR 1, L_0x55a1f39c4120, L_0x55a1f39c49a0, C4<0>, C4<0>;
L_0x55a1f39c4250 .functor AND 1, L_0x55a1f39c46f0, L_0x55a1f39c4820, C4<1>, C4<1>;
L_0x55a1f39c4360 .functor AND 1, L_0x55a1f39c46f0, L_0x55a1f39c49a0, C4<1>, C4<1>;
L_0x55a1f39c4420 .functor OR 1, L_0x55a1f39c4250, L_0x55a1f39c4360, C4<0>, C4<0>;
L_0x55a1f39c4530 .functor AND 1, L_0x55a1f39c49a0, L_0x55a1f39c4820, C4<1>, C4<1>;
L_0x55a1f39c45e0 .functor OR 1, L_0x55a1f39c4420, L_0x55a1f39c4530, C4<0>, C4<0>;
v0x55a1f2eb71f0_0 .net *"_s0", 0 0, L_0x55a1f39c4120;  1 drivers
v0x55a1f2ea7920_0 .net *"_s10", 0 0, L_0x55a1f39c4530;  1 drivers
v0x55a1f2eb0880_0 .net *"_s4", 0 0, L_0x55a1f39c4250;  1 drivers
v0x55a1f2eb0940_0 .net *"_s6", 0 0, L_0x55a1f39c4360;  1 drivers
v0x55a1f2ead7f0_0 .net *"_s8", 0 0, L_0x55a1f39c4420;  1 drivers
v0x55a1f2eaa8a0_0 .net "a", 0 0, L_0x55a1f39c46f0;  1 drivers
v0x55a1f2eaa960_0 .net "b", 0 0, L_0x55a1f39c4820;  1 drivers
v0x55a1f2e9aee0_0 .net "ca", 0 0, L_0x55a1f39c45e0;  1 drivers
v0x55a1f2e9afa0_0 .net "cin", 0 0, L_0x55a1f39c49a0;  1 drivers
v0x55a1f2ea0e60_0 .net "sum", 0 0, L_0x55a1f39c4190;  1 drivers
S_0x55a1f355abc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f35c1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c4ad0 .functor XOR 1, L_0x55a1f39c4f70, L_0x55a1f39c5190, C4<0>, C4<0>;
L_0x55a1f39c4b40 .functor XOR 1, L_0x55a1f39c4ad0, L_0x55a1f39c5350, C4<0>, C4<0>;
L_0x55a1f39c4bb0 .functor AND 1, L_0x55a1f39c4f70, L_0x55a1f39c5190, C4<1>, C4<1>;
L_0x55a1f39c4c20 .functor AND 1, L_0x55a1f39c4f70, L_0x55a1f39c5350, C4<1>, C4<1>;
L_0x55a1f39c4ce0 .functor OR 1, L_0x55a1f39c4bb0, L_0x55a1f39c4c20, C4<0>, C4<0>;
L_0x55a1f39c4df0 .functor AND 1, L_0x55a1f39c5350, L_0x55a1f39c5190, C4<1>, C4<1>;
L_0x55a1f39c4e60 .functor OR 1, L_0x55a1f39c4ce0, L_0x55a1f39c4df0, C4<0>, C4<0>;
v0x55a1f2e9de60_0 .net *"_s0", 0 0, L_0x55a1f39c4ad0;  1 drivers
v0x55a1f2e2ec50_0 .net *"_s10", 0 0, L_0x55a1f39c4df0;  1 drivers
v0x55a1f2e96820_0 .net *"_s4", 0 0, L_0x55a1f39c4bb0;  1 drivers
v0x55a1f2e968e0_0 .net *"_s6", 0 0, L_0x55a1f39c4c20;  1 drivers
v0x55a1f2e96510_0 .net *"_s8", 0 0, L_0x55a1f39c4ce0;  1 drivers
v0x55a1f2e2f500_0 .net "a", 0 0, L_0x55a1f39c4f70;  1 drivers
v0x55a1f2e2f5c0_0 .net "b", 0 0, L_0x55a1f39c5190;  1 drivers
v0x55a1f2e2eea0_0 .net "ca", 0 0, L_0x55a1f39c4e60;  1 drivers
v0x55a1f2e2ef60_0 .net "cin", 0 0, L_0x55a1f39c5350;  1 drivers
v0x55a1f2e628c0_0 .net "sum", 0 0, L_0x55a1f39c4b40;  1 drivers
S_0x55a1f355a2c0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f35c1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e54d20_0 .net "a", 3 0, L_0x55a1f39c8120;  1 drivers
v0x55a1f2e489d0_0 .net "b", 3 0, L_0x55a1f39c8210;  1 drivers
v0x55a1f2e483d0_0 .net "ca", 3 0, L_0x55a1f39c7fb0;  1 drivers
v0x55a1f2e48490_0 .net "cin", 3 0, L_0x55a1f39c8300;  1 drivers
v0x55a1f2e3b770_0 .net "sum", 3 0, L_0x55a1f39c7f10;  1 drivers
L_0x55a1f39c5ed0 .part L_0x55a1f39c8120, 0, 1;
L_0x55a1f39c6000 .part L_0x55a1f39c8210, 0, 1;
L_0x55a1f39c6130 .part L_0x55a1f39c8300, 0, 1;
L_0x55a1f39c6740 .part L_0x55a1f39c8120, 1, 1;
L_0x55a1f39c6870 .part L_0x55a1f39c8210, 1, 1;
L_0x55a1f39c69a0 .part L_0x55a1f39c8300, 1, 1;
L_0x55a1f39c70e0 .part L_0x55a1f39c8120, 2, 1;
L_0x55a1f39c7210 .part L_0x55a1f39c8210, 2, 1;
L_0x55a1f39c7390 .part L_0x55a1f39c8300, 2, 1;
L_0x55a1f39c7960 .part L_0x55a1f39c8120, 3, 1;
L_0x55a1f39c7b20 .part L_0x55a1f39c8210, 3, 1;
L_0x55a1f39c7ce0 .part L_0x55a1f39c8300, 3, 1;
L_0x55a1f39c7f10 .concat8 [ 1 1 1 1], L_0x55a1f39c5970, L_0x55a1f39c62d0, L_0x55a1f39c6b80, L_0x55a1f39c7530;
L_0x55a1f39c7fb0 .concat8 [ 1 1 1 1], L_0x55a1f39c5dc0, L_0x55a1f39c6630, L_0x55a1f39c6fd0, L_0x55a1f39c7850;
S_0x55a1f3527980 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f355a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c5510 .functor XOR 1, L_0x55a1f39c5ed0, L_0x55a1f39c6000, C4<0>, C4<0>;
L_0x55a1f39c5970 .functor XOR 1, L_0x55a1f39c5510, L_0x55a1f39c6130, C4<0>, C4<0>;
L_0x55a1f39c5a30 .functor AND 1, L_0x55a1f39c5ed0, L_0x55a1f39c6000, C4<1>, C4<1>;
L_0x55a1f39c5b40 .functor AND 1, L_0x55a1f39c5ed0, L_0x55a1f39c6130, C4<1>, C4<1>;
L_0x55a1f39c5c00 .functor OR 1, L_0x55a1f39c5a30, L_0x55a1f39c5b40, C4<0>, C4<0>;
L_0x55a1f39c5d10 .functor AND 1, L_0x55a1f39c6130, L_0x55a1f39c6000, C4<1>, C4<1>;
L_0x55a1f39c5dc0 .functor OR 1, L_0x55a1f39c5c00, L_0x55a1f39c5d10, C4<0>, C4<0>;
v0x55a1f2e95000_0 .net *"_s0", 0 0, L_0x55a1f39c5510;  1 drivers
v0x55a1f2e948c0_0 .net *"_s10", 0 0, L_0x55a1f39c5d10;  1 drivers
v0x55a1f2e6ec10_0 .net *"_s4", 0 0, L_0x55a1f39c5a30;  1 drivers
v0x55a1f2e6ecd0_0 .net *"_s6", 0 0, L_0x55a1f39c5b40;  1 drivers
v0x55a1f2e88570_0 .net *"_s8", 0 0, L_0x55a1f39c5c00;  1 drivers
v0x55a1f2e87f70_0 .net "a", 0 0, L_0x55a1f39c5ed0;  1 drivers
v0x55a1f2e88030_0 .net "b", 0 0, L_0x55a1f39c6000;  1 drivers
v0x55a1f2e7bc20_0 .net "ca", 0 0, L_0x55a1f39c5dc0;  1 drivers
v0x55a1f2e7bce0_0 .net "cin", 0 0, L_0x55a1f39c6130;  1 drivers
v0x55a1f2e7b6d0_0 .net "sum", 0 0, L_0x55a1f39c5970;  1 drivers
S_0x55a1f3527080 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f355a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c6260 .functor XOR 1, L_0x55a1f39c6740, L_0x55a1f39c6870, C4<0>, C4<0>;
L_0x55a1f39c62d0 .functor XOR 1, L_0x55a1f39c6260, L_0x55a1f39c69a0, C4<0>, C4<0>;
L_0x55a1f39c6340 .functor AND 1, L_0x55a1f39c6740, L_0x55a1f39c6870, C4<1>, C4<1>;
L_0x55a1f39c63b0 .functor AND 1, L_0x55a1f39c6740, L_0x55a1f39c69a0, C4<1>, C4<1>;
L_0x55a1f39c6470 .functor OR 1, L_0x55a1f39c6340, L_0x55a1f39c63b0, C4<0>, C4<0>;
L_0x55a1f39c6580 .functor AND 1, L_0x55a1f39c69a0, L_0x55a1f39c6870, C4<1>, C4<1>;
L_0x55a1f39c6630 .functor OR 1, L_0x55a1f39c6470, L_0x55a1f39c6580, C4<0>, C4<0>;
v0x55a1f2e6e9c0_0 .net *"_s0", 0 0, L_0x55a1f39c6260;  1 drivers
v0x55a1f2e8b2c0_0 .net *"_s10", 0 0, L_0x55a1f39c6580;  1 drivers
v0x55a1f2e94220_0 .net *"_s4", 0 0, L_0x55a1f39c6340;  1 drivers
v0x55a1f2e942e0_0 .net *"_s6", 0 0, L_0x55a1f39c63b0;  1 drivers
v0x55a1f2e91190_0 .net *"_s8", 0 0, L_0x55a1f39c6470;  1 drivers
v0x55a1f2e8e240_0 .net "a", 0 0, L_0x55a1f39c6740;  1 drivers
v0x55a1f2e8e300_0 .net "b", 0 0, L_0x55a1f39c6870;  1 drivers
v0x55a1f2e7e970_0 .net "ca", 0 0, L_0x55a1f39c6630;  1 drivers
v0x55a1f2e7ea30_0 .net "cin", 0 0, L_0x55a1f39c69a0;  1 drivers
v0x55a1f2e87980_0 .net "sum", 0 0, L_0x55a1f39c62d0;  1 drivers
S_0x55a1f35185e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f355a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c6b10 .functor XOR 1, L_0x55a1f39c70e0, L_0x55a1f39c7210, C4<0>, C4<0>;
L_0x55a1f39c6b80 .functor XOR 1, L_0x55a1f39c6b10, L_0x55a1f39c7390, C4<0>, C4<0>;
L_0x55a1f39c6c40 .functor AND 1, L_0x55a1f39c70e0, L_0x55a1f39c7210, C4<1>, C4<1>;
L_0x55a1f39c6d50 .functor AND 1, L_0x55a1f39c70e0, L_0x55a1f39c7390, C4<1>, C4<1>;
L_0x55a1f39c6e10 .functor OR 1, L_0x55a1f39c6c40, L_0x55a1f39c6d50, C4<0>, C4<0>;
L_0x55a1f39c6f20 .functor AND 1, L_0x55a1f39c7390, L_0x55a1f39c7210, C4<1>, C4<1>;
L_0x55a1f39c6fd0 .functor OR 1, L_0x55a1f39c6e10, L_0x55a1f39c6f20, C4<0>, C4<0>;
v0x55a1f2e84840_0 .net *"_s0", 0 0, L_0x55a1f39c6b10;  1 drivers
v0x55a1f2e818f0_0 .net *"_s10", 0 0, L_0x55a1f39c6f20;  1 drivers
v0x55a1f2e72020_0 .net *"_s4", 0 0, L_0x55a1f39c6c40;  1 drivers
v0x55a1f2e720e0_0 .net *"_s6", 0 0, L_0x55a1f39c6d50;  1 drivers
v0x55a1f2e7af80_0 .net *"_s8", 0 0, L_0x55a1f39c6e10;  1 drivers
v0x55a1f2e77ef0_0 .net "a", 0 0, L_0x55a1f39c70e0;  1 drivers
v0x55a1f2e77fb0_0 .net "b", 0 0, L_0x55a1f39c7210;  1 drivers
v0x55a1f2e74fa0_0 .net "ca", 0 0, L_0x55a1f39c6fd0;  1 drivers
v0x55a1f2e75060_0 .net "cin", 0 0, L_0x55a1f39c7390;  1 drivers
v0x55a1f2e65690_0 .net "sum", 0 0, L_0x55a1f39c6b80;  1 drivers
S_0x55a1f34b13d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f355a2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c74c0 .functor XOR 1, L_0x55a1f39c7960, L_0x55a1f39c7b20, C4<0>, C4<0>;
L_0x55a1f39c7530 .functor XOR 1, L_0x55a1f39c74c0, L_0x55a1f39c7ce0, C4<0>, C4<0>;
L_0x55a1f39c75a0 .functor AND 1, L_0x55a1f39c7960, L_0x55a1f39c7b20, C4<1>, C4<1>;
L_0x55a1f39c7610 .functor AND 1, L_0x55a1f39c7960, L_0x55a1f39c7ce0, C4<1>, C4<1>;
L_0x55a1f39c76d0 .functor OR 1, L_0x55a1f39c75a0, L_0x55a1f39c7610, C4<0>, C4<0>;
L_0x55a1f39c77e0 .functor AND 1, L_0x55a1f39c7ce0, L_0x55a1f39c7b20, C4<1>, C4<1>;
L_0x55a1f39c7850 .functor OR 1, L_0x55a1f39c76d0, L_0x55a1f39c77e0, C4<0>, C4<0>;
v0x55a1f2e6b4b0_0 .net *"_s0", 0 0, L_0x55a1f39c74c0;  1 drivers
v0x55a1f2e68560_0 .net *"_s10", 0 0, L_0x55a1f39c77e0;  1 drivers
v0x55a1f2e3c050_0 .net *"_s4", 0 0, L_0x55a1f39c75a0;  1 drivers
v0x55a1f2e3c110_0 .net *"_s6", 0 0, L_0x55a1f39c7610;  1 drivers
v0x55a1f2e61db0_0 .net *"_s8", 0 0, L_0x55a1f39c76d0;  1 drivers
v0x55a1f2e61670_0 .net "a", 0 0, L_0x55a1f39c7960;  1 drivers
v0x55a1f2e61730_0 .net "b", 0 0, L_0x55a1f39c7b20;  1 drivers
v0x55a1f2e3b9c0_0 .net "ca", 0 0, L_0x55a1f39c7850;  1 drivers
v0x55a1f2e3ba80_0 .net "cin", 0 0, L_0x55a1f39c7ce0;  1 drivers
v0x55a1f2e553d0_0 .net "sum", 0 0, L_0x55a1f39c7530;  1 drivers
S_0x55a1f34e4740 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f35c1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e24030_0 .net "a", 3 0, L_0x55a1f39cabe0;  1 drivers
v0x55a1f2e2cf90_0 .net "b", 3 0, L_0x55a1f39cac80;  1 drivers
v0x55a1f2e29f00_0 .net "ca", 3 0, L_0x55a1f39caa70;  1 drivers
v0x55a1f2e29fc0_0 .net "cin", 3 0, L_0x55a1f39cad70;  1 drivers
v0x55a1f2e26fb0_0 .net "sum", 3 0, L_0x55a1f39ca9d0;  1 drivers
L_0x55a1f39c8990 .part L_0x55a1f39cabe0, 0, 1;
L_0x55a1f39c8ac0 .part L_0x55a1f39cac80, 0, 1;
L_0x55a1f39c8bf0 .part L_0x55a1f39cad70, 0, 1;
L_0x55a1f39c9200 .part L_0x55a1f39cabe0, 1, 1;
L_0x55a1f39c9330 .part L_0x55a1f39cac80, 1, 1;
L_0x55a1f39c9460 .part L_0x55a1f39cad70, 1, 1;
L_0x55a1f39c9ba0 .part L_0x55a1f39cabe0, 2, 1;
L_0x55a1f39c9cd0 .part L_0x55a1f39cac80, 2, 1;
L_0x55a1f39c9e50 .part L_0x55a1f39cad70, 2, 1;
L_0x55a1f39ca420 .part L_0x55a1f39cabe0, 3, 1;
L_0x55a1f39ca5e0 .part L_0x55a1f39cac80, 3, 1;
L_0x55a1f39ca7a0 .part L_0x55a1f39cad70, 3, 1;
L_0x55a1f39ca9d0 .concat8 [ 1 1 1 1], L_0x55a1f39c8430, L_0x55a1f39c8d90, L_0x55a1f39c9640, L_0x55a1f39c9ff0;
L_0x55a1f39caa70 .concat8 [ 1 1 1 1], L_0x55a1f39c8880, L_0x55a1f39c90f0, L_0x55a1f39c9a90, L_0x55a1f39ca310;
S_0x55a1f34f1130 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34e4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c7ea0 .functor XOR 1, L_0x55a1f39c8990, L_0x55a1f39c8ac0, C4<0>, C4<0>;
L_0x55a1f39c8430 .functor XOR 1, L_0x55a1f39c7ea0, L_0x55a1f39c8bf0, C4<0>, C4<0>;
L_0x55a1f39c84f0 .functor AND 1, L_0x55a1f39c8990, L_0x55a1f39c8ac0, C4<1>, C4<1>;
L_0x55a1f39c8600 .functor AND 1, L_0x55a1f39c8990, L_0x55a1f39c8bf0, C4<1>, C4<1>;
L_0x55a1f39c86c0 .functor OR 1, L_0x55a1f39c84f0, L_0x55a1f39c8600, C4<0>, C4<0>;
L_0x55a1f39c87d0 .functor AND 1, L_0x55a1f39c8bf0, L_0x55a1f39c8ac0, C4<1>, C4<1>;
L_0x55a1f39c8880 .functor OR 1, L_0x55a1f39c86c0, L_0x55a1f39c87d0, C4<0>, C4<0>;
v0x55a1f2e58070_0 .net *"_s0", 0 0, L_0x55a1f39c7ea0;  1 drivers
v0x55a1f2e60fd0_0 .net *"_s10", 0 0, L_0x55a1f39c87d0;  1 drivers
v0x55a1f2e5df40_0 .net *"_s4", 0 0, L_0x55a1f39c84f0;  1 drivers
v0x55a1f2e5e000_0 .net *"_s6", 0 0, L_0x55a1f39c8600;  1 drivers
v0x55a1f2e5aff0_0 .net *"_s8", 0 0, L_0x55a1f39c86c0;  1 drivers
v0x55a1f2e4b720_0 .net "a", 0 0, L_0x55a1f39c8990;  1 drivers
v0x55a1f2e4b7e0_0 .net "b", 0 0, L_0x55a1f39c8ac0;  1 drivers
v0x55a1f2e54680_0 .net "ca", 0 0, L_0x55a1f39c8880;  1 drivers
v0x55a1f2e54740_0 .net "cin", 0 0, L_0x55a1f39c8bf0;  1 drivers
v0x55a1f2e516a0_0 .net "sum", 0 0, L_0x55a1f39c8430;  1 drivers
S_0x55a1f34f0830 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34e4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c8d20 .functor XOR 1, L_0x55a1f39c9200, L_0x55a1f39c9330, C4<0>, C4<0>;
L_0x55a1f39c8d90 .functor XOR 1, L_0x55a1f39c8d20, L_0x55a1f39c9460, C4<0>, C4<0>;
L_0x55a1f39c8e00 .functor AND 1, L_0x55a1f39c9200, L_0x55a1f39c9330, C4<1>, C4<1>;
L_0x55a1f39c8e70 .functor AND 1, L_0x55a1f39c9200, L_0x55a1f39c9460, C4<1>, C4<1>;
L_0x55a1f39c8f30 .functor OR 1, L_0x55a1f39c8e00, L_0x55a1f39c8e70, C4<0>, C4<0>;
L_0x55a1f39c9040 .functor AND 1, L_0x55a1f39c9460, L_0x55a1f39c9330, C4<1>, C4<1>;
L_0x55a1f39c90f0 .functor OR 1, L_0x55a1f39c8f30, L_0x55a1f39c9040, C4<0>, C4<0>;
v0x55a1f2e4e6a0_0 .net *"_s0", 0 0, L_0x55a1f39c8d20;  1 drivers
v0x55a1f2e3edd0_0 .net *"_s10", 0 0, L_0x55a1f39c9040;  1 drivers
v0x55a1f2e47d30_0 .net *"_s4", 0 0, L_0x55a1f39c8e00;  1 drivers
v0x55a1f2e47df0_0 .net *"_s6", 0 0, L_0x55a1f39c8e70;  1 drivers
v0x55a1f2e44ca0_0 .net *"_s8", 0 0, L_0x55a1f39c8f30;  1 drivers
v0x55a1f2e41d50_0 .net "a", 0 0, L_0x55a1f39c9200;  1 drivers
v0x55a1f2e41e10_0 .net "b", 0 0, L_0x55a1f39c9330;  1 drivers
v0x55a1f2e32390_0 .net "ca", 0 0, L_0x55a1f39c90f0;  1 drivers
v0x55a1f2e32450_0 .net "cin", 0 0, L_0x55a1f39c9460;  1 drivers
v0x55a1f2e38310_0 .net "sum", 0 0, L_0x55a1f39c8d90;  1 drivers
S_0x55a1f34bdef0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34e4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c95d0 .functor XOR 1, L_0x55a1f39c9ba0, L_0x55a1f39c9cd0, C4<0>, C4<0>;
L_0x55a1f39c9640 .functor XOR 1, L_0x55a1f39c95d0, L_0x55a1f39c9e50, C4<0>, C4<0>;
L_0x55a1f39c9700 .functor AND 1, L_0x55a1f39c9ba0, L_0x55a1f39c9cd0, C4<1>, C4<1>;
L_0x55a1f39c9810 .functor AND 1, L_0x55a1f39c9ba0, L_0x55a1f39c9e50, C4<1>, C4<1>;
L_0x55a1f39c98d0 .functor OR 1, L_0x55a1f39c9700, L_0x55a1f39c9810, C4<0>, C4<0>;
L_0x55a1f39c99e0 .functor AND 1, L_0x55a1f39c9e50, L_0x55a1f39c9cd0, C4<1>, C4<1>;
L_0x55a1f39c9a90 .functor OR 1, L_0x55a1f39c98d0, L_0x55a1f39c99e0, C4<0>, C4<0>;
v0x55a1f2e35310_0 .net *"_s0", 0 0, L_0x55a1f39c95d0;  1 drivers
v0x55a1f2dfb620_0 .net *"_s10", 0 0, L_0x55a1f39c99e0;  1 drivers
v0x55a1f2dfaf90_0 .net *"_s4", 0 0, L_0x55a1f39c9700;  1 drivers
v0x55a1f2dfb050_0 .net *"_s6", 0 0, L_0x55a1f39c9810;  1 drivers
v0x55a1f2e2e8a0_0 .net *"_s8", 0 0, L_0x55a1f39c98d0;  1 drivers
v0x55a1f2e2e1a0_0 .net "a", 0 0, L_0x55a1f39c9ba0;  1 drivers
v0x55a1f2e2e260_0 .net "b", 0 0, L_0x55a1f39c9cd0;  1 drivers
v0x55a1f2e08010_0 .net "ca", 0 0, L_0x55a1f39c9a90;  1 drivers
v0x55a1f2e080d0_0 .net "cin", 0 0, L_0x55a1f39c9e50;  1 drivers
v0x55a1f2e2de20_0 .net "sum", 0 0, L_0x55a1f39c9640;  1 drivers
S_0x55a1f34bd5f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34e4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39c9f80 .functor XOR 1, L_0x55a1f39ca420, L_0x55a1f39ca5e0, C4<0>, C4<0>;
L_0x55a1f39c9ff0 .functor XOR 1, L_0x55a1f39c9f80, L_0x55a1f39ca7a0, C4<0>, C4<0>;
L_0x55a1f39ca060 .functor AND 1, L_0x55a1f39ca420, L_0x55a1f39ca5e0, C4<1>, C4<1>;
L_0x55a1f39ca0d0 .functor AND 1, L_0x55a1f39ca420, L_0x55a1f39ca7a0, C4<1>, C4<1>;
L_0x55a1f39ca190 .functor OR 1, L_0x55a1f39ca060, L_0x55a1f39ca0d0, C4<0>, C4<0>;
L_0x55a1f39ca2a0 .functor AND 1, L_0x55a1f39ca7a0, L_0x55a1f39ca5e0, C4<1>, C4<1>;
L_0x55a1f39ca310 .functor OR 1, L_0x55a1f39ca190, L_0x55a1f39ca2a0, C4<0>, C4<0>;
v0x55a1f2e2d630_0 .net *"_s0", 0 0, L_0x55a1f39c9f80;  1 drivers
v0x55a1f2e07980_0 .net *"_s10", 0 0, L_0x55a1f39ca2a0;  1 drivers
v0x55a1f2e212e0_0 .net *"_s4", 0 0, L_0x55a1f39ca060;  1 drivers
v0x55a1f2e213a0_0 .net *"_s6", 0 0, L_0x55a1f39ca0d0;  1 drivers
v0x55a1f2e20ce0_0 .net *"_s8", 0 0, L_0x55a1f39ca190;  1 drivers
v0x55a1f2e14990_0 .net "a", 0 0, L_0x55a1f39ca420;  1 drivers
v0x55a1f2e14a50_0 .net "b", 0 0, L_0x55a1f39ca5e0;  1 drivers
v0x55a1f2e14390_0 .net "ca", 0 0, L_0x55a1f39ca310;  1 drivers
v0x55a1f2e14450_0 .net "cin", 0 0, L_0x55a1f39ca7a0;  1 drivers
v0x55a1f2e077e0_0 .net "sum", 0 0, L_0x55a1f39c9ff0;  1 drivers
S_0x55a1f347d4c0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f35c1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2dd7b50_0 .net "a", 3 0, L_0x55a1f39cd580;  1 drivers
v0x55a1f2de0ab0_0 .net "b", 3 0, L_0x55a1f39cd6b0;  1 drivers
v0x55a1f2ddda20_0 .net "ca", 3 0, L_0x55a1f39cd410;  1 drivers
v0x55a1f2dddae0_0 .net "cin", 3 0, L_0x55a1f39cd7e0;  1 drivers
v0x55a1f2ddaad0_0 .net "sum", 3 0, L_0x55a1f39cd370;  1 drivers
L_0x55a1f39cb330 .part L_0x55a1f39cd580, 0, 1;
L_0x55a1f39cb460 .part L_0x55a1f39cd6b0, 0, 1;
L_0x55a1f39cb590 .part L_0x55a1f39cd7e0, 0, 1;
L_0x55a1f39cbba0 .part L_0x55a1f39cd580, 1, 1;
L_0x55a1f39cbcd0 .part L_0x55a1f39cd6b0, 1, 1;
L_0x55a1f39cbe00 .part L_0x55a1f39cd7e0, 1, 1;
L_0x55a1f39cc540 .part L_0x55a1f39cd580, 2, 1;
L_0x55a1f39cc670 .part L_0x55a1f39cd6b0, 2, 1;
L_0x55a1f39cc7f0 .part L_0x55a1f39cd7e0, 2, 1;
L_0x55a1f39ccdc0 .part L_0x55a1f39cd580, 3, 1;
L_0x55a1f39ccf80 .part L_0x55a1f39cd6b0, 3, 1;
L_0x55a1f39cd140 .part L_0x55a1f39cd7e0, 3, 1;
L_0x55a1f39cd370 .concat8 [ 1 1 1 1], L_0x55a1f39cae10, L_0x55a1f39cb730, L_0x55a1f39cbfe0, L_0x55a1f39cc990;
L_0x55a1f39cd410 .concat8 [ 1 1 1 1], L_0x55a1f39cb220, L_0x55a1f39cba90, L_0x55a1f39cc430, L_0x55a1f39cccb0;
S_0x55a1f3489eb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f347d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ca960 .functor XOR 1, L_0x55a1f39cb330, L_0x55a1f39cb460, C4<0>, C4<0>;
L_0x55a1f39cae10 .functor XOR 1, L_0x55a1f39ca960, L_0x55a1f39cb590, C4<0>, C4<0>;
L_0x55a1f39caed0 .functor AND 1, L_0x55a1f39cb330, L_0x55a1f39cb460, C4<1>, C4<1>;
L_0x55a1f39cafe0 .functor AND 1, L_0x55a1f39cb330, L_0x55a1f39cb590, C4<1>, C4<1>;
L_0x55a1f39cb0a0 .functor OR 1, L_0x55a1f39caed0, L_0x55a1f39cafe0, C4<0>, C4<0>;
L_0x55a1f39cb1b0 .functor AND 1, L_0x55a1f39cb590, L_0x55a1f39cb460, C4<1>, C4<1>;
L_0x55a1f39cb220 .functor OR 1, L_0x55a1f39cb0a0, L_0x55a1f39cb1b0, C4<0>, C4<0>;
v0x55a1f2e176e0_0 .net *"_s0", 0 0, L_0x55a1f39ca960;  1 drivers
v0x55a1f2e20640_0 .net *"_s10", 0 0, L_0x55a1f39cb1b0;  1 drivers
v0x55a1f2e1d5b0_0 .net *"_s4", 0 0, L_0x55a1f39caed0;  1 drivers
v0x55a1f2e1d670_0 .net *"_s6", 0 0, L_0x55a1f39cafe0;  1 drivers
v0x55a1f2e1a660_0 .net *"_s8", 0 0, L_0x55a1f39cb0a0;  1 drivers
v0x55a1f2e0ad90_0 .net "a", 0 0, L_0x55a1f39cb330;  1 drivers
v0x55a1f2e0ae50_0 .net "b", 0 0, L_0x55a1f39cb460;  1 drivers
v0x55a1f2e13cf0_0 .net "ca", 0 0, L_0x55a1f39cb220;  1 drivers
v0x55a1f2e13db0_0 .net "cin", 0 0, L_0x55a1f39cb590;  1 drivers
v0x55a1f2e10d10_0 .net "sum", 0 0, L_0x55a1f39cae10;  1 drivers
S_0x55a1f34895b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f347d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39cb6c0 .functor XOR 1, L_0x55a1f39cbba0, L_0x55a1f39cbcd0, C4<0>, C4<0>;
L_0x55a1f39cb730 .functor XOR 1, L_0x55a1f39cb6c0, L_0x55a1f39cbe00, C4<0>, C4<0>;
L_0x55a1f39cb7a0 .functor AND 1, L_0x55a1f39cbba0, L_0x55a1f39cbcd0, C4<1>, C4<1>;
L_0x55a1f39cb810 .functor AND 1, L_0x55a1f39cbba0, L_0x55a1f39cbe00, C4<1>, C4<1>;
L_0x55a1f39cb8d0 .functor OR 1, L_0x55a1f39cb7a0, L_0x55a1f39cb810, C4<0>, C4<0>;
L_0x55a1f39cb9e0 .functor AND 1, L_0x55a1f39cbe00, L_0x55a1f39cbcd0, C4<1>, C4<1>;
L_0x55a1f39cba90 .functor OR 1, L_0x55a1f39cb8d0, L_0x55a1f39cb9e0, C4<0>, C4<0>;
v0x55a1f2e0dd10_0 .net *"_s0", 0 0, L_0x55a1f39cb6c0;  1 drivers
v0x55a1f2dfe350_0 .net *"_s10", 0 0, L_0x55a1f39cb9e0;  1 drivers
v0x55a1f2e04220_0 .net *"_s4", 0 0, L_0x55a1f39cb7a0;  1 drivers
v0x55a1f2e042e0_0 .net *"_s6", 0 0, L_0x55a1f39cb810;  1 drivers
v0x55a1f2e012d0_0 .net *"_s8", 0 0, L_0x55a1f39cb8d0;  1 drivers
v0x55a1f2dd4dd0_0 .net "a", 0 0, L_0x55a1f39cbba0;  1 drivers
v0x55a1f2dd4e90_0 .net "b", 0 0, L_0x55a1f39cbcd0;  1 drivers
v0x55a1f2dfab30_0 .net "ca", 0 0, L_0x55a1f39cba90;  1 drivers
v0x55a1f2dfabf0_0 .net "cin", 0 0, L_0x55a1f39cbe00;  1 drivers
v0x55a1f2dfa4a0_0 .net "sum", 0 0, L_0x55a1f39cb730;  1 drivers
S_0x55a1f3456c70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f347d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39cbf70 .functor XOR 1, L_0x55a1f39cc540, L_0x55a1f39cc670, C4<0>, C4<0>;
L_0x55a1f39cbfe0 .functor XOR 1, L_0x55a1f39cbf70, L_0x55a1f39cc7f0, C4<0>, C4<0>;
L_0x55a1f39cc0a0 .functor AND 1, L_0x55a1f39cc540, L_0x55a1f39cc670, C4<1>, C4<1>;
L_0x55a1f39cc1b0 .functor AND 1, L_0x55a1f39cc540, L_0x55a1f39cc7f0, C4<1>, C4<1>;
L_0x55a1f39cc270 .functor OR 1, L_0x55a1f39cc0a0, L_0x55a1f39cc1b0, C4<0>, C4<0>;
L_0x55a1f39cc380 .functor AND 1, L_0x55a1f39cc7f0, L_0x55a1f39cc670, C4<1>, C4<1>;
L_0x55a1f39cc430 .functor OR 1, L_0x55a1f39cc270, L_0x55a1f39cc380, C4<0>, C4<0>;
v0x55a1f2dd4740_0 .net *"_s0", 0 0, L_0x55a1f39cbf70;  1 drivers
v0x55a1f2dee0a0_0 .net *"_s10", 0 0, L_0x55a1f39cc380;  1 drivers
v0x55a1f2dedaa0_0 .net *"_s4", 0 0, L_0x55a1f39cc0a0;  1 drivers
v0x55a1f2dedb60_0 .net *"_s6", 0 0, L_0x55a1f39cc1b0;  1 drivers
v0x55a1f2de1750_0 .net *"_s8", 0 0, L_0x55a1f39cc270;  1 drivers
v0x55a1f2de1150_0 .net "a", 0 0, L_0x55a1f39cc540;  1 drivers
v0x55a1f2de1210_0 .net "b", 0 0, L_0x55a1f39cc670;  1 drivers
v0x55a1f2dd44f0_0 .net "ca", 0 0, L_0x55a1f39cc430;  1 drivers
v0x55a1f2dd45b0_0 .net "cin", 0 0, L_0x55a1f39cc7f0;  1 drivers
v0x55a1f2df0ea0_0 .net "sum", 0 0, L_0x55a1f39cbfe0;  1 drivers
S_0x55a1f3456370 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f347d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39cc920 .functor XOR 1, L_0x55a1f39ccdc0, L_0x55a1f39ccf80, C4<0>, C4<0>;
L_0x55a1f39cc990 .functor XOR 1, L_0x55a1f39cc920, L_0x55a1f39cd140, C4<0>, C4<0>;
L_0x55a1f39cca00 .functor AND 1, L_0x55a1f39ccdc0, L_0x55a1f39ccf80, C4<1>, C4<1>;
L_0x55a1f39cca70 .functor AND 1, L_0x55a1f39ccdc0, L_0x55a1f39cd140, C4<1>, C4<1>;
L_0x55a1f39ccb30 .functor OR 1, L_0x55a1f39cca00, L_0x55a1f39cca70, C4<0>, C4<0>;
L_0x55a1f39ccc40 .functor AND 1, L_0x55a1f39cd140, L_0x55a1f39ccf80, C4<1>, C4<1>;
L_0x55a1f39cccb0 .functor OR 1, L_0x55a1f39ccb30, L_0x55a1f39ccc40, C4<0>, C4<0>;
v0x55a1f2df9d50_0 .net *"_s0", 0 0, L_0x55a1f39cc920;  1 drivers
v0x55a1f2df6cc0_0 .net *"_s10", 0 0, L_0x55a1f39ccc40;  1 drivers
v0x55a1f2df3d70_0 .net *"_s4", 0 0, L_0x55a1f39cca00;  1 drivers
v0x55a1f2df3e30_0 .net *"_s6", 0 0, L_0x55a1f39cca70;  1 drivers
v0x55a1f2de44a0_0 .net *"_s8", 0 0, L_0x55a1f39ccb30;  1 drivers
v0x55a1f2ded400_0 .net "a", 0 0, L_0x55a1f39ccdc0;  1 drivers
v0x55a1f2ded4c0_0 .net "b", 0 0, L_0x55a1f39ccf80;  1 drivers
v0x55a1f2dea370_0 .net "ca", 0 0, L_0x55a1f39cccb0;  1 drivers
v0x55a1f2dea430_0 .net "cin", 0 0, L_0x55a1f39cd140;  1 drivers
v0x55a1f2de74d0_0 .net "sum", 0 0, L_0x55a1f39cc990;  1 drivers
S_0x55a1f34487c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f35b5450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2cefd00_0 .net "a", 15 0, L_0x55a1f39d8a90;  1 drivers
v0x55a1f2cecdb0_0 .net "b", 15 0, L_0x55a1f39d8b80;  1 drivers
v0x55a1f2cdd4e0_0 .net "ca", 15 0, L_0x55a1f39d8830;  1 drivers
v0x55a1f2cdd5a0_0 .net "cin", 15 0, L_0x55a1f39d8c70;  1 drivers
v0x55a1f2ce6440_0 .net "sum", 15 0, L_0x55a1f39d8790;  1 drivers
L_0x55a1f39d05a0 .part L_0x55a1f39d8a90, 0, 4;
L_0x55a1f39d0640 .part L_0x55a1f39d8b80, 0, 4;
L_0x55a1f39d06e0 .part L_0x55a1f39d8c70, 0, 4;
L_0x55a1f39d2f30 .part L_0x55a1f39d8a90, 4, 4;
L_0x55a1f39d3020 .part L_0x55a1f39d8b80, 4, 4;
L_0x55a1f39d3110 .part L_0x55a1f39d8c70, 4, 4;
L_0x55a1f39d59f0 .part L_0x55a1f39d8a90, 8, 4;
L_0x55a1f39d5a90 .part L_0x55a1f39d8b80, 8, 4;
L_0x55a1f39d5b80 .part L_0x55a1f39d8c70, 8, 4;
L_0x55a1f39d8390 .part L_0x55a1f39d8a90, 12, 4;
L_0x55a1f39d84c0 .part L_0x55a1f39d8b80, 12, 4;
L_0x55a1f39d85f0 .part L_0x55a1f39d8c70, 12, 4;
L_0x55a1f39d8790 .concat8 [ 4 4 4 4], L_0x55a1f39d0390, L_0x55a1f39d2d20, L_0x55a1f39d57e0, L_0x55a1f39d8180;
L_0x55a1f39d8830 .concat8 [ 4 4 4 4], L_0x55a1f39d0430, L_0x55a1f39d2dc0, L_0x55a1f39d5880, L_0x55a1f39d8220;
S_0x55a1f33e15b0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f34487c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2da5110_0 .net "a", 3 0, L_0x55a1f39d05a0;  1 drivers
v0x55a1f2d95750_0 .net "b", 3 0, L_0x55a1f39d0640;  1 drivers
v0x55a1f2d9b620_0 .net "ca", 3 0, L_0x55a1f39d0430;  1 drivers
v0x55a1f2d9b6e0_0 .net "cin", 3 0, L_0x55a1f39d06e0;  1 drivers
v0x55a1f2d986d0_0 .net "sum", 3 0, L_0x55a1f39d0390;  1 drivers
L_0x55a1f39ce350 .part L_0x55a1f39d05a0, 0, 1;
L_0x55a1f39ce480 .part L_0x55a1f39d0640, 0, 1;
L_0x55a1f39ce5b0 .part L_0x55a1f39d06e0, 0, 1;
L_0x55a1f39cebc0 .part L_0x55a1f39d05a0, 1, 1;
L_0x55a1f39cecf0 .part L_0x55a1f39d0640, 1, 1;
L_0x55a1f39cee20 .part L_0x55a1f39d06e0, 1, 1;
L_0x55a1f39cf560 .part L_0x55a1f39d05a0, 2, 1;
L_0x55a1f39cf690 .part L_0x55a1f39d0640, 2, 1;
L_0x55a1f39cf810 .part L_0x55a1f39d06e0, 2, 1;
L_0x55a1f39cfde0 .part L_0x55a1f39d05a0, 3, 1;
L_0x55a1f39cffa0 .part L_0x55a1f39d0640, 3, 1;
L_0x55a1f39d0160 .part L_0x55a1f39d06e0, 3, 1;
L_0x55a1f39d0390 .concat8 [ 1 1 1 1], L_0x55a1f39cd300, L_0x55a1f39ce750, L_0x55a1f39cf000, L_0x55a1f39cf9b0;
L_0x55a1f39d0430 .concat8 [ 1 1 1 1], L_0x55a1f39ce240, L_0x55a1f39ceab0, L_0x55a1f39cf450, L_0x55a1f39cfcd0;
S_0x55a1f3414920 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39cd910 .functor XOR 1, L_0x55a1f39ce350, L_0x55a1f39ce480, C4<0>, C4<0>;
L_0x55a1f39cd300 .functor XOR 1, L_0x55a1f39cd910, L_0x55a1f39ce5b0, C4<0>, C4<0>;
L_0x55a1f39cdeb0 .functor AND 1, L_0x55a1f39ce350, L_0x55a1f39ce480, C4<1>, C4<1>;
L_0x55a1f39cdfc0 .functor AND 1, L_0x55a1f39ce350, L_0x55a1f39ce5b0, C4<1>, C4<1>;
L_0x55a1f39ce080 .functor OR 1, L_0x55a1f39cdeb0, L_0x55a1f39cdfc0, C4<0>, C4<0>;
L_0x55a1f39ce190 .functor AND 1, L_0x55a1f39ce5b0, L_0x55a1f39ce480, C4<1>, C4<1>;
L_0x55a1f39ce240 .functor OR 1, L_0x55a1f39ce080, L_0x55a1f39ce190, C4<0>, C4<0>;
v0x55a1f2dc6990_0 .net *"_s0", 0 0, L_0x55a1f39cd910;  1 drivers
v0x55a1f2dc6680_0 .net *"_s10", 0 0, L_0x55a1f39ce190;  1 drivers
v0x55a1f2d5f680_0 .net *"_s4", 0 0, L_0x55a1f39cdeb0;  1 drivers
v0x55a1f2d5f740_0 .net *"_s6", 0 0, L_0x55a1f39cdfc0;  1 drivers
v0x55a1f2d5f020_0 .net *"_s8", 0 0, L_0x55a1f39ce080;  1 drivers
v0x55a1f2d92a20_0 .net "a", 0 0, L_0x55a1f39ce350;  1 drivers
v0x55a1f2d92ae0_0 .net "b", 0 0, L_0x55a1f39ce480;  1 drivers
v0x55a1f2d92390_0 .net "ca", 0 0, L_0x55a1f39ce240;  1 drivers
v0x55a1f2d92450_0 .net "cin", 0 0, L_0x55a1f39ce5b0;  1 drivers
v0x55a1f2dc5d50_0 .net "sum", 0 0, L_0x55a1f39cd300;  1 drivers
S_0x55a1f3421310 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ce6e0 .functor XOR 1, L_0x55a1f39cebc0, L_0x55a1f39cecf0, C4<0>, C4<0>;
L_0x55a1f39ce750 .functor XOR 1, L_0x55a1f39ce6e0, L_0x55a1f39cee20, C4<0>, C4<0>;
L_0x55a1f39ce7c0 .functor AND 1, L_0x55a1f39cebc0, L_0x55a1f39cecf0, C4<1>, C4<1>;
L_0x55a1f39ce830 .functor AND 1, L_0x55a1f39cebc0, L_0x55a1f39cee20, C4<1>, C4<1>;
L_0x55a1f39ce8f0 .functor OR 1, L_0x55a1f39ce7c0, L_0x55a1f39ce830, C4<0>, C4<0>;
L_0x55a1f39cea00 .functor AND 1, L_0x55a1f39cee20, L_0x55a1f39cecf0, C4<1>, C4<1>;
L_0x55a1f39ceab0 .functor OR 1, L_0x55a1f39ce8f0, L_0x55a1f39cea00, C4<0>, C4<0>;
v0x55a1f2dc55a0_0 .net *"_s0", 0 0, L_0x55a1f39ce6e0;  1 drivers
v0x55a1f2d9f410_0 .net *"_s10", 0 0, L_0x55a1f39cea00;  1 drivers
v0x55a1f2dc5170_0 .net *"_s4", 0 0, L_0x55a1f39ce7c0;  1 drivers
v0x55a1f2dc5230_0 .net *"_s6", 0 0, L_0x55a1f39ce830;  1 drivers
v0x55a1f2dc4a30_0 .net *"_s8", 0 0, L_0x55a1f39ce8f0;  1 drivers
v0x55a1f2d9ed80_0 .net "a", 0 0, L_0x55a1f39cebc0;  1 drivers
v0x55a1f2d9ee40_0 .net "b", 0 0, L_0x55a1f39cecf0;  1 drivers
v0x55a1f2db86e0_0 .net "ca", 0 0, L_0x55a1f39ceab0;  1 drivers
v0x55a1f2db87a0_0 .net "cin", 0 0, L_0x55a1f39cee20;  1 drivers
v0x55a1f2db8190_0 .net "sum", 0 0, L_0x55a1f39ce750;  1 drivers
S_0x55a1f3420a10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39cef90 .functor XOR 1, L_0x55a1f39cf560, L_0x55a1f39cf690, C4<0>, C4<0>;
L_0x55a1f39cf000 .functor XOR 1, L_0x55a1f39cef90, L_0x55a1f39cf810, C4<0>, C4<0>;
L_0x55a1f39cf0c0 .functor AND 1, L_0x55a1f39cf560, L_0x55a1f39cf690, C4<1>, C4<1>;
L_0x55a1f39cf1d0 .functor AND 1, L_0x55a1f39cf560, L_0x55a1f39cf810, C4<1>, C4<1>;
L_0x55a1f39cf290 .functor OR 1, L_0x55a1f39cf0c0, L_0x55a1f39cf1d0, C4<0>, C4<0>;
L_0x55a1f39cf3a0 .functor AND 1, L_0x55a1f39cf810, L_0x55a1f39cf690, C4<1>, C4<1>;
L_0x55a1f39cf450 .functor OR 1, L_0x55a1f39cf290, L_0x55a1f39cf3a0, C4<0>, C4<0>;
v0x55a1f2dabd90_0 .net *"_s0", 0 0, L_0x55a1f39cef90;  1 drivers
v0x55a1f2dab790_0 .net *"_s10", 0 0, L_0x55a1f39cf3a0;  1 drivers
v0x55a1f2d9eb30_0 .net *"_s4", 0 0, L_0x55a1f39cf0c0;  1 drivers
v0x55a1f2d9ebf0_0 .net *"_s6", 0 0, L_0x55a1f39cf1d0;  1 drivers
v0x55a1f2dbb430_0 .net *"_s8", 0 0, L_0x55a1f39cf290;  1 drivers
v0x55a1f2dc4390_0 .net "a", 0 0, L_0x55a1f39cf560;  1 drivers
v0x55a1f2dc4450_0 .net "b", 0 0, L_0x55a1f39cf690;  1 drivers
v0x55a1f2dc1300_0 .net "ca", 0 0, L_0x55a1f39cf450;  1 drivers
v0x55a1f2dc13c0_0 .net "cin", 0 0, L_0x55a1f39cf810;  1 drivers
v0x55a1f2dbe460_0 .net "sum", 0 0, L_0x55a1f39cf000;  1 drivers
S_0x55a1f33ee0d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39cf940 .functor XOR 1, L_0x55a1f39cfde0, L_0x55a1f39cffa0, C4<0>, C4<0>;
L_0x55a1f39cf9b0 .functor XOR 1, L_0x55a1f39cf940, L_0x55a1f39d0160, C4<0>, C4<0>;
L_0x55a1f39cfa20 .functor AND 1, L_0x55a1f39cfde0, L_0x55a1f39cffa0, C4<1>, C4<1>;
L_0x55a1f39cfa90 .functor AND 1, L_0x55a1f39cfde0, L_0x55a1f39d0160, C4<1>, C4<1>;
L_0x55a1f39cfb50 .functor OR 1, L_0x55a1f39cfa20, L_0x55a1f39cfa90, C4<0>, C4<0>;
L_0x55a1f39cfc60 .functor AND 1, L_0x55a1f39d0160, L_0x55a1f39cffa0, C4<1>, C4<1>;
L_0x55a1f39cfcd0 .functor OR 1, L_0x55a1f39cfb50, L_0x55a1f39cfc60, C4<0>, C4<0>;
v0x55a1f2daeae0_0 .net *"_s0", 0 0, L_0x55a1f39cf940;  1 drivers
v0x55a1f2db7a40_0 .net *"_s10", 0 0, L_0x55a1f39cfc60;  1 drivers
v0x55a1f2db49b0_0 .net *"_s4", 0 0, L_0x55a1f39cfa20;  1 drivers
v0x55a1f2db4a70_0 .net *"_s6", 0 0, L_0x55a1f39cfa90;  1 drivers
v0x55a1f2db1a60_0 .net *"_s8", 0 0, L_0x55a1f39cfb50;  1 drivers
v0x55a1f2da2190_0 .net "a", 0 0, L_0x55a1f39cfde0;  1 drivers
v0x55a1f2da2250_0 .net "b", 0 0, L_0x55a1f39cffa0;  1 drivers
v0x55a1f2dab0f0_0 .net "ca", 0 0, L_0x55a1f39cfcd0;  1 drivers
v0x55a1f2dab1b0_0 .net "cin", 0 0, L_0x55a1f39d0160;  1 drivers
v0x55a1f2da8110_0 .net "sum", 0 0, L_0x55a1f39cf9b0;  1 drivers
S_0x55a1f33ed7d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f34487c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d38190_0 .net "a", 3 0, L_0x55a1f39d2f30;  1 drivers
v0x55a1f2d5def0_0 .net "b", 3 0, L_0x55a1f39d3020;  1 drivers
v0x55a1f2d5d7b0_0 .net "ca", 3 0, L_0x55a1f39d2dc0;  1 drivers
v0x55a1f2d5d870_0 .net "cin", 3 0, L_0x55a1f39d3110;  1 drivers
v0x55a1f2d37b00_0 .net "sum", 3 0, L_0x55a1f39d2d20;  1 drivers
L_0x55a1f39d0ce0 .part L_0x55a1f39d2f30, 0, 1;
L_0x55a1f39d0e10 .part L_0x55a1f39d3020, 0, 1;
L_0x55a1f39d0f40 .part L_0x55a1f39d3110, 0, 1;
L_0x55a1f39d1550 .part L_0x55a1f39d2f30, 1, 1;
L_0x55a1f39d1680 .part L_0x55a1f39d3020, 1, 1;
L_0x55a1f39d17b0 .part L_0x55a1f39d3110, 1, 1;
L_0x55a1f39d1ef0 .part L_0x55a1f39d2f30, 2, 1;
L_0x55a1f39d2020 .part L_0x55a1f39d3020, 2, 1;
L_0x55a1f39d21a0 .part L_0x55a1f39d3110, 2, 1;
L_0x55a1f39d2770 .part L_0x55a1f39d2f30, 3, 1;
L_0x55a1f39d2930 .part L_0x55a1f39d3020, 3, 1;
L_0x55a1f39d2af0 .part L_0x55a1f39d3110, 3, 1;
L_0x55a1f39d2d20 .concat8 [ 1 1 1 1], L_0x55a1f39d0780, L_0x55a1f39d10e0, L_0x55a1f39d1990, L_0x55a1f39d2340;
L_0x55a1f39d2dc0 .concat8 [ 1 1 1 1], L_0x55a1f39d0bd0, L_0x55a1f39d1440, L_0x55a1f39d1de0, L_0x55a1f39d2660;
S_0x55a1f33ad6a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33ed7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d0320 .functor XOR 1, L_0x55a1f39d0ce0, L_0x55a1f39d0e10, C4<0>, C4<0>;
L_0x55a1f39d0780 .functor XOR 1, L_0x55a1f39d0320, L_0x55a1f39d0f40, C4<0>, C4<0>;
L_0x55a1f39d0840 .functor AND 1, L_0x55a1f39d0ce0, L_0x55a1f39d0e10, C4<1>, C4<1>;
L_0x55a1f39d0950 .functor AND 1, L_0x55a1f39d0ce0, L_0x55a1f39d0f40, C4<1>, C4<1>;
L_0x55a1f39d0a10 .functor OR 1, L_0x55a1f39d0840, L_0x55a1f39d0950, C4<0>, C4<0>;
L_0x55a1f39d0b20 .functor AND 1, L_0x55a1f39d0f40, L_0x55a1f39d0e10, C4<1>, C4<1>;
L_0x55a1f39d0bd0 .functor OR 1, L_0x55a1f39d0a10, L_0x55a1f39d0b20, C4<0>, C4<0>;
v0x55a1f2d6c1d0_0 .net *"_s0", 0 0, L_0x55a1f39d0320;  1 drivers
v0x55a1f2d91f30_0 .net *"_s10", 0 0, L_0x55a1f39d0b20;  1 drivers
v0x55a1f2d917f0_0 .net *"_s4", 0 0, L_0x55a1f39d0840;  1 drivers
v0x55a1f2d918b0_0 .net *"_s6", 0 0, L_0x55a1f39d0950;  1 drivers
v0x55a1f2d6bb40_0 .net *"_s8", 0 0, L_0x55a1f39d0a10;  1 drivers
v0x55a1f2d854a0_0 .net "a", 0 0, L_0x55a1f39d0ce0;  1 drivers
v0x55a1f2d85560_0 .net "b", 0 0, L_0x55a1f39d0e10;  1 drivers
v0x55a1f2d84ea0_0 .net "ca", 0 0, L_0x55a1f39d0bd0;  1 drivers
v0x55a1f2d84f60_0 .net "cin", 0 0, L_0x55a1f39d0f40;  1 drivers
v0x55a1f2d78c00_0 .net "sum", 0 0, L_0x55a1f39d0780;  1 drivers
S_0x55a1f33ba090 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33ed7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d1070 .functor XOR 1, L_0x55a1f39d1550, L_0x55a1f39d1680, C4<0>, C4<0>;
L_0x55a1f39d10e0 .functor XOR 1, L_0x55a1f39d1070, L_0x55a1f39d17b0, C4<0>, C4<0>;
L_0x55a1f39d1150 .functor AND 1, L_0x55a1f39d1550, L_0x55a1f39d1680, C4<1>, C4<1>;
L_0x55a1f39d11c0 .functor AND 1, L_0x55a1f39d1550, L_0x55a1f39d17b0, C4<1>, C4<1>;
L_0x55a1f39d1280 .functor OR 1, L_0x55a1f39d1150, L_0x55a1f39d11c0, C4<0>, C4<0>;
L_0x55a1f39d1390 .functor AND 1, L_0x55a1f39d17b0, L_0x55a1f39d1680, C4<1>, C4<1>;
L_0x55a1f39d1440 .functor OR 1, L_0x55a1f39d1280, L_0x55a1f39d1390, C4<0>, C4<0>;
v0x55a1f2d78550_0 .net *"_s0", 0 0, L_0x55a1f39d1070;  1 drivers
v0x55a1f2d6b8f0_0 .net *"_s10", 0 0, L_0x55a1f39d1390;  1 drivers
v0x55a1f2d881f0_0 .net *"_s4", 0 0, L_0x55a1f39d1150;  1 drivers
v0x55a1f2d882b0_0 .net *"_s6", 0 0, L_0x55a1f39d11c0;  1 drivers
v0x55a1f2d91150_0 .net *"_s8", 0 0, L_0x55a1f39d1280;  1 drivers
v0x55a1f2d8e0c0_0 .net "a", 0 0, L_0x55a1f39d1550;  1 drivers
v0x55a1f2d8e180_0 .net "b", 0 0, L_0x55a1f39d1680;  1 drivers
v0x55a1f2d8b170_0 .net "ca", 0 0, L_0x55a1f39d1440;  1 drivers
v0x55a1f2d8b230_0 .net "cin", 0 0, L_0x55a1f39d17b0;  1 drivers
v0x55a1f2d7b950_0 .net "sum", 0 0, L_0x55a1f39d10e0;  1 drivers
S_0x55a1f33b9790 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33ed7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d1920 .functor XOR 1, L_0x55a1f39d1ef0, L_0x55a1f39d2020, C4<0>, C4<0>;
L_0x55a1f39d1990 .functor XOR 1, L_0x55a1f39d1920, L_0x55a1f39d21a0, C4<0>, C4<0>;
L_0x55a1f39d1a50 .functor AND 1, L_0x55a1f39d1ef0, L_0x55a1f39d2020, C4<1>, C4<1>;
L_0x55a1f39d1b60 .functor AND 1, L_0x55a1f39d1ef0, L_0x55a1f39d21a0, C4<1>, C4<1>;
L_0x55a1f39d1c20 .functor OR 1, L_0x55a1f39d1a50, L_0x55a1f39d1b60, C4<0>, C4<0>;
L_0x55a1f39d1d30 .functor AND 1, L_0x55a1f39d21a0, L_0x55a1f39d2020, C4<1>, C4<1>;
L_0x55a1f39d1de0 .functor OR 1, L_0x55a1f39d1c20, L_0x55a1f39d1d30, C4<0>, C4<0>;
v0x55a1f2d84800_0 .net *"_s0", 0 0, L_0x55a1f39d1920;  1 drivers
v0x55a1f2d81770_0 .net *"_s10", 0 0, L_0x55a1f39d1d30;  1 drivers
v0x55a1f2d7e820_0 .net *"_s4", 0 0, L_0x55a1f39d1a50;  1 drivers
v0x55a1f2d7e8e0_0 .net *"_s6", 0 0, L_0x55a1f39d1b60;  1 drivers
v0x55a1f2d6ef50_0 .net *"_s8", 0 0, L_0x55a1f39d1c20;  1 drivers
v0x55a1f2d77eb0_0 .net "a", 0 0, L_0x55a1f39d1ef0;  1 drivers
v0x55a1f2d77f70_0 .net "b", 0 0, L_0x55a1f39d2020;  1 drivers
v0x55a1f2d74e20_0 .net "ca", 0 0, L_0x55a1f39d1de0;  1 drivers
v0x55a1f2d74ee0_0 .net "cin", 0 0, L_0x55a1f39d21a0;  1 drivers
v0x55a1f2d71f80_0 .net "sum", 0 0, L_0x55a1f39d1990;  1 drivers
S_0x55a1f3386e50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33ed7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d22d0 .functor XOR 1, L_0x55a1f39d2770, L_0x55a1f39d2930, C4<0>, C4<0>;
L_0x55a1f39d2340 .functor XOR 1, L_0x55a1f39d22d0, L_0x55a1f39d2af0, C4<0>, C4<0>;
L_0x55a1f39d23b0 .functor AND 1, L_0x55a1f39d2770, L_0x55a1f39d2930, C4<1>, C4<1>;
L_0x55a1f39d2420 .functor AND 1, L_0x55a1f39d2770, L_0x55a1f39d2af0, C4<1>, C4<1>;
L_0x55a1f39d24e0 .functor OR 1, L_0x55a1f39d23b0, L_0x55a1f39d2420, C4<0>, C4<0>;
L_0x55a1f39d25f0 .functor AND 1, L_0x55a1f39d2af0, L_0x55a1f39d2930, C4<1>, C4<1>;
L_0x55a1f39d2660 .functor OR 1, L_0x55a1f39d24e0, L_0x55a1f39d25f0, C4<0>, C4<0>;
v0x55a1f2d62510_0 .net *"_s0", 0 0, L_0x55a1f39d22d0;  1 drivers
v0x55a1f2d683e0_0 .net *"_s10", 0 0, L_0x55a1f39d25f0;  1 drivers
v0x55a1f2d65490_0 .net *"_s4", 0 0, L_0x55a1f39d23b0;  1 drivers
v0x55a1f2d65550_0 .net *"_s6", 0 0, L_0x55a1f39d2420;  1 drivers
v0x55a1f2d2b7a0_0 .net *"_s8", 0 0, L_0x55a1f39d24e0;  1 drivers
v0x55a1f2d2b110_0 .net "a", 0 0, L_0x55a1f39d2770;  1 drivers
v0x55a1f2d2b1d0_0 .net "b", 0 0, L_0x55a1f39d2930;  1 drivers
v0x55a1f2d5ea20_0 .net "ca", 0 0, L_0x55a1f39d2660;  1 drivers
v0x55a1f2d5eae0_0 .net "cin", 0 0, L_0x55a1f39d2af0;  1 drivers
v0x55a1f2d5e3d0_0 .net "sum", 0 0, L_0x55a1f39d2340;  1 drivers
S_0x55a1f3386550 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f34487c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d04670_0 .net "a", 3 0, L_0x55a1f39d59f0;  1 drivers
v0x55a1f2d20f70_0 .net "b", 3 0, L_0x55a1f39d5a90;  1 drivers
v0x55a1f2d29ed0_0 .net "ca", 3 0, L_0x55a1f39d5880;  1 drivers
v0x55a1f2d29f90_0 .net "cin", 3 0, L_0x55a1f39d5b80;  1 drivers
v0x55a1f2d26e40_0 .net "sum", 3 0, L_0x55a1f39d57e0;  1 drivers
L_0x55a1f39d37a0 .part L_0x55a1f39d59f0, 0, 1;
L_0x55a1f39d38d0 .part L_0x55a1f39d5a90, 0, 1;
L_0x55a1f39d3a00 .part L_0x55a1f39d5b80, 0, 1;
L_0x55a1f39d4010 .part L_0x55a1f39d59f0, 1, 1;
L_0x55a1f39d4140 .part L_0x55a1f39d5a90, 1, 1;
L_0x55a1f39d4270 .part L_0x55a1f39d5b80, 1, 1;
L_0x55a1f39d49b0 .part L_0x55a1f39d59f0, 2, 1;
L_0x55a1f39d4ae0 .part L_0x55a1f39d5a90, 2, 1;
L_0x55a1f39d4c60 .part L_0x55a1f39d5b80, 2, 1;
L_0x55a1f39d5230 .part L_0x55a1f39d59f0, 3, 1;
L_0x55a1f39d53f0 .part L_0x55a1f39d5a90, 3, 1;
L_0x55a1f39d55b0 .part L_0x55a1f39d5b80, 3, 1;
L_0x55a1f39d57e0 .concat8 [ 1 1 1 1], L_0x55a1f39d3240, L_0x55a1f39d3ba0, L_0x55a1f39d4450, L_0x55a1f39d4e00;
L_0x55a1f39d5880 .concat8 [ 1 1 1 1], L_0x55a1f39d3690, L_0x55a1f39d3f00, L_0x55a1f39d48a0, L_0x55a1f39d5120;
S_0x55a1f33773f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3386550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d2cb0 .functor XOR 1, L_0x55a1f39d37a0, L_0x55a1f39d38d0, C4<0>, C4<0>;
L_0x55a1f39d3240 .functor XOR 1, L_0x55a1f39d2cb0, L_0x55a1f39d3a00, C4<0>, C4<0>;
L_0x55a1f39d3300 .functor AND 1, L_0x55a1f39d37a0, L_0x55a1f39d38d0, C4<1>, C4<1>;
L_0x55a1f39d3410 .functor AND 1, L_0x55a1f39d37a0, L_0x55a1f39d3a00, C4<1>, C4<1>;
L_0x55a1f39d34d0 .functor OR 1, L_0x55a1f39d3300, L_0x55a1f39d3410, C4<0>, C4<0>;
L_0x55a1f39d35e0 .functor AND 1, L_0x55a1f39d3a00, L_0x55a1f39d38d0, C4<1>, C4<1>;
L_0x55a1f39d3690 .functor OR 1, L_0x55a1f39d34d0, L_0x55a1f39d35e0, C4<0>, C4<0>;
v0x55a1f2d51460_0 .net *"_s0", 0 0, L_0x55a1f39d2cb0;  1 drivers
v0x55a1f2d50e60_0 .net *"_s10", 0 0, L_0x55a1f39d35e0;  1 drivers
v0x55a1f2d44b10_0 .net *"_s4", 0 0, L_0x55a1f39d3300;  1 drivers
v0x55a1f2d44bd0_0 .net *"_s6", 0 0, L_0x55a1f39d3410;  1 drivers
v0x55a1f2d44510_0 .net *"_s8", 0 0, L_0x55a1f39d34d0;  1 drivers
v0x55a1f2d378b0_0 .net "a", 0 0, L_0x55a1f39d37a0;  1 drivers
v0x55a1f2d37970_0 .net "b", 0 0, L_0x55a1f39d38d0;  1 drivers
v0x55a1f2d541b0_0 .net "ca", 0 0, L_0x55a1f39d3690;  1 drivers
v0x55a1f2d54270_0 .net "cin", 0 0, L_0x55a1f39d3a00;  1 drivers
v0x55a1f2d5d1c0_0 .net "sum", 0 0, L_0x55a1f39d3240;  1 drivers
S_0x55a1f33101e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3386550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d3b30 .functor XOR 1, L_0x55a1f39d4010, L_0x55a1f39d4140, C4<0>, C4<0>;
L_0x55a1f39d3ba0 .functor XOR 1, L_0x55a1f39d3b30, L_0x55a1f39d4270, C4<0>, C4<0>;
L_0x55a1f39d3c10 .functor AND 1, L_0x55a1f39d4010, L_0x55a1f39d4140, C4<1>, C4<1>;
L_0x55a1f39d3c80 .functor AND 1, L_0x55a1f39d4010, L_0x55a1f39d4270, C4<1>, C4<1>;
L_0x55a1f39d3d40 .functor OR 1, L_0x55a1f39d3c10, L_0x55a1f39d3c80, C4<0>, C4<0>;
L_0x55a1f39d3e50 .functor AND 1, L_0x55a1f39d4270, L_0x55a1f39d4140, C4<1>, C4<1>;
L_0x55a1f39d3f00 .functor OR 1, L_0x55a1f39d3d40, L_0x55a1f39d3e50, C4<0>, C4<0>;
v0x55a1f2d5a080_0 .net *"_s0", 0 0, L_0x55a1f39d3b30;  1 drivers
v0x55a1f2d57130_0 .net *"_s10", 0 0, L_0x55a1f39d3e50;  1 drivers
v0x55a1f2d47860_0 .net *"_s4", 0 0, L_0x55a1f39d3c10;  1 drivers
v0x55a1f2d47920_0 .net *"_s6", 0 0, L_0x55a1f39d3c80;  1 drivers
v0x55a1f2d507c0_0 .net *"_s8", 0 0, L_0x55a1f39d3d40;  1 drivers
v0x55a1f2d4d730_0 .net "a", 0 0, L_0x55a1f39d4010;  1 drivers
v0x55a1f2d4d7f0_0 .net "b", 0 0, L_0x55a1f39d4140;  1 drivers
v0x55a1f2d4a7e0_0 .net "ca", 0 0, L_0x55a1f39d3f00;  1 drivers
v0x55a1f2d4a8a0_0 .net "cin", 0 0, L_0x55a1f39d4270;  1 drivers
v0x55a1f2d3afc0_0 .net "sum", 0 0, L_0x55a1f39d3ba0;  1 drivers
S_0x55a1f3343550 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3386550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d43e0 .functor XOR 1, L_0x55a1f39d49b0, L_0x55a1f39d4ae0, C4<0>, C4<0>;
L_0x55a1f39d4450 .functor XOR 1, L_0x55a1f39d43e0, L_0x55a1f39d4c60, C4<0>, C4<0>;
L_0x55a1f39d4510 .functor AND 1, L_0x55a1f39d49b0, L_0x55a1f39d4ae0, C4<1>, C4<1>;
L_0x55a1f39d4620 .functor AND 1, L_0x55a1f39d49b0, L_0x55a1f39d4c60, C4<1>, C4<1>;
L_0x55a1f39d46e0 .functor OR 1, L_0x55a1f39d4510, L_0x55a1f39d4620, C4<0>, C4<0>;
L_0x55a1f39d47f0 .functor AND 1, L_0x55a1f39d4c60, L_0x55a1f39d4ae0, C4<1>, C4<1>;
L_0x55a1f39d48a0 .functor OR 1, L_0x55a1f39d46e0, L_0x55a1f39d47f0, C4<0>, C4<0>;
v0x55a1f2d43e70_0 .net *"_s0", 0 0, L_0x55a1f39d43e0;  1 drivers
v0x55a1f2d40de0_0 .net *"_s10", 0 0, L_0x55a1f39d47f0;  1 drivers
v0x55a1f2d3de90_0 .net *"_s4", 0 0, L_0x55a1f39d4510;  1 drivers
v0x55a1f2d3df50_0 .net *"_s6", 0 0, L_0x55a1f39d4620;  1 drivers
v0x55a1f2d2e4d0_0 .net *"_s8", 0 0, L_0x55a1f39d46e0;  1 drivers
v0x55a1f2d343a0_0 .net "a", 0 0, L_0x55a1f39d49b0;  1 drivers
v0x55a1f2d34460_0 .net "b", 0 0, L_0x55a1f39d4ae0;  1 drivers
v0x55a1f2d31450_0 .net "ca", 0 0, L_0x55a1f39d48a0;  1 drivers
v0x55a1f2d31510_0 .net "cin", 0 0, L_0x55a1f39d4c60;  1 drivers
v0x55a1f2d05000_0 .net "sum", 0 0, L_0x55a1f39d4450;  1 drivers
S_0x55a1f334ff40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3386550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d4d90 .functor XOR 1, L_0x55a1f39d5230, L_0x55a1f39d53f0, C4<0>, C4<0>;
L_0x55a1f39d4e00 .functor XOR 1, L_0x55a1f39d4d90, L_0x55a1f39d55b0, C4<0>, C4<0>;
L_0x55a1f39d4e70 .functor AND 1, L_0x55a1f39d5230, L_0x55a1f39d53f0, C4<1>, C4<1>;
L_0x55a1f39d4ee0 .functor AND 1, L_0x55a1f39d5230, L_0x55a1f39d55b0, C4<1>, C4<1>;
L_0x55a1f39d4fa0 .functor OR 1, L_0x55a1f39d4e70, L_0x55a1f39d4ee0, C4<0>, C4<0>;
L_0x55a1f39d50b0 .functor AND 1, L_0x55a1f39d55b0, L_0x55a1f39d53f0, C4<1>, C4<1>;
L_0x55a1f39d5120 .functor OR 1, L_0x55a1f39d4fa0, L_0x55a1f39d50b0, C4<0>, C4<0>;
v0x55a1f2d2acb0_0 .net *"_s0", 0 0, L_0x55a1f39d4d90;  1 drivers
v0x55a1f2d2a570_0 .net *"_s10", 0 0, L_0x55a1f39d50b0;  1 drivers
v0x55a1f2d048c0_0 .net *"_s4", 0 0, L_0x55a1f39d4e70;  1 drivers
v0x55a1f2d04980_0 .net *"_s6", 0 0, L_0x55a1f39d4ee0;  1 drivers
v0x55a1f2d1e220_0 .net *"_s8", 0 0, L_0x55a1f39d4fa0;  1 drivers
v0x55a1f2d1dc20_0 .net "a", 0 0, L_0x55a1f39d5230;  1 drivers
v0x55a1f2d1dce0_0 .net "b", 0 0, L_0x55a1f39d53f0;  1 drivers
v0x55a1f2d118d0_0 .net "ca", 0 0, L_0x55a1f39d5120;  1 drivers
v0x55a1f2d11990_0 .net "cin", 0 0, L_0x55a1f39d55b0;  1 drivers
v0x55a1f2d11380_0 .net "sum", 0 0, L_0x55a1f39d4e00;  1 drivers
S_0x55a1f334f640 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f34487c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cda190_0 .net "a", 3 0, L_0x55a1f39d8390;  1 drivers
v0x55a1f2ccd530_0 .net "b", 3 0, L_0x55a1f39d84c0;  1 drivers
v0x55a1f2ce9e30_0 .net "ca", 3 0, L_0x55a1f39d8220;  1 drivers
v0x55a1f2ce9ef0_0 .net "cin", 3 0, L_0x55a1f39d85f0;  1 drivers
v0x55a1f2cf2d90_0 .net "sum", 3 0, L_0x55a1f39d8180;  1 drivers
L_0x55a1f39d6140 .part L_0x55a1f39d8390, 0, 1;
L_0x55a1f39d6270 .part L_0x55a1f39d84c0, 0, 1;
L_0x55a1f39d63a0 .part L_0x55a1f39d85f0, 0, 1;
L_0x55a1f39d69b0 .part L_0x55a1f39d8390, 1, 1;
L_0x55a1f39d6ae0 .part L_0x55a1f39d84c0, 1, 1;
L_0x55a1f39d6c10 .part L_0x55a1f39d85f0, 1, 1;
L_0x55a1f39d7350 .part L_0x55a1f39d8390, 2, 1;
L_0x55a1f39d7480 .part L_0x55a1f39d84c0, 2, 1;
L_0x55a1f39d7600 .part L_0x55a1f39d85f0, 2, 1;
L_0x55a1f39d7bd0 .part L_0x55a1f39d8390, 3, 1;
L_0x55a1f39d7d90 .part L_0x55a1f39d84c0, 3, 1;
L_0x55a1f39d7f50 .part L_0x55a1f39d85f0, 3, 1;
L_0x55a1f39d8180 .concat8 [ 1 1 1 1], L_0x55a1f39d5c20, L_0x55a1f39d6540, L_0x55a1f39d6df0, L_0x55a1f39d77a0;
L_0x55a1f39d8220 .concat8 [ 1 1 1 1], L_0x55a1f39d6030, L_0x55a1f39d68a0, L_0x55a1f39d7240, L_0x55a1f39d7ac0;
S_0x55a1f331cd00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f334f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d5770 .functor XOR 1, L_0x55a1f39d6140, L_0x55a1f39d6270, C4<0>, C4<0>;
L_0x55a1f39d5c20 .functor XOR 1, L_0x55a1f39d5770, L_0x55a1f39d63a0, C4<0>, C4<0>;
L_0x55a1f39d5ce0 .functor AND 1, L_0x55a1f39d6140, L_0x55a1f39d6270, C4<1>, C4<1>;
L_0x55a1f39d5df0 .functor AND 1, L_0x55a1f39d6140, L_0x55a1f39d63a0, C4<1>, C4<1>;
L_0x55a1f39d5eb0 .functor OR 1, L_0x55a1f39d5ce0, L_0x55a1f39d5df0, C4<0>, C4<0>;
L_0x55a1f39d5fc0 .functor AND 1, L_0x55a1f39d63a0, L_0x55a1f39d6270, C4<1>, C4<1>;
L_0x55a1f39d6030 .functor OR 1, L_0x55a1f39d5eb0, L_0x55a1f39d5fc0, C4<0>, C4<0>;
v0x55a1f2d23ef0_0 .net *"_s0", 0 0, L_0x55a1f39d5770;  1 drivers
v0x55a1f2d14620_0 .net *"_s10", 0 0, L_0x55a1f39d5fc0;  1 drivers
v0x55a1f2d1d580_0 .net *"_s4", 0 0, L_0x55a1f39d5ce0;  1 drivers
v0x55a1f2d1d640_0 .net *"_s6", 0 0, L_0x55a1f39d5df0;  1 drivers
v0x55a1f2d1a4f0_0 .net *"_s8", 0 0, L_0x55a1f39d5eb0;  1 drivers
v0x55a1f2d175a0_0 .net "a", 0 0, L_0x55a1f39d6140;  1 drivers
v0x55a1f2d17660_0 .net "b", 0 0, L_0x55a1f39d6270;  1 drivers
v0x55a1f2d07cd0_0 .net "ca", 0 0, L_0x55a1f39d6030;  1 drivers
v0x55a1f2d07d90_0 .net "cin", 0 0, L_0x55a1f39d63a0;  1 drivers
v0x55a1f2d10ce0_0 .net "sum", 0 0, L_0x55a1f39d5c20;  1 drivers
S_0x55a1f331c400 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f334f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d64d0 .functor XOR 1, L_0x55a1f39d69b0, L_0x55a1f39d6ae0, C4<0>, C4<0>;
L_0x55a1f39d6540 .functor XOR 1, L_0x55a1f39d64d0, L_0x55a1f39d6c10, C4<0>, C4<0>;
L_0x55a1f39d65b0 .functor AND 1, L_0x55a1f39d69b0, L_0x55a1f39d6ae0, C4<1>, C4<1>;
L_0x55a1f39d6620 .functor AND 1, L_0x55a1f39d69b0, L_0x55a1f39d6c10, C4<1>, C4<1>;
L_0x55a1f39d66e0 .functor OR 1, L_0x55a1f39d65b0, L_0x55a1f39d6620, C4<0>, C4<0>;
L_0x55a1f39d67f0 .functor AND 1, L_0x55a1f39d6c10, L_0x55a1f39d6ae0, C4<1>, C4<1>;
L_0x55a1f39d68a0 .functor OR 1, L_0x55a1f39d66e0, L_0x55a1f39d67f0, C4<0>, C4<0>;
v0x55a1f2d0dba0_0 .net *"_s0", 0 0, L_0x55a1f39d64d0;  1 drivers
v0x55a1f2d0ac50_0 .net *"_s10", 0 0, L_0x55a1f39d67f0;  1 drivers
v0x55a1f2cfb290_0 .net *"_s4", 0 0, L_0x55a1f39d65b0;  1 drivers
v0x55a1f2cfb350_0 .net *"_s6", 0 0, L_0x55a1f39d6620;  1 drivers
v0x55a1f2d01160_0 .net *"_s8", 0 0, L_0x55a1f39d66e0;  1 drivers
v0x55a1f2cfe210_0 .net "a", 0 0, L_0x55a1f39d69b0;  1 drivers
v0x55a1f2cfe2d0_0 .net "b", 0 0, L_0x55a1f39d6ae0;  1 drivers
v0x55a1f2c8d7d0_0 .net "ca", 0 0, L_0x55a1f39d68a0;  1 drivers
v0x55a1f2c8d890_0 .net "cin", 0 0, L_0x55a1f39d6c10;  1 drivers
v0x55a1f2cf5440_0 .net "sum", 0 0, L_0x55a1f39d6540;  1 drivers
S_0x55a1f32dc2d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f334f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d6d80 .functor XOR 1, L_0x55a1f39d7350, L_0x55a1f39d7480, C4<0>, C4<0>;
L_0x55a1f39d6df0 .functor XOR 1, L_0x55a1f39d6d80, L_0x55a1f39d7600, C4<0>, C4<0>;
L_0x55a1f39d6eb0 .functor AND 1, L_0x55a1f39d7350, L_0x55a1f39d7480, C4<1>, C4<1>;
L_0x55a1f39d6fc0 .functor AND 1, L_0x55a1f39d7350, L_0x55a1f39d7600, C4<1>, C4<1>;
L_0x55a1f39d7080 .functor OR 1, L_0x55a1f39d6eb0, L_0x55a1f39d6fc0, C4<0>, C4<0>;
L_0x55a1f39d7190 .functor AND 1, L_0x55a1f39d7600, L_0x55a1f39d7480, C4<1>, C4<1>;
L_0x55a1f39d7240 .functor OR 1, L_0x55a1f39d7080, L_0x55a1f39d7190, C4<0>, C4<0>;
v0x55a1f2cf5080_0 .net *"_s0", 0 0, L_0x55a1f39d6d80;  1 drivers
v0x55a1f2c8e080_0 .net *"_s10", 0 0, L_0x55a1f39d7190;  1 drivers
v0x55a1f2c8da20_0 .net *"_s4", 0 0, L_0x55a1f39d6eb0;  1 drivers
v0x55a1f2c8dae0_0 .net *"_s6", 0 0, L_0x55a1f39d6fc0;  1 drivers
v0x55a1f2cc1420_0 .net *"_s8", 0 0, L_0x55a1f39d7080;  1 drivers
v0x55a1f2cc0d90_0 .net "a", 0 0, L_0x55a1f39d7350;  1 drivers
v0x55a1f2cc0e50_0 .net "b", 0 0, L_0x55a1f39d7480;  1 drivers
v0x55a1f2cf46a0_0 .net "ca", 0 0, L_0x55a1f39d7240;  1 drivers
v0x55a1f2cf4760_0 .net "cin", 0 0, L_0x55a1f39d7600;  1 drivers
v0x55a1f2cf4050_0 .net "sum", 0 0, L_0x55a1f39d6df0;  1 drivers
S_0x55a1f32e8cc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f334f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d7730 .functor XOR 1, L_0x55a1f39d7bd0, L_0x55a1f39d7d90, C4<0>, C4<0>;
L_0x55a1f39d77a0 .functor XOR 1, L_0x55a1f39d7730, L_0x55a1f39d7f50, C4<0>, C4<0>;
L_0x55a1f39d7810 .functor AND 1, L_0x55a1f39d7bd0, L_0x55a1f39d7d90, C4<1>, C4<1>;
L_0x55a1f39d7880 .functor AND 1, L_0x55a1f39d7bd0, L_0x55a1f39d7f50, C4<1>, C4<1>;
L_0x55a1f39d7940 .functor OR 1, L_0x55a1f39d7810, L_0x55a1f39d7880, C4<0>, C4<0>;
L_0x55a1f39d7a50 .functor AND 1, L_0x55a1f39d7f50, L_0x55a1f39d7d90, C4<1>, C4<1>;
L_0x55a1f39d7ac0 .functor OR 1, L_0x55a1f39d7940, L_0x55a1f39d7a50, C4<0>, C4<0>;
v0x55a1f2ccde10_0 .net *"_s0", 0 0, L_0x55a1f39d7730;  1 drivers
v0x55a1f2cf3b70_0 .net *"_s10", 0 0, L_0x55a1f39d7a50;  1 drivers
v0x55a1f2cf3430_0 .net *"_s4", 0 0, L_0x55a1f39d7810;  1 drivers
v0x55a1f2cf34f0_0 .net *"_s6", 0 0, L_0x55a1f39d7880;  1 drivers
v0x55a1f2ccd780_0 .net *"_s8", 0 0, L_0x55a1f39d7940;  1 drivers
v0x55a1f2ce70e0_0 .net "a", 0 0, L_0x55a1f39d7bd0;  1 drivers
v0x55a1f2ce71a0_0 .net "b", 0 0, L_0x55a1f39d7d90;  1 drivers
v0x55a1f2ce6ae0_0 .net "ca", 0 0, L_0x55a1f39d7ac0;  1 drivers
v0x55a1f2ce6ba0_0 .net "cin", 0 0, L_0x55a1f39d7f50;  1 drivers
v0x55a1f2cda840_0 .net "sum", 0 0, L_0x55a1f39d77a0;  1 drivers
S_0x55a1f32e83c0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f35820e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2ae85d0_0 .net "a", 31 0, L_0x55a1f39ef200;  1 drivers
v0x55a1f2ae5680_0 .net "b", 31 0, L_0x55a1f39ef2f0;  1 drivers
v0x55a1f2ad5db0_0 .net "ca", 31 0, L_0x55a1f39ef070;  1 drivers
v0x55a1f2ad5e70_0 .net "cin", 31 0, L_0x55a1f39ef3e0;  1 drivers
v0x55a1f2aded10_0 .net "sum", 31 0, L_0x55a1f39eef30;  1 drivers
L_0x55a1f39e3e10 .part L_0x55a1f39ef200, 0, 16;
L_0x55a1f39e3eb0 .part L_0x55a1f39ef2f0, 0, 16;
L_0x55a1f39e3f50 .part L_0x55a1f39ef3e0, 0, 16;
L_0x55a1f39eec20 .part L_0x55a1f39ef200, 16, 16;
L_0x55a1f39eed10 .part L_0x55a1f39ef2f0, 16, 16;
L_0x55a1f39eee00 .part L_0x55a1f39ef3e0, 16, 16;
L_0x55a1f39eef30 .concat8 [ 16 16 0 0], L_0x55a1f39e3b10, L_0x55a1f39ee920;
L_0x55a1f39ef070 .concat8 [ 16 16 0 0], L_0x55a1f39e3bb0, L_0x55a1f39ee9c0;
S_0x55a1f32b5a80 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f32e83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2be9480_0 .net "a", 15 0, L_0x55a1f39e3e10;  1 drivers
v0x55a1f2bd9bb0_0 .net "b", 15 0, L_0x55a1f39e3eb0;  1 drivers
v0x55a1f2be2b10_0 .net "ca", 15 0, L_0x55a1f39e3bb0;  1 drivers
v0x55a1f2be2bd0_0 .net "cin", 15 0, L_0x55a1f39e3f50;  1 drivers
v0x55a1f2bdfa80_0 .net "sum", 15 0, L_0x55a1f39e3b10;  1 drivers
L_0x55a1f39db960 .part L_0x55a1f39e3e10, 0, 4;
L_0x55a1f39dba00 .part L_0x55a1f39e3eb0, 0, 4;
L_0x55a1f39dbaa0 .part L_0x55a1f39e3f50, 0, 4;
L_0x55a1f39de2b0 .part L_0x55a1f39e3e10, 4, 4;
L_0x55a1f39de3a0 .part L_0x55a1f39e3eb0, 4, 4;
L_0x55a1f39de490 .part L_0x55a1f39e3f50, 4, 4;
L_0x55a1f39e0d70 .part L_0x55a1f39e3e10, 8, 4;
L_0x55a1f39e0e10 .part L_0x55a1f39e3eb0, 8, 4;
L_0x55a1f39e0f00 .part L_0x55a1f39e3f50, 8, 4;
L_0x55a1f39e3710 .part L_0x55a1f39e3e10, 12, 4;
L_0x55a1f39e3840 .part L_0x55a1f39e3eb0, 12, 4;
L_0x55a1f39e3970 .part L_0x55a1f39e3f50, 12, 4;
L_0x55a1f39e3b10 .concat8 [ 4 4 4 4], L_0x55a1f39db750, L_0x55a1f39de0a0, L_0x55a1f39e0b60, L_0x55a1f39e3500;
L_0x55a1f39e3bb0 .concat8 [ 4 4 4 4], L_0x55a1f39db7f0, L_0x55a1f39de140, L_0x55a1f39e0c00, L_0x55a1f39e35a0;
S_0x55a1f32b5180 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f32b5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c93e90_0 .net "a", 3 0, L_0x55a1f39db960;  1 drivers
v0x55a1f2c5a1a0_0 .net "b", 3 0, L_0x55a1f39dba00;  1 drivers
v0x55a1f2c59b10_0 .net "ca", 3 0, L_0x55a1f39db7f0;  1 drivers
v0x55a1f2c59bd0_0 .net "cin", 3 0, L_0x55a1f39dbaa0;  1 drivers
v0x55a1f2c8d420_0 .net "sum", 3 0, L_0x55a1f39db750;  1 drivers
L_0x55a1f39d9700 .part L_0x55a1f39db960, 0, 1;
L_0x55a1f39d9830 .part L_0x55a1f39dba00, 0, 1;
L_0x55a1f39d9960 .part L_0x55a1f39dbaa0, 0, 1;
L_0x55a1f39d9f70 .part L_0x55a1f39db960, 1, 1;
L_0x55a1f39da0a0 .part L_0x55a1f39dba00, 1, 1;
L_0x55a1f39da1d0 .part L_0x55a1f39dbaa0, 1, 1;
L_0x55a1f39da910 .part L_0x55a1f39db960, 2, 1;
L_0x55a1f39daa40 .part L_0x55a1f39dba00, 2, 1;
L_0x55a1f39dabc0 .part L_0x55a1f39dbaa0, 2, 1;
L_0x55a1f39db140 .part L_0x55a1f39db960, 3, 1;
L_0x55a1f39db360 .part L_0x55a1f39dba00, 3, 1;
L_0x55a1f39db520 .part L_0x55a1f39dbaa0, 3, 1;
L_0x55a1f39db750 .concat8 [ 1 1 1 1], L_0x55a1f39d8110, L_0x55a1f39d9b00, L_0x55a1f39da3b0, L_0x55a1f39dad60;
L_0x55a1f39db7f0 .concat8 [ 1 1 1 1], L_0x55a1f39d95f0, L_0x55a1f39d9e60, L_0x55a1f39da800, L_0x55a1f39db030;
S_0x55a1f32a7630 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f32b5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d8720 .functor XOR 1, L_0x55a1f39d9700, L_0x55a1f39d9830, C4<0>, C4<0>;
L_0x55a1f39d8110 .functor XOR 1, L_0x55a1f39d8720, L_0x55a1f39d9960, C4<0>, C4<0>;
L_0x55a1f39d92a0 .functor AND 1, L_0x55a1f39d9700, L_0x55a1f39d9830, C4<1>, C4<1>;
L_0x55a1f39d93b0 .functor AND 1, L_0x55a1f39d9700, L_0x55a1f39d9960, C4<1>, C4<1>;
L_0x55a1f39d9470 .functor OR 1, L_0x55a1f39d92a0, L_0x55a1f39d93b0, C4<0>, C4<0>;
L_0x55a1f39d9580 .functor AND 1, L_0x55a1f39d9960, L_0x55a1f39d9830, C4<1>, C4<1>;
L_0x55a1f39d95f0 .functor OR 1, L_0x55a1f39d9470, L_0x55a1f39d9580, C4<0>, C4<0>;
v0x55a1f2cd6a60_0 .net *"_s0", 0 0, L_0x55a1f39d8720;  1 drivers
v0x55a1f2cd3b10_0 .net *"_s10", 0 0, L_0x55a1f39d9580;  1 drivers
v0x55a1f2cc4150_0 .net *"_s4", 0 0, L_0x55a1f39d92a0;  1 drivers
v0x55a1f2cc4210_0 .net *"_s6", 0 0, L_0x55a1f39d93b0;  1 drivers
v0x55a1f2cca020_0 .net *"_s8", 0 0, L_0x55a1f39d9470;  1 drivers
v0x55a1f2cc70d0_0 .net "a", 0 0, L_0x55a1f39d9700;  1 drivers
v0x55a1f2cc7190_0 .net "b", 0 0, L_0x55a1f39d9830;  1 drivers
v0x55a1f2c9abd0_0 .net "ca", 0 0, L_0x55a1f39d95f0;  1 drivers
v0x55a1f2c9ac90_0 .net "cin", 0 0, L_0x55a1f39d9960;  1 drivers
v0x55a1f2cc09e0_0 .net "sum", 0 0, L_0x55a1f39d8110;  1 drivers
S_0x55a1f3240380 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f32b5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39d9a90 .functor XOR 1, L_0x55a1f39d9f70, L_0x55a1f39da0a0, C4<0>, C4<0>;
L_0x55a1f39d9b00 .functor XOR 1, L_0x55a1f39d9a90, L_0x55a1f39da1d0, C4<0>, C4<0>;
L_0x55a1f39d9b70 .functor AND 1, L_0x55a1f39d9f70, L_0x55a1f39da0a0, C4<1>, C4<1>;
L_0x55a1f39d9be0 .functor AND 1, L_0x55a1f39d9f70, L_0x55a1f39da1d0, C4<1>, C4<1>;
L_0x55a1f39d9ca0 .functor OR 1, L_0x55a1f39d9b70, L_0x55a1f39d9be0, C4<0>, C4<0>;
L_0x55a1f39d9db0 .functor AND 1, L_0x55a1f39da1d0, L_0x55a1f39da0a0, C4<1>, C4<1>;
L_0x55a1f39d9e60 .functor OR 1, L_0x55a1f39d9ca0, L_0x55a1f39d9db0, C4<0>, C4<0>;
v0x55a1f2cc01f0_0 .net *"_s0", 0 0, L_0x55a1f39d9a90;  1 drivers
v0x55a1f2c9a540_0 .net *"_s10", 0 0, L_0x55a1f39d9db0;  1 drivers
v0x55a1f2cb3ea0_0 .net *"_s4", 0 0, L_0x55a1f39d9b70;  1 drivers
v0x55a1f2cb3f60_0 .net *"_s6", 0 0, L_0x55a1f39d9be0;  1 drivers
v0x55a1f2cb38a0_0 .net *"_s8", 0 0, L_0x55a1f39d9ca0;  1 drivers
v0x55a1f2ca7550_0 .net "a", 0 0, L_0x55a1f39d9f70;  1 drivers
v0x55a1f2ca7610_0 .net "b", 0 0, L_0x55a1f39da0a0;  1 drivers
v0x55a1f2ca6f50_0 .net "ca", 0 0, L_0x55a1f39d9e60;  1 drivers
v0x55a1f2ca7010_0 .net "cin", 0 0, L_0x55a1f39da1d0;  1 drivers
v0x55a1f2c9a3a0_0 .net "sum", 0 0, L_0x55a1f39d9b00;  1 drivers
S_0x55a1f3240120 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f32b5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39da340 .functor XOR 1, L_0x55a1f39da910, L_0x55a1f39daa40, C4<0>, C4<0>;
L_0x55a1f39da3b0 .functor XOR 1, L_0x55a1f39da340, L_0x55a1f39dabc0, C4<0>, C4<0>;
L_0x55a1f39da470 .functor AND 1, L_0x55a1f39da910, L_0x55a1f39daa40, C4<1>, C4<1>;
L_0x55a1f39da580 .functor AND 1, L_0x55a1f39da910, L_0x55a1f39dabc0, C4<1>, C4<1>;
L_0x55a1f39da640 .functor OR 1, L_0x55a1f39da470, L_0x55a1f39da580, C4<0>, C4<0>;
L_0x55a1f39da750 .functor AND 1, L_0x55a1f39dabc0, L_0x55a1f39daa40, C4<1>, C4<1>;
L_0x55a1f39da800 .functor OR 1, L_0x55a1f39da640, L_0x55a1f39da750, C4<0>, C4<0>;
v0x55a1f2cb6bf0_0 .net *"_s0", 0 0, L_0x55a1f39da340;  1 drivers
v0x55a1f2cbfb50_0 .net *"_s10", 0 0, L_0x55a1f39da750;  1 drivers
v0x55a1f2cbcac0_0 .net *"_s4", 0 0, L_0x55a1f39da470;  1 drivers
v0x55a1f2cbcb80_0 .net *"_s6", 0 0, L_0x55a1f39da580;  1 drivers
v0x55a1f2cb9b70_0 .net *"_s8", 0 0, L_0x55a1f39da640;  1 drivers
v0x55a1f2caa2a0_0 .net "a", 0 0, L_0x55a1f39da910;  1 drivers
v0x55a1f2caa360_0 .net "b", 0 0, L_0x55a1f39daa40;  1 drivers
v0x55a1f2cb3200_0 .net "ca", 0 0, L_0x55a1f39da800;  1 drivers
v0x55a1f2cb32c0_0 .net "cin", 0 0, L_0x55a1f39dabc0;  1 drivers
v0x55a1f2cb0220_0 .net "sum", 0 0, L_0x55a1f39da3b0;  1 drivers
S_0x55a1f3273790 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f32b5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39dacf0 .functor XOR 1, L_0x55a1f39db140, L_0x55a1f39db360, C4<0>, C4<0>;
L_0x55a1f39dad60 .functor XOR 1, L_0x55a1f39dacf0, L_0x55a1f39db520, C4<0>, C4<0>;
L_0x55a1f39dadd0 .functor AND 1, L_0x55a1f39db140, L_0x55a1f39db360, C4<1>, C4<1>;
L_0x55a1f39dae40 .functor AND 1, L_0x55a1f39db140, L_0x55a1f39db520, C4<1>, C4<1>;
L_0x55a1f39daf00 .functor OR 1, L_0x55a1f39dadd0, L_0x55a1f39dae40, C4<0>, C4<0>;
L_0x55a1f39dafc0 .functor AND 1, L_0x55a1f39db520, L_0x55a1f39db360, C4<1>, C4<1>;
L_0x55a1f39db030 .functor OR 1, L_0x55a1f39daf00, L_0x55a1f39dafc0, C4<0>, C4<0>;
v0x55a1f2cad220_0 .net *"_s0", 0 0, L_0x55a1f39dacf0;  1 drivers
v0x55a1f2c9d950_0 .net *"_s10", 0 0, L_0x55a1f39dafc0;  1 drivers
v0x55a1f2ca68b0_0 .net *"_s4", 0 0, L_0x55a1f39dadd0;  1 drivers
v0x55a1f2ca6970_0 .net *"_s6", 0 0, L_0x55a1f39dae40;  1 drivers
v0x55a1f2ca3820_0 .net *"_s8", 0 0, L_0x55a1f39daf00;  1 drivers
v0x55a1f2ca08d0_0 .net "a", 0 0, L_0x55a1f39db140;  1 drivers
v0x55a1f2ca0990_0 .net "b", 0 0, L_0x55a1f39db360;  1 drivers
v0x55a1f2c90f10_0 .net "ca", 0 0, L_0x55a1f39db030;  1 drivers
v0x55a1f2c90fd0_0 .net "cin", 0 0, L_0x55a1f39db520;  1 drivers
v0x55a1f2c96e90_0 .net "sum", 0 0, L_0x55a1f39dad60;  1 drivers
S_0x55a1f3280180 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f32b5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c332c0_0 .net "a", 3 0, L_0x55a1f39de2b0;  1 drivers
v0x55a1f2c4cc20_0 .net "b", 3 0, L_0x55a1f39de3a0;  1 drivers
v0x55a1f2c4c620_0 .net "ca", 3 0, L_0x55a1f39de140;  1 drivers
v0x55a1f2c4c6e0_0 .net "cin", 3 0, L_0x55a1f39de490;  1 drivers
v0x55a1f2c402d0_0 .net "sum", 3 0, L_0x55a1f39de0a0;  1 drivers
L_0x55a1f39dc060 .part L_0x55a1f39de2b0, 0, 1;
L_0x55a1f39dc190 .part L_0x55a1f39de3a0, 0, 1;
L_0x55a1f39dc2c0 .part L_0x55a1f39de490, 0, 1;
L_0x55a1f39dc8d0 .part L_0x55a1f39de2b0, 1, 1;
L_0x55a1f39dca00 .part L_0x55a1f39de3a0, 1, 1;
L_0x55a1f39dcb30 .part L_0x55a1f39de490, 1, 1;
L_0x55a1f39dd270 .part L_0x55a1f39de2b0, 2, 1;
L_0x55a1f39dd3a0 .part L_0x55a1f39de3a0, 2, 1;
L_0x55a1f39dd520 .part L_0x55a1f39de490, 2, 1;
L_0x55a1f39ddaf0 .part L_0x55a1f39de2b0, 3, 1;
L_0x55a1f39ddcb0 .part L_0x55a1f39de3a0, 3, 1;
L_0x55a1f39dde70 .part L_0x55a1f39de490, 3, 1;
L_0x55a1f39de0a0 .concat8 [ 1 1 1 1], L_0x55a1f39dbb40, L_0x55a1f39dc460, L_0x55a1f39dcd10, L_0x55a1f39dd6c0;
L_0x55a1f39de140 .concat8 [ 1 1 1 1], L_0x55a1f39dbf50, L_0x55a1f39dc7c0, L_0x55a1f39dd160, L_0x55a1f39dd9e0;
S_0x55a1f327f880 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3280180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39db6e0 .functor XOR 1, L_0x55a1f39dc060, L_0x55a1f39dc190, C4<0>, C4<0>;
L_0x55a1f39dbb40 .functor XOR 1, L_0x55a1f39db6e0, L_0x55a1f39dc2c0, C4<0>, C4<0>;
L_0x55a1f39dbc00 .functor AND 1, L_0x55a1f39dc060, L_0x55a1f39dc190, C4<1>, C4<1>;
L_0x55a1f39dbd10 .functor AND 1, L_0x55a1f39dc060, L_0x55a1f39dc2c0, C4<1>, C4<1>;
L_0x55a1f39dbdd0 .functor OR 1, L_0x55a1f39dbc00, L_0x55a1f39dbd10, C4<0>, C4<0>;
L_0x55a1f39dbee0 .functor AND 1, L_0x55a1f39dc2c0, L_0x55a1f39dc190, C4<1>, C4<1>;
L_0x55a1f39dbf50 .functor OR 1, L_0x55a1f39dbdd0, L_0x55a1f39dbee0, C4<0>, C4<0>;
v0x55a1f2c8cd20_0 .net *"_s0", 0 0, L_0x55a1f39db6e0;  1 drivers
v0x55a1f2c66b90_0 .net *"_s10", 0 0, L_0x55a1f39dbee0;  1 drivers
v0x55a1f2c8c8f0_0 .net *"_s4", 0 0, L_0x55a1f39dbc00;  1 drivers
v0x55a1f2c8c9b0_0 .net *"_s6", 0 0, L_0x55a1f39dbd10;  1 drivers
v0x55a1f2c8c1b0_0 .net *"_s8", 0 0, L_0x55a1f39dbdd0;  1 drivers
v0x55a1f2c66500_0 .net "a", 0 0, L_0x55a1f39dc060;  1 drivers
v0x55a1f2c665c0_0 .net "b", 0 0, L_0x55a1f39dc190;  1 drivers
v0x55a1f2c7fe60_0 .net "ca", 0 0, L_0x55a1f39dbf50;  1 drivers
v0x55a1f2c7ff20_0 .net "cin", 0 0, L_0x55a1f39dc2c0;  1 drivers
v0x55a1f2c7f910_0 .net "sum", 0 0, L_0x55a1f39dbb40;  1 drivers
S_0x55a1f324cf40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3280180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39dc3f0 .functor XOR 1, L_0x55a1f39dc8d0, L_0x55a1f39dca00, C4<0>, C4<0>;
L_0x55a1f39dc460 .functor XOR 1, L_0x55a1f39dc3f0, L_0x55a1f39dcb30, C4<0>, C4<0>;
L_0x55a1f39dc4d0 .functor AND 1, L_0x55a1f39dc8d0, L_0x55a1f39dca00, C4<1>, C4<1>;
L_0x55a1f39dc540 .functor AND 1, L_0x55a1f39dc8d0, L_0x55a1f39dcb30, C4<1>, C4<1>;
L_0x55a1f39dc600 .functor OR 1, L_0x55a1f39dc4d0, L_0x55a1f39dc540, C4<0>, C4<0>;
L_0x55a1f39dc710 .functor AND 1, L_0x55a1f39dcb30, L_0x55a1f39dca00, C4<1>, C4<1>;
L_0x55a1f39dc7c0 .functor OR 1, L_0x55a1f39dc600, L_0x55a1f39dc710, C4<0>, C4<0>;
v0x55a1f2c73510_0 .net *"_s0", 0 0, L_0x55a1f39dc3f0;  1 drivers
v0x55a1f2c72f10_0 .net *"_s10", 0 0, L_0x55a1f39dc710;  1 drivers
v0x55a1f2c662b0_0 .net *"_s4", 0 0, L_0x55a1f39dc4d0;  1 drivers
v0x55a1f2c66370_0 .net *"_s6", 0 0, L_0x55a1f39dc540;  1 drivers
v0x55a1f2c82bb0_0 .net *"_s8", 0 0, L_0x55a1f39dc600;  1 drivers
v0x55a1f2c8bb10_0 .net "a", 0 0, L_0x55a1f39dc8d0;  1 drivers
v0x55a1f2c8bbd0_0 .net "b", 0 0, L_0x55a1f39dca00;  1 drivers
v0x55a1f2c88a80_0 .net "ca", 0 0, L_0x55a1f39dc7c0;  1 drivers
v0x55a1f2c88b40_0 .net "cin", 0 0, L_0x55a1f39dcb30;  1 drivers
v0x55a1f2c85be0_0 .net "sum", 0 0, L_0x55a1f39dc460;  1 drivers
S_0x55a1f324c640 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3280180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39dcca0 .functor XOR 1, L_0x55a1f39dd270, L_0x55a1f39dd3a0, C4<0>, C4<0>;
L_0x55a1f39dcd10 .functor XOR 1, L_0x55a1f39dcca0, L_0x55a1f39dd520, C4<0>, C4<0>;
L_0x55a1f39dcdd0 .functor AND 1, L_0x55a1f39dd270, L_0x55a1f39dd3a0, C4<1>, C4<1>;
L_0x55a1f39dcee0 .functor AND 1, L_0x55a1f39dd270, L_0x55a1f39dd520, C4<1>, C4<1>;
L_0x55a1f39dcfa0 .functor OR 1, L_0x55a1f39dcdd0, L_0x55a1f39dcee0, C4<0>, C4<0>;
L_0x55a1f39dd0b0 .functor AND 1, L_0x55a1f39dd520, L_0x55a1f39dd3a0, C4<1>, C4<1>;
L_0x55a1f39dd160 .functor OR 1, L_0x55a1f39dcfa0, L_0x55a1f39dd0b0, C4<0>, C4<0>;
v0x55a1f2c76260_0 .net *"_s0", 0 0, L_0x55a1f39dcca0;  1 drivers
v0x55a1f2c7f1c0_0 .net *"_s10", 0 0, L_0x55a1f39dd0b0;  1 drivers
v0x55a1f2c7c130_0 .net *"_s4", 0 0, L_0x55a1f39dcdd0;  1 drivers
v0x55a1f2c7c1f0_0 .net *"_s6", 0 0, L_0x55a1f39dcee0;  1 drivers
v0x55a1f2c791e0_0 .net *"_s8", 0 0, L_0x55a1f39dcfa0;  1 drivers
v0x55a1f2c69910_0 .net "a", 0 0, L_0x55a1f39dd270;  1 drivers
v0x55a1f2c699d0_0 .net "b", 0 0, L_0x55a1f39dd3a0;  1 drivers
v0x55a1f2c72870_0 .net "ca", 0 0, L_0x55a1f39dd160;  1 drivers
v0x55a1f2c72930_0 .net "cin", 0 0, L_0x55a1f39dd520;  1 drivers
v0x55a1f2c6f890_0 .net "sum", 0 0, L_0x55a1f39dcd10;  1 drivers
S_0x55a1f320c500 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3280180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39dd650 .functor XOR 1, L_0x55a1f39ddaf0, L_0x55a1f39ddcb0, C4<0>, C4<0>;
L_0x55a1f39dd6c0 .functor XOR 1, L_0x55a1f39dd650, L_0x55a1f39dde70, C4<0>, C4<0>;
L_0x55a1f39dd730 .functor AND 1, L_0x55a1f39ddaf0, L_0x55a1f39ddcb0, C4<1>, C4<1>;
L_0x55a1f39dd7a0 .functor AND 1, L_0x55a1f39ddaf0, L_0x55a1f39dde70, C4<1>, C4<1>;
L_0x55a1f39dd860 .functor OR 1, L_0x55a1f39dd730, L_0x55a1f39dd7a0, C4<0>, C4<0>;
L_0x55a1f39dd970 .functor AND 1, L_0x55a1f39dde70, L_0x55a1f39ddcb0, C4<1>, C4<1>;
L_0x55a1f39dd9e0 .functor OR 1, L_0x55a1f39dd860, L_0x55a1f39dd970, C4<0>, C4<0>;
v0x55a1f2c6c890_0 .net *"_s0", 0 0, L_0x55a1f39dd650;  1 drivers
v0x55a1f2c5ced0_0 .net *"_s10", 0 0, L_0x55a1f39dd970;  1 drivers
v0x55a1f2c62da0_0 .net *"_s4", 0 0, L_0x55a1f39dd730;  1 drivers
v0x55a1f2c62e60_0 .net *"_s6", 0 0, L_0x55a1f39dd7a0;  1 drivers
v0x55a1f2c5fe50_0 .net *"_s8", 0 0, L_0x55a1f39dd860;  1 drivers
v0x55a1f2c33950_0 .net "a", 0 0, L_0x55a1f39ddaf0;  1 drivers
v0x55a1f2c33a10_0 .net "b", 0 0, L_0x55a1f39ddcb0;  1 drivers
v0x55a1f2c596b0_0 .net "ca", 0 0, L_0x55a1f39dd9e0;  1 drivers
v0x55a1f2c59770_0 .net "cin", 0 0, L_0x55a1f39dde70;  1 drivers
v0x55a1f2c59020_0 .net "sum", 0 0, L_0x55a1f39dd6c0;  1 drivers
S_0x55a1f3218ef0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f32b5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2bfd720_0 .net "a", 3 0, L_0x55a1f39e0d70;  1 drivers
v0x55a1f2c23480_0 .net "b", 3 0, L_0x55a1f39e0e10;  1 drivers
v0x55a1f2c22d40_0 .net "ca", 3 0, L_0x55a1f39e0c00;  1 drivers
v0x55a1f2c22e00_0 .net "cin", 3 0, L_0x55a1f39e0f00;  1 drivers
v0x55a1f2bfd090_0 .net "sum", 3 0, L_0x55a1f39e0b60;  1 drivers
L_0x55a1f39deb20 .part L_0x55a1f39e0d70, 0, 1;
L_0x55a1f39dec50 .part L_0x55a1f39e0e10, 0, 1;
L_0x55a1f39ded80 .part L_0x55a1f39e0f00, 0, 1;
L_0x55a1f39df390 .part L_0x55a1f39e0d70, 1, 1;
L_0x55a1f39df4c0 .part L_0x55a1f39e0e10, 1, 1;
L_0x55a1f39df5f0 .part L_0x55a1f39e0f00, 1, 1;
L_0x55a1f39dfd30 .part L_0x55a1f39e0d70, 2, 1;
L_0x55a1f39dfe60 .part L_0x55a1f39e0e10, 2, 1;
L_0x55a1f39dffe0 .part L_0x55a1f39e0f00, 2, 1;
L_0x55a1f39e05b0 .part L_0x55a1f39e0d70, 3, 1;
L_0x55a1f39e0770 .part L_0x55a1f39e0e10, 3, 1;
L_0x55a1f39e0930 .part L_0x55a1f39e0f00, 3, 1;
L_0x55a1f39e0b60 .concat8 [ 1 1 1 1], L_0x55a1f39de5c0, L_0x55a1f39def20, L_0x55a1f39df7d0, L_0x55a1f39e0180;
L_0x55a1f39e0c00 .concat8 [ 1 1 1 1], L_0x55a1f39dea10, L_0x55a1f39df280, L_0x55a1f39dfc20, L_0x55a1f39e04a0;
S_0x55a1f32185f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3218ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39de030 .functor XOR 1, L_0x55a1f39deb20, L_0x55a1f39dec50, C4<0>, C4<0>;
L_0x55a1f39de5c0 .functor XOR 1, L_0x55a1f39de030, L_0x55a1f39ded80, C4<0>, C4<0>;
L_0x55a1f39de680 .functor AND 1, L_0x55a1f39deb20, L_0x55a1f39dec50, C4<1>, C4<1>;
L_0x55a1f39de790 .functor AND 1, L_0x55a1f39deb20, L_0x55a1f39ded80, C4<1>, C4<1>;
L_0x55a1f39de850 .functor OR 1, L_0x55a1f39de680, L_0x55a1f39de790, C4<0>, C4<0>;
L_0x55a1f39de960 .functor AND 1, L_0x55a1f39ded80, L_0x55a1f39dec50, C4<1>, C4<1>;
L_0x55a1f39dea10 .functor OR 1, L_0x55a1f39de850, L_0x55a1f39de960, C4<0>, C4<0>;
v0x55a1f2c3fcd0_0 .net *"_s0", 0 0, L_0x55a1f39de030;  1 drivers
v0x55a1f2c33070_0 .net *"_s10", 0 0, L_0x55a1f39de960;  1 drivers
v0x55a1f2c4f970_0 .net *"_s4", 0 0, L_0x55a1f39de680;  1 drivers
v0x55a1f2c4fa30_0 .net *"_s6", 0 0, L_0x55a1f39de790;  1 drivers
v0x55a1f2c588d0_0 .net *"_s8", 0 0, L_0x55a1f39de850;  1 drivers
v0x55a1f2c55840_0 .net "a", 0 0, L_0x55a1f39deb20;  1 drivers
v0x55a1f2c55900_0 .net "b", 0 0, L_0x55a1f39dec50;  1 drivers
v0x55a1f2c528f0_0 .net "ca", 0 0, L_0x55a1f39dea10;  1 drivers
v0x55a1f2c529b0_0 .net "cin", 0 0, L_0x55a1f39ded80;  1 drivers
v0x55a1f2c430d0_0 .net "sum", 0 0, L_0x55a1f39de5c0;  1 drivers
S_0x55a1f31e5cb0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3218ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39deeb0 .functor XOR 1, L_0x55a1f39df390, L_0x55a1f39df4c0, C4<0>, C4<0>;
L_0x55a1f39def20 .functor XOR 1, L_0x55a1f39deeb0, L_0x55a1f39df5f0, C4<0>, C4<0>;
L_0x55a1f39def90 .functor AND 1, L_0x55a1f39df390, L_0x55a1f39df4c0, C4<1>, C4<1>;
L_0x55a1f39df000 .functor AND 1, L_0x55a1f39df390, L_0x55a1f39df5f0, C4<1>, C4<1>;
L_0x55a1f39df0c0 .functor OR 1, L_0x55a1f39def90, L_0x55a1f39df000, C4<0>, C4<0>;
L_0x55a1f39df1d0 .functor AND 1, L_0x55a1f39df5f0, L_0x55a1f39df4c0, C4<1>, C4<1>;
L_0x55a1f39df280 .functor OR 1, L_0x55a1f39df0c0, L_0x55a1f39df1d0, C4<0>, C4<0>;
v0x55a1f2c4bf80_0 .net *"_s0", 0 0, L_0x55a1f39deeb0;  1 drivers
v0x55a1f2c48ef0_0 .net *"_s10", 0 0, L_0x55a1f39df1d0;  1 drivers
v0x55a1f2c45fa0_0 .net *"_s4", 0 0, L_0x55a1f39def90;  1 drivers
v0x55a1f2c46060_0 .net *"_s6", 0 0, L_0x55a1f39df000;  1 drivers
v0x55a1f2c366d0_0 .net *"_s8", 0 0, L_0x55a1f39df0c0;  1 drivers
v0x55a1f2c3f630_0 .net "a", 0 0, L_0x55a1f39df390;  1 drivers
v0x55a1f2c3f6f0_0 .net "b", 0 0, L_0x55a1f39df4c0;  1 drivers
v0x55a1f2c3c5a0_0 .net "ca", 0 0, L_0x55a1f39df280;  1 drivers
v0x55a1f2c3c660_0 .net "cin", 0 0, L_0x55a1f39df5f0;  1 drivers
v0x55a1f2c39700_0 .net "sum", 0 0, L_0x55a1f39def20;  1 drivers
S_0x55a1f31e53b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3218ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39df760 .functor XOR 1, L_0x55a1f39dfd30, L_0x55a1f39dfe60, C4<0>, C4<0>;
L_0x55a1f39df7d0 .functor XOR 1, L_0x55a1f39df760, L_0x55a1f39dffe0, C4<0>, C4<0>;
L_0x55a1f39df890 .functor AND 1, L_0x55a1f39dfd30, L_0x55a1f39dfe60, C4<1>, C4<1>;
L_0x55a1f39df9a0 .functor AND 1, L_0x55a1f39dfd30, L_0x55a1f39dffe0, C4<1>, C4<1>;
L_0x55a1f39dfa60 .functor OR 1, L_0x55a1f39df890, L_0x55a1f39df9a0, C4<0>, C4<0>;
L_0x55a1f39dfb70 .functor AND 1, L_0x55a1f39dffe0, L_0x55a1f39dfe60, C4<1>, C4<1>;
L_0x55a1f39dfc20 .functor OR 1, L_0x55a1f39dfa60, L_0x55a1f39dfb70, C4<0>, C4<0>;
v0x55a1f2c29c90_0 .net *"_s0", 0 0, L_0x55a1f39df760;  1 drivers
v0x55a1f2c2fb60_0 .net *"_s10", 0 0, L_0x55a1f39dfb70;  1 drivers
v0x55a1f2c2cc10_0 .net *"_s4", 0 0, L_0x55a1f39df890;  1 drivers
v0x55a1f2c2ccd0_0 .net *"_s6", 0 0, L_0x55a1f39df9a0;  1 drivers
v0x55a1f2a85e20_0 .net *"_s8", 0 0, L_0x55a1f39dfa60;  1 drivers
v0x55a1f2c25880_0 .net "a", 0 0, L_0x55a1f39dfd30;  1 drivers
v0x55a1f2c25940_0 .net "b", 0 0, L_0x55a1f39dfe60;  1 drivers
v0x55a1f2bbd0e0_0 .net "ca", 0 0, L_0x55a1f39dfc20;  1 drivers
v0x55a1f2bbd1a0_0 .net "cin", 0 0, L_0x55a1f39dffe0;  1 drivers
v0x55a1f2c24d50_0 .net "sum", 0 0, L_0x55a1f39df7d0;  1 drivers
S_0x55a1f31d77a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3218ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e0110 .functor XOR 1, L_0x55a1f39e05b0, L_0x55a1f39e0770, C4<0>, C4<0>;
L_0x55a1f39e0180 .functor XOR 1, L_0x55a1f39e0110, L_0x55a1f39e0930, C4<0>, C4<0>;
L_0x55a1f39e01f0 .functor AND 1, L_0x55a1f39e05b0, L_0x55a1f39e0770, C4<1>, C4<1>;
L_0x55a1f39e0260 .functor AND 1, L_0x55a1f39e05b0, L_0x55a1f39e0930, C4<1>, C4<1>;
L_0x55a1f39e0320 .functor OR 1, L_0x55a1f39e01f0, L_0x55a1f39e0260, C4<0>, C4<0>;
L_0x55a1f39e0430 .functor AND 1, L_0x55a1f39e0930, L_0x55a1f39e0770, C4<1>, C4<1>;
L_0x55a1f39e04a0 .functor OR 1, L_0x55a1f39e0320, L_0x55a1f39e0430, C4<0>, C4<0>;
v0x55a1f2c24990_0 .net *"_s0", 0 0, L_0x55a1f39e0110;  1 drivers
v0x55a1f2bbd990_0 .net *"_s10", 0 0, L_0x55a1f39e0430;  1 drivers
v0x55a1f2bbd330_0 .net *"_s4", 0 0, L_0x55a1f39e01f0;  1 drivers
v0x55a1f2bbd3f0_0 .net *"_s6", 0 0, L_0x55a1f39e0260;  1 drivers
v0x55a1f2bf0d30_0 .net *"_s8", 0 0, L_0x55a1f39e0320;  1 drivers
v0x55a1f2bf06a0_0 .net "a", 0 0, L_0x55a1f39e05b0;  1 drivers
v0x55a1f2bf0760_0 .net "b", 0 0, L_0x55a1f39e0770;  1 drivers
v0x55a1f2c23fb0_0 .net "ca", 0 0, L_0x55a1f39e04a0;  1 drivers
v0x55a1f2c24070_0 .net "cin", 0 0, L_0x55a1f39e0930;  1 drivers
v0x55a1f2c23960_0 .net "sum", 0 0, L_0x55a1f39e0180;  1 drivers
S_0x55a1f31d7350 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f32b5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2bc9c00_0 .net "a", 3 0, L_0x55a1f39e3710;  1 drivers
v0x55a1f2be6500_0 .net "b", 3 0, L_0x55a1f39e3840;  1 drivers
v0x55a1f2bef460_0 .net "ca", 3 0, L_0x55a1f39e35a0;  1 drivers
v0x55a1f2bef520_0 .net "cin", 3 0, L_0x55a1f39e3970;  1 drivers
v0x55a1f2bec3d0_0 .net "sum", 3 0, L_0x55a1f39e3500;  1 drivers
L_0x55a1f39e14c0 .part L_0x55a1f39e3710, 0, 1;
L_0x55a1f39e15f0 .part L_0x55a1f39e3840, 0, 1;
L_0x55a1f39e1720 .part L_0x55a1f39e3970, 0, 1;
L_0x55a1f39e1d30 .part L_0x55a1f39e3710, 1, 1;
L_0x55a1f39e1e60 .part L_0x55a1f39e3840, 1, 1;
L_0x55a1f39e1f90 .part L_0x55a1f39e3970, 1, 1;
L_0x55a1f39e26d0 .part L_0x55a1f39e3710, 2, 1;
L_0x55a1f39e2800 .part L_0x55a1f39e3840, 2, 1;
L_0x55a1f39e2980 .part L_0x55a1f39e3970, 2, 1;
L_0x55a1f39e2f50 .part L_0x55a1f39e3710, 3, 1;
L_0x55a1f39e3110 .part L_0x55a1f39e3840, 3, 1;
L_0x55a1f39e32d0 .part L_0x55a1f39e3970, 3, 1;
L_0x55a1f39e3500 .concat8 [ 1 1 1 1], L_0x55a1f39e0fa0, L_0x55a1f39e18c0, L_0x55a1f39e2170, L_0x55a1f39e2b20;
L_0x55a1f39e35a0 .concat8 [ 1 1 1 1], L_0x55a1f39e13b0, L_0x55a1f39e1c20, L_0x55a1f39e25c0, L_0x55a1f39e2e40;
S_0x55a1f3170590 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f31d7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e0af0 .functor XOR 1, L_0x55a1f39e14c0, L_0x55a1f39e15f0, C4<0>, C4<0>;
L_0x55a1f39e0fa0 .functor XOR 1, L_0x55a1f39e0af0, L_0x55a1f39e1720, C4<0>, C4<0>;
L_0x55a1f39e1060 .functor AND 1, L_0x55a1f39e14c0, L_0x55a1f39e15f0, C4<1>, C4<1>;
L_0x55a1f39e1170 .functor AND 1, L_0x55a1f39e14c0, L_0x55a1f39e1720, C4<1>, C4<1>;
L_0x55a1f39e1230 .functor OR 1, L_0x55a1f39e1060, L_0x55a1f39e1170, C4<0>, C4<0>;
L_0x55a1f39e1340 .functor AND 1, L_0x55a1f39e1720, L_0x55a1f39e15f0, C4<1>, C4<1>;
L_0x55a1f39e13b0 .functor OR 1, L_0x55a1f39e1230, L_0x55a1f39e1340, C4<0>, C4<0>;
v0x55a1f2c169f0_0 .net *"_s0", 0 0, L_0x55a1f39e0af0;  1 drivers
v0x55a1f2c163f0_0 .net *"_s10", 0 0, L_0x55a1f39e1340;  1 drivers
v0x55a1f2c0a0a0_0 .net *"_s4", 0 0, L_0x55a1f39e1060;  1 drivers
v0x55a1f2c0a160_0 .net *"_s6", 0 0, L_0x55a1f39e1170;  1 drivers
v0x55a1f2c09aa0_0 .net *"_s8", 0 0, L_0x55a1f39e1230;  1 drivers
v0x55a1f2bfce40_0 .net "a", 0 0, L_0x55a1f39e14c0;  1 drivers
v0x55a1f2bfcf00_0 .net "b", 0 0, L_0x55a1f39e15f0;  1 drivers
v0x55a1f2c19740_0 .net "ca", 0 0, L_0x55a1f39e13b0;  1 drivers
v0x55a1f2c19800_0 .net "cin", 0 0, L_0x55a1f39e1720;  1 drivers
v0x55a1f2c22750_0 .net "sum", 0 0, L_0x55a1f39e0fa0;  1 drivers
S_0x55a1f31a3900 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f31d7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e1850 .functor XOR 1, L_0x55a1f39e1d30, L_0x55a1f39e1e60, C4<0>, C4<0>;
L_0x55a1f39e18c0 .functor XOR 1, L_0x55a1f39e1850, L_0x55a1f39e1f90, C4<0>, C4<0>;
L_0x55a1f39e1930 .functor AND 1, L_0x55a1f39e1d30, L_0x55a1f39e1e60, C4<1>, C4<1>;
L_0x55a1f39e19a0 .functor AND 1, L_0x55a1f39e1d30, L_0x55a1f39e1f90, C4<1>, C4<1>;
L_0x55a1f39e1a60 .functor OR 1, L_0x55a1f39e1930, L_0x55a1f39e19a0, C4<0>, C4<0>;
L_0x55a1f39e1b70 .functor AND 1, L_0x55a1f39e1f90, L_0x55a1f39e1e60, C4<1>, C4<1>;
L_0x55a1f39e1c20 .functor OR 1, L_0x55a1f39e1a60, L_0x55a1f39e1b70, C4<0>, C4<0>;
v0x55a1f2c1f610_0 .net *"_s0", 0 0, L_0x55a1f39e1850;  1 drivers
v0x55a1f2c1c6c0_0 .net *"_s10", 0 0, L_0x55a1f39e1b70;  1 drivers
v0x55a1f2c0cdf0_0 .net *"_s4", 0 0, L_0x55a1f39e1930;  1 drivers
v0x55a1f2c0ceb0_0 .net *"_s6", 0 0, L_0x55a1f39e19a0;  1 drivers
v0x55a1f2c15d50_0 .net *"_s8", 0 0, L_0x55a1f39e1a60;  1 drivers
v0x55a1f2c12cc0_0 .net "a", 0 0, L_0x55a1f39e1d30;  1 drivers
v0x55a1f2c12d80_0 .net "b", 0 0, L_0x55a1f39e1e60;  1 drivers
v0x55a1f2c0fd70_0 .net "ca", 0 0, L_0x55a1f39e1c20;  1 drivers
v0x55a1f2c0fe30_0 .net "cin", 0 0, L_0x55a1f39e1f90;  1 drivers
v0x55a1f2c00550_0 .net "sum", 0 0, L_0x55a1f39e18c0;  1 drivers
S_0x55a1f31b02f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f31d7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e2100 .functor XOR 1, L_0x55a1f39e26d0, L_0x55a1f39e2800, C4<0>, C4<0>;
L_0x55a1f39e2170 .functor XOR 1, L_0x55a1f39e2100, L_0x55a1f39e2980, C4<0>, C4<0>;
L_0x55a1f39e2230 .functor AND 1, L_0x55a1f39e26d0, L_0x55a1f39e2800, C4<1>, C4<1>;
L_0x55a1f39e2340 .functor AND 1, L_0x55a1f39e26d0, L_0x55a1f39e2980, C4<1>, C4<1>;
L_0x55a1f39e2400 .functor OR 1, L_0x55a1f39e2230, L_0x55a1f39e2340, C4<0>, C4<0>;
L_0x55a1f39e2510 .functor AND 1, L_0x55a1f39e2980, L_0x55a1f39e2800, C4<1>, C4<1>;
L_0x55a1f39e25c0 .functor OR 1, L_0x55a1f39e2400, L_0x55a1f39e2510, C4<0>, C4<0>;
v0x55a1f2c09400_0 .net *"_s0", 0 0, L_0x55a1f39e2100;  1 drivers
v0x55a1f2c06370_0 .net *"_s10", 0 0, L_0x55a1f39e2510;  1 drivers
v0x55a1f2c03420_0 .net *"_s4", 0 0, L_0x55a1f39e2230;  1 drivers
v0x55a1f2c034e0_0 .net *"_s6", 0 0, L_0x55a1f39e2340;  1 drivers
v0x55a1f2bf3a60_0 .net *"_s8", 0 0, L_0x55a1f39e2400;  1 drivers
v0x55a1f2bf9930_0 .net "a", 0 0, L_0x55a1f39e26d0;  1 drivers
v0x55a1f2bf99f0_0 .net "b", 0 0, L_0x55a1f39e2800;  1 drivers
v0x55a1f2bf69e0_0 .net "ca", 0 0, L_0x55a1f39e25c0;  1 drivers
v0x55a1f2bf6aa0_0 .net "cin", 0 0, L_0x55a1f39e2980;  1 drivers
v0x55a1f2bca590_0 .net "sum", 0 0, L_0x55a1f39e2170;  1 drivers
S_0x55a1f31af9f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f31d7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e2ab0 .functor XOR 1, L_0x55a1f39e2f50, L_0x55a1f39e3110, C4<0>, C4<0>;
L_0x55a1f39e2b20 .functor XOR 1, L_0x55a1f39e2ab0, L_0x55a1f39e32d0, C4<0>, C4<0>;
L_0x55a1f39e2b90 .functor AND 1, L_0x55a1f39e2f50, L_0x55a1f39e3110, C4<1>, C4<1>;
L_0x55a1f39e2c00 .functor AND 1, L_0x55a1f39e2f50, L_0x55a1f39e32d0, C4<1>, C4<1>;
L_0x55a1f39e2cc0 .functor OR 1, L_0x55a1f39e2b90, L_0x55a1f39e2c00, C4<0>, C4<0>;
L_0x55a1f39e2dd0 .functor AND 1, L_0x55a1f39e32d0, L_0x55a1f39e3110, C4<1>, C4<1>;
L_0x55a1f39e2e40 .functor OR 1, L_0x55a1f39e2cc0, L_0x55a1f39e2dd0, C4<0>, C4<0>;
v0x55a1f2bf0240_0 .net *"_s0", 0 0, L_0x55a1f39e2ab0;  1 drivers
v0x55a1f2befb00_0 .net *"_s10", 0 0, L_0x55a1f39e2dd0;  1 drivers
v0x55a1f2bc9e50_0 .net *"_s4", 0 0, L_0x55a1f39e2b90;  1 drivers
v0x55a1f2bc9f10_0 .net *"_s6", 0 0, L_0x55a1f39e2c00;  1 drivers
v0x55a1f2be37b0_0 .net *"_s8", 0 0, L_0x55a1f39e2cc0;  1 drivers
v0x55a1f2be31b0_0 .net "a", 0 0, L_0x55a1f39e2f50;  1 drivers
v0x55a1f2be3270_0 .net "b", 0 0, L_0x55a1f39e3110;  1 drivers
v0x55a1f2bd6e60_0 .net "ca", 0 0, L_0x55a1f39e2e40;  1 drivers
v0x55a1f2bd6f20_0 .net "cin", 0 0, L_0x55a1f39e32d0;  1 drivers
v0x55a1f2bd6910_0 .net "sum", 0 0, L_0x55a1f39e2b20;  1 drivers
S_0x55a1f317d0b0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f32e83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2ad2a60_0 .net "a", 15 0, L_0x55a1f39eec20;  1 drivers
v0x55a1f2ac5e00_0 .net "b", 15 0, L_0x55a1f39eed10;  1 drivers
v0x55a1f2ae2700_0 .net "ca", 15 0, L_0x55a1f39ee9c0;  1 drivers
v0x55a1f2ae27c0_0 .net "cin", 15 0, L_0x55a1f39eee00;  1 drivers
v0x55a1f2aeb660_0 .net "sum", 15 0, L_0x55a1f39ee920;  1 drivers
L_0x55a1f39e6730 .part L_0x55a1f39eec20, 0, 4;
L_0x55a1f39e67d0 .part L_0x55a1f39eed10, 0, 4;
L_0x55a1f39e6870 .part L_0x55a1f39eee00, 0, 4;
L_0x55a1f39e90c0 .part L_0x55a1f39eec20, 4, 4;
L_0x55a1f39e91b0 .part L_0x55a1f39eed10, 4, 4;
L_0x55a1f39e92a0 .part L_0x55a1f39eee00, 4, 4;
L_0x55a1f39ebb80 .part L_0x55a1f39eec20, 8, 4;
L_0x55a1f39ebc20 .part L_0x55a1f39eed10, 8, 4;
L_0x55a1f39ebd10 .part L_0x55a1f39eee00, 8, 4;
L_0x55a1f39ee520 .part L_0x55a1f39eec20, 12, 4;
L_0x55a1f39ee650 .part L_0x55a1f39eed10, 12, 4;
L_0x55a1f39ee780 .part L_0x55a1f39eee00, 12, 4;
L_0x55a1f39ee920 .concat8 [ 4 4 4 4], L_0x55a1f39e6520, L_0x55a1f39e8eb0, L_0x55a1f39eb970, L_0x55a1f39ee310;
L_0x55a1f39ee9c0 .concat8 [ 4 4 4 4], L_0x55a1f39e65c0, L_0x55a1f39e8f50, L_0x55a1f39eba10, L_0x55a1f39ee3b0;
S_0x55a1f317c7b0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f317d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ba8af0_0 .net "a", 3 0, L_0x55a1f39e6730;  1 drivers
v0x55a1f2b99220_0 .net "b", 3 0, L_0x55a1f39e67d0;  1 drivers
v0x55a1f2ba2180_0 .net "ca", 3 0, L_0x55a1f39e65c0;  1 drivers
v0x55a1f2ba2240_0 .net "cin", 3 0, L_0x55a1f39e6870;  1 drivers
v0x55a1f2b9f0f0_0 .net "sum", 3 0, L_0x55a1f39e6520;  1 drivers
L_0x55a1f39e44e0 .part L_0x55a1f39e6730, 0, 1;
L_0x55a1f39e4610 .part L_0x55a1f39e67d0, 0, 1;
L_0x55a1f39e4740 .part L_0x55a1f39e6870, 0, 1;
L_0x55a1f39e4d50 .part L_0x55a1f39e6730, 1, 1;
L_0x55a1f39e4e80 .part L_0x55a1f39e67d0, 1, 1;
L_0x55a1f39e4fb0 .part L_0x55a1f39e6870, 1, 1;
L_0x55a1f39e56f0 .part L_0x55a1f39e6730, 2, 1;
L_0x55a1f39e5820 .part L_0x55a1f39e67d0, 2, 1;
L_0x55a1f39e59a0 .part L_0x55a1f39e6870, 2, 1;
L_0x55a1f39e5f70 .part L_0x55a1f39e6730, 3, 1;
L_0x55a1f39e6130 .part L_0x55a1f39e67d0, 3, 1;
L_0x55a1f39e62f0 .part L_0x55a1f39e6870, 3, 1;
L_0x55a1f39e6520 .concat8 [ 1 1 1 1], L_0x55a1f39e3490, L_0x55a1f39e48e0, L_0x55a1f39e5190, L_0x55a1f39e5b40;
L_0x55a1f39e65c0 .concat8 [ 1 1 1 1], L_0x55a1f39e43d0, L_0x55a1f39e4c40, L_0x55a1f39e55e0, L_0x55a1f39e5e60;
S_0x55a1f313c680 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f317c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e3aa0 .functor XOR 1, L_0x55a1f39e44e0, L_0x55a1f39e4610, C4<0>, C4<0>;
L_0x55a1f39e3490 .functor XOR 1, L_0x55a1f39e3aa0, L_0x55a1f39e4740, C4<0>, C4<0>;
L_0x55a1f39e4040 .functor AND 1, L_0x55a1f39e44e0, L_0x55a1f39e4610, C4<1>, C4<1>;
L_0x55a1f39e4150 .functor AND 1, L_0x55a1f39e44e0, L_0x55a1f39e4740, C4<1>, C4<1>;
L_0x55a1f39e4210 .functor OR 1, L_0x55a1f39e4040, L_0x55a1f39e4150, C4<0>, C4<0>;
L_0x55a1f39e4320 .functor AND 1, L_0x55a1f39e4740, L_0x55a1f39e4610, C4<1>, C4<1>;
L_0x55a1f39e43d0 .functor OR 1, L_0x55a1f39e4210, L_0x55a1f39e4320, C4<0>, C4<0>;
v0x55a1f2bdcb30_0 .net *"_s0", 0 0, L_0x55a1f39e3aa0;  1 drivers
v0x55a1f2bcd260_0 .net *"_s10", 0 0, L_0x55a1f39e4320;  1 drivers
v0x55a1f2bd61c0_0 .net *"_s4", 0 0, L_0x55a1f39e4040;  1 drivers
v0x55a1f2bd6280_0 .net *"_s6", 0 0, L_0x55a1f39e4150;  1 drivers
v0x55a1f2bd3130_0 .net *"_s8", 0 0, L_0x55a1f39e4210;  1 drivers
v0x55a1f2bd01e0_0 .net "a", 0 0, L_0x55a1f39e44e0;  1 drivers
v0x55a1f2bd02a0_0 .net "b", 0 0, L_0x55a1f39e4610;  1 drivers
v0x55a1f2bc0820_0 .net "ca", 0 0, L_0x55a1f39e43d0;  1 drivers
v0x55a1f2bc08e0_0 .net "cin", 0 0, L_0x55a1f39e4740;  1 drivers
v0x55a1f2bc67a0_0 .net "sum", 0 0, L_0x55a1f39e3490;  1 drivers
S_0x55a1f3149070 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f317c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e4870 .functor XOR 1, L_0x55a1f39e4d50, L_0x55a1f39e4e80, C4<0>, C4<0>;
L_0x55a1f39e48e0 .functor XOR 1, L_0x55a1f39e4870, L_0x55a1f39e4fb0, C4<0>, C4<0>;
L_0x55a1f39e4950 .functor AND 1, L_0x55a1f39e4d50, L_0x55a1f39e4e80, C4<1>, C4<1>;
L_0x55a1f39e49c0 .functor AND 1, L_0x55a1f39e4d50, L_0x55a1f39e4fb0, C4<1>, C4<1>;
L_0x55a1f39e4a80 .functor OR 1, L_0x55a1f39e4950, L_0x55a1f39e49c0, C4<0>, C4<0>;
L_0x55a1f39e4b90 .functor AND 1, L_0x55a1f39e4fb0, L_0x55a1f39e4e80, C4<1>, C4<1>;
L_0x55a1f39e4c40 .functor OR 1, L_0x55a1f39e4a80, L_0x55a1f39e4b90, C4<0>, C4<0>;
v0x55a1f2bc37a0_0 .net *"_s0", 0 0, L_0x55a1f39e4870;  1 drivers
v0x55a1f2b89ab0_0 .net *"_s10", 0 0, L_0x55a1f39e4b90;  1 drivers
v0x55a1f2b89420_0 .net *"_s4", 0 0, L_0x55a1f39e4950;  1 drivers
v0x55a1f2b894e0_0 .net *"_s6", 0 0, L_0x55a1f39e49c0;  1 drivers
v0x55a1f2bbcd30_0 .net *"_s8", 0 0, L_0x55a1f39e4a80;  1 drivers
v0x55a1f2bbc630_0 .net "a", 0 0, L_0x55a1f39e4d50;  1 drivers
v0x55a1f2bbc6f0_0 .net "b", 0 0, L_0x55a1f39e4e80;  1 drivers
v0x55a1f2b964a0_0 .net "ca", 0 0, L_0x55a1f39e4c40;  1 drivers
v0x55a1f2b96560_0 .net "cin", 0 0, L_0x55a1f39e4fb0;  1 drivers
v0x55a1f2bbc2b0_0 .net "sum", 0 0, L_0x55a1f39e48e0;  1 drivers
S_0x55a1f3148770 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f317c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e5120 .functor XOR 1, L_0x55a1f39e56f0, L_0x55a1f39e5820, C4<0>, C4<0>;
L_0x55a1f39e5190 .functor XOR 1, L_0x55a1f39e5120, L_0x55a1f39e59a0, C4<0>, C4<0>;
L_0x55a1f39e5250 .functor AND 1, L_0x55a1f39e56f0, L_0x55a1f39e5820, C4<1>, C4<1>;
L_0x55a1f39e5360 .functor AND 1, L_0x55a1f39e56f0, L_0x55a1f39e59a0, C4<1>, C4<1>;
L_0x55a1f39e5420 .functor OR 1, L_0x55a1f39e5250, L_0x55a1f39e5360, C4<0>, C4<0>;
L_0x55a1f39e5530 .functor AND 1, L_0x55a1f39e59a0, L_0x55a1f39e5820, C4<1>, C4<1>;
L_0x55a1f39e55e0 .functor OR 1, L_0x55a1f39e5420, L_0x55a1f39e5530, C4<0>, C4<0>;
v0x55a1f2bbbac0_0 .net *"_s0", 0 0, L_0x55a1f39e5120;  1 drivers
v0x55a1f2b95e10_0 .net *"_s10", 0 0, L_0x55a1f39e5530;  1 drivers
v0x55a1f2baf770_0 .net *"_s4", 0 0, L_0x55a1f39e5250;  1 drivers
v0x55a1f2baf830_0 .net *"_s6", 0 0, L_0x55a1f39e5360;  1 drivers
v0x55a1f2baf170_0 .net *"_s8", 0 0, L_0x55a1f39e5420;  1 drivers
v0x55a1f2ba2e20_0 .net "a", 0 0, L_0x55a1f39e56f0;  1 drivers
v0x55a1f2ba2ee0_0 .net "b", 0 0, L_0x55a1f39e5820;  1 drivers
v0x55a1f2ba2820_0 .net "ca", 0 0, L_0x55a1f39e55e0;  1 drivers
v0x55a1f2ba28e0_0 .net "cin", 0 0, L_0x55a1f39e59a0;  1 drivers
v0x55a1f2b95c70_0 .net "sum", 0 0, L_0x55a1f39e5190;  1 drivers
S_0x55a1f3115e30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f317c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e5ad0 .functor XOR 1, L_0x55a1f39e5f70, L_0x55a1f39e6130, C4<0>, C4<0>;
L_0x55a1f39e5b40 .functor XOR 1, L_0x55a1f39e5ad0, L_0x55a1f39e62f0, C4<0>, C4<0>;
L_0x55a1f39e5bb0 .functor AND 1, L_0x55a1f39e5f70, L_0x55a1f39e6130, C4<1>, C4<1>;
L_0x55a1f39e5c20 .functor AND 1, L_0x55a1f39e5f70, L_0x55a1f39e62f0, C4<1>, C4<1>;
L_0x55a1f39e5ce0 .functor OR 1, L_0x55a1f39e5bb0, L_0x55a1f39e5c20, C4<0>, C4<0>;
L_0x55a1f39e5df0 .functor AND 1, L_0x55a1f39e62f0, L_0x55a1f39e6130, C4<1>, C4<1>;
L_0x55a1f39e5e60 .functor OR 1, L_0x55a1f39e5ce0, L_0x55a1f39e5df0, C4<0>, C4<0>;
v0x55a1f2bb24c0_0 .net *"_s0", 0 0, L_0x55a1f39e5ad0;  1 drivers
v0x55a1f2bbb420_0 .net *"_s10", 0 0, L_0x55a1f39e5df0;  1 drivers
v0x55a1f2bb8390_0 .net *"_s4", 0 0, L_0x55a1f39e5bb0;  1 drivers
v0x55a1f2bb8450_0 .net *"_s6", 0 0, L_0x55a1f39e5c20;  1 drivers
v0x55a1f2bb5440_0 .net *"_s8", 0 0, L_0x55a1f39e5ce0;  1 drivers
v0x55a1f2ba5b70_0 .net "a", 0 0, L_0x55a1f39e5f70;  1 drivers
v0x55a1f2ba5c30_0 .net "b", 0 0, L_0x55a1f39e6130;  1 drivers
v0x55a1f2baead0_0 .net "ca", 0 0, L_0x55a1f39e5e60;  1 drivers
v0x55a1f2baeb90_0 .net "cin", 0 0, L_0x55a1f39e62f0;  1 drivers
v0x55a1f2babaf0_0 .net "sum", 0 0, L_0x55a1f39e5b40;  1 drivers
S_0x55a1f3115530 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f317d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2aed320_0 .net "a", 3 0, L_0x55a1f39e90c0;  1 drivers
v0x55a1f2b54ee0_0 .net "b", 3 0, L_0x55a1f39e91b0;  1 drivers
v0x55a1f2b54bd0_0 .net "ca", 3 0, L_0x55a1f39e8f50;  1 drivers
v0x55a1f2b54c90_0 .net "cin", 3 0, L_0x55a1f39e92a0;  1 drivers
v0x55a1f2aedbd0_0 .net "sum", 3 0, L_0x55a1f39e8eb0;  1 drivers
L_0x55a1f39e6e70 .part L_0x55a1f39e90c0, 0, 1;
L_0x55a1f39e6fa0 .part L_0x55a1f39e91b0, 0, 1;
L_0x55a1f39e70d0 .part L_0x55a1f39e92a0, 0, 1;
L_0x55a1f39e76e0 .part L_0x55a1f39e90c0, 1, 1;
L_0x55a1f39e7810 .part L_0x55a1f39e91b0, 1, 1;
L_0x55a1f39e7940 .part L_0x55a1f39e92a0, 1, 1;
L_0x55a1f39e8080 .part L_0x55a1f39e90c0, 2, 1;
L_0x55a1f39e81b0 .part L_0x55a1f39e91b0, 2, 1;
L_0x55a1f39e8330 .part L_0x55a1f39e92a0, 2, 1;
L_0x55a1f39e8900 .part L_0x55a1f39e90c0, 3, 1;
L_0x55a1f39e8ac0 .part L_0x55a1f39e91b0, 3, 1;
L_0x55a1f39e8c80 .part L_0x55a1f39e92a0, 3, 1;
L_0x55a1f39e8eb0 .concat8 [ 1 1 1 1], L_0x55a1f39e6910, L_0x55a1f39e7270, L_0x55a1f39e7b20, L_0x55a1f39e84d0;
L_0x55a1f39e8f50 .concat8 [ 1 1 1 1], L_0x55a1f39e6d60, L_0x55a1f39e75d0, L_0x55a1f39e7f70, L_0x55a1f39e87f0;
S_0x55a1f24028e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3115530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e64b0 .functor XOR 1, L_0x55a1f39e6e70, L_0x55a1f39e6fa0, C4<0>, C4<0>;
L_0x55a1f39e6910 .functor XOR 1, L_0x55a1f39e64b0, L_0x55a1f39e70d0, C4<0>, C4<0>;
L_0x55a1f39e69d0 .functor AND 1, L_0x55a1f39e6e70, L_0x55a1f39e6fa0, C4<1>, C4<1>;
L_0x55a1f39e6ae0 .functor AND 1, L_0x55a1f39e6e70, L_0x55a1f39e70d0, C4<1>, C4<1>;
L_0x55a1f39e6ba0 .functor OR 1, L_0x55a1f39e69d0, L_0x55a1f39e6ae0, C4<0>, C4<0>;
L_0x55a1f39e6cb0 .functor AND 1, L_0x55a1f39e70d0, L_0x55a1f39e6fa0, C4<1>, C4<1>;
L_0x55a1f39e6d60 .functor OR 1, L_0x55a1f39e6ba0, L_0x55a1f39e6cb0, C4<0>, C4<0>;
v0x55a1f2b9c1a0_0 .net *"_s0", 0 0, L_0x55a1f39e64b0;  1 drivers
v0x55a1f2b8c7e0_0 .net *"_s10", 0 0, L_0x55a1f39e6cb0;  1 drivers
v0x55a1f2b926b0_0 .net *"_s4", 0 0, L_0x55a1f39e69d0;  1 drivers
v0x55a1f2b92770_0 .net *"_s6", 0 0, L_0x55a1f39e6ae0;  1 drivers
v0x55a1f2b8f760_0 .net *"_s8", 0 0, L_0x55a1f39e6ba0;  1 drivers
v0x55a1f2b63260_0 .net "a", 0 0, L_0x55a1f39e6e70;  1 drivers
v0x55a1f2b63320_0 .net "b", 0 0, L_0x55a1f39e6fa0;  1 drivers
v0x55a1f2b88fc0_0 .net "ca", 0 0, L_0x55a1f39e6d60;  1 drivers
v0x55a1f2b89080_0 .net "cin", 0 0, L_0x55a1f39e70d0;  1 drivers
v0x55a1f2b88930_0 .net "sum", 0 0, L_0x55a1f39e6910;  1 drivers
S_0x55a1f2402490 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3115530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e7200 .functor XOR 1, L_0x55a1f39e76e0, L_0x55a1f39e7810, C4<0>, C4<0>;
L_0x55a1f39e7270 .functor XOR 1, L_0x55a1f39e7200, L_0x55a1f39e7940, C4<0>, C4<0>;
L_0x55a1f39e72e0 .functor AND 1, L_0x55a1f39e76e0, L_0x55a1f39e7810, C4<1>, C4<1>;
L_0x55a1f39e7350 .functor AND 1, L_0x55a1f39e76e0, L_0x55a1f39e7940, C4<1>, C4<1>;
L_0x55a1f39e7410 .functor OR 1, L_0x55a1f39e72e0, L_0x55a1f39e7350, C4<0>, C4<0>;
L_0x55a1f39e7520 .functor AND 1, L_0x55a1f39e7940, L_0x55a1f39e7810, C4<1>, C4<1>;
L_0x55a1f39e75d0 .functor OR 1, L_0x55a1f39e7410, L_0x55a1f39e7520, C4<0>, C4<0>;
v0x55a1f2b62bd0_0 .net *"_s0", 0 0, L_0x55a1f39e7200;  1 drivers
v0x55a1f2b7c530_0 .net *"_s10", 0 0, L_0x55a1f39e7520;  1 drivers
v0x55a1f2b7bf30_0 .net *"_s4", 0 0, L_0x55a1f39e72e0;  1 drivers
v0x55a1f2b7bff0_0 .net *"_s6", 0 0, L_0x55a1f39e7350;  1 drivers
v0x55a1f2b6fbe0_0 .net *"_s8", 0 0, L_0x55a1f39e7410;  1 drivers
v0x55a1f2b6f5e0_0 .net "a", 0 0, L_0x55a1f39e76e0;  1 drivers
v0x55a1f2b6f6a0_0 .net "b", 0 0, L_0x55a1f39e7810;  1 drivers
v0x55a1f2b62980_0 .net "ca", 0 0, L_0x55a1f39e75d0;  1 drivers
v0x55a1f2b62a40_0 .net "cin", 0 0, L_0x55a1f39e7940;  1 drivers
v0x55a1f2b7f330_0 .net "sum", 0 0, L_0x55a1f39e7270;  1 drivers
S_0x55a1f239b6d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3115530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e7ab0 .functor XOR 1, L_0x55a1f39e8080, L_0x55a1f39e81b0, C4<0>, C4<0>;
L_0x55a1f39e7b20 .functor XOR 1, L_0x55a1f39e7ab0, L_0x55a1f39e8330, C4<0>, C4<0>;
L_0x55a1f39e7be0 .functor AND 1, L_0x55a1f39e8080, L_0x55a1f39e81b0, C4<1>, C4<1>;
L_0x55a1f39e7cf0 .functor AND 1, L_0x55a1f39e8080, L_0x55a1f39e8330, C4<1>, C4<1>;
L_0x55a1f39e7db0 .functor OR 1, L_0x55a1f39e7be0, L_0x55a1f39e7cf0, C4<0>, C4<0>;
L_0x55a1f39e7ec0 .functor AND 1, L_0x55a1f39e8330, L_0x55a1f39e81b0, C4<1>, C4<1>;
L_0x55a1f39e7f70 .functor OR 1, L_0x55a1f39e7db0, L_0x55a1f39e7ec0, C4<0>, C4<0>;
v0x55a1f2b881e0_0 .net *"_s0", 0 0, L_0x55a1f39e7ab0;  1 drivers
v0x55a1f2b85150_0 .net *"_s10", 0 0, L_0x55a1f39e7ec0;  1 drivers
v0x55a1f2b82200_0 .net *"_s4", 0 0, L_0x55a1f39e7be0;  1 drivers
v0x55a1f2b822c0_0 .net *"_s6", 0 0, L_0x55a1f39e7cf0;  1 drivers
v0x55a1f2b72930_0 .net *"_s8", 0 0, L_0x55a1f39e7db0;  1 drivers
v0x55a1f2b7b890_0 .net "a", 0 0, L_0x55a1f39e8080;  1 drivers
v0x55a1f2b7b950_0 .net "b", 0 0, L_0x55a1f39e81b0;  1 drivers
v0x55a1f2b78800_0 .net "ca", 0 0, L_0x55a1f39e7f70;  1 drivers
v0x55a1f2b788c0_0 .net "cin", 0 0, L_0x55a1f39e8330;  1 drivers
v0x55a1f2b75960_0 .net "sum", 0 0, L_0x55a1f39e7b20;  1 drivers
S_0x55a1f23cea40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3115530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e8460 .functor XOR 1, L_0x55a1f39e8900, L_0x55a1f39e8ac0, C4<0>, C4<0>;
L_0x55a1f39e84d0 .functor XOR 1, L_0x55a1f39e8460, L_0x55a1f39e8c80, C4<0>, C4<0>;
L_0x55a1f39e8540 .functor AND 1, L_0x55a1f39e8900, L_0x55a1f39e8ac0, C4<1>, C4<1>;
L_0x55a1f39e85b0 .functor AND 1, L_0x55a1f39e8900, L_0x55a1f39e8c80, C4<1>, C4<1>;
L_0x55a1f39e8670 .functor OR 1, L_0x55a1f39e8540, L_0x55a1f39e85b0, C4<0>, C4<0>;
L_0x55a1f39e8780 .functor AND 1, L_0x55a1f39e8c80, L_0x55a1f39e8ac0, C4<1>, C4<1>;
L_0x55a1f39e87f0 .functor OR 1, L_0x55a1f39e8670, L_0x55a1f39e8780, C4<0>, C4<0>;
v0x55a1f2b65fe0_0 .net *"_s0", 0 0, L_0x55a1f39e8460;  1 drivers
v0x55a1f2b6ef40_0 .net *"_s10", 0 0, L_0x55a1f39e8780;  1 drivers
v0x55a1f2b6beb0_0 .net *"_s4", 0 0, L_0x55a1f39e8540;  1 drivers
v0x55a1f2b6bf70_0 .net *"_s6", 0 0, L_0x55a1f39e85b0;  1 drivers
v0x55a1f2b68f60_0 .net *"_s8", 0 0, L_0x55a1f39e8670;  1 drivers
v0x55a1f2b595a0_0 .net "a", 0 0, L_0x55a1f39e8900;  1 drivers
v0x55a1f2b59660_0 .net "b", 0 0, L_0x55a1f39e8ac0;  1 drivers
v0x55a1f2b5f470_0 .net "ca", 0 0, L_0x55a1f39e87f0;  1 drivers
v0x55a1f2b5f530_0 .net "cin", 0 0, L_0x55a1f39e8c80;  1 drivers
v0x55a1f2b5c5d0_0 .net "sum", 0 0, L_0x55a1f39e84d0;  1 drivers
S_0x55a1f23db430 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f317d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b26c20_0 .net "a", 3 0, L_0x55a1f39ebb80;  1 drivers
v0x55a1f2afa720_0 .net "b", 3 0, L_0x55a1f39ebc20;  1 drivers
v0x55a1f2b20480_0 .net "ca", 3 0, L_0x55a1f39eba10;  1 drivers
v0x55a1f2b20540_0 .net "cin", 3 0, L_0x55a1f39ebd10;  1 drivers
v0x55a1f2b1fd40_0 .net "sum", 3 0, L_0x55a1f39eb970;  1 drivers
L_0x55a1f39e9930 .part L_0x55a1f39ebb80, 0, 1;
L_0x55a1f39e9a60 .part L_0x55a1f39ebc20, 0, 1;
L_0x55a1f39e9b90 .part L_0x55a1f39ebd10, 0, 1;
L_0x55a1f39ea1a0 .part L_0x55a1f39ebb80, 1, 1;
L_0x55a1f39ea2d0 .part L_0x55a1f39ebc20, 1, 1;
L_0x55a1f39ea400 .part L_0x55a1f39ebd10, 1, 1;
L_0x55a1f39eab40 .part L_0x55a1f39ebb80, 2, 1;
L_0x55a1f39eac70 .part L_0x55a1f39ebc20, 2, 1;
L_0x55a1f39eadf0 .part L_0x55a1f39ebd10, 2, 1;
L_0x55a1f39eb3c0 .part L_0x55a1f39ebb80, 3, 1;
L_0x55a1f39eb580 .part L_0x55a1f39ebc20, 3, 1;
L_0x55a1f39eb740 .part L_0x55a1f39ebd10, 3, 1;
L_0x55a1f39eb970 .concat8 [ 1 1 1 1], L_0x55a1f39e93d0, L_0x55a1f39e9d30, L_0x55a1f39ea5e0, L_0x55a1f39eaf90;
L_0x55a1f39eba10 .concat8 [ 1 1 1 1], L_0x55a1f39e9820, L_0x55a1f39ea090, L_0x55a1f39eaa30, L_0x55a1f39eb2b0;
S_0x55a1f23dab30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23db430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e8e40 .functor XOR 1, L_0x55a1f39e9930, L_0x55a1f39e9a60, C4<0>, C4<0>;
L_0x55a1f39e93d0 .functor XOR 1, L_0x55a1f39e8e40, L_0x55a1f39e9b90, C4<0>, C4<0>;
L_0x55a1f39e9490 .functor AND 1, L_0x55a1f39e9930, L_0x55a1f39e9a60, C4<1>, C4<1>;
L_0x55a1f39e95a0 .functor AND 1, L_0x55a1f39e9930, L_0x55a1f39e9b90, C4<1>, C4<1>;
L_0x55a1f39e9660 .functor OR 1, L_0x55a1f39e9490, L_0x55a1f39e95a0, C4<0>, C4<0>;
L_0x55a1f39e9770 .functor AND 1, L_0x55a1f39e9b90, L_0x55a1f39e9a60, C4<1>, C4<1>;
L_0x55a1f39e9820 .functor OR 1, L_0x55a1f39e9660, L_0x55a1f39e9770, C4<0>, C4<0>;
v0x55a1f2aed570_0 .net *"_s0", 0 0, L_0x55a1f39e8e40;  1 drivers
v0x55a1f2b20f70_0 .net *"_s10", 0 0, L_0x55a1f39e9770;  1 drivers
v0x55a1f2b208e0_0 .net *"_s4", 0 0, L_0x55a1f39e9490;  1 drivers
v0x55a1f2b209a0_0 .net *"_s6", 0 0, L_0x55a1f39e95a0;  1 drivers
v0x55a1f2b541f0_0 .net *"_s8", 0 0, L_0x55a1f39e9660;  1 drivers
v0x55a1f2b53af0_0 .net "a", 0 0, L_0x55a1f39e9930;  1 drivers
v0x55a1f2b53bb0_0 .net "b", 0 0, L_0x55a1f39e9a60;  1 drivers
v0x55a1f2b2d960_0 .net "ca", 0 0, L_0x55a1f39e9820;  1 drivers
v0x55a1f2b2da20_0 .net "cin", 0 0, L_0x55a1f39e9b90;  1 drivers
v0x55a1f2b53770_0 .net "sum", 0 0, L_0x55a1f39e93d0;  1 drivers
S_0x55a1f23a81f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23db430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39e9cc0 .functor XOR 1, L_0x55a1f39ea1a0, L_0x55a1f39ea2d0, C4<0>, C4<0>;
L_0x55a1f39e9d30 .functor XOR 1, L_0x55a1f39e9cc0, L_0x55a1f39ea400, C4<0>, C4<0>;
L_0x55a1f39e9da0 .functor AND 1, L_0x55a1f39ea1a0, L_0x55a1f39ea2d0, C4<1>, C4<1>;
L_0x55a1f39e9e10 .functor AND 1, L_0x55a1f39ea1a0, L_0x55a1f39ea400, C4<1>, C4<1>;
L_0x55a1f39e9ed0 .functor OR 1, L_0x55a1f39e9da0, L_0x55a1f39e9e10, C4<0>, C4<0>;
L_0x55a1f39e9fe0 .functor AND 1, L_0x55a1f39ea400, L_0x55a1f39ea2d0, C4<1>, C4<1>;
L_0x55a1f39ea090 .functor OR 1, L_0x55a1f39e9ed0, L_0x55a1f39e9fe0, C4<0>, C4<0>;
v0x55a1f2b52f80_0 .net *"_s0", 0 0, L_0x55a1f39e9cc0;  1 drivers
v0x55a1f2b2d2d0_0 .net *"_s10", 0 0, L_0x55a1f39e9fe0;  1 drivers
v0x55a1f2b46c30_0 .net *"_s4", 0 0, L_0x55a1f39e9da0;  1 drivers
v0x55a1f2b46cf0_0 .net *"_s6", 0 0, L_0x55a1f39e9e10;  1 drivers
v0x55a1f2b46630_0 .net *"_s8", 0 0, L_0x55a1f39e9ed0;  1 drivers
v0x55a1f2b3a2e0_0 .net "a", 0 0, L_0x55a1f39ea1a0;  1 drivers
v0x55a1f2b3a3a0_0 .net "b", 0 0, L_0x55a1f39ea2d0;  1 drivers
v0x55a1f2b39ce0_0 .net "ca", 0 0, L_0x55a1f39ea090;  1 drivers
v0x55a1f2b39da0_0 .net "cin", 0 0, L_0x55a1f39ea400;  1 drivers
v0x55a1f2b2d130_0 .net "sum", 0 0, L_0x55a1f39e9d30;  1 drivers
S_0x55a1f23a78f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23db430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ea570 .functor XOR 1, L_0x55a1f39eab40, L_0x55a1f39eac70, C4<0>, C4<0>;
L_0x55a1f39ea5e0 .functor XOR 1, L_0x55a1f39ea570, L_0x55a1f39eadf0, C4<0>, C4<0>;
L_0x55a1f39ea6a0 .functor AND 1, L_0x55a1f39eab40, L_0x55a1f39eac70, C4<1>, C4<1>;
L_0x55a1f39ea7b0 .functor AND 1, L_0x55a1f39eab40, L_0x55a1f39eadf0, C4<1>, C4<1>;
L_0x55a1f39ea870 .functor OR 1, L_0x55a1f39ea6a0, L_0x55a1f39ea7b0, C4<0>, C4<0>;
L_0x55a1f39ea980 .functor AND 1, L_0x55a1f39eadf0, L_0x55a1f39eac70, C4<1>, C4<1>;
L_0x55a1f39eaa30 .functor OR 1, L_0x55a1f39ea870, L_0x55a1f39ea980, C4<0>, C4<0>;
v0x55a1f2b49980_0 .net *"_s0", 0 0, L_0x55a1f39ea570;  1 drivers
v0x55a1f2b528e0_0 .net *"_s10", 0 0, L_0x55a1f39ea980;  1 drivers
v0x55a1f2b4f850_0 .net *"_s4", 0 0, L_0x55a1f39ea6a0;  1 drivers
v0x55a1f2b4f910_0 .net *"_s6", 0 0, L_0x55a1f39ea7b0;  1 drivers
v0x55a1f2b4c900_0 .net *"_s8", 0 0, L_0x55a1f39ea870;  1 drivers
v0x55a1f2b3d030_0 .net "a", 0 0, L_0x55a1f39eab40;  1 drivers
v0x55a1f2b3d0f0_0 .net "b", 0 0, L_0x55a1f39eac70;  1 drivers
v0x55a1f2b45f90_0 .net "ca", 0 0, L_0x55a1f39eaa30;  1 drivers
v0x55a1f2b46050_0 .net "cin", 0 0, L_0x55a1f39eadf0;  1 drivers
v0x55a1f2b42fb0_0 .net "sum", 0 0, L_0x55a1f39ea5e0;  1 drivers
S_0x55a1f23677c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23db430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39eaf20 .functor XOR 1, L_0x55a1f39eb3c0, L_0x55a1f39eb580, C4<0>, C4<0>;
L_0x55a1f39eaf90 .functor XOR 1, L_0x55a1f39eaf20, L_0x55a1f39eb740, C4<0>, C4<0>;
L_0x55a1f39eb000 .functor AND 1, L_0x55a1f39eb3c0, L_0x55a1f39eb580, C4<1>, C4<1>;
L_0x55a1f39eb070 .functor AND 1, L_0x55a1f39eb3c0, L_0x55a1f39eb740, C4<1>, C4<1>;
L_0x55a1f39eb130 .functor OR 1, L_0x55a1f39eb000, L_0x55a1f39eb070, C4<0>, C4<0>;
L_0x55a1f39eb240 .functor AND 1, L_0x55a1f39eb740, L_0x55a1f39eb580, C4<1>, C4<1>;
L_0x55a1f39eb2b0 .functor OR 1, L_0x55a1f39eb130, L_0x55a1f39eb240, C4<0>, C4<0>;
v0x55a1f2b3ffb0_0 .net *"_s0", 0 0, L_0x55a1f39eaf20;  1 drivers
v0x55a1f2b306e0_0 .net *"_s10", 0 0, L_0x55a1f39eb240;  1 drivers
v0x55a1f2b39640_0 .net *"_s4", 0 0, L_0x55a1f39eb000;  1 drivers
v0x55a1f2b39700_0 .net *"_s6", 0 0, L_0x55a1f39eb070;  1 drivers
v0x55a1f2b365b0_0 .net *"_s8", 0 0, L_0x55a1f39eb130;  1 drivers
v0x55a1f2b33660_0 .net "a", 0 0, L_0x55a1f39eb3c0;  1 drivers
v0x55a1f2b33720_0 .net "b", 0 0, L_0x55a1f39eb580;  1 drivers
v0x55a1f2b23ca0_0 .net "ca", 0 0, L_0x55a1f39eb2b0;  1 drivers
v0x55a1f2b23d60_0 .net "cin", 0 0, L_0x55a1f39eb740;  1 drivers
v0x55a1f2b29c20_0 .net "sum", 0 0, L_0x55a1f39eaf90;  1 drivers
S_0x55a1f23741b0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f317d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ac6050_0 .net "a", 3 0, L_0x55a1f39ee520;  1 drivers
v0x55a1f2adf9b0_0 .net "b", 3 0, L_0x55a1f39ee650;  1 drivers
v0x55a1f2adf3b0_0 .net "ca", 3 0, L_0x55a1f39ee3b0;  1 drivers
v0x55a1f2adf470_0 .net "cin", 3 0, L_0x55a1f39ee780;  1 drivers
v0x55a1f2ad3060_0 .net "sum", 3 0, L_0x55a1f39ee310;  1 drivers
L_0x55a1f39ec2d0 .part L_0x55a1f39ee520, 0, 1;
L_0x55a1f39ec400 .part L_0x55a1f39ee650, 0, 1;
L_0x55a1f39ec530 .part L_0x55a1f39ee780, 0, 1;
L_0x55a1f39ecb40 .part L_0x55a1f39ee520, 1, 1;
L_0x55a1f39ecc70 .part L_0x55a1f39ee650, 1, 1;
L_0x55a1f39ecda0 .part L_0x55a1f39ee780, 1, 1;
L_0x55a1f39ed4e0 .part L_0x55a1f39ee520, 2, 1;
L_0x55a1f39ed610 .part L_0x55a1f39ee650, 2, 1;
L_0x55a1f39ed790 .part L_0x55a1f39ee780, 2, 1;
L_0x55a1f39edd60 .part L_0x55a1f39ee520, 3, 1;
L_0x55a1f39edf20 .part L_0x55a1f39ee650, 3, 1;
L_0x55a1f39ee0e0 .part L_0x55a1f39ee780, 3, 1;
L_0x55a1f39ee310 .concat8 [ 1 1 1 1], L_0x55a1f39ebdb0, L_0x55a1f39ec6d0, L_0x55a1f39ecf80, L_0x55a1f39ed930;
L_0x55a1f39ee3b0 .concat8 [ 1 1 1 1], L_0x55a1f39ec1c0, L_0x55a1f39eca30, L_0x55a1f39ed3d0, L_0x55a1f39edc50;
S_0x55a1f23738b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23741b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39eb900 .functor XOR 1, L_0x55a1f39ec2d0, L_0x55a1f39ec400, C4<0>, C4<0>;
L_0x55a1f39ebdb0 .functor XOR 1, L_0x55a1f39eb900, L_0x55a1f39ec530, C4<0>, C4<0>;
L_0x55a1f39ebe70 .functor AND 1, L_0x55a1f39ec2d0, L_0x55a1f39ec400, C4<1>, C4<1>;
L_0x55a1f39ebf80 .functor AND 1, L_0x55a1f39ec2d0, L_0x55a1f39ec530, C4<1>, C4<1>;
L_0x55a1f39ec040 .functor OR 1, L_0x55a1f39ebe70, L_0x55a1f39ebf80, C4<0>, C4<0>;
L_0x55a1f39ec150 .functor AND 1, L_0x55a1f39ec530, L_0x55a1f39ec400, C4<1>, C4<1>;
L_0x55a1f39ec1c0 .functor OR 1, L_0x55a1f39ec040, L_0x55a1f39ec150, C4<0>, C4<0>;
v0x55a1f2afa090_0 .net *"_s0", 0 0, L_0x55a1f39eb900;  1 drivers
v0x55a1f2b139f0_0 .net *"_s10", 0 0, L_0x55a1f39ec150;  1 drivers
v0x55a1f2b133f0_0 .net *"_s4", 0 0, L_0x55a1f39ebe70;  1 drivers
v0x55a1f2b134b0_0 .net *"_s6", 0 0, L_0x55a1f39ebf80;  1 drivers
v0x55a1f2b070a0_0 .net *"_s8", 0 0, L_0x55a1f39ec040;  1 drivers
v0x55a1f2b06aa0_0 .net "a", 0 0, L_0x55a1f39ec2d0;  1 drivers
v0x55a1f2b06b60_0 .net "b", 0 0, L_0x55a1f39ec400;  1 drivers
v0x55a1f2af9e40_0 .net "ca", 0 0, L_0x55a1f39ec1c0;  1 drivers
v0x55a1f2af9f00_0 .net "cin", 0 0, L_0x55a1f39ec530;  1 drivers
v0x55a1f2b167f0_0 .net "sum", 0 0, L_0x55a1f39ebdb0;  1 drivers
S_0x55a1f2340f70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23741b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ec660 .functor XOR 1, L_0x55a1f39ecb40, L_0x55a1f39ecc70, C4<0>, C4<0>;
L_0x55a1f39ec6d0 .functor XOR 1, L_0x55a1f39ec660, L_0x55a1f39ecda0, C4<0>, C4<0>;
L_0x55a1f39ec740 .functor AND 1, L_0x55a1f39ecb40, L_0x55a1f39ecc70, C4<1>, C4<1>;
L_0x55a1f39ec7b0 .functor AND 1, L_0x55a1f39ecb40, L_0x55a1f39ecda0, C4<1>, C4<1>;
L_0x55a1f39ec870 .functor OR 1, L_0x55a1f39ec740, L_0x55a1f39ec7b0, C4<0>, C4<0>;
L_0x55a1f39ec980 .functor AND 1, L_0x55a1f39ecda0, L_0x55a1f39ecc70, C4<1>, C4<1>;
L_0x55a1f39eca30 .functor OR 1, L_0x55a1f39ec870, L_0x55a1f39ec980, C4<0>, C4<0>;
v0x55a1f2b1f6a0_0 .net *"_s0", 0 0, L_0x55a1f39ec660;  1 drivers
v0x55a1f2b1c610_0 .net *"_s10", 0 0, L_0x55a1f39ec980;  1 drivers
v0x55a1f2b196c0_0 .net *"_s4", 0 0, L_0x55a1f39ec740;  1 drivers
v0x55a1f2b19780_0 .net *"_s6", 0 0, L_0x55a1f39ec7b0;  1 drivers
v0x55a1f2b09df0_0 .net *"_s8", 0 0, L_0x55a1f39ec870;  1 drivers
v0x55a1f2b12d50_0 .net "a", 0 0, L_0x55a1f39ecb40;  1 drivers
v0x55a1f2b12e10_0 .net "b", 0 0, L_0x55a1f39ecc70;  1 drivers
v0x55a1f2b0fcc0_0 .net "ca", 0 0, L_0x55a1f39eca30;  1 drivers
v0x55a1f2b0fd80_0 .net "cin", 0 0, L_0x55a1f39ecda0;  1 drivers
v0x55a1f2b0ce20_0 .net "sum", 0 0, L_0x55a1f39ec6d0;  1 drivers
S_0x55a1f2340670 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23741b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ecf10 .functor XOR 1, L_0x55a1f39ed4e0, L_0x55a1f39ed610, C4<0>, C4<0>;
L_0x55a1f39ecf80 .functor XOR 1, L_0x55a1f39ecf10, L_0x55a1f39ed790, C4<0>, C4<0>;
L_0x55a1f39ed040 .functor AND 1, L_0x55a1f39ed4e0, L_0x55a1f39ed610, C4<1>, C4<1>;
L_0x55a1f39ed150 .functor AND 1, L_0x55a1f39ed4e0, L_0x55a1f39ed790, C4<1>, C4<1>;
L_0x55a1f39ed210 .functor OR 1, L_0x55a1f39ed040, L_0x55a1f39ed150, C4<0>, C4<0>;
L_0x55a1f39ed320 .functor AND 1, L_0x55a1f39ed790, L_0x55a1f39ed610, C4<1>, C4<1>;
L_0x55a1f39ed3d0 .functor OR 1, L_0x55a1f39ed210, L_0x55a1f39ed320, C4<0>, C4<0>;
v0x55a1f2afd4a0_0 .net *"_s0", 0 0, L_0x55a1f39ecf10;  1 drivers
v0x55a1f2b06400_0 .net *"_s10", 0 0, L_0x55a1f39ed320;  1 drivers
v0x55a1f2b03370_0 .net *"_s4", 0 0, L_0x55a1f39ed040;  1 drivers
v0x55a1f2b03430_0 .net *"_s6", 0 0, L_0x55a1f39ed150;  1 drivers
v0x55a1f2b00420_0 .net *"_s8", 0 0, L_0x55a1f39ed210;  1 drivers
v0x55a1f2af0a60_0 .net "a", 0 0, L_0x55a1f39ed4e0;  1 drivers
v0x55a1f2af0b20_0 .net "b", 0 0, L_0x55a1f39ed610;  1 drivers
v0x55a1f2af6930_0 .net "ca", 0 0, L_0x55a1f39ed3d0;  1 drivers
v0x55a1f2af69f0_0 .net "cin", 0 0, L_0x55a1f39ed790;  1 drivers
v0x55a1f2af3a90_0 .net "sum", 0 0, L_0x55a1f39ecf80;  1 drivers
S_0x55a1f2332b20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23741b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ed8c0 .functor XOR 1, L_0x55a1f39edd60, L_0x55a1f39edf20, C4<0>, C4<0>;
L_0x55a1f39ed930 .functor XOR 1, L_0x55a1f39ed8c0, L_0x55a1f39ee0e0, C4<0>, C4<0>;
L_0x55a1f39ed9a0 .functor AND 1, L_0x55a1f39edd60, L_0x55a1f39edf20, C4<1>, C4<1>;
L_0x55a1f39eda10 .functor AND 1, L_0x55a1f39edd60, L_0x55a1f39ee0e0, C4<1>, C4<1>;
L_0x55a1f39edad0 .functor OR 1, L_0x55a1f39ed9a0, L_0x55a1f39eda10, C4<0>, C4<0>;
L_0x55a1f39edbe0 .functor AND 1, L_0x55a1f39ee0e0, L_0x55a1f39edf20, C4<1>, C4<1>;
L_0x55a1f39edc50 .functor OR 1, L_0x55a1f39edad0, L_0x55a1f39edbe0, C4<0>, C4<0>;
v0x55a1f2ab9cf0_0 .net *"_s0", 0 0, L_0x55a1f39ed8c0;  1 drivers
v0x55a1f2ab9660_0 .net *"_s10", 0 0, L_0x55a1f39edbe0;  1 drivers
v0x55a1f2aecf70_0 .net *"_s4", 0 0, L_0x55a1f39ed9a0;  1 drivers
v0x55a1f2aed030_0 .net *"_s6", 0 0, L_0x55a1f39eda10;  1 drivers
v0x55a1f2aec870_0 .net *"_s8", 0 0, L_0x55a1f39edad0;  1 drivers
v0x55a1f2ac66e0_0 .net "a", 0 0, L_0x55a1f39edd60;  1 drivers
v0x55a1f2ac67a0_0 .net "b", 0 0, L_0x55a1f39edf20;  1 drivers
v0x55a1f2aec440_0 .net "ca", 0 0, L_0x55a1f39edc50;  1 drivers
v0x55a1f2aec500_0 .net "cin", 0 0, L_0x55a1f39ee0e0;  1 drivers
v0x55a1f2aebdb0_0 .net "sum", 0 0, L_0x55a1f39ed930;  1 drivers
S_0x55a1f22cb910 .scope module, "a_1" "sixtyBitAdder" 11 8, 12 3 0, S_0x55a1f35e92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e13c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f26d39c0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e13c0;  1 drivers
L_0x7fcc609e1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f26c40f0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1408;  1 drivers
v0x55a1f26cd050_0 .net "a", 64 0, L_0x55a1f3a1c250;  1 drivers
v0x55a1f26cd110_0 .net "b", 64 0, L_0x55a1f3a1c380;  1 drivers
v0x55a1f26c9fc0_0 .net "ca", 64 0, L_0x55a1f3a1c070;  1 drivers
v0x55a1f26c7070_0 .net "cin", 64 0, L_0x55a1f3a1c420;  1 drivers
v0x55a1f26b77a0_0 .net "sum", 64 0, L_0x55a1f3a1bee0;  1 drivers
L_0x55a1f3a05a50 .part L_0x55a1f3a1c250, 0, 32;
L_0x55a1f3a05af0 .part L_0x55a1f3a1c380, 0, 32;
L_0x55a1f3a05b90 .part L_0x55a1f3a1c420, 0, 32;
L_0x55a1f3a1bc10 .part L_0x55a1f3a1c250, 32, 32;
L_0x55a1f3a1bd00 .part L_0x55a1f3a1c380, 32, 32;
L_0x55a1f3a1bdf0 .part L_0x55a1f3a1c420, 32, 32;
L_0x55a1f3a1bee0 .concat8 [ 32 32 1 0], L_0x55a1f3a05780, L_0x55a1f3a1b940, L_0x7fcc609e1408;
L_0x55a1f3a1c070 .concat8 [ 1 32 32 0], L_0x7fcc609e13c0, L_0x55a1f3a058c0, L_0x55a1f3a1ba80;
S_0x55a1f22fec80 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f22cb910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f28e24f0_0 .net "a", 31 0, L_0x55a1f3a05a50;  1 drivers
v0x55a1f28df460_0 .net "b", 31 0, L_0x55a1f3a05af0;  1 drivers
v0x55a1f28dc510_0 .net "ca", 31 0, L_0x55a1f3a058c0;  1 drivers
v0x55a1f28dc5d0_0 .net "cin", 31 0, L_0x55a1f3a05b90;  1 drivers
v0x55a1f28ccc40_0 .net "sum", 31 0, L_0x55a1f3a05780;  1 drivers
L_0x55a1f39fa660 .part L_0x55a1f3a05a50, 0, 16;
L_0x55a1f39fa700 .part L_0x55a1f3a05af0, 0, 16;
L_0x55a1f39fa7a0 .part L_0x55a1f3a05b90, 0, 16;
L_0x55a1f3a05470 .part L_0x55a1f3a05a50, 16, 16;
L_0x55a1f3a05560 .part L_0x55a1f3a05af0, 16, 16;
L_0x55a1f3a05650 .part L_0x55a1f3a05b90, 16, 16;
L_0x55a1f3a05780 .concat8 [ 16 16 0 0], L_0x55a1f39fa360, L_0x55a1f3a05170;
L_0x55a1f3a058c0 .concat8 [ 16 16 0 0], L_0x55a1f39fa400, L_0x55a1f3a05210;
S_0x55a1f230b670 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f22fec80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f29c6390_0 .net "a", 15 0, L_0x55a1f39fa660;  1 drivers
v0x55a1f29cf2f0_0 .net "b", 15 0, L_0x55a1f39fa700;  1 drivers
v0x55a1f29cc260_0 .net "ca", 15 0, L_0x55a1f39fa400;  1 drivers
v0x55a1f29cc320_0 .net "cin", 15 0, L_0x55a1f39fa7a0;  1 drivers
v0x55a1f29c9310_0 .net "sum", 15 0, L_0x55a1f39fa360;  1 drivers
L_0x55a1f39f2170 .part L_0x55a1f39fa660, 0, 4;
L_0x55a1f39f2210 .part L_0x55a1f39fa700, 0, 4;
L_0x55a1f39f22b0 .part L_0x55a1f39fa7a0, 0, 4;
L_0x55a1f39f4b00 .part L_0x55a1f39fa660, 4, 4;
L_0x55a1f39f4bf0 .part L_0x55a1f39fa700, 4, 4;
L_0x55a1f39f4ce0 .part L_0x55a1f39fa7a0, 4, 4;
L_0x55a1f39f75c0 .part L_0x55a1f39fa660, 8, 4;
L_0x55a1f39f7660 .part L_0x55a1f39fa700, 8, 4;
L_0x55a1f39f7750 .part L_0x55a1f39fa7a0, 8, 4;
L_0x55a1f39f9f60 .part L_0x55a1f39fa660, 12, 4;
L_0x55a1f39fa090 .part L_0x55a1f39fa700, 12, 4;
L_0x55a1f39fa1c0 .part L_0x55a1f39fa7a0, 12, 4;
L_0x55a1f39fa360 .concat8 [ 4 4 4 4], L_0x55a1f39f1f60, L_0x55a1f39f48f0, L_0x55a1f39f73b0, L_0x55a1f39f9d50;
L_0x55a1f39fa400 .concat8 [ 4 4 4 4], L_0x55a1f39f2000, L_0x55a1f39f4990, L_0x55a1f39f7450, L_0x55a1f39f9df0;
S_0x55a1f230ad70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f230b670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a84d40_0 .net "a", 3 0, L_0x55a1f39f2170;  1 drivers
v0x55a1f2a1dd40_0 .net "b", 3 0, L_0x55a1f39f2210;  1 drivers
v0x55a1f2a1d6e0_0 .net "ca", 3 0, L_0x55a1f39f2000;  1 drivers
v0x55a1f2a1d7a0_0 .net "cin", 3 0, L_0x55a1f39f22b0;  1 drivers
v0x55a1f2a510e0_0 .net "sum", 3 0, L_0x55a1f39f1f60;  1 drivers
L_0x55a1f39eff20 .part L_0x55a1f39f2170, 0, 1;
L_0x55a1f39f0050 .part L_0x55a1f39f2210, 0, 1;
L_0x55a1f39f0180 .part L_0x55a1f39f22b0, 0, 1;
L_0x55a1f39f0790 .part L_0x55a1f39f2170, 1, 1;
L_0x55a1f39f08c0 .part L_0x55a1f39f2210, 1, 1;
L_0x55a1f39f09f0 .part L_0x55a1f39f22b0, 1, 1;
L_0x55a1f39f1130 .part L_0x55a1f39f2170, 2, 1;
L_0x55a1f39f1260 .part L_0x55a1f39f2210, 2, 1;
L_0x55a1f39f13e0 .part L_0x55a1f39f22b0, 2, 1;
L_0x55a1f39f19b0 .part L_0x55a1f39f2170, 3, 1;
L_0x55a1f39f1b70 .part L_0x55a1f39f2210, 3, 1;
L_0x55a1f39f1d30 .part L_0x55a1f39f22b0, 3, 1;
L_0x55a1f39f1f60 .concat8 [ 1 1 1 1], L_0x55a1f39ee2a0, L_0x55a1f39f0320, L_0x55a1f39f0bd0, L_0x55a1f39f1580;
L_0x55a1f39f2000 .concat8 [ 1 1 1 1], L_0x55a1f39efe10, L_0x55a1f39f0680, L_0x55a1f39f1020, L_0x55a1f39f18a0;
S_0x55a1f22d8430 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f230ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ee8b0 .functor XOR 1, L_0x55a1f39eff20, L_0x55a1f39f0050, C4<0>, C4<0>;
L_0x55a1f39ee2a0 .functor XOR 1, L_0x55a1f39ee8b0, L_0x55a1f39f0180, C4<0>, C4<0>;
L_0x55a1f39efac0 .functor AND 1, L_0x55a1f39eff20, L_0x55a1f39f0050, C4<1>, C4<1>;
L_0x55a1f39efbd0 .functor AND 1, L_0x55a1f39eff20, L_0x55a1f39f0180, C4<1>, C4<1>;
L_0x55a1f39efc90 .functor OR 1, L_0x55a1f39efac0, L_0x55a1f39efbd0, C4<0>, C4<0>;
L_0x55a1f39efda0 .functor AND 1, L_0x55a1f39f0180, L_0x55a1f39f0050, C4<1>, C4<1>;
L_0x55a1f39efe10 .functor OR 1, L_0x55a1f39efc90, L_0x55a1f39efda0, C4<0>, C4<0>;
v0x55a1f2abca20_0 .net *"_s0", 0 0, L_0x55a1f39ee8b0;  1 drivers
v0x55a1f2ac28f0_0 .net *"_s10", 0 0, L_0x55a1f39efda0;  1 drivers
v0x55a1f2abf9a0_0 .net *"_s4", 0 0, L_0x55a1f39efac0;  1 drivers
v0x55a1f2abfa60_0 .net *"_s6", 0 0, L_0x55a1f39efbd0;  1 drivers
v0x55a1f2a934a0_0 .net *"_s8", 0 0, L_0x55a1f39efc90;  1 drivers
v0x55a1f2ab9200_0 .net "a", 0 0, L_0x55a1f39eff20;  1 drivers
v0x55a1f2ab92c0_0 .net "b", 0 0, L_0x55a1f39f0050;  1 drivers
v0x55a1f2ab8ac0_0 .net "ca", 0 0, L_0x55a1f39efe10;  1 drivers
v0x55a1f2ab8b80_0 .net "cin", 0 0, L_0x55a1f39f0180;  1 drivers
v0x55a1f2a92ec0_0 .net "sum", 0 0, L_0x55a1f39ee2a0;  1 drivers
S_0x55a1f22d7b30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f230ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f02b0 .functor XOR 1, L_0x55a1f39f0790, L_0x55a1f39f08c0, C4<0>, C4<0>;
L_0x55a1f39f0320 .functor XOR 1, L_0x55a1f39f02b0, L_0x55a1f39f09f0, C4<0>, C4<0>;
L_0x55a1f39f0390 .functor AND 1, L_0x55a1f39f0790, L_0x55a1f39f08c0, C4<1>, C4<1>;
L_0x55a1f39f0400 .functor AND 1, L_0x55a1f39f0790, L_0x55a1f39f09f0, C4<1>, C4<1>;
L_0x55a1f39f04c0 .functor OR 1, L_0x55a1f39f0390, L_0x55a1f39f0400, C4<0>, C4<0>;
L_0x55a1f39f05d0 .functor AND 1, L_0x55a1f39f09f0, L_0x55a1f39f08c0, C4<1>, C4<1>;
L_0x55a1f39f0680 .functor OR 1, L_0x55a1f39f04c0, L_0x55a1f39f05d0, C4<0>, C4<0>;
v0x55a1f2aac770_0 .net *"_s0", 0 0, L_0x55a1f39f02b0;  1 drivers
v0x55a1f2aac170_0 .net *"_s10", 0 0, L_0x55a1f39f05d0;  1 drivers
v0x55a1f2a9fe20_0 .net *"_s4", 0 0, L_0x55a1f39f0390;  1 drivers
v0x55a1f2a9fee0_0 .net *"_s6", 0 0, L_0x55a1f39f0400;  1 drivers
v0x55a1f2a9f820_0 .net *"_s8", 0 0, L_0x55a1f39f04c0;  1 drivers
v0x55a1f2a92bc0_0 .net "a", 0 0, L_0x55a1f39f0790;  1 drivers
v0x55a1f2a92c80_0 .net "b", 0 0, L_0x55a1f39f08c0;  1 drivers
v0x55a1f2aaf4c0_0 .net "ca", 0 0, L_0x55a1f39f0680;  1 drivers
v0x55a1f2aaf580_0 .net "cin", 0 0, L_0x55a1f39f09f0;  1 drivers
v0x55a1f2ab84d0_0 .net "sum", 0 0, L_0x55a1f39f0320;  1 drivers
S_0x55a1f2297a00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f230ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f0b60 .functor XOR 1, L_0x55a1f39f1130, L_0x55a1f39f1260, C4<0>, C4<0>;
L_0x55a1f39f0bd0 .functor XOR 1, L_0x55a1f39f0b60, L_0x55a1f39f13e0, C4<0>, C4<0>;
L_0x55a1f39f0c90 .functor AND 1, L_0x55a1f39f1130, L_0x55a1f39f1260, C4<1>, C4<1>;
L_0x55a1f39f0da0 .functor AND 1, L_0x55a1f39f1130, L_0x55a1f39f13e0, C4<1>, C4<1>;
L_0x55a1f39f0e60 .functor OR 1, L_0x55a1f39f0c90, L_0x55a1f39f0da0, C4<0>, C4<0>;
L_0x55a1f39f0f70 .functor AND 1, L_0x55a1f39f13e0, L_0x55a1f39f1260, C4<1>, C4<1>;
L_0x55a1f39f1020 .functor OR 1, L_0x55a1f39f0e60, L_0x55a1f39f0f70, C4<0>, C4<0>;
v0x55a1f2ab5390_0 .net *"_s0", 0 0, L_0x55a1f39f0b60;  1 drivers
v0x55a1f2ab2440_0 .net *"_s10", 0 0, L_0x55a1f39f0f70;  1 drivers
v0x55a1f2aa2b70_0 .net *"_s4", 0 0, L_0x55a1f39f0c90;  1 drivers
v0x55a1f2aa2c30_0 .net *"_s6", 0 0, L_0x55a1f39f0da0;  1 drivers
v0x55a1f2aabad0_0 .net *"_s8", 0 0, L_0x55a1f39f0e60;  1 drivers
v0x55a1f2aa8a40_0 .net "a", 0 0, L_0x55a1f39f1130;  1 drivers
v0x55a1f2aa8b00_0 .net "b", 0 0, L_0x55a1f39f1260;  1 drivers
v0x55a1f2aa5af0_0 .net "ca", 0 0, L_0x55a1f39f1020;  1 drivers
v0x55a1f2aa5bb0_0 .net "cin", 0 0, L_0x55a1f39f13e0;  1 drivers
v0x55a1f2a962d0_0 .net "sum", 0 0, L_0x55a1f39f0bd0;  1 drivers
S_0x55a1f22a43f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f230ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f1510 .functor XOR 1, L_0x55a1f39f19b0, L_0x55a1f39f1b70, C4<0>, C4<0>;
L_0x55a1f39f1580 .functor XOR 1, L_0x55a1f39f1510, L_0x55a1f39f1d30, C4<0>, C4<0>;
L_0x55a1f39f15f0 .functor AND 1, L_0x55a1f39f19b0, L_0x55a1f39f1b70, C4<1>, C4<1>;
L_0x55a1f39f1660 .functor AND 1, L_0x55a1f39f19b0, L_0x55a1f39f1d30, C4<1>, C4<1>;
L_0x55a1f39f1720 .functor OR 1, L_0x55a1f39f15f0, L_0x55a1f39f1660, C4<0>, C4<0>;
L_0x55a1f39f1830 .functor AND 1, L_0x55a1f39f1d30, L_0x55a1f39f1b70, C4<1>, C4<1>;
L_0x55a1f39f18a0 .functor OR 1, L_0x55a1f39f1720, L_0x55a1f39f1830, C4<0>, C4<0>;
v0x55a1f2a9f180_0 .net *"_s0", 0 0, L_0x55a1f39f1510;  1 drivers
v0x55a1f2a9c0f0_0 .net *"_s10", 0 0, L_0x55a1f39f1830;  1 drivers
v0x55a1f2a991a0_0 .net *"_s4", 0 0, L_0x55a1f39f15f0;  1 drivers
v0x55a1f2a99260_0 .net *"_s6", 0 0, L_0x55a1f39f1660;  1 drivers
v0x55a1f2a897e0_0 .net *"_s8", 0 0, L_0x55a1f39f1720;  1 drivers
v0x55a1f2a8f6b0_0 .net "a", 0 0, L_0x55a1f39f19b0;  1 drivers
v0x55a1f2a8f770_0 .net "b", 0 0, L_0x55a1f39f1b70;  1 drivers
v0x55a1f2a8c760_0 .net "ca", 0 0, L_0x55a1f39f18a0;  1 drivers
v0x55a1f2a8c820_0 .net "cin", 0 0, L_0x55a1f39f1d30;  1 drivers
v0x55a1f2a1d540_0 .net "sum", 0 0, L_0x55a1f39f1580;  1 drivers
S_0x55a1f22a3af0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f230b670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a505f0_0 .net "a", 3 0, L_0x55a1f39f4b00;  1 drivers
v0x55a1f2a4feb0_0 .net "b", 3 0, L_0x55a1f39f4bf0;  1 drivers
v0x55a1f2a2a200_0 .net "ca", 3 0, L_0x55a1f39f4990;  1 drivers
v0x55a1f2a2a2c0_0 .net "cin", 3 0, L_0x55a1f39f4ce0;  1 drivers
v0x55a1f2a43b60_0 .net "sum", 3 0, L_0x55a1f39f48f0;  1 drivers
L_0x55a1f39f28b0 .part L_0x55a1f39f4b00, 0, 1;
L_0x55a1f39f29e0 .part L_0x55a1f39f4bf0, 0, 1;
L_0x55a1f39f2b10 .part L_0x55a1f39f4ce0, 0, 1;
L_0x55a1f39f3120 .part L_0x55a1f39f4b00, 1, 1;
L_0x55a1f39f3250 .part L_0x55a1f39f4bf0, 1, 1;
L_0x55a1f39f3380 .part L_0x55a1f39f4ce0, 1, 1;
L_0x55a1f39f3ac0 .part L_0x55a1f39f4b00, 2, 1;
L_0x55a1f39f3bf0 .part L_0x55a1f39f4bf0, 2, 1;
L_0x55a1f39f3d70 .part L_0x55a1f39f4ce0, 2, 1;
L_0x55a1f39f4340 .part L_0x55a1f39f4b00, 3, 1;
L_0x55a1f39f4500 .part L_0x55a1f39f4bf0, 3, 1;
L_0x55a1f39f46c0 .part L_0x55a1f39f4ce0, 3, 1;
L_0x55a1f39f48f0 .concat8 [ 1 1 1 1], L_0x55a1f39f2350, L_0x55a1f39f2cb0, L_0x55a1f39f3560, L_0x55a1f39f3f10;
L_0x55a1f39f4990 .concat8 [ 1 1 1 1], L_0x55a1f39f27a0, L_0x55a1f39f3010, L_0x55a1f39f39b0, L_0x55a1f39f4230;
S_0x55a1f22711b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f22a3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f1ef0 .functor XOR 1, L_0x55a1f39f28b0, L_0x55a1f39f29e0, C4<0>, C4<0>;
L_0x55a1f39f2350 .functor XOR 1, L_0x55a1f39f1ef0, L_0x55a1f39f2b10, C4<0>, C4<0>;
L_0x55a1f39f2410 .functor AND 1, L_0x55a1f39f28b0, L_0x55a1f39f29e0, C4<1>, C4<1>;
L_0x55a1f39f2520 .functor AND 1, L_0x55a1f39f28b0, L_0x55a1f39f2b10, C4<1>, C4<1>;
L_0x55a1f39f25e0 .functor OR 1, L_0x55a1f39f2410, L_0x55a1f39f2520, C4<0>, C4<0>;
L_0x55a1f39f26f0 .functor AND 1, L_0x55a1f39f2b10, L_0x55a1f39f29e0, C4<1>, C4<1>;
L_0x55a1f39f27a0 .functor OR 1, L_0x55a1f39f25e0, L_0x55a1f39f26f0, C4<0>, C4<0>;
v0x55a1f2a50a50_0 .net *"_s0", 0 0, L_0x55a1f39f1ef0;  1 drivers
v0x55a1f2a84360_0 .net *"_s10", 0 0, L_0x55a1f39f26f0;  1 drivers
v0x55a1f2a83c60_0 .net *"_s4", 0 0, L_0x55a1f39f2410;  1 drivers
v0x55a1f2a83d20_0 .net *"_s6", 0 0, L_0x55a1f39f2520;  1 drivers
v0x55a1f2a5dad0_0 .net *"_s8", 0 0, L_0x55a1f39f25e0;  1 drivers
v0x55a1f2a83830_0 .net "a", 0 0, L_0x55a1f39f28b0;  1 drivers
v0x55a1f2a838f0_0 .net "b", 0 0, L_0x55a1f39f29e0;  1 drivers
v0x55a1f2a830f0_0 .net "ca", 0 0, L_0x55a1f39f27a0;  1 drivers
v0x55a1f2a831b0_0 .net "cin", 0 0, L_0x55a1f39f2b10;  1 drivers
v0x55a1f2a5d4f0_0 .net "sum", 0 0, L_0x55a1f39f2350;  1 drivers
S_0x55a1f22708b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f22a3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f2c40 .functor XOR 1, L_0x55a1f39f3120, L_0x55a1f39f3250, C4<0>, C4<0>;
L_0x55a1f39f2cb0 .functor XOR 1, L_0x55a1f39f2c40, L_0x55a1f39f3380, C4<0>, C4<0>;
L_0x55a1f39f2d20 .functor AND 1, L_0x55a1f39f3120, L_0x55a1f39f3250, C4<1>, C4<1>;
L_0x55a1f39f2d90 .functor AND 1, L_0x55a1f39f3120, L_0x55a1f39f3380, C4<1>, C4<1>;
L_0x55a1f39f2e50 .functor OR 1, L_0x55a1f39f2d20, L_0x55a1f39f2d90, C4<0>, C4<0>;
L_0x55a1f39f2f60 .functor AND 1, L_0x55a1f39f3380, L_0x55a1f39f3250, C4<1>, C4<1>;
L_0x55a1f39f3010 .functor OR 1, L_0x55a1f39f2e50, L_0x55a1f39f2f60, C4<0>, C4<0>;
v0x55a1f2a76da0_0 .net *"_s0", 0 0, L_0x55a1f39f2c40;  1 drivers
v0x55a1f2a767a0_0 .net *"_s10", 0 0, L_0x55a1f39f2f60;  1 drivers
v0x55a1f2a6a450_0 .net *"_s4", 0 0, L_0x55a1f39f2d20;  1 drivers
v0x55a1f2a6a510_0 .net *"_s6", 0 0, L_0x55a1f39f2d90;  1 drivers
v0x55a1f2a69e50_0 .net *"_s8", 0 0, L_0x55a1f39f2e50;  1 drivers
v0x55a1f2a5d1f0_0 .net "a", 0 0, L_0x55a1f39f3120;  1 drivers
v0x55a1f2a5d2b0_0 .net "b", 0 0, L_0x55a1f39f3250;  1 drivers
v0x55a1f2a79af0_0 .net "ca", 0 0, L_0x55a1f39f3010;  1 drivers
v0x55a1f2a79bb0_0 .net "cin", 0 0, L_0x55a1f39f3380;  1 drivers
v0x55a1f2a82b00_0 .net "sum", 0 0, L_0x55a1f39f2cb0;  1 drivers
S_0x55a1f2262cd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f22a3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f34f0 .functor XOR 1, L_0x55a1f39f3ac0, L_0x55a1f39f3bf0, C4<0>, C4<0>;
L_0x55a1f39f3560 .functor XOR 1, L_0x55a1f39f34f0, L_0x55a1f39f3d70, C4<0>, C4<0>;
L_0x55a1f39f3620 .functor AND 1, L_0x55a1f39f3ac0, L_0x55a1f39f3bf0, C4<1>, C4<1>;
L_0x55a1f39f3730 .functor AND 1, L_0x55a1f39f3ac0, L_0x55a1f39f3d70, C4<1>, C4<1>;
L_0x55a1f39f37f0 .functor OR 1, L_0x55a1f39f3620, L_0x55a1f39f3730, C4<0>, C4<0>;
L_0x55a1f39f3900 .functor AND 1, L_0x55a1f39f3d70, L_0x55a1f39f3bf0, C4<1>, C4<1>;
L_0x55a1f39f39b0 .functor OR 1, L_0x55a1f39f37f0, L_0x55a1f39f3900, C4<0>, C4<0>;
v0x55a1f2a7f9c0_0 .net *"_s0", 0 0, L_0x55a1f39f34f0;  1 drivers
v0x55a1f2a7ca70_0 .net *"_s10", 0 0, L_0x55a1f39f3900;  1 drivers
v0x55a1f2a6d1a0_0 .net *"_s4", 0 0, L_0x55a1f39f3620;  1 drivers
v0x55a1f2a6d260_0 .net *"_s6", 0 0, L_0x55a1f39f3730;  1 drivers
v0x55a1f2a76100_0 .net *"_s8", 0 0, L_0x55a1f39f37f0;  1 drivers
v0x55a1f2a73070_0 .net "a", 0 0, L_0x55a1f39f3ac0;  1 drivers
v0x55a1f2a73130_0 .net "b", 0 0, L_0x55a1f39f3bf0;  1 drivers
v0x55a1f2a70120_0 .net "ca", 0 0, L_0x55a1f39f39b0;  1 drivers
v0x55a1f2a701e0_0 .net "cin", 0 0, L_0x55a1f39f3d70;  1 drivers
v0x55a1f2a60900_0 .net "sum", 0 0, L_0x55a1f39f3560;  1 drivers
S_0x55a1f2262880 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f22a3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f3ea0 .functor XOR 1, L_0x55a1f39f4340, L_0x55a1f39f4500, C4<0>, C4<0>;
L_0x55a1f39f3f10 .functor XOR 1, L_0x55a1f39f3ea0, L_0x55a1f39f46c0, C4<0>, C4<0>;
L_0x55a1f39f3f80 .functor AND 1, L_0x55a1f39f4340, L_0x55a1f39f4500, C4<1>, C4<1>;
L_0x55a1f39f3ff0 .functor AND 1, L_0x55a1f39f4340, L_0x55a1f39f46c0, C4<1>, C4<1>;
L_0x55a1f39f40b0 .functor OR 1, L_0x55a1f39f3f80, L_0x55a1f39f3ff0, C4<0>, C4<0>;
L_0x55a1f39f41c0 .functor AND 1, L_0x55a1f39f46c0, L_0x55a1f39f4500, C4<1>, C4<1>;
L_0x55a1f39f4230 .functor OR 1, L_0x55a1f39f40b0, L_0x55a1f39f41c0, C4<0>, C4<0>;
v0x55a1f2a697b0_0 .net *"_s0", 0 0, L_0x55a1f39f3ea0;  1 drivers
v0x55a1f2a66720_0 .net *"_s10", 0 0, L_0x55a1f39f41c0;  1 drivers
v0x55a1f2a637d0_0 .net *"_s4", 0 0, L_0x55a1f39f3f80;  1 drivers
v0x55a1f2a63890_0 .net *"_s6", 0 0, L_0x55a1f39f3ff0;  1 drivers
v0x55a1f2a53e10_0 .net *"_s8", 0 0, L_0x55a1f39f40b0;  1 drivers
v0x55a1f2a59ce0_0 .net "a", 0 0, L_0x55a1f39f4340;  1 drivers
v0x55a1f2a59da0_0 .net "b", 0 0, L_0x55a1f39f4500;  1 drivers
v0x55a1f2a56d90_0 .net "ca", 0 0, L_0x55a1f39f4230;  1 drivers
v0x55a1f2a56e50_0 .net "cin", 0 0, L_0x55a1f39f46c0;  1 drivers
v0x55a1f2a2a940_0 .net "sum", 0 0, L_0x55a1f39f3f10;  1 drivers
S_0x55a1f21fbac0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f230b670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a0f520_0 .net "a", 3 0, L_0x55a1f39f75c0;  1 drivers
v0x55a1f2a031d0_0 .net "b", 3 0, L_0x55a1f39f7660;  1 drivers
v0x55a1f2a02bd0_0 .net "ca", 3 0, L_0x55a1f39f7450;  1 drivers
v0x55a1f2a02c90_0 .net "cin", 3 0, L_0x55a1f39f7750;  1 drivers
v0x55a1f29f5f70_0 .net "sum", 3 0, L_0x55a1f39f73b0;  1 drivers
L_0x55a1f39f5370 .part L_0x55a1f39f75c0, 0, 1;
L_0x55a1f39f54a0 .part L_0x55a1f39f7660, 0, 1;
L_0x55a1f39f55d0 .part L_0x55a1f39f7750, 0, 1;
L_0x55a1f39f5be0 .part L_0x55a1f39f75c0, 1, 1;
L_0x55a1f39f5d10 .part L_0x55a1f39f7660, 1, 1;
L_0x55a1f39f5e40 .part L_0x55a1f39f7750, 1, 1;
L_0x55a1f39f6580 .part L_0x55a1f39f75c0, 2, 1;
L_0x55a1f39f66b0 .part L_0x55a1f39f7660, 2, 1;
L_0x55a1f39f6830 .part L_0x55a1f39f7750, 2, 1;
L_0x55a1f39f6e00 .part L_0x55a1f39f75c0, 3, 1;
L_0x55a1f39f6fc0 .part L_0x55a1f39f7660, 3, 1;
L_0x55a1f39f7180 .part L_0x55a1f39f7750, 3, 1;
L_0x55a1f39f73b0 .concat8 [ 1 1 1 1], L_0x55a1f39f4e10, L_0x55a1f39f5770, L_0x55a1f39f6020, L_0x55a1f39f69d0;
L_0x55a1f39f7450 .concat8 [ 1 1 1 1], L_0x55a1f39f5260, L_0x55a1f39f5ad0, L_0x55a1f39f6470, L_0x55a1f39f6cf0;
S_0x55a1f222ee30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f21fbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f4880 .functor XOR 1, L_0x55a1f39f5370, L_0x55a1f39f54a0, C4<0>, C4<0>;
L_0x55a1f39f4e10 .functor XOR 1, L_0x55a1f39f4880, L_0x55a1f39f55d0, C4<0>, C4<0>;
L_0x55a1f39f4ed0 .functor AND 1, L_0x55a1f39f5370, L_0x55a1f39f54a0, C4<1>, C4<1>;
L_0x55a1f39f4fe0 .functor AND 1, L_0x55a1f39f5370, L_0x55a1f39f55d0, C4<1>, C4<1>;
L_0x55a1f39f50a0 .functor OR 1, L_0x55a1f39f4ed0, L_0x55a1f39f4fe0, C4<0>, C4<0>;
L_0x55a1f39f51b0 .functor AND 1, L_0x55a1f39f55d0, L_0x55a1f39f54a0, C4<1>, C4<1>;
L_0x55a1f39f5260 .functor OR 1, L_0x55a1f39f50a0, L_0x55a1f39f51b0, C4<0>, C4<0>;
v0x55a1f2a43560_0 .net *"_s0", 0 0, L_0x55a1f39f4880;  1 drivers
v0x55a1f2a37210_0 .net *"_s10", 0 0, L_0x55a1f39f51b0;  1 drivers
v0x55a1f2a36c10_0 .net *"_s4", 0 0, L_0x55a1f39f4ed0;  1 drivers
v0x55a1f2a36cd0_0 .net *"_s6", 0 0, L_0x55a1f39f4fe0;  1 drivers
v0x55a1f2a29fb0_0 .net *"_s8", 0 0, L_0x55a1f39f50a0;  1 drivers
v0x55a1f2a468b0_0 .net "a", 0 0, L_0x55a1f39f5370;  1 drivers
v0x55a1f2a46970_0 .net "b", 0 0, L_0x55a1f39f54a0;  1 drivers
v0x55a1f2a4f810_0 .net "ca", 0 0, L_0x55a1f39f5260;  1 drivers
v0x55a1f2a4f8d0_0 .net "cin", 0 0, L_0x55a1f39f55d0;  1 drivers
v0x55a1f2a4c830_0 .net "sum", 0 0, L_0x55a1f39f4e10;  1 drivers
S_0x55a1f223b820 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f21fbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f5700 .functor XOR 1, L_0x55a1f39f5be0, L_0x55a1f39f5d10, C4<0>, C4<0>;
L_0x55a1f39f5770 .functor XOR 1, L_0x55a1f39f5700, L_0x55a1f39f5e40, C4<0>, C4<0>;
L_0x55a1f39f57e0 .functor AND 1, L_0x55a1f39f5be0, L_0x55a1f39f5d10, C4<1>, C4<1>;
L_0x55a1f39f5850 .functor AND 1, L_0x55a1f39f5be0, L_0x55a1f39f5e40, C4<1>, C4<1>;
L_0x55a1f39f5910 .functor OR 1, L_0x55a1f39f57e0, L_0x55a1f39f5850, C4<0>, C4<0>;
L_0x55a1f39f5a20 .functor AND 1, L_0x55a1f39f5e40, L_0x55a1f39f5d10, C4<1>, C4<1>;
L_0x55a1f39f5ad0 .functor OR 1, L_0x55a1f39f5910, L_0x55a1f39f5a20, C4<0>, C4<0>;
v0x55a1f2a49830_0 .net *"_s0", 0 0, L_0x55a1f39f5700;  1 drivers
v0x55a1f2a39f60_0 .net *"_s10", 0 0, L_0x55a1f39f5a20;  1 drivers
v0x55a1f2a42ec0_0 .net *"_s4", 0 0, L_0x55a1f39f57e0;  1 drivers
v0x55a1f2a42f80_0 .net *"_s6", 0 0, L_0x55a1f39f5850;  1 drivers
v0x55a1f2a3fe30_0 .net *"_s8", 0 0, L_0x55a1f39f5910;  1 drivers
v0x55a1f2a3cee0_0 .net "a", 0 0, L_0x55a1f39f5be0;  1 drivers
v0x55a1f2a3cfa0_0 .net "b", 0 0, L_0x55a1f39f5d10;  1 drivers
v0x55a1f2a2d610_0 .net "ca", 0 0, L_0x55a1f39f5ad0;  1 drivers
v0x55a1f2a2d6d0_0 .net "cin", 0 0, L_0x55a1f39f5e40;  1 drivers
v0x55a1f2a36620_0 .net "sum", 0 0, L_0x55a1f39f5770;  1 drivers
S_0x55a1f223af20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f21fbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f5fb0 .functor XOR 1, L_0x55a1f39f6580, L_0x55a1f39f66b0, C4<0>, C4<0>;
L_0x55a1f39f6020 .functor XOR 1, L_0x55a1f39f5fb0, L_0x55a1f39f6830, C4<0>, C4<0>;
L_0x55a1f39f60e0 .functor AND 1, L_0x55a1f39f6580, L_0x55a1f39f66b0, C4<1>, C4<1>;
L_0x55a1f39f61f0 .functor AND 1, L_0x55a1f39f6580, L_0x55a1f39f6830, C4<1>, C4<1>;
L_0x55a1f39f62b0 .functor OR 1, L_0x55a1f39f60e0, L_0x55a1f39f61f0, C4<0>, C4<0>;
L_0x55a1f39f63c0 .functor AND 1, L_0x55a1f39f6830, L_0x55a1f39f66b0, C4<1>, C4<1>;
L_0x55a1f39f6470 .functor OR 1, L_0x55a1f39f62b0, L_0x55a1f39f63c0, C4<0>, C4<0>;
v0x55a1f2a334e0_0 .net *"_s0", 0 0, L_0x55a1f39f5fb0;  1 drivers
v0x55a1f2a30590_0 .net *"_s10", 0 0, L_0x55a1f39f63c0;  1 drivers
v0x55a1f2a20bd0_0 .net *"_s4", 0 0, L_0x55a1f39f60e0;  1 drivers
v0x55a1f2a20c90_0 .net *"_s6", 0 0, L_0x55a1f39f61f0;  1 drivers
v0x55a1f2a26aa0_0 .net *"_s8", 0 0, L_0x55a1f39f62b0;  1 drivers
v0x55a1f2a23b50_0 .net "a", 0 0, L_0x55a1f39f6580;  1 drivers
v0x55a1f2a23c10_0 .net "b", 0 0, L_0x55a1f39f66b0;  1 drivers
v0x55a1f29e9e60_0 .net "ca", 0 0, L_0x55a1f39f6470;  1 drivers
v0x55a1f29e9f20_0 .net "cin", 0 0, L_0x55a1f39f6830;  1 drivers
v0x55a1f29e9880_0 .net "sum", 0 0, L_0x55a1f39f6020;  1 drivers
S_0x55a1f22085e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f21fbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f6960 .functor XOR 1, L_0x55a1f39f6e00, L_0x55a1f39f6fc0, C4<0>, C4<0>;
L_0x55a1f39f69d0 .functor XOR 1, L_0x55a1f39f6960, L_0x55a1f39f7180, C4<0>, C4<0>;
L_0x55a1f39f6a40 .functor AND 1, L_0x55a1f39f6e00, L_0x55a1f39f6fc0, C4<1>, C4<1>;
L_0x55a1f39f6ab0 .functor AND 1, L_0x55a1f39f6e00, L_0x55a1f39f7180, C4<1>, C4<1>;
L_0x55a1f39f6b70 .functor OR 1, L_0x55a1f39f6a40, L_0x55a1f39f6ab0, C4<0>, C4<0>;
L_0x55a1f39f6c80 .functor AND 1, L_0x55a1f39f7180, L_0x55a1f39f6fc0, C4<1>, C4<1>;
L_0x55a1f39f6cf0 .functor OR 1, L_0x55a1f39f6b70, L_0x55a1f39f6c80, C4<0>, C4<0>;
v0x55a1f2a1d0e0_0 .net *"_s0", 0 0, L_0x55a1f39f6960;  1 drivers
v0x55a1f2a1c9e0_0 .net *"_s10", 0 0, L_0x55a1f39f6c80;  1 drivers
v0x55a1f29f6850_0 .net *"_s4", 0 0, L_0x55a1f39f6a40;  1 drivers
v0x55a1f29f6910_0 .net *"_s6", 0 0, L_0x55a1f39f6ab0;  1 drivers
v0x55a1f2a1c5b0_0 .net *"_s8", 0 0, L_0x55a1f39f6b70;  1 drivers
v0x55a1f2a1be70_0 .net "a", 0 0, L_0x55a1f39f6e00;  1 drivers
v0x55a1f2a1bf30_0 .net "b", 0 0, L_0x55a1f39f6fc0;  1 drivers
v0x55a1f29f61c0_0 .net "ca", 0 0, L_0x55a1f39f6cf0;  1 drivers
v0x55a1f29f6280_0 .net "cin", 0 0, L_0x55a1f39f7180;  1 drivers
v0x55a1f2a0fbd0_0 .net "sum", 0 0, L_0x55a1f39f69d0;  1 drivers
S_0x55a1f2207ce0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f230b670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29d2ce0_0 .net "a", 3 0, L_0x55a1f39f9f60;  1 drivers
v0x55a1f29dbc40_0 .net "b", 3 0, L_0x55a1f39fa090;  1 drivers
v0x55a1f29d8bb0_0 .net "ca", 3 0, L_0x55a1f39f9df0;  1 drivers
v0x55a1f29d8c70_0 .net "cin", 3 0, L_0x55a1f39fa1c0;  1 drivers
v0x55a1f29d5c60_0 .net "sum", 3 0, L_0x55a1f39f9d50;  1 drivers
L_0x55a1f39f7d10 .part L_0x55a1f39f9f60, 0, 1;
L_0x55a1f39f7e40 .part L_0x55a1f39fa090, 0, 1;
L_0x55a1f39f7f70 .part L_0x55a1f39fa1c0, 0, 1;
L_0x55a1f39f8580 .part L_0x55a1f39f9f60, 1, 1;
L_0x55a1f39f86b0 .part L_0x55a1f39fa090, 1, 1;
L_0x55a1f39f87e0 .part L_0x55a1f39fa1c0, 1, 1;
L_0x55a1f39f8f20 .part L_0x55a1f39f9f60, 2, 1;
L_0x55a1f39f9050 .part L_0x55a1f39fa090, 2, 1;
L_0x55a1f39f91d0 .part L_0x55a1f39fa1c0, 2, 1;
L_0x55a1f39f97a0 .part L_0x55a1f39f9f60, 3, 1;
L_0x55a1f39f9960 .part L_0x55a1f39fa090, 3, 1;
L_0x55a1f39f9b20 .part L_0x55a1f39fa1c0, 3, 1;
L_0x55a1f39f9d50 .concat8 [ 1 1 1 1], L_0x55a1f39f77f0, L_0x55a1f39f8110, L_0x55a1f39f89c0, L_0x55a1f39f9370;
L_0x55a1f39f9df0 .concat8 [ 1 1 1 1], L_0x55a1f39f7c00, L_0x55a1f39f8470, L_0x55a1f39f8e10, L_0x55a1f39f9690;
S_0x55a1f21c7bb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2207ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f7340 .functor XOR 1, L_0x55a1f39f7d10, L_0x55a1f39f7e40, C4<0>, C4<0>;
L_0x55a1f39f77f0 .functor XOR 1, L_0x55a1f39f7340, L_0x55a1f39f7f70, C4<0>, C4<0>;
L_0x55a1f39f78b0 .functor AND 1, L_0x55a1f39f7d10, L_0x55a1f39f7e40, C4<1>, C4<1>;
L_0x55a1f39f79c0 .functor AND 1, L_0x55a1f39f7d10, L_0x55a1f39f7f70, C4<1>, C4<1>;
L_0x55a1f39f7a80 .functor OR 1, L_0x55a1f39f78b0, L_0x55a1f39f79c0, C4<0>, C4<0>;
L_0x55a1f39f7b90 .functor AND 1, L_0x55a1f39f7f70, L_0x55a1f39f7e40, C4<1>, C4<1>;
L_0x55a1f39f7c00 .functor OR 1, L_0x55a1f39f7a80, L_0x55a1f39f7b90, C4<0>, C4<0>;
v0x55a1f2a12870_0 .net *"_s0", 0 0, L_0x55a1f39f7340;  1 drivers
v0x55a1f2a1b7d0_0 .net *"_s10", 0 0, L_0x55a1f39f7b90;  1 drivers
v0x55a1f2a18740_0 .net *"_s4", 0 0, L_0x55a1f39f78b0;  1 drivers
v0x55a1f2a18800_0 .net *"_s6", 0 0, L_0x55a1f39f79c0;  1 drivers
v0x55a1f2a157f0_0 .net *"_s8", 0 0, L_0x55a1f39f7a80;  1 drivers
v0x55a1f2a05f20_0 .net "a", 0 0, L_0x55a1f39f7d10;  1 drivers
v0x55a1f2a05fe0_0 .net "b", 0 0, L_0x55a1f39f7e40;  1 drivers
v0x55a1f2a0ee80_0 .net "ca", 0 0, L_0x55a1f39f7c00;  1 drivers
v0x55a1f2a0ef40_0 .net "cin", 0 0, L_0x55a1f39f7f70;  1 drivers
v0x55a1f2a0bea0_0 .net "sum", 0 0, L_0x55a1f39f77f0;  1 drivers
S_0x55a1f21d45a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2207ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f80a0 .functor XOR 1, L_0x55a1f39f8580, L_0x55a1f39f86b0, C4<0>, C4<0>;
L_0x55a1f39f8110 .functor XOR 1, L_0x55a1f39f80a0, L_0x55a1f39f87e0, C4<0>, C4<0>;
L_0x55a1f39f8180 .functor AND 1, L_0x55a1f39f8580, L_0x55a1f39f86b0, C4<1>, C4<1>;
L_0x55a1f39f81f0 .functor AND 1, L_0x55a1f39f8580, L_0x55a1f39f87e0, C4<1>, C4<1>;
L_0x55a1f39f82b0 .functor OR 1, L_0x55a1f39f8180, L_0x55a1f39f81f0, C4<0>, C4<0>;
L_0x55a1f39f83c0 .functor AND 1, L_0x55a1f39f87e0, L_0x55a1f39f86b0, C4<1>, C4<1>;
L_0x55a1f39f8470 .functor OR 1, L_0x55a1f39f82b0, L_0x55a1f39f83c0, C4<0>, C4<0>;
v0x55a1f2a08ea0_0 .net *"_s0", 0 0, L_0x55a1f39f80a0;  1 drivers
v0x55a1f29f95d0_0 .net *"_s10", 0 0, L_0x55a1f39f83c0;  1 drivers
v0x55a1f2a02530_0 .net *"_s4", 0 0, L_0x55a1f39f8180;  1 drivers
v0x55a1f2a025f0_0 .net *"_s6", 0 0, L_0x55a1f39f81f0;  1 drivers
v0x55a1f29ff4a0_0 .net *"_s8", 0 0, L_0x55a1f39f82b0;  1 drivers
v0x55a1f29fc550_0 .net "a", 0 0, L_0x55a1f39f8580;  1 drivers
v0x55a1f29fc610_0 .net "b", 0 0, L_0x55a1f39f86b0;  1 drivers
v0x55a1f29ecb90_0 .net "ca", 0 0, L_0x55a1f39f8470;  1 drivers
v0x55a1f29ecc50_0 .net "cin", 0 0, L_0x55a1f39f87e0;  1 drivers
v0x55a1f29f2b10_0 .net "sum", 0 0, L_0x55a1f39f8110;  1 drivers
S_0x55a1f21d3ca0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2207ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f8950 .functor XOR 1, L_0x55a1f39f8f20, L_0x55a1f39f9050, C4<0>, C4<0>;
L_0x55a1f39f89c0 .functor XOR 1, L_0x55a1f39f8950, L_0x55a1f39f91d0, C4<0>, C4<0>;
L_0x55a1f39f8a80 .functor AND 1, L_0x55a1f39f8f20, L_0x55a1f39f9050, C4<1>, C4<1>;
L_0x55a1f39f8b90 .functor AND 1, L_0x55a1f39f8f20, L_0x55a1f39f91d0, C4<1>, C4<1>;
L_0x55a1f39f8c50 .functor OR 1, L_0x55a1f39f8a80, L_0x55a1f39f8b90, C4<0>, C4<0>;
L_0x55a1f39f8d60 .functor AND 1, L_0x55a1f39f91d0, L_0x55a1f39f9050, C4<1>, C4<1>;
L_0x55a1f39f8e10 .functor OR 1, L_0x55a1f39f8c50, L_0x55a1f39f8d60, C4<0>, C4<0>;
v0x55a1f29efb10_0 .net *"_s0", 0 0, L_0x55a1f39f8950;  1 drivers
v0x55a1f29c3610_0 .net *"_s10", 0 0, L_0x55a1f39f8d60;  1 drivers
v0x55a1f29e9370_0 .net *"_s4", 0 0, L_0x55a1f39f8a80;  1 drivers
v0x55a1f29e9430_0 .net *"_s6", 0 0, L_0x55a1f39f8b90;  1 drivers
v0x55a1f29e8c30_0 .net *"_s8", 0 0, L_0x55a1f39f8c50;  1 drivers
v0x55a1f29c2f80_0 .net "a", 0 0, L_0x55a1f39f8f20;  1 drivers
v0x55a1f29c3040_0 .net "b", 0 0, L_0x55a1f39f9050;  1 drivers
v0x55a1f29dc8e0_0 .net "ca", 0 0, L_0x55a1f39f8e10;  1 drivers
v0x55a1f29dc9a0_0 .net "cin", 0 0, L_0x55a1f39f91d0;  1 drivers
v0x55a1f29dc390_0 .net "sum", 0 0, L_0x55a1f39f89c0;  1 drivers
S_0x55a1f21a1360 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2207ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39f9300 .functor XOR 1, L_0x55a1f39f97a0, L_0x55a1f39f9960, C4<0>, C4<0>;
L_0x55a1f39f9370 .functor XOR 1, L_0x55a1f39f9300, L_0x55a1f39f9b20, C4<0>, C4<0>;
L_0x55a1f39f93e0 .functor AND 1, L_0x55a1f39f97a0, L_0x55a1f39f9960, C4<1>, C4<1>;
L_0x55a1f39f9450 .functor AND 1, L_0x55a1f39f97a0, L_0x55a1f39f9b20, C4<1>, C4<1>;
L_0x55a1f39f9510 .functor OR 1, L_0x55a1f39f93e0, L_0x55a1f39f9450, C4<0>, C4<0>;
L_0x55a1f39f9620 .functor AND 1, L_0x55a1f39f9b20, L_0x55a1f39f9960, C4<1>, C4<1>;
L_0x55a1f39f9690 .functor OR 1, L_0x55a1f39f9510, L_0x55a1f39f9620, C4<0>, C4<0>;
v0x55a1f29cff90_0 .net *"_s0", 0 0, L_0x55a1f39f9300;  1 drivers
v0x55a1f29cf990_0 .net *"_s10", 0 0, L_0x55a1f39f9620;  1 drivers
v0x55a1f29c2d30_0 .net *"_s4", 0 0, L_0x55a1f39f93e0;  1 drivers
v0x55a1f29c2df0_0 .net *"_s6", 0 0, L_0x55a1f39f9450;  1 drivers
v0x55a1f29df630_0 .net *"_s8", 0 0, L_0x55a1f39f9510;  1 drivers
v0x55a1f29e8590_0 .net "a", 0 0, L_0x55a1f39f97a0;  1 drivers
v0x55a1f29e8650_0 .net "b", 0 0, L_0x55a1f39f9960;  1 drivers
v0x55a1f29e5500_0 .net "ca", 0 0, L_0x55a1f39f9690;  1 drivers
v0x55a1f29e55c0_0 .net "cin", 0 0, L_0x55a1f39f9b20;  1 drivers
v0x55a1f29e2660_0 .net "sum", 0 0, L_0x55a1f39f9370;  1 drivers
S_0x55a1f21a0a60 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f22fec80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f28c9ef0_0 .net "a", 15 0, L_0x55a1f3a05470;  1 drivers
v0x55a1f28c98f0_0 .net "b", 15 0, L_0x55a1f3a05560;  1 drivers
v0x55a1f28bcc90_0 .net "ca", 15 0, L_0x55a1f3a05210;  1 drivers
v0x55a1f28bcd50_0 .net "cin", 15 0, L_0x55a1f3a05650;  1 drivers
v0x55a1f28d9590_0 .net "sum", 15 0, L_0x55a1f3a05170;  1 drivers
L_0x55a1f39fcf80 .part L_0x55a1f3a05470, 0, 4;
L_0x55a1f39fd020 .part L_0x55a1f3a05560, 0, 4;
L_0x55a1f39fd0c0 .part L_0x55a1f3a05650, 0, 4;
L_0x55a1f39ff910 .part L_0x55a1f3a05470, 4, 4;
L_0x55a1f39ffa00 .part L_0x55a1f3a05560, 4, 4;
L_0x55a1f39ffaf0 .part L_0x55a1f3a05650, 4, 4;
L_0x55a1f3a023d0 .part L_0x55a1f3a05470, 8, 4;
L_0x55a1f3a02470 .part L_0x55a1f3a05560, 8, 4;
L_0x55a1f3a02560 .part L_0x55a1f3a05650, 8, 4;
L_0x55a1f3a04d70 .part L_0x55a1f3a05470, 12, 4;
L_0x55a1f3a04ea0 .part L_0x55a1f3a05560, 12, 4;
L_0x55a1f3a04fd0 .part L_0x55a1f3a05650, 12, 4;
L_0x55a1f3a05170 .concat8 [ 4 4 4 4], L_0x55a1f39fcd20, L_0x55a1f39ff700, L_0x55a1f3a021c0, L_0x55a1f3a04b60;
L_0x55a1f3a05210 .concat8 [ 4 4 4 4], L_0x55a1f39fcdc0, L_0x55a1f39ff7a0, L_0x55a1f3a02260, L_0x55a1f3a04c00;
S_0x55a1f1ff3ce0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f21a0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29a28d0_0 .net "a", 3 0, L_0x55a1f39fcf80;  1 drivers
v0x55a1f299f980_0 .net "b", 3 0, L_0x55a1f39fd020;  1 drivers
v0x55a1f29900b0_0 .net "ca", 3 0, L_0x55a1f39fcdc0;  1 drivers
v0x55a1f2990170_0 .net "cin", 3 0, L_0x55a1f39fd0c0;  1 drivers
v0x55a1f2999010_0 .net "sum", 3 0, L_0x55a1f39fcd20;  1 drivers
L_0x55a1f39fad30 .part L_0x55a1f39fcf80, 0, 1;
L_0x55a1f39fae60 .part L_0x55a1f39fd020, 0, 1;
L_0x55a1f39faf90 .part L_0x55a1f39fd0c0, 0, 1;
L_0x55a1f39fb5a0 .part L_0x55a1f39fcf80, 1, 1;
L_0x55a1f39fb6d0 .part L_0x55a1f39fd020, 1, 1;
L_0x55a1f39fb800 .part L_0x55a1f39fd0c0, 1, 1;
L_0x55a1f39fbf40 .part L_0x55a1f39fcf80, 2, 1;
L_0x55a1f39fc070 .part L_0x55a1f39fd020, 2, 1;
L_0x55a1f39fc1a0 .part L_0x55a1f39fd0c0, 2, 1;
L_0x55a1f39fc770 .part L_0x55a1f39fcf80, 3, 1;
L_0x55a1f39fc930 .part L_0x55a1f39fd020, 3, 1;
L_0x55a1f39fcaf0 .part L_0x55a1f39fd0c0, 3, 1;
L_0x55a1f39fcd20 .concat8 [ 1 1 1 1], L_0x55a1f39f9ce0, L_0x55a1f39fb130, L_0x55a1f39fb9e0, L_0x55a1f39fc340;
L_0x55a1f39fcdc0 .concat8 [ 1 1 1 1], L_0x55a1f39fac20, L_0x55a1f39fb490, L_0x55a1f39fbe30, L_0x55a1f39fc660;
S_0x55a1f2192850 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1ff3ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fa2f0 .functor XOR 1, L_0x55a1f39fad30, L_0x55a1f39fae60, C4<0>, C4<0>;
L_0x55a1f39f9ce0 .functor XOR 1, L_0x55a1f39fa2f0, L_0x55a1f39faf90, C4<0>, C4<0>;
L_0x55a1f39fa890 .functor AND 1, L_0x55a1f39fad30, L_0x55a1f39fae60, C4<1>, C4<1>;
L_0x55a1f39fa9a0 .functor AND 1, L_0x55a1f39fad30, L_0x55a1f39faf90, C4<1>, C4<1>;
L_0x55a1f39faa60 .functor OR 1, L_0x55a1f39fa890, L_0x55a1f39fa9a0, C4<0>, C4<0>;
L_0x55a1f39fab70 .functor AND 1, L_0x55a1f39faf90, L_0x55a1f39fae60, C4<1>, C4<1>;
L_0x55a1f39fac20 .functor OR 1, L_0x55a1f39faa60, L_0x55a1f39fab70, C4<0>, C4<0>;
v0x55a1f29b9950_0 .net *"_s0", 0 0, L_0x55a1f39fa2f0;  1 drivers
v0x55a1f29bf820_0 .net *"_s10", 0 0, L_0x55a1f39fab70;  1 drivers
v0x55a1f29bc8d0_0 .net *"_s4", 0 0, L_0x55a1f39fa890;  1 drivers
v0x55a1f29bc990_0 .net *"_s6", 0 0, L_0x55a1f39fa9a0;  1 drivers
v0x55a1f29b5490_0 .net *"_s8", 0 0, L_0x55a1f39faa60;  1 drivers
v0x55a1f294ccf0_0 .net "a", 0 0, L_0x55a1f39fad30;  1 drivers
v0x55a1f294cdb0_0 .net "b", 0 0, L_0x55a1f39fae60;  1 drivers
v0x55a1f29b48b0_0 .net "ca", 0 0, L_0x55a1f39fac20;  1 drivers
v0x55a1f29b4970_0 .net "cin", 0 0, L_0x55a1f39faf90;  1 drivers
v0x55a1f29b4650_0 .net "sum", 0 0, L_0x55a1f39f9ce0;  1 drivers
S_0x55a1f2192400 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1ff3ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fb0c0 .functor XOR 1, L_0x55a1f39fb5a0, L_0x55a1f39fb6d0, C4<0>, C4<0>;
L_0x55a1f39fb130 .functor XOR 1, L_0x55a1f39fb0c0, L_0x55a1f39fb800, C4<0>, C4<0>;
L_0x55a1f39fb1a0 .functor AND 1, L_0x55a1f39fb5a0, L_0x55a1f39fb6d0, C4<1>, C4<1>;
L_0x55a1f39fb210 .functor AND 1, L_0x55a1f39fb5a0, L_0x55a1f39fb800, C4<1>, C4<1>;
L_0x55a1f39fb2d0 .functor OR 1, L_0x55a1f39fb1a0, L_0x55a1f39fb210, C4<0>, C4<0>;
L_0x55a1f39fb3e0 .functor AND 1, L_0x55a1f39fb800, L_0x55a1f39fb6d0, C4<1>, C4<1>;
L_0x55a1f39fb490 .functor OR 1, L_0x55a1f39fb2d0, L_0x55a1f39fb3e0, C4<0>, C4<0>;
v0x55a1f294d5a0_0 .net *"_s0", 0 0, L_0x55a1f39fb0c0;  1 drivers
v0x55a1f294cf40_0 .net *"_s10", 0 0, L_0x55a1f39fb3e0;  1 drivers
v0x55a1f2980940_0 .net *"_s4", 0 0, L_0x55a1f39fb1a0;  1 drivers
v0x55a1f2980a00_0 .net *"_s6", 0 0, L_0x55a1f39fb210;  1 drivers
v0x55a1f29802b0_0 .net *"_s8", 0 0, L_0x55a1f39fb2d0;  1 drivers
v0x55a1f29b3bc0_0 .net "a", 0 0, L_0x55a1f39fb5a0;  1 drivers
v0x55a1f29b3c80_0 .net "b", 0 0, L_0x55a1f39fb6d0;  1 drivers
v0x55a1f29b34c0_0 .net "ca", 0 0, L_0x55a1f39fb490;  1 drivers
v0x55a1f29b3580_0 .net "cin", 0 0, L_0x55a1f39fb800;  1 drivers
v0x55a1f298d3e0_0 .net "sum", 0 0, L_0x55a1f39fb130;  1 drivers
S_0x55a1f212b640 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1ff3ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fb970 .functor XOR 1, L_0x55a1f39fbf40, L_0x55a1f39fc070, C4<0>, C4<0>;
L_0x55a1f39fb9e0 .functor XOR 1, L_0x55a1f39fb970, L_0x55a1f39fc1a0, C4<0>, C4<0>;
L_0x55a1f39fbaa0 .functor AND 1, L_0x55a1f39fbf40, L_0x55a1f39fc070, C4<1>, C4<1>;
L_0x55a1f39fbbb0 .functor AND 1, L_0x55a1f39fbf40, L_0x55a1f39fc1a0, C4<1>, C4<1>;
L_0x55a1f39fbc70 .functor OR 1, L_0x55a1f39fbaa0, L_0x55a1f39fbbb0, C4<0>, C4<0>;
L_0x55a1f39fbd80 .functor AND 1, L_0x55a1f39fc1a0, L_0x55a1f39fc070, C4<1>, C4<1>;
L_0x55a1f39fbe30 .functor OR 1, L_0x55a1f39fbc70, L_0x55a1f39fbd80, C4<0>, C4<0>;
v0x55a1f29b3090_0 .net *"_s0", 0 0, L_0x55a1f39fb970;  1 drivers
v0x55a1f29b2950_0 .net *"_s10", 0 0, L_0x55a1f39fbd80;  1 drivers
v0x55a1f298cca0_0 .net *"_s4", 0 0, L_0x55a1f39fbaa0;  1 drivers
v0x55a1f298cd60_0 .net *"_s6", 0 0, L_0x55a1f39fbbb0;  1 drivers
v0x55a1f29a6600_0 .net *"_s8", 0 0, L_0x55a1f39fbc70;  1 drivers
v0x55a1f29a6000_0 .net "a", 0 0, L_0x55a1f39fbf40;  1 drivers
v0x55a1f29a60c0_0 .net "b", 0 0, L_0x55a1f39fc070;  1 drivers
v0x55a1f2999cb0_0 .net "ca", 0 0, L_0x55a1f39fbe30;  1 drivers
v0x55a1f2999d70_0 .net "cin", 0 0, L_0x55a1f39fc1a0;  1 drivers
v0x55a1f2999760_0 .net "sum", 0 0, L_0x55a1f39fb9e0;  1 drivers
S_0x55a1f215e9b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1ff3ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fc2d0 .functor XOR 1, L_0x55a1f39fc770, L_0x55a1f39fc930, C4<0>, C4<0>;
L_0x55a1f39fc340 .functor XOR 1, L_0x55a1f39fc2d0, L_0x55a1f39fcaf0, C4<0>, C4<0>;
L_0x55a1f39fc3b0 .functor AND 1, L_0x55a1f39fc770, L_0x55a1f39fc930, C4<1>, C4<1>;
L_0x55a1f39fc420 .functor AND 1, L_0x55a1f39fc770, L_0x55a1f39fcaf0, C4<1>, C4<1>;
L_0x55a1f39fc4e0 .functor OR 1, L_0x55a1f39fc3b0, L_0x55a1f39fc420, C4<0>, C4<0>;
L_0x55a1f39fc5f0 .functor AND 1, L_0x55a1f39fcaf0, L_0x55a1f39fc930, C4<1>, C4<1>;
L_0x55a1f39fc660 .functor OR 1, L_0x55a1f39fc4e0, L_0x55a1f39fc5f0, C4<0>, C4<0>;
v0x55a1f298ca50_0 .net *"_s0", 0 0, L_0x55a1f39fc2d0;  1 drivers
v0x55a1f29a9350_0 .net *"_s10", 0 0, L_0x55a1f39fc5f0;  1 drivers
v0x55a1f29b22b0_0 .net *"_s4", 0 0, L_0x55a1f39fc3b0;  1 drivers
v0x55a1f29b2370_0 .net *"_s6", 0 0, L_0x55a1f39fc420;  1 drivers
v0x55a1f29af220_0 .net *"_s8", 0 0, L_0x55a1f39fc4e0;  1 drivers
v0x55a1f29ac2d0_0 .net "a", 0 0, L_0x55a1f39fc770;  1 drivers
v0x55a1f29ac390_0 .net "b", 0 0, L_0x55a1f39fc930;  1 drivers
v0x55a1f299ca00_0 .net "ca", 0 0, L_0x55a1f39fc660;  1 drivers
v0x55a1f299cac0_0 .net "cin", 0 0, L_0x55a1f39fcaf0;  1 drivers
v0x55a1f29a5a10_0 .net "sum", 0 0, L_0x55a1f39fc340;  1 drivers
S_0x55a1f216b3a0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f21a0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29533b0_0 .net "a", 3 0, L_0x55a1f39ff910;  1 drivers
v0x55a1f29196c0_0 .net "b", 3 0, L_0x55a1f39ffa00;  1 drivers
v0x55a1f2919030_0 .net "ca", 3 0, L_0x55a1f39ff7a0;  1 drivers
v0x55a1f29190f0_0 .net "cin", 3 0, L_0x55a1f39ffaf0;  1 drivers
v0x55a1f294c940_0 .net "sum", 3 0, L_0x55a1f39ff700;  1 drivers
L_0x55a1f39fd6c0 .part L_0x55a1f39ff910, 0, 1;
L_0x55a1f39fd7f0 .part L_0x55a1f39ffa00, 0, 1;
L_0x55a1f39fd920 .part L_0x55a1f39ffaf0, 0, 1;
L_0x55a1f39fdf30 .part L_0x55a1f39ff910, 1, 1;
L_0x55a1f39fe060 .part L_0x55a1f39ffa00, 1, 1;
L_0x55a1f39fe190 .part L_0x55a1f39ffaf0, 1, 1;
L_0x55a1f39fe8d0 .part L_0x55a1f39ff910, 2, 1;
L_0x55a1f39fea00 .part L_0x55a1f39ffa00, 2, 1;
L_0x55a1f39feb80 .part L_0x55a1f39ffaf0, 2, 1;
L_0x55a1f39ff150 .part L_0x55a1f39ff910, 3, 1;
L_0x55a1f39ff310 .part L_0x55a1f39ffa00, 3, 1;
L_0x55a1f39ff4d0 .part L_0x55a1f39ffaf0, 3, 1;
L_0x55a1f39ff700 .concat8 [ 1 1 1 1], L_0x55a1f39fd160, L_0x55a1f39fdac0, L_0x55a1f39fe370, L_0x55a1f39fed20;
L_0x55a1f39ff7a0 .concat8 [ 1 1 1 1], L_0x55a1f39fd5b0, L_0x55a1f39fde20, L_0x55a1f39fe7c0, L_0x55a1f39ff040;
S_0x55a1f216aaa0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f216b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fccb0 .functor XOR 1, L_0x55a1f39fd6c0, L_0x55a1f39fd7f0, C4<0>, C4<0>;
L_0x55a1f39fd160 .functor XOR 1, L_0x55a1f39fccb0, L_0x55a1f39fd920, C4<0>, C4<0>;
L_0x55a1f39fd220 .functor AND 1, L_0x55a1f39fd6c0, L_0x55a1f39fd7f0, C4<1>, C4<1>;
L_0x55a1f39fd330 .functor AND 1, L_0x55a1f39fd6c0, L_0x55a1f39fd920, C4<1>, C4<1>;
L_0x55a1f39fd3f0 .functor OR 1, L_0x55a1f39fd220, L_0x55a1f39fd330, C4<0>, C4<0>;
L_0x55a1f39fd500 .functor AND 1, L_0x55a1f39fd920, L_0x55a1f39fd7f0, C4<1>, C4<1>;
L_0x55a1f39fd5b0 .functor OR 1, L_0x55a1f39fd3f0, L_0x55a1f39fd500, C4<0>, C4<0>;
v0x55a1f2995f80_0 .net *"_s0", 0 0, L_0x55a1f39fccb0;  1 drivers
v0x55a1f2993030_0 .net *"_s10", 0 0, L_0x55a1f39fd500;  1 drivers
v0x55a1f2983670_0 .net *"_s4", 0 0, L_0x55a1f39fd220;  1 drivers
v0x55a1f2983730_0 .net *"_s6", 0 0, L_0x55a1f39fd330;  1 drivers
v0x55a1f2989540_0 .net *"_s8", 0 0, L_0x55a1f39fd3f0;  1 drivers
v0x55a1f29865f0_0 .net "a", 0 0, L_0x55a1f39fd6c0;  1 drivers
v0x55a1f29866b0_0 .net "b", 0 0, L_0x55a1f39fd7f0;  1 drivers
v0x55a1f295a0f0_0 .net "ca", 0 0, L_0x55a1f39fd5b0;  1 drivers
v0x55a1f295a1b0_0 .net "cin", 0 0, L_0x55a1f39fd920;  1 drivers
v0x55a1f297ff00_0 .net "sum", 0 0, L_0x55a1f39fd160;  1 drivers
S_0x55a1f2138160 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f216b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fda50 .functor XOR 1, L_0x55a1f39fdf30, L_0x55a1f39fe060, C4<0>, C4<0>;
L_0x55a1f39fdac0 .functor XOR 1, L_0x55a1f39fda50, L_0x55a1f39fe190, C4<0>, C4<0>;
L_0x55a1f39fdb30 .functor AND 1, L_0x55a1f39fdf30, L_0x55a1f39fe060, C4<1>, C4<1>;
L_0x55a1f39fdba0 .functor AND 1, L_0x55a1f39fdf30, L_0x55a1f39fe190, C4<1>, C4<1>;
L_0x55a1f39fdc60 .functor OR 1, L_0x55a1f39fdb30, L_0x55a1f39fdba0, C4<0>, C4<0>;
L_0x55a1f39fdd70 .functor AND 1, L_0x55a1f39fe190, L_0x55a1f39fe060, C4<1>, C4<1>;
L_0x55a1f39fde20 .functor OR 1, L_0x55a1f39fdc60, L_0x55a1f39fdd70, C4<0>, C4<0>;
v0x55a1f297f710_0 .net *"_s0", 0 0, L_0x55a1f39fda50;  1 drivers
v0x55a1f2959a60_0 .net *"_s10", 0 0, L_0x55a1f39fdd70;  1 drivers
v0x55a1f29733c0_0 .net *"_s4", 0 0, L_0x55a1f39fdb30;  1 drivers
v0x55a1f2973480_0 .net *"_s6", 0 0, L_0x55a1f39fdba0;  1 drivers
v0x55a1f2972dc0_0 .net *"_s8", 0 0, L_0x55a1f39fdc60;  1 drivers
v0x55a1f2966a70_0 .net "a", 0 0, L_0x55a1f39fdf30;  1 drivers
v0x55a1f2966b30_0 .net "b", 0 0, L_0x55a1f39fe060;  1 drivers
v0x55a1f2966470_0 .net "ca", 0 0, L_0x55a1f39fde20;  1 drivers
v0x55a1f2966530_0 .net "cin", 0 0, L_0x55a1f39fe190;  1 drivers
v0x55a1f29598c0_0 .net "sum", 0 0, L_0x55a1f39fdac0;  1 drivers
S_0x55a1f2137860 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f216b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fe300 .functor XOR 1, L_0x55a1f39fe8d0, L_0x55a1f39fea00, C4<0>, C4<0>;
L_0x55a1f39fe370 .functor XOR 1, L_0x55a1f39fe300, L_0x55a1f39feb80, C4<0>, C4<0>;
L_0x55a1f39fe430 .functor AND 1, L_0x55a1f39fe8d0, L_0x55a1f39fea00, C4<1>, C4<1>;
L_0x55a1f39fe540 .functor AND 1, L_0x55a1f39fe8d0, L_0x55a1f39feb80, C4<1>, C4<1>;
L_0x55a1f39fe600 .functor OR 1, L_0x55a1f39fe430, L_0x55a1f39fe540, C4<0>, C4<0>;
L_0x55a1f39fe710 .functor AND 1, L_0x55a1f39feb80, L_0x55a1f39fea00, C4<1>, C4<1>;
L_0x55a1f39fe7c0 .functor OR 1, L_0x55a1f39fe600, L_0x55a1f39fe710, C4<0>, C4<0>;
v0x55a1f2976110_0 .net *"_s0", 0 0, L_0x55a1f39fe300;  1 drivers
v0x55a1f297f070_0 .net *"_s10", 0 0, L_0x55a1f39fe710;  1 drivers
v0x55a1f297bfe0_0 .net *"_s4", 0 0, L_0x55a1f39fe430;  1 drivers
v0x55a1f297c0a0_0 .net *"_s6", 0 0, L_0x55a1f39fe540;  1 drivers
v0x55a1f2979090_0 .net *"_s8", 0 0, L_0x55a1f39fe600;  1 drivers
v0x55a1f29697c0_0 .net "a", 0 0, L_0x55a1f39fe8d0;  1 drivers
v0x55a1f2969880_0 .net "b", 0 0, L_0x55a1f39fea00;  1 drivers
v0x55a1f2972720_0 .net "ca", 0 0, L_0x55a1f39fe7c0;  1 drivers
v0x55a1f29727e0_0 .net "cin", 0 0, L_0x55a1f39feb80;  1 drivers
v0x55a1f296f740_0 .net "sum", 0 0, L_0x55a1f39fe370;  1 drivers
S_0x55a1f20f7730 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f216b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39fecb0 .functor XOR 1, L_0x55a1f39ff150, L_0x55a1f39ff310, C4<0>, C4<0>;
L_0x55a1f39fed20 .functor XOR 1, L_0x55a1f39fecb0, L_0x55a1f39ff4d0, C4<0>, C4<0>;
L_0x55a1f39fed90 .functor AND 1, L_0x55a1f39ff150, L_0x55a1f39ff310, C4<1>, C4<1>;
L_0x55a1f39fee00 .functor AND 1, L_0x55a1f39ff150, L_0x55a1f39ff4d0, C4<1>, C4<1>;
L_0x55a1f39feec0 .functor OR 1, L_0x55a1f39fed90, L_0x55a1f39fee00, C4<0>, C4<0>;
L_0x55a1f39fefd0 .functor AND 1, L_0x55a1f39ff4d0, L_0x55a1f39ff310, C4<1>, C4<1>;
L_0x55a1f39ff040 .functor OR 1, L_0x55a1f39feec0, L_0x55a1f39fefd0, C4<0>, C4<0>;
v0x55a1f296c740_0 .net *"_s0", 0 0, L_0x55a1f39fecb0;  1 drivers
v0x55a1f295ce70_0 .net *"_s10", 0 0, L_0x55a1f39fefd0;  1 drivers
v0x55a1f2965dd0_0 .net *"_s4", 0 0, L_0x55a1f39fed90;  1 drivers
v0x55a1f2965e90_0 .net *"_s6", 0 0, L_0x55a1f39fee00;  1 drivers
v0x55a1f2962d40_0 .net *"_s8", 0 0, L_0x55a1f39feec0;  1 drivers
v0x55a1f295fdf0_0 .net "a", 0 0, L_0x55a1f39ff150;  1 drivers
v0x55a1f295feb0_0 .net "b", 0 0, L_0x55a1f39ff310;  1 drivers
v0x55a1f2950430_0 .net "ca", 0 0, L_0x55a1f39ff040;  1 drivers
v0x55a1f29504f0_0 .net "cin", 0 0, L_0x55a1f39ff4d0;  1 drivers
v0x55a1f29563b0_0 .net "sum", 0 0, L_0x55a1f39fed20;  1 drivers
S_0x55a1f2104120 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f21a0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f28f27e0_0 .net "a", 3 0, L_0x55a1f3a023d0;  1 drivers
v0x55a1f290c140_0 .net "b", 3 0, L_0x55a1f3a02470;  1 drivers
v0x55a1f290bb40_0 .net "ca", 3 0, L_0x55a1f3a02260;  1 drivers
v0x55a1f290bc00_0 .net "cin", 3 0, L_0x55a1f3a02560;  1 drivers
v0x55a1f28ff7f0_0 .net "sum", 3 0, L_0x55a1f3a021c0;  1 drivers
L_0x55a1f3a00180 .part L_0x55a1f3a023d0, 0, 1;
L_0x55a1f3a002b0 .part L_0x55a1f3a02470, 0, 1;
L_0x55a1f3a003e0 .part L_0x55a1f3a02560, 0, 1;
L_0x55a1f3a009f0 .part L_0x55a1f3a023d0, 1, 1;
L_0x55a1f3a00b20 .part L_0x55a1f3a02470, 1, 1;
L_0x55a1f3a00c50 .part L_0x55a1f3a02560, 1, 1;
L_0x55a1f3a01390 .part L_0x55a1f3a023d0, 2, 1;
L_0x55a1f3a014c0 .part L_0x55a1f3a02470, 2, 1;
L_0x55a1f3a01640 .part L_0x55a1f3a02560, 2, 1;
L_0x55a1f3a01c10 .part L_0x55a1f3a023d0, 3, 1;
L_0x55a1f3a01dd0 .part L_0x55a1f3a02470, 3, 1;
L_0x55a1f3a01f90 .part L_0x55a1f3a02560, 3, 1;
L_0x55a1f3a021c0 .concat8 [ 1 1 1 1], L_0x55a1f39ffc20, L_0x55a1f3a00580, L_0x55a1f3a00e30, L_0x55a1f3a017e0;
L_0x55a1f3a02260 .concat8 [ 1 1 1 1], L_0x55a1f3a00070, L_0x55a1f3a008e0, L_0x55a1f3a01280, L_0x55a1f3a01b00;
S_0x55a1f2103820 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2104120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f39ff690 .functor XOR 1, L_0x55a1f3a00180, L_0x55a1f3a002b0, C4<0>, C4<0>;
L_0x55a1f39ffc20 .functor XOR 1, L_0x55a1f39ff690, L_0x55a1f3a003e0, C4<0>, C4<0>;
L_0x55a1f39ffce0 .functor AND 1, L_0x55a1f3a00180, L_0x55a1f3a002b0, C4<1>, C4<1>;
L_0x55a1f39ffdf0 .functor AND 1, L_0x55a1f3a00180, L_0x55a1f3a003e0, C4<1>, C4<1>;
L_0x55a1f39ffeb0 .functor OR 1, L_0x55a1f39ffce0, L_0x55a1f39ffdf0, C4<0>, C4<0>;
L_0x55a1f39fffc0 .functor AND 1, L_0x55a1f3a003e0, L_0x55a1f3a002b0, C4<1>, C4<1>;
L_0x55a1f3a00070 .functor OR 1, L_0x55a1f39ffeb0, L_0x55a1f39fffc0, C4<0>, C4<0>;
v0x55a1f294c240_0 .net *"_s0", 0 0, L_0x55a1f39ff690;  1 drivers
v0x55a1f29260b0_0 .net *"_s10", 0 0, L_0x55a1f39fffc0;  1 drivers
v0x55a1f294be10_0 .net *"_s4", 0 0, L_0x55a1f39ffce0;  1 drivers
v0x55a1f294bed0_0 .net *"_s6", 0 0, L_0x55a1f39ffdf0;  1 drivers
v0x55a1f294b6d0_0 .net *"_s8", 0 0, L_0x55a1f39ffeb0;  1 drivers
v0x55a1f2925a20_0 .net "a", 0 0, L_0x55a1f3a00180;  1 drivers
v0x55a1f2925ae0_0 .net "b", 0 0, L_0x55a1f3a002b0;  1 drivers
v0x55a1f293f380_0 .net "ca", 0 0, L_0x55a1f3a00070;  1 drivers
v0x55a1f293f440_0 .net "cin", 0 0, L_0x55a1f3a003e0;  1 drivers
v0x55a1f293ee30_0 .net "sum", 0 0, L_0x55a1f39ffc20;  1 drivers
S_0x55a1f20d0ee0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2104120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a00510 .functor XOR 1, L_0x55a1f3a009f0, L_0x55a1f3a00b20, C4<0>, C4<0>;
L_0x55a1f3a00580 .functor XOR 1, L_0x55a1f3a00510, L_0x55a1f3a00c50, C4<0>, C4<0>;
L_0x55a1f3a005f0 .functor AND 1, L_0x55a1f3a009f0, L_0x55a1f3a00b20, C4<1>, C4<1>;
L_0x55a1f3a00660 .functor AND 1, L_0x55a1f3a009f0, L_0x55a1f3a00c50, C4<1>, C4<1>;
L_0x55a1f3a00720 .functor OR 1, L_0x55a1f3a005f0, L_0x55a1f3a00660, C4<0>, C4<0>;
L_0x55a1f3a00830 .functor AND 1, L_0x55a1f3a00c50, L_0x55a1f3a00b20, C4<1>, C4<1>;
L_0x55a1f3a008e0 .functor OR 1, L_0x55a1f3a00720, L_0x55a1f3a00830, C4<0>, C4<0>;
v0x55a1f2932a30_0 .net *"_s0", 0 0, L_0x55a1f3a00510;  1 drivers
v0x55a1f2932430_0 .net *"_s10", 0 0, L_0x55a1f3a00830;  1 drivers
v0x55a1f29257d0_0 .net *"_s4", 0 0, L_0x55a1f3a005f0;  1 drivers
v0x55a1f2925890_0 .net *"_s6", 0 0, L_0x55a1f3a00660;  1 drivers
v0x55a1f29420d0_0 .net *"_s8", 0 0, L_0x55a1f3a00720;  1 drivers
v0x55a1f294b030_0 .net "a", 0 0, L_0x55a1f3a009f0;  1 drivers
v0x55a1f294b0f0_0 .net "b", 0 0, L_0x55a1f3a00b20;  1 drivers
v0x55a1f2947fa0_0 .net "ca", 0 0, L_0x55a1f3a008e0;  1 drivers
v0x55a1f2948060_0 .net "cin", 0 0, L_0x55a1f3a00c50;  1 drivers
v0x55a1f2945100_0 .net "sum", 0 0, L_0x55a1f3a00580;  1 drivers
S_0x55a1f20d05e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2104120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a00dc0 .functor XOR 1, L_0x55a1f3a01390, L_0x55a1f3a014c0, C4<0>, C4<0>;
L_0x55a1f3a00e30 .functor XOR 1, L_0x55a1f3a00dc0, L_0x55a1f3a01640, C4<0>, C4<0>;
L_0x55a1f3a00ef0 .functor AND 1, L_0x55a1f3a01390, L_0x55a1f3a014c0, C4<1>, C4<1>;
L_0x55a1f3a01000 .functor AND 1, L_0x55a1f3a01390, L_0x55a1f3a01640, C4<1>, C4<1>;
L_0x55a1f3a010c0 .functor OR 1, L_0x55a1f3a00ef0, L_0x55a1f3a01000, C4<0>, C4<0>;
L_0x55a1f3a011d0 .functor AND 1, L_0x55a1f3a01640, L_0x55a1f3a014c0, C4<1>, C4<1>;
L_0x55a1f3a01280 .functor OR 1, L_0x55a1f3a010c0, L_0x55a1f3a011d0, C4<0>, C4<0>;
v0x55a1f2935780_0 .net *"_s0", 0 0, L_0x55a1f3a00dc0;  1 drivers
v0x55a1f293e6e0_0 .net *"_s10", 0 0, L_0x55a1f3a011d0;  1 drivers
v0x55a1f293b650_0 .net *"_s4", 0 0, L_0x55a1f3a00ef0;  1 drivers
v0x55a1f293b710_0 .net *"_s6", 0 0, L_0x55a1f3a01000;  1 drivers
v0x55a1f2938700_0 .net *"_s8", 0 0, L_0x55a1f3a010c0;  1 drivers
v0x55a1f2928e30_0 .net "a", 0 0, L_0x55a1f3a01390;  1 drivers
v0x55a1f2928ef0_0 .net "b", 0 0, L_0x55a1f3a014c0;  1 drivers
v0x55a1f2931d90_0 .net "ca", 0 0, L_0x55a1f3a01280;  1 drivers
v0x55a1f2931e50_0 .net "cin", 0 0, L_0x55a1f3a01640;  1 drivers
v0x55a1f292edb0_0 .net "sum", 0 0, L_0x55a1f3a00e30;  1 drivers
S_0x55a1f20c2a90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2104120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a01770 .functor XOR 1, L_0x55a1f3a01c10, L_0x55a1f3a01dd0, C4<0>, C4<0>;
L_0x55a1f3a017e0 .functor XOR 1, L_0x55a1f3a01770, L_0x55a1f3a01f90, C4<0>, C4<0>;
L_0x55a1f3a01850 .functor AND 1, L_0x55a1f3a01c10, L_0x55a1f3a01dd0, C4<1>, C4<1>;
L_0x55a1f3a018c0 .functor AND 1, L_0x55a1f3a01c10, L_0x55a1f3a01f90, C4<1>, C4<1>;
L_0x55a1f3a01980 .functor OR 1, L_0x55a1f3a01850, L_0x55a1f3a018c0, C4<0>, C4<0>;
L_0x55a1f3a01a90 .functor AND 1, L_0x55a1f3a01f90, L_0x55a1f3a01dd0, C4<1>, C4<1>;
L_0x55a1f3a01b00 .functor OR 1, L_0x55a1f3a01980, L_0x55a1f3a01a90, C4<0>, C4<0>;
v0x55a1f292bdb0_0 .net *"_s0", 0 0, L_0x55a1f3a01770;  1 drivers
v0x55a1f291c3f0_0 .net *"_s10", 0 0, L_0x55a1f3a01a90;  1 drivers
v0x55a1f29222c0_0 .net *"_s4", 0 0, L_0x55a1f3a01850;  1 drivers
v0x55a1f2922380_0 .net *"_s6", 0 0, L_0x55a1f3a018c0;  1 drivers
v0x55a1f291f370_0 .net *"_s8", 0 0, L_0x55a1f3a01980;  1 drivers
v0x55a1f28f2e70_0 .net "a", 0 0, L_0x55a1f3a01c10;  1 drivers
v0x55a1f28f2f30_0 .net "b", 0 0, L_0x55a1f3a01dd0;  1 drivers
v0x55a1f2918bd0_0 .net "ca", 0 0, L_0x55a1f3a01b00;  1 drivers
v0x55a1f2918c90_0 .net "cin", 0 0, L_0x55a1f3a01f90;  1 drivers
v0x55a1f2918540_0 .net "sum", 0 0, L_0x55a1f3a017e0;  1 drivers
S_0x55a1f205b880 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f21a0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f28e2b90_0 .net "a", 3 0, L_0x55a1f3a04d70;  1 drivers
v0x55a1f28bcee0_0 .net "b", 3 0, L_0x55a1f3a04ea0;  1 drivers
v0x55a1f28d6840_0 .net "ca", 3 0, L_0x55a1f3a04c00;  1 drivers
v0x55a1f28d6900_0 .net "cin", 3 0, L_0x55a1f3a04fd0;  1 drivers
v0x55a1f28d6240_0 .net "sum", 3 0, L_0x55a1f3a04b60;  1 drivers
L_0x55a1f3a02b20 .part L_0x55a1f3a04d70, 0, 1;
L_0x55a1f3a02c50 .part L_0x55a1f3a04ea0, 0, 1;
L_0x55a1f3a02d80 .part L_0x55a1f3a04fd0, 0, 1;
L_0x55a1f3a03390 .part L_0x55a1f3a04d70, 1, 1;
L_0x55a1f3a034c0 .part L_0x55a1f3a04ea0, 1, 1;
L_0x55a1f3a035f0 .part L_0x55a1f3a04fd0, 1, 1;
L_0x55a1f3a03d30 .part L_0x55a1f3a04d70, 2, 1;
L_0x55a1f3a03e60 .part L_0x55a1f3a04ea0, 2, 1;
L_0x55a1f3a03fe0 .part L_0x55a1f3a04fd0, 2, 1;
L_0x55a1f3a045b0 .part L_0x55a1f3a04d70, 3, 1;
L_0x55a1f3a04770 .part L_0x55a1f3a04ea0, 3, 1;
L_0x55a1f3a04930 .part L_0x55a1f3a04fd0, 3, 1;
L_0x55a1f3a04b60 .concat8 [ 1 1 1 1], L_0x55a1f3a02600, L_0x55a1f3a02f20, L_0x55a1f3a037d0, L_0x55a1f3a04180;
L_0x55a1f3a04c00 .concat8 [ 1 1 1 1], L_0x55a1f3a02a10, L_0x55a1f3a03280, L_0x55a1f3a03c20, L_0x55a1f3a044a0;
S_0x55a1f208ebf0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f205b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a02150 .functor XOR 1, L_0x55a1f3a02b20, L_0x55a1f3a02c50, C4<0>, C4<0>;
L_0x55a1f3a02600 .functor XOR 1, L_0x55a1f3a02150, L_0x55a1f3a02d80, C4<0>, C4<0>;
L_0x55a1f3a026c0 .functor AND 1, L_0x55a1f3a02b20, L_0x55a1f3a02c50, C4<1>, C4<1>;
L_0x55a1f3a027d0 .functor AND 1, L_0x55a1f3a02b20, L_0x55a1f3a02d80, C4<1>, C4<1>;
L_0x55a1f3a02890 .functor OR 1, L_0x55a1f3a026c0, L_0x55a1f3a027d0, C4<0>, C4<0>;
L_0x55a1f3a029a0 .functor AND 1, L_0x55a1f3a02d80, L_0x55a1f3a02c50, C4<1>, C4<1>;
L_0x55a1f3a02a10 .functor OR 1, L_0x55a1f3a02890, L_0x55a1f3a029a0, C4<0>, C4<0>;
v0x55a1f28ff1f0_0 .net *"_s0", 0 0, L_0x55a1f3a02150;  1 drivers
v0x55a1f28f2590_0 .net *"_s10", 0 0, L_0x55a1f3a029a0;  1 drivers
v0x55a1f290ee90_0 .net *"_s4", 0 0, L_0x55a1f3a026c0;  1 drivers
v0x55a1f290ef50_0 .net *"_s6", 0 0, L_0x55a1f3a027d0;  1 drivers
v0x55a1f2917df0_0 .net *"_s8", 0 0, L_0x55a1f3a02890;  1 drivers
v0x55a1f2914d60_0 .net "a", 0 0, L_0x55a1f3a02b20;  1 drivers
v0x55a1f2914e20_0 .net "b", 0 0, L_0x55a1f3a02c50;  1 drivers
v0x55a1f2911e10_0 .net "ca", 0 0, L_0x55a1f3a02a10;  1 drivers
v0x55a1f2911ed0_0 .net "cin", 0 0, L_0x55a1f3a02d80;  1 drivers
v0x55a1f29025f0_0 .net "sum", 0 0, L_0x55a1f3a02600;  1 drivers
S_0x55a1f209b5e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f205b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a02eb0 .functor XOR 1, L_0x55a1f3a03390, L_0x55a1f3a034c0, C4<0>, C4<0>;
L_0x55a1f3a02f20 .functor XOR 1, L_0x55a1f3a02eb0, L_0x55a1f3a035f0, C4<0>, C4<0>;
L_0x55a1f3a02f90 .functor AND 1, L_0x55a1f3a03390, L_0x55a1f3a034c0, C4<1>, C4<1>;
L_0x55a1f3a03000 .functor AND 1, L_0x55a1f3a03390, L_0x55a1f3a035f0, C4<1>, C4<1>;
L_0x55a1f3a030c0 .functor OR 1, L_0x55a1f3a02f90, L_0x55a1f3a03000, C4<0>, C4<0>;
L_0x55a1f3a031d0 .functor AND 1, L_0x55a1f3a035f0, L_0x55a1f3a034c0, C4<1>, C4<1>;
L_0x55a1f3a03280 .functor OR 1, L_0x55a1f3a030c0, L_0x55a1f3a031d0, C4<0>, C4<0>;
v0x55a1f290b4a0_0 .net *"_s0", 0 0, L_0x55a1f3a02eb0;  1 drivers
v0x55a1f2908410_0 .net *"_s10", 0 0, L_0x55a1f3a031d0;  1 drivers
v0x55a1f29054c0_0 .net *"_s4", 0 0, L_0x55a1f3a02f90;  1 drivers
v0x55a1f2905580_0 .net *"_s6", 0 0, L_0x55a1f3a03000;  1 drivers
v0x55a1f28f5bf0_0 .net *"_s8", 0 0, L_0x55a1f3a030c0;  1 drivers
v0x55a1f28feb50_0 .net "a", 0 0, L_0x55a1f3a03390;  1 drivers
v0x55a1f28fec10_0 .net "b", 0 0, L_0x55a1f3a034c0;  1 drivers
v0x55a1f28fbac0_0 .net "ca", 0 0, L_0x55a1f3a03280;  1 drivers
v0x55a1f28fbb80_0 .net "cin", 0 0, L_0x55a1f3a035f0;  1 drivers
v0x55a1f28f8c20_0 .net "sum", 0 0, L_0x55a1f3a02f20;  1 drivers
S_0x55a1f209ace0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f205b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a03760 .functor XOR 1, L_0x55a1f3a03d30, L_0x55a1f3a03e60, C4<0>, C4<0>;
L_0x55a1f3a037d0 .functor XOR 1, L_0x55a1f3a03760, L_0x55a1f3a03fe0, C4<0>, C4<0>;
L_0x55a1f3a03890 .functor AND 1, L_0x55a1f3a03d30, L_0x55a1f3a03e60, C4<1>, C4<1>;
L_0x55a1f3a039a0 .functor AND 1, L_0x55a1f3a03d30, L_0x55a1f3a03fe0, C4<1>, C4<1>;
L_0x55a1f3a03a60 .functor OR 1, L_0x55a1f3a03890, L_0x55a1f3a039a0, C4<0>, C4<0>;
L_0x55a1f3a03b70 .functor AND 1, L_0x55a1f3a03fe0, L_0x55a1f3a03e60, C4<1>, C4<1>;
L_0x55a1f3a03c20 .functor OR 1, L_0x55a1f3a03a60, L_0x55a1f3a03b70, C4<0>, C4<0>;
v0x55a1f28e91b0_0 .net *"_s0", 0 0, L_0x55a1f3a03760;  1 drivers
v0x55a1f28ef080_0 .net *"_s10", 0 0, L_0x55a1f3a03b70;  1 drivers
v0x55a1f28ec130_0 .net *"_s4", 0 0, L_0x55a1f3a03890;  1 drivers
v0x55a1f28ec1f0_0 .net *"_s6", 0 0, L_0x55a1f3a039a0;  1 drivers
v0x55a1f287cf30_0 .net *"_s8", 0 0, L_0x55a1f3a03a60;  1 drivers
v0x55a1f28e4af0_0 .net "a", 0 0, L_0x55a1f3a03d30;  1 drivers
v0x55a1f28e4bb0_0 .net "b", 0 0, L_0x55a1f3a03e60;  1 drivers
v0x55a1f28e47e0_0 .net "ca", 0 0, L_0x55a1f3a03c20;  1 drivers
v0x55a1f28e48a0_0 .net "cin", 0 0, L_0x55a1f3a03fe0;  1 drivers
v0x55a1f287d890_0 .net "sum", 0 0, L_0x55a1f3a037d0;  1 drivers
S_0x55a1f20683a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f205b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a04110 .functor XOR 1, L_0x55a1f3a045b0, L_0x55a1f3a04770, C4<0>, C4<0>;
L_0x55a1f3a04180 .functor XOR 1, L_0x55a1f3a04110, L_0x55a1f3a04930, C4<0>, C4<0>;
L_0x55a1f3a041f0 .functor AND 1, L_0x55a1f3a045b0, L_0x55a1f3a04770, C4<1>, C4<1>;
L_0x55a1f3a04260 .functor AND 1, L_0x55a1f3a045b0, L_0x55a1f3a04930, C4<1>, C4<1>;
L_0x55a1f3a04320 .functor OR 1, L_0x55a1f3a041f0, L_0x55a1f3a04260, C4<0>, C4<0>;
L_0x55a1f3a04430 .functor AND 1, L_0x55a1f3a04930, L_0x55a1f3a04770, C4<1>, C4<1>;
L_0x55a1f3a044a0 .functor OR 1, L_0x55a1f3a04320, L_0x55a1f3a04430, C4<0>, C4<0>;
v0x55a1f287d180_0 .net *"_s0", 0 0, L_0x55a1f3a04110;  1 drivers
v0x55a1f28b0b80_0 .net *"_s10", 0 0, L_0x55a1f3a04430;  1 drivers
v0x55a1f28b04f0_0 .net *"_s4", 0 0, L_0x55a1f3a041f0;  1 drivers
v0x55a1f28b05b0_0 .net *"_s6", 0 0, L_0x55a1f3a04260;  1 drivers
v0x55a1f28e3e00_0 .net *"_s8", 0 0, L_0x55a1f3a04320;  1 drivers
v0x55a1f28e3700_0 .net "a", 0 0, L_0x55a1f3a045b0;  1 drivers
v0x55a1f28e37c0_0 .net "b", 0 0, L_0x55a1f3a04770;  1 drivers
v0x55a1f28bd570_0 .net "ca", 0 0, L_0x55a1f3a044a0;  1 drivers
v0x55a1f28bd630_0 .net "cin", 0 0, L_0x55a1f3a04930;  1 drivers
v0x55a1f28e3380_0 .net "sum", 0 0, L_0x55a1f3a04180;  1 drivers
S_0x55a1f2067aa0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f22cb910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f26b4140_0 .net "a", 31 0, L_0x55a1f3a1bc10;  1 drivers
v0x55a1f26d0a40_0 .net "b", 31 0, L_0x55a1f3a1bd00;  1 drivers
v0x55a1f26d99a0_0 .net "ca", 31 0, L_0x55a1f3a1ba80;  1 drivers
v0x55a1f26d9a60_0 .net "cin", 31 0, L_0x55a1f3a1bdf0;  1 drivers
v0x55a1f26d6910_0 .net "sum", 31 0, L_0x55a1f3a1b940;  1 drivers
L_0x55a1f3a10820 .part L_0x55a1f3a1bc10, 0, 16;
L_0x55a1f3a108c0 .part L_0x55a1f3a1bd00, 0, 16;
L_0x55a1f3a10960 .part L_0x55a1f3a1bdf0, 0, 16;
L_0x55a1f3a1b630 .part L_0x55a1f3a1bc10, 16, 16;
L_0x55a1f3a1b720 .part L_0x55a1f3a1bd00, 16, 16;
L_0x55a1f3a1b810 .part L_0x55a1f3a1bdf0, 16, 16;
L_0x55a1f3a1b940 .concat8 [ 16 16 0 0], L_0x55a1f3a10520, L_0x55a1f3a1b330;
L_0x55a1f3a1ba80 .concat8 [ 16 16 0 0], L_0x55a1f3a105c0, L_0x55a1f3a1b3d0;
S_0x55a1f2027970 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2067aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f27d64d0_0 .net "a", 15 0, L_0x55a1f3a10820;  1 drivers
v0x55a1f27df430_0 .net "b", 15 0, L_0x55a1f3a108c0;  1 drivers
v0x55a1f27dc3a0_0 .net "ca", 15 0, L_0x55a1f3a105c0;  1 drivers
v0x55a1f27dc460_0 .net "cin", 15 0, L_0x55a1f3a10960;  1 drivers
v0x55a1f27d9450_0 .net "sum", 15 0, L_0x55a1f3a10520;  1 drivers
L_0x55a1f3a08330 .part L_0x55a1f3a10820, 0, 4;
L_0x55a1f3a083d0 .part L_0x55a1f3a108c0, 0, 4;
L_0x55a1f3a08470 .part L_0x55a1f3a10960, 0, 4;
L_0x55a1f3a0acc0 .part L_0x55a1f3a10820, 4, 4;
L_0x55a1f3a0adb0 .part L_0x55a1f3a108c0, 4, 4;
L_0x55a1f3a0aea0 .part L_0x55a1f3a10960, 4, 4;
L_0x55a1f3a0d780 .part L_0x55a1f3a10820, 8, 4;
L_0x55a1f3a0d820 .part L_0x55a1f3a108c0, 8, 4;
L_0x55a1f3a0d910 .part L_0x55a1f3a10960, 8, 4;
L_0x55a1f3a10120 .part L_0x55a1f3a10820, 12, 4;
L_0x55a1f3a10250 .part L_0x55a1f3a108c0, 12, 4;
L_0x55a1f3a10380 .part L_0x55a1f3a10960, 12, 4;
L_0x55a1f3a10520 .concat8 [ 4 4 4 4], L_0x55a1f3a08120, L_0x55a1f3a0aab0, L_0x55a1f3a0d570, L_0x55a1f3a0ff10;
L_0x55a1f3a105c0 .concat8 [ 4 4 4 4], L_0x55a1f3a081c0, L_0x55a1f3a0ab50, L_0x55a1f3a0d610, L_0x55a1f3a0ffb0;
S_0x55a1f2034360 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2027970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2896010_0 .net "a", 3 0, L_0x55a1f3a08330;  1 drivers
v0x55a1f2892f80_0 .net "b", 3 0, L_0x55a1f3a083d0;  1 drivers
v0x55a1f2890030_0 .net "ca", 3 0, L_0x55a1f3a081c0;  1 drivers
v0x55a1f28900f0_0 .net "cin", 3 0, L_0x55a1f3a08470;  1 drivers
v0x55a1f2880670_0 .net "sum", 3 0, L_0x55a1f3a08120;  1 drivers
L_0x55a1f3a060e0 .part L_0x55a1f3a08330, 0, 1;
L_0x55a1f3a06210 .part L_0x55a1f3a083d0, 0, 1;
L_0x55a1f3a06340 .part L_0x55a1f3a08470, 0, 1;
L_0x55a1f3a06950 .part L_0x55a1f3a08330, 1, 1;
L_0x55a1f3a06a80 .part L_0x55a1f3a083d0, 1, 1;
L_0x55a1f3a06bb0 .part L_0x55a1f3a08470, 1, 1;
L_0x55a1f3a072f0 .part L_0x55a1f3a08330, 2, 1;
L_0x55a1f3a07420 .part L_0x55a1f3a083d0, 2, 1;
L_0x55a1f3a075a0 .part L_0x55a1f3a08470, 2, 1;
L_0x55a1f3a07b70 .part L_0x55a1f3a08330, 3, 1;
L_0x55a1f3a07d30 .part L_0x55a1f3a083d0, 3, 1;
L_0x55a1f3a07ef0 .part L_0x55a1f3a08470, 3, 1;
L_0x55a1f3a08120 .concat8 [ 1 1 1 1], L_0x55a1f3a04af0, L_0x55a1f3a064e0, L_0x55a1f3a06d90, L_0x55a1f3a07740;
L_0x55a1f3a081c0 .concat8 [ 1 1 1 1], L_0x55a1f3a05fd0, L_0x55a1f3a06840, L_0x55a1f3a071e0, L_0x55a1f3a07a60;
S_0x55a1f2033a60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2034360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a05100 .functor XOR 1, L_0x55a1f3a060e0, L_0x55a1f3a06210, C4<0>, C4<0>;
L_0x55a1f3a04af0 .functor XOR 1, L_0x55a1f3a05100, L_0x55a1f3a06340, C4<0>, C4<0>;
L_0x55a1f3a05c80 .functor AND 1, L_0x55a1f3a060e0, L_0x55a1f3a06210, C4<1>, C4<1>;
L_0x55a1f3a05d90 .functor AND 1, L_0x55a1f3a060e0, L_0x55a1f3a06340, C4<1>, C4<1>;
L_0x55a1f3a05e50 .functor OR 1, L_0x55a1f3a05c80, L_0x55a1f3a05d90, C4<0>, C4<0>;
L_0x55a1f3a05f60 .functor AND 1, L_0x55a1f3a06340, L_0x55a1f3a06210, C4<1>, C4<1>;
L_0x55a1f3a05fd0 .functor OR 1, L_0x55a1f3a05e50, L_0x55a1f3a05f60, C4<0>, C4<0>;
v0x55a1f28d5ba0_0 .net *"_s0", 0 0, L_0x55a1f3a05100;  1 drivers
v0x55a1f28d2b10_0 .net *"_s10", 0 0, L_0x55a1f3a05f60;  1 drivers
v0x55a1f28cfbc0_0 .net *"_s4", 0 0, L_0x55a1f3a05c80;  1 drivers
v0x55a1f28cfc80_0 .net *"_s6", 0 0, L_0x55a1f3a05d90;  1 drivers
v0x55a1f28c02f0_0 .net *"_s8", 0 0, L_0x55a1f3a05e50;  1 drivers
v0x55a1f28c9250_0 .net "a", 0 0, L_0x55a1f3a060e0;  1 drivers
v0x55a1f28c9310_0 .net "b", 0 0, L_0x55a1f3a06210;  1 drivers
v0x55a1f28c61c0_0 .net "ca", 0 0, L_0x55a1f3a05fd0;  1 drivers
v0x55a1f28c6280_0 .net "cin", 0 0, L_0x55a1f3a06340;  1 drivers
v0x55a1f28c3320_0 .net "sum", 0 0, L_0x55a1f3a04af0;  1 drivers
S_0x55a1f2001120 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2034360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a06470 .functor XOR 1, L_0x55a1f3a06950, L_0x55a1f3a06a80, C4<0>, C4<0>;
L_0x55a1f3a064e0 .functor XOR 1, L_0x55a1f3a06470, L_0x55a1f3a06bb0, C4<0>, C4<0>;
L_0x55a1f3a06550 .functor AND 1, L_0x55a1f3a06950, L_0x55a1f3a06a80, C4<1>, C4<1>;
L_0x55a1f3a065c0 .functor AND 1, L_0x55a1f3a06950, L_0x55a1f3a06bb0, C4<1>, C4<1>;
L_0x55a1f3a06680 .functor OR 1, L_0x55a1f3a06550, L_0x55a1f3a065c0, C4<0>, C4<0>;
L_0x55a1f3a06790 .functor AND 1, L_0x55a1f3a06bb0, L_0x55a1f3a06a80, C4<1>, C4<1>;
L_0x55a1f3a06840 .functor OR 1, L_0x55a1f3a06680, L_0x55a1f3a06790, C4<0>, C4<0>;
v0x55a1f28b38b0_0 .net *"_s0", 0 0, L_0x55a1f3a06470;  1 drivers
v0x55a1f28b9780_0 .net *"_s10", 0 0, L_0x55a1f3a06790;  1 drivers
v0x55a1f28b6830_0 .net *"_s4", 0 0, L_0x55a1f3a06550;  1 drivers
v0x55a1f28b68f0_0 .net *"_s6", 0 0, L_0x55a1f3a065c0;  1 drivers
v0x55a1f288a330_0 .net *"_s8", 0 0, L_0x55a1f3a06680;  1 drivers
v0x55a1f28b0090_0 .net "a", 0 0, L_0x55a1f3a06950;  1 drivers
v0x55a1f28b0150_0 .net "b", 0 0, L_0x55a1f3a06a80;  1 drivers
v0x55a1f28af950_0 .net "ca", 0 0, L_0x55a1f3a06840;  1 drivers
v0x55a1f28afa10_0 .net "cin", 0 0, L_0x55a1f3a06bb0;  1 drivers
v0x55a1f2889d50_0 .net "sum", 0 0, L_0x55a1f3a064e0;  1 drivers
S_0x55a1f2000820 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2034360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a06d20 .functor XOR 1, L_0x55a1f3a072f0, L_0x55a1f3a07420, C4<0>, C4<0>;
L_0x55a1f3a06d90 .functor XOR 1, L_0x55a1f3a06d20, L_0x55a1f3a075a0, C4<0>, C4<0>;
L_0x55a1f3a06e50 .functor AND 1, L_0x55a1f3a072f0, L_0x55a1f3a07420, C4<1>, C4<1>;
L_0x55a1f3a06f60 .functor AND 1, L_0x55a1f3a072f0, L_0x55a1f3a075a0, C4<1>, C4<1>;
L_0x55a1f3a07020 .functor OR 1, L_0x55a1f3a06e50, L_0x55a1f3a06f60, C4<0>, C4<0>;
L_0x55a1f3a07130 .functor AND 1, L_0x55a1f3a075a0, L_0x55a1f3a07420, C4<1>, C4<1>;
L_0x55a1f3a071e0 .functor OR 1, L_0x55a1f3a07020, L_0x55a1f3a07130, C4<0>, C4<0>;
v0x55a1f28a3600_0 .net *"_s0", 0 0, L_0x55a1f3a06d20;  1 drivers
v0x55a1f28a3000_0 .net *"_s10", 0 0, L_0x55a1f3a07130;  1 drivers
v0x55a1f2896cb0_0 .net *"_s4", 0 0, L_0x55a1f3a06e50;  1 drivers
v0x55a1f2896d70_0 .net *"_s6", 0 0, L_0x55a1f3a06f60;  1 drivers
v0x55a1f28966b0_0 .net *"_s8", 0 0, L_0x55a1f3a07020;  1 drivers
v0x55a1f2889a50_0 .net "a", 0 0, L_0x55a1f3a072f0;  1 drivers
v0x55a1f2889b10_0 .net "b", 0 0, L_0x55a1f3a07420;  1 drivers
v0x55a1f28a6350_0 .net "ca", 0 0, L_0x55a1f3a071e0;  1 drivers
v0x55a1f28a6410_0 .net "cin", 0 0, L_0x55a1f3a075a0;  1 drivers
v0x55a1f28af360_0 .net "sum", 0 0, L_0x55a1f3a06d90;  1 drivers
S_0x55a1f1ff2c30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2034360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a076d0 .functor XOR 1, L_0x55a1f3a07b70, L_0x55a1f3a07d30, C4<0>, C4<0>;
L_0x55a1f3a07740 .functor XOR 1, L_0x55a1f3a076d0, L_0x55a1f3a07ef0, C4<0>, C4<0>;
L_0x55a1f3a077b0 .functor AND 1, L_0x55a1f3a07b70, L_0x55a1f3a07d30, C4<1>, C4<1>;
L_0x55a1f3a07820 .functor AND 1, L_0x55a1f3a07b70, L_0x55a1f3a07ef0, C4<1>, C4<1>;
L_0x55a1f3a078e0 .functor OR 1, L_0x55a1f3a077b0, L_0x55a1f3a07820, C4<0>, C4<0>;
L_0x55a1f3a079f0 .functor AND 1, L_0x55a1f3a07ef0, L_0x55a1f3a07d30, C4<1>, C4<1>;
L_0x55a1f3a07a60 .functor OR 1, L_0x55a1f3a078e0, L_0x55a1f3a079f0, C4<0>, C4<0>;
v0x55a1f28ac220_0 .net *"_s0", 0 0, L_0x55a1f3a076d0;  1 drivers
v0x55a1f28a92d0_0 .net *"_s10", 0 0, L_0x55a1f3a079f0;  1 drivers
v0x55a1f2899a00_0 .net *"_s4", 0 0, L_0x55a1f3a077b0;  1 drivers
v0x55a1f2899ac0_0 .net *"_s6", 0 0, L_0x55a1f3a07820;  1 drivers
v0x55a1f28a2960_0 .net *"_s8", 0 0, L_0x55a1f3a078e0;  1 drivers
v0x55a1f289f8d0_0 .net "a", 0 0, L_0x55a1f3a07b70;  1 drivers
v0x55a1f289f990_0 .net "b", 0 0, L_0x55a1f3a07d30;  1 drivers
v0x55a1f289c980_0 .net "ca", 0 0, L_0x55a1f3a07a60;  1 drivers
v0x55a1f289ca40_0 .net "cin", 0 0, L_0x55a1f3a07ef0;  1 drivers
v0x55a1f288d160_0 .net "sum", 0 0, L_0x55a1f3a07740;  1 drivers
S_0x55a1f1ff27e0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2027970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2852500_0 .net "a", 3 0, L_0x55a1f3a0acc0;  1 drivers
v0x55a1f284f5b0_0 .net "b", 3 0, L_0x55a1f3a0adb0;  1 drivers
v0x55a1f28230b0_0 .net "ca", 3 0, L_0x55a1f3a0ab50;  1 drivers
v0x55a1f2823170_0 .net "cin", 3 0, L_0x55a1f3a0aea0;  1 drivers
v0x55a1f2848e10_0 .net "sum", 3 0, L_0x55a1f3a0aab0;  1 drivers
L_0x55a1f3a08a70 .part L_0x55a1f3a0acc0, 0, 1;
L_0x55a1f3a08ba0 .part L_0x55a1f3a0adb0, 0, 1;
L_0x55a1f3a08cd0 .part L_0x55a1f3a0aea0, 0, 1;
L_0x55a1f3a092e0 .part L_0x55a1f3a0acc0, 1, 1;
L_0x55a1f3a09410 .part L_0x55a1f3a0adb0, 1, 1;
L_0x55a1f3a09540 .part L_0x55a1f3a0aea0, 1, 1;
L_0x55a1f3a09c80 .part L_0x55a1f3a0acc0, 2, 1;
L_0x55a1f3a09db0 .part L_0x55a1f3a0adb0, 2, 1;
L_0x55a1f3a09f30 .part L_0x55a1f3a0aea0, 2, 1;
L_0x55a1f3a0a500 .part L_0x55a1f3a0acc0, 3, 1;
L_0x55a1f3a0a6c0 .part L_0x55a1f3a0adb0, 3, 1;
L_0x55a1f3a0a880 .part L_0x55a1f3a0aea0, 3, 1;
L_0x55a1f3a0aab0 .concat8 [ 1 1 1 1], L_0x55a1f3a08510, L_0x55a1f3a08e70, L_0x55a1f3a09720, L_0x55a1f3a0a0d0;
L_0x55a1f3a0ab50 .concat8 [ 1 1 1 1], L_0x55a1f3a08960, L_0x55a1f3a091d0, L_0x55a1f3a09b70, L_0x55a1f3a0a3f0;
S_0x55a1f1f8ba20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1ff27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a080b0 .functor XOR 1, L_0x55a1f3a08a70, L_0x55a1f3a08ba0, C4<0>, C4<0>;
L_0x55a1f3a08510 .functor XOR 1, L_0x55a1f3a080b0, L_0x55a1f3a08cd0, C4<0>, C4<0>;
L_0x55a1f3a085d0 .functor AND 1, L_0x55a1f3a08a70, L_0x55a1f3a08ba0, C4<1>, C4<1>;
L_0x55a1f3a086e0 .functor AND 1, L_0x55a1f3a08a70, L_0x55a1f3a08cd0, C4<1>, C4<1>;
L_0x55a1f3a087a0 .functor OR 1, L_0x55a1f3a085d0, L_0x55a1f3a086e0, C4<0>, C4<0>;
L_0x55a1f3a088b0 .functor AND 1, L_0x55a1f3a08cd0, L_0x55a1f3a08ba0, C4<1>, C4<1>;
L_0x55a1f3a08960 .functor OR 1, L_0x55a1f3a087a0, L_0x55a1f3a088b0, C4<0>, C4<0>;
v0x55a1f2886540_0 .net *"_s0", 0 0, L_0x55a1f3a080b0;  1 drivers
v0x55a1f28835f0_0 .net *"_s10", 0 0, L_0x55a1f3a088b0;  1 drivers
v0x55a1f2849900_0 .net *"_s4", 0 0, L_0x55a1f3a085d0;  1 drivers
v0x55a1f28499c0_0 .net *"_s6", 0 0, L_0x55a1f3a086e0;  1 drivers
v0x55a1f2849270_0 .net *"_s8", 0 0, L_0x55a1f3a087a0;  1 drivers
v0x55a1f287cb80_0 .net "a", 0 0, L_0x55a1f3a08a70;  1 drivers
v0x55a1f287cc40_0 .net "b", 0 0, L_0x55a1f3a08ba0;  1 drivers
v0x55a1f287c480_0 .net "ca", 0 0, L_0x55a1f3a08960;  1 drivers
v0x55a1f287c540_0 .net "cin", 0 0, L_0x55a1f3a08cd0;  1 drivers
v0x55a1f28563a0_0 .net "sum", 0 0, L_0x55a1f3a08510;  1 drivers
S_0x55a1f1fbed90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1ff27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a08e00 .functor XOR 1, L_0x55a1f3a092e0, L_0x55a1f3a09410, C4<0>, C4<0>;
L_0x55a1f3a08e70 .functor XOR 1, L_0x55a1f3a08e00, L_0x55a1f3a09540, C4<0>, C4<0>;
L_0x55a1f3a08ee0 .functor AND 1, L_0x55a1f3a092e0, L_0x55a1f3a09410, C4<1>, C4<1>;
L_0x55a1f3a08f50 .functor AND 1, L_0x55a1f3a092e0, L_0x55a1f3a09540, C4<1>, C4<1>;
L_0x55a1f3a09010 .functor OR 1, L_0x55a1f3a08ee0, L_0x55a1f3a08f50, C4<0>, C4<0>;
L_0x55a1f3a09120 .functor AND 1, L_0x55a1f3a09540, L_0x55a1f3a09410, C4<1>, C4<1>;
L_0x55a1f3a091d0 .functor OR 1, L_0x55a1f3a09010, L_0x55a1f3a09120, C4<0>, C4<0>;
v0x55a1f287c050_0 .net *"_s0", 0 0, L_0x55a1f3a08e00;  1 drivers
v0x55a1f287b910_0 .net *"_s10", 0 0, L_0x55a1f3a09120;  1 drivers
v0x55a1f2855c60_0 .net *"_s4", 0 0, L_0x55a1f3a08ee0;  1 drivers
v0x55a1f2855d20_0 .net *"_s6", 0 0, L_0x55a1f3a08f50;  1 drivers
v0x55a1f286f5c0_0 .net *"_s8", 0 0, L_0x55a1f3a09010;  1 drivers
v0x55a1f286efc0_0 .net "a", 0 0, L_0x55a1f3a092e0;  1 drivers
v0x55a1f286f080_0 .net "b", 0 0, L_0x55a1f3a09410;  1 drivers
v0x55a1f2862c70_0 .net "ca", 0 0, L_0x55a1f3a091d0;  1 drivers
v0x55a1f2862d30_0 .net "cin", 0 0, L_0x55a1f3a09540;  1 drivers
v0x55a1f2862720_0 .net "sum", 0 0, L_0x55a1f3a08e70;  1 drivers
S_0x55a1f1fcb780 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1ff27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a096b0 .functor XOR 1, L_0x55a1f3a09c80, L_0x55a1f3a09db0, C4<0>, C4<0>;
L_0x55a1f3a09720 .functor XOR 1, L_0x55a1f3a096b0, L_0x55a1f3a09f30, C4<0>, C4<0>;
L_0x55a1f3a097e0 .functor AND 1, L_0x55a1f3a09c80, L_0x55a1f3a09db0, C4<1>, C4<1>;
L_0x55a1f3a098f0 .functor AND 1, L_0x55a1f3a09c80, L_0x55a1f3a09f30, C4<1>, C4<1>;
L_0x55a1f3a099b0 .functor OR 1, L_0x55a1f3a097e0, L_0x55a1f3a098f0, C4<0>, C4<0>;
L_0x55a1f3a09ac0 .functor AND 1, L_0x55a1f3a09f30, L_0x55a1f3a09db0, C4<1>, C4<1>;
L_0x55a1f3a09b70 .functor OR 1, L_0x55a1f3a099b0, L_0x55a1f3a09ac0, C4<0>, C4<0>;
v0x55a1f2855a10_0 .net *"_s0", 0 0, L_0x55a1f3a096b0;  1 drivers
v0x55a1f2872310_0 .net *"_s10", 0 0, L_0x55a1f3a09ac0;  1 drivers
v0x55a1f287b270_0 .net *"_s4", 0 0, L_0x55a1f3a097e0;  1 drivers
v0x55a1f287b330_0 .net *"_s6", 0 0, L_0x55a1f3a098f0;  1 drivers
v0x55a1f28781e0_0 .net *"_s8", 0 0, L_0x55a1f3a099b0;  1 drivers
v0x55a1f2875290_0 .net "a", 0 0, L_0x55a1f3a09c80;  1 drivers
v0x55a1f2875350_0 .net "b", 0 0, L_0x55a1f3a09db0;  1 drivers
v0x55a1f28659c0_0 .net "ca", 0 0, L_0x55a1f3a09b70;  1 drivers
v0x55a1f2865a80_0 .net "cin", 0 0, L_0x55a1f3a09f30;  1 drivers
v0x55a1f286e9d0_0 .net "sum", 0 0, L_0x55a1f3a09720;  1 drivers
S_0x55a1f1fcae80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1ff27e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0a060 .functor XOR 1, L_0x55a1f3a0a500, L_0x55a1f3a0a6c0, C4<0>, C4<0>;
L_0x55a1f3a0a0d0 .functor XOR 1, L_0x55a1f3a0a060, L_0x55a1f3a0a880, C4<0>, C4<0>;
L_0x55a1f3a0a140 .functor AND 1, L_0x55a1f3a0a500, L_0x55a1f3a0a6c0, C4<1>, C4<1>;
L_0x55a1f3a0a1b0 .functor AND 1, L_0x55a1f3a0a500, L_0x55a1f3a0a880, C4<1>, C4<1>;
L_0x55a1f3a0a270 .functor OR 1, L_0x55a1f3a0a140, L_0x55a1f3a0a1b0, C4<0>, C4<0>;
L_0x55a1f3a0a380 .functor AND 1, L_0x55a1f3a0a880, L_0x55a1f3a0a6c0, C4<1>, C4<1>;
L_0x55a1f3a0a3f0 .functor OR 1, L_0x55a1f3a0a270, L_0x55a1f3a0a380, C4<0>, C4<0>;
v0x55a1f286b890_0 .net *"_s0", 0 0, L_0x55a1f3a0a060;  1 drivers
v0x55a1f2868940_0 .net *"_s10", 0 0, L_0x55a1f3a0a380;  1 drivers
v0x55a1f2859070_0 .net *"_s4", 0 0, L_0x55a1f3a0a140;  1 drivers
v0x55a1f2859130_0 .net *"_s6", 0 0, L_0x55a1f3a0a1b0;  1 drivers
v0x55a1f2861fd0_0 .net *"_s8", 0 0, L_0x55a1f3a0a270;  1 drivers
v0x55a1f285ef40_0 .net "a", 0 0, L_0x55a1f3a0a500;  1 drivers
v0x55a1f285f000_0 .net "b", 0 0, L_0x55a1f3a0a6c0;  1 drivers
v0x55a1f285bff0_0 .net "ca", 0 0, L_0x55a1f3a0a3f0;  1 drivers
v0x55a1f285c0b0_0 .net "cin", 0 0, L_0x55a1f3a0a880;  1 drivers
v0x55a1f284c6e0_0 .net "sum", 0 0, L_0x55a1f3a0a0d0;  1 drivers
S_0x55a1f1f98540 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2027970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27e0670_0 .net "a", 3 0, L_0x55a1f3a0d780;  1 drivers
v0x55a1f2813f80_0 .net "b", 3 0, L_0x55a1f3a0d820;  1 drivers
v0x55a1f2813880_0 .net "ca", 3 0, L_0x55a1f3a0d610;  1 drivers
v0x55a1f2813940_0 .net "cin", 3 0, L_0x55a1f3a0d910;  1 drivers
v0x55a1f27ed6f0_0 .net "sum", 3 0, L_0x55a1f3a0d570;  1 drivers
L_0x55a1f3a0b530 .part L_0x55a1f3a0d780, 0, 1;
L_0x55a1f3a0b660 .part L_0x55a1f3a0d820, 0, 1;
L_0x55a1f3a0b790 .part L_0x55a1f3a0d910, 0, 1;
L_0x55a1f3a0bda0 .part L_0x55a1f3a0d780, 1, 1;
L_0x55a1f3a0bed0 .part L_0x55a1f3a0d820, 1, 1;
L_0x55a1f3a0c000 .part L_0x55a1f3a0d910, 1, 1;
L_0x55a1f3a0c740 .part L_0x55a1f3a0d780, 2, 1;
L_0x55a1f3a0c870 .part L_0x55a1f3a0d820, 2, 1;
L_0x55a1f3a0c9f0 .part L_0x55a1f3a0d910, 2, 1;
L_0x55a1f3a0cfc0 .part L_0x55a1f3a0d780, 3, 1;
L_0x55a1f3a0d180 .part L_0x55a1f3a0d820, 3, 1;
L_0x55a1f3a0d340 .part L_0x55a1f3a0d910, 3, 1;
L_0x55a1f3a0d570 .concat8 [ 1 1 1 1], L_0x55a1f3a0afd0, L_0x55a1f3a0b930, L_0x55a1f3a0c1e0, L_0x55a1f3a0cb90;
L_0x55a1f3a0d610 .concat8 [ 1 1 1 1], L_0x55a1f3a0b420, L_0x55a1f3a0bc90, L_0x55a1f3a0c630, L_0x55a1f3a0ceb0;
S_0x55a1f1f97c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f98540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0aa40 .functor XOR 1, L_0x55a1f3a0b530, L_0x55a1f3a0b660, C4<0>, C4<0>;
L_0x55a1f3a0afd0 .functor XOR 1, L_0x55a1f3a0aa40, L_0x55a1f3a0b790, C4<0>, C4<0>;
L_0x55a1f3a0b090 .functor AND 1, L_0x55a1f3a0b530, L_0x55a1f3a0b660, C4<1>, C4<1>;
L_0x55a1f3a0b1a0 .functor AND 1, L_0x55a1f3a0b530, L_0x55a1f3a0b790, C4<1>, C4<1>;
L_0x55a1f3a0b260 .functor OR 1, L_0x55a1f3a0b090, L_0x55a1f3a0b1a0, C4<0>, C4<0>;
L_0x55a1f3a0b370 .functor AND 1, L_0x55a1f3a0b790, L_0x55a1f3a0b660, C4<1>, C4<1>;
L_0x55a1f3a0b420 .functor OR 1, L_0x55a1f3a0b260, L_0x55a1f3a0b370, C4<0>, C4<0>;
v0x55a1f28486d0_0 .net *"_s0", 0 0, L_0x55a1f3a0aa40;  1 drivers
v0x55a1f2822a20_0 .net *"_s10", 0 0, L_0x55a1f3a0b370;  1 drivers
v0x55a1f283c380_0 .net *"_s4", 0 0, L_0x55a1f3a0b090;  1 drivers
v0x55a1f283c440_0 .net *"_s6", 0 0, L_0x55a1f3a0b1a0;  1 drivers
v0x55a1f283bd80_0 .net *"_s8", 0 0, L_0x55a1f3a0b260;  1 drivers
v0x55a1f282fa30_0 .net "a", 0 0, L_0x55a1f3a0b530;  1 drivers
v0x55a1f282faf0_0 .net "b", 0 0, L_0x55a1f3a0b660;  1 drivers
v0x55a1f282f430_0 .net "ca", 0 0, L_0x55a1f3a0b420;  1 drivers
v0x55a1f282f4f0_0 .net "cin", 0 0, L_0x55a1f3a0b790;  1 drivers
v0x55a1f2822880_0 .net "sum", 0 0, L_0x55a1f3a0afd0;  1 drivers
S_0x55a1f1f57b10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f98540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0b8c0 .functor XOR 1, L_0x55a1f3a0bda0, L_0x55a1f3a0bed0, C4<0>, C4<0>;
L_0x55a1f3a0b930 .functor XOR 1, L_0x55a1f3a0b8c0, L_0x55a1f3a0c000, C4<0>, C4<0>;
L_0x55a1f3a0b9a0 .functor AND 1, L_0x55a1f3a0bda0, L_0x55a1f3a0bed0, C4<1>, C4<1>;
L_0x55a1f3a0ba10 .functor AND 1, L_0x55a1f3a0bda0, L_0x55a1f3a0c000, C4<1>, C4<1>;
L_0x55a1f3a0bad0 .functor OR 1, L_0x55a1f3a0b9a0, L_0x55a1f3a0ba10, C4<0>, C4<0>;
L_0x55a1f3a0bbe0 .functor AND 1, L_0x55a1f3a0c000, L_0x55a1f3a0bed0, C4<1>, C4<1>;
L_0x55a1f3a0bc90 .functor OR 1, L_0x55a1f3a0bad0, L_0x55a1f3a0bbe0, C4<0>, C4<0>;
v0x55a1f283f0d0_0 .net *"_s0", 0 0, L_0x55a1f3a0b8c0;  1 drivers
v0x55a1f2848030_0 .net *"_s10", 0 0, L_0x55a1f3a0bbe0;  1 drivers
v0x55a1f2844fa0_0 .net *"_s4", 0 0, L_0x55a1f3a0b9a0;  1 drivers
v0x55a1f2845060_0 .net *"_s6", 0 0, L_0x55a1f3a0ba10;  1 drivers
v0x55a1f2842050_0 .net *"_s8", 0 0, L_0x55a1f3a0bad0;  1 drivers
v0x55a1f2832780_0 .net "a", 0 0, L_0x55a1f3a0bda0;  1 drivers
v0x55a1f2832840_0 .net "b", 0 0, L_0x55a1f3a0bed0;  1 drivers
v0x55a1f283b6e0_0 .net "ca", 0 0, L_0x55a1f3a0bc90;  1 drivers
v0x55a1f283b7a0_0 .net "cin", 0 0, L_0x55a1f3a0c000;  1 drivers
v0x55a1f2838700_0 .net "sum", 0 0, L_0x55a1f3a0b930;  1 drivers
S_0x55a1f1f64500 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f98540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0c170 .functor XOR 1, L_0x55a1f3a0c740, L_0x55a1f3a0c870, C4<0>, C4<0>;
L_0x55a1f3a0c1e0 .functor XOR 1, L_0x55a1f3a0c170, L_0x55a1f3a0c9f0, C4<0>, C4<0>;
L_0x55a1f3a0c2a0 .functor AND 1, L_0x55a1f3a0c740, L_0x55a1f3a0c870, C4<1>, C4<1>;
L_0x55a1f3a0c3b0 .functor AND 1, L_0x55a1f3a0c740, L_0x55a1f3a0c9f0, C4<1>, C4<1>;
L_0x55a1f3a0c470 .functor OR 1, L_0x55a1f3a0c2a0, L_0x55a1f3a0c3b0, C4<0>, C4<0>;
L_0x55a1f3a0c580 .functor AND 1, L_0x55a1f3a0c9f0, L_0x55a1f3a0c870, C4<1>, C4<1>;
L_0x55a1f3a0c630 .functor OR 1, L_0x55a1f3a0c470, L_0x55a1f3a0c580, C4<0>, C4<0>;
v0x55a1f2835700_0 .net *"_s0", 0 0, L_0x55a1f3a0c170;  1 drivers
v0x55a1f2825e30_0 .net *"_s10", 0 0, L_0x55a1f3a0c580;  1 drivers
v0x55a1f282ed90_0 .net *"_s4", 0 0, L_0x55a1f3a0c2a0;  1 drivers
v0x55a1f282ee50_0 .net *"_s6", 0 0, L_0x55a1f3a0c3b0;  1 drivers
v0x55a1f282bd00_0 .net *"_s8", 0 0, L_0x55a1f3a0c470;  1 drivers
v0x55a1f2828db0_0 .net "a", 0 0, L_0x55a1f3a0c740;  1 drivers
v0x55a1f2828e70_0 .net "b", 0 0, L_0x55a1f3a0c870;  1 drivers
v0x55a1f28193f0_0 .net "ca", 0 0, L_0x55a1f3a0c630;  1 drivers
v0x55a1f28194b0_0 .net "cin", 0 0, L_0x55a1f3a0c9f0;  1 drivers
v0x55a1f281f370_0 .net "sum", 0 0, L_0x55a1f3a0c1e0;  1 drivers
S_0x55a1f1f63c00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f98540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0cb20 .functor XOR 1, L_0x55a1f3a0cfc0, L_0x55a1f3a0d180, C4<0>, C4<0>;
L_0x55a1f3a0cb90 .functor XOR 1, L_0x55a1f3a0cb20, L_0x55a1f3a0d340, C4<0>, C4<0>;
L_0x55a1f3a0cc00 .functor AND 1, L_0x55a1f3a0cfc0, L_0x55a1f3a0d180, C4<1>, C4<1>;
L_0x55a1f3a0cc70 .functor AND 1, L_0x55a1f3a0cfc0, L_0x55a1f3a0d340, C4<1>, C4<1>;
L_0x55a1f3a0cd30 .functor OR 1, L_0x55a1f3a0cc00, L_0x55a1f3a0cc70, C4<0>, C4<0>;
L_0x55a1f3a0ce40 .functor AND 1, L_0x55a1f3a0d340, L_0x55a1f3a0d180, C4<1>, C4<1>;
L_0x55a1f3a0ceb0 .functor OR 1, L_0x55a1f3a0cd30, L_0x55a1f3a0ce40, C4<0>, C4<0>;
v0x55a1f281c370_0 .net *"_s0", 0 0, L_0x55a1f3a0cb20;  1 drivers
v0x55a1f27ad0b0_0 .net *"_s10", 0 0, L_0x55a1f3a0ce40;  1 drivers
v0x55a1f2814c70_0 .net *"_s4", 0 0, L_0x55a1f3a0cc00;  1 drivers
v0x55a1f2814d30_0 .net *"_s6", 0 0, L_0x55a1f3a0cc70;  1 drivers
v0x55a1f2814960_0 .net *"_s8", 0 0, L_0x55a1f3a0cd30;  1 drivers
v0x55a1f27ad960_0 .net "a", 0 0, L_0x55a1f3a0cfc0;  1 drivers
v0x55a1f27ada20_0 .net "b", 0 0, L_0x55a1f3a0d180;  1 drivers
v0x55a1f27ad300_0 .net "ca", 0 0, L_0x55a1f3a0ceb0;  1 drivers
v0x55a1f27ad3c0_0 .net "cin", 0 0, L_0x55a1f3a0d340;  1 drivers
v0x55a1f27e0db0_0 .net "sum", 0 0, L_0x55a1f3a0cb90;  1 drivers
S_0x55a1f1f312c0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2027970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27d3180_0 .net "a", 3 0, L_0x55a1f3a10120;  1 drivers
v0x55a1f27c6e30_0 .net "b", 3 0, L_0x55a1f3a10250;  1 drivers
v0x55a1f27c6830_0 .net "ca", 3 0, L_0x55a1f3a0ffb0;  1 drivers
v0x55a1f27c68f0_0 .net "cin", 3 0, L_0x55a1f3a10380;  1 drivers
v0x55a1f27b9bd0_0 .net "sum", 3 0, L_0x55a1f3a0ff10;  1 drivers
L_0x55a1f3a0ded0 .part L_0x55a1f3a10120, 0, 1;
L_0x55a1f3a0e000 .part L_0x55a1f3a10250, 0, 1;
L_0x55a1f3a0e130 .part L_0x55a1f3a10380, 0, 1;
L_0x55a1f3a0e740 .part L_0x55a1f3a10120, 1, 1;
L_0x55a1f3a0e870 .part L_0x55a1f3a10250, 1, 1;
L_0x55a1f3a0e9a0 .part L_0x55a1f3a10380, 1, 1;
L_0x55a1f3a0f0e0 .part L_0x55a1f3a10120, 2, 1;
L_0x55a1f3a0f210 .part L_0x55a1f3a10250, 2, 1;
L_0x55a1f3a0f390 .part L_0x55a1f3a10380, 2, 1;
L_0x55a1f3a0f960 .part L_0x55a1f3a10120, 3, 1;
L_0x55a1f3a0fb20 .part L_0x55a1f3a10250, 3, 1;
L_0x55a1f3a0fce0 .part L_0x55a1f3a10380, 3, 1;
L_0x55a1f3a0ff10 .concat8 [ 1 1 1 1], L_0x55a1f3a0d9b0, L_0x55a1f3a0e2d0, L_0x55a1f3a0eb80, L_0x55a1f3a0f530;
L_0x55a1f3a0ffb0 .concat8 [ 1 1 1 1], L_0x55a1f3a0ddc0, L_0x55a1f3a0e630, L_0x55a1f3a0efd0, L_0x55a1f3a0f850;
S_0x55a1f1f309c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0d500 .functor XOR 1, L_0x55a1f3a0ded0, L_0x55a1f3a0e000, C4<0>, C4<0>;
L_0x55a1f3a0d9b0 .functor XOR 1, L_0x55a1f3a0d500, L_0x55a1f3a0e130, C4<0>, C4<0>;
L_0x55a1f3a0da70 .functor AND 1, L_0x55a1f3a0ded0, L_0x55a1f3a0e000, C4<1>, C4<1>;
L_0x55a1f3a0db80 .functor AND 1, L_0x55a1f3a0ded0, L_0x55a1f3a0e130, C4<1>, C4<1>;
L_0x55a1f3a0dc40 .functor OR 1, L_0x55a1f3a0da70, L_0x55a1f3a0db80, C4<0>, C4<0>;
L_0x55a1f3a0dd50 .functor AND 1, L_0x55a1f3a0e130, L_0x55a1f3a0e000, C4<1>, C4<1>;
L_0x55a1f3a0ddc0 .functor OR 1, L_0x55a1f3a0dc40, L_0x55a1f3a0dd50, C4<0>, C4<0>;
v0x55a1f2813450_0 .net *"_s0", 0 0, L_0x55a1f3a0d500;  1 drivers
v0x55a1f2812d10_0 .net *"_s10", 0 0, L_0x55a1f3a0dd50;  1 drivers
v0x55a1f27ed060_0 .net *"_s4", 0 0, L_0x55a1f3a0da70;  1 drivers
v0x55a1f27ed120_0 .net *"_s6", 0 0, L_0x55a1f3a0db80;  1 drivers
v0x55a1f28069c0_0 .net *"_s8", 0 0, L_0x55a1f3a0dc40;  1 drivers
v0x55a1f28063c0_0 .net "a", 0 0, L_0x55a1f3a0ded0;  1 drivers
v0x55a1f2806480_0 .net "b", 0 0, L_0x55a1f3a0e000;  1 drivers
v0x55a1f27fa070_0 .net "ca", 0 0, L_0x55a1f3a0ddc0;  1 drivers
v0x55a1f27fa130_0 .net "cin", 0 0, L_0x55a1f3a0e130;  1 drivers
v0x55a1f27f9b20_0 .net "sum", 0 0, L_0x55a1f3a0d9b0;  1 drivers
S_0x55a1f37d5aa0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0e260 .functor XOR 1, L_0x55a1f3a0e740, L_0x55a1f3a0e870, C4<0>, C4<0>;
L_0x55a1f3a0e2d0 .functor XOR 1, L_0x55a1f3a0e260, L_0x55a1f3a0e9a0, C4<0>, C4<0>;
L_0x55a1f3a0e340 .functor AND 1, L_0x55a1f3a0e740, L_0x55a1f3a0e870, C4<1>, C4<1>;
L_0x55a1f3a0e3b0 .functor AND 1, L_0x55a1f3a0e740, L_0x55a1f3a0e9a0, C4<1>, C4<1>;
L_0x55a1f3a0e470 .functor OR 1, L_0x55a1f3a0e340, L_0x55a1f3a0e3b0, C4<0>, C4<0>;
L_0x55a1f3a0e580 .functor AND 1, L_0x55a1f3a0e9a0, L_0x55a1f3a0e870, C4<1>, C4<1>;
L_0x55a1f3a0e630 .functor OR 1, L_0x55a1f3a0e470, L_0x55a1f3a0e580, C4<0>, C4<0>;
v0x55a1f27ece10_0 .net *"_s0", 0 0, L_0x55a1f3a0e260;  1 drivers
v0x55a1f2809710_0 .net *"_s10", 0 0, L_0x55a1f3a0e580;  1 drivers
v0x55a1f2812670_0 .net *"_s4", 0 0, L_0x55a1f3a0e340;  1 drivers
v0x55a1f2812730_0 .net *"_s6", 0 0, L_0x55a1f3a0e3b0;  1 drivers
v0x55a1f280f5e0_0 .net *"_s8", 0 0, L_0x55a1f3a0e470;  1 drivers
v0x55a1f280c690_0 .net "a", 0 0, L_0x55a1f3a0e740;  1 drivers
v0x55a1f280c750_0 .net "b", 0 0, L_0x55a1f3a0e870;  1 drivers
v0x55a1f27fcdc0_0 .net "ca", 0 0, L_0x55a1f3a0e630;  1 drivers
v0x55a1f27fce80_0 .net "cin", 0 0, L_0x55a1f3a0e9a0;  1 drivers
v0x55a1f2805dd0_0 .net "sum", 0 0, L_0x55a1f3a0e2d0;  1 drivers
S_0x55a1f382d150 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0eb10 .functor XOR 1, L_0x55a1f3a0f0e0, L_0x55a1f3a0f210, C4<0>, C4<0>;
L_0x55a1f3a0eb80 .functor XOR 1, L_0x55a1f3a0eb10, L_0x55a1f3a0f390, C4<0>, C4<0>;
L_0x55a1f3a0ec40 .functor AND 1, L_0x55a1f3a0f0e0, L_0x55a1f3a0f210, C4<1>, C4<1>;
L_0x55a1f3a0ed50 .functor AND 1, L_0x55a1f3a0f0e0, L_0x55a1f3a0f390, C4<1>, C4<1>;
L_0x55a1f3a0ee10 .functor OR 1, L_0x55a1f3a0ec40, L_0x55a1f3a0ed50, C4<0>, C4<0>;
L_0x55a1f3a0ef20 .functor AND 1, L_0x55a1f3a0f390, L_0x55a1f3a0f210, C4<1>, C4<1>;
L_0x55a1f3a0efd0 .functor OR 1, L_0x55a1f3a0ee10, L_0x55a1f3a0ef20, C4<0>, C4<0>;
v0x55a1f2802c90_0 .net *"_s0", 0 0, L_0x55a1f3a0eb10;  1 drivers
v0x55a1f2802d50_0 .net *"_s10", 0 0, L_0x55a1f3a0ef20;  1 drivers
v0x55a1f27ffd40_0 .net *"_s4", 0 0, L_0x55a1f3a0ec40;  1 drivers
v0x55a1f27f0470_0 .net *"_s6", 0 0, L_0x55a1f3a0ed50;  1 drivers
v0x55a1f27f93d0_0 .net *"_s8", 0 0, L_0x55a1f3a0ee10;  1 drivers
v0x55a1f27f6340_0 .net "a", 0 0, L_0x55a1f3a0f0e0;  1 drivers
v0x55a1f27f6400_0 .net "b", 0 0, L_0x55a1f3a0f210;  1 drivers
v0x55a1f27f33f0_0 .net "ca", 0 0, L_0x55a1f3a0efd0;  1 drivers
v0x55a1f27f34b0_0 .net "cin", 0 0, L_0x55a1f3a0f390;  1 drivers
v0x55a1f27e3ae0_0 .net "sum", 0 0, L_0x55a1f3a0eb80;  1 drivers
S_0x55a1f382b3a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f312c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a0f4c0 .functor XOR 1, L_0x55a1f3a0f960, L_0x55a1f3a0fb20, C4<0>, C4<0>;
L_0x55a1f3a0f530 .functor XOR 1, L_0x55a1f3a0f4c0, L_0x55a1f3a0fce0, C4<0>, C4<0>;
L_0x55a1f3a0f5a0 .functor AND 1, L_0x55a1f3a0f960, L_0x55a1f3a0fb20, C4<1>, C4<1>;
L_0x55a1f3a0f610 .functor AND 1, L_0x55a1f3a0f960, L_0x55a1f3a0fce0, C4<1>, C4<1>;
L_0x55a1f3a0f6d0 .functor OR 1, L_0x55a1f3a0f5a0, L_0x55a1f3a0f610, C4<0>, C4<0>;
L_0x55a1f3a0f7e0 .functor AND 1, L_0x55a1f3a0fce0, L_0x55a1f3a0fb20, C4<1>, C4<1>;
L_0x55a1f3a0f850 .functor OR 1, L_0x55a1f3a0f6d0, L_0x55a1f3a0f7e0, C4<0>, C4<0>;
v0x55a1f27e9900_0 .net *"_s0", 0 0, L_0x55a1f3a0f4c0;  1 drivers
v0x55a1f27e69b0_0 .net *"_s10", 0 0, L_0x55a1f3a0f7e0;  1 drivers
v0x55a1f27ba4b0_0 .net *"_s4", 0 0, L_0x55a1f3a0f5a0;  1 drivers
v0x55a1f27ba570_0 .net *"_s6", 0 0, L_0x55a1f3a0f610;  1 drivers
v0x55a1f27e0210_0 .net *"_s8", 0 0, L_0x55a1f3a0f6d0;  1 drivers
v0x55a1f27dfad0_0 .net "a", 0 0, L_0x55a1f3a0f960;  1 drivers
v0x55a1f27dfb90_0 .net "b", 0 0, L_0x55a1f3a0fb20;  1 drivers
v0x55a1f27b9e20_0 .net "ca", 0 0, L_0x55a1f3a0f850;  1 drivers
v0x55a1f27b9ee0_0 .net "cin", 0 0, L_0x55a1f3a0fce0;  1 drivers
v0x55a1f27d3830_0 .net "sum", 0 0, L_0x55a1f3a0f530;  1 drivers
S_0x55a1f3825d60 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2067aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f26cdcf0_0 .net "a", 15 0, L_0x55a1f3a1b630;  1 drivers
v0x55a1f26cd6f0_0 .net "b", 15 0, L_0x55a1f3a1b720;  1 drivers
v0x55a1f26c13a0_0 .net "ca", 15 0, L_0x55a1f3a1b3d0;  1 drivers
v0x55a1f26c1460_0 .net "cin", 15 0, L_0x55a1f3a1b810;  1 drivers
v0x55a1f26c0da0_0 .net "sum", 15 0, L_0x55a1f3a1b330;  1 drivers
L_0x55a1f3a13140 .part L_0x55a1f3a1b630, 0, 4;
L_0x55a1f3a131e0 .part L_0x55a1f3a1b720, 0, 4;
L_0x55a1f3a13280 .part L_0x55a1f3a1b810, 0, 4;
L_0x55a1f3a15ad0 .part L_0x55a1f3a1b630, 4, 4;
L_0x55a1f3a15bc0 .part L_0x55a1f3a1b720, 4, 4;
L_0x55a1f3a15cb0 .part L_0x55a1f3a1b810, 4, 4;
L_0x55a1f3a18590 .part L_0x55a1f3a1b630, 8, 4;
L_0x55a1f3a18630 .part L_0x55a1f3a1b720, 8, 4;
L_0x55a1f3a18720 .part L_0x55a1f3a1b810, 8, 4;
L_0x55a1f3a1af30 .part L_0x55a1f3a1b630, 12, 4;
L_0x55a1f3a1b060 .part L_0x55a1f3a1b720, 12, 4;
L_0x55a1f3a1b190 .part L_0x55a1f3a1b810, 12, 4;
L_0x55a1f3a1b330 .concat8 [ 4 4 4 4], L_0x55a1f3a12f30, L_0x55a1f3a158c0, L_0x55a1f3a18380, L_0x55a1f3a1ad20;
L_0x55a1f3a1b3d0 .concat8 [ 4 4 4 4], L_0x55a1f3a12fd0, L_0x55a1f3a15960, L_0x55a1f3a18420, L_0x55a1f3a1adc0;
S_0x55a1f3813360 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3825d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2795b40_0 .net "a", 3 0, L_0x55a1f3a13140;  1 drivers
v0x55a1f279eaa0_0 .net "b", 3 0, L_0x55a1f3a131e0;  1 drivers
v0x55a1f279ba10_0 .net "ca", 3 0, L_0x55a1f3a12fd0;  1 drivers
v0x55a1f279bad0_0 .net "cin", 3 0, L_0x55a1f3a13280;  1 drivers
v0x55a1f2798ac0_0 .net "sum", 3 0, L_0x55a1f3a12f30;  1 drivers
L_0x55a1f3a10ef0 .part L_0x55a1f3a13140, 0, 1;
L_0x55a1f3a11020 .part L_0x55a1f3a131e0, 0, 1;
L_0x55a1f3a11150 .part L_0x55a1f3a13280, 0, 1;
L_0x55a1f3a11760 .part L_0x55a1f3a13140, 1, 1;
L_0x55a1f3a11890 .part L_0x55a1f3a131e0, 1, 1;
L_0x55a1f3a119c0 .part L_0x55a1f3a13280, 1, 1;
L_0x55a1f3a12100 .part L_0x55a1f3a13140, 2, 1;
L_0x55a1f3a12230 .part L_0x55a1f3a131e0, 2, 1;
L_0x55a1f3a123b0 .part L_0x55a1f3a13280, 2, 1;
L_0x55a1f3a12980 .part L_0x55a1f3a13140, 3, 1;
L_0x55a1f3a12b40 .part L_0x55a1f3a131e0, 3, 1;
L_0x55a1f3a12d00 .part L_0x55a1f3a13280, 3, 1;
L_0x55a1f3a12f30 .concat8 [ 1 1 1 1], L_0x55a1f3a0fea0, L_0x55a1f3a112f0, L_0x55a1f3a11ba0, L_0x55a1f3a12550;
L_0x55a1f3a12fd0 .concat8 [ 1 1 1 1], L_0x55a1f3a10de0, L_0x55a1f3a11650, L_0x55a1f3a11ff0, L_0x55a1f3a12870;
S_0x55a1f380d540 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3813360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a104b0 .functor XOR 1, L_0x55a1f3a10ef0, L_0x55a1f3a11020, C4<0>, C4<0>;
L_0x55a1f3a0fea0 .functor XOR 1, L_0x55a1f3a104b0, L_0x55a1f3a11150, C4<0>, C4<0>;
L_0x55a1f3a10a50 .functor AND 1, L_0x55a1f3a10ef0, L_0x55a1f3a11020, C4<1>, C4<1>;
L_0x55a1f3a10b60 .functor AND 1, L_0x55a1f3a10ef0, L_0x55a1f3a11150, C4<1>, C4<1>;
L_0x55a1f3a10c20 .functor OR 1, L_0x55a1f3a10a50, L_0x55a1f3a10b60, C4<0>, C4<0>;
L_0x55a1f3a10d30 .functor AND 1, L_0x55a1f3a11150, L_0x55a1f3a11020, C4<1>, C4<1>;
L_0x55a1f3a10de0 .functor OR 1, L_0x55a1f3a10c20, L_0x55a1f3a10d30, C4<0>, C4<0>;
v0x55a1f27c9b80_0 .net *"_s0", 0 0, L_0x55a1f3a104b0;  1 drivers
v0x55a1f27d2ae0_0 .net *"_s10", 0 0, L_0x55a1f3a10d30;  1 drivers
v0x55a1f27cfa50_0 .net *"_s4", 0 0, L_0x55a1f3a10a50;  1 drivers
v0x55a1f27cfb10_0 .net *"_s6", 0 0, L_0x55a1f3a10b60;  1 drivers
v0x55a1f27ccb00_0 .net *"_s8", 0 0, L_0x55a1f3a10c20;  1 drivers
v0x55a1f27bd230_0 .net "a", 0 0, L_0x55a1f3a10ef0;  1 drivers
v0x55a1f27bd2f0_0 .net "b", 0 0, L_0x55a1f3a11020;  1 drivers
v0x55a1f27c6190_0 .net "ca", 0 0, L_0x55a1f3a10de0;  1 drivers
v0x55a1f27c6250_0 .net "cin", 0 0, L_0x55a1f3a11150;  1 drivers
v0x55a1f27c31b0_0 .net "sum", 0 0, L_0x55a1f3a0fea0;  1 drivers
S_0x55a1f3449030 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3813360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a11280 .functor XOR 1, L_0x55a1f3a11760, L_0x55a1f3a11890, C4<0>, C4<0>;
L_0x55a1f3a112f0 .functor XOR 1, L_0x55a1f3a11280, L_0x55a1f3a119c0, C4<0>, C4<0>;
L_0x55a1f3a11360 .functor AND 1, L_0x55a1f3a11760, L_0x55a1f3a11890, C4<1>, C4<1>;
L_0x55a1f3a113d0 .functor AND 1, L_0x55a1f3a11760, L_0x55a1f3a119c0, C4<1>, C4<1>;
L_0x55a1f3a11490 .functor OR 1, L_0x55a1f3a11360, L_0x55a1f3a113d0, C4<0>, C4<0>;
L_0x55a1f3a115a0 .functor AND 1, L_0x55a1f3a119c0, L_0x55a1f3a11890, C4<1>, C4<1>;
L_0x55a1f3a11650 .functor OR 1, L_0x55a1f3a11490, L_0x55a1f3a115a0, C4<0>, C4<0>;
v0x55a1f27c01b0_0 .net *"_s0", 0 0, L_0x55a1f3a11280;  1 drivers
v0x55a1f27b07f0_0 .net *"_s10", 0 0, L_0x55a1f3a115a0;  1 drivers
v0x55a1f27b66c0_0 .net *"_s4", 0 0, L_0x55a1f3a11360;  1 drivers
v0x55a1f27b6780_0 .net *"_s6", 0 0, L_0x55a1f3a113d0;  1 drivers
v0x55a1f27b3770_0 .net *"_s8", 0 0, L_0x55a1f3a11490;  1 drivers
v0x55a1f2779a80_0 .net "a", 0 0, L_0x55a1f3a11760;  1 drivers
v0x55a1f2779b40_0 .net "b", 0 0, L_0x55a1f3a11890;  1 drivers
v0x55a1f27793f0_0 .net "ca", 0 0, L_0x55a1f3a11650;  1 drivers
v0x55a1f27794b0_0 .net "cin", 0 0, L_0x55a1f3a119c0;  1 drivers
v0x55a1f27acdb0_0 .net "sum", 0 0, L_0x55a1f3a112f0;  1 drivers
S_0x55a1f2cf5a00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3813360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a11b30 .functor XOR 1, L_0x55a1f3a12100, L_0x55a1f3a12230, C4<0>, C4<0>;
L_0x55a1f3a11ba0 .functor XOR 1, L_0x55a1f3a11b30, L_0x55a1f3a123b0, C4<0>, C4<0>;
L_0x55a1f3a11c60 .functor AND 1, L_0x55a1f3a12100, L_0x55a1f3a12230, C4<1>, C4<1>;
L_0x55a1f3a11d70 .functor AND 1, L_0x55a1f3a12100, L_0x55a1f3a123b0, C4<1>, C4<1>;
L_0x55a1f3a11e30 .functor OR 1, L_0x55a1f3a11c60, L_0x55a1f3a11d70, C4<0>, C4<0>;
L_0x55a1f3a11f40 .functor AND 1, L_0x55a1f3a123b0, L_0x55a1f3a12230, C4<1>, C4<1>;
L_0x55a1f3a11ff0 .functor OR 1, L_0x55a1f3a11e30, L_0x55a1f3a11f40, C4<0>, C4<0>;
v0x55a1f27ac600_0 .net *"_s0", 0 0, L_0x55a1f3a11b30;  1 drivers
v0x55a1f27ac6c0_0 .net *"_s10", 0 0, L_0x55a1f3a11f40;  1 drivers
v0x55a1f2786470_0 .net *"_s4", 0 0, L_0x55a1f3a11c60;  1 drivers
v0x55a1f27ac1d0_0 .net *"_s6", 0 0, L_0x55a1f3a11d70;  1 drivers
v0x55a1f27aba90_0 .net *"_s8", 0 0, L_0x55a1f3a11e30;  1 drivers
v0x55a1f2785de0_0 .net "a", 0 0, L_0x55a1f3a12100;  1 drivers
v0x55a1f2785ea0_0 .net "b", 0 0, L_0x55a1f3a12230;  1 drivers
v0x55a1f279f740_0 .net "ca", 0 0, L_0x55a1f3a11ff0;  1 drivers
v0x55a1f279f800_0 .net "cin", 0 0, L_0x55a1f3a123b0;  1 drivers
v0x55a1f279f1f0_0 .net "sum", 0 0, L_0x55a1f3a11ba0;  1 drivers
S_0x55a1f2743890 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3813360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a124e0 .functor XOR 1, L_0x55a1f3a12980, L_0x55a1f3a12b40, C4<0>, C4<0>;
L_0x55a1f3a12550 .functor XOR 1, L_0x55a1f3a124e0, L_0x55a1f3a12d00, C4<0>, C4<0>;
L_0x55a1f3a125c0 .functor AND 1, L_0x55a1f3a12980, L_0x55a1f3a12b40, C4<1>, C4<1>;
L_0x55a1f3a12630 .functor AND 1, L_0x55a1f3a12980, L_0x55a1f3a12d00, C4<1>, C4<1>;
L_0x55a1f3a126f0 .functor OR 1, L_0x55a1f3a125c0, L_0x55a1f3a12630, C4<0>, C4<0>;
L_0x55a1f3a12800 .functor AND 1, L_0x55a1f3a12d00, L_0x55a1f3a12b40, C4<1>, C4<1>;
L_0x55a1f3a12870 .functor OR 1, L_0x55a1f3a126f0, L_0x55a1f3a12800, C4<0>, C4<0>;
v0x55a1f2792df0_0 .net *"_s0", 0 0, L_0x55a1f3a124e0;  1 drivers
v0x55a1f27927f0_0 .net *"_s10", 0 0, L_0x55a1f3a12800;  1 drivers
v0x55a1f2785b90_0 .net *"_s4", 0 0, L_0x55a1f3a125c0;  1 drivers
v0x55a1f2785c50_0 .net *"_s6", 0 0, L_0x55a1f3a12630;  1 drivers
v0x55a1f27a2490_0 .net *"_s8", 0 0, L_0x55a1f3a126f0;  1 drivers
v0x55a1f27ab3f0_0 .net "a", 0 0, L_0x55a1f3a12980;  1 drivers
v0x55a1f27ab4b0_0 .net "b", 0 0, L_0x55a1f3a12b40;  1 drivers
v0x55a1f27a8360_0 .net "ca", 0 0, L_0x55a1f3a12870;  1 drivers
v0x55a1f27a8420_0 .net "cin", 0 0, L_0x55a1f3a12d00;  1 drivers
v0x55a1f27a54c0_0 .net "sum", 0 0, L_0x55a1f3a12550;  1 drivers
S_0x55a1f2674480 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3825d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2749570_0 .net "a", 3 0, L_0x55a1f3a15ad0;  1 drivers
v0x55a1f274f440_0 .net "b", 3 0, L_0x55a1f3a15bc0;  1 drivers
v0x55a1f274c4f0_0 .net "ca", 3 0, L_0x55a1f3a15960;  1 drivers
v0x55a1f274c5b0_0 .net "cin", 3 0, L_0x55a1f3a15cb0;  1 drivers
v0x55a1f26db660_0 .net "sum", 3 0, L_0x55a1f3a158c0;  1 drivers
L_0x55a1f3a13880 .part L_0x55a1f3a15ad0, 0, 1;
L_0x55a1f3a139b0 .part L_0x55a1f3a15bc0, 0, 1;
L_0x55a1f3a13ae0 .part L_0x55a1f3a15cb0, 0, 1;
L_0x55a1f3a140f0 .part L_0x55a1f3a15ad0, 1, 1;
L_0x55a1f3a14220 .part L_0x55a1f3a15bc0, 1, 1;
L_0x55a1f3a14350 .part L_0x55a1f3a15cb0, 1, 1;
L_0x55a1f3a14a90 .part L_0x55a1f3a15ad0, 2, 1;
L_0x55a1f3a14bc0 .part L_0x55a1f3a15bc0, 2, 1;
L_0x55a1f3a14d40 .part L_0x55a1f3a15cb0, 2, 1;
L_0x55a1f3a15310 .part L_0x55a1f3a15ad0, 3, 1;
L_0x55a1f3a154d0 .part L_0x55a1f3a15bc0, 3, 1;
L_0x55a1f3a15690 .part L_0x55a1f3a15cb0, 3, 1;
L_0x55a1f3a158c0 .concat8 [ 1 1 1 1], L_0x55a1f3a13320, L_0x55a1f3a13c80, L_0x55a1f3a14530, L_0x55a1f3a14ee0;
L_0x55a1f3a15960 .concat8 [ 1 1 1 1], L_0x55a1f3a13770, L_0x55a1f3a13fe0, L_0x55a1f3a14980, L_0x55a1f3a15200;
S_0x55a1f2404450 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2674480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a12ec0 .functor XOR 1, L_0x55a1f3a13880, L_0x55a1f3a139b0, C4<0>, C4<0>;
L_0x55a1f3a13320 .functor XOR 1, L_0x55a1f3a12ec0, L_0x55a1f3a13ae0, C4<0>, C4<0>;
L_0x55a1f3a133e0 .functor AND 1, L_0x55a1f3a13880, L_0x55a1f3a139b0, C4<1>, C4<1>;
L_0x55a1f3a134f0 .functor AND 1, L_0x55a1f3a13880, L_0x55a1f3a13ae0, C4<1>, C4<1>;
L_0x55a1f3a135b0 .functor OR 1, L_0x55a1f3a133e0, L_0x55a1f3a134f0, C4<0>, C4<0>;
L_0x55a1f3a136c0 .functor AND 1, L_0x55a1f3a13ae0, L_0x55a1f3a139b0, C4<1>, C4<1>;
L_0x55a1f3a13770 .functor OR 1, L_0x55a1f3a135b0, L_0x55a1f3a136c0, C4<0>, C4<0>;
v0x55a1f27891f0_0 .net *"_s0", 0 0, L_0x55a1f3a12ec0;  1 drivers
v0x55a1f2792150_0 .net *"_s10", 0 0, L_0x55a1f3a136c0;  1 drivers
v0x55a1f278f0c0_0 .net *"_s4", 0 0, L_0x55a1f3a133e0;  1 drivers
v0x55a1f278f180_0 .net *"_s6", 0 0, L_0x55a1f3a134f0;  1 drivers
v0x55a1f278c170_0 .net *"_s8", 0 0, L_0x55a1f3a135b0;  1 drivers
v0x55a1f277c7b0_0 .net "a", 0 0, L_0x55a1f3a13880;  1 drivers
v0x55a1f277c870_0 .net "b", 0 0, L_0x55a1f3a139b0;  1 drivers
v0x55a1f2782680_0 .net "ca", 0 0, L_0x55a1f3a13770;  1 drivers
v0x55a1f2782740_0 .net "cin", 0 0, L_0x55a1f3a13ae0;  1 drivers
v0x55a1f277f7e0_0 .net "sum", 0 0, L_0x55a1f3a13320;  1 drivers
S_0x55a1f380b8e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2674480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a13c10 .functor XOR 1, L_0x55a1f3a140f0, L_0x55a1f3a14220, C4<0>, C4<0>;
L_0x55a1f3a13c80 .functor XOR 1, L_0x55a1f3a13c10, L_0x55a1f3a14350, C4<0>, C4<0>;
L_0x55a1f3a13cf0 .functor AND 1, L_0x55a1f3a140f0, L_0x55a1f3a14220, C4<1>, C4<1>;
L_0x55a1f3a13d60 .functor AND 1, L_0x55a1f3a140f0, L_0x55a1f3a14350, C4<1>, C4<1>;
L_0x55a1f3a13e20 .functor OR 1, L_0x55a1f3a13cf0, L_0x55a1f3a13d60, C4<0>, C4<0>;
L_0x55a1f3a13f30 .functor AND 1, L_0x55a1f3a14350, L_0x55a1f3a14220, C4<1>, C4<1>;
L_0x55a1f3a13fe0 .functor OR 1, L_0x55a1f3a13e20, L_0x55a1f3a13f30, C4<0>, C4<0>;
v0x55a1f2753230_0 .net *"_s0", 0 0, L_0x55a1f3a13c10;  1 drivers
v0x55a1f2778f90_0 .net *"_s10", 0 0, L_0x55a1f3a13f30;  1 drivers
v0x55a1f2778850_0 .net *"_s4", 0 0, L_0x55a1f3a13cf0;  1 drivers
v0x55a1f2778910_0 .net *"_s6", 0 0, L_0x55a1f3a13d60;  1 drivers
v0x55a1f2752ba0_0 .net *"_s8", 0 0, L_0x55a1f3a13e20;  1 drivers
v0x55a1f276c500_0 .net "a", 0 0, L_0x55a1f3a140f0;  1 drivers
v0x55a1f276c5c0_0 .net "b", 0 0, L_0x55a1f3a14220;  1 drivers
v0x55a1f276bf00_0 .net "ca", 0 0, L_0x55a1f3a13fe0;  1 drivers
v0x55a1f276bfc0_0 .net "cin", 0 0, L_0x55a1f3a14350;  1 drivers
v0x55a1f275fc60_0 .net "sum", 0 0, L_0x55a1f3a13c80;  1 drivers
S_0x55a1f35ea150 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2674480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a144c0 .functor XOR 1, L_0x55a1f3a14a90, L_0x55a1f3a14bc0, C4<0>, C4<0>;
L_0x55a1f3a14530 .functor XOR 1, L_0x55a1f3a144c0, L_0x55a1f3a14d40, C4<0>, C4<0>;
L_0x55a1f3a145f0 .functor AND 1, L_0x55a1f3a14a90, L_0x55a1f3a14bc0, C4<1>, C4<1>;
L_0x55a1f3a14700 .functor AND 1, L_0x55a1f3a14a90, L_0x55a1f3a14d40, C4<1>, C4<1>;
L_0x55a1f3a147c0 .functor OR 1, L_0x55a1f3a145f0, L_0x55a1f3a14700, C4<0>, C4<0>;
L_0x55a1f3a148d0 .functor AND 1, L_0x55a1f3a14d40, L_0x55a1f3a14bc0, C4<1>, C4<1>;
L_0x55a1f3a14980 .functor OR 1, L_0x55a1f3a147c0, L_0x55a1f3a148d0, C4<0>, C4<0>;
v0x55a1f275f5b0_0 .net *"_s0", 0 0, L_0x55a1f3a144c0;  1 drivers
v0x55a1f275f670_0 .net *"_s10", 0 0, L_0x55a1f3a148d0;  1 drivers
v0x55a1f2752950_0 .net *"_s4", 0 0, L_0x55a1f3a145f0;  1 drivers
v0x55a1f276f250_0 .net *"_s6", 0 0, L_0x55a1f3a14700;  1 drivers
v0x55a1f27781b0_0 .net *"_s8", 0 0, L_0x55a1f3a147c0;  1 drivers
v0x55a1f2775120_0 .net "a", 0 0, L_0x55a1f3a14a90;  1 drivers
v0x55a1f27751e0_0 .net "b", 0 0, L_0x55a1f3a14bc0;  1 drivers
v0x55a1f27721d0_0 .net "ca", 0 0, L_0x55a1f3a14980;  1 drivers
v0x55a1f2772290_0 .net "cin", 0 0, L_0x55a1f3a14d40;  1 drivers
v0x55a1f27629b0_0 .net "sum", 0 0, L_0x55a1f3a14530;  1 drivers
S_0x55a1f35e9b60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2674480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a14e70 .functor XOR 1, L_0x55a1f3a15310, L_0x55a1f3a154d0, C4<0>, C4<0>;
L_0x55a1f3a14ee0 .functor XOR 1, L_0x55a1f3a14e70, L_0x55a1f3a15690, C4<0>, C4<0>;
L_0x55a1f3a14f50 .functor AND 1, L_0x55a1f3a15310, L_0x55a1f3a154d0, C4<1>, C4<1>;
L_0x55a1f3a14fc0 .functor AND 1, L_0x55a1f3a15310, L_0x55a1f3a15690, C4<1>, C4<1>;
L_0x55a1f3a15080 .functor OR 1, L_0x55a1f3a14f50, L_0x55a1f3a14fc0, C4<0>, C4<0>;
L_0x55a1f3a15190 .functor AND 1, L_0x55a1f3a15690, L_0x55a1f3a154d0, C4<1>, C4<1>;
L_0x55a1f3a15200 .functor OR 1, L_0x55a1f3a15080, L_0x55a1f3a15190, C4<0>, C4<0>;
v0x55a1f276b860_0 .net *"_s0", 0 0, L_0x55a1f3a14e70;  1 drivers
v0x55a1f27687d0_0 .net *"_s10", 0 0, L_0x55a1f3a15190;  1 drivers
v0x55a1f2765880_0 .net *"_s4", 0 0, L_0x55a1f3a14f50;  1 drivers
v0x55a1f2765940_0 .net *"_s6", 0 0, L_0x55a1f3a14fc0;  1 drivers
v0x55a1f2755fb0_0 .net *"_s8", 0 0, L_0x55a1f3a15080;  1 drivers
v0x55a1f275ef10_0 .net "a", 0 0, L_0x55a1f3a15310;  1 drivers
v0x55a1f275efd0_0 .net "b", 0 0, L_0x55a1f3a154d0;  1 drivers
v0x55a1f275be80_0 .net "ca", 0 0, L_0x55a1f3a15200;  1 drivers
v0x55a1f275bf40_0 .net "cin", 0 0, L_0x55a1f3a15690;  1 drivers
v0x55a1f2758fe0_0 .net "sum", 0 0, L_0x55a1f3a14ee0;  1 drivers
S_0x55a1f30f8470 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3825d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27219a0_0 .net "a", 3 0, L_0x55a1f3a18590;  1 drivers
v0x55a1f2711fe0_0 .net "b", 3 0, L_0x55a1f3a18630;  1 drivers
v0x55a1f2717eb0_0 .net "ca", 3 0, L_0x55a1f3a18420;  1 drivers
v0x55a1f2717f70_0 .net "cin", 3 0, L_0x55a1f3a18720;  1 drivers
v0x55a1f2714f60_0 .net "sum", 3 0, L_0x55a1f3a18380;  1 drivers
L_0x55a1f3a16340 .part L_0x55a1f3a18590, 0, 1;
L_0x55a1f3a16470 .part L_0x55a1f3a18630, 0, 1;
L_0x55a1f3a165a0 .part L_0x55a1f3a18720, 0, 1;
L_0x55a1f3a16bb0 .part L_0x55a1f3a18590, 1, 1;
L_0x55a1f3a16ce0 .part L_0x55a1f3a18630, 1, 1;
L_0x55a1f3a16e10 .part L_0x55a1f3a18720, 1, 1;
L_0x55a1f3a17550 .part L_0x55a1f3a18590, 2, 1;
L_0x55a1f3a17680 .part L_0x55a1f3a18630, 2, 1;
L_0x55a1f3a17800 .part L_0x55a1f3a18720, 2, 1;
L_0x55a1f3a17dd0 .part L_0x55a1f3a18590, 3, 1;
L_0x55a1f3a17f90 .part L_0x55a1f3a18630, 3, 1;
L_0x55a1f3a18150 .part L_0x55a1f3a18720, 3, 1;
L_0x55a1f3a18380 .concat8 [ 1 1 1 1], L_0x55a1f3a15de0, L_0x55a1f3a16740, L_0x55a1f3a16ff0, L_0x55a1f3a179a0;
L_0x55a1f3a18420 .concat8 [ 1 1 1 1], L_0x55a1f3a16230, L_0x55a1f3a16aa0, L_0x55a1f3a17440, L_0x55a1f3a17cc0;
S_0x55a1f30ebb20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30f8470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a15850 .functor XOR 1, L_0x55a1f3a16340, L_0x55a1f3a16470, C4<0>, C4<0>;
L_0x55a1f3a15de0 .functor XOR 1, L_0x55a1f3a15850, L_0x55a1f3a165a0, C4<0>, C4<0>;
L_0x55a1f3a15ea0 .functor AND 1, L_0x55a1f3a16340, L_0x55a1f3a16470, C4<1>, C4<1>;
L_0x55a1f3a15fb0 .functor AND 1, L_0x55a1f3a16340, L_0x55a1f3a165a0, C4<1>, C4<1>;
L_0x55a1f3a16070 .functor OR 1, L_0x55a1f3a15ea0, L_0x55a1f3a15fb0, C4<0>, C4<0>;
L_0x55a1f3a16180 .functor AND 1, L_0x55a1f3a165a0, L_0x55a1f3a16470, C4<1>, C4<1>;
L_0x55a1f3a16230 .functor OR 1, L_0x55a1f3a16070, L_0x55a1f3a16180, C4<0>, C4<0>;
v0x55a1f2743220_0 .net *"_s0", 0 0, L_0x55a1f3a15850;  1 drivers
v0x55a1f27432e0_0 .net *"_s10", 0 0, L_0x55a1f3a16180;  1 drivers
v0x55a1f2742f10_0 .net *"_s4", 0 0, L_0x55a1f3a15ea0;  1 drivers
v0x55a1f26dbf10_0 .net *"_s6", 0 0, L_0x55a1f3a15fb0;  1 drivers
v0x55a1f26db8b0_0 .net *"_s8", 0 0, L_0x55a1f3a16070;  1 drivers
v0x55a1f270f2b0_0 .net "a", 0 0, L_0x55a1f3a16340;  1 drivers
v0x55a1f270f370_0 .net "b", 0 0, L_0x55a1f3a16470;  1 drivers
v0x55a1f270ec20_0 .net "ca", 0 0, L_0x55a1f3a16230;  1 drivers
v0x55a1f270ece0_0 .net "cin", 0 0, L_0x55a1f3a165a0;  1 drivers
v0x55a1f27425e0_0 .net "sum", 0 0, L_0x55a1f3a15de0;  1 drivers
S_0x55a1f30faff0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30f8470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a166d0 .functor XOR 1, L_0x55a1f3a16bb0, L_0x55a1f3a16ce0, C4<0>, C4<0>;
L_0x55a1f3a16740 .functor XOR 1, L_0x55a1f3a166d0, L_0x55a1f3a16e10, C4<0>, C4<0>;
L_0x55a1f3a167b0 .functor AND 1, L_0x55a1f3a16bb0, L_0x55a1f3a16ce0, C4<1>, C4<1>;
L_0x55a1f3a16820 .functor AND 1, L_0x55a1f3a16bb0, L_0x55a1f3a16e10, C4<1>, C4<1>;
L_0x55a1f3a168e0 .functor OR 1, L_0x55a1f3a167b0, L_0x55a1f3a16820, C4<0>, C4<0>;
L_0x55a1f3a169f0 .functor AND 1, L_0x55a1f3a16e10, L_0x55a1f3a16ce0, C4<1>, C4<1>;
L_0x55a1f3a16aa0 .functor OR 1, L_0x55a1f3a168e0, L_0x55a1f3a169f0, C4<0>, C4<0>;
v0x55a1f2741e30_0 .net *"_s0", 0 0, L_0x55a1f3a166d0;  1 drivers
v0x55a1f271bca0_0 .net *"_s10", 0 0, L_0x55a1f3a169f0;  1 drivers
v0x55a1f2741a00_0 .net *"_s4", 0 0, L_0x55a1f3a167b0;  1 drivers
v0x55a1f2741ac0_0 .net *"_s6", 0 0, L_0x55a1f3a16820;  1 drivers
v0x55a1f27412c0_0 .net *"_s8", 0 0, L_0x55a1f3a168e0;  1 drivers
v0x55a1f271b610_0 .net "a", 0 0, L_0x55a1f3a16bb0;  1 drivers
v0x55a1f271b6d0_0 .net "b", 0 0, L_0x55a1f3a16ce0;  1 drivers
v0x55a1f2734f70_0 .net "ca", 0 0, L_0x55a1f3a16aa0;  1 drivers
v0x55a1f2735030_0 .net "cin", 0 0, L_0x55a1f3a16e10;  1 drivers
v0x55a1f2734a20_0 .net "sum", 0 0, L_0x55a1f3a16740;  1 drivers
S_0x55a1f3103a80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30f8470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a16f80 .functor XOR 1, L_0x55a1f3a17550, L_0x55a1f3a17680, C4<0>, C4<0>;
L_0x55a1f3a16ff0 .functor XOR 1, L_0x55a1f3a16f80, L_0x55a1f3a17800, C4<0>, C4<0>;
L_0x55a1f3a170b0 .functor AND 1, L_0x55a1f3a17550, L_0x55a1f3a17680, C4<1>, C4<1>;
L_0x55a1f3a171c0 .functor AND 1, L_0x55a1f3a17550, L_0x55a1f3a17800, C4<1>, C4<1>;
L_0x55a1f3a17280 .functor OR 1, L_0x55a1f3a170b0, L_0x55a1f3a171c0, C4<0>, C4<0>;
L_0x55a1f3a17390 .functor AND 1, L_0x55a1f3a17800, L_0x55a1f3a17680, C4<1>, C4<1>;
L_0x55a1f3a17440 .functor OR 1, L_0x55a1f3a17280, L_0x55a1f3a17390, C4<0>, C4<0>;
v0x55a1f2728620_0 .net *"_s0", 0 0, L_0x55a1f3a16f80;  1 drivers
v0x55a1f27286e0_0 .net *"_s10", 0 0, L_0x55a1f3a17390;  1 drivers
v0x55a1f2728020_0 .net *"_s4", 0 0, L_0x55a1f3a170b0;  1 drivers
v0x55a1f271b3c0_0 .net *"_s6", 0 0, L_0x55a1f3a171c0;  1 drivers
v0x55a1f2737cc0_0 .net *"_s8", 0 0, L_0x55a1f3a17280;  1 drivers
v0x55a1f2740c20_0 .net "a", 0 0, L_0x55a1f3a17550;  1 drivers
v0x55a1f2740ce0_0 .net "b", 0 0, L_0x55a1f3a17680;  1 drivers
v0x55a1f273db90_0 .net "ca", 0 0, L_0x55a1f3a17440;  1 drivers
v0x55a1f273dc50_0 .net "cin", 0 0, L_0x55a1f3a17800;  1 drivers
v0x55a1f273acf0_0 .net "sum", 0 0, L_0x55a1f3a16ff0;  1 drivers
S_0x55a1f31036a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30f8470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a17930 .functor XOR 1, L_0x55a1f3a17dd0, L_0x55a1f3a17f90, C4<0>, C4<0>;
L_0x55a1f3a179a0 .functor XOR 1, L_0x55a1f3a17930, L_0x55a1f3a18150, C4<0>, C4<0>;
L_0x55a1f3a17a10 .functor AND 1, L_0x55a1f3a17dd0, L_0x55a1f3a17f90, C4<1>, C4<1>;
L_0x55a1f3a17a80 .functor AND 1, L_0x55a1f3a17dd0, L_0x55a1f3a18150, C4<1>, C4<1>;
L_0x55a1f3a17b40 .functor OR 1, L_0x55a1f3a17a10, L_0x55a1f3a17a80, C4<0>, C4<0>;
L_0x55a1f3a17c50 .functor AND 1, L_0x55a1f3a18150, L_0x55a1f3a17f90, C4<1>, C4<1>;
L_0x55a1f3a17cc0 .functor OR 1, L_0x55a1f3a17b40, L_0x55a1f3a17c50, C4<0>, C4<0>;
v0x55a1f272b370_0 .net *"_s0", 0 0, L_0x55a1f3a17930;  1 drivers
v0x55a1f27342d0_0 .net *"_s10", 0 0, L_0x55a1f3a17c50;  1 drivers
v0x55a1f2731240_0 .net *"_s4", 0 0, L_0x55a1f3a17a10;  1 drivers
v0x55a1f2731300_0 .net *"_s6", 0 0, L_0x55a1f3a17a80;  1 drivers
v0x55a1f272e2f0_0 .net *"_s8", 0 0, L_0x55a1f3a17b40;  1 drivers
v0x55a1f271ea20_0 .net "a", 0 0, L_0x55a1f3a17dd0;  1 drivers
v0x55a1f271eae0_0 .net "b", 0 0, L_0x55a1f3a17f90;  1 drivers
v0x55a1f2727980_0 .net "ca", 0 0, L_0x55a1f3a17cc0;  1 drivers
v0x55a1f2727a40_0 .net "cin", 0 0, L_0x55a1f3a18150;  1 drivers
v0x55a1f27249a0_0 .net "sum", 0 0, L_0x55a1f3a179a0;  1 drivers
S_0x55a1f30fabd0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3825d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26b4a20_0 .net "a", 3 0, L_0x55a1f3a1af30;  1 drivers
v0x55a1f26da780_0 .net "b", 3 0, L_0x55a1f3a1b060;  1 drivers
v0x55a1f26da040_0 .net "ca", 3 0, L_0x55a1f3a1adc0;  1 drivers
v0x55a1f26da100_0 .net "cin", 3 0, L_0x55a1f3a1b190;  1 drivers
v0x55a1f26b4390_0 .net "sum", 3 0, L_0x55a1f3a1ad20;  1 drivers
L_0x55a1f3a18ce0 .part L_0x55a1f3a1af30, 0, 1;
L_0x55a1f3a18e10 .part L_0x55a1f3a1b060, 0, 1;
L_0x55a1f3a18f40 .part L_0x55a1f3a1b190, 0, 1;
L_0x55a1f3a19550 .part L_0x55a1f3a1af30, 1, 1;
L_0x55a1f3a19680 .part L_0x55a1f3a1b060, 1, 1;
L_0x55a1f3a197b0 .part L_0x55a1f3a1b190, 1, 1;
L_0x55a1f3a19ef0 .part L_0x55a1f3a1af30, 2, 1;
L_0x55a1f3a1a020 .part L_0x55a1f3a1b060, 2, 1;
L_0x55a1f3a1a1a0 .part L_0x55a1f3a1b190, 2, 1;
L_0x55a1f3a1a770 .part L_0x55a1f3a1af30, 3, 1;
L_0x55a1f3a1a930 .part L_0x55a1f3a1b060, 3, 1;
L_0x55a1f3a1aaf0 .part L_0x55a1f3a1b190, 3, 1;
L_0x55a1f3a1ad20 .concat8 [ 1 1 1 1], L_0x55a1f3a187c0, L_0x55a1f3a190e0, L_0x55a1f3a19990, L_0x55a1f3a1a340;
L_0x55a1f3a1adc0 .concat8 [ 1 1 1 1], L_0x55a1f3a18bd0, L_0x55a1f3a19440, L_0x55a1f3a19de0, L_0x55a1f3a1a660;
S_0x55a1f3100b30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30fabd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a18310 .functor XOR 1, L_0x55a1f3a18ce0, L_0x55a1f3a18e10, C4<0>, C4<0>;
L_0x55a1f3a187c0 .functor XOR 1, L_0x55a1f3a18310, L_0x55a1f3a18f40, C4<0>, C4<0>;
L_0x55a1f3a18880 .functor AND 1, L_0x55a1f3a18ce0, L_0x55a1f3a18e10, C4<1>, C4<1>;
L_0x55a1f3a18990 .functor AND 1, L_0x55a1f3a18ce0, L_0x55a1f3a18f40, C4<1>, C4<1>;
L_0x55a1f3a18a50 .functor OR 1, L_0x55a1f3a18880, L_0x55a1f3a18990, C4<0>, C4<0>;
L_0x55a1f3a18b60 .functor AND 1, L_0x55a1f3a18f40, L_0x55a1f3a18e10, C4<1>, C4<1>;
L_0x55a1f3a18bd0 .functor OR 1, L_0x55a1f3a18a50, L_0x55a1f3a18b60, C4<0>, C4<0>;
v0x55a1f26e8a60_0 .net *"_s0", 0 0, L_0x55a1f3a18310;  1 drivers
v0x55a1f270e7c0_0 .net *"_s10", 0 0, L_0x55a1f3a18b60;  1 drivers
v0x55a1f270e080_0 .net *"_s4", 0 0, L_0x55a1f3a18880;  1 drivers
v0x55a1f270e140_0 .net *"_s6", 0 0, L_0x55a1f3a18990;  1 drivers
v0x55a1f26e83d0_0 .net *"_s8", 0 0, L_0x55a1f3a18a50;  1 drivers
v0x55a1f2701d30_0 .net "a", 0 0, L_0x55a1f3a18ce0;  1 drivers
v0x55a1f2701df0_0 .net "b", 0 0, L_0x55a1f3a18e10;  1 drivers
v0x55a1f2701730_0 .net "ca", 0 0, L_0x55a1f3a18bd0;  1 drivers
v0x55a1f27017f0_0 .net "cin", 0 0, L_0x55a1f3a18f40;  1 drivers
v0x55a1f26f5490_0 .net "sum", 0 0, L_0x55a1f3a187c0;  1 drivers
S_0x55a1f3100750 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30fabd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a19070 .functor XOR 1, L_0x55a1f3a19550, L_0x55a1f3a19680, C4<0>, C4<0>;
L_0x55a1f3a190e0 .functor XOR 1, L_0x55a1f3a19070, L_0x55a1f3a197b0, C4<0>, C4<0>;
L_0x55a1f3a19150 .functor AND 1, L_0x55a1f3a19550, L_0x55a1f3a19680, C4<1>, C4<1>;
L_0x55a1f3a191c0 .functor AND 1, L_0x55a1f3a19550, L_0x55a1f3a197b0, C4<1>, C4<1>;
L_0x55a1f3a19280 .functor OR 1, L_0x55a1f3a19150, L_0x55a1f3a191c0, C4<0>, C4<0>;
L_0x55a1f3a19390 .functor AND 1, L_0x55a1f3a197b0, L_0x55a1f3a19680, C4<1>, C4<1>;
L_0x55a1f3a19440 .functor OR 1, L_0x55a1f3a19280, L_0x55a1f3a19390, C4<0>, C4<0>;
v0x55a1f26f4de0_0 .net *"_s0", 0 0, L_0x55a1f3a19070;  1 drivers
v0x55a1f26e8180_0 .net *"_s10", 0 0, L_0x55a1f3a19390;  1 drivers
v0x55a1f2704a80_0 .net *"_s4", 0 0, L_0x55a1f3a19150;  1 drivers
v0x55a1f2704b40_0 .net *"_s6", 0 0, L_0x55a1f3a191c0;  1 drivers
v0x55a1f270d9e0_0 .net *"_s8", 0 0, L_0x55a1f3a19280;  1 drivers
v0x55a1f270a950_0 .net "a", 0 0, L_0x55a1f3a19550;  1 drivers
v0x55a1f270aa10_0 .net "b", 0 0, L_0x55a1f3a19680;  1 drivers
v0x55a1f2707a00_0 .net "ca", 0 0, L_0x55a1f3a19440;  1 drivers
v0x55a1f2707ac0_0 .net "cin", 0 0, L_0x55a1f3a197b0;  1 drivers
v0x55a1f26f81e0_0 .net "sum", 0 0, L_0x55a1f3a190e0;  1 drivers
S_0x55a1f30fdbe0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30fabd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a19920 .functor XOR 1, L_0x55a1f3a19ef0, L_0x55a1f3a1a020, C4<0>, C4<0>;
L_0x55a1f3a19990 .functor XOR 1, L_0x55a1f3a19920, L_0x55a1f3a1a1a0, C4<0>, C4<0>;
L_0x55a1f3a19a50 .functor AND 1, L_0x55a1f3a19ef0, L_0x55a1f3a1a020, C4<1>, C4<1>;
L_0x55a1f3a19b60 .functor AND 1, L_0x55a1f3a19ef0, L_0x55a1f3a1a1a0, C4<1>, C4<1>;
L_0x55a1f3a19c20 .functor OR 1, L_0x55a1f3a19a50, L_0x55a1f3a19b60, C4<0>, C4<0>;
L_0x55a1f3a19d30 .functor AND 1, L_0x55a1f3a1a1a0, L_0x55a1f3a1a020, C4<1>, C4<1>;
L_0x55a1f3a19de0 .functor OR 1, L_0x55a1f3a19c20, L_0x55a1f3a19d30, C4<0>, C4<0>;
v0x55a1f2701090_0 .net *"_s0", 0 0, L_0x55a1f3a19920;  1 drivers
v0x55a1f2701150_0 .net *"_s10", 0 0, L_0x55a1f3a19d30;  1 drivers
v0x55a1f26fe000_0 .net *"_s4", 0 0, L_0x55a1f3a19a50;  1 drivers
v0x55a1f26fb0b0_0 .net *"_s6", 0 0, L_0x55a1f3a19b60;  1 drivers
v0x55a1f26eb7e0_0 .net *"_s8", 0 0, L_0x55a1f3a19c20;  1 drivers
v0x55a1f26f4740_0 .net "a", 0 0, L_0x55a1f3a19ef0;  1 drivers
v0x55a1f26f4800_0 .net "b", 0 0, L_0x55a1f3a1a020;  1 drivers
v0x55a1f26f16b0_0 .net "ca", 0 0, L_0x55a1f3a19de0;  1 drivers
v0x55a1f26f1770_0 .net "cin", 0 0, L_0x55a1f3a1a1a0;  1 drivers
v0x55a1f26ee810_0 .net "sum", 0 0, L_0x55a1f3a19990;  1 drivers
S_0x55a1f30fd800 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30fabd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1a2d0 .functor XOR 1, L_0x55a1f3a1a770, L_0x55a1f3a1a930, C4<0>, C4<0>;
L_0x55a1f3a1a340 .functor XOR 1, L_0x55a1f3a1a2d0, L_0x55a1f3a1aaf0, C4<0>, C4<0>;
L_0x55a1f3a1a3b0 .functor AND 1, L_0x55a1f3a1a770, L_0x55a1f3a1a930, C4<1>, C4<1>;
L_0x55a1f3a1a420 .functor AND 1, L_0x55a1f3a1a770, L_0x55a1f3a1aaf0, C4<1>, C4<1>;
L_0x55a1f3a1a4e0 .functor OR 1, L_0x55a1f3a1a3b0, L_0x55a1f3a1a420, C4<0>, C4<0>;
L_0x55a1f3a1a5f0 .functor AND 1, L_0x55a1f3a1aaf0, L_0x55a1f3a1a930, C4<1>, C4<1>;
L_0x55a1f3a1a660 .functor OR 1, L_0x55a1f3a1a4e0, L_0x55a1f3a1a5f0, C4<0>, C4<0>;
v0x55a1f26deda0_0 .net *"_s0", 0 0, L_0x55a1f3a1a2d0;  1 drivers
v0x55a1f26e4c70_0 .net *"_s10", 0 0, L_0x55a1f3a1a5f0;  1 drivers
v0x55a1f26e1d20_0 .net *"_s4", 0 0, L_0x55a1f3a1a3b0;  1 drivers
v0x55a1f26e1de0_0 .net *"_s6", 0 0, L_0x55a1f3a1a420;  1 drivers
v0x55a1f26a8030_0 .net *"_s8", 0 0, L_0x55a1f3a1a4e0;  1 drivers
v0x55a1f26a79a0_0 .net "a", 0 0, L_0x55a1f3a1a770;  1 drivers
v0x55a1f26a7a60_0 .net "b", 0 0, L_0x55a1f3a1a930;  1 drivers
v0x55a1f26db2b0_0 .net "ca", 0 0, L_0x55a1f3a1a660;  1 drivers
v0x55a1f26db370_0 .net "cin", 0 0, L_0x55a1f3a1aaf0;  1 drivers
v0x55a1f26dac60_0 .net "sum", 0 0, L_0x55a1f3a1a340;  1 drivers
S_0x55a1f30fa850 .scope module, "a_2" "sixtyBitAdder" 11 9, 12 3 0, S_0x55a1f35e92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f36c15c0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1450;  1 drivers
L_0x7fcc609e1498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3652300_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1498;  1 drivers
v0x55a1f36b9ec0_0 .net "a", 64 0, L_0x55a1f3a48d30;  1 drivers
v0x55a1f36b9f80_0 .net "b", 64 0, L_0x55a1f3a48dd0;  1 drivers
v0x55a1f36b9bb0_0 .net "ca", 64 0, L_0x55a1f3a48b50;  1 drivers
v0x55a1f3652bb0_0 .net "cin", 64 0, L_0x55a1f3a48fd0;  1 drivers
v0x55a1f3652550_0 .net "sum", 64 0, L_0x55a1f3a489c0;  1 drivers
L_0x55a1f3a32520 .part L_0x55a1f3a48d30, 0, 32;
L_0x55a1f3a325c0 .part L_0x55a1f3a48dd0, 0, 32;
L_0x55a1f3a32660 .part L_0x55a1f3a48fd0, 0, 32;
L_0x55a1f3a486f0 .part L_0x55a1f3a48d30, 32, 32;
L_0x55a1f3a487e0 .part L_0x55a1f3a48dd0, 32, 32;
L_0x55a1f3a488d0 .part L_0x55a1f3a48fd0, 32, 32;
L_0x55a1f3a489c0 .concat8 [ 32 32 1 0], L_0x55a1f3a32250, L_0x55a1f3a48420, L_0x7fcc609e1498;
L_0x55a1f3a48b50 .concat8 [ 1 32 32 0], L_0x7fcc609e1450, L_0x55a1f3a32390, L_0x55a1f3a48560;
S_0x55a1f3101b80 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f30fa850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f24b8630_0 .net "a", 31 0, L_0x55a1f3a32520;  1 drivers
v0x55a1f24b8030_0 .net "b", 31 0, L_0x55a1f3a325c0;  1 drivers
v0x55a1f24ab3d0_0 .net "ca", 31 0, L_0x55a1f3a32390;  1 drivers
v0x55a1f24ab490_0 .net "cin", 31 0, L_0x55a1f3a32660;  1 drivers
v0x55a1f24c7cd0_0 .net "sum", 31 0, L_0x55a1f3a32250;  1 drivers
L_0x55a1f3a27130 .part L_0x55a1f3a32520, 0, 16;
L_0x55a1f3a271d0 .part L_0x55a1f3a325c0, 0, 16;
L_0x55a1f3a27270 .part L_0x55a1f3a32660, 0, 16;
L_0x55a1f3a31f40 .part L_0x55a1f3a32520, 16, 16;
L_0x55a1f3a32030 .part L_0x55a1f3a325c0, 16, 16;
L_0x55a1f3a32120 .part L_0x55a1f3a32660, 16, 16;
L_0x55a1f3a32250 .concat8 [ 16 16 0 0], L_0x55a1f3a26e30, L_0x55a1f3a31c40;
L_0x55a1f3a32390 .concat8 [ 16 16 0 0], L_0x55a1f3a26ed0, L_0x55a1f3a31ce0;
S_0x55a1f3102fb0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f3101b80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f25d03a0_0 .net "a", 15 0, L_0x55a1f3a27130;  1 drivers
v0x55a1f25c0ad0_0 .net "b", 15 0, L_0x55a1f3a271d0;  1 drivers
v0x55a1f25c9a30_0 .net "ca", 15 0, L_0x55a1f3a26ed0;  1 drivers
v0x55a1f25c9af0_0 .net "cin", 15 0, L_0x55a1f3a27270;  1 drivers
v0x55a1f25c69a0_0 .net "sum", 15 0, L_0x55a1f3a26e30;  1 drivers
L_0x55a1f3a1ec40 .part L_0x55a1f3a27130, 0, 4;
L_0x55a1f3a1ece0 .part L_0x55a1f3a271d0, 0, 4;
L_0x55a1f3a1ed80 .part L_0x55a1f3a27270, 0, 4;
L_0x55a1f3a215d0 .part L_0x55a1f3a27130, 4, 4;
L_0x55a1f3a216c0 .part L_0x55a1f3a271d0, 4, 4;
L_0x55a1f3a217b0 .part L_0x55a1f3a27270, 4, 4;
L_0x55a1f3a24090 .part L_0x55a1f3a27130, 8, 4;
L_0x55a1f3a24130 .part L_0x55a1f3a271d0, 8, 4;
L_0x55a1f3a24220 .part L_0x55a1f3a27270, 8, 4;
L_0x55a1f3a26a30 .part L_0x55a1f3a27130, 12, 4;
L_0x55a1f3a26b60 .part L_0x55a1f3a271d0, 12, 4;
L_0x55a1f3a26c90 .part L_0x55a1f3a27270, 12, 4;
L_0x55a1f3a26e30 .concat8 [ 4 4 4 4], L_0x55a1f3a1ea30, L_0x55a1f3a213c0, L_0x55a1f3a23e80, L_0x55a1f3a26820;
L_0x55a1f3a26ed0 .concat8 [ 4 4 4 4], L_0x55a1f3a1ead0, L_0x55a1f3a21460, L_0x55a1f3a23f20, L_0x55a1f3a268c0;
S_0x55a1f30fec30 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3102fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f267d9f0_0 .net "a", 3 0, L_0x55a1f3a1ec40;  1 drivers
v0x55a1f267aaa0_0 .net "b", 3 0, L_0x55a1f3a1ece0;  1 drivers
v0x55a1f2673a60_0 .net "ca", 3 0, L_0x55a1f3a1ead0;  1 drivers
v0x55a1f2673b20_0 .net "cin", 3 0, L_0x55a1f3a1ed80;  1 drivers
v0x55a1f260b280_0 .net "sum", 3 0, L_0x55a1f3a1ea30;  1 drivers
L_0x55a1f3a1ca70 .part L_0x55a1f3a1ec40, 0, 1;
L_0x55a1f3a1cb10 .part L_0x55a1f3a1ece0, 0, 1;
L_0x55a1f3a1cc40 .part L_0x55a1f3a1ed80, 0, 1;
L_0x55a1f3a1d200 .part L_0x55a1f3a1ec40, 1, 1;
L_0x55a1f3a1d330 .part L_0x55a1f3a1ece0, 1, 1;
L_0x55a1f3a1d460 .part L_0x55a1f3a1ed80, 1, 1;
L_0x55a1f3a1dba0 .part L_0x55a1f3a1ec40, 2, 1;
L_0x55a1f3a1dcd0 .part L_0x55a1f3a1ece0, 2, 1;
L_0x55a1f3a1de50 .part L_0x55a1f3a1ed80, 2, 1;
L_0x55a1f3a1e420 .part L_0x55a1f3a1ec40, 3, 1;
L_0x55a1f3a1e640 .part L_0x55a1f3a1ece0, 3, 1;
L_0x55a1f3a1e800 .part L_0x55a1f3a1ed80, 3, 1;
L_0x55a1f3a1ea30 .concat8 [ 1 1 1 1], L_0x55a1f3a1acb0, L_0x55a1f3a1cde0, L_0x55a1f3a1d640, L_0x55a1f3a1dff0;
L_0x55a1f3a1ead0 .concat8 [ 1 1 1 1], L_0x55a1f3a1c960, L_0x55a1f3a1d0f0, L_0x55a1f3a1da90, L_0x55a1f3a1e310;
S_0x55a1f3100060 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30fec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1b2c0 .functor XOR 1, L_0x55a1f3a1ca70, L_0x55a1f3a1cb10, C4<0>, C4<0>;
L_0x55a1f3a1acb0 .functor XOR 1, L_0x55a1f3a1b2c0, L_0x55a1f3a1cc40, C4<0>, C4<0>;
L_0x55a1f3a1c5d0 .functor AND 1, L_0x55a1f3a1ca70, L_0x55a1f3a1cb10, C4<1>, C4<1>;
L_0x55a1f3a1c6e0 .functor AND 1, L_0x55a1f3a1ca70, L_0x55a1f3a1cc40, C4<1>, C4<1>;
L_0x55a1f3a1c7a0 .functor OR 1, L_0x55a1f3a1c5d0, L_0x55a1f3a1c6e0, C4<0>, C4<0>;
L_0x55a1f3a1c8b0 .functor AND 1, L_0x55a1f3a1cc40, L_0x55a1f3a1cb10, C4<1>, C4<1>;
L_0x55a1f3a1c960 .functor OR 1, L_0x55a1f3a1c7a0, L_0x55a1f3a1c8b0, C4<0>, C4<0>;
v0x55a1f26c0700_0 .net *"_s0", 0 0, L_0x55a1f3a1b2c0;  1 drivers
v0x55a1f26bd670_0 .net *"_s10", 0 0, L_0x55a1f3a1c8b0;  1 drivers
v0x55a1f26ba720_0 .net *"_s4", 0 0, L_0x55a1f3a1c5d0;  1 drivers
v0x55a1f26ba7e0_0 .net *"_s6", 0 0, L_0x55a1f3a1c6e0;  1 drivers
v0x55a1f26aad60_0 .net *"_s8", 0 0, L_0x55a1f3a1c7a0;  1 drivers
v0x55a1f26b0c30_0 .net "a", 0 0, L_0x55a1f3a1ca70;  1 drivers
v0x55a1f26b0cf0_0 .net "b", 0 0, L_0x55a1f3a1cb10;  1 drivers
v0x55a1f26adce0_0 .net "ca", 0 0, L_0x55a1f3a1c960;  1 drivers
v0x55a1f26adda0_0 .net "cin", 0 0, L_0x55a1f3a1cc40;  1 drivers
v0x55a1f2681890_0 .net "sum", 0 0, L_0x55a1f3a1acb0;  1 drivers
S_0x55a1f30fbce0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30fec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1cd70 .functor XOR 1, L_0x55a1f3a1d200, L_0x55a1f3a1d330, C4<0>, C4<0>;
L_0x55a1f3a1cde0 .functor XOR 1, L_0x55a1f3a1cd70, L_0x55a1f3a1d460, C4<0>, C4<0>;
L_0x55a1f3a1ce50 .functor AND 1, L_0x55a1f3a1d200, L_0x55a1f3a1d330, C4<1>, C4<1>;
L_0x55a1f3a1cec0 .functor AND 1, L_0x55a1f3a1d200, L_0x55a1f3a1d460, C4<1>, C4<1>;
L_0x55a1f3a1cf80 .functor OR 1, L_0x55a1f3a1ce50, L_0x55a1f3a1cec0, C4<0>, C4<0>;
L_0x55a1f3a1d040 .functor AND 1, L_0x55a1f3a1d460, L_0x55a1f3a1d330, C4<1>, C4<1>;
L_0x55a1f3a1d0f0 .functor OR 1, L_0x55a1f3a1cf80, L_0x55a1f3a1d040, C4<0>, C4<0>;
v0x55a1f26a7540_0 .net *"_s0", 0 0, L_0x55a1f3a1cd70;  1 drivers
v0x55a1f26a6e00_0 .net *"_s10", 0 0, L_0x55a1f3a1d040;  1 drivers
v0x55a1f2681150_0 .net *"_s4", 0 0, L_0x55a1f3a1ce50;  1 drivers
v0x55a1f2681210_0 .net *"_s6", 0 0, L_0x55a1f3a1cec0;  1 drivers
v0x55a1f269aab0_0 .net *"_s8", 0 0, L_0x55a1f3a1cf80;  1 drivers
v0x55a1f269a4b0_0 .net "a", 0 0, L_0x55a1f3a1d200;  1 drivers
v0x55a1f269a570_0 .net "b", 0 0, L_0x55a1f3a1d330;  1 drivers
v0x55a1f268e160_0 .net "ca", 0 0, L_0x55a1f3a1d0f0;  1 drivers
v0x55a1f268e220_0 .net "cin", 0 0, L_0x55a1f3a1d460;  1 drivers
v0x55a1f268dc10_0 .net "sum", 0 0, L_0x55a1f3a1cde0;  1 drivers
S_0x55a1f30fd110 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30fec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1d5d0 .functor XOR 1, L_0x55a1f3a1dba0, L_0x55a1f3a1dcd0, C4<0>, C4<0>;
L_0x55a1f3a1d640 .functor XOR 1, L_0x55a1f3a1d5d0, L_0x55a1f3a1de50, C4<0>, C4<0>;
L_0x55a1f3a1d700 .functor AND 1, L_0x55a1f3a1dba0, L_0x55a1f3a1dcd0, C4<1>, C4<1>;
L_0x55a1f3a1d810 .functor AND 1, L_0x55a1f3a1dba0, L_0x55a1f3a1de50, C4<1>, C4<1>;
L_0x55a1f3a1d8d0 .functor OR 1, L_0x55a1f3a1d700, L_0x55a1f3a1d810, C4<0>, C4<0>;
L_0x55a1f3a1d9e0 .functor AND 1, L_0x55a1f3a1de50, L_0x55a1f3a1dcd0, C4<1>, C4<1>;
L_0x55a1f3a1da90 .functor OR 1, L_0x55a1f3a1d8d0, L_0x55a1f3a1d9e0, C4<0>, C4<0>;
v0x55a1f2680f00_0 .net *"_s0", 0 0, L_0x55a1f3a1d5d0;  1 drivers
v0x55a1f2680fc0_0 .net *"_s10", 0 0, L_0x55a1f3a1d9e0;  1 drivers
v0x55a1f269d800_0 .net *"_s4", 0 0, L_0x55a1f3a1d700;  1 drivers
v0x55a1f26a6760_0 .net *"_s6", 0 0, L_0x55a1f3a1d810;  1 drivers
v0x55a1f26a36d0_0 .net *"_s8", 0 0, L_0x55a1f3a1d8d0;  1 drivers
v0x55a1f26a0780_0 .net "a", 0 0, L_0x55a1f3a1dba0;  1 drivers
v0x55a1f26a0840_0 .net "b", 0 0, L_0x55a1f3a1dcd0;  1 drivers
v0x55a1f2690eb0_0 .net "ca", 0 0, L_0x55a1f3a1da90;  1 drivers
v0x55a1f2690f70_0 .net "cin", 0 0, L_0x55a1f3a1de50;  1 drivers
v0x55a1f2699ec0_0 .net "sum", 0 0, L_0x55a1f3a1d640;  1 drivers
S_0x55a1f30f8dd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30fec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1df80 .functor XOR 1, L_0x55a1f3a1e420, L_0x55a1f3a1e640, C4<0>, C4<0>;
L_0x55a1f3a1dff0 .functor XOR 1, L_0x55a1f3a1df80, L_0x55a1f3a1e800, C4<0>, C4<0>;
L_0x55a1f3a1e060 .functor AND 1, L_0x55a1f3a1e420, L_0x55a1f3a1e640, C4<1>, C4<1>;
L_0x55a1f3a1e0d0 .functor AND 1, L_0x55a1f3a1e420, L_0x55a1f3a1e800, C4<1>, C4<1>;
L_0x55a1f3a1e190 .functor OR 1, L_0x55a1f3a1e060, L_0x55a1f3a1e0d0, C4<0>, C4<0>;
L_0x55a1f3a1e2a0 .functor AND 1, L_0x55a1f3a1e800, L_0x55a1f3a1e640, C4<1>, C4<1>;
L_0x55a1f3a1e310 .functor OR 1, L_0x55a1f3a1e190, L_0x55a1f3a1e2a0, C4<0>, C4<0>;
v0x55a1f2696d80_0 .net *"_s0", 0 0, L_0x55a1f3a1df80;  1 drivers
v0x55a1f2693e30_0 .net *"_s10", 0 0, L_0x55a1f3a1e2a0;  1 drivers
v0x55a1f2684560_0 .net *"_s4", 0 0, L_0x55a1f3a1e060;  1 drivers
v0x55a1f2684620_0 .net *"_s6", 0 0, L_0x55a1f3a1e0d0;  1 drivers
v0x55a1f268d4c0_0 .net *"_s8", 0 0, L_0x55a1f3a1e190;  1 drivers
v0x55a1f268a430_0 .net "a", 0 0, L_0x55a1f3a1e420;  1 drivers
v0x55a1f268a4f0_0 .net "b", 0 0, L_0x55a1f3a1e640;  1 drivers
v0x55a1f26874e0_0 .net "ca", 0 0, L_0x55a1f3a1e310;  1 drivers
v0x55a1f26875a0_0 .net "cin", 0 0, L_0x55a1f3a1e800;  1 drivers
v0x55a1f2677bd0_0 .net "sum", 0 0, L_0x55a1f3a1dff0;  1 drivers
S_0x55a1f30fa160 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3102fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26515c0_0 .net "a", 3 0, L_0x55a1f3a215d0;  1 drivers
v0x55a1f2641c00_0 .net "b", 3 0, L_0x55a1f3a216c0;  1 drivers
v0x55a1f2647ad0_0 .net "ca", 3 0, L_0x55a1f3a21460;  1 drivers
v0x55a1f2647b90_0 .net "cin", 3 0, L_0x55a1f3a217b0;  1 drivers
v0x55a1f2644b80_0 .net "sum", 3 0, L_0x55a1f3a213c0;  1 drivers
L_0x55a1f3a1f380 .part L_0x55a1f3a215d0, 0, 1;
L_0x55a1f3a1f4b0 .part L_0x55a1f3a216c0, 0, 1;
L_0x55a1f3a1f5e0 .part L_0x55a1f3a217b0, 0, 1;
L_0x55a1f3a1fbf0 .part L_0x55a1f3a215d0, 1, 1;
L_0x55a1f3a1fd20 .part L_0x55a1f3a216c0, 1, 1;
L_0x55a1f3a1fe50 .part L_0x55a1f3a217b0, 1, 1;
L_0x55a1f3a20590 .part L_0x55a1f3a215d0, 2, 1;
L_0x55a1f3a206c0 .part L_0x55a1f3a216c0, 2, 1;
L_0x55a1f3a20840 .part L_0x55a1f3a217b0, 2, 1;
L_0x55a1f3a20e10 .part L_0x55a1f3a215d0, 3, 1;
L_0x55a1f3a20fd0 .part L_0x55a1f3a216c0, 3, 1;
L_0x55a1f3a21190 .part L_0x55a1f3a217b0, 3, 1;
L_0x55a1f3a213c0 .concat8 [ 1 1 1 1], L_0x55a1f3a1ee20, L_0x55a1f3a1f780, L_0x55a1f3a20030, L_0x55a1f3a209e0;
L_0x55a1f3a21460 .concat8 [ 1 1 1 1], L_0x55a1f3a1f270, L_0x55a1f3a1fae0, L_0x55a1f3a20480, L_0x55a1f3a20d00;
S_0x55a1f30ee6a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30fa160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1e9c0 .functor XOR 1, L_0x55a1f3a1f380, L_0x55a1f3a1f4b0, C4<0>, C4<0>;
L_0x55a1f3a1ee20 .functor XOR 1, L_0x55a1f3a1e9c0, L_0x55a1f3a1f5e0, C4<0>, C4<0>;
L_0x55a1f3a1eee0 .functor AND 1, L_0x55a1f3a1f380, L_0x55a1f3a1f4b0, C4<1>, C4<1>;
L_0x55a1f3a1eff0 .functor AND 1, L_0x55a1f3a1f380, L_0x55a1f3a1f5e0, C4<1>, C4<1>;
L_0x55a1f3a1f0b0 .functor OR 1, L_0x55a1f3a1eee0, L_0x55a1f3a1eff0, C4<0>, C4<0>;
L_0x55a1f3a1f1c0 .functor AND 1, L_0x55a1f3a1f5e0, L_0x55a1f3a1f4b0, C4<1>, C4<1>;
L_0x55a1f3a1f270 .functor OR 1, L_0x55a1f3a1f0b0, L_0x55a1f3a1f1c0, C4<0>, C4<0>;
v0x55a1f2672e40_0 .net *"_s0", 0 0, L_0x55a1f3a1e9c0;  1 drivers
v0x55a1f2672b30_0 .net *"_s10", 0 0, L_0x55a1f3a1f1c0;  1 drivers
v0x55a1f260bb30_0 .net *"_s4", 0 0, L_0x55a1f3a1eee0;  1 drivers
v0x55a1f260bbf0_0 .net *"_s6", 0 0, L_0x55a1f3a1eff0;  1 drivers
v0x55a1f260b4d0_0 .net *"_s8", 0 0, L_0x55a1f3a1f0b0;  1 drivers
v0x55a1f263eed0_0 .net "a", 0 0, L_0x55a1f3a1f380;  1 drivers
v0x55a1f263ef90_0 .net "b", 0 0, L_0x55a1f3a1f4b0;  1 drivers
v0x55a1f263e840_0 .net "ca", 0 0, L_0x55a1f3a1f270;  1 drivers
v0x55a1f263e900_0 .net "cin", 0 0, L_0x55a1f3a1f5e0;  1 drivers
v0x55a1f2672200_0 .net "sum", 0 0, L_0x55a1f3a1ee20;  1 drivers
S_0x55a1f30f7130 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30fa160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1f710 .functor XOR 1, L_0x55a1f3a1fbf0, L_0x55a1f3a1fd20, C4<0>, C4<0>;
L_0x55a1f3a1f780 .functor XOR 1, L_0x55a1f3a1f710, L_0x55a1f3a1fe50, C4<0>, C4<0>;
L_0x55a1f3a1f7f0 .functor AND 1, L_0x55a1f3a1fbf0, L_0x55a1f3a1fd20, C4<1>, C4<1>;
L_0x55a1f3a1f860 .functor AND 1, L_0x55a1f3a1fbf0, L_0x55a1f3a1fe50, C4<1>, C4<1>;
L_0x55a1f3a1f920 .functor OR 1, L_0x55a1f3a1f7f0, L_0x55a1f3a1f860, C4<0>, C4<0>;
L_0x55a1f3a1fa30 .functor AND 1, L_0x55a1f3a1fe50, L_0x55a1f3a1fd20, C4<1>, C4<1>;
L_0x55a1f3a1fae0 .functor OR 1, L_0x55a1f3a1f920, L_0x55a1f3a1fa30, C4<0>, C4<0>;
v0x55a1f2671a50_0 .net *"_s0", 0 0, L_0x55a1f3a1f710;  1 drivers
v0x55a1f264b8c0_0 .net *"_s10", 0 0, L_0x55a1f3a1fa30;  1 drivers
v0x55a1f2671620_0 .net *"_s4", 0 0, L_0x55a1f3a1f7f0;  1 drivers
v0x55a1f26716e0_0 .net *"_s6", 0 0, L_0x55a1f3a1f860;  1 drivers
v0x55a1f2670ee0_0 .net *"_s8", 0 0, L_0x55a1f3a1f920;  1 drivers
v0x55a1f264b230_0 .net "a", 0 0, L_0x55a1f3a1fbf0;  1 drivers
v0x55a1f264b2f0_0 .net "b", 0 0, L_0x55a1f3a1fd20;  1 drivers
v0x55a1f2664b90_0 .net "ca", 0 0, L_0x55a1f3a1fae0;  1 drivers
v0x55a1f2664c50_0 .net "cin", 0 0, L_0x55a1f3a1fe50;  1 drivers
v0x55a1f2664640_0 .net "sum", 0 0, L_0x55a1f3a1f780;  1 drivers
S_0x55a1f30f6d50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30fa160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a1ffc0 .functor XOR 1, L_0x55a1f3a20590, L_0x55a1f3a206c0, C4<0>, C4<0>;
L_0x55a1f3a20030 .functor XOR 1, L_0x55a1f3a1ffc0, L_0x55a1f3a20840, C4<0>, C4<0>;
L_0x55a1f3a200f0 .functor AND 1, L_0x55a1f3a20590, L_0x55a1f3a206c0, C4<1>, C4<1>;
L_0x55a1f3a20200 .functor AND 1, L_0x55a1f3a20590, L_0x55a1f3a20840, C4<1>, C4<1>;
L_0x55a1f3a202c0 .functor OR 1, L_0x55a1f3a200f0, L_0x55a1f3a20200, C4<0>, C4<0>;
L_0x55a1f3a203d0 .functor AND 1, L_0x55a1f3a20840, L_0x55a1f3a206c0, C4<1>, C4<1>;
L_0x55a1f3a20480 .functor OR 1, L_0x55a1f3a202c0, L_0x55a1f3a203d0, C4<0>, C4<0>;
v0x55a1f2658240_0 .net *"_s0", 0 0, L_0x55a1f3a1ffc0;  1 drivers
v0x55a1f2658300_0 .net *"_s10", 0 0, L_0x55a1f3a203d0;  1 drivers
v0x55a1f2657c40_0 .net *"_s4", 0 0, L_0x55a1f3a200f0;  1 drivers
v0x55a1f264afe0_0 .net *"_s6", 0 0, L_0x55a1f3a20200;  1 drivers
v0x55a1f26678e0_0 .net *"_s8", 0 0, L_0x55a1f3a202c0;  1 drivers
v0x55a1f2670840_0 .net "a", 0 0, L_0x55a1f3a20590;  1 drivers
v0x55a1f2670900_0 .net "b", 0 0, L_0x55a1f3a206c0;  1 drivers
v0x55a1f266d7b0_0 .net "ca", 0 0, L_0x55a1f3a20480;  1 drivers
v0x55a1f266d870_0 .net "cin", 0 0, L_0x55a1f3a20840;  1 drivers
v0x55a1f266a910_0 .net "sum", 0 0, L_0x55a1f3a20030;  1 drivers
S_0x55a1f30ee280 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30fa160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a20970 .functor XOR 1, L_0x55a1f3a20e10, L_0x55a1f3a20fd0, C4<0>, C4<0>;
L_0x55a1f3a209e0 .functor XOR 1, L_0x55a1f3a20970, L_0x55a1f3a21190, C4<0>, C4<0>;
L_0x55a1f3a20a50 .functor AND 1, L_0x55a1f3a20e10, L_0x55a1f3a20fd0, C4<1>, C4<1>;
L_0x55a1f3a20ac0 .functor AND 1, L_0x55a1f3a20e10, L_0x55a1f3a21190, C4<1>, C4<1>;
L_0x55a1f3a20b80 .functor OR 1, L_0x55a1f3a20a50, L_0x55a1f3a20ac0, C4<0>, C4<0>;
L_0x55a1f3a20c90 .functor AND 1, L_0x55a1f3a21190, L_0x55a1f3a20fd0, C4<1>, C4<1>;
L_0x55a1f3a20d00 .functor OR 1, L_0x55a1f3a20b80, L_0x55a1f3a20c90, C4<0>, C4<0>;
v0x55a1f265af90_0 .net *"_s0", 0 0, L_0x55a1f3a20970;  1 drivers
v0x55a1f2663ef0_0 .net *"_s10", 0 0, L_0x55a1f3a20c90;  1 drivers
v0x55a1f2660e60_0 .net *"_s4", 0 0, L_0x55a1f3a20a50;  1 drivers
v0x55a1f2660f20_0 .net *"_s6", 0 0, L_0x55a1f3a20ac0;  1 drivers
v0x55a1f265df10_0 .net *"_s8", 0 0, L_0x55a1f3a20b80;  1 drivers
v0x55a1f264e640_0 .net "a", 0 0, L_0x55a1f3a20e10;  1 drivers
v0x55a1f264e700_0 .net "b", 0 0, L_0x55a1f3a20fd0;  1 drivers
v0x55a1f26575a0_0 .net "ca", 0 0, L_0x55a1f3a20d00;  1 drivers
v0x55a1f2657660_0 .net "cin", 0 0, L_0x55a1f3a21190;  1 drivers
v0x55a1f26545c0_0 .net "sum", 0 0, L_0x55a1f3a209e0;  1 drivers
S_0x55a1f30f41e0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3102fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f25e4640_0 .net "a", 3 0, L_0x55a1f3a24090;  1 drivers
v0x55a1f260a3a0_0 .net "b", 3 0, L_0x55a1f3a24130;  1 drivers
v0x55a1f2609c60_0 .net "ca", 3 0, L_0x55a1f3a23f20;  1 drivers
v0x55a1f2609d20_0 .net "cin", 3 0, L_0x55a1f3a24220;  1 drivers
v0x55a1f25e3fb0_0 .net "sum", 3 0, L_0x55a1f3a23e80;  1 drivers
L_0x55a1f3a21e40 .part L_0x55a1f3a24090, 0, 1;
L_0x55a1f3a21f70 .part L_0x55a1f3a24130, 0, 1;
L_0x55a1f3a220a0 .part L_0x55a1f3a24220, 0, 1;
L_0x55a1f3a226b0 .part L_0x55a1f3a24090, 1, 1;
L_0x55a1f3a227e0 .part L_0x55a1f3a24130, 1, 1;
L_0x55a1f3a22910 .part L_0x55a1f3a24220, 1, 1;
L_0x55a1f3a23050 .part L_0x55a1f3a24090, 2, 1;
L_0x55a1f3a23180 .part L_0x55a1f3a24130, 2, 1;
L_0x55a1f3a23300 .part L_0x55a1f3a24220, 2, 1;
L_0x55a1f3a238d0 .part L_0x55a1f3a24090, 3, 1;
L_0x55a1f3a23a90 .part L_0x55a1f3a24130, 3, 1;
L_0x55a1f3a23c50 .part L_0x55a1f3a24220, 3, 1;
L_0x55a1f3a23e80 .concat8 [ 1 1 1 1], L_0x55a1f3a218e0, L_0x55a1f3a22240, L_0x55a1f3a22af0, L_0x55a1f3a234a0;
L_0x55a1f3a23f20 .concat8 [ 1 1 1 1], L_0x55a1f3a21d30, L_0x55a1f3a225a0, L_0x55a1f3a22f40, L_0x55a1f3a237c0;
S_0x55a1f30f3e00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30f41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a21350 .functor XOR 1, L_0x55a1f3a21e40, L_0x55a1f3a21f70, C4<0>, C4<0>;
L_0x55a1f3a218e0 .functor XOR 1, L_0x55a1f3a21350, L_0x55a1f3a220a0, C4<0>, C4<0>;
L_0x55a1f3a219a0 .functor AND 1, L_0x55a1f3a21e40, L_0x55a1f3a21f70, C4<1>, C4<1>;
L_0x55a1f3a21ab0 .functor AND 1, L_0x55a1f3a21e40, L_0x55a1f3a220a0, C4<1>, C4<1>;
L_0x55a1f3a21b70 .functor OR 1, L_0x55a1f3a219a0, L_0x55a1f3a21ab0, C4<0>, C4<0>;
L_0x55a1f3a21c80 .functor AND 1, L_0x55a1f3a220a0, L_0x55a1f3a21f70, C4<1>, C4<1>;
L_0x55a1f3a21d30 .functor OR 1, L_0x55a1f3a21b70, L_0x55a1f3a21c80, C4<0>, C4<0>;
v0x55a1f2618680_0 .net *"_s0", 0 0, L_0x55a1f3a21350;  1 drivers
v0x55a1f2618740_0 .net *"_s10", 0 0, L_0x55a1f3a21c80;  1 drivers
v0x55a1f263e3e0_0 .net *"_s4", 0 0, L_0x55a1f3a219a0;  1 drivers
v0x55a1f263dca0_0 .net *"_s6", 0 0, L_0x55a1f3a21ab0;  1 drivers
v0x55a1f2617ff0_0 .net *"_s8", 0 0, L_0x55a1f3a21b70;  1 drivers
v0x55a1f2631950_0 .net "a", 0 0, L_0x55a1f3a21e40;  1 drivers
v0x55a1f2631a10_0 .net "b", 0 0, L_0x55a1f3a21f70;  1 drivers
v0x55a1f2631350_0 .net "ca", 0 0, L_0x55a1f3a21d30;  1 drivers
v0x55a1f2631410_0 .net "cin", 0 0, L_0x55a1f3a220a0;  1 drivers
v0x55a1f26250b0_0 .net "sum", 0 0, L_0x55a1f3a218e0;  1 drivers
S_0x55a1f30f1290 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30f41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a221d0 .functor XOR 1, L_0x55a1f3a226b0, L_0x55a1f3a227e0, C4<0>, C4<0>;
L_0x55a1f3a22240 .functor XOR 1, L_0x55a1f3a221d0, L_0x55a1f3a22910, C4<0>, C4<0>;
L_0x55a1f3a222b0 .functor AND 1, L_0x55a1f3a226b0, L_0x55a1f3a227e0, C4<1>, C4<1>;
L_0x55a1f3a22320 .functor AND 1, L_0x55a1f3a226b0, L_0x55a1f3a22910, C4<1>, C4<1>;
L_0x55a1f3a223e0 .functor OR 1, L_0x55a1f3a222b0, L_0x55a1f3a22320, C4<0>, C4<0>;
L_0x55a1f3a224f0 .functor AND 1, L_0x55a1f3a22910, L_0x55a1f3a227e0, C4<1>, C4<1>;
L_0x55a1f3a225a0 .functor OR 1, L_0x55a1f3a223e0, L_0x55a1f3a224f0, C4<0>, C4<0>;
v0x55a1f2624a00_0 .net *"_s0", 0 0, L_0x55a1f3a221d0;  1 drivers
v0x55a1f2617da0_0 .net *"_s10", 0 0, L_0x55a1f3a224f0;  1 drivers
v0x55a1f26346a0_0 .net *"_s4", 0 0, L_0x55a1f3a222b0;  1 drivers
v0x55a1f2634760_0 .net *"_s6", 0 0, L_0x55a1f3a22320;  1 drivers
v0x55a1f263d600_0 .net *"_s8", 0 0, L_0x55a1f3a223e0;  1 drivers
v0x55a1f263a570_0 .net "a", 0 0, L_0x55a1f3a226b0;  1 drivers
v0x55a1f263a630_0 .net "b", 0 0, L_0x55a1f3a227e0;  1 drivers
v0x55a1f2637620_0 .net "ca", 0 0, L_0x55a1f3a225a0;  1 drivers
v0x55a1f26376e0_0 .net "cin", 0 0, L_0x55a1f3a22910;  1 drivers
v0x55a1f2627e00_0 .net "sum", 0 0, L_0x55a1f3a22240;  1 drivers
S_0x55a1f30f0eb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30f41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a22a80 .functor XOR 1, L_0x55a1f3a23050, L_0x55a1f3a23180, C4<0>, C4<0>;
L_0x55a1f3a22af0 .functor XOR 1, L_0x55a1f3a22a80, L_0x55a1f3a23300, C4<0>, C4<0>;
L_0x55a1f3a22bb0 .functor AND 1, L_0x55a1f3a23050, L_0x55a1f3a23180, C4<1>, C4<1>;
L_0x55a1f3a22cc0 .functor AND 1, L_0x55a1f3a23050, L_0x55a1f3a23300, C4<1>, C4<1>;
L_0x55a1f3a22d80 .functor OR 1, L_0x55a1f3a22bb0, L_0x55a1f3a22cc0, C4<0>, C4<0>;
L_0x55a1f3a22e90 .functor AND 1, L_0x55a1f3a23300, L_0x55a1f3a23180, C4<1>, C4<1>;
L_0x55a1f3a22f40 .functor OR 1, L_0x55a1f3a22d80, L_0x55a1f3a22e90, C4<0>, C4<0>;
v0x55a1f2630cb0_0 .net *"_s0", 0 0, L_0x55a1f3a22a80;  1 drivers
v0x55a1f2630d70_0 .net *"_s10", 0 0, L_0x55a1f3a22e90;  1 drivers
v0x55a1f262dc20_0 .net *"_s4", 0 0, L_0x55a1f3a22bb0;  1 drivers
v0x55a1f262acd0_0 .net *"_s6", 0 0, L_0x55a1f3a22cc0;  1 drivers
v0x55a1f261b400_0 .net *"_s8", 0 0, L_0x55a1f3a22d80;  1 drivers
v0x55a1f2624360_0 .net "a", 0 0, L_0x55a1f3a23050;  1 drivers
v0x55a1f2624420_0 .net "b", 0 0, L_0x55a1f3a23180;  1 drivers
v0x55a1f26212d0_0 .net "ca", 0 0, L_0x55a1f3a22f40;  1 drivers
v0x55a1f2621390_0 .net "cin", 0 0, L_0x55a1f3a23300;  1 drivers
v0x55a1f261e430_0 .net "sum", 0 0, L_0x55a1f3a22af0;  1 drivers
S_0x55a1f30edf00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30f41e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a23430 .functor XOR 1, L_0x55a1f3a238d0, L_0x55a1f3a23a90, C4<0>, C4<0>;
L_0x55a1f3a234a0 .functor XOR 1, L_0x55a1f3a23430, L_0x55a1f3a23c50, C4<0>, C4<0>;
L_0x55a1f3a23510 .functor AND 1, L_0x55a1f3a238d0, L_0x55a1f3a23a90, C4<1>, C4<1>;
L_0x55a1f3a23580 .functor AND 1, L_0x55a1f3a238d0, L_0x55a1f3a23c50, C4<1>, C4<1>;
L_0x55a1f3a23640 .functor OR 1, L_0x55a1f3a23510, L_0x55a1f3a23580, C4<0>, C4<0>;
L_0x55a1f3a23750 .functor AND 1, L_0x55a1f3a23c50, L_0x55a1f3a23a90, C4<1>, C4<1>;
L_0x55a1f3a237c0 .functor OR 1, L_0x55a1f3a23640, L_0x55a1f3a23750, C4<0>, C4<0>;
v0x55a1f260e9c0_0 .net *"_s0", 0 0, L_0x55a1f3a23430;  1 drivers
v0x55a1f2614890_0 .net *"_s10", 0 0, L_0x55a1f3a23750;  1 drivers
v0x55a1f2611940_0 .net *"_s4", 0 0, L_0x55a1f3a23510;  1 drivers
v0x55a1f2611a00_0 .net *"_s6", 0 0, L_0x55a1f3a23580;  1 drivers
v0x55a1f25d7c50_0 .net *"_s8", 0 0, L_0x55a1f3a23640;  1 drivers
v0x55a1f25d75c0_0 .net "a", 0 0, L_0x55a1f3a238d0;  1 drivers
v0x55a1f25d7680_0 .net "b", 0 0, L_0x55a1f3a23a90;  1 drivers
v0x55a1f260aed0_0 .net "ca", 0 0, L_0x55a1f3a237c0;  1 drivers
v0x55a1f260af90_0 .net "cin", 0 0, L_0x55a1f3a23c50;  1 drivers
v0x55a1f260a880_0 .net "sum", 0 0, L_0x55a1f3a234a0;  1 drivers
S_0x55a1f30f5230 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3102fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f25b0b20_0 .net "a", 3 0, L_0x55a1f3a26a30;  1 drivers
v0x55a1f25cd420_0 .net "b", 3 0, L_0x55a1f3a26b60;  1 drivers
v0x55a1f25d6380_0 .net "ca", 3 0, L_0x55a1f3a268c0;  1 drivers
v0x55a1f25d6440_0 .net "cin", 3 0, L_0x55a1f3a26c90;  1 drivers
v0x55a1f25d32f0_0 .net "sum", 3 0, L_0x55a1f3a26820;  1 drivers
L_0x55a1f3a247e0 .part L_0x55a1f3a26a30, 0, 1;
L_0x55a1f3a24910 .part L_0x55a1f3a26b60, 0, 1;
L_0x55a1f3a24a40 .part L_0x55a1f3a26c90, 0, 1;
L_0x55a1f3a25050 .part L_0x55a1f3a26a30, 1, 1;
L_0x55a1f3a25180 .part L_0x55a1f3a26b60, 1, 1;
L_0x55a1f3a252b0 .part L_0x55a1f3a26c90, 1, 1;
L_0x55a1f3a259f0 .part L_0x55a1f3a26a30, 2, 1;
L_0x55a1f3a25b20 .part L_0x55a1f3a26b60, 2, 1;
L_0x55a1f3a25ca0 .part L_0x55a1f3a26c90, 2, 1;
L_0x55a1f3a26270 .part L_0x55a1f3a26a30, 3, 1;
L_0x55a1f3a26430 .part L_0x55a1f3a26b60, 3, 1;
L_0x55a1f3a265f0 .part L_0x55a1f3a26c90, 3, 1;
L_0x55a1f3a26820 .concat8 [ 1 1 1 1], L_0x55a1f3a242c0, L_0x55a1f3a24be0, L_0x55a1f3a25490, L_0x55a1f3a25e40;
L_0x55a1f3a268c0 .concat8 [ 1 1 1 1], L_0x55a1f3a246d0, L_0x55a1f3a24f40, L_0x55a1f3a258e0, L_0x55a1f3a26160;
S_0x55a1f30f6660 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30f5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a23e10 .functor XOR 1, L_0x55a1f3a247e0, L_0x55a1f3a24910, C4<0>, C4<0>;
L_0x55a1f3a242c0 .functor XOR 1, L_0x55a1f3a23e10, L_0x55a1f3a24a40, C4<0>, C4<0>;
L_0x55a1f3a24380 .functor AND 1, L_0x55a1f3a247e0, L_0x55a1f3a24910, C4<1>, C4<1>;
L_0x55a1f3a24490 .functor AND 1, L_0x55a1f3a247e0, L_0x55a1f3a24a40, C4<1>, C4<1>;
L_0x55a1f3a24550 .functor OR 1, L_0x55a1f3a24380, L_0x55a1f3a24490, C4<0>, C4<0>;
L_0x55a1f3a24660 .functor AND 1, L_0x55a1f3a24a40, L_0x55a1f3a24910, C4<1>, C4<1>;
L_0x55a1f3a246d0 .functor OR 1, L_0x55a1f3a24550, L_0x55a1f3a24660, C4<0>, C4<0>;
v0x55a1f25fd910_0 .net *"_s0", 0 0, L_0x55a1f3a23e10;  1 drivers
v0x55a1f25fd310_0 .net *"_s10", 0 0, L_0x55a1f3a24660;  1 drivers
v0x55a1f25f0fc0_0 .net *"_s4", 0 0, L_0x55a1f3a24380;  1 drivers
v0x55a1f25f1080_0 .net *"_s6", 0 0, L_0x55a1f3a24490;  1 drivers
v0x55a1f25f09c0_0 .net *"_s8", 0 0, L_0x55a1f3a24550;  1 drivers
v0x55a1f25e3d60_0 .net "a", 0 0, L_0x55a1f3a247e0;  1 drivers
v0x55a1f25e3e20_0 .net "b", 0 0, L_0x55a1f3a24910;  1 drivers
v0x55a1f2600660_0 .net "ca", 0 0, L_0x55a1f3a246d0;  1 drivers
v0x55a1f2600720_0 .net "cin", 0 0, L_0x55a1f3a24a40;  1 drivers
v0x55a1f2609670_0 .net "sum", 0 0, L_0x55a1f3a242c0;  1 drivers
S_0x55a1f30f22e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30f5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a24b70 .functor XOR 1, L_0x55a1f3a25050, L_0x55a1f3a25180, C4<0>, C4<0>;
L_0x55a1f3a24be0 .functor XOR 1, L_0x55a1f3a24b70, L_0x55a1f3a252b0, C4<0>, C4<0>;
L_0x55a1f3a24c50 .functor AND 1, L_0x55a1f3a25050, L_0x55a1f3a25180, C4<1>, C4<1>;
L_0x55a1f3a24cc0 .functor AND 1, L_0x55a1f3a25050, L_0x55a1f3a252b0, C4<1>, C4<1>;
L_0x55a1f3a24d80 .functor OR 1, L_0x55a1f3a24c50, L_0x55a1f3a24cc0, C4<0>, C4<0>;
L_0x55a1f3a24e90 .functor AND 1, L_0x55a1f3a252b0, L_0x55a1f3a25180, C4<1>, C4<1>;
L_0x55a1f3a24f40 .functor OR 1, L_0x55a1f3a24d80, L_0x55a1f3a24e90, C4<0>, C4<0>;
v0x55a1f2606530_0 .net *"_s0", 0 0, L_0x55a1f3a24b70;  1 drivers
v0x55a1f26035e0_0 .net *"_s10", 0 0, L_0x55a1f3a24e90;  1 drivers
v0x55a1f25f3d10_0 .net *"_s4", 0 0, L_0x55a1f3a24c50;  1 drivers
v0x55a1f25f3dd0_0 .net *"_s6", 0 0, L_0x55a1f3a24cc0;  1 drivers
v0x55a1f25fcc70_0 .net *"_s8", 0 0, L_0x55a1f3a24d80;  1 drivers
v0x55a1f25f9be0_0 .net "a", 0 0, L_0x55a1f3a25050;  1 drivers
v0x55a1f25f9ca0_0 .net "b", 0 0, L_0x55a1f3a25180;  1 drivers
v0x55a1f25f6c90_0 .net "ca", 0 0, L_0x55a1f3a24f40;  1 drivers
v0x55a1f25f6d50_0 .net "cin", 0 0, L_0x55a1f3a252b0;  1 drivers
v0x55a1f25e7470_0 .net "sum", 0 0, L_0x55a1f3a24be0;  1 drivers
S_0x55a1f30f3710 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30f5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a25420 .functor XOR 1, L_0x55a1f3a259f0, L_0x55a1f3a25b20, C4<0>, C4<0>;
L_0x55a1f3a25490 .functor XOR 1, L_0x55a1f3a25420, L_0x55a1f3a25ca0, C4<0>, C4<0>;
L_0x55a1f3a25550 .functor AND 1, L_0x55a1f3a259f0, L_0x55a1f3a25b20, C4<1>, C4<1>;
L_0x55a1f3a25660 .functor AND 1, L_0x55a1f3a259f0, L_0x55a1f3a25ca0, C4<1>, C4<1>;
L_0x55a1f3a25720 .functor OR 1, L_0x55a1f3a25550, L_0x55a1f3a25660, C4<0>, C4<0>;
L_0x55a1f3a25830 .functor AND 1, L_0x55a1f3a25ca0, L_0x55a1f3a25b20, C4<1>, C4<1>;
L_0x55a1f3a258e0 .functor OR 1, L_0x55a1f3a25720, L_0x55a1f3a25830, C4<0>, C4<0>;
v0x55a1f25f0320_0 .net *"_s0", 0 0, L_0x55a1f3a25420;  1 drivers
v0x55a1f25f03e0_0 .net *"_s10", 0 0, L_0x55a1f3a25830;  1 drivers
v0x55a1f25ed290_0 .net *"_s4", 0 0, L_0x55a1f3a25550;  1 drivers
v0x55a1f25ea340_0 .net *"_s6", 0 0, L_0x55a1f3a25660;  1 drivers
v0x55a1f25da980_0 .net *"_s8", 0 0, L_0x55a1f3a25720;  1 drivers
v0x55a1f25e0850_0 .net "a", 0 0, L_0x55a1f3a259f0;  1 drivers
v0x55a1f25e0910_0 .net "b", 0 0, L_0x55a1f3a25b20;  1 drivers
v0x55a1f25dd900_0 .net "ca", 0 0, L_0x55a1f3a258e0;  1 drivers
v0x55a1f25dd9c0_0 .net "cin", 0 0, L_0x55a1f3a25ca0;  1 drivers
v0x55a1f25b14b0_0 .net "sum", 0 0, L_0x55a1f3a25490;  1 drivers
S_0x55a1f30ef390 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30f5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a25dd0 .functor XOR 1, L_0x55a1f3a26270, L_0x55a1f3a26430, C4<0>, C4<0>;
L_0x55a1f3a25e40 .functor XOR 1, L_0x55a1f3a25dd0, L_0x55a1f3a265f0, C4<0>, C4<0>;
L_0x55a1f3a25eb0 .functor AND 1, L_0x55a1f3a26270, L_0x55a1f3a26430, C4<1>, C4<1>;
L_0x55a1f3a25f20 .functor AND 1, L_0x55a1f3a26270, L_0x55a1f3a265f0, C4<1>, C4<1>;
L_0x55a1f3a25fe0 .functor OR 1, L_0x55a1f3a25eb0, L_0x55a1f3a25f20, C4<0>, C4<0>;
L_0x55a1f3a260f0 .functor AND 1, L_0x55a1f3a265f0, L_0x55a1f3a26430, C4<1>, C4<1>;
L_0x55a1f3a26160 .functor OR 1, L_0x55a1f3a25fe0, L_0x55a1f3a260f0, C4<0>, C4<0>;
v0x55a1f25d7160_0 .net *"_s0", 0 0, L_0x55a1f3a25dd0;  1 drivers
v0x55a1f25d6a20_0 .net *"_s10", 0 0, L_0x55a1f3a260f0;  1 drivers
v0x55a1f25b0d70_0 .net *"_s4", 0 0, L_0x55a1f3a25eb0;  1 drivers
v0x55a1f25b0e30_0 .net *"_s6", 0 0, L_0x55a1f3a25f20;  1 drivers
v0x55a1f25ca6d0_0 .net *"_s8", 0 0, L_0x55a1f3a25fe0;  1 drivers
v0x55a1f25ca0d0_0 .net "a", 0 0, L_0x55a1f3a26270;  1 drivers
v0x55a1f25ca190_0 .net "b", 0 0, L_0x55a1f3a26430;  1 drivers
v0x55a1f25bdd80_0 .net "ca", 0 0, L_0x55a1f3a26160;  1 drivers
v0x55a1f25bde40_0 .net "cin", 0 0, L_0x55a1f3a265f0;  1 drivers
v0x55a1f25bd830_0 .net "sum", 0 0, L_0x55a1f3a25e40;  1 drivers
S_0x55a1f30f07c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f3101b80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f24d12d0_0 .net "a", 15 0, L_0x55a1f3a31f40;  1 drivers
v0x55a1f24ab620_0 .net "b", 15 0, L_0x55a1f3a32030;  1 drivers
v0x55a1f24c4f80_0 .net "ca", 15 0, L_0x55a1f3a31ce0;  1 drivers
v0x55a1f24c5040_0 .net "cin", 15 0, L_0x55a1f3a32120;  1 drivers
v0x55a1f24c4980_0 .net "sum", 15 0, L_0x55a1f3a31c40;  1 drivers
L_0x55a1f3a29a50 .part L_0x55a1f3a31f40, 0, 4;
L_0x55a1f3a29af0 .part L_0x55a1f3a32030, 0, 4;
L_0x55a1f3a29b90 .part L_0x55a1f3a32120, 0, 4;
L_0x55a1f3a2c3e0 .part L_0x55a1f3a31f40, 4, 4;
L_0x55a1f3a2c4d0 .part L_0x55a1f3a32030, 4, 4;
L_0x55a1f3a2c5c0 .part L_0x55a1f3a32120, 4, 4;
L_0x55a1f3a2eea0 .part L_0x55a1f3a31f40, 8, 4;
L_0x55a1f3a2ef40 .part L_0x55a1f3a32030, 8, 4;
L_0x55a1f3a2f030 .part L_0x55a1f3a32120, 8, 4;
L_0x55a1f3a31840 .part L_0x55a1f3a31f40, 12, 4;
L_0x55a1f3a31970 .part L_0x55a1f3a32030, 12, 4;
L_0x55a1f3a31aa0 .part L_0x55a1f3a32120, 12, 4;
L_0x55a1f3a31c40 .concat8 [ 4 4 4 4], L_0x55a1f3a29840, L_0x55a1f3a2c1d0, L_0x55a1f3a2ec90, L_0x55a1f3a31630;
L_0x55a1f3a31ce0 .concat8 [ 4 4 4 4], L_0x55a1f3a298e0, L_0x55a1f3a2c270, L_0x55a1f3a2ed30, L_0x55a1f3a316d0;
S_0x55a1f30ec480 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30f07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f259d9f0_0 .net "a", 3 0, L_0x55a1f3a29a50;  1 drivers
v0x55a1f259aaa0_0 .net "b", 3 0, L_0x55a1f3a29af0;  1 drivers
v0x55a1f258b1d0_0 .net "ca", 3 0, L_0x55a1f3a298e0;  1 drivers
v0x55a1f258b290_0 .net "cin", 3 0, L_0x55a1f3a29b90;  1 drivers
v0x55a1f2594130_0 .net "sum", 3 0, L_0x55a1f3a29840;  1 drivers
L_0x55a1f3a27800 .part L_0x55a1f3a29a50, 0, 1;
L_0x55a1f3a27930 .part L_0x55a1f3a29af0, 0, 1;
L_0x55a1f3a27a60 .part L_0x55a1f3a29b90, 0, 1;
L_0x55a1f3a28070 .part L_0x55a1f3a29a50, 1, 1;
L_0x55a1f3a281a0 .part L_0x55a1f3a29af0, 1, 1;
L_0x55a1f3a282d0 .part L_0x55a1f3a29b90, 1, 1;
L_0x55a1f3a28a10 .part L_0x55a1f3a29a50, 2, 1;
L_0x55a1f3a28b40 .part L_0x55a1f3a29af0, 2, 1;
L_0x55a1f3a28cc0 .part L_0x55a1f3a29b90, 2, 1;
L_0x55a1f3a29290 .part L_0x55a1f3a29a50, 3, 1;
L_0x55a1f3a29450 .part L_0x55a1f3a29af0, 3, 1;
L_0x55a1f3a29610 .part L_0x55a1f3a29b90, 3, 1;
L_0x55a1f3a29840 .concat8 [ 1 1 1 1], L_0x55a1f3a267b0, L_0x55a1f3a27c00, L_0x55a1f3a284b0, L_0x55a1f3a28e60;
L_0x55a1f3a298e0 .concat8 [ 1 1 1 1], L_0x55a1f3a276f0, L_0x55a1f3a27f60, L_0x55a1f3a28900, L_0x55a1f3a29180;
S_0x55a1f30ed810 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30ec480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a26dc0 .functor XOR 1, L_0x55a1f3a27800, L_0x55a1f3a27930, C4<0>, C4<0>;
L_0x55a1f3a267b0 .functor XOR 1, L_0x55a1f3a26dc0, L_0x55a1f3a27a60, C4<0>, C4<0>;
L_0x55a1f3a27360 .functor AND 1, L_0x55a1f3a27800, L_0x55a1f3a27930, C4<1>, C4<1>;
L_0x55a1f3a27470 .functor AND 1, L_0x55a1f3a27800, L_0x55a1f3a27a60, C4<1>, C4<1>;
L_0x55a1f3a27530 .functor OR 1, L_0x55a1f3a27360, L_0x55a1f3a27470, C4<0>, C4<0>;
L_0x55a1f3a27640 .functor AND 1, L_0x55a1f3a27a60, L_0x55a1f3a27930, C4<1>, C4<1>;
L_0x55a1f3a276f0 .functor OR 1, L_0x55a1f3a27530, L_0x55a1f3a27640, C4<0>, C4<0>;
v0x55a1f25c3a50_0 .net *"_s0", 0 0, L_0x55a1f3a26dc0;  1 drivers
v0x55a1f25b4180_0 .net *"_s10", 0 0, L_0x55a1f3a27640;  1 drivers
v0x55a1f25bd0e0_0 .net *"_s4", 0 0, L_0x55a1f3a27360;  1 drivers
v0x55a1f25bd1a0_0 .net *"_s6", 0 0, L_0x55a1f3a27470;  1 drivers
v0x55a1f25ba050_0 .net *"_s8", 0 0, L_0x55a1f3a27530;  1 drivers
v0x55a1f25b7100_0 .net "a", 0 0, L_0x55a1f3a27800;  1 drivers
v0x55a1f25b71c0_0 .net "b", 0 0, L_0x55a1f3a27930;  1 drivers
v0x55a1f25a7740_0 .net "ca", 0 0, L_0x55a1f3a276f0;  1 drivers
v0x55a1f25a7800_0 .net "cin", 0 0, L_0x55a1f3a27a60;  1 drivers
v0x55a1f25ad6c0_0 .net "sum", 0 0, L_0x55a1f3a267b0;  1 drivers
S_0x55a1f30e1d50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30ec480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a27b90 .functor XOR 1, L_0x55a1f3a28070, L_0x55a1f3a281a0, C4<0>, C4<0>;
L_0x55a1f3a27c00 .functor XOR 1, L_0x55a1f3a27b90, L_0x55a1f3a282d0, C4<0>, C4<0>;
L_0x55a1f3a27c70 .functor AND 1, L_0x55a1f3a28070, L_0x55a1f3a281a0, C4<1>, C4<1>;
L_0x55a1f3a27ce0 .functor AND 1, L_0x55a1f3a28070, L_0x55a1f3a282d0, C4<1>, C4<1>;
L_0x55a1f3a27da0 .functor OR 1, L_0x55a1f3a27c70, L_0x55a1f3a27ce0, C4<0>, C4<0>;
L_0x55a1f3a27eb0 .functor AND 1, L_0x55a1f3a282d0, L_0x55a1f3a281a0, C4<1>, C4<1>;
L_0x55a1f3a27f60 .functor OR 1, L_0x55a1f3a27da0, L_0x55a1f3a27eb0, C4<0>, C4<0>;
v0x55a1f25aa6c0_0 .net *"_s0", 0 0, L_0x55a1f3a27b90;  1 drivers
v0x55a1f253b4c0_0 .net *"_s10", 0 0, L_0x55a1f3a27eb0;  1 drivers
v0x55a1f25a3080_0 .net *"_s4", 0 0, L_0x55a1f3a27c70;  1 drivers
v0x55a1f25a3140_0 .net *"_s6", 0 0, L_0x55a1f3a27ce0;  1 drivers
v0x55a1f25a2d70_0 .net *"_s8", 0 0, L_0x55a1f3a27da0;  1 drivers
v0x55a1f253bd70_0 .net "a", 0 0, L_0x55a1f3a28070;  1 drivers
v0x55a1f253be30_0 .net "b", 0 0, L_0x55a1f3a281a0;  1 drivers
v0x55a1f253b710_0 .net "ca", 0 0, L_0x55a1f3a27f60;  1 drivers
v0x55a1f253b7d0_0 .net "cin", 0 0, L_0x55a1f3a282d0;  1 drivers
v0x55a1f256f1c0_0 .net "sum", 0 0, L_0x55a1f3a27c00;  1 drivers
S_0x55a1f30ea7e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30ec480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a28440 .functor XOR 1, L_0x55a1f3a28a10, L_0x55a1f3a28b40, C4<0>, C4<0>;
L_0x55a1f3a284b0 .functor XOR 1, L_0x55a1f3a28440, L_0x55a1f3a28cc0, C4<0>, C4<0>;
L_0x55a1f3a28570 .functor AND 1, L_0x55a1f3a28a10, L_0x55a1f3a28b40, C4<1>, C4<1>;
L_0x55a1f3a28680 .functor AND 1, L_0x55a1f3a28a10, L_0x55a1f3a28cc0, C4<1>, C4<1>;
L_0x55a1f3a28740 .functor OR 1, L_0x55a1f3a28570, L_0x55a1f3a28680, C4<0>, C4<0>;
L_0x55a1f3a28850 .functor AND 1, L_0x55a1f3a28cc0, L_0x55a1f3a28b40, C4<1>, C4<1>;
L_0x55a1f3a28900 .functor OR 1, L_0x55a1f3a28740, L_0x55a1f3a28850, C4<0>, C4<0>;
v0x55a1f256ea80_0 .net *"_s0", 0 0, L_0x55a1f3a28440;  1 drivers
v0x55a1f256eb40_0 .net *"_s10", 0 0, L_0x55a1f3a28850;  1 drivers
v0x55a1f25a2390_0 .net *"_s4", 0 0, L_0x55a1f3a28570;  1 drivers
v0x55a1f25a1c90_0 .net *"_s6", 0 0, L_0x55a1f3a28680;  1 drivers
v0x55a1f257bb00_0 .net *"_s8", 0 0, L_0x55a1f3a28740;  1 drivers
v0x55a1f25a1860_0 .net "a", 0 0, L_0x55a1f3a28a10;  1 drivers
v0x55a1f25a1920_0 .net "b", 0 0, L_0x55a1f3a28b40;  1 drivers
v0x55a1f25a1120_0 .net "ca", 0 0, L_0x55a1f3a28900;  1 drivers
v0x55a1f25a11e0_0 .net "cin", 0 0, L_0x55a1f3a28cc0;  1 drivers
v0x55a1f257b520_0 .net "sum", 0 0, L_0x55a1f3a284b0;  1 drivers
S_0x55a1f30ea400 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30ec480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a28df0 .functor XOR 1, L_0x55a1f3a29290, L_0x55a1f3a29450, C4<0>, C4<0>;
L_0x55a1f3a28e60 .functor XOR 1, L_0x55a1f3a28df0, L_0x55a1f3a29610, C4<0>, C4<0>;
L_0x55a1f3a28ed0 .functor AND 1, L_0x55a1f3a29290, L_0x55a1f3a29450, C4<1>, C4<1>;
L_0x55a1f3a28f40 .functor AND 1, L_0x55a1f3a29290, L_0x55a1f3a29610, C4<1>, C4<1>;
L_0x55a1f3a29000 .functor OR 1, L_0x55a1f3a28ed0, L_0x55a1f3a28f40, C4<0>, C4<0>;
L_0x55a1f3a29110 .functor AND 1, L_0x55a1f3a29610, L_0x55a1f3a29450, C4<1>, C4<1>;
L_0x55a1f3a29180 .functor OR 1, L_0x55a1f3a29000, L_0x55a1f3a29110, C4<0>, C4<0>;
v0x55a1f2594dd0_0 .net *"_s0", 0 0, L_0x55a1f3a28df0;  1 drivers
v0x55a1f25947d0_0 .net *"_s10", 0 0, L_0x55a1f3a29110;  1 drivers
v0x55a1f2588480_0 .net *"_s4", 0 0, L_0x55a1f3a28ed0;  1 drivers
v0x55a1f2588540_0 .net *"_s6", 0 0, L_0x55a1f3a28f40;  1 drivers
v0x55a1f2587e80_0 .net *"_s8", 0 0, L_0x55a1f3a29000;  1 drivers
v0x55a1f257b220_0 .net "a", 0 0, L_0x55a1f3a29290;  1 drivers
v0x55a1f257b2e0_0 .net "b", 0 0, L_0x55a1f3a29450;  1 drivers
v0x55a1f2597b20_0 .net "ca", 0 0, L_0x55a1f3a29180;  1 drivers
v0x55a1f2597be0_0 .net "cin", 0 0, L_0x55a1f3a29610;  1 drivers
v0x55a1f25a0b30_0 .net "sum", 0 0, L_0x55a1f3a28e60;  1 drivers
S_0x55a1f30e1930 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30f07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2551510_0 .net "a", 3 0, L_0x55a1f3a2c3e0;  1 drivers
v0x55a1f254e5c0_0 .net "b", 3 0, L_0x55a1f3a2c4d0;  1 drivers
v0x55a1f253ec00_0 .net "ca", 3 0, L_0x55a1f3a2c270;  1 drivers
v0x55a1f253ecc0_0 .net "cin", 3 0, L_0x55a1f3a2c5c0;  1 drivers
v0x55a1f2544ad0_0 .net "sum", 3 0, L_0x55a1f3a2c1d0;  1 drivers
L_0x55a1f3a2a190 .part L_0x55a1f3a2c3e0, 0, 1;
L_0x55a1f3a2a2c0 .part L_0x55a1f3a2c4d0, 0, 1;
L_0x55a1f3a2a3f0 .part L_0x55a1f3a2c5c0, 0, 1;
L_0x55a1f3a2aa00 .part L_0x55a1f3a2c3e0, 1, 1;
L_0x55a1f3a2ab30 .part L_0x55a1f3a2c4d0, 1, 1;
L_0x55a1f3a2ac60 .part L_0x55a1f3a2c5c0, 1, 1;
L_0x55a1f3a2b3a0 .part L_0x55a1f3a2c3e0, 2, 1;
L_0x55a1f3a2b4d0 .part L_0x55a1f3a2c4d0, 2, 1;
L_0x55a1f3a2b650 .part L_0x55a1f3a2c5c0, 2, 1;
L_0x55a1f3a2bc20 .part L_0x55a1f3a2c3e0, 3, 1;
L_0x55a1f3a2bde0 .part L_0x55a1f3a2c4d0, 3, 1;
L_0x55a1f3a2bfa0 .part L_0x55a1f3a2c5c0, 3, 1;
L_0x55a1f3a2c1d0 .concat8 [ 1 1 1 1], L_0x55a1f3a29c30, L_0x55a1f3a2a590, L_0x55a1f3a2ae40, L_0x55a1f3a2b7f0;
L_0x55a1f3a2c270 .concat8 [ 1 1 1 1], L_0x55a1f3a2a080, L_0x55a1f3a2a8f0, L_0x55a1f3a2b290, L_0x55a1f3a2bb10;
S_0x55a1f30e7890 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30e1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a297d0 .functor XOR 1, L_0x55a1f3a2a190, L_0x55a1f3a2a2c0, C4<0>, C4<0>;
L_0x55a1f3a29c30 .functor XOR 1, L_0x55a1f3a297d0, L_0x55a1f3a2a3f0, C4<0>, C4<0>;
L_0x55a1f3a29cf0 .functor AND 1, L_0x55a1f3a2a190, L_0x55a1f3a2a2c0, C4<1>, C4<1>;
L_0x55a1f3a29e00 .functor AND 1, L_0x55a1f3a2a190, L_0x55a1f3a2a3f0, C4<1>, C4<1>;
L_0x55a1f3a29ec0 .functor OR 1, L_0x55a1f3a29cf0, L_0x55a1f3a29e00, C4<0>, C4<0>;
L_0x55a1f3a29fd0 .functor AND 1, L_0x55a1f3a2a3f0, L_0x55a1f3a2a2c0, C4<1>, C4<1>;
L_0x55a1f3a2a080 .functor OR 1, L_0x55a1f3a29ec0, L_0x55a1f3a29fd0, C4<0>, C4<0>;
v0x55a1f25910a0_0 .net *"_s0", 0 0, L_0x55a1f3a297d0;  1 drivers
v0x55a1f258e150_0 .net *"_s10", 0 0, L_0x55a1f3a29fd0;  1 drivers
v0x55a1f257e880_0 .net *"_s4", 0 0, L_0x55a1f3a29cf0;  1 drivers
v0x55a1f257e940_0 .net *"_s6", 0 0, L_0x55a1f3a29e00;  1 drivers
v0x55a1f25877e0_0 .net *"_s8", 0 0, L_0x55a1f3a29ec0;  1 drivers
v0x55a1f2584750_0 .net "a", 0 0, L_0x55a1f3a2a190;  1 drivers
v0x55a1f2584810_0 .net "b", 0 0, L_0x55a1f3a2a2c0;  1 drivers
v0x55a1f2581800_0 .net "ca", 0 0, L_0x55a1f3a2a080;  1 drivers
v0x55a1f25818c0_0 .net "cin", 0 0, L_0x55a1f3a2a3f0;  1 drivers
v0x55a1f2571ef0_0 .net "sum", 0 0, L_0x55a1f3a29c30;  1 drivers
S_0x55a1f30e74b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30e1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2a520 .functor XOR 1, L_0x55a1f3a2aa00, L_0x55a1f3a2ab30, C4<0>, C4<0>;
L_0x55a1f3a2a590 .functor XOR 1, L_0x55a1f3a2a520, L_0x55a1f3a2ac60, C4<0>, C4<0>;
L_0x55a1f3a2a600 .functor AND 1, L_0x55a1f3a2aa00, L_0x55a1f3a2ab30, C4<1>, C4<1>;
L_0x55a1f3a2a670 .functor AND 1, L_0x55a1f3a2aa00, L_0x55a1f3a2ac60, C4<1>, C4<1>;
L_0x55a1f3a2a730 .functor OR 1, L_0x55a1f3a2a600, L_0x55a1f3a2a670, C4<0>, C4<0>;
L_0x55a1f3a2a840 .functor AND 1, L_0x55a1f3a2ac60, L_0x55a1f3a2ab30, C4<1>, C4<1>;
L_0x55a1f3a2a8f0 .functor OR 1, L_0x55a1f3a2a730, L_0x55a1f3a2a840, C4<0>, C4<0>;
v0x55a1f2577d10_0 .net *"_s0", 0 0, L_0x55a1f3a2a520;  1 drivers
v0x55a1f2574dc0_0 .net *"_s10", 0 0, L_0x55a1f3a2a840;  1 drivers
v0x55a1f25488c0_0 .net *"_s4", 0 0, L_0x55a1f3a2a600;  1 drivers
v0x55a1f2548980_0 .net *"_s6", 0 0, L_0x55a1f3a2a670;  1 drivers
v0x55a1f256e620_0 .net *"_s8", 0 0, L_0x55a1f3a2a730;  1 drivers
v0x55a1f256dee0_0 .net "a", 0 0, L_0x55a1f3a2aa00;  1 drivers
v0x55a1f256dfa0_0 .net "b", 0 0, L_0x55a1f3a2ab30;  1 drivers
v0x55a1f2548230_0 .net "ca", 0 0, L_0x55a1f3a2a8f0;  1 drivers
v0x55a1f25482f0_0 .net "cin", 0 0, L_0x55a1f3a2ac60;  1 drivers
v0x55a1f2561c40_0 .net "sum", 0 0, L_0x55a1f3a2a590;  1 drivers
S_0x55a1f30e4940 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30e1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2add0 .functor XOR 1, L_0x55a1f3a2b3a0, L_0x55a1f3a2b4d0, C4<0>, C4<0>;
L_0x55a1f3a2ae40 .functor XOR 1, L_0x55a1f3a2add0, L_0x55a1f3a2b650, C4<0>, C4<0>;
L_0x55a1f3a2af00 .functor AND 1, L_0x55a1f3a2b3a0, L_0x55a1f3a2b4d0, C4<1>, C4<1>;
L_0x55a1f3a2b010 .functor AND 1, L_0x55a1f3a2b3a0, L_0x55a1f3a2b650, C4<1>, C4<1>;
L_0x55a1f3a2b0d0 .functor OR 1, L_0x55a1f3a2af00, L_0x55a1f3a2b010, C4<0>, C4<0>;
L_0x55a1f3a2b1e0 .functor AND 1, L_0x55a1f3a2b650, L_0x55a1f3a2b4d0, C4<1>, C4<1>;
L_0x55a1f3a2b290 .functor OR 1, L_0x55a1f3a2b0d0, L_0x55a1f3a2b1e0, C4<0>, C4<0>;
v0x55a1f2561590_0 .net *"_s0", 0 0, L_0x55a1f3a2add0;  1 drivers
v0x55a1f2561650_0 .net *"_s10", 0 0, L_0x55a1f3a2b1e0;  1 drivers
v0x55a1f2555240_0 .net *"_s4", 0 0, L_0x55a1f3a2af00;  1 drivers
v0x55a1f2554c40_0 .net *"_s6", 0 0, L_0x55a1f3a2b010;  1 drivers
v0x55a1f2547fe0_0 .net *"_s8", 0 0, L_0x55a1f3a2b0d0;  1 drivers
v0x55a1f25648e0_0 .net "a", 0 0, L_0x55a1f3a2b3a0;  1 drivers
v0x55a1f25649a0_0 .net "b", 0 0, L_0x55a1f3a2b4d0;  1 drivers
v0x55a1f256d840_0 .net "ca", 0 0, L_0x55a1f3a2b290;  1 drivers
v0x55a1f256d900_0 .net "cin", 0 0, L_0x55a1f3a2b650;  1 drivers
v0x55a1f256a860_0 .net "sum", 0 0, L_0x55a1f3a2ae40;  1 drivers
S_0x55a1f30e4560 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30e1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2b780 .functor XOR 1, L_0x55a1f3a2bc20, L_0x55a1f3a2bde0, C4<0>, C4<0>;
L_0x55a1f3a2b7f0 .functor XOR 1, L_0x55a1f3a2b780, L_0x55a1f3a2bfa0, C4<0>, C4<0>;
L_0x55a1f3a2b860 .functor AND 1, L_0x55a1f3a2bc20, L_0x55a1f3a2bde0, C4<1>, C4<1>;
L_0x55a1f3a2b8d0 .functor AND 1, L_0x55a1f3a2bc20, L_0x55a1f3a2bfa0, C4<1>, C4<1>;
L_0x55a1f3a2b990 .functor OR 1, L_0x55a1f3a2b860, L_0x55a1f3a2b8d0, C4<0>, C4<0>;
L_0x55a1f3a2baa0 .functor AND 1, L_0x55a1f3a2bfa0, L_0x55a1f3a2bde0, C4<1>, C4<1>;
L_0x55a1f3a2bb10 .functor OR 1, L_0x55a1f3a2b990, L_0x55a1f3a2baa0, C4<0>, C4<0>;
v0x55a1f2567860_0 .net *"_s0", 0 0, L_0x55a1f3a2b780;  1 drivers
v0x55a1f2557f90_0 .net *"_s10", 0 0, L_0x55a1f3a2baa0;  1 drivers
v0x55a1f2560ef0_0 .net *"_s4", 0 0, L_0x55a1f3a2b860;  1 drivers
v0x55a1f2560fb0_0 .net *"_s6", 0 0, L_0x55a1f3a2b8d0;  1 drivers
v0x55a1f255de60_0 .net *"_s8", 0 0, L_0x55a1f3a2b990;  1 drivers
v0x55a1f255af10_0 .net "a", 0 0, L_0x55a1f3a2bc20;  1 drivers
v0x55a1f255afd0_0 .net "b", 0 0, L_0x55a1f3a2bde0;  1 drivers
v0x55a1f254b640_0 .net "ca", 0 0, L_0x55a1f3a2bb10;  1 drivers
v0x55a1f254b700_0 .net "cin", 0 0, L_0x55a1f3a2bfa0;  1 drivers
v0x55a1f2554650_0 .net "sum", 0 0, L_0x55a1f3a2b7f0;  1 drivers
S_0x55a1f30e15b0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30f07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f250db40_0 .net "a", 3 0, L_0x55a1f3a2eea0;  1 drivers
v0x55a1f24e1640_0 .net "b", 3 0, L_0x55a1f3a2ef40;  1 drivers
v0x55a1f25073a0_0 .net "ca", 3 0, L_0x55a1f3a2ed30;  1 drivers
v0x55a1f2507460_0 .net "cin", 3 0, L_0x55a1f3a2f030;  1 drivers
v0x55a1f2506c60_0 .net "sum", 3 0, L_0x55a1f3a2ec90;  1 drivers
L_0x55a1f3a2cc50 .part L_0x55a1f3a2eea0, 0, 1;
L_0x55a1f3a2cd80 .part L_0x55a1f3a2ef40, 0, 1;
L_0x55a1f3a2ceb0 .part L_0x55a1f3a2f030, 0, 1;
L_0x55a1f3a2d4c0 .part L_0x55a1f3a2eea0, 1, 1;
L_0x55a1f3a2d5f0 .part L_0x55a1f3a2ef40, 1, 1;
L_0x55a1f3a2d720 .part L_0x55a1f3a2f030, 1, 1;
L_0x55a1f3a2de60 .part L_0x55a1f3a2eea0, 2, 1;
L_0x55a1f3a2df90 .part L_0x55a1f3a2ef40, 2, 1;
L_0x55a1f3a2e110 .part L_0x55a1f3a2f030, 2, 1;
L_0x55a1f3a2e6e0 .part L_0x55a1f3a2eea0, 3, 1;
L_0x55a1f3a2e8a0 .part L_0x55a1f3a2ef40, 3, 1;
L_0x55a1f3a2ea60 .part L_0x55a1f3a2f030, 3, 1;
L_0x55a1f3a2ec90 .concat8 [ 1 1 1 1], L_0x55a1f3a2c6f0, L_0x55a1f3a2d050, L_0x55a1f3a2d900, L_0x55a1f3a2e2b0;
L_0x55a1f3a2ed30 .concat8 [ 1 1 1 1], L_0x55a1f3a2cb40, L_0x55a1f3a2d3b0, L_0x55a1f3a2dd50, L_0x55a1f3a2e5d0;
S_0x55a1f30e88e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2c160 .functor XOR 1, L_0x55a1f3a2cc50, L_0x55a1f3a2cd80, C4<0>, C4<0>;
L_0x55a1f3a2c6f0 .functor XOR 1, L_0x55a1f3a2c160, L_0x55a1f3a2ceb0, C4<0>, C4<0>;
L_0x55a1f3a2c7b0 .functor AND 1, L_0x55a1f3a2cc50, L_0x55a1f3a2cd80, C4<1>, C4<1>;
L_0x55a1f3a2c8c0 .functor AND 1, L_0x55a1f3a2cc50, L_0x55a1f3a2ceb0, C4<1>, C4<1>;
L_0x55a1f3a2c980 .functor OR 1, L_0x55a1f3a2c7b0, L_0x55a1f3a2c8c0, C4<0>, C4<0>;
L_0x55a1f3a2ca90 .functor AND 1, L_0x55a1f3a2ceb0, L_0x55a1f3a2cd80, C4<1>, C4<1>;
L_0x55a1f3a2cb40 .functor OR 1, L_0x55a1f3a2c980, L_0x55a1f3a2ca90, C4<0>, C4<0>;
v0x55a1f2541b80_0 .net *"_s0", 0 0, L_0x55a1f3a2c160;  1 drivers
v0x55a1f2541c40_0 .net *"_s10", 0 0, L_0x55a1f3a2ca90;  1 drivers
v0x55a1f2507e90_0 .net *"_s4", 0 0, L_0x55a1f3a2c7b0;  1 drivers
v0x55a1f2507800_0 .net *"_s6", 0 0, L_0x55a1f3a2c8c0;  1 drivers
v0x55a1f253b110_0 .net *"_s8", 0 0, L_0x55a1f3a2c980;  1 drivers
v0x55a1f253aa10_0 .net "a", 0 0, L_0x55a1f3a2cc50;  1 drivers
v0x55a1f253aad0_0 .net "b", 0 0, L_0x55a1f3a2cd80;  1 drivers
v0x55a1f2514880_0 .net "ca", 0 0, L_0x55a1f3a2cb40;  1 drivers
v0x55a1f2514940_0 .net "cin", 0 0, L_0x55a1f3a2ceb0;  1 drivers
v0x55a1f253a690_0 .net "sum", 0 0, L_0x55a1f3a2c6f0;  1 drivers
S_0x55a1f30e9d10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2cfe0 .functor XOR 1, L_0x55a1f3a2d4c0, L_0x55a1f3a2d5f0, C4<0>, C4<0>;
L_0x55a1f3a2d050 .functor XOR 1, L_0x55a1f3a2cfe0, L_0x55a1f3a2d720, C4<0>, C4<0>;
L_0x55a1f3a2d0c0 .functor AND 1, L_0x55a1f3a2d4c0, L_0x55a1f3a2d5f0, C4<1>, C4<1>;
L_0x55a1f3a2d130 .functor AND 1, L_0x55a1f3a2d4c0, L_0x55a1f3a2d720, C4<1>, C4<1>;
L_0x55a1f3a2d1f0 .functor OR 1, L_0x55a1f3a2d0c0, L_0x55a1f3a2d130, C4<0>, C4<0>;
L_0x55a1f3a2d300 .functor AND 1, L_0x55a1f3a2d720, L_0x55a1f3a2d5f0, C4<1>, C4<1>;
L_0x55a1f3a2d3b0 .functor OR 1, L_0x55a1f3a2d1f0, L_0x55a1f3a2d300, C4<0>, C4<0>;
v0x55a1f2539ea0_0 .net *"_s0", 0 0, L_0x55a1f3a2cfe0;  1 drivers
v0x55a1f25141f0_0 .net *"_s10", 0 0, L_0x55a1f3a2d300;  1 drivers
v0x55a1f252db50_0 .net *"_s4", 0 0, L_0x55a1f3a2d0c0;  1 drivers
v0x55a1f252dc10_0 .net *"_s6", 0 0, L_0x55a1f3a2d130;  1 drivers
v0x55a1f252d550_0 .net *"_s8", 0 0, L_0x55a1f3a2d1f0;  1 drivers
v0x55a1f2521200_0 .net "a", 0 0, L_0x55a1f3a2d4c0;  1 drivers
v0x55a1f25212c0_0 .net "b", 0 0, L_0x55a1f3a2d5f0;  1 drivers
v0x55a1f2520c00_0 .net "ca", 0 0, L_0x55a1f3a2d3b0;  1 drivers
v0x55a1f2520cc0_0 .net "cin", 0 0, L_0x55a1f3a2d720;  1 drivers
v0x55a1f2514050_0 .net "sum", 0 0, L_0x55a1f3a2d050;  1 drivers
S_0x55a1f30e5990 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2d890 .functor XOR 1, L_0x55a1f3a2de60, L_0x55a1f3a2df90, C4<0>, C4<0>;
L_0x55a1f3a2d900 .functor XOR 1, L_0x55a1f3a2d890, L_0x55a1f3a2e110, C4<0>, C4<0>;
L_0x55a1f3a2d9c0 .functor AND 1, L_0x55a1f3a2de60, L_0x55a1f3a2df90, C4<1>, C4<1>;
L_0x55a1f3a2dad0 .functor AND 1, L_0x55a1f3a2de60, L_0x55a1f3a2e110, C4<1>, C4<1>;
L_0x55a1f3a2db90 .functor OR 1, L_0x55a1f3a2d9c0, L_0x55a1f3a2dad0, C4<0>, C4<0>;
L_0x55a1f3a2dca0 .functor AND 1, L_0x55a1f3a2e110, L_0x55a1f3a2df90, C4<1>, C4<1>;
L_0x55a1f3a2dd50 .functor OR 1, L_0x55a1f3a2db90, L_0x55a1f3a2dca0, C4<0>, C4<0>;
v0x55a1f25308a0_0 .net *"_s0", 0 0, L_0x55a1f3a2d890;  1 drivers
v0x55a1f2530960_0 .net *"_s10", 0 0, L_0x55a1f3a2dca0;  1 drivers
v0x55a1f2539800_0 .net *"_s4", 0 0, L_0x55a1f3a2d9c0;  1 drivers
v0x55a1f2536770_0 .net *"_s6", 0 0, L_0x55a1f3a2dad0;  1 drivers
v0x55a1f2533820_0 .net *"_s8", 0 0, L_0x55a1f3a2db90;  1 drivers
v0x55a1f2523f50_0 .net "a", 0 0, L_0x55a1f3a2de60;  1 drivers
v0x55a1f2524010_0 .net "b", 0 0, L_0x55a1f3a2df90;  1 drivers
v0x55a1f252ceb0_0 .net "ca", 0 0, L_0x55a1f3a2dd50;  1 drivers
v0x55a1f252cf70_0 .net "cin", 0 0, L_0x55a1f3a2e110;  1 drivers
v0x55a1f2529ed0_0 .net "sum", 0 0, L_0x55a1f3a2d900;  1 drivers
S_0x55a1f30e6dc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30e15b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2e240 .functor XOR 1, L_0x55a1f3a2e6e0, L_0x55a1f3a2e8a0, C4<0>, C4<0>;
L_0x55a1f3a2e2b0 .functor XOR 1, L_0x55a1f3a2e240, L_0x55a1f3a2ea60, C4<0>, C4<0>;
L_0x55a1f3a2e320 .functor AND 1, L_0x55a1f3a2e6e0, L_0x55a1f3a2e8a0, C4<1>, C4<1>;
L_0x55a1f3a2e390 .functor AND 1, L_0x55a1f3a2e6e0, L_0x55a1f3a2ea60, C4<1>, C4<1>;
L_0x55a1f3a2e450 .functor OR 1, L_0x55a1f3a2e320, L_0x55a1f3a2e390, C4<0>, C4<0>;
L_0x55a1f3a2e560 .functor AND 1, L_0x55a1f3a2ea60, L_0x55a1f3a2e8a0, C4<1>, C4<1>;
L_0x55a1f3a2e5d0 .functor OR 1, L_0x55a1f3a2e450, L_0x55a1f3a2e560, C4<0>, C4<0>;
v0x55a1f2526ed0_0 .net *"_s0", 0 0, L_0x55a1f3a2e240;  1 drivers
v0x55a1f2517600_0 .net *"_s10", 0 0, L_0x55a1f3a2e560;  1 drivers
v0x55a1f2520560_0 .net *"_s4", 0 0, L_0x55a1f3a2e320;  1 drivers
v0x55a1f2520620_0 .net *"_s6", 0 0, L_0x55a1f3a2e390;  1 drivers
v0x55a1f251d4d0_0 .net *"_s8", 0 0, L_0x55a1f3a2e450;  1 drivers
v0x55a1f251a580_0 .net "a", 0 0, L_0x55a1f3a2e6e0;  1 drivers
v0x55a1f251a640_0 .net "b", 0 0, L_0x55a1f3a2e8a0;  1 drivers
v0x55a1f250abc0_0 .net "ca", 0 0, L_0x55a1f3a2e5d0;  1 drivers
v0x55a1f250ac80_0 .net "cin", 0 0, L_0x55a1f3a2ea60;  1 drivers
v0x55a1f2510b40_0 .net "sum", 0 0, L_0x55a1f3a2e2b0;  1 drivers
S_0x55a1f30e2a40 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30f07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24d2540_0 .net "a", 3 0, L_0x55a1f3a31840;  1 drivers
v0x55a1f24d1e40_0 .net "b", 3 0, L_0x55a1f3a31970;  1 drivers
v0x55a1f24abcb0_0 .net "ca", 3 0, L_0x55a1f3a316d0;  1 drivers
v0x55a1f24abd70_0 .net "cin", 3 0, L_0x55a1f3a31aa0;  1 drivers
v0x55a1f24d1a10_0 .net "sum", 3 0, L_0x55a1f3a31630;  1 drivers
L_0x55a1f3a2f5f0 .part L_0x55a1f3a31840, 0, 1;
L_0x55a1f3a2f720 .part L_0x55a1f3a31970, 0, 1;
L_0x55a1f3a2f850 .part L_0x55a1f3a31aa0, 0, 1;
L_0x55a1f3a2fe60 .part L_0x55a1f3a31840, 1, 1;
L_0x55a1f3a2ff90 .part L_0x55a1f3a31970, 1, 1;
L_0x55a1f3a300c0 .part L_0x55a1f3a31aa0, 1, 1;
L_0x55a1f3a30800 .part L_0x55a1f3a31840, 2, 1;
L_0x55a1f3a30930 .part L_0x55a1f3a31970, 2, 1;
L_0x55a1f3a30ab0 .part L_0x55a1f3a31aa0, 2, 1;
L_0x55a1f3a31080 .part L_0x55a1f3a31840, 3, 1;
L_0x55a1f3a31240 .part L_0x55a1f3a31970, 3, 1;
L_0x55a1f3a31400 .part L_0x55a1f3a31aa0, 3, 1;
L_0x55a1f3a31630 .concat8 [ 1 1 1 1], L_0x55a1f3a2f0d0, L_0x55a1f3a2f9f0, L_0x55a1f3a302a0, L_0x55a1f3a30c50;
L_0x55a1f3a316d0 .concat8 [ 1 1 1 1], L_0x55a1f3a2f4e0, L_0x55a1f3a2fd50, L_0x55a1f3a306f0, L_0x55a1f3a30f70;
S_0x55a1f30e3e70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30e2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2ec20 .functor XOR 1, L_0x55a1f3a2f5f0, L_0x55a1f3a2f720, C4<0>, C4<0>;
L_0x55a1f3a2f0d0 .functor XOR 1, L_0x55a1f3a2ec20, L_0x55a1f3a2f850, C4<0>, C4<0>;
L_0x55a1f3a2f190 .functor AND 1, L_0x55a1f3a2f5f0, L_0x55a1f3a2f720, C4<1>, C4<1>;
L_0x55a1f3a2f2a0 .functor AND 1, L_0x55a1f3a2f5f0, L_0x55a1f3a2f850, C4<1>, C4<1>;
L_0x55a1f3a2f360 .functor OR 1, L_0x55a1f3a2f190, L_0x55a1f3a2f2a0, C4<0>, C4<0>;
L_0x55a1f3a2f470 .functor AND 1, L_0x55a1f3a2f850, L_0x55a1f3a2f720, C4<1>, C4<1>;
L_0x55a1f3a2f4e0 .functor OR 1, L_0x55a1f3a2f360, L_0x55a1f3a2f470, C4<0>, C4<0>;
v0x55a1f24e0fb0_0 .net *"_s0", 0 0, L_0x55a1f3a2ec20;  1 drivers
v0x55a1f24fa910_0 .net *"_s10", 0 0, L_0x55a1f3a2f470;  1 drivers
v0x55a1f24fa310_0 .net *"_s4", 0 0, L_0x55a1f3a2f190;  1 drivers
v0x55a1f24fa3d0_0 .net *"_s6", 0 0, L_0x55a1f3a2f2a0;  1 drivers
v0x55a1f24edfc0_0 .net *"_s8", 0 0, L_0x55a1f3a2f360;  1 drivers
v0x55a1f24ed9c0_0 .net "a", 0 0, L_0x55a1f3a2f5f0;  1 drivers
v0x55a1f24eda80_0 .net "b", 0 0, L_0x55a1f3a2f720;  1 drivers
v0x55a1f24e0d60_0 .net "ca", 0 0, L_0x55a1f3a2f4e0;  1 drivers
v0x55a1f24e0e20_0 .net "cin", 0 0, L_0x55a1f3a2f850;  1 drivers
v0x55a1f24fd710_0 .net "sum", 0 0, L_0x55a1f3a2f0d0;  1 drivers
S_0x55a1f30dfb30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30e2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a2f980 .functor XOR 1, L_0x55a1f3a2fe60, L_0x55a1f3a2ff90, C4<0>, C4<0>;
L_0x55a1f3a2f9f0 .functor XOR 1, L_0x55a1f3a2f980, L_0x55a1f3a300c0, C4<0>, C4<0>;
L_0x55a1f3a2fa60 .functor AND 1, L_0x55a1f3a2fe60, L_0x55a1f3a2ff90, C4<1>, C4<1>;
L_0x55a1f3a2fad0 .functor AND 1, L_0x55a1f3a2fe60, L_0x55a1f3a300c0, C4<1>, C4<1>;
L_0x55a1f3a2fb90 .functor OR 1, L_0x55a1f3a2fa60, L_0x55a1f3a2fad0, C4<0>, C4<0>;
L_0x55a1f3a2fca0 .functor AND 1, L_0x55a1f3a300c0, L_0x55a1f3a2ff90, C4<1>, C4<1>;
L_0x55a1f3a2fd50 .functor OR 1, L_0x55a1f3a2fb90, L_0x55a1f3a2fca0, C4<0>, C4<0>;
v0x55a1f25065c0_0 .net *"_s0", 0 0, L_0x55a1f3a2f980;  1 drivers
v0x55a1f2503530_0 .net *"_s10", 0 0, L_0x55a1f3a2fca0;  1 drivers
v0x55a1f25005e0_0 .net *"_s4", 0 0, L_0x55a1f3a2fa60;  1 drivers
v0x55a1f25006a0_0 .net *"_s6", 0 0, L_0x55a1f3a2fad0;  1 drivers
v0x55a1f24f0d10_0 .net *"_s8", 0 0, L_0x55a1f3a2fb90;  1 drivers
v0x55a1f24f9c70_0 .net "a", 0 0, L_0x55a1f3a2fe60;  1 drivers
v0x55a1f24f9d30_0 .net "b", 0 0, L_0x55a1f3a2ff90;  1 drivers
v0x55a1f24f6be0_0 .net "ca", 0 0, L_0x55a1f3a2fd50;  1 drivers
v0x55a1f24f6ca0_0 .net "cin", 0 0, L_0x55a1f3a300c0;  1 drivers
v0x55a1f24f3d40_0 .net "sum", 0 0, L_0x55a1f3a2f9f0;  1 drivers
S_0x55a1f30e0ec0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30e2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a30230 .functor XOR 1, L_0x55a1f3a30800, L_0x55a1f3a30930, C4<0>, C4<0>;
L_0x55a1f3a302a0 .functor XOR 1, L_0x55a1f3a30230, L_0x55a1f3a30ab0, C4<0>, C4<0>;
L_0x55a1f3a30360 .functor AND 1, L_0x55a1f3a30800, L_0x55a1f3a30930, C4<1>, C4<1>;
L_0x55a1f3a30470 .functor AND 1, L_0x55a1f3a30800, L_0x55a1f3a30ab0, C4<1>, C4<1>;
L_0x55a1f3a30530 .functor OR 1, L_0x55a1f3a30360, L_0x55a1f3a30470, C4<0>, C4<0>;
L_0x55a1f3a30640 .functor AND 1, L_0x55a1f3a30ab0, L_0x55a1f3a30930, C4<1>, C4<1>;
L_0x55a1f3a306f0 .functor OR 1, L_0x55a1f3a30530, L_0x55a1f3a30640, C4<0>, C4<0>;
v0x55a1f24e43c0_0 .net *"_s0", 0 0, L_0x55a1f3a30230;  1 drivers
v0x55a1f24e4480_0 .net *"_s10", 0 0, L_0x55a1f3a30640;  1 drivers
v0x55a1f24ed320_0 .net *"_s4", 0 0, L_0x55a1f3a30360;  1 drivers
v0x55a1f24ea290_0 .net *"_s6", 0 0, L_0x55a1f3a30470;  1 drivers
v0x55a1f24e7340_0 .net *"_s8", 0 0, L_0x55a1f3a30530;  1 drivers
v0x55a1f24d7980_0 .net "a", 0 0, L_0x55a1f3a30800;  1 drivers
v0x55a1f24d7a40_0 .net "b", 0 0, L_0x55a1f3a30930;  1 drivers
v0x55a1f24dd850_0 .net "ca", 0 0, L_0x55a1f3a306f0;  1 drivers
v0x55a1f24dd910_0 .net "cin", 0 0, L_0x55a1f3a30ab0;  1 drivers
v0x55a1f24da9b0_0 .net "sum", 0 0, L_0x55a1f3a302a0;  1 drivers
S_0x55a1f30d5310 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30e2a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a30be0 .functor XOR 1, L_0x55a1f3a31080, L_0x55a1f3a31240, C4<0>, C4<0>;
L_0x55a1f3a30c50 .functor XOR 1, L_0x55a1f3a30be0, L_0x55a1f3a31400, C4<0>, C4<0>;
L_0x55a1f3a30cc0 .functor AND 1, L_0x55a1f3a31080, L_0x55a1f3a31240, C4<1>, C4<1>;
L_0x55a1f3a30d30 .functor AND 1, L_0x55a1f3a31080, L_0x55a1f3a31400, C4<1>, C4<1>;
L_0x55a1f3a30df0 .functor OR 1, L_0x55a1f3a30cc0, L_0x55a1f3a30d30, C4<0>, C4<0>;
L_0x55a1f3a30f00 .functor AND 1, L_0x55a1f3a31400, L_0x55a1f3a31240, C4<1>, C4<1>;
L_0x55a1f3a30f70 .functor OR 1, L_0x55a1f3a30df0, L_0x55a1f3a30f00, C4<0>, C4<0>;
v0x55a1f246b670_0 .net *"_s0", 0 0, L_0x55a1f3a30be0;  1 drivers
v0x55a1f24d3230_0 .net *"_s10", 0 0, L_0x55a1f3a30f00;  1 drivers
v0x55a1f24d2f20_0 .net *"_s4", 0 0, L_0x55a1f3a30cc0;  1 drivers
v0x55a1f24d2fe0_0 .net *"_s6", 0 0, L_0x55a1f3a30d30;  1 drivers
v0x55a1f246bf20_0 .net *"_s8", 0 0, L_0x55a1f3a30df0;  1 drivers
v0x55a1f246b8c0_0 .net "a", 0 0, L_0x55a1f3a31080;  1 drivers
v0x55a1f246b980_0 .net "b", 0 0, L_0x55a1f3a31240;  1 drivers
v0x55a1f249f2c0_0 .net "ca", 0 0, L_0x55a1f3a30f70;  1 drivers
v0x55a1f249f380_0 .net "cin", 0 0, L_0x55a1f3a31400;  1 drivers
v0x55a1f249ece0_0 .net "sum", 0 0, L_0x55a1f3a30c50;  1 drivers
S_0x55a1f30ddda0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f30fa850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f36d0f50_0 .net "a", 31 0, L_0x55a1f3a486f0;  1 drivers
v0x55a1f36ce000_0 .net "b", 31 0, L_0x55a1f3a487e0;  1 drivers
v0x55a1f36be640_0 .net "ca", 31 0, L_0x55a1f3a48560;  1 drivers
v0x55a1f36be700_0 .net "cin", 31 0, L_0x55a1f3a488d0;  1 drivers
v0x55a1f36c4510_0 .net "sum", 31 0, L_0x55a1f3a48420;  1 drivers
L_0x55a1f3a3d2f0 .part L_0x55a1f3a486f0, 0, 16;
L_0x55a1f3a3d390 .part L_0x55a1f3a487e0, 0, 16;
L_0x55a1f3a3d430 .part L_0x55a1f3a488d0, 0, 16;
L_0x55a1f3a48110 .part L_0x55a1f3a486f0, 16, 16;
L_0x55a1f3a48200 .part L_0x55a1f3a487e0, 16, 16;
L_0x55a1f3a482f0 .part L_0x55a1f3a488d0, 16, 16;
L_0x55a1f3a48420 .concat8 [ 16 16 0 0], L_0x55a1f3a3cff0, L_0x55a1f3a47e10;
L_0x55a1f3a48560 .concat8 [ 16 16 0 0], L_0x55a1f3a3d090, L_0x55a1f3a47eb0;
S_0x55a1f30dd9c0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f30ddda0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f37b9910_0 .net "a", 15 0, L_0x55a1f3a3d2f0;  1 drivers
v0x55a1f37afb20_0 .net "b", 15 0, L_0x55a1f3a3d390;  1 drivers
v0x55a1f37b7f20_0 .net "ca", 15 0, L_0x55a1f3a3d090;  1 drivers
v0x55a1f37b7fe0_0 .net "cin", 15 0, L_0x55a1f3a3d430;  1 drivers
v0x55a1f37b6920_0 .net "sum", 15 0, L_0x55a1f3a3cff0;  1 drivers
L_0x55a1f3a34e00 .part L_0x55a1f3a3d2f0, 0, 4;
L_0x55a1f3a34ea0 .part L_0x55a1f3a3d390, 0, 4;
L_0x55a1f3a34f40 .part L_0x55a1f3a3d430, 0, 4;
L_0x55a1f3a37790 .part L_0x55a1f3a3d2f0, 4, 4;
L_0x55a1f3a37880 .part L_0x55a1f3a3d390, 4, 4;
L_0x55a1f3a37970 .part L_0x55a1f3a3d430, 4, 4;
L_0x55a1f3a3a250 .part L_0x55a1f3a3d2f0, 8, 4;
L_0x55a1f3a3a2f0 .part L_0x55a1f3a3d390, 8, 4;
L_0x55a1f3a3a3e0 .part L_0x55a1f3a3d430, 8, 4;
L_0x55a1f3a3cbf0 .part L_0x55a1f3a3d2f0, 12, 4;
L_0x55a1f3a3cd20 .part L_0x55a1f3a3d390, 12, 4;
L_0x55a1f3a3ce50 .part L_0x55a1f3a3d430, 12, 4;
L_0x55a1f3a3cff0 .concat8 [ 4 4 4 4], L_0x55a1f3a34bf0, L_0x55a1f3a37580, L_0x55a1f3a3a040, L_0x55a1f3a3c9e0;
L_0x55a1f3a3d090 .concat8 [ 4 4 4 4], L_0x55a1f3a34c90, L_0x55a1f3a37620, L_0x55a1f3a3a0e0, L_0x55a1f3a3ca80;
S_0x55a1f30d4ef0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30dd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24910a0_0 .net "a", 3 0, L_0x55a1f3a34e00;  1 drivers
v0x55a1f248e010_0 .net "b", 3 0, L_0x55a1f3a34ea0;  1 drivers
v0x55a1f248b0c0_0 .net "ca", 3 0, L_0x55a1f3a34c90;  1 drivers
v0x55a1f248b180_0 .net "cin", 3 0, L_0x55a1f3a34f40;  1 drivers
v0x55a1f247b7f0_0 .net "sum", 3 0, L_0x55a1f3a34bf0;  1 drivers
L_0x55a1f3a32bb0 .part L_0x55a1f3a34e00, 0, 1;
L_0x55a1f3a32ce0 .part L_0x55a1f3a34ea0, 0, 1;
L_0x55a1f3a32e10 .part L_0x55a1f3a34f40, 0, 1;
L_0x55a1f3a33420 .part L_0x55a1f3a34e00, 1, 1;
L_0x55a1f3a33550 .part L_0x55a1f3a34ea0, 1, 1;
L_0x55a1f3a33680 .part L_0x55a1f3a34f40, 1, 1;
L_0x55a1f3a33dc0 .part L_0x55a1f3a34e00, 2, 1;
L_0x55a1f3a33ef0 .part L_0x55a1f3a34ea0, 2, 1;
L_0x55a1f3a34070 .part L_0x55a1f3a34f40, 2, 1;
L_0x55a1f3a34640 .part L_0x55a1f3a34e00, 3, 1;
L_0x55a1f3a34800 .part L_0x55a1f3a34ea0, 3, 1;
L_0x55a1f3a349c0 .part L_0x55a1f3a34f40, 3, 1;
L_0x55a1f3a34bf0 .concat8 [ 1 1 1 1], L_0x55a1f3a315c0, L_0x55a1f3a32fb0, L_0x55a1f3a33860, L_0x55a1f3a34210;
L_0x55a1f3a34c90 .concat8 [ 1 1 1 1], L_0x55a1f3a32aa0, L_0x55a1f3a33310, L_0x55a1f3a33cb0, L_0x55a1f3a34530;
S_0x55a1f30dae50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30d4ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a31bd0 .functor XOR 1, L_0x55a1f3a32bb0, L_0x55a1f3a32ce0, C4<0>, C4<0>;
L_0x55a1f3a315c0 .functor XOR 1, L_0x55a1f3a31bd0, L_0x55a1f3a32e10, C4<0>, C4<0>;
L_0x55a1f3a32750 .functor AND 1, L_0x55a1f3a32bb0, L_0x55a1f3a32ce0, C4<1>, C4<1>;
L_0x55a1f3a32860 .functor AND 1, L_0x55a1f3a32bb0, L_0x55a1f3a32e10, C4<1>, C4<1>;
L_0x55a1f3a32920 .functor OR 1, L_0x55a1f3a32750, L_0x55a1f3a32860, C4<0>, C4<0>;
L_0x55a1f3a32a30 .functor AND 1, L_0x55a1f3a32e10, L_0x55a1f3a32ce0, C4<1>, C4<1>;
L_0x55a1f3a32aa0 .functor OR 1, L_0x55a1f3a32920, L_0x55a1f3a32a30, C4<0>, C4<0>;
v0x55a1f24d0c30_0 .net *"_s0", 0 0, L_0x55a1f3a31bd0;  1 drivers
v0x55a1f24cdba0_0 .net *"_s10", 0 0, L_0x55a1f3a32a30;  1 drivers
v0x55a1f24cac50_0 .net *"_s4", 0 0, L_0x55a1f3a32750;  1 drivers
v0x55a1f24cad10_0 .net *"_s6", 0 0, L_0x55a1f3a32860;  1 drivers
v0x55a1f24bb380_0 .net *"_s8", 0 0, L_0x55a1f3a32920;  1 drivers
v0x55a1f24c42e0_0 .net "a", 0 0, L_0x55a1f3a32bb0;  1 drivers
v0x55a1f24c43a0_0 .net "b", 0 0, L_0x55a1f3a32ce0;  1 drivers
v0x55a1f24c1250_0 .net "ca", 0 0, L_0x55a1f3a32aa0;  1 drivers
v0x55a1f24c1310_0 .net "cin", 0 0, L_0x55a1f3a32e10;  1 drivers
v0x55a1f24be3b0_0 .net "sum", 0 0, L_0x55a1f3a315c0;  1 drivers
S_0x55a1f30daa70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30d4ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a32f40 .functor XOR 1, L_0x55a1f3a33420, L_0x55a1f3a33550, C4<0>, C4<0>;
L_0x55a1f3a32fb0 .functor XOR 1, L_0x55a1f3a32f40, L_0x55a1f3a33680, C4<0>, C4<0>;
L_0x55a1f3a33020 .functor AND 1, L_0x55a1f3a33420, L_0x55a1f3a33550, C4<1>, C4<1>;
L_0x55a1f3a33090 .functor AND 1, L_0x55a1f3a33420, L_0x55a1f3a33680, C4<1>, C4<1>;
L_0x55a1f3a33150 .functor OR 1, L_0x55a1f3a33020, L_0x55a1f3a33090, C4<0>, C4<0>;
L_0x55a1f3a33260 .functor AND 1, L_0x55a1f3a33680, L_0x55a1f3a33550, C4<1>, C4<1>;
L_0x55a1f3a33310 .functor OR 1, L_0x55a1f3a33150, L_0x55a1f3a33260, C4<0>, C4<0>;
v0x55a1f24aea30_0 .net *"_s0", 0 0, L_0x55a1f3a32f40;  1 drivers
v0x55a1f24b7990_0 .net *"_s10", 0 0, L_0x55a1f3a33260;  1 drivers
v0x55a1f24b4900_0 .net *"_s4", 0 0, L_0x55a1f3a33020;  1 drivers
v0x55a1f24b49c0_0 .net *"_s6", 0 0, L_0x55a1f3a33090;  1 drivers
v0x55a1f24b19b0_0 .net *"_s8", 0 0, L_0x55a1f3a33150;  1 drivers
v0x55a1f24a1ff0_0 .net "a", 0 0, L_0x55a1f3a33420;  1 drivers
v0x55a1f24a20b0_0 .net "b", 0 0, L_0x55a1f3a33550;  1 drivers
v0x55a1f24a7ec0_0 .net "ca", 0 0, L_0x55a1f3a33310;  1 drivers
v0x55a1f24a7f80_0 .net "cin", 0 0, L_0x55a1f3a33680;  1 drivers
v0x55a1f24a5020_0 .net "sum", 0 0, L_0x55a1f3a32fb0;  1 drivers
S_0x55a1f30d7f00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30d4ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a337f0 .functor XOR 1, L_0x55a1f3a33dc0, L_0x55a1f3a33ef0, C4<0>, C4<0>;
L_0x55a1f3a33860 .functor XOR 1, L_0x55a1f3a337f0, L_0x55a1f3a34070, C4<0>, C4<0>;
L_0x55a1f3a33920 .functor AND 1, L_0x55a1f3a33dc0, L_0x55a1f3a33ef0, C4<1>, C4<1>;
L_0x55a1f3a33a30 .functor AND 1, L_0x55a1f3a33dc0, L_0x55a1f3a34070, C4<1>, C4<1>;
L_0x55a1f3a33af0 .functor OR 1, L_0x55a1f3a33920, L_0x55a1f3a33a30, C4<0>, C4<0>;
L_0x55a1f3a33c00 .functor AND 1, L_0x55a1f3a34070, L_0x55a1f3a33ef0, C4<1>, C4<1>;
L_0x55a1f3a33cb0 .functor OR 1, L_0x55a1f3a33af0, L_0x55a1f3a33c00, C4<0>, C4<0>;
v0x55a1f2478a70_0 .net *"_s0", 0 0, L_0x55a1f3a337f0;  1 drivers
v0x55a1f2478b30_0 .net *"_s10", 0 0, L_0x55a1f3a33c00;  1 drivers
v0x55a1f249e7d0_0 .net *"_s4", 0 0, L_0x55a1f3a33920;  1 drivers
v0x55a1f249e090_0 .net *"_s6", 0 0, L_0x55a1f3a33a30;  1 drivers
v0x55a1f24783e0_0 .net *"_s8", 0 0, L_0x55a1f3a33af0;  1 drivers
v0x55a1f2491d40_0 .net "a", 0 0, L_0x55a1f3a33dc0;  1 drivers
v0x55a1f2491e00_0 .net "b", 0 0, L_0x55a1f3a33ef0;  1 drivers
v0x55a1f2491740_0 .net "ca", 0 0, L_0x55a1f3a33cb0;  1 drivers
v0x55a1f2491800_0 .net "cin", 0 0, L_0x55a1f3a34070;  1 drivers
v0x55a1f24854a0_0 .net "sum", 0 0, L_0x55a1f3a33860;  1 drivers
S_0x55a1f30d7b20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30d4ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a341a0 .functor XOR 1, L_0x55a1f3a34640, L_0x55a1f3a34800, C4<0>, C4<0>;
L_0x55a1f3a34210 .functor XOR 1, L_0x55a1f3a341a0, L_0x55a1f3a349c0, C4<0>, C4<0>;
L_0x55a1f3a34280 .functor AND 1, L_0x55a1f3a34640, L_0x55a1f3a34800, C4<1>, C4<1>;
L_0x55a1f3a342f0 .functor AND 1, L_0x55a1f3a34640, L_0x55a1f3a349c0, C4<1>, C4<1>;
L_0x55a1f3a343b0 .functor OR 1, L_0x55a1f3a34280, L_0x55a1f3a342f0, C4<0>, C4<0>;
L_0x55a1f3a344c0 .functor AND 1, L_0x55a1f3a349c0, L_0x55a1f3a34800, C4<1>, C4<1>;
L_0x55a1f3a34530 .functor OR 1, L_0x55a1f3a343b0, L_0x55a1f3a344c0, C4<0>, C4<0>;
v0x55a1f2484df0_0 .net *"_s0", 0 0, L_0x55a1f3a341a0;  1 drivers
v0x55a1f2478190_0 .net *"_s10", 0 0, L_0x55a1f3a344c0;  1 drivers
v0x55a1f2494a90_0 .net *"_s4", 0 0, L_0x55a1f3a34280;  1 drivers
v0x55a1f2494b50_0 .net *"_s6", 0 0, L_0x55a1f3a342f0;  1 drivers
v0x55a1f249d9f0_0 .net *"_s8", 0 0, L_0x55a1f3a343b0;  1 drivers
v0x55a1f249a960_0 .net "a", 0 0, L_0x55a1f3a34640;  1 drivers
v0x55a1f249aa20_0 .net "b", 0 0, L_0x55a1f3a34800;  1 drivers
v0x55a1f2497a10_0 .net "ca", 0 0, L_0x55a1f3a34530;  1 drivers
v0x55a1f2497ad0_0 .net "cin", 0 0, L_0x55a1f3a349c0;  1 drivers
v0x55a1f24881f0_0 .net "sum", 0 0, L_0x55a1f3a34210;  1 drivers
S_0x55a1f30d4b70 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30dd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2450710_0 .net "a", 3 0, L_0x55a1f3a37790;  1 drivers
v0x55a1f244d680_0 .net "b", 3 0, L_0x55a1f3a37880;  1 drivers
v0x55a1f244a730_0 .net "ca", 3 0, L_0x55a1f3a37620;  1 drivers
v0x55a1f244a7f0_0 .net "cin", 3 0, L_0x55a1f3a37970;  1 drivers
v0x55a1f243ad70_0 .net "sum", 3 0, L_0x55a1f3a37580;  1 drivers
L_0x55a1f3a35540 .part L_0x55a1f3a37790, 0, 1;
L_0x55a1f3a35670 .part L_0x55a1f3a37880, 0, 1;
L_0x55a1f3a357a0 .part L_0x55a1f3a37970, 0, 1;
L_0x55a1f3a35db0 .part L_0x55a1f3a37790, 1, 1;
L_0x55a1f3a35ee0 .part L_0x55a1f3a37880, 1, 1;
L_0x55a1f3a36010 .part L_0x55a1f3a37970, 1, 1;
L_0x55a1f3a36750 .part L_0x55a1f3a37790, 2, 1;
L_0x55a1f3a36880 .part L_0x55a1f3a37880, 2, 1;
L_0x55a1f3a36a00 .part L_0x55a1f3a37970, 2, 1;
L_0x55a1f3a36fd0 .part L_0x55a1f3a37790, 3, 1;
L_0x55a1f3a37190 .part L_0x55a1f3a37880, 3, 1;
L_0x55a1f3a37350 .part L_0x55a1f3a37970, 3, 1;
L_0x55a1f3a37580 .concat8 [ 1 1 1 1], L_0x55a1f3a34fe0, L_0x55a1f3a35940, L_0x55a1f3a361f0, L_0x55a1f3a36ba0;
L_0x55a1f3a37620 .concat8 [ 1 1 1 1], L_0x55a1f3a35430, L_0x55a1f3a35ca0, L_0x55a1f3a36640, L_0x55a1f3a36ec0;
S_0x55a1f30dbea0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30d4b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a34b80 .functor XOR 1, L_0x55a1f3a35540, L_0x55a1f3a35670, C4<0>, C4<0>;
L_0x55a1f3a34fe0 .functor XOR 1, L_0x55a1f3a34b80, L_0x55a1f3a357a0, C4<0>, C4<0>;
L_0x55a1f3a350a0 .functor AND 1, L_0x55a1f3a35540, L_0x55a1f3a35670, C4<1>, C4<1>;
L_0x55a1f3a351b0 .functor AND 1, L_0x55a1f3a35540, L_0x55a1f3a357a0, C4<1>, C4<1>;
L_0x55a1f3a35270 .functor OR 1, L_0x55a1f3a350a0, L_0x55a1f3a351b0, C4<0>, C4<0>;
L_0x55a1f3a35380 .functor AND 1, L_0x55a1f3a357a0, L_0x55a1f3a35670, C4<1>, C4<1>;
L_0x55a1f3a35430 .functor OR 1, L_0x55a1f3a35270, L_0x55a1f3a35380, C4<0>, C4<0>;
v0x55a1f2484750_0 .net *"_s0", 0 0, L_0x55a1f3a34b80;  1 drivers
v0x55a1f24816c0_0 .net *"_s10", 0 0, L_0x55a1f3a35380;  1 drivers
v0x55a1f247e770_0 .net *"_s4", 0 0, L_0x55a1f3a350a0;  1 drivers
v0x55a1f247e830_0 .net *"_s6", 0 0, L_0x55a1f3a351b0;  1 drivers
v0x55a1f246edb0_0 .net *"_s8", 0 0, L_0x55a1f3a35270;  1 drivers
v0x55a1f2474c80_0 .net "a", 0 0, L_0x55a1f3a35540;  1 drivers
v0x55a1f2474d40_0 .net "b", 0 0, L_0x55a1f3a35670;  1 drivers
v0x55a1f2471d30_0 .net "ca", 0 0, L_0x55a1f3a35430;  1 drivers
v0x55a1f2471df0_0 .net "cin", 0 0, L_0x55a1f3a357a0;  1 drivers
v0x55a1f24380f0_0 .net "sum", 0 0, L_0x55a1f3a34fe0;  1 drivers
S_0x55a1f30dd2d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30d4b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a358d0 .functor XOR 1, L_0x55a1f3a35db0, L_0x55a1f3a35ee0, C4<0>, C4<0>;
L_0x55a1f3a35940 .functor XOR 1, L_0x55a1f3a358d0, L_0x55a1f3a36010, C4<0>, C4<0>;
L_0x55a1f3a359b0 .functor AND 1, L_0x55a1f3a35db0, L_0x55a1f3a35ee0, C4<1>, C4<1>;
L_0x55a1f3a35a20 .functor AND 1, L_0x55a1f3a35db0, L_0x55a1f3a36010, C4<1>, C4<1>;
L_0x55a1f3a35ae0 .functor OR 1, L_0x55a1f3a359b0, L_0x55a1f3a35a20, C4<0>, C4<0>;
L_0x55a1f3a35bf0 .functor AND 1, L_0x55a1f3a36010, L_0x55a1f3a35ee0, C4<1>, C4<1>;
L_0x55a1f3a35ca0 .functor OR 1, L_0x55a1f3a35ae0, L_0x55a1f3a35bf0, C4<0>, C4<0>;
v0x55a1f24379b0_0 .net *"_s0", 0 0, L_0x55a1f3a358d0;  1 drivers
v0x55a1f246b2c0_0 .net *"_s10", 0 0, L_0x55a1f3a35bf0;  1 drivers
v0x55a1f246abc0_0 .net *"_s4", 0 0, L_0x55a1f3a359b0;  1 drivers
v0x55a1f246ac80_0 .net *"_s6", 0 0, L_0x55a1f3a35a20;  1 drivers
v0x55a1f2444a30_0 .net *"_s8", 0 0, L_0x55a1f3a35ae0;  1 drivers
v0x55a1f246a790_0 .net "a", 0 0, L_0x55a1f3a35db0;  1 drivers
v0x55a1f246a850_0 .net "b", 0 0, L_0x55a1f3a35ee0;  1 drivers
v0x55a1f246a050_0 .net "ca", 0 0, L_0x55a1f3a35ca0;  1 drivers
v0x55a1f246a110_0 .net "cin", 0 0, L_0x55a1f3a36010;  1 drivers
v0x55a1f2444450_0 .net "sum", 0 0, L_0x55a1f3a35940;  1 drivers
S_0x55a1f30d8f50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30d4b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a36180 .functor XOR 1, L_0x55a1f3a36750, L_0x55a1f3a36880, C4<0>, C4<0>;
L_0x55a1f3a361f0 .functor XOR 1, L_0x55a1f3a36180, L_0x55a1f3a36a00, C4<0>, C4<0>;
L_0x55a1f3a362b0 .functor AND 1, L_0x55a1f3a36750, L_0x55a1f3a36880, C4<1>, C4<1>;
L_0x55a1f3a363c0 .functor AND 1, L_0x55a1f3a36750, L_0x55a1f3a36a00, C4<1>, C4<1>;
L_0x55a1f3a36480 .functor OR 1, L_0x55a1f3a362b0, L_0x55a1f3a363c0, C4<0>, C4<0>;
L_0x55a1f3a36590 .functor AND 1, L_0x55a1f3a36a00, L_0x55a1f3a36880, C4<1>, C4<1>;
L_0x55a1f3a36640 .functor OR 1, L_0x55a1f3a36480, L_0x55a1f3a36590, C4<0>, C4<0>;
v0x55a1f245dd00_0 .net *"_s0", 0 0, L_0x55a1f3a36180;  1 drivers
v0x55a1f245ddc0_0 .net *"_s10", 0 0, L_0x55a1f3a36590;  1 drivers
v0x55a1f245d700_0 .net *"_s4", 0 0, L_0x55a1f3a362b0;  1 drivers
v0x55a1f24513b0_0 .net *"_s6", 0 0, L_0x55a1f3a363c0;  1 drivers
v0x55a1f2450db0_0 .net *"_s8", 0 0, L_0x55a1f3a36480;  1 drivers
v0x55a1f2444150_0 .net "a", 0 0, L_0x55a1f3a36750;  1 drivers
v0x55a1f2444210_0 .net "b", 0 0, L_0x55a1f3a36880;  1 drivers
v0x55a1f2460a50_0 .net "ca", 0 0, L_0x55a1f3a36640;  1 drivers
v0x55a1f2460b10_0 .net "cin", 0 0, L_0x55a1f3a36a00;  1 drivers
v0x55a1f2469a60_0 .net "sum", 0 0, L_0x55a1f3a361f0;  1 drivers
S_0x55a1f30da380 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30d4b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a36b30 .functor XOR 1, L_0x55a1f3a36fd0, L_0x55a1f3a37190, C4<0>, C4<0>;
L_0x55a1f3a36ba0 .functor XOR 1, L_0x55a1f3a36b30, L_0x55a1f3a37350, C4<0>, C4<0>;
L_0x55a1f3a36c10 .functor AND 1, L_0x55a1f3a36fd0, L_0x55a1f3a37190, C4<1>, C4<1>;
L_0x55a1f3a36c80 .functor AND 1, L_0x55a1f3a36fd0, L_0x55a1f3a37350, C4<1>, C4<1>;
L_0x55a1f3a36d40 .functor OR 1, L_0x55a1f3a36c10, L_0x55a1f3a36c80, C4<0>, C4<0>;
L_0x55a1f3a36e50 .functor AND 1, L_0x55a1f3a37350, L_0x55a1f3a37190, C4<1>, C4<1>;
L_0x55a1f3a36ec0 .functor OR 1, L_0x55a1f3a36d40, L_0x55a1f3a36e50, C4<0>, C4<0>;
v0x55a1f2466920_0 .net *"_s0", 0 0, L_0x55a1f3a36b30;  1 drivers
v0x55a1f24639d0_0 .net *"_s10", 0 0, L_0x55a1f3a36e50;  1 drivers
v0x55a1f2454100_0 .net *"_s4", 0 0, L_0x55a1f3a36c10;  1 drivers
v0x55a1f24541c0_0 .net *"_s6", 0 0, L_0x55a1f3a36c80;  1 drivers
v0x55a1f245d060_0 .net *"_s8", 0 0, L_0x55a1f3a36d40;  1 drivers
v0x55a1f2459fd0_0 .net "a", 0 0, L_0x55a1f3a36fd0;  1 drivers
v0x55a1f245a090_0 .net "b", 0 0, L_0x55a1f3a37190;  1 drivers
v0x55a1f2457080_0 .net "ca", 0 0, L_0x55a1f3a36ec0;  1 drivers
v0x55a1f2457140_0 .net "cin", 0 0, L_0x55a1f3a37350;  1 drivers
v0x55a1f2447860_0 .net "sum", 0 0, L_0x55a1f3a36ba0;  1 drivers
S_0x55a1f30d6000 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30dd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3796ea0_0 .net "a", 3 0, L_0x55a1f3a3a250;  1 drivers
v0x55a1f37b8ea0_0 .net "b", 3 0, L_0x55a1f3a3a2f0;  1 drivers
v0x55a1f37b8c20_0 .net "ca", 3 0, L_0x55a1f3a3a0e0;  1 drivers
v0x55a1f37b8ce0_0 .net "cin", 3 0, L_0x55a1f3a3a3e0;  1 drivers
v0x55a1f37ada20_0 .net "sum", 3 0, L_0x55a1f3a3a040;  1 drivers
L_0x55a1f3a38000 .part L_0x55a1f3a3a250, 0, 1;
L_0x55a1f3a38130 .part L_0x55a1f3a3a2f0, 0, 1;
L_0x55a1f3a38260 .part L_0x55a1f3a3a3e0, 0, 1;
L_0x55a1f3a38870 .part L_0x55a1f3a3a250, 1, 1;
L_0x55a1f3a389a0 .part L_0x55a1f3a3a2f0, 1, 1;
L_0x55a1f3a38ad0 .part L_0x55a1f3a3a3e0, 1, 1;
L_0x55a1f3a39210 .part L_0x55a1f3a3a250, 2, 1;
L_0x55a1f3a39340 .part L_0x55a1f3a3a2f0, 2, 1;
L_0x55a1f3a394c0 .part L_0x55a1f3a3a3e0, 2, 1;
L_0x55a1f3a39a90 .part L_0x55a1f3a3a250, 3, 1;
L_0x55a1f3a39c50 .part L_0x55a1f3a3a2f0, 3, 1;
L_0x55a1f3a39e10 .part L_0x55a1f3a3a3e0, 3, 1;
L_0x55a1f3a3a040 .concat8 [ 1 1 1 1], L_0x55a1f3a37aa0, L_0x55a1f3a38400, L_0x55a1f3a38cb0, L_0x55a1f3a39660;
L_0x55a1f3a3a0e0 .concat8 [ 1 1 1 1], L_0x55a1f3a37ef0, L_0x55a1f3a38760, L_0x55a1f3a39100, L_0x55a1f3a39980;
S_0x55a1f30d7430 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30d6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a37510 .functor XOR 1, L_0x55a1f3a38000, L_0x55a1f3a38130, C4<0>, C4<0>;
L_0x55a1f3a37aa0 .functor XOR 1, L_0x55a1f3a37510, L_0x55a1f3a38260, C4<0>, C4<0>;
L_0x55a1f3a37b60 .functor AND 1, L_0x55a1f3a38000, L_0x55a1f3a38130, C4<1>, C4<1>;
L_0x55a1f3a37c70 .functor AND 1, L_0x55a1f3a38000, L_0x55a1f3a38260, C4<1>, C4<1>;
L_0x55a1f3a37d30 .functor OR 1, L_0x55a1f3a37b60, L_0x55a1f3a37c70, C4<0>, C4<0>;
L_0x55a1f3a37e40 .functor AND 1, L_0x55a1f3a38260, L_0x55a1f3a38130, C4<1>, C4<1>;
L_0x55a1f3a37ef0 .functor OR 1, L_0x55a1f3a37d30, L_0x55a1f3a37e40, C4<0>, C4<0>;
v0x55a1f2440c40_0 .net *"_s0", 0 0, L_0x55a1f3a37510;  1 drivers
v0x55a1f2440d00_0 .net *"_s10", 0 0, L_0x55a1f3a37e40;  1 drivers
v0x55a1f243dcf0_0 .net *"_s4", 0 0, L_0x55a1f3a37b60;  1 drivers
v0x55a1f24117f0_0 .net *"_s6", 0 0, L_0x55a1f3a37c70;  1 drivers
v0x55a1f2437550_0 .net *"_s8", 0 0, L_0x55a1f3a37d30;  1 drivers
v0x55a1f2436e10_0 .net "a", 0 0, L_0x55a1f3a38000;  1 drivers
v0x55a1f2436ed0_0 .net "b", 0 0, L_0x55a1f3a38130;  1 drivers
v0x55a1f2411160_0 .net "ca", 0 0, L_0x55a1f3a37ef0;  1 drivers
v0x55a1f2411220_0 .net "cin", 0 0, L_0x55a1f3a38260;  1 drivers
v0x55a1f242ab70_0 .net "sum", 0 0, L_0x55a1f3a37aa0;  1 drivers
S_0x55a1f30d30f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30d6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a38390 .functor XOR 1, L_0x55a1f3a38870, L_0x55a1f3a389a0, C4<0>, C4<0>;
L_0x55a1f3a38400 .functor XOR 1, L_0x55a1f3a38390, L_0x55a1f3a38ad0, C4<0>, C4<0>;
L_0x55a1f3a38470 .functor AND 1, L_0x55a1f3a38870, L_0x55a1f3a389a0, C4<1>, C4<1>;
L_0x55a1f3a384e0 .functor AND 1, L_0x55a1f3a38870, L_0x55a1f3a38ad0, C4<1>, C4<1>;
L_0x55a1f3a385a0 .functor OR 1, L_0x55a1f3a38470, L_0x55a1f3a384e0, C4<0>, C4<0>;
L_0x55a1f3a386b0 .functor AND 1, L_0x55a1f3a38ad0, L_0x55a1f3a389a0, C4<1>, C4<1>;
L_0x55a1f3a38760 .functor OR 1, L_0x55a1f3a385a0, L_0x55a1f3a386b0, C4<0>, C4<0>;
v0x55a1f242a4c0_0 .net *"_s0", 0 0, L_0x55a1f3a38390;  1 drivers
v0x55a1f241e170_0 .net *"_s10", 0 0, L_0x55a1f3a386b0;  1 drivers
v0x55a1f241db70_0 .net *"_s4", 0 0, L_0x55a1f3a38470;  1 drivers
v0x55a1f241dc30_0 .net *"_s6", 0 0, L_0x55a1f3a384e0;  1 drivers
v0x55a1f2410f10_0 .net *"_s8", 0 0, L_0x55a1f3a385a0;  1 drivers
v0x55a1f242d810_0 .net "a", 0 0, L_0x55a1f3a38870;  1 drivers
v0x55a1f242d8d0_0 .net "b", 0 0, L_0x55a1f3a389a0;  1 drivers
v0x55a1f2436770_0 .net "ca", 0 0, L_0x55a1f3a38760;  1 drivers
v0x55a1f2436830_0 .net "cin", 0 0, L_0x55a1f3a38ad0;  1 drivers
v0x55a1f2433790_0 .net "sum", 0 0, L_0x55a1f3a38400;  1 drivers
S_0x55a1f30d4480 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30d6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a38c40 .functor XOR 1, L_0x55a1f3a39210, L_0x55a1f3a39340, C4<0>, C4<0>;
L_0x55a1f3a38cb0 .functor XOR 1, L_0x55a1f3a38c40, L_0x55a1f3a394c0, C4<0>, C4<0>;
L_0x55a1f3a38d70 .functor AND 1, L_0x55a1f3a39210, L_0x55a1f3a39340, C4<1>, C4<1>;
L_0x55a1f3a38e80 .functor AND 1, L_0x55a1f3a39210, L_0x55a1f3a394c0, C4<1>, C4<1>;
L_0x55a1f3a38f40 .functor OR 1, L_0x55a1f3a38d70, L_0x55a1f3a38e80, C4<0>, C4<0>;
L_0x55a1f3a39050 .functor AND 1, L_0x55a1f3a394c0, L_0x55a1f3a39340, C4<1>, C4<1>;
L_0x55a1f3a39100 .functor OR 1, L_0x55a1f3a38f40, L_0x55a1f3a39050, C4<0>, C4<0>;
v0x55a1f2430790_0 .net *"_s0", 0 0, L_0x55a1f3a38c40;  1 drivers
v0x55a1f2430850_0 .net *"_s10", 0 0, L_0x55a1f3a39050;  1 drivers
v0x55a1f2420ec0_0 .net *"_s4", 0 0, L_0x55a1f3a38d70;  1 drivers
v0x55a1f2429e20_0 .net *"_s6", 0 0, L_0x55a1f3a38e80;  1 drivers
v0x55a1f2426d90_0 .net *"_s8", 0 0, L_0x55a1f3a38f40;  1 drivers
v0x55a1f2423e40_0 .net "a", 0 0, L_0x55a1f3a39210;  1 drivers
v0x55a1f2423f00_0 .net "b", 0 0, L_0x55a1f3a39340;  1 drivers
v0x55a1f2414570_0 .net "ca", 0 0, L_0x55a1f3a39100;  1 drivers
v0x55a1f2414630_0 .net "cin", 0 0, L_0x55a1f3a394c0;  1 drivers
v0x55a1f241d580_0 .net "sum", 0 0, L_0x55a1f3a38cb0;  1 drivers
S_0x55a1f30d1b80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30d6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a395f0 .functor XOR 1, L_0x55a1f3a39a90, L_0x55a1f3a39c50, C4<0>, C4<0>;
L_0x55a1f3a39660 .functor XOR 1, L_0x55a1f3a395f0, L_0x55a1f3a39e10, C4<0>, C4<0>;
L_0x55a1f3a396d0 .functor AND 1, L_0x55a1f3a39a90, L_0x55a1f3a39c50, C4<1>, C4<1>;
L_0x55a1f3a39740 .functor AND 1, L_0x55a1f3a39a90, L_0x55a1f3a39e10, C4<1>, C4<1>;
L_0x55a1f3a39800 .functor OR 1, L_0x55a1f3a396d0, L_0x55a1f3a39740, C4<0>, C4<0>;
L_0x55a1f3a39910 .functor AND 1, L_0x55a1f3a39e10, L_0x55a1f3a39c50, C4<1>, C4<1>;
L_0x55a1f3a39980 .functor OR 1, L_0x55a1f3a39800, L_0x55a1f3a39910, C4<0>, C4<0>;
v0x55a1f241a440_0 .net *"_s0", 0 0, L_0x55a1f3a395f0;  1 drivers
v0x55a1f24174f0_0 .net *"_s10", 0 0, L_0x55a1f3a39910;  1 drivers
v0x55a1f2407b30_0 .net *"_s4", 0 0, L_0x55a1f3a396d0;  1 drivers
v0x55a1f2407bf0_0 .net *"_s6", 0 0, L_0x55a1f3a39740;  1 drivers
v0x55a1f240da00_0 .net *"_s8", 0 0, L_0x55a1f3a39800;  1 drivers
v0x55a1f240aab0_0 .net "a", 0 0, L_0x55a1f3a39a90;  1 drivers
v0x55a1f240ab70_0 .net "b", 0 0, L_0x55a1f3a39c50;  1 drivers
v0x55a1f37a2320_0 .net "ca", 0 0, L_0x55a1f3a39980;  1 drivers
v0x55a1f37a23e0_0 .net "cin", 0 0, L_0x55a1f3a39e10;  1 drivers
v0x55a1f37971d0_0 .net "sum", 0 0, L_0x55a1f3a39660;  1 drivers
S_0x55a1f30c5230 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30dd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f37c07a0_0 .net "a", 3 0, L_0x55a1f3a3cbf0;  1 drivers
v0x55a1f37bf1a0_0 .net "b", 3 0, L_0x55a1f3a3cd20;  1 drivers
v0x55a1f37bdba0_0 .net "ca", 3 0, L_0x55a1f3a3ca80;  1 drivers
v0x55a1f37bdc60_0 .net "cin", 3 0, L_0x55a1f3a3ce50;  1 drivers
v0x55a1f37bc5a0_0 .net "sum", 3 0, L_0x55a1f3a3c9e0;  1 drivers
L_0x55a1f3a3a9a0 .part L_0x55a1f3a3cbf0, 0, 1;
L_0x55a1f3a3aad0 .part L_0x55a1f3a3cd20, 0, 1;
L_0x55a1f3a3ac00 .part L_0x55a1f3a3ce50, 0, 1;
L_0x55a1f3a3b210 .part L_0x55a1f3a3cbf0, 1, 1;
L_0x55a1f3a3b340 .part L_0x55a1f3a3cd20, 1, 1;
L_0x55a1f3a3b470 .part L_0x55a1f3a3ce50, 1, 1;
L_0x55a1f3a3bbb0 .part L_0x55a1f3a3cbf0, 2, 1;
L_0x55a1f3a3bce0 .part L_0x55a1f3a3cd20, 2, 1;
L_0x55a1f3a3be60 .part L_0x55a1f3a3ce50, 2, 1;
L_0x55a1f3a3c430 .part L_0x55a1f3a3cbf0, 3, 1;
L_0x55a1f3a3c5f0 .part L_0x55a1f3a3cd20, 3, 1;
L_0x55a1f3a3c7b0 .part L_0x55a1f3a3ce50, 3, 1;
L_0x55a1f3a3c9e0 .concat8 [ 1 1 1 1], L_0x55a1f3a3a480, L_0x55a1f3a3ada0, L_0x55a1f3a3b650, L_0x55a1f3a3c000;
L_0x55a1f3a3ca80 .concat8 [ 1 1 1 1], L_0x55a1f3a3a890, L_0x55a1f3a3b100, L_0x55a1f3a3baa0, L_0x55a1f3a3c320;
S_0x55a1f30b88e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30c5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a39fd0 .functor XOR 1, L_0x55a1f3a3a9a0, L_0x55a1f3a3aad0, C4<0>, C4<0>;
L_0x55a1f3a3a480 .functor XOR 1, L_0x55a1f3a39fd0, L_0x55a1f3a3ac00, C4<0>, C4<0>;
L_0x55a1f3a3a540 .functor AND 1, L_0x55a1f3a3a9a0, L_0x55a1f3a3aad0, C4<1>, C4<1>;
L_0x55a1f3a3a650 .functor AND 1, L_0x55a1f3a3a9a0, L_0x55a1f3a3ac00, C4<1>, C4<1>;
L_0x55a1f3a3a710 .functor OR 1, L_0x55a1f3a3a540, L_0x55a1f3a3a650, C4<0>, C4<0>;
L_0x55a1f3a3a820 .functor AND 1, L_0x55a1f3a3ac00, L_0x55a1f3a3aad0, C4<1>, C4<1>;
L_0x55a1f3a3a890 .functor OR 1, L_0x55a1f3a3a710, L_0x55a1f3a3a820, C4<0>, C4<0>;
v0x55a1f37ad7a0_0 .net *"_s0", 0 0, L_0x55a1f3a39fd0;  1 drivers
v0x55a1f37a25a0_0 .net *"_s10", 0 0, L_0x55a1f3a3a820;  1 drivers
v0x55a1f37dcd20_0 .net *"_s4", 0 0, L_0x55a1f3a3a540;  1 drivers
v0x55a1f37dcde0_0 .net *"_s6", 0 0, L_0x55a1f3a3a650;  1 drivers
v0x55a1f37e5120_0 .net *"_s8", 0 0, L_0x55a1f3a3a710;  1 drivers
v0x55a1f37e3b20_0 .net "a", 0 0, L_0x55a1f3a3a9a0;  1 drivers
v0x55a1f37e3be0_0 .net "b", 0 0, L_0x55a1f3a3aad0;  1 drivers
v0x55a1f37e2520_0 .net "ca", 0 0, L_0x55a1f3a3a890;  1 drivers
v0x55a1f37e25e0_0 .net "cin", 0 0, L_0x55a1f3a3ac00;  1 drivers
v0x55a1f37e0fd0_0 .net "sum", 0 0, L_0x55a1f3a3a480;  1 drivers
S_0x55a1f30c7db0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30c5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3ad30 .functor XOR 1, L_0x55a1f3a3b210, L_0x55a1f3a3b340, C4<0>, C4<0>;
L_0x55a1f3a3ada0 .functor XOR 1, L_0x55a1f3a3ad30, L_0x55a1f3a3b470, C4<0>, C4<0>;
L_0x55a1f3a3ae10 .functor AND 1, L_0x55a1f3a3b210, L_0x55a1f3a3b340, C4<1>, C4<1>;
L_0x55a1f3a3ae80 .functor AND 1, L_0x55a1f3a3b210, L_0x55a1f3a3b470, C4<1>, C4<1>;
L_0x55a1f3a3af40 .functor OR 1, L_0x55a1f3a3ae10, L_0x55a1f3a3ae80, C4<0>, C4<0>;
L_0x55a1f3a3b050 .functor AND 1, L_0x55a1f3a3b470, L_0x55a1f3a3b340, C4<1>, C4<1>;
L_0x55a1f3a3b100 .functor OR 1, L_0x55a1f3a3af40, L_0x55a1f3a3b050, C4<0>, C4<0>;
v0x55a1f37df920_0 .net *"_s0", 0 0, L_0x55a1f3a3ad30;  1 drivers
v0x55a1f37de320_0 .net *"_s10", 0 0, L_0x55a1f3a3b050;  1 drivers
v0x55a1f37db690_0 .net *"_s4", 0 0, L_0x55a1f3a3ae10;  1 drivers
v0x55a1f37db750_0 .net *"_s6", 0 0, L_0x55a1f3a3ae80;  1 drivers
v0x55a1f37d18a0_0 .net *"_s8", 0 0, L_0x55a1f3a3af40;  1 drivers
v0x55a1f37d9ca0_0 .net "a", 0 0, L_0x55a1f3a3b210;  1 drivers
v0x55a1f37d9d60_0 .net "b", 0 0, L_0x55a1f3a3b340;  1 drivers
v0x55a1f37d86a0_0 .net "ca", 0 0, L_0x55a1f3a3b100;  1 drivers
v0x55a1f37d8760_0 .net "cin", 0 0, L_0x55a1f3a3b470;  1 drivers
v0x55a1f37d7150_0 .net "sum", 0 0, L_0x55a1f3a3ada0;  1 drivers
S_0x55a1f30d0840 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30c5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3b5e0 .functor XOR 1, L_0x55a1f3a3bbb0, L_0x55a1f3a3bce0, C4<0>, C4<0>;
L_0x55a1f3a3b650 .functor XOR 1, L_0x55a1f3a3b5e0, L_0x55a1f3a3be60, C4<0>, C4<0>;
L_0x55a1f3a3b710 .functor AND 1, L_0x55a1f3a3bbb0, L_0x55a1f3a3bce0, C4<1>, C4<1>;
L_0x55a1f3a3b820 .functor AND 1, L_0x55a1f3a3bbb0, L_0x55a1f3a3be60, C4<1>, C4<1>;
L_0x55a1f3a3b8e0 .functor OR 1, L_0x55a1f3a3b710, L_0x55a1f3a3b820, C4<0>, C4<0>;
L_0x55a1f3a3b9f0 .functor AND 1, L_0x55a1f3a3be60, L_0x55a1f3a3bce0, C4<1>, C4<1>;
L_0x55a1f3a3baa0 .functor OR 1, L_0x55a1f3a3b8e0, L_0x55a1f3a3b9f0, C4<0>, C4<0>;
v0x55a1f37d44a0_0 .net *"_s0", 0 0, L_0x55a1f3a3b5e0;  1 drivers
v0x55a1f37d4560_0 .net *"_s10", 0 0, L_0x55a1f3a3b9f0;  1 drivers
v0x55a1f37d2ea0_0 .net *"_s4", 0 0, L_0x55a1f3a3b710;  1 drivers
v0x55a1f37d0210_0 .net *"_s6", 0 0, L_0x55a1f3a3b820;  1 drivers
v0x55a1f37c6420_0 .net *"_s8", 0 0, L_0x55a1f3a3b8e0;  1 drivers
v0x55a1f37ce820_0 .net "a", 0 0, L_0x55a1f3a3bbb0;  1 drivers
v0x55a1f37ce8e0_0 .net "b", 0 0, L_0x55a1f3a3bce0;  1 drivers
v0x55a1f37cd220_0 .net "ca", 0 0, L_0x55a1f3a3baa0;  1 drivers
v0x55a1f37cd2e0_0 .net "cin", 0 0, L_0x55a1f3a3be60;  1 drivers
v0x55a1f37cbcd0_0 .net "sum", 0 0, L_0x55a1f3a3b650;  1 drivers
S_0x55a1f30d0460 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30c5230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3bf90 .functor XOR 1, L_0x55a1f3a3c430, L_0x55a1f3a3c5f0, C4<0>, C4<0>;
L_0x55a1f3a3c000 .functor XOR 1, L_0x55a1f3a3bf90, L_0x55a1f3a3c7b0, C4<0>, C4<0>;
L_0x55a1f3a3c070 .functor AND 1, L_0x55a1f3a3c430, L_0x55a1f3a3c5f0, C4<1>, C4<1>;
L_0x55a1f3a3c0e0 .functor AND 1, L_0x55a1f3a3c430, L_0x55a1f3a3c7b0, C4<1>, C4<1>;
L_0x55a1f3a3c1a0 .functor OR 1, L_0x55a1f3a3c070, L_0x55a1f3a3c0e0, C4<0>, C4<0>;
L_0x55a1f3a3c2b0 .functor AND 1, L_0x55a1f3a3c7b0, L_0x55a1f3a3c5f0, C4<1>, C4<1>;
L_0x55a1f3a3c320 .functor OR 1, L_0x55a1f3a3c1a0, L_0x55a1f3a3c2b0, C4<0>, C4<0>;
v0x55a1f37ca620_0 .net *"_s0", 0 0, L_0x55a1f3a3bf90;  1 drivers
v0x55a1f37c9020_0 .net *"_s10", 0 0, L_0x55a1f3a3c2b0;  1 drivers
v0x55a1f37c7a20_0 .net *"_s4", 0 0, L_0x55a1f3a3c070;  1 drivers
v0x55a1f37c7ae0_0 .net *"_s6", 0 0, L_0x55a1f3a3c0e0;  1 drivers
v0x55a1f37c4d90_0 .net *"_s8", 0 0, L_0x55a1f3a3c1a0;  1 drivers
v0x55a1f37bafa0_0 .net "a", 0 0, L_0x55a1f3a3c430;  1 drivers
v0x55a1f37bb060_0 .net "b", 0 0, L_0x55a1f3a3c5f0;  1 drivers
v0x55a1f37c33a0_0 .net "ca", 0 0, L_0x55a1f3a3c320;  1 drivers
v0x55a1f37c3460_0 .net "cin", 0 0, L_0x55a1f3a3c7b0;  1 drivers
v0x55a1f37c1e50_0 .net "sum", 0 0, L_0x55a1f3a3c000;  1 drivers
S_0x55a1f30c7990 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f30ddda0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f36dd8a0_0 .net "a", 15 0, L_0x55a1f3a48110;  1 drivers
v0x55a1f36da950_0 .net "b", 15 0, L_0x55a1f3a48200;  1 drivers
v0x55a1f36cb080_0 .net "ca", 15 0, L_0x55a1f3a47eb0;  1 drivers
v0x55a1f36cb140_0 .net "cin", 15 0, L_0x55a1f3a482f0;  1 drivers
v0x55a1f36d3fe0_0 .net "sum", 15 0, L_0x55a1f3a47e10;  1 drivers
L_0x55a1f3a3fc20 .part L_0x55a1f3a48110, 0, 4;
L_0x55a1f3a3fcc0 .part L_0x55a1f3a48200, 0, 4;
L_0x55a1f3a3fd60 .part L_0x55a1f3a482f0, 0, 4;
L_0x55a1f3a425b0 .part L_0x55a1f3a48110, 4, 4;
L_0x55a1f3a426a0 .part L_0x55a1f3a48200, 4, 4;
L_0x55a1f3a42790 .part L_0x55a1f3a482f0, 4, 4;
L_0x55a1f3a45070 .part L_0x55a1f3a48110, 8, 4;
L_0x55a1f3a45110 .part L_0x55a1f3a48200, 8, 4;
L_0x55a1f3a45200 .part L_0x55a1f3a482f0, 8, 4;
L_0x55a1f3a47a10 .part L_0x55a1f3a48110, 12, 4;
L_0x55a1f3a47b40 .part L_0x55a1f3a48200, 12, 4;
L_0x55a1f3a47c70 .part L_0x55a1f3a482f0, 12, 4;
L_0x55a1f3a47e10 .concat8 [ 4 4 4 4], L_0x55a1f3a3fa10, L_0x55a1f3a423a0, L_0x55a1f3a44e60, L_0x55a1f3a47800;
L_0x55a1f3a47eb0 .concat8 [ 4 4 4 4], L_0x55a1f3a3fab0, L_0x55a1f3a42440, L_0x55a1f3a44f00, L_0x55a1f3a478a0;
S_0x55a1f30cd8f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30c7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f378c950_0 .net "a", 3 0, L_0x55a1f3a3fc20;  1 drivers
v0x55a1f3722180_0 .net "b", 3 0, L_0x55a1f3a3fcc0;  1 drivers
v0x55a1f3789d00_0 .net "ca", 3 0, L_0x55a1f3a3fab0;  1 drivers
v0x55a1f3789dc0_0 .net "cin", 3 0, L_0x55a1f3a3fd60;  1 drivers
v0x55a1f37899f0_0 .net "sum", 3 0, L_0x55a1f3a3fa10;  1 drivers
L_0x55a1f3a3d9c0 .part L_0x55a1f3a3fc20, 0, 1;
L_0x55a1f3a3daf0 .part L_0x55a1f3a3fcc0, 0, 1;
L_0x55a1f3a3dc20 .part L_0x55a1f3a3fd60, 0, 1;
L_0x55a1f3a3e1e0 .part L_0x55a1f3a3fc20, 1, 1;
L_0x55a1f3a3e310 .part L_0x55a1f3a3fcc0, 1, 1;
L_0x55a1f3a3e440 .part L_0x55a1f3a3fd60, 1, 1;
L_0x55a1f3a3eb80 .part L_0x55a1f3a3fc20, 2, 1;
L_0x55a1f3a3ecb0 .part L_0x55a1f3a3fcc0, 2, 1;
L_0x55a1f3a3ee30 .part L_0x55a1f3a3fd60, 2, 1;
L_0x55a1f3a3f400 .part L_0x55a1f3a3fc20, 3, 1;
L_0x55a1f3a3f620 .part L_0x55a1f3a3fcc0, 3, 1;
L_0x55a1f3a3f7e0 .part L_0x55a1f3a3fd60, 3, 1;
L_0x55a1f3a3fa10 .concat8 [ 1 1 1 1], L_0x55a1f3a3c970, L_0x55a1f3a3ddc0, L_0x55a1f3a3e620, L_0x55a1f3a3efd0;
L_0x55a1f3a3fab0 .concat8 [ 1 1 1 1], L_0x55a1f3a3d8b0, L_0x55a1f3a3e0d0, L_0x55a1f3a3ea70, L_0x55a1f3a3f2f0;
S_0x55a1f30cd510 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30cd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3cf80 .functor XOR 1, L_0x55a1f3a3d9c0, L_0x55a1f3a3daf0, C4<0>, C4<0>;
L_0x55a1f3a3c970 .functor XOR 1, L_0x55a1f3a3cf80, L_0x55a1f3a3dc20, C4<0>, C4<0>;
L_0x55a1f3a3d520 .functor AND 1, L_0x55a1f3a3d9c0, L_0x55a1f3a3daf0, C4<1>, C4<1>;
L_0x55a1f3a3d630 .functor AND 1, L_0x55a1f3a3d9c0, L_0x55a1f3a3dc20, C4<1>, C4<1>;
L_0x55a1f3a3d6f0 .functor OR 1, L_0x55a1f3a3d520, L_0x55a1f3a3d630, C4<0>, C4<0>;
L_0x55a1f3a3d800 .functor AND 1, L_0x55a1f3a3dc20, L_0x55a1f3a3daf0, C4<1>, C4<1>;
L_0x55a1f3a3d8b0 .functor OR 1, L_0x55a1f3a3d6f0, L_0x55a1f3a3d800, C4<0>, C4<0>;
v0x55a1f37b5320_0 .net *"_s0", 0 0, L_0x55a1f3a3cf80;  1 drivers
v0x55a1f37b3d20_0 .net *"_s10", 0 0, L_0x55a1f3a3d800;  1 drivers
v0x55a1f37b2720_0 .net *"_s4", 0 0, L_0x55a1f3a3d520;  1 drivers
v0x55a1f37b27e0_0 .net *"_s6", 0 0, L_0x55a1f3a3d630;  1 drivers
v0x55a1f37b1120_0 .net *"_s8", 0 0, L_0x55a1f3a3d6f0;  1 drivers
v0x55a1f37ae490_0 .net "a", 0 0, L_0x55a1f3a3d9c0;  1 drivers
v0x55a1f37ae550_0 .net "b", 0 0, L_0x55a1f3a3daf0;  1 drivers
v0x55a1f37a46a0_0 .net "ca", 0 0, L_0x55a1f3a3d8b0;  1 drivers
v0x55a1f37a4760_0 .net "cin", 0 0, L_0x55a1f3a3dc20;  1 drivers
v0x55a1f37acb50_0 .net "sum", 0 0, L_0x55a1f3a3c970;  1 drivers
S_0x55a1f30ca9a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30cd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3dd50 .functor XOR 1, L_0x55a1f3a3e1e0, L_0x55a1f3a3e310, C4<0>, C4<0>;
L_0x55a1f3a3ddc0 .functor XOR 1, L_0x55a1f3a3dd50, L_0x55a1f3a3e440, C4<0>, C4<0>;
L_0x55a1f3a3de30 .functor AND 1, L_0x55a1f3a3e1e0, L_0x55a1f3a3e310, C4<1>, C4<1>;
L_0x55a1f3a3dea0 .functor AND 1, L_0x55a1f3a3e1e0, L_0x55a1f3a3e440, C4<1>, C4<1>;
L_0x55a1f3a3df60 .functor OR 1, L_0x55a1f3a3de30, L_0x55a1f3a3dea0, C4<0>, C4<0>;
L_0x55a1f3a3e020 .functor AND 1, L_0x55a1f3a3e440, L_0x55a1f3a3e310, C4<1>, C4<1>;
L_0x55a1f3a3e0d0 .functor OR 1, L_0x55a1f3a3df60, L_0x55a1f3a3e020, C4<0>, C4<0>;
v0x55a1f37ab4a0_0 .net *"_s0", 0 0, L_0x55a1f3a3dd50;  1 drivers
v0x55a1f37a9ea0_0 .net *"_s10", 0 0, L_0x55a1f3a3e020;  1 drivers
v0x55a1f37a88a0_0 .net *"_s4", 0 0, L_0x55a1f3a3de30;  1 drivers
v0x55a1f37a8960_0 .net *"_s6", 0 0, L_0x55a1f3a3dea0;  1 drivers
v0x55a1f37a72a0_0 .net *"_s8", 0 0, L_0x55a1f3a3df60;  1 drivers
v0x55a1f37a5ca0_0 .net "a", 0 0, L_0x55a1f3a3e1e0;  1 drivers
v0x55a1f37a5d60_0 .net "b", 0 0, L_0x55a1f3a3e310;  1 drivers
v0x55a1f37a3010_0 .net "ca", 0 0, L_0x55a1f3a3e0d0;  1 drivers
v0x55a1f37a30d0_0 .net "cin", 0 0, L_0x55a1f3a3e440;  1 drivers
v0x55a1f37992d0_0 .net "sum", 0 0, L_0x55a1f3a3ddc0;  1 drivers
S_0x55a1f30ca5c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30cd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3e5b0 .functor XOR 1, L_0x55a1f3a3eb80, L_0x55a1f3a3ecb0, C4<0>, C4<0>;
L_0x55a1f3a3e620 .functor XOR 1, L_0x55a1f3a3e5b0, L_0x55a1f3a3ee30, C4<0>, C4<0>;
L_0x55a1f3a3e6e0 .functor AND 1, L_0x55a1f3a3eb80, L_0x55a1f3a3ecb0, C4<1>, C4<1>;
L_0x55a1f3a3e7f0 .functor AND 1, L_0x55a1f3a3eb80, L_0x55a1f3a3ee30, C4<1>, C4<1>;
L_0x55a1f3a3e8b0 .functor OR 1, L_0x55a1f3a3e6e0, L_0x55a1f3a3e7f0, C4<0>, C4<0>;
L_0x55a1f3a3e9c0 .functor AND 1, L_0x55a1f3a3ee30, L_0x55a1f3a3ecb0, C4<1>, C4<1>;
L_0x55a1f3a3ea70 .functor OR 1, L_0x55a1f3a3e8b0, L_0x55a1f3a3e9c0, C4<0>, C4<0>;
v0x55a1f37a1620_0 .net *"_s0", 0 0, L_0x55a1f3a3e5b0;  1 drivers
v0x55a1f37a16e0_0 .net *"_s10", 0 0, L_0x55a1f3a3e9c0;  1 drivers
v0x55a1f37a0020_0 .net *"_s4", 0 0, L_0x55a1f3a3e6e0;  1 drivers
v0x55a1f379ea20_0 .net *"_s6", 0 0, L_0x55a1f3a3e7f0;  1 drivers
v0x55a1f379d420_0 .net *"_s8", 0 0, L_0x55a1f3a3e8b0;  1 drivers
v0x55a1f379be20_0 .net "a", 0 0, L_0x55a1f3a3eb80;  1 drivers
v0x55a1f379bee0_0 .net "b", 0 0, L_0x55a1f3a3ecb0;  1 drivers
v0x55a1f379a820_0 .net "ca", 0 0, L_0x55a1f3a3ea70;  1 drivers
v0x55a1f379a8e0_0 .net "cin", 0 0, L_0x55a1f3a3ee30;  1 drivers
v0x55a1f3797c40_0 .net "sum", 0 0, L_0x55a1f3a3e620;  1 drivers
S_0x55a1f30c7610 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30cd8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3ef60 .functor XOR 1, L_0x55a1f3a3f400, L_0x55a1f3a3f620, C4<0>, C4<0>;
L_0x55a1f3a3efd0 .functor XOR 1, L_0x55a1f3a3ef60, L_0x55a1f3a3f7e0, C4<0>, C4<0>;
L_0x55a1f3a3f040 .functor AND 1, L_0x55a1f3a3f400, L_0x55a1f3a3f620, C4<1>, C4<1>;
L_0x55a1f3a3f0b0 .functor AND 1, L_0x55a1f3a3f400, L_0x55a1f3a3f7e0, C4<1>, C4<1>;
L_0x55a1f3a3f170 .functor OR 1, L_0x55a1f3a3f040, L_0x55a1f3a3f0b0, C4<0>, C4<0>;
L_0x55a1f3a3f280 .functor AND 1, L_0x55a1f3a3f7e0, L_0x55a1f3a3f620, C4<1>, C4<1>;
L_0x55a1f3a3f2f0 .functor OR 1, L_0x55a1f3a3f170, L_0x55a1f3a3f280, C4<0>, C4<0>;
v0x55a1f378dea0_0 .net *"_s0", 0 0, L_0x55a1f3a3ef60;  1 drivers
v0x55a1f37962a0_0 .net *"_s10", 0 0, L_0x55a1f3a3f280;  1 drivers
v0x55a1f3794ca0_0 .net *"_s4", 0 0, L_0x55a1f3a3f040;  1 drivers
v0x55a1f3794d60_0 .net *"_s6", 0 0, L_0x55a1f3a3f0b0;  1 drivers
v0x55a1f37936a0_0 .net *"_s8", 0 0, L_0x55a1f3a3f170;  1 drivers
v0x55a1f37920a0_0 .net "a", 0 0, L_0x55a1f3a3f400;  1 drivers
v0x55a1f3792160_0 .net "b", 0 0, L_0x55a1f3a3f620;  1 drivers
v0x55a1f3790aa0_0 .net "ca", 0 0, L_0x55a1f3a3f2f0;  1 drivers
v0x55a1f3790b60_0 .net "cin", 0 0, L_0x55a1f3a3f7e0;  1 drivers
v0x55a1f378f550_0 .net "sum", 0 0, L_0x55a1f3a3efd0;  1 drivers
S_0x55a1f30ce940 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30c7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f375ba80_0 .net "a", 3 0, L_0x55a1f3a425b0;  1 drivers
v0x55a1f372f580_0 .net "b", 3 0, L_0x55a1f3a426a0;  1 drivers
v0x55a1f37552e0_0 .net "ca", 3 0, L_0x55a1f3a42440;  1 drivers
v0x55a1f37553a0_0 .net "cin", 3 0, L_0x55a1f3a42790;  1 drivers
v0x55a1f3754ba0_0 .net "sum", 3 0, L_0x55a1f3a423a0;  1 drivers
L_0x55a1f3a40360 .part L_0x55a1f3a425b0, 0, 1;
L_0x55a1f3a40490 .part L_0x55a1f3a426a0, 0, 1;
L_0x55a1f3a405c0 .part L_0x55a1f3a42790, 0, 1;
L_0x55a1f3a40bd0 .part L_0x55a1f3a425b0, 1, 1;
L_0x55a1f3a40d00 .part L_0x55a1f3a426a0, 1, 1;
L_0x55a1f3a40e30 .part L_0x55a1f3a42790, 1, 1;
L_0x55a1f3a41570 .part L_0x55a1f3a425b0, 2, 1;
L_0x55a1f3a416a0 .part L_0x55a1f3a426a0, 2, 1;
L_0x55a1f3a41820 .part L_0x55a1f3a42790, 2, 1;
L_0x55a1f3a41df0 .part L_0x55a1f3a425b0, 3, 1;
L_0x55a1f3a41fb0 .part L_0x55a1f3a426a0, 3, 1;
L_0x55a1f3a42170 .part L_0x55a1f3a42790, 3, 1;
L_0x55a1f3a423a0 .concat8 [ 1 1 1 1], L_0x55a1f3a3fe00, L_0x55a1f3a40760, L_0x55a1f3a41010, L_0x55a1f3a419c0;
L_0x55a1f3a42440 .concat8 [ 1 1 1 1], L_0x55a1f3a40250, L_0x55a1f3a40ac0, L_0x55a1f3a41460, L_0x55a1f3a41ce0;
S_0x55a1f30cfd70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30ce940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a3f9a0 .functor XOR 1, L_0x55a1f3a40360, L_0x55a1f3a40490, C4<0>, C4<0>;
L_0x55a1f3a3fe00 .functor XOR 1, L_0x55a1f3a3f9a0, L_0x55a1f3a405c0, C4<0>, C4<0>;
L_0x55a1f3a3fec0 .functor AND 1, L_0x55a1f3a40360, L_0x55a1f3a40490, C4<1>, C4<1>;
L_0x55a1f3a3ffd0 .functor AND 1, L_0x55a1f3a40360, L_0x55a1f3a405c0, C4<1>, C4<1>;
L_0x55a1f3a40090 .functor OR 1, L_0x55a1f3a3fec0, L_0x55a1f3a3ffd0, C4<0>, C4<0>;
L_0x55a1f3a401a0 .functor AND 1, L_0x55a1f3a405c0, L_0x55a1f3a40490, C4<1>, C4<1>;
L_0x55a1f3a40250 .functor OR 1, L_0x55a1f3a40090, L_0x55a1f3a401a0, C4<0>, C4<0>;
v0x55a1f3722a30_0 .net *"_s0", 0 0, L_0x55a1f3a3f9a0;  1 drivers
v0x55a1f37223d0_0 .net *"_s10", 0 0, L_0x55a1f3a401a0;  1 drivers
v0x55a1f3755dd0_0 .net *"_s4", 0 0, L_0x55a1f3a3fec0;  1 drivers
v0x55a1f3755e90_0 .net *"_s6", 0 0, L_0x55a1f3a3ffd0;  1 drivers
v0x55a1f3755740_0 .net *"_s8", 0 0, L_0x55a1f3a40090;  1 drivers
v0x55a1f3788950_0 .net "a", 0 0, L_0x55a1f3a40360;  1 drivers
v0x55a1f3788a10_0 .net "b", 0 0, L_0x55a1f3a40490;  1 drivers
v0x55a1f37627c0_0 .net "ca", 0 0, L_0x55a1f3a40250;  1 drivers
v0x55a1f3762880_0 .net "cin", 0 0, L_0x55a1f3a405c0;  1 drivers
v0x55a1f37885d0_0 .net "sum", 0 0, L_0x55a1f3a3fe00;  1 drivers
S_0x55a1f30cb9f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30ce940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a406f0 .functor XOR 1, L_0x55a1f3a40bd0, L_0x55a1f3a40d00, C4<0>, C4<0>;
L_0x55a1f3a40760 .functor XOR 1, L_0x55a1f3a406f0, L_0x55a1f3a40e30, C4<0>, C4<0>;
L_0x55a1f3a407d0 .functor AND 1, L_0x55a1f3a40bd0, L_0x55a1f3a40d00, C4<1>, C4<1>;
L_0x55a1f3a40840 .functor AND 1, L_0x55a1f3a40bd0, L_0x55a1f3a40e30, C4<1>, C4<1>;
L_0x55a1f3a40900 .functor OR 1, L_0x55a1f3a407d0, L_0x55a1f3a40840, C4<0>, C4<0>;
L_0x55a1f3a40a10 .functor AND 1, L_0x55a1f3a40e30, L_0x55a1f3a40d00, C4<1>, C4<1>;
L_0x55a1f3a40ac0 .functor OR 1, L_0x55a1f3a40900, L_0x55a1f3a40a10, C4<0>, C4<0>;
v0x55a1f3787de0_0 .net *"_s0", 0 0, L_0x55a1f3a406f0;  1 drivers
v0x55a1f3762130_0 .net *"_s10", 0 0, L_0x55a1f3a40a10;  1 drivers
v0x55a1f377ba90_0 .net *"_s4", 0 0, L_0x55a1f3a407d0;  1 drivers
v0x55a1f377bb50_0 .net *"_s6", 0 0, L_0x55a1f3a40840;  1 drivers
v0x55a1f377b490_0 .net *"_s8", 0 0, L_0x55a1f3a40900;  1 drivers
v0x55a1f376f140_0 .net "a", 0 0, L_0x55a1f3a40bd0;  1 drivers
v0x55a1f376f200_0 .net "b", 0 0, L_0x55a1f3a40d00;  1 drivers
v0x55a1f376eb40_0 .net "ca", 0 0, L_0x55a1f3a40ac0;  1 drivers
v0x55a1f376ec00_0 .net "cin", 0 0, L_0x55a1f3a40e30;  1 drivers
v0x55a1f3761f90_0 .net "sum", 0 0, L_0x55a1f3a40760;  1 drivers
S_0x55a1f30cce20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30ce940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a40fa0 .functor XOR 1, L_0x55a1f3a41570, L_0x55a1f3a416a0, C4<0>, C4<0>;
L_0x55a1f3a41010 .functor XOR 1, L_0x55a1f3a40fa0, L_0x55a1f3a41820, C4<0>, C4<0>;
L_0x55a1f3a410d0 .functor AND 1, L_0x55a1f3a41570, L_0x55a1f3a416a0, C4<1>, C4<1>;
L_0x55a1f3a411e0 .functor AND 1, L_0x55a1f3a41570, L_0x55a1f3a41820, C4<1>, C4<1>;
L_0x55a1f3a412a0 .functor OR 1, L_0x55a1f3a410d0, L_0x55a1f3a411e0, C4<0>, C4<0>;
L_0x55a1f3a413b0 .functor AND 1, L_0x55a1f3a41820, L_0x55a1f3a416a0, C4<1>, C4<1>;
L_0x55a1f3a41460 .functor OR 1, L_0x55a1f3a412a0, L_0x55a1f3a413b0, C4<0>, C4<0>;
v0x55a1f377e7e0_0 .net *"_s0", 0 0, L_0x55a1f3a40fa0;  1 drivers
v0x55a1f377e8a0_0 .net *"_s10", 0 0, L_0x55a1f3a413b0;  1 drivers
v0x55a1f3787740_0 .net *"_s4", 0 0, L_0x55a1f3a410d0;  1 drivers
v0x55a1f37846b0_0 .net *"_s6", 0 0, L_0x55a1f3a411e0;  1 drivers
v0x55a1f3781760_0 .net *"_s8", 0 0, L_0x55a1f3a412a0;  1 drivers
v0x55a1f3771e90_0 .net "a", 0 0, L_0x55a1f3a41570;  1 drivers
v0x55a1f3771f50_0 .net "b", 0 0, L_0x55a1f3a416a0;  1 drivers
v0x55a1f377adf0_0 .net "ca", 0 0, L_0x55a1f3a41460;  1 drivers
v0x55a1f377aeb0_0 .net "cin", 0 0, L_0x55a1f3a41820;  1 drivers
v0x55a1f3777e10_0 .net "sum", 0 0, L_0x55a1f3a41010;  1 drivers
S_0x55a1f30c8aa0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30ce940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a41950 .functor XOR 1, L_0x55a1f3a41df0, L_0x55a1f3a41fb0, C4<0>, C4<0>;
L_0x55a1f3a419c0 .functor XOR 1, L_0x55a1f3a41950, L_0x55a1f3a42170, C4<0>, C4<0>;
L_0x55a1f3a41a30 .functor AND 1, L_0x55a1f3a41df0, L_0x55a1f3a41fb0, C4<1>, C4<1>;
L_0x55a1f3a41aa0 .functor AND 1, L_0x55a1f3a41df0, L_0x55a1f3a42170, C4<1>, C4<1>;
L_0x55a1f3a41b60 .functor OR 1, L_0x55a1f3a41a30, L_0x55a1f3a41aa0, C4<0>, C4<0>;
L_0x55a1f3a41c70 .functor AND 1, L_0x55a1f3a42170, L_0x55a1f3a41fb0, C4<1>, C4<1>;
L_0x55a1f3a41ce0 .functor OR 1, L_0x55a1f3a41b60, L_0x55a1f3a41c70, C4<0>, C4<0>;
v0x55a1f3774e10_0 .net *"_s0", 0 0, L_0x55a1f3a41950;  1 drivers
v0x55a1f3765540_0 .net *"_s10", 0 0, L_0x55a1f3a41c70;  1 drivers
v0x55a1f376e4a0_0 .net *"_s4", 0 0, L_0x55a1f3a41a30;  1 drivers
v0x55a1f376e560_0 .net *"_s6", 0 0, L_0x55a1f3a41aa0;  1 drivers
v0x55a1f376b410_0 .net *"_s8", 0 0, L_0x55a1f3a41b60;  1 drivers
v0x55a1f37684c0_0 .net "a", 0 0, L_0x55a1f3a41df0;  1 drivers
v0x55a1f3768580_0 .net "b", 0 0, L_0x55a1f3a41fb0;  1 drivers
v0x55a1f3758b00_0 .net "ca", 0 0, L_0x55a1f3a41ce0;  1 drivers
v0x55a1f3758bc0_0 .net "cin", 0 0, L_0x55a1f3a42170;  1 drivers
v0x55a1f375ea80_0 .net "sum", 0 0, L_0x55a1f3a419c0;  1 drivers
S_0x55a1f30c9ed0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30c7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36faeb0_0 .net "a", 3 0, L_0x55a1f3a45070;  1 drivers
v0x55a1f3714810_0 .net "b", 3 0, L_0x55a1f3a45110;  1 drivers
v0x55a1f3714210_0 .net "ca", 3 0, L_0x55a1f3a44f00;  1 drivers
v0x55a1f37142d0_0 .net "cin", 3 0, L_0x55a1f3a45200;  1 drivers
v0x55a1f3707ec0_0 .net "sum", 3 0, L_0x55a1f3a44e60;  1 drivers
L_0x55a1f3a42e20 .part L_0x55a1f3a45070, 0, 1;
L_0x55a1f3a42f50 .part L_0x55a1f3a45110, 0, 1;
L_0x55a1f3a43080 .part L_0x55a1f3a45200, 0, 1;
L_0x55a1f3a43690 .part L_0x55a1f3a45070, 1, 1;
L_0x55a1f3a437c0 .part L_0x55a1f3a45110, 1, 1;
L_0x55a1f3a438f0 .part L_0x55a1f3a45200, 1, 1;
L_0x55a1f3a44030 .part L_0x55a1f3a45070, 2, 1;
L_0x55a1f3a44160 .part L_0x55a1f3a45110, 2, 1;
L_0x55a1f3a442e0 .part L_0x55a1f3a45200, 2, 1;
L_0x55a1f3a448b0 .part L_0x55a1f3a45070, 3, 1;
L_0x55a1f3a44a70 .part L_0x55a1f3a45110, 3, 1;
L_0x55a1f3a44c30 .part L_0x55a1f3a45200, 3, 1;
L_0x55a1f3a44e60 .concat8 [ 1 1 1 1], L_0x55a1f3a428c0, L_0x55a1f3a43220, L_0x55a1f3a43ad0, L_0x55a1f3a44480;
L_0x55a1f3a44f00 .concat8 [ 1 1 1 1], L_0x55a1f3a42d10, L_0x55a1f3a43580, L_0x55a1f3a43f20, L_0x55a1f3a447a0;
S_0x55a1f30c5b90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30c9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a42330 .functor XOR 1, L_0x55a1f3a42e20, L_0x55a1f3a42f50, C4<0>, C4<0>;
L_0x55a1f3a428c0 .functor XOR 1, L_0x55a1f3a42330, L_0x55a1f3a43080, C4<0>, C4<0>;
L_0x55a1f3a42980 .functor AND 1, L_0x55a1f3a42e20, L_0x55a1f3a42f50, C4<1>, C4<1>;
L_0x55a1f3a42a90 .functor AND 1, L_0x55a1f3a42e20, L_0x55a1f3a43080, C4<1>, C4<1>;
L_0x55a1f3a42b50 .functor OR 1, L_0x55a1f3a42980, L_0x55a1f3a42a90, C4<0>, C4<0>;
L_0x55a1f3a42c60 .functor AND 1, L_0x55a1f3a43080, L_0x55a1f3a42f50, C4<1>, C4<1>;
L_0x55a1f3a42d10 .functor OR 1, L_0x55a1f3a42b50, L_0x55a1f3a42c60, C4<0>, C4<0>;
v0x55a1f372eef0_0 .net *"_s0", 0 0, L_0x55a1f3a42330;  1 drivers
v0x55a1f372efb0_0 .net *"_s10", 0 0, L_0x55a1f3a42c60;  1 drivers
v0x55a1f3748850_0 .net *"_s4", 0 0, L_0x55a1f3a42980;  1 drivers
v0x55a1f3748250_0 .net *"_s6", 0 0, L_0x55a1f3a42a90;  1 drivers
v0x55a1f373bf00_0 .net *"_s8", 0 0, L_0x55a1f3a42b50;  1 drivers
v0x55a1f373b900_0 .net "a", 0 0, L_0x55a1f3a42e20;  1 drivers
v0x55a1f373b9c0_0 .net "b", 0 0, L_0x55a1f3a42f50;  1 drivers
v0x55a1f372eca0_0 .net "ca", 0 0, L_0x55a1f3a42d10;  1 drivers
v0x55a1f372ed60_0 .net "cin", 0 0, L_0x55a1f3a43080;  1 drivers
v0x55a1f374b650_0 .net "sum", 0 0, L_0x55a1f3a428c0;  1 drivers
S_0x55a1f30c6f20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30c9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a431b0 .functor XOR 1, L_0x55a1f3a43690, L_0x55a1f3a437c0, C4<0>, C4<0>;
L_0x55a1f3a43220 .functor XOR 1, L_0x55a1f3a431b0, L_0x55a1f3a438f0, C4<0>, C4<0>;
L_0x55a1f3a43290 .functor AND 1, L_0x55a1f3a43690, L_0x55a1f3a437c0, C4<1>, C4<1>;
L_0x55a1f3a43300 .functor AND 1, L_0x55a1f3a43690, L_0x55a1f3a438f0, C4<1>, C4<1>;
L_0x55a1f3a433c0 .functor OR 1, L_0x55a1f3a43290, L_0x55a1f3a43300, C4<0>, C4<0>;
L_0x55a1f3a434d0 .functor AND 1, L_0x55a1f3a438f0, L_0x55a1f3a437c0, C4<1>, C4<1>;
L_0x55a1f3a43580 .functor OR 1, L_0x55a1f3a433c0, L_0x55a1f3a434d0, C4<0>, C4<0>;
v0x55a1f3754500_0 .net *"_s0", 0 0, L_0x55a1f3a431b0;  1 drivers
v0x55a1f3751470_0 .net *"_s10", 0 0, L_0x55a1f3a434d0;  1 drivers
v0x55a1f374e520_0 .net *"_s4", 0 0, L_0x55a1f3a43290;  1 drivers
v0x55a1f374e5e0_0 .net *"_s6", 0 0, L_0x55a1f3a43300;  1 drivers
v0x55a1f373ec50_0 .net *"_s8", 0 0, L_0x55a1f3a433c0;  1 drivers
v0x55a1f3747bb0_0 .net "a", 0 0, L_0x55a1f3a43690;  1 drivers
v0x55a1f3747c70_0 .net "b", 0 0, L_0x55a1f3a437c0;  1 drivers
v0x55a1f3744b20_0 .net "ca", 0 0, L_0x55a1f3a43580;  1 drivers
v0x55a1f3744be0_0 .net "cin", 0 0, L_0x55a1f3a438f0;  1 drivers
v0x55a1f3741c80_0 .net "sum", 0 0, L_0x55a1f3a43220;  1 drivers
S_0x55a1f30bb460 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30c9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a43a60 .functor XOR 1, L_0x55a1f3a44030, L_0x55a1f3a44160, C4<0>, C4<0>;
L_0x55a1f3a43ad0 .functor XOR 1, L_0x55a1f3a43a60, L_0x55a1f3a442e0, C4<0>, C4<0>;
L_0x55a1f3a43b90 .functor AND 1, L_0x55a1f3a44030, L_0x55a1f3a44160, C4<1>, C4<1>;
L_0x55a1f3a43ca0 .functor AND 1, L_0x55a1f3a44030, L_0x55a1f3a442e0, C4<1>, C4<1>;
L_0x55a1f3a43d60 .functor OR 1, L_0x55a1f3a43b90, L_0x55a1f3a43ca0, C4<0>, C4<0>;
L_0x55a1f3a43e70 .functor AND 1, L_0x55a1f3a442e0, L_0x55a1f3a44160, C4<1>, C4<1>;
L_0x55a1f3a43f20 .functor OR 1, L_0x55a1f3a43d60, L_0x55a1f3a43e70, C4<0>, C4<0>;
v0x55a1f3732300_0 .net *"_s0", 0 0, L_0x55a1f3a43a60;  1 drivers
v0x55a1f37323c0_0 .net *"_s10", 0 0, L_0x55a1f3a43e70;  1 drivers
v0x55a1f373b260_0 .net *"_s4", 0 0, L_0x55a1f3a43b90;  1 drivers
v0x55a1f37381d0_0 .net *"_s6", 0 0, L_0x55a1f3a43ca0;  1 drivers
v0x55a1f3735280_0 .net *"_s8", 0 0, L_0x55a1f3a43d60;  1 drivers
v0x55a1f37258c0_0 .net "a", 0 0, L_0x55a1f3a44030;  1 drivers
v0x55a1f3725980_0 .net "b", 0 0, L_0x55a1f3a44160;  1 drivers
v0x55a1f372b790_0 .net "ca", 0 0, L_0x55a1f3a43f20;  1 drivers
v0x55a1f372b850_0 .net "cin", 0 0, L_0x55a1f3a442e0;  1 drivers
v0x55a1f37288f0_0 .net "sum", 0 0, L_0x55a1f3a43ad0;  1 drivers
S_0x55a1f30c3ef0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30c9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a44410 .functor XOR 1, L_0x55a1f3a448b0, L_0x55a1f3a44a70, C4<0>, C4<0>;
L_0x55a1f3a44480 .functor XOR 1, L_0x55a1f3a44410, L_0x55a1f3a44c30, C4<0>, C4<0>;
L_0x55a1f3a444f0 .functor AND 1, L_0x55a1f3a448b0, L_0x55a1f3a44a70, C4<1>, C4<1>;
L_0x55a1f3a44560 .functor AND 1, L_0x55a1f3a448b0, L_0x55a1f3a44c30, C4<1>, C4<1>;
L_0x55a1f3a44620 .functor OR 1, L_0x55a1f3a444f0, L_0x55a1f3a44560, C4<0>, C4<0>;
L_0x55a1f3a44730 .functor AND 1, L_0x55a1f3a44c30, L_0x55a1f3a44a70, C4<1>, C4<1>;
L_0x55a1f3a447a0 .functor OR 1, L_0x55a1f3a44620, L_0x55a1f3a44730, C4<0>, C4<0>;
v0x55a1f36eeb50_0 .net *"_s0", 0 0, L_0x55a1f3a44410;  1 drivers
v0x55a1f36ee4c0_0 .net *"_s10", 0 0, L_0x55a1f3a44730;  1 drivers
v0x55a1f3721dd0_0 .net *"_s4", 0 0, L_0x55a1f3a444f0;  1 drivers
v0x55a1f3721e90_0 .net *"_s6", 0 0, L_0x55a1f3a44560;  1 drivers
v0x55a1f37216d0_0 .net *"_s8", 0 0, L_0x55a1f3a44620;  1 drivers
v0x55a1f36fb540_0 .net "a", 0 0, L_0x55a1f3a448b0;  1 drivers
v0x55a1f36fb600_0 .net "b", 0 0, L_0x55a1f3a44a70;  1 drivers
v0x55a1f37212a0_0 .net "ca", 0 0, L_0x55a1f3a447a0;  1 drivers
v0x55a1f3721360_0 .net "cin", 0 0, L_0x55a1f3a44c30;  1 drivers
v0x55a1f3720c10_0 .net "sum", 0 0, L_0x55a1f3a44480;  1 drivers
S_0x55a1f30c3b10 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30c7990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36ea1f0_0 .net "a", 3 0, L_0x55a1f3a47a10;  1 drivers
v0x55a1f36e72a0_0 .net "b", 3 0, L_0x55a1f3a47b40;  1 drivers
v0x55a1f36d79d0_0 .net "ca", 3 0, L_0x55a1f3a478a0;  1 drivers
v0x55a1f36d7a90_0 .net "cin", 3 0, L_0x55a1f3a47c70;  1 drivers
v0x55a1f36e0930_0 .net "sum", 3 0, L_0x55a1f3a47800;  1 drivers
L_0x55a1f3a457c0 .part L_0x55a1f3a47a10, 0, 1;
L_0x55a1f3a458f0 .part L_0x55a1f3a47b40, 0, 1;
L_0x55a1f3a45a20 .part L_0x55a1f3a47c70, 0, 1;
L_0x55a1f3a46030 .part L_0x55a1f3a47a10, 1, 1;
L_0x55a1f3a46160 .part L_0x55a1f3a47b40, 1, 1;
L_0x55a1f3a46290 .part L_0x55a1f3a47c70, 1, 1;
L_0x55a1f3a469d0 .part L_0x55a1f3a47a10, 2, 1;
L_0x55a1f3a46b00 .part L_0x55a1f3a47b40, 2, 1;
L_0x55a1f3a46c80 .part L_0x55a1f3a47c70, 2, 1;
L_0x55a1f3a47250 .part L_0x55a1f3a47a10, 3, 1;
L_0x55a1f3a47410 .part L_0x55a1f3a47b40, 3, 1;
L_0x55a1f3a475d0 .part L_0x55a1f3a47c70, 3, 1;
L_0x55a1f3a47800 .concat8 [ 1 1 1 1], L_0x55a1f3a452a0, L_0x55a1f3a45bc0, L_0x55a1f3a46470, L_0x55a1f3a46e20;
L_0x55a1f3a478a0 .concat8 [ 1 1 1 1], L_0x55a1f3a456b0, L_0x55a1f3a45f20, L_0x55a1f3a468c0, L_0x55a1f3a47140;
S_0x55a1f30bb040 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30c3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a44df0 .functor XOR 1, L_0x55a1f3a457c0, L_0x55a1f3a458f0, C4<0>, C4<0>;
L_0x55a1f3a452a0 .functor XOR 1, L_0x55a1f3a44df0, L_0x55a1f3a45a20, C4<0>, C4<0>;
L_0x55a1f3a45360 .functor AND 1, L_0x55a1f3a457c0, L_0x55a1f3a458f0, C4<1>, C4<1>;
L_0x55a1f3a45470 .functor AND 1, L_0x55a1f3a457c0, L_0x55a1f3a45a20, C4<1>, C4<1>;
L_0x55a1f3a45530 .functor OR 1, L_0x55a1f3a45360, L_0x55a1f3a45470, C4<0>, C4<0>;
L_0x55a1f3a45640 .functor AND 1, L_0x55a1f3a45a20, L_0x55a1f3a458f0, C4<1>, C4<1>;
L_0x55a1f3a456b0 .functor OR 1, L_0x55a1f3a45530, L_0x55a1f3a45640, C4<0>, C4<0>;
v0x55a1f37078c0_0 .net *"_s0", 0 0, L_0x55a1f3a44df0;  1 drivers
v0x55a1f36fac60_0 .net *"_s10", 0 0, L_0x55a1f3a45640;  1 drivers
v0x55a1f3717560_0 .net *"_s4", 0 0, L_0x55a1f3a45360;  1 drivers
v0x55a1f3717620_0 .net *"_s6", 0 0, L_0x55a1f3a45470;  1 drivers
v0x55a1f37204c0_0 .net *"_s8", 0 0, L_0x55a1f3a45530;  1 drivers
v0x55a1f371d430_0 .net "a", 0 0, L_0x55a1f3a457c0;  1 drivers
v0x55a1f371d4f0_0 .net "b", 0 0, L_0x55a1f3a458f0;  1 drivers
v0x55a1f371a4e0_0 .net "ca", 0 0, L_0x55a1f3a456b0;  1 drivers
v0x55a1f371a5a0_0 .net "cin", 0 0, L_0x55a1f3a45a20;  1 drivers
v0x55a1f370acc0_0 .net "sum", 0 0, L_0x55a1f3a452a0;  1 drivers
S_0x55a1f30c0fa0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30c3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a45b50 .functor XOR 1, L_0x55a1f3a46030, L_0x55a1f3a46160, C4<0>, C4<0>;
L_0x55a1f3a45bc0 .functor XOR 1, L_0x55a1f3a45b50, L_0x55a1f3a46290, C4<0>, C4<0>;
L_0x55a1f3a45c30 .functor AND 1, L_0x55a1f3a46030, L_0x55a1f3a46160, C4<1>, C4<1>;
L_0x55a1f3a45ca0 .functor AND 1, L_0x55a1f3a46030, L_0x55a1f3a46290, C4<1>, C4<1>;
L_0x55a1f3a45d60 .functor OR 1, L_0x55a1f3a45c30, L_0x55a1f3a45ca0, C4<0>, C4<0>;
L_0x55a1f3a45e70 .functor AND 1, L_0x55a1f3a46290, L_0x55a1f3a46160, C4<1>, C4<1>;
L_0x55a1f3a45f20 .functor OR 1, L_0x55a1f3a45d60, L_0x55a1f3a45e70, C4<0>, C4<0>;
v0x55a1f3713b70_0 .net *"_s0", 0 0, L_0x55a1f3a45b50;  1 drivers
v0x55a1f3710ae0_0 .net *"_s10", 0 0, L_0x55a1f3a45e70;  1 drivers
v0x55a1f370db90_0 .net *"_s4", 0 0, L_0x55a1f3a45c30;  1 drivers
v0x55a1f370dc50_0 .net *"_s6", 0 0, L_0x55a1f3a45ca0;  1 drivers
v0x55a1f36fe2c0_0 .net *"_s8", 0 0, L_0x55a1f3a45d60;  1 drivers
v0x55a1f3707220_0 .net "a", 0 0, L_0x55a1f3a46030;  1 drivers
v0x55a1f37072e0_0 .net "b", 0 0, L_0x55a1f3a46160;  1 drivers
v0x55a1f3704190_0 .net "ca", 0 0, L_0x55a1f3a45f20;  1 drivers
v0x55a1f3704250_0 .net "cin", 0 0, L_0x55a1f3a46290;  1 drivers
v0x55a1f37012f0_0 .net "sum", 0 0, L_0x55a1f3a45bc0;  1 drivers
S_0x55a1f30c0bc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30c3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a46400 .functor XOR 1, L_0x55a1f3a469d0, L_0x55a1f3a46b00, C4<0>, C4<0>;
L_0x55a1f3a46470 .functor XOR 1, L_0x55a1f3a46400, L_0x55a1f3a46c80, C4<0>, C4<0>;
L_0x55a1f3a46530 .functor AND 1, L_0x55a1f3a469d0, L_0x55a1f3a46b00, C4<1>, C4<1>;
L_0x55a1f3a46640 .functor AND 1, L_0x55a1f3a469d0, L_0x55a1f3a46c80, C4<1>, C4<1>;
L_0x55a1f3a46700 .functor OR 1, L_0x55a1f3a46530, L_0x55a1f3a46640, C4<0>, C4<0>;
L_0x55a1f3a46810 .functor AND 1, L_0x55a1f3a46c80, L_0x55a1f3a46b00, C4<1>, C4<1>;
L_0x55a1f3a468c0 .functor OR 1, L_0x55a1f3a46700, L_0x55a1f3a46810, C4<0>, C4<0>;
v0x55a1f36f1880_0 .net *"_s0", 0 0, L_0x55a1f3a46400;  1 drivers
v0x55a1f36f1940_0 .net *"_s10", 0 0, L_0x55a1f3a46810;  1 drivers
v0x55a1f36f7750_0 .net *"_s4", 0 0, L_0x55a1f3a46530;  1 drivers
v0x55a1f36f4800_0 .net *"_s6", 0 0, L_0x55a1f3a46640;  1 drivers
v0x55a1f36c8300_0 .net *"_s8", 0 0, L_0x55a1f3a46700;  1 drivers
v0x55a1f36ee060_0 .net "a", 0 0, L_0x55a1f3a469d0;  1 drivers
v0x55a1f36ee120_0 .net "b", 0 0, L_0x55a1f3a46b00;  1 drivers
v0x55a1f36ed920_0 .net "ca", 0 0, L_0x55a1f3a468c0;  1 drivers
v0x55a1f36ed9e0_0 .net "cin", 0 0, L_0x55a1f3a46c80;  1 drivers
v0x55a1f36c7d20_0 .net "sum", 0 0, L_0x55a1f3a46470;  1 drivers
S_0x55a1f30be050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30c3b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a46db0 .functor XOR 1, L_0x55a1f3a47250, L_0x55a1f3a47410, C4<0>, C4<0>;
L_0x55a1f3a46e20 .functor XOR 1, L_0x55a1f3a46db0, L_0x55a1f3a475d0, C4<0>, C4<0>;
L_0x55a1f3a46e90 .functor AND 1, L_0x55a1f3a47250, L_0x55a1f3a47410, C4<1>, C4<1>;
L_0x55a1f3a46f00 .functor AND 1, L_0x55a1f3a47250, L_0x55a1f3a475d0, C4<1>, C4<1>;
L_0x55a1f3a46fc0 .functor OR 1, L_0x55a1f3a46e90, L_0x55a1f3a46f00, C4<0>, C4<0>;
L_0x55a1f3a470d0 .functor AND 1, L_0x55a1f3a475d0, L_0x55a1f3a47410, C4<1>, C4<1>;
L_0x55a1f3a47140 .functor OR 1, L_0x55a1f3a46fc0, L_0x55a1f3a470d0, C4<0>, C4<0>;
v0x55a1f36e15d0_0 .net *"_s0", 0 0, L_0x55a1f3a46db0;  1 drivers
v0x55a1f36e0fd0_0 .net *"_s10", 0 0, L_0x55a1f3a470d0;  1 drivers
v0x55a1f36d4c80_0 .net *"_s4", 0 0, L_0x55a1f3a46e90;  1 drivers
v0x55a1f36d4d40_0 .net *"_s6", 0 0, L_0x55a1f3a46f00;  1 drivers
v0x55a1f36d4680_0 .net *"_s8", 0 0, L_0x55a1f3a46fc0;  1 drivers
v0x55a1f36c7a20_0 .net "a", 0 0, L_0x55a1f3a47250;  1 drivers
v0x55a1f36c7ae0_0 .net "b", 0 0, L_0x55a1f3a47410;  1 drivers
v0x55a1f36e4320_0 .net "ca", 0 0, L_0x55a1f3a47140;  1 drivers
v0x55a1f36e43e0_0 .net "cin", 0 0, L_0x55a1f3a475d0;  1 drivers
v0x55a1f36ed330_0 .net "sum", 0 0, L_0x55a1f3a46e20;  1 drivers
S_0x55a1f30bdc70 .scope module, "a_10" "three_fam" 10 81, 17 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55a1f37625c0_0 .net "c", 259 0, L_0x55a1f3d988c0;  1 drivers
v0x55a1f377b890_0 .net "ca", 194 0, L_0x55a1f3d98780;  alias, 1 drivers
v0x55a1f376ef40_0 .net "s", 324 0, v0x55a1f3903340_0;  alias, 1 drivers
v0x55a1f372f380_0 .net "sum", 194 0, L_0x55a1f3d985e0;  alias, 1 drivers
L_0x55a1f3d3ef10 .part v0x55a1f3903340_0, 0, 65;
L_0x55a1f3d3efb0 .part v0x55a1f3903340_0, 65, 65;
L_0x55a1f3d3f0e0 .part L_0x55a1f3d988c0, 0, 65;
L_0x55a1f3d6b920 .part L_0x55a1f3d988c0, 65, 65;
L_0x55a1f3d6ba10 .part v0x55a1f3903340_0, 130, 65;
L_0x55a1f3d6bab0 .part L_0x55a1f3d988c0, 130, 65;
L_0x55a1f3d98320 .part v0x55a1f3903340_0, 195, 65;
L_0x55a1f3d983c0 .part v0x55a1f3903340_0, 260, 65;
L_0x55a1f3d984b0 .part L_0x55a1f3d988c0, 195, 65;
L_0x55a1f3d985e0 .concat8 [ 65 65 65 0], L_0x55a1f3d3eba0, L_0x55a1f3d6b5b0, L_0x55a1f3d97fb0;
L_0x55a1f3d98780 .concat8 [ 65 65 65 0], L_0x55a1f3d3ed30, L_0x55a1f3d6b740, L_0x55a1f3d98140;
S_0x55a1f30bacc0 .scope module, "a_0" "sixtyBitAdder" 17 10, 12 3 0, S_0x55a1f30bdc70;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f328c960_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1de0;  1 drivers
L_0x7fcc609e1e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f327fd00_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1e28;  1 drivers
v0x55a1f329c600_0 .net "a", 64 0, L_0x55a1f3d3ef10;  1 drivers
v0x55a1f329c6c0_0 .net "b", 64 0, L_0x55a1f3d3efb0;  1 drivers
v0x55a1f32a5560_0 .net "ca", 64 0, L_0x55a1f3d3ed30;  1 drivers
v0x55a1f32a24d0_0 .net "cin", 64 0, L_0x55a1f3d3f0e0;  1 drivers
v0x55a1f329f580_0 .net "sum", 64 0, L_0x55a1f3d3eba0;  1 drivers
L_0x55a1f3d28710 .part L_0x55a1f3d3ef10, 0, 32;
L_0x55a1f3d287b0 .part L_0x55a1f3d3efb0, 0, 32;
L_0x55a1f3d28850 .part L_0x55a1f3d3f0e0, 0, 32;
L_0x55a1f3d3e8d0 .part L_0x55a1f3d3ef10, 32, 32;
L_0x55a1f3d3e9c0 .part L_0x55a1f3d3efb0, 32, 32;
L_0x55a1f3d3eab0 .part L_0x55a1f3d3f0e0, 32, 32;
L_0x55a1f3d3eba0 .concat8 [ 32 32 1 0], L_0x55a1f3d28440, L_0x55a1f3d3e600, L_0x7fcc609e1e28;
L_0x55a1f3d3ed30 .concat8 [ 1 32 32 0], L_0x7fcc609e1de0, L_0x55a1f3d28580, L_0x55a1f3d3e740;
S_0x55a1f30c1ff0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f30bacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f34c4050_0 .net "a", 31 0, L_0x55a1f3d28710;  1 drivers
v0x55a1f34b4690_0 .net "b", 31 0, L_0x55a1f3d287b0;  1 drivers
v0x55a1f34ba560_0 .net "ca", 31 0, L_0x55a1f3d28580;  1 drivers
v0x55a1f34ba620_0 .net "cin", 31 0, L_0x55a1f3d28850;  1 drivers
v0x55a1f34b7610_0 .net "sum", 31 0, L_0x55a1f3d28440;  1 drivers
L_0x55a1f3d1d320 .part L_0x55a1f3d28710, 0, 16;
L_0x55a1f3d1d3c0 .part L_0x55a1f3d287b0, 0, 16;
L_0x55a1f3d1d460 .part L_0x55a1f3d28850, 0, 16;
L_0x55a1f3d28130 .part L_0x55a1f3d28710, 16, 16;
L_0x55a1f3d28220 .part L_0x55a1f3d287b0, 16, 16;
L_0x55a1f3d28310 .part L_0x55a1f3d28850, 16, 16;
L_0x55a1f3d28440 .concat8 [ 16 16 0 0], L_0x55a1f3d1d020, L_0x55a1f3d27e30;
L_0x55a1f3d28580 .concat8 [ 16 16 0 0], L_0x55a1f3d1d0c0, L_0x55a1f3d27ed0;
S_0x55a1f30c3420 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f30c1ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f35c5020_0 .net "a", 15 0, L_0x55a1f3d1d320;  1 drivers
v0x55a1f35cdf80_0 .net "b", 15 0, L_0x55a1f3d1d3c0;  1 drivers
v0x55a1f35caef0_0 .net "ca", 15 0, L_0x55a1f3d1d0c0;  1 drivers
v0x55a1f35cafb0_0 .net "cin", 15 0, L_0x55a1f3d1d460;  1 drivers
v0x55a1f35c7fa0_0 .net "sum", 15 0, L_0x55a1f3d1d020;  1 drivers
L_0x55a1f3d14e30 .part L_0x55a1f3d1d320, 0, 4;
L_0x55a1f3d14ed0 .part L_0x55a1f3d1d3c0, 0, 4;
L_0x55a1f3d14f70 .part L_0x55a1f3d1d460, 0, 4;
L_0x55a1f3d177c0 .part L_0x55a1f3d1d320, 4, 4;
L_0x55a1f3d178b0 .part L_0x55a1f3d1d3c0, 4, 4;
L_0x55a1f3d179a0 .part L_0x55a1f3d1d460, 4, 4;
L_0x55a1f3d1a280 .part L_0x55a1f3d1d320, 8, 4;
L_0x55a1f3d1a320 .part L_0x55a1f3d1d3c0, 8, 4;
L_0x55a1f3d1a410 .part L_0x55a1f3d1d460, 8, 4;
L_0x55a1f3d1cc20 .part L_0x55a1f3d1d320, 12, 4;
L_0x55a1f3d1cd50 .part L_0x55a1f3d1d3c0, 12, 4;
L_0x55a1f3d1ce80 .part L_0x55a1f3d1d460, 12, 4;
L_0x55a1f3d1d020 .concat8 [ 4 4 4 4], L_0x55a1f3d14bd0, L_0x55a1f3d175b0, L_0x55a1f3d1a070, L_0x55a1f3d1ca10;
L_0x55a1f3d1d0c0 .concat8 [ 4 4 4 4], L_0x55a1f3d14c70, L_0x55a1f3d17650, L_0x55a1f3d1a110, L_0x55a1f3d1cab0;
S_0x55a1f30bf0a0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30c3420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3684d20_0 .net "a", 3 0, L_0x55a1f3d14e30;  1 drivers
v0x55a1f365f070_0 .net "b", 3 0, L_0x55a1f3d14ed0;  1 drivers
v0x55a1f36789d0_0 .net "ca", 3 0, L_0x55a1f3d14c70;  1 drivers
v0x55a1f3678a90_0 .net "cin", 3 0, L_0x55a1f3d14f70;  1 drivers
v0x55a1f36783d0_0 .net "sum", 3 0, L_0x55a1f3d14bd0;  1 drivers
L_0x55a1f3d12be0 .part L_0x55a1f3d14e30, 0, 1;
L_0x55a1f3d12d10 .part L_0x55a1f3d14ed0, 0, 1;
L_0x55a1f3d12e40 .part L_0x55a1f3d14f70, 0, 1;
L_0x55a1f3d13450 .part L_0x55a1f3d14e30, 1, 1;
L_0x55a1f3d13580 .part L_0x55a1f3d14ed0, 1, 1;
L_0x55a1f3d136b0 .part L_0x55a1f3d14f70, 1, 1;
L_0x55a1f3d13df0 .part L_0x55a1f3d14e30, 2, 1;
L_0x55a1f3d13f20 .part L_0x55a1f3d14ed0, 2, 1;
L_0x55a1f3d14050 .part L_0x55a1f3d14f70, 2, 1;
L_0x55a1f3d14620 .part L_0x55a1f3d14e30, 3, 1;
L_0x55a1f3d147e0 .part L_0x55a1f3d14ed0, 3, 1;
L_0x55a1f3d149a0 .part L_0x55a1f3d14f70, 3, 1;
L_0x55a1f3d14bd0 .concat8 [ 1 1 1 1], L_0x55a1f3d109e0, L_0x55a1f3d12fe0, L_0x55a1f3d13890, L_0x55a1f3d141f0;
L_0x55a1f3d14c70 .concat8 [ 1 1 1 1], L_0x55a1f3d12ad0, L_0x55a1f3d13340, L_0x55a1f3d13ce0, L_0x55a1f3d14510;
S_0x55a1f30c04d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30bf0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d10ff0 .functor XOR 1, L_0x55a1f3d12be0, L_0x55a1f3d12d10, C4<0>, C4<0>;
L_0x55a1f3d109e0 .functor XOR 1, L_0x55a1f3d10ff0, L_0x55a1f3d12e40, C4<0>, C4<0>;
L_0x55a1f3d12780 .functor AND 1, L_0x55a1f3d12be0, L_0x55a1f3d12d10, C4<1>, C4<1>;
L_0x55a1f3d12890 .functor AND 1, L_0x55a1f3d12be0, L_0x55a1f3d12e40, C4<1>, C4<1>;
L_0x55a1f3d12950 .functor OR 1, L_0x55a1f3d12780, L_0x55a1f3d12890, C4<0>, C4<0>;
L_0x55a1f3d12a60 .functor AND 1, L_0x55a1f3d12e40, L_0x55a1f3d12d10, C4<1>, C4<1>;
L_0x55a1f3d12ad0 .functor OR 1, L_0x55a1f3d12950, L_0x55a1f3d12a60, C4<0>, C4<0>;
v0x55a1f36b91d0_0 .net *"_s0", 0 0, L_0x55a1f3d10ff0;  1 drivers
v0x55a1f36b8ad0_0 .net *"_s10", 0 0, L_0x55a1f3d12a60;  1 drivers
v0x55a1f3692940_0 .net *"_s4", 0 0, L_0x55a1f3d12780;  1 drivers
v0x55a1f3692a00_0 .net *"_s6", 0 0, L_0x55a1f3d12890;  1 drivers
v0x55a1f36b86a0_0 .net *"_s8", 0 0, L_0x55a1f3d12950;  1 drivers
v0x55a1f36b7f60_0 .net "a", 0 0, L_0x55a1f3d12be0;  1 drivers
v0x55a1f36b8020_0 .net "b", 0 0, L_0x55a1f3d12d10;  1 drivers
v0x55a1f36922b0_0 .net "ca", 0 0, L_0x55a1f3d12ad0;  1 drivers
v0x55a1f3692370_0 .net "cin", 0 0, L_0x55a1f3d12e40;  1 drivers
v0x55a1f36abcc0_0 .net "sum", 0 0, L_0x55a1f3d109e0;  1 drivers
S_0x55a1f30bc150 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30bf0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d12f70 .functor XOR 1, L_0x55a1f3d13450, L_0x55a1f3d13580, C4<0>, C4<0>;
L_0x55a1f3d12fe0 .functor XOR 1, L_0x55a1f3d12f70, L_0x55a1f3d136b0, C4<0>, C4<0>;
L_0x55a1f3d13050 .functor AND 1, L_0x55a1f3d13450, L_0x55a1f3d13580, C4<1>, C4<1>;
L_0x55a1f3d130c0 .functor AND 1, L_0x55a1f3d13450, L_0x55a1f3d136b0, C4<1>, C4<1>;
L_0x55a1f3d13180 .functor OR 1, L_0x55a1f3d13050, L_0x55a1f3d130c0, C4<0>, C4<0>;
L_0x55a1f3d13290 .functor AND 1, L_0x55a1f3d136b0, L_0x55a1f3d13580, C4<1>, C4<1>;
L_0x55a1f3d13340 .functor OR 1, L_0x55a1f3d13180, L_0x55a1f3d13290, C4<0>, C4<0>;
v0x55a1f36ab610_0 .net *"_s0", 0 0, L_0x55a1f3d12f70;  1 drivers
v0x55a1f369f2c0_0 .net *"_s10", 0 0, L_0x55a1f3d13290;  1 drivers
v0x55a1f369ecc0_0 .net *"_s4", 0 0, L_0x55a1f3d13050;  1 drivers
v0x55a1f369ed80_0 .net *"_s6", 0 0, L_0x55a1f3d130c0;  1 drivers
v0x55a1f3692060_0 .net *"_s8", 0 0, L_0x55a1f3d13180;  1 drivers
v0x55a1f36ae960_0 .net "a", 0 0, L_0x55a1f3d13450;  1 drivers
v0x55a1f36aea20_0 .net "b", 0 0, L_0x55a1f3d13580;  1 drivers
v0x55a1f36b78c0_0 .net "ca", 0 0, L_0x55a1f3d13340;  1 drivers
v0x55a1f36b7980_0 .net "cin", 0 0, L_0x55a1f3d136b0;  1 drivers
v0x55a1f36b48e0_0 .net "sum", 0 0, L_0x55a1f3d12fe0;  1 drivers
S_0x55a1f30bd580 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30bf0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d13820 .functor XOR 1, L_0x55a1f3d13df0, L_0x55a1f3d13f20, C4<0>, C4<0>;
L_0x55a1f3d13890 .functor XOR 1, L_0x55a1f3d13820, L_0x55a1f3d14050, C4<0>, C4<0>;
L_0x55a1f3d13950 .functor AND 1, L_0x55a1f3d13df0, L_0x55a1f3d13f20, C4<1>, C4<1>;
L_0x55a1f3d13a60 .functor AND 1, L_0x55a1f3d13df0, L_0x55a1f3d14050, C4<1>, C4<1>;
L_0x55a1f3d13b20 .functor OR 1, L_0x55a1f3d13950, L_0x55a1f3d13a60, C4<0>, C4<0>;
L_0x55a1f3d13c30 .functor AND 1, L_0x55a1f3d14050, L_0x55a1f3d13f20, C4<1>, C4<1>;
L_0x55a1f3d13ce0 .functor OR 1, L_0x55a1f3d13b20, L_0x55a1f3d13c30, C4<0>, C4<0>;
v0x55a1f36b18e0_0 .net *"_s0", 0 0, L_0x55a1f3d13820;  1 drivers
v0x55a1f36b19a0_0 .net *"_s10", 0 0, L_0x55a1f3d13c30;  1 drivers
v0x55a1f36a2010_0 .net *"_s4", 0 0, L_0x55a1f3d13950;  1 drivers
v0x55a1f36aaf70_0 .net *"_s6", 0 0, L_0x55a1f3d13a60;  1 drivers
v0x55a1f36a7ee0_0 .net *"_s8", 0 0, L_0x55a1f3d13b20;  1 drivers
v0x55a1f36a4f90_0 .net "a", 0 0, L_0x55a1f3d13df0;  1 drivers
v0x55a1f36a5050_0 .net "b", 0 0, L_0x55a1f3d13f20;  1 drivers
v0x55a1f36956c0_0 .net "ca", 0 0, L_0x55a1f3d13ce0;  1 drivers
v0x55a1f3695780_0 .net "cin", 0 0, L_0x55a1f3d14050;  1 drivers
v0x55a1f369e6d0_0 .net "sum", 0 0, L_0x55a1f3d13890;  1 drivers
S_0x55a1f30b9240 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30bf0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d14180 .functor XOR 1, L_0x55a1f3d14620, L_0x55a1f3d147e0, C4<0>, C4<0>;
L_0x55a1f3d141f0 .functor XOR 1, L_0x55a1f3d14180, L_0x55a1f3d149a0, C4<0>, C4<0>;
L_0x55a1f3d14260 .functor AND 1, L_0x55a1f3d14620, L_0x55a1f3d147e0, C4<1>, C4<1>;
L_0x55a1f3d142d0 .functor AND 1, L_0x55a1f3d14620, L_0x55a1f3d149a0, C4<1>, C4<1>;
L_0x55a1f3d14390 .functor OR 1, L_0x55a1f3d14260, L_0x55a1f3d142d0, C4<0>, C4<0>;
L_0x55a1f3d144a0 .functor AND 1, L_0x55a1f3d149a0, L_0x55a1f3d147e0, C4<1>, C4<1>;
L_0x55a1f3d14510 .functor OR 1, L_0x55a1f3d14390, L_0x55a1f3d144a0, C4<0>, C4<0>;
v0x55a1f369b590_0 .net *"_s0", 0 0, L_0x55a1f3d14180;  1 drivers
v0x55a1f3698640_0 .net *"_s10", 0 0, L_0x55a1f3d144a0;  1 drivers
v0x55a1f3688c80_0 .net *"_s4", 0 0, L_0x55a1f3d14260;  1 drivers
v0x55a1f3688d40_0 .net *"_s6", 0 0, L_0x55a1f3d142d0;  1 drivers
v0x55a1f368eb50_0 .net *"_s8", 0 0, L_0x55a1f3d14390;  1 drivers
v0x55a1f368bc00_0 .net "a", 0 0, L_0x55a1f3d14620;  1 drivers
v0x55a1f368bcc0_0 .net "b", 0 0, L_0x55a1f3d147e0;  1 drivers
v0x55a1f365f700_0 .net "ca", 0 0, L_0x55a1f3d14510;  1 drivers
v0x55a1f365f7c0_0 .net "cin", 0 0, L_0x55a1f3d149a0;  1 drivers
v0x55a1f3685510_0 .net "sum", 0 0, L_0x55a1f3d141f0;  1 drivers
S_0x55a1f30ba5d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30c3420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3638040_0 .net "a", 3 0, L_0x55a1f3d177c0;  1 drivers
v0x55a1f3637a40_0 .net "b", 3 0, L_0x55a1f3d178b0;  1 drivers
v0x55a1f362ade0_0 .net "ca", 3 0, L_0x55a1f3d17650;  1 drivers
v0x55a1f362aea0_0 .net "cin", 3 0, L_0x55a1f3d179a0;  1 drivers
v0x55a1f36476e0_0 .net "sum", 3 0, L_0x55a1f3d175b0;  1 drivers
L_0x55a1f3d15570 .part L_0x55a1f3d177c0, 0, 1;
L_0x55a1f3d156a0 .part L_0x55a1f3d178b0, 0, 1;
L_0x55a1f3d157d0 .part L_0x55a1f3d179a0, 0, 1;
L_0x55a1f3d15de0 .part L_0x55a1f3d177c0, 1, 1;
L_0x55a1f3d15f10 .part L_0x55a1f3d178b0, 1, 1;
L_0x55a1f3d16040 .part L_0x55a1f3d179a0, 1, 1;
L_0x55a1f3d16780 .part L_0x55a1f3d177c0, 2, 1;
L_0x55a1f3d168b0 .part L_0x55a1f3d178b0, 2, 1;
L_0x55a1f3d16a30 .part L_0x55a1f3d179a0, 2, 1;
L_0x55a1f3d17000 .part L_0x55a1f3d177c0, 3, 1;
L_0x55a1f3d171c0 .part L_0x55a1f3d178b0, 3, 1;
L_0x55a1f3d17380 .part L_0x55a1f3d179a0, 3, 1;
L_0x55a1f3d175b0 .concat8 [ 1 1 1 1], L_0x55a1f3d15010, L_0x55a1f3d15970, L_0x55a1f3d16220, L_0x55a1f3d16bd0;
L_0x55a1f3d17650 .concat8 [ 1 1 1 1], L_0x55a1f3d15460, L_0x55a1f3d15cd0, L_0x55a1f3d16670, L_0x55a1f3d16ef0;
S_0x55a1f30aeb10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30ba5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d14b60 .functor XOR 1, L_0x55a1f3d15570, L_0x55a1f3d156a0, C4<0>, C4<0>;
L_0x55a1f3d15010 .functor XOR 1, L_0x55a1f3d14b60, L_0x55a1f3d157d0, C4<0>, C4<0>;
L_0x55a1f3d150d0 .functor AND 1, L_0x55a1f3d15570, L_0x55a1f3d156a0, C4<1>, C4<1>;
L_0x55a1f3d151e0 .functor AND 1, L_0x55a1f3d15570, L_0x55a1f3d157d0, C4<1>, C4<1>;
L_0x55a1f3d152a0 .functor OR 1, L_0x55a1f3d150d0, L_0x55a1f3d151e0, C4<0>, C4<0>;
L_0x55a1f3d153b0 .functor AND 1, L_0x55a1f3d157d0, L_0x55a1f3d156a0, C4<1>, C4<1>;
L_0x55a1f3d15460 .functor OR 1, L_0x55a1f3d152a0, L_0x55a1f3d153b0, C4<0>, C4<0>;
v0x55a1f366c080_0 .net *"_s0", 0 0, L_0x55a1f3d14b60;  1 drivers
v0x55a1f366ba80_0 .net *"_s10", 0 0, L_0x55a1f3d153b0;  1 drivers
v0x55a1f365ee20_0 .net *"_s4", 0 0, L_0x55a1f3d150d0;  1 drivers
v0x55a1f365eee0_0 .net *"_s6", 0 0, L_0x55a1f3d151e0;  1 drivers
v0x55a1f367b720_0 .net *"_s8", 0 0, L_0x55a1f3d152a0;  1 drivers
v0x55a1f3684680_0 .net "a", 0 0, L_0x55a1f3d15570;  1 drivers
v0x55a1f3684740_0 .net "b", 0 0, L_0x55a1f3d156a0;  1 drivers
v0x55a1f36815f0_0 .net "ca", 0 0, L_0x55a1f3d15460;  1 drivers
v0x55a1f36816b0_0 .net "cin", 0 0, L_0x55a1f3d157d0;  1 drivers
v0x55a1f367e750_0 .net "sum", 0 0, L_0x55a1f3d15010;  1 drivers
S_0x55a1f30b75a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30ba5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d15900 .functor XOR 1, L_0x55a1f3d15de0, L_0x55a1f3d15f10, C4<0>, C4<0>;
L_0x55a1f3d15970 .functor XOR 1, L_0x55a1f3d15900, L_0x55a1f3d16040, C4<0>, C4<0>;
L_0x55a1f3d159e0 .functor AND 1, L_0x55a1f3d15de0, L_0x55a1f3d15f10, C4<1>, C4<1>;
L_0x55a1f3d15a50 .functor AND 1, L_0x55a1f3d15de0, L_0x55a1f3d16040, C4<1>, C4<1>;
L_0x55a1f3d15b10 .functor OR 1, L_0x55a1f3d159e0, L_0x55a1f3d15a50, C4<0>, C4<0>;
L_0x55a1f3d15c20 .functor AND 1, L_0x55a1f3d16040, L_0x55a1f3d15f10, C4<1>, C4<1>;
L_0x55a1f3d15cd0 .functor OR 1, L_0x55a1f3d15b10, L_0x55a1f3d15c20, C4<0>, C4<0>;
v0x55a1f366edd0_0 .net *"_s0", 0 0, L_0x55a1f3d15900;  1 drivers
v0x55a1f3677d30_0 .net *"_s10", 0 0, L_0x55a1f3d15c20;  1 drivers
v0x55a1f3674ca0_0 .net *"_s4", 0 0, L_0x55a1f3d159e0;  1 drivers
v0x55a1f3674d60_0 .net *"_s6", 0 0, L_0x55a1f3d15a50;  1 drivers
v0x55a1f3671d50_0 .net *"_s8", 0 0, L_0x55a1f3d15b10;  1 drivers
v0x55a1f3662480_0 .net "a", 0 0, L_0x55a1f3d15de0;  1 drivers
v0x55a1f3662540_0 .net "b", 0 0, L_0x55a1f3d15f10;  1 drivers
v0x55a1f366b3e0_0 .net "ca", 0 0, L_0x55a1f3d15cd0;  1 drivers
v0x55a1f366b4a0_0 .net "cin", 0 0, L_0x55a1f3d16040;  1 drivers
v0x55a1f3668400_0 .net "sum", 0 0, L_0x55a1f3d15970;  1 drivers
S_0x55a1f30b71c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30ba5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d161b0 .functor XOR 1, L_0x55a1f3d16780, L_0x55a1f3d168b0, C4<0>, C4<0>;
L_0x55a1f3d16220 .functor XOR 1, L_0x55a1f3d161b0, L_0x55a1f3d16a30, C4<0>, C4<0>;
L_0x55a1f3d162e0 .functor AND 1, L_0x55a1f3d16780, L_0x55a1f3d168b0, C4<1>, C4<1>;
L_0x55a1f3d163f0 .functor AND 1, L_0x55a1f3d16780, L_0x55a1f3d16a30, C4<1>, C4<1>;
L_0x55a1f3d164b0 .functor OR 1, L_0x55a1f3d162e0, L_0x55a1f3d163f0, C4<0>, C4<0>;
L_0x55a1f3d165c0 .functor AND 1, L_0x55a1f3d16a30, L_0x55a1f3d168b0, C4<1>, C4<1>;
L_0x55a1f3d16670 .functor OR 1, L_0x55a1f3d164b0, L_0x55a1f3d165c0, C4<0>, C4<0>;
v0x55a1f3665400_0 .net *"_s0", 0 0, L_0x55a1f3d161b0;  1 drivers
v0x55a1f36654c0_0 .net *"_s10", 0 0, L_0x55a1f3d165c0;  1 drivers
v0x55a1f3655a40_0 .net *"_s4", 0 0, L_0x55a1f3d162e0;  1 drivers
v0x55a1f365b910_0 .net *"_s6", 0 0, L_0x55a1f3d163f0;  1 drivers
v0x55a1f36589c0_0 .net *"_s8", 0 0, L_0x55a1f3d164b0;  1 drivers
v0x55a1f361ecd0_0 .net "a", 0 0, L_0x55a1f3d16780;  1 drivers
v0x55a1f361ed90_0 .net "b", 0 0, L_0x55a1f3d168b0;  1 drivers
v0x55a1f361e640_0 .net "ca", 0 0, L_0x55a1f3d16670;  1 drivers
v0x55a1f361e700_0 .net "cin", 0 0, L_0x55a1f3d16a30;  1 drivers
v0x55a1f3652000_0 .net "sum", 0 0, L_0x55a1f3d16220;  1 drivers
S_0x55a1f30ae6f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30ba5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d16b60 .functor XOR 1, L_0x55a1f3d17000, L_0x55a1f3d171c0, C4<0>, C4<0>;
L_0x55a1f3d16bd0 .functor XOR 1, L_0x55a1f3d16b60, L_0x55a1f3d17380, C4<0>, C4<0>;
L_0x55a1f3d16c40 .functor AND 1, L_0x55a1f3d17000, L_0x55a1f3d171c0, C4<1>, C4<1>;
L_0x55a1f3d16cb0 .functor AND 1, L_0x55a1f3d17000, L_0x55a1f3d17380, C4<1>, C4<1>;
L_0x55a1f3d16d70 .functor OR 1, L_0x55a1f3d16c40, L_0x55a1f3d16cb0, C4<0>, C4<0>;
L_0x55a1f3d16e80 .functor AND 1, L_0x55a1f3d17380, L_0x55a1f3d171c0, C4<1>, C4<1>;
L_0x55a1f3d16ef0 .functor OR 1, L_0x55a1f3d16d70, L_0x55a1f3d16e80, C4<0>, C4<0>;
v0x55a1f3651850_0 .net *"_s0", 0 0, L_0x55a1f3d16b60;  1 drivers
v0x55a1f362b6c0_0 .net *"_s10", 0 0, L_0x55a1f3d16e80;  1 drivers
v0x55a1f3651420_0 .net *"_s4", 0 0, L_0x55a1f3d16c40;  1 drivers
v0x55a1f36514e0_0 .net *"_s6", 0 0, L_0x55a1f3d16cb0;  1 drivers
v0x55a1f3650ce0_0 .net *"_s8", 0 0, L_0x55a1f3d16d70;  1 drivers
v0x55a1f362b030_0 .net "a", 0 0, L_0x55a1f3d17000;  1 drivers
v0x55a1f362b0f0_0 .net "b", 0 0, L_0x55a1f3d171c0;  1 drivers
v0x55a1f3644990_0 .net "ca", 0 0, L_0x55a1f3d16ef0;  1 drivers
v0x55a1f3644a50_0 .net "cin", 0 0, L_0x55a1f3d17380;  1 drivers
v0x55a1f3644440_0 .net "sum", 0 0, L_0x55a1f3d16bd0;  1 drivers
S_0x55a1f30b4650 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30c3420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3610ab0_0 .net "a", 3 0, L_0x55a1f3d1a280;  1 drivers
v0x55a1f360da20_0 .net "b", 3 0, L_0x55a1f3d1a320;  1 drivers
v0x55a1f360aad0_0 .net "ca", 3 0, L_0x55a1f3d1a110;  1 drivers
v0x55a1f360ab90_0 .net "cin", 3 0, L_0x55a1f3d1a410;  1 drivers
v0x55a1f35fb200_0 .net "sum", 3 0, L_0x55a1f3d1a070;  1 drivers
L_0x55a1f3d18030 .part L_0x55a1f3d1a280, 0, 1;
L_0x55a1f3d18160 .part L_0x55a1f3d1a320, 0, 1;
L_0x55a1f3d18290 .part L_0x55a1f3d1a410, 0, 1;
L_0x55a1f3d188a0 .part L_0x55a1f3d1a280, 1, 1;
L_0x55a1f3d189d0 .part L_0x55a1f3d1a320, 1, 1;
L_0x55a1f3d18b00 .part L_0x55a1f3d1a410, 1, 1;
L_0x55a1f3d19240 .part L_0x55a1f3d1a280, 2, 1;
L_0x55a1f3d19370 .part L_0x55a1f3d1a320, 2, 1;
L_0x55a1f3d194f0 .part L_0x55a1f3d1a410, 2, 1;
L_0x55a1f3d19ac0 .part L_0x55a1f3d1a280, 3, 1;
L_0x55a1f3d19c80 .part L_0x55a1f3d1a320, 3, 1;
L_0x55a1f3d19e40 .part L_0x55a1f3d1a410, 3, 1;
L_0x55a1f3d1a070 .concat8 [ 1 1 1 1], L_0x55a1f3d17ad0, L_0x55a1f3d18430, L_0x55a1f3d18ce0, L_0x55a1f3d19690;
L_0x55a1f3d1a110 .concat8 [ 1 1 1 1], L_0x55a1f3d17f20, L_0x55a1f3d18790, L_0x55a1f3d19130, L_0x55a1f3d199b0;
S_0x55a1f30b4270 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d17540 .functor XOR 1, L_0x55a1f3d18030, L_0x55a1f3d18160, C4<0>, C4<0>;
L_0x55a1f3d17ad0 .functor XOR 1, L_0x55a1f3d17540, L_0x55a1f3d18290, C4<0>, C4<0>;
L_0x55a1f3d17b90 .functor AND 1, L_0x55a1f3d18030, L_0x55a1f3d18160, C4<1>, C4<1>;
L_0x55a1f3d17ca0 .functor AND 1, L_0x55a1f3d18030, L_0x55a1f3d18290, C4<1>, C4<1>;
L_0x55a1f3d17d60 .functor OR 1, L_0x55a1f3d17b90, L_0x55a1f3d17ca0, C4<0>, C4<0>;
L_0x55a1f3d17e70 .functor AND 1, L_0x55a1f3d18290, L_0x55a1f3d18160, C4<1>, C4<1>;
L_0x55a1f3d17f20 .functor OR 1, L_0x55a1f3d17d60, L_0x55a1f3d17e70, C4<0>, C4<0>;
v0x55a1f3650640_0 .net *"_s0", 0 0, L_0x55a1f3d17540;  1 drivers
v0x55a1f3650700_0 .net *"_s10", 0 0, L_0x55a1f3d17e70;  1 drivers
v0x55a1f364d5b0_0 .net *"_s4", 0 0, L_0x55a1f3d17b90;  1 drivers
v0x55a1f364a660_0 .net *"_s6", 0 0, L_0x55a1f3d17ca0;  1 drivers
v0x55a1f363ad90_0 .net *"_s8", 0 0, L_0x55a1f3d17d60;  1 drivers
v0x55a1f3643cf0_0 .net "a", 0 0, L_0x55a1f3d18030;  1 drivers
v0x55a1f3643db0_0 .net "b", 0 0, L_0x55a1f3d18160;  1 drivers
v0x55a1f3640c60_0 .net "ca", 0 0, L_0x55a1f3d17f20;  1 drivers
v0x55a1f3640d20_0 .net "cin", 0 0, L_0x55a1f3d18290;  1 drivers
v0x55a1f363ddc0_0 .net "sum", 0 0, L_0x55a1f3d17ad0;  1 drivers
S_0x55a1f30b1700 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d183c0 .functor XOR 1, L_0x55a1f3d188a0, L_0x55a1f3d189d0, C4<0>, C4<0>;
L_0x55a1f3d18430 .functor XOR 1, L_0x55a1f3d183c0, L_0x55a1f3d18b00, C4<0>, C4<0>;
L_0x55a1f3d184a0 .functor AND 1, L_0x55a1f3d188a0, L_0x55a1f3d189d0, C4<1>, C4<1>;
L_0x55a1f3d18510 .functor AND 1, L_0x55a1f3d188a0, L_0x55a1f3d18b00, C4<1>, C4<1>;
L_0x55a1f3d185d0 .functor OR 1, L_0x55a1f3d184a0, L_0x55a1f3d18510, C4<0>, C4<0>;
L_0x55a1f3d186e0 .functor AND 1, L_0x55a1f3d18b00, L_0x55a1f3d189d0, C4<1>, C4<1>;
L_0x55a1f3d18790 .functor OR 1, L_0x55a1f3d185d0, L_0x55a1f3d186e0, C4<0>, C4<0>;
v0x55a1f362e440_0 .net *"_s0", 0 0, L_0x55a1f3d183c0;  1 drivers
v0x55a1f36373a0_0 .net *"_s10", 0 0, L_0x55a1f3d186e0;  1 drivers
v0x55a1f3634310_0 .net *"_s4", 0 0, L_0x55a1f3d184a0;  1 drivers
v0x55a1f36343d0_0 .net *"_s6", 0 0, L_0x55a1f3d18510;  1 drivers
v0x55a1f36313c0_0 .net *"_s8", 0 0, L_0x55a1f3d185d0;  1 drivers
v0x55a1f3621a00_0 .net "a", 0 0, L_0x55a1f3d188a0;  1 drivers
v0x55a1f3621ac0_0 .net "b", 0 0, L_0x55a1f3d189d0;  1 drivers
v0x55a1f36278d0_0 .net "ca", 0 0, L_0x55a1f3d18790;  1 drivers
v0x55a1f3627990_0 .net "cin", 0 0, L_0x55a1f3d18b00;  1 drivers
v0x55a1f3624a30_0 .net "sum", 0 0, L_0x55a1f3d18430;  1 drivers
S_0x55a1f30b1320 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d18c70 .functor XOR 1, L_0x55a1f3d19240, L_0x55a1f3d19370, C4<0>, C4<0>;
L_0x55a1f3d18ce0 .functor XOR 1, L_0x55a1f3d18c70, L_0x55a1f3d194f0, C4<0>, C4<0>;
L_0x55a1f3d18da0 .functor AND 1, L_0x55a1f3d19240, L_0x55a1f3d19370, C4<1>, C4<1>;
L_0x55a1f3d18eb0 .functor AND 1, L_0x55a1f3d19240, L_0x55a1f3d194f0, C4<1>, C4<1>;
L_0x55a1f3d18f70 .functor OR 1, L_0x55a1f3d18da0, L_0x55a1f3d18eb0, C4<0>, C4<0>;
L_0x55a1f3d19080 .functor AND 1, L_0x55a1f3d194f0, L_0x55a1f3d19370, C4<1>, C4<1>;
L_0x55a1f3d19130 .functor OR 1, L_0x55a1f3d18f70, L_0x55a1f3d19080, C4<0>, C4<0>;
v0x55a1f35f8480_0 .net *"_s0", 0 0, L_0x55a1f3d18c70;  1 drivers
v0x55a1f35f8540_0 .net *"_s10", 0 0, L_0x55a1f3d19080;  1 drivers
v0x55a1f361e1e0_0 .net *"_s4", 0 0, L_0x55a1f3d18da0;  1 drivers
v0x55a1f361daa0_0 .net *"_s6", 0 0, L_0x55a1f3d18eb0;  1 drivers
v0x55a1f35f7df0_0 .net *"_s8", 0 0, L_0x55a1f3d18f70;  1 drivers
v0x55a1f3611750_0 .net "a", 0 0, L_0x55a1f3d19240;  1 drivers
v0x55a1f3611810_0 .net "b", 0 0, L_0x55a1f3d19370;  1 drivers
v0x55a1f3611150_0 .net "ca", 0 0, L_0x55a1f3d19130;  1 drivers
v0x55a1f3611210_0 .net "cin", 0 0, L_0x55a1f3d194f0;  1 drivers
v0x55a1f3604eb0_0 .net "sum", 0 0, L_0x55a1f3d18ce0;  1 drivers
S_0x55a1f30ae370 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30b4650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d19620 .functor XOR 1, L_0x55a1f3d19ac0, L_0x55a1f3d19c80, C4<0>, C4<0>;
L_0x55a1f3d19690 .functor XOR 1, L_0x55a1f3d19620, L_0x55a1f3d19e40, C4<0>, C4<0>;
L_0x55a1f3d19700 .functor AND 1, L_0x55a1f3d19ac0, L_0x55a1f3d19c80, C4<1>, C4<1>;
L_0x55a1f3d19770 .functor AND 1, L_0x55a1f3d19ac0, L_0x55a1f3d19e40, C4<1>, C4<1>;
L_0x55a1f3d19830 .functor OR 1, L_0x55a1f3d19700, L_0x55a1f3d19770, C4<0>, C4<0>;
L_0x55a1f3d19940 .functor AND 1, L_0x55a1f3d19e40, L_0x55a1f3d19c80, C4<1>, C4<1>;
L_0x55a1f3d199b0 .functor OR 1, L_0x55a1f3d19830, L_0x55a1f3d19940, C4<0>, C4<0>;
v0x55a1f3604800_0 .net *"_s0", 0 0, L_0x55a1f3d19620;  1 drivers
v0x55a1f35f7ba0_0 .net *"_s10", 0 0, L_0x55a1f3d19940;  1 drivers
v0x55a1f36144a0_0 .net *"_s4", 0 0, L_0x55a1f3d19700;  1 drivers
v0x55a1f3614560_0 .net *"_s6", 0 0, L_0x55a1f3d19770;  1 drivers
v0x55a1f361d400_0 .net *"_s8", 0 0, L_0x55a1f3d19830;  1 drivers
v0x55a1f361a370_0 .net "a", 0 0, L_0x55a1f3d19ac0;  1 drivers
v0x55a1f361a430_0 .net "b", 0 0, L_0x55a1f3d19c80;  1 drivers
v0x55a1f3617420_0 .net "ca", 0 0, L_0x55a1f3d199b0;  1 drivers
v0x55a1f36174e0_0 .net "cin", 0 0, L_0x55a1f3d19e40;  1 drivers
v0x55a1f3607c00_0 .net "sum", 0 0, L_0x55a1f3d19690;  1 drivers
S_0x55a1f30b56a0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30c3420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35d1970_0 .net "a", 3 0, L_0x55a1f3d1cc20;  1 drivers
v0x55a1f35da8d0_0 .net "b", 3 0, L_0x55a1f3d1cd50;  1 drivers
v0x55a1f35d7840_0 .net "ca", 3 0, L_0x55a1f3d1cab0;  1 drivers
v0x55a1f35d7900_0 .net "cin", 3 0, L_0x55a1f3d1ce80;  1 drivers
v0x55a1f35d48f0_0 .net "sum", 3 0, L_0x55a1f3d1ca10;  1 drivers
L_0x55a1f3d1a9d0 .part L_0x55a1f3d1cc20, 0, 1;
L_0x55a1f3d1ab00 .part L_0x55a1f3d1cd50, 0, 1;
L_0x55a1f3d1ac30 .part L_0x55a1f3d1ce80, 0, 1;
L_0x55a1f3d1b240 .part L_0x55a1f3d1cc20, 1, 1;
L_0x55a1f3d1b370 .part L_0x55a1f3d1cd50, 1, 1;
L_0x55a1f3d1b4a0 .part L_0x55a1f3d1ce80, 1, 1;
L_0x55a1f3d1bbe0 .part L_0x55a1f3d1cc20, 2, 1;
L_0x55a1f3d1bd10 .part L_0x55a1f3d1cd50, 2, 1;
L_0x55a1f3d1be90 .part L_0x55a1f3d1ce80, 2, 1;
L_0x55a1f3d1c460 .part L_0x55a1f3d1cc20, 3, 1;
L_0x55a1f3d1c620 .part L_0x55a1f3d1cd50, 3, 1;
L_0x55a1f3d1c7e0 .part L_0x55a1f3d1ce80, 3, 1;
L_0x55a1f3d1ca10 .concat8 [ 1 1 1 1], L_0x55a1f3d1a4b0, L_0x55a1f3d1add0, L_0x55a1f3d1b680, L_0x55a1f3d1c030;
L_0x55a1f3d1cab0 .concat8 [ 1 1 1 1], L_0x55a1f3d1a8c0, L_0x55a1f3d1b130, L_0x55a1f3d1bad0, L_0x55a1f3d1c350;
S_0x55a1f30b6ad0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30b56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1a000 .functor XOR 1, L_0x55a1f3d1a9d0, L_0x55a1f3d1ab00, C4<0>, C4<0>;
L_0x55a1f3d1a4b0 .functor XOR 1, L_0x55a1f3d1a000, L_0x55a1f3d1ac30, C4<0>, C4<0>;
L_0x55a1f3d1a570 .functor AND 1, L_0x55a1f3d1a9d0, L_0x55a1f3d1ab00, C4<1>, C4<1>;
L_0x55a1f3d1a680 .functor AND 1, L_0x55a1f3d1a9d0, L_0x55a1f3d1ac30, C4<1>, C4<1>;
L_0x55a1f3d1a740 .functor OR 1, L_0x55a1f3d1a570, L_0x55a1f3d1a680, C4<0>, C4<0>;
L_0x55a1f3d1a850 .functor AND 1, L_0x55a1f3d1ac30, L_0x55a1f3d1ab00, C4<1>, C4<1>;
L_0x55a1f3d1a8c0 .functor OR 1, L_0x55a1f3d1a740, L_0x55a1f3d1a850, C4<0>, C4<0>;
v0x55a1f3604160_0 .net *"_s0", 0 0, L_0x55a1f3d1a000;  1 drivers
v0x55a1f36010d0_0 .net *"_s10", 0 0, L_0x55a1f3d1a850;  1 drivers
v0x55a1f35fe180_0 .net *"_s4", 0 0, L_0x55a1f3d1a570;  1 drivers
v0x55a1f35fe240_0 .net *"_s6", 0 0, L_0x55a1f3d1a680;  1 drivers
v0x55a1f35ee7c0_0 .net *"_s8", 0 0, L_0x55a1f3d1a740;  1 drivers
v0x55a1f35f4690_0 .net "a", 0 0, L_0x55a1f3d1a9d0;  1 drivers
v0x55a1f35f4750_0 .net "b", 0 0, L_0x55a1f3d1ab00;  1 drivers
v0x55a1f35f1740_0 .net "ca", 0 0, L_0x55a1f3d1a8c0;  1 drivers
v0x55a1f35f1800_0 .net "cin", 0 0, L_0x55a1f3d1ac30;  1 drivers
v0x55a1f3581d10_0 .net "sum", 0 0, L_0x55a1f3d1a4b0;  1 drivers
S_0x55a1f30b2750 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30b56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1ad60 .functor XOR 1, L_0x55a1f3d1b240, L_0x55a1f3d1b370, C4<0>, C4<0>;
L_0x55a1f3d1add0 .functor XOR 1, L_0x55a1f3d1ad60, L_0x55a1f3d1b4a0, C4<0>, C4<0>;
L_0x55a1f3d1ae40 .functor AND 1, L_0x55a1f3d1b240, L_0x55a1f3d1b370, C4<1>, C4<1>;
L_0x55a1f3d1aeb0 .functor AND 1, L_0x55a1f3d1b240, L_0x55a1f3d1b4a0, C4<1>, C4<1>;
L_0x55a1f3d1af70 .functor OR 1, L_0x55a1f3d1ae40, L_0x55a1f3d1aeb0, C4<0>, C4<0>;
L_0x55a1f3d1b080 .functor AND 1, L_0x55a1f3d1b4a0, L_0x55a1f3d1b370, C4<1>, C4<1>;
L_0x55a1f3d1b130 .functor OR 1, L_0x55a1f3d1af70, L_0x55a1f3d1b080, C4<0>, C4<0>;
v0x55a1f35e9820_0 .net *"_s0", 0 0, L_0x55a1f3d1ad60;  1 drivers
v0x55a1f35e9510_0 .net *"_s10", 0 0, L_0x55a1f3d1b080;  1 drivers
v0x55a1f3582510_0 .net *"_s4", 0 0, L_0x55a1f3d1ae40;  1 drivers
v0x55a1f35825d0_0 .net *"_s6", 0 0, L_0x55a1f3d1aeb0;  1 drivers
v0x55a1f3581eb0_0 .net *"_s8", 0 0, L_0x55a1f3d1af70;  1 drivers
v0x55a1f35b58b0_0 .net "a", 0 0, L_0x55a1f3d1b240;  1 drivers
v0x55a1f35b5970_0 .net "b", 0 0, L_0x55a1f3d1b370;  1 drivers
v0x55a1f35b5220_0 .net "ca", 0 0, L_0x55a1f3d1b130;  1 drivers
v0x55a1f35b52e0_0 .net "cin", 0 0, L_0x55a1f3d1b4a0;  1 drivers
v0x55a1f35e8be0_0 .net "sum", 0 0, L_0x55a1f3d1add0;  1 drivers
S_0x55a1f30b3b80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30b56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1b610 .functor XOR 1, L_0x55a1f3d1bbe0, L_0x55a1f3d1bd10, C4<0>, C4<0>;
L_0x55a1f3d1b680 .functor XOR 1, L_0x55a1f3d1b610, L_0x55a1f3d1be90, C4<0>, C4<0>;
L_0x55a1f3d1b740 .functor AND 1, L_0x55a1f3d1bbe0, L_0x55a1f3d1bd10, C4<1>, C4<1>;
L_0x55a1f3d1b850 .functor AND 1, L_0x55a1f3d1bbe0, L_0x55a1f3d1be90, C4<1>, C4<1>;
L_0x55a1f3d1b910 .functor OR 1, L_0x55a1f3d1b740, L_0x55a1f3d1b850, C4<0>, C4<0>;
L_0x55a1f3d1ba20 .functor AND 1, L_0x55a1f3d1be90, L_0x55a1f3d1bd10, C4<1>, C4<1>;
L_0x55a1f3d1bad0 .functor OR 1, L_0x55a1f3d1b910, L_0x55a1f3d1ba20, C4<0>, C4<0>;
v0x55a1f35e8430_0 .net *"_s0", 0 0, L_0x55a1f3d1b610;  1 drivers
v0x55a1f35e84f0_0 .net *"_s10", 0 0, L_0x55a1f3d1ba20;  1 drivers
v0x55a1f35c22a0_0 .net *"_s4", 0 0, L_0x55a1f3d1b740;  1 drivers
v0x55a1f35e8000_0 .net *"_s6", 0 0, L_0x55a1f3d1b850;  1 drivers
v0x55a1f35e78c0_0 .net *"_s8", 0 0, L_0x55a1f3d1b910;  1 drivers
v0x55a1f35c1c10_0 .net "a", 0 0, L_0x55a1f3d1bbe0;  1 drivers
v0x55a1f35c1cd0_0 .net "b", 0 0, L_0x55a1f3d1bd10;  1 drivers
v0x55a1f35db570_0 .net "ca", 0 0, L_0x55a1f3d1bad0;  1 drivers
v0x55a1f35db630_0 .net "cin", 0 0, L_0x55a1f3d1be90;  1 drivers
v0x55a1f35db020_0 .net "sum", 0 0, L_0x55a1f3d1b680;  1 drivers
S_0x55a1f30af800 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30b56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1bfc0 .functor XOR 1, L_0x55a1f3d1c460, L_0x55a1f3d1c620, C4<0>, C4<0>;
L_0x55a1f3d1c030 .functor XOR 1, L_0x55a1f3d1bfc0, L_0x55a1f3d1c7e0, C4<0>, C4<0>;
L_0x55a1f3d1c0a0 .functor AND 1, L_0x55a1f3d1c460, L_0x55a1f3d1c620, C4<1>, C4<1>;
L_0x55a1f3d1c110 .functor AND 1, L_0x55a1f3d1c460, L_0x55a1f3d1c7e0, C4<1>, C4<1>;
L_0x55a1f3d1c1d0 .functor OR 1, L_0x55a1f3d1c0a0, L_0x55a1f3d1c110, C4<0>, C4<0>;
L_0x55a1f3d1c2e0 .functor AND 1, L_0x55a1f3d1c7e0, L_0x55a1f3d1c620, C4<1>, C4<1>;
L_0x55a1f3d1c350 .functor OR 1, L_0x55a1f3d1c1d0, L_0x55a1f3d1c2e0, C4<0>, C4<0>;
v0x55a1f35cec20_0 .net *"_s0", 0 0, L_0x55a1f3d1bfc0;  1 drivers
v0x55a1f35ce620_0 .net *"_s10", 0 0, L_0x55a1f3d1c2e0;  1 drivers
v0x55a1f35c19c0_0 .net *"_s4", 0 0, L_0x55a1f3d1c0a0;  1 drivers
v0x55a1f35c1a80_0 .net *"_s6", 0 0, L_0x55a1f3d1c110;  1 drivers
v0x55a1f35de2c0_0 .net *"_s8", 0 0, L_0x55a1f3d1c1d0;  1 drivers
v0x55a1f35e7220_0 .net "a", 0 0, L_0x55a1f3d1c460;  1 drivers
v0x55a1f35e72e0_0 .net "b", 0 0, L_0x55a1f3d1c620;  1 drivers
v0x55a1f35e4190_0 .net "ca", 0 0, L_0x55a1f3d1c350;  1 drivers
v0x55a1f35e4250_0 .net "cin", 0 0, L_0x55a1f3d1c7e0;  1 drivers
v0x55a1f35e12f0_0 .net "sum", 0 0, L_0x55a1f3d1c030;  1 drivers
S_0x55a1f30b0c30 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f30c1ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f34d09a0_0 .net "a", 15 0, L_0x55a1f3d28130;  1 drivers
v0x55a1f34c10d0_0 .net "b", 15 0, L_0x55a1f3d28220;  1 drivers
v0x55a1f34ca030_0 .net "ca", 15 0, L_0x55a1f3d27ed0;  1 drivers
v0x55a1f34ca0f0_0 .net "cin", 15 0, L_0x55a1f3d28310;  1 drivers
v0x55a1f34c6fa0_0 .net "sum", 15 0, L_0x55a1f3d27e30;  1 drivers
L_0x55a1f3d1fc40 .part L_0x55a1f3d28130, 0, 4;
L_0x55a1f3d1fce0 .part L_0x55a1f3d28220, 0, 4;
L_0x55a1f3d1fd80 .part L_0x55a1f3d28310, 0, 4;
L_0x55a1f3d225d0 .part L_0x55a1f3d28130, 4, 4;
L_0x55a1f3d226c0 .part L_0x55a1f3d28220, 4, 4;
L_0x55a1f3d227b0 .part L_0x55a1f3d28310, 4, 4;
L_0x55a1f3d25090 .part L_0x55a1f3d28130, 8, 4;
L_0x55a1f3d25130 .part L_0x55a1f3d28220, 8, 4;
L_0x55a1f3d25220 .part L_0x55a1f3d28310, 8, 4;
L_0x55a1f3d27a30 .part L_0x55a1f3d28130, 12, 4;
L_0x55a1f3d27b60 .part L_0x55a1f3d28220, 12, 4;
L_0x55a1f3d27c90 .part L_0x55a1f3d28310, 12, 4;
L_0x55a1f3d27e30 .concat8 [ 4 4 4 4], L_0x55a1f3d1fa30, L_0x55a1f3d223c0, L_0x55a1f3d24e80, L_0x55a1f3d27820;
L_0x55a1f3d27ed0 .concat8 [ 4 4 4 4], L_0x55a1f3d1fad0, L_0x55a1f3d22460, L_0x55a1f3d24f20, L_0x55a1f3d278c0;
S_0x55a1f30ac8f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f354dfa0_0 .net "a", 3 0, L_0x55a1f3d1fc40;  1 drivers
v0x55a1f35818b0_0 .net "b", 3 0, L_0x55a1f3d1fce0;  1 drivers
v0x55a1f35811b0_0 .net "ca", 3 0, L_0x55a1f3d1fad0;  1 drivers
v0x55a1f3581270_0 .net "cin", 3 0, L_0x55a1f3d1fd80;  1 drivers
v0x55a1f355b020_0 .net "sum", 3 0, L_0x55a1f3d1fa30;  1 drivers
L_0x55a1f3d1d9f0 .part L_0x55a1f3d1fc40, 0, 1;
L_0x55a1f3d1db20 .part L_0x55a1f3d1fce0, 0, 1;
L_0x55a1f3d1dc50 .part L_0x55a1f3d1fd80, 0, 1;
L_0x55a1f3d1e260 .part L_0x55a1f3d1fc40, 1, 1;
L_0x55a1f3d1e390 .part L_0x55a1f3d1fce0, 1, 1;
L_0x55a1f3d1e4c0 .part L_0x55a1f3d1fd80, 1, 1;
L_0x55a1f3d1ec00 .part L_0x55a1f3d1fc40, 2, 1;
L_0x55a1f3d1ed30 .part L_0x55a1f3d1fce0, 2, 1;
L_0x55a1f3d1eeb0 .part L_0x55a1f3d1fd80, 2, 1;
L_0x55a1f3d1f480 .part L_0x55a1f3d1fc40, 3, 1;
L_0x55a1f3d1f640 .part L_0x55a1f3d1fce0, 3, 1;
L_0x55a1f3d1f800 .part L_0x55a1f3d1fd80, 3, 1;
L_0x55a1f3d1fa30 .concat8 [ 1 1 1 1], L_0x55a1f3d1c9a0, L_0x55a1f3d1ddf0, L_0x55a1f3d1e6a0, L_0x55a1f3d1f050;
L_0x55a1f3d1fad0 .concat8 [ 1 1 1 1], L_0x55a1f3d1d8e0, L_0x55a1f3d1e150, L_0x55a1f3d1eaf0, L_0x55a1f3d1f370;
S_0x55a1f30adc80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30ac8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1cfb0 .functor XOR 1, L_0x55a1f3d1d9f0, L_0x55a1f3d1db20, C4<0>, C4<0>;
L_0x55a1f3d1c9a0 .functor XOR 1, L_0x55a1f3d1cfb0, L_0x55a1f3d1dc50, C4<0>, C4<0>;
L_0x55a1f3d1d550 .functor AND 1, L_0x55a1f3d1d9f0, L_0x55a1f3d1db20, C4<1>, C4<1>;
L_0x55a1f3d1d660 .functor AND 1, L_0x55a1f3d1d9f0, L_0x55a1f3d1dc50, C4<1>, C4<1>;
L_0x55a1f3d1d720 .functor OR 1, L_0x55a1f3d1d550, L_0x55a1f3d1d660, C4<0>, C4<0>;
L_0x55a1f3d1d830 .functor AND 1, L_0x55a1f3d1dc50, L_0x55a1f3d1db20, C4<1>, C4<1>;
L_0x55a1f3d1d8e0 .functor OR 1, L_0x55a1f3d1d720, L_0x55a1f3d1d830, C4<0>, C4<0>;
v0x55a1f35b85e0_0 .net *"_s0", 0 0, L_0x55a1f3d1cfb0;  1 drivers
v0x55a1f35be4b0_0 .net *"_s10", 0 0, L_0x55a1f3d1d830;  1 drivers
v0x55a1f35bb560_0 .net *"_s4", 0 0, L_0x55a1f3d1d550;  1 drivers
v0x55a1f35bb620_0 .net *"_s6", 0 0, L_0x55a1f3d1d660;  1 drivers
v0x55a1f358f060_0 .net *"_s8", 0 0, L_0x55a1f3d1d720;  1 drivers
v0x55a1f35b4dc0_0 .net "a", 0 0, L_0x55a1f3d1d9f0;  1 drivers
v0x55a1f35b4e80_0 .net "b", 0 0, L_0x55a1f3d1db20;  1 drivers
v0x55a1f35b4680_0 .net "ca", 0 0, L_0x55a1f3d1d8e0;  1 drivers
v0x55a1f35b4740_0 .net "cin", 0 0, L_0x55a1f3d1dc50;  1 drivers
v0x55a1f358ea80_0 .net "sum", 0 0, L_0x55a1f3d1c9a0;  1 drivers
S_0x55a1f30a20d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30ac8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1dd80 .functor XOR 1, L_0x55a1f3d1e260, L_0x55a1f3d1e390, C4<0>, C4<0>;
L_0x55a1f3d1ddf0 .functor XOR 1, L_0x55a1f3d1dd80, L_0x55a1f3d1e4c0, C4<0>, C4<0>;
L_0x55a1f3d1de60 .functor AND 1, L_0x55a1f3d1e260, L_0x55a1f3d1e390, C4<1>, C4<1>;
L_0x55a1f3d1ded0 .functor AND 1, L_0x55a1f3d1e260, L_0x55a1f3d1e4c0, C4<1>, C4<1>;
L_0x55a1f3d1df90 .functor OR 1, L_0x55a1f3d1de60, L_0x55a1f3d1ded0, C4<0>, C4<0>;
L_0x55a1f3d1e0a0 .functor AND 1, L_0x55a1f3d1e4c0, L_0x55a1f3d1e390, C4<1>, C4<1>;
L_0x55a1f3d1e150 .functor OR 1, L_0x55a1f3d1df90, L_0x55a1f3d1e0a0, C4<0>, C4<0>;
v0x55a1f35a8330_0 .net *"_s0", 0 0, L_0x55a1f3d1dd80;  1 drivers
v0x55a1f35a7d30_0 .net *"_s10", 0 0, L_0x55a1f3d1e0a0;  1 drivers
v0x55a1f359b9e0_0 .net *"_s4", 0 0, L_0x55a1f3d1de60;  1 drivers
v0x55a1f359baa0_0 .net *"_s6", 0 0, L_0x55a1f3d1ded0;  1 drivers
v0x55a1f359b3e0_0 .net *"_s8", 0 0, L_0x55a1f3d1df90;  1 drivers
v0x55a1f358e780_0 .net "a", 0 0, L_0x55a1f3d1e260;  1 drivers
v0x55a1f358e840_0 .net "b", 0 0, L_0x55a1f3d1e390;  1 drivers
v0x55a1f35ab080_0 .net "ca", 0 0, L_0x55a1f3d1e150;  1 drivers
v0x55a1f35ab140_0 .net "cin", 0 0, L_0x55a1f3d1e4c0;  1 drivers
v0x55a1f35b4090_0 .net "sum", 0 0, L_0x55a1f3d1ddf0;  1 drivers
S_0x55a1f30aab60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30ac8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1e630 .functor XOR 1, L_0x55a1f3d1ec00, L_0x55a1f3d1ed30, C4<0>, C4<0>;
L_0x55a1f3d1e6a0 .functor XOR 1, L_0x55a1f3d1e630, L_0x55a1f3d1eeb0, C4<0>, C4<0>;
L_0x55a1f3d1e760 .functor AND 1, L_0x55a1f3d1ec00, L_0x55a1f3d1ed30, C4<1>, C4<1>;
L_0x55a1f3d1e870 .functor AND 1, L_0x55a1f3d1ec00, L_0x55a1f3d1eeb0, C4<1>, C4<1>;
L_0x55a1f3d1e930 .functor OR 1, L_0x55a1f3d1e760, L_0x55a1f3d1e870, C4<0>, C4<0>;
L_0x55a1f3d1ea40 .functor AND 1, L_0x55a1f3d1eeb0, L_0x55a1f3d1ed30, C4<1>, C4<1>;
L_0x55a1f3d1eaf0 .functor OR 1, L_0x55a1f3d1e930, L_0x55a1f3d1ea40, C4<0>, C4<0>;
v0x55a1f35b0f50_0 .net *"_s0", 0 0, L_0x55a1f3d1e630;  1 drivers
v0x55a1f35b1010_0 .net *"_s10", 0 0, L_0x55a1f3d1ea40;  1 drivers
v0x55a1f35ae000_0 .net *"_s4", 0 0, L_0x55a1f3d1e760;  1 drivers
v0x55a1f359e730_0 .net *"_s6", 0 0, L_0x55a1f3d1e870;  1 drivers
v0x55a1f35a7690_0 .net *"_s8", 0 0, L_0x55a1f3d1e930;  1 drivers
v0x55a1f35a4600_0 .net "a", 0 0, L_0x55a1f3d1ec00;  1 drivers
v0x55a1f35a46c0_0 .net "b", 0 0, L_0x55a1f3d1ed30;  1 drivers
v0x55a1f35a16b0_0 .net "ca", 0 0, L_0x55a1f3d1eaf0;  1 drivers
v0x55a1f35a1770_0 .net "cin", 0 0, L_0x55a1f3d1eeb0;  1 drivers
v0x55a1f3591e90_0 .net "sum", 0 0, L_0x55a1f3d1e6a0;  1 drivers
S_0x55a1f30aa780 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30ac8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1efe0 .functor XOR 1, L_0x55a1f3d1f480, L_0x55a1f3d1f640, C4<0>, C4<0>;
L_0x55a1f3d1f050 .functor XOR 1, L_0x55a1f3d1efe0, L_0x55a1f3d1f800, C4<0>, C4<0>;
L_0x55a1f3d1f0c0 .functor AND 1, L_0x55a1f3d1f480, L_0x55a1f3d1f640, C4<1>, C4<1>;
L_0x55a1f3d1f130 .functor AND 1, L_0x55a1f3d1f480, L_0x55a1f3d1f800, C4<1>, C4<1>;
L_0x55a1f3d1f1f0 .functor OR 1, L_0x55a1f3d1f0c0, L_0x55a1f3d1f130, C4<0>, C4<0>;
L_0x55a1f3d1f300 .functor AND 1, L_0x55a1f3d1f800, L_0x55a1f3d1f640, C4<1>, C4<1>;
L_0x55a1f3d1f370 .functor OR 1, L_0x55a1f3d1f1f0, L_0x55a1f3d1f300, C4<0>, C4<0>;
v0x55a1f359ad40_0 .net *"_s0", 0 0, L_0x55a1f3d1efe0;  1 drivers
v0x55a1f3597cb0_0 .net *"_s10", 0 0, L_0x55a1f3d1f300;  1 drivers
v0x55a1f3594d60_0 .net *"_s4", 0 0, L_0x55a1f3d1f0c0;  1 drivers
v0x55a1f3594e20_0 .net *"_s6", 0 0, L_0x55a1f3d1f130;  1 drivers
v0x55a1f35853a0_0 .net *"_s8", 0 0, L_0x55a1f3d1f1f0;  1 drivers
v0x55a1f358b270_0 .net "a", 0 0, L_0x55a1f3d1f480;  1 drivers
v0x55a1f358b330_0 .net "b", 0 0, L_0x55a1f3d1f640;  1 drivers
v0x55a1f3588320_0 .net "ca", 0 0, L_0x55a1f3d1f370;  1 drivers
v0x55a1f35883e0_0 .net "cin", 0 0, L_0x55a1f3d1f800;  1 drivers
v0x55a1f354e6e0_0 .net "sum", 0 0, L_0x55a1f3d1f050;  1 drivers
S_0x55a1f30a1cb0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3540ab0_0 .net "a", 3 0, L_0x55a1f3d225d0;  1 drivers
v0x55a1f3534760_0 .net "b", 3 0, L_0x55a1f3d226c0;  1 drivers
v0x55a1f3534160_0 .net "ca", 3 0, L_0x55a1f3d22460;  1 drivers
v0x55a1f3534220_0 .net "cin", 3 0, L_0x55a1f3d227b0;  1 drivers
v0x55a1f3527500_0 .net "sum", 3 0, L_0x55a1f3d223c0;  1 drivers
L_0x55a1f3d20380 .part L_0x55a1f3d225d0, 0, 1;
L_0x55a1f3d204b0 .part L_0x55a1f3d226c0, 0, 1;
L_0x55a1f3d205e0 .part L_0x55a1f3d227b0, 0, 1;
L_0x55a1f3d20bf0 .part L_0x55a1f3d225d0, 1, 1;
L_0x55a1f3d20d20 .part L_0x55a1f3d226c0, 1, 1;
L_0x55a1f3d20e50 .part L_0x55a1f3d227b0, 1, 1;
L_0x55a1f3d21590 .part L_0x55a1f3d225d0, 2, 1;
L_0x55a1f3d216c0 .part L_0x55a1f3d226c0, 2, 1;
L_0x55a1f3d21840 .part L_0x55a1f3d227b0, 2, 1;
L_0x55a1f3d21e10 .part L_0x55a1f3d225d0, 3, 1;
L_0x55a1f3d21fd0 .part L_0x55a1f3d226c0, 3, 1;
L_0x55a1f3d22190 .part L_0x55a1f3d227b0, 3, 1;
L_0x55a1f3d223c0 .concat8 [ 1 1 1 1], L_0x55a1f3d1fe20, L_0x55a1f3d20780, L_0x55a1f3d21030, L_0x55a1f3d219e0;
L_0x55a1f3d22460 .concat8 [ 1 1 1 1], L_0x55a1f3d20270, L_0x55a1f3d20ae0, L_0x55a1f3d21480, L_0x55a1f3d21d00;
S_0x55a1f30a7c10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d1f9c0 .functor XOR 1, L_0x55a1f3d20380, L_0x55a1f3d204b0, C4<0>, C4<0>;
L_0x55a1f3d1fe20 .functor XOR 1, L_0x55a1f3d1f9c0, L_0x55a1f3d205e0, C4<0>, C4<0>;
L_0x55a1f3d1fee0 .functor AND 1, L_0x55a1f3d20380, L_0x55a1f3d204b0, C4<1>, C4<1>;
L_0x55a1f3d1fff0 .functor AND 1, L_0x55a1f3d20380, L_0x55a1f3d205e0, C4<1>, C4<1>;
L_0x55a1f3d200b0 .functor OR 1, L_0x55a1f3d1fee0, L_0x55a1f3d1fff0, C4<0>, C4<0>;
L_0x55a1f3d201c0 .functor AND 1, L_0x55a1f3d205e0, L_0x55a1f3d204b0, C4<1>, C4<1>;
L_0x55a1f3d20270 .functor OR 1, L_0x55a1f3d200b0, L_0x55a1f3d201c0, C4<0>, C4<0>;
v0x55a1f3580d80_0 .net *"_s0", 0 0, L_0x55a1f3d1f9c0;  1 drivers
v0x55a1f3580640_0 .net *"_s10", 0 0, L_0x55a1f3d201c0;  1 drivers
v0x55a1f355a990_0 .net *"_s4", 0 0, L_0x55a1f3d1fee0;  1 drivers
v0x55a1f355aa50_0 .net *"_s6", 0 0, L_0x55a1f3d1fff0;  1 drivers
v0x55a1f35742f0_0 .net *"_s8", 0 0, L_0x55a1f3d200b0;  1 drivers
v0x55a1f3573cf0_0 .net "a", 0 0, L_0x55a1f3d20380;  1 drivers
v0x55a1f3573db0_0 .net "b", 0 0, L_0x55a1f3d204b0;  1 drivers
v0x55a1f35679a0_0 .net "ca", 0 0, L_0x55a1f3d20270;  1 drivers
v0x55a1f3567a60_0 .net "cin", 0 0, L_0x55a1f3d205e0;  1 drivers
v0x55a1f3567450_0 .net "sum", 0 0, L_0x55a1f3d1fe20;  1 drivers
S_0x55a1f30a7830 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d20710 .functor XOR 1, L_0x55a1f3d20bf0, L_0x55a1f3d20d20, C4<0>, C4<0>;
L_0x55a1f3d20780 .functor XOR 1, L_0x55a1f3d20710, L_0x55a1f3d20e50, C4<0>, C4<0>;
L_0x55a1f3d207f0 .functor AND 1, L_0x55a1f3d20bf0, L_0x55a1f3d20d20, C4<1>, C4<1>;
L_0x55a1f3d20860 .functor AND 1, L_0x55a1f3d20bf0, L_0x55a1f3d20e50, C4<1>, C4<1>;
L_0x55a1f3d20920 .functor OR 1, L_0x55a1f3d207f0, L_0x55a1f3d20860, C4<0>, C4<0>;
L_0x55a1f3d20a30 .functor AND 1, L_0x55a1f3d20e50, L_0x55a1f3d20d20, C4<1>, C4<1>;
L_0x55a1f3d20ae0 .functor OR 1, L_0x55a1f3d20920, L_0x55a1f3d20a30, C4<0>, C4<0>;
v0x55a1f355a740_0 .net *"_s0", 0 0, L_0x55a1f3d20710;  1 drivers
v0x55a1f3577040_0 .net *"_s10", 0 0, L_0x55a1f3d20a30;  1 drivers
v0x55a1f357ffa0_0 .net *"_s4", 0 0, L_0x55a1f3d207f0;  1 drivers
v0x55a1f3580060_0 .net *"_s6", 0 0, L_0x55a1f3d20860;  1 drivers
v0x55a1f357cf10_0 .net *"_s8", 0 0, L_0x55a1f3d20920;  1 drivers
v0x55a1f3579fc0_0 .net "a", 0 0, L_0x55a1f3d20bf0;  1 drivers
v0x55a1f357a080_0 .net "b", 0 0, L_0x55a1f3d20d20;  1 drivers
v0x55a1f356a6f0_0 .net "ca", 0 0, L_0x55a1f3d20ae0;  1 drivers
v0x55a1f356a7b0_0 .net "cin", 0 0, L_0x55a1f3d20e50;  1 drivers
v0x55a1f3573700_0 .net "sum", 0 0, L_0x55a1f3d20780;  1 drivers
S_0x55a1f30a4cc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d20fc0 .functor XOR 1, L_0x55a1f3d21590, L_0x55a1f3d216c0, C4<0>, C4<0>;
L_0x55a1f3d21030 .functor XOR 1, L_0x55a1f3d20fc0, L_0x55a1f3d21840, C4<0>, C4<0>;
L_0x55a1f3d210f0 .functor AND 1, L_0x55a1f3d21590, L_0x55a1f3d216c0, C4<1>, C4<1>;
L_0x55a1f3d21200 .functor AND 1, L_0x55a1f3d21590, L_0x55a1f3d21840, C4<1>, C4<1>;
L_0x55a1f3d212c0 .functor OR 1, L_0x55a1f3d210f0, L_0x55a1f3d21200, C4<0>, C4<0>;
L_0x55a1f3d213d0 .functor AND 1, L_0x55a1f3d21840, L_0x55a1f3d216c0, C4<1>, C4<1>;
L_0x55a1f3d21480 .functor OR 1, L_0x55a1f3d212c0, L_0x55a1f3d213d0, C4<0>, C4<0>;
v0x55a1f35705c0_0 .net *"_s0", 0 0, L_0x55a1f3d20fc0;  1 drivers
v0x55a1f3570680_0 .net *"_s10", 0 0, L_0x55a1f3d213d0;  1 drivers
v0x55a1f356d670_0 .net *"_s4", 0 0, L_0x55a1f3d210f0;  1 drivers
v0x55a1f355dda0_0 .net *"_s6", 0 0, L_0x55a1f3d21200;  1 drivers
v0x55a1f3566d00_0 .net *"_s8", 0 0, L_0x55a1f3d212c0;  1 drivers
v0x55a1f3563c70_0 .net "a", 0 0, L_0x55a1f3d21590;  1 drivers
v0x55a1f3563d30_0 .net "b", 0 0, L_0x55a1f3d216c0;  1 drivers
v0x55a1f3560d20_0 .net "ca", 0 0, L_0x55a1f3d21480;  1 drivers
v0x55a1f3560de0_0 .net "cin", 0 0, L_0x55a1f3d21840;  1 drivers
v0x55a1f3551410_0 .net "sum", 0 0, L_0x55a1f3d21030;  1 drivers
S_0x55a1f30a48e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d21970 .functor XOR 1, L_0x55a1f3d21e10, L_0x55a1f3d21fd0, C4<0>, C4<0>;
L_0x55a1f3d219e0 .functor XOR 1, L_0x55a1f3d21970, L_0x55a1f3d22190, C4<0>, C4<0>;
L_0x55a1f3d21a50 .functor AND 1, L_0x55a1f3d21e10, L_0x55a1f3d21fd0, C4<1>, C4<1>;
L_0x55a1f3d21ac0 .functor AND 1, L_0x55a1f3d21e10, L_0x55a1f3d22190, C4<1>, C4<1>;
L_0x55a1f3d21b80 .functor OR 1, L_0x55a1f3d21a50, L_0x55a1f3d21ac0, C4<0>, C4<0>;
L_0x55a1f3d21c90 .functor AND 1, L_0x55a1f3d22190, L_0x55a1f3d21fd0, C4<1>, C4<1>;
L_0x55a1f3d21d00 .functor OR 1, L_0x55a1f3d21b80, L_0x55a1f3d21c90, C4<0>, C4<0>;
v0x55a1f3557230_0 .net *"_s0", 0 0, L_0x55a1f3d21970;  1 drivers
v0x55a1f35542e0_0 .net *"_s10", 0 0, L_0x55a1f3d21c90;  1 drivers
v0x55a1f3527de0_0 .net *"_s4", 0 0, L_0x55a1f3d21a50;  1 drivers
v0x55a1f3527ea0_0 .net *"_s6", 0 0, L_0x55a1f3d21ac0;  1 drivers
v0x55a1f354db40_0 .net *"_s8", 0 0, L_0x55a1f3d21b80;  1 drivers
v0x55a1f354d400_0 .net "a", 0 0, L_0x55a1f3d21e10;  1 drivers
v0x55a1f354d4c0_0 .net "b", 0 0, L_0x55a1f3d21fd0;  1 drivers
v0x55a1f3527750_0 .net "ca", 0 0, L_0x55a1f3d21d00;  1 drivers
v0x55a1f3527810_0 .net "cin", 0 0, L_0x55a1f3d22190;  1 drivers
v0x55a1f3541160_0 .net "sum", 0 0, L_0x55a1f3d219e0;  1 drivers
S_0x55a1f30a1930 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f350a860_0 .net "a", 3 0, L_0x55a1f3d25090;  1 drivers
v0x55a1f350a260_0 .net "b", 3 0, L_0x55a1f3d25130;  1 drivers
v0x55a1f34fdf10_0 .net "ca", 3 0, L_0x55a1f3d24f20;  1 drivers
v0x55a1f34fdfd0_0 .net "cin", 3 0, L_0x55a1f3d25220;  1 drivers
v0x55a1f34fd910_0 .net "sum", 3 0, L_0x55a1f3d24e80;  1 drivers
L_0x55a1f3d22e40 .part L_0x55a1f3d25090, 0, 1;
L_0x55a1f3d22f70 .part L_0x55a1f3d25130, 0, 1;
L_0x55a1f3d230a0 .part L_0x55a1f3d25220, 0, 1;
L_0x55a1f3d236b0 .part L_0x55a1f3d25090, 1, 1;
L_0x55a1f3d237e0 .part L_0x55a1f3d25130, 1, 1;
L_0x55a1f3d23910 .part L_0x55a1f3d25220, 1, 1;
L_0x55a1f3d24050 .part L_0x55a1f3d25090, 2, 1;
L_0x55a1f3d24180 .part L_0x55a1f3d25130, 2, 1;
L_0x55a1f3d24300 .part L_0x55a1f3d25220, 2, 1;
L_0x55a1f3d248d0 .part L_0x55a1f3d25090, 3, 1;
L_0x55a1f3d24a90 .part L_0x55a1f3d25130, 3, 1;
L_0x55a1f3d24c50 .part L_0x55a1f3d25220, 3, 1;
L_0x55a1f3d24e80 .concat8 [ 1 1 1 1], L_0x55a1f3d228e0, L_0x55a1f3d23240, L_0x55a1f3d23af0, L_0x55a1f3d244a0;
L_0x55a1f3d24f20 .concat8 [ 1 1 1 1], L_0x55a1f3d22d30, L_0x55a1f3d235a0, L_0x55a1f3d23f40, L_0x55a1f3d247c0;
S_0x55a1f30a8c60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30a1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d22350 .functor XOR 1, L_0x55a1f3d22e40, L_0x55a1f3d22f70, C4<0>, C4<0>;
L_0x55a1f3d228e0 .functor XOR 1, L_0x55a1f3d22350, L_0x55a1f3d230a0, C4<0>, C4<0>;
L_0x55a1f3d229a0 .functor AND 1, L_0x55a1f3d22e40, L_0x55a1f3d22f70, C4<1>, C4<1>;
L_0x55a1f3d22ab0 .functor AND 1, L_0x55a1f3d22e40, L_0x55a1f3d230a0, C4<1>, C4<1>;
L_0x55a1f3d22b70 .functor OR 1, L_0x55a1f3d229a0, L_0x55a1f3d22ab0, C4<0>, C4<0>;
L_0x55a1f3d22c80 .functor AND 1, L_0x55a1f3d230a0, L_0x55a1f3d22f70, C4<1>, C4<1>;
L_0x55a1f3d22d30 .functor OR 1, L_0x55a1f3d22b70, L_0x55a1f3d22c80, C4<0>, C4<0>;
v0x55a1f3543e00_0 .net *"_s0", 0 0, L_0x55a1f3d22350;  1 drivers
v0x55a1f3543ec0_0 .net *"_s10", 0 0, L_0x55a1f3d22c80;  1 drivers
v0x55a1f354cd60_0 .net *"_s4", 0 0, L_0x55a1f3d229a0;  1 drivers
v0x55a1f3549cd0_0 .net *"_s6", 0 0, L_0x55a1f3d22ab0;  1 drivers
v0x55a1f3546d80_0 .net *"_s8", 0 0, L_0x55a1f3d22b70;  1 drivers
v0x55a1f35374b0_0 .net "a", 0 0, L_0x55a1f3d22e40;  1 drivers
v0x55a1f3537570_0 .net "b", 0 0, L_0x55a1f3d22f70;  1 drivers
v0x55a1f3540410_0 .net "ca", 0 0, L_0x55a1f3d22d30;  1 drivers
v0x55a1f35404d0_0 .net "cin", 0 0, L_0x55a1f3d230a0;  1 drivers
v0x55a1f353d430_0 .net "sum", 0 0, L_0x55a1f3d228e0;  1 drivers
S_0x55a1f30aa090 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30a1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d231d0 .functor XOR 1, L_0x55a1f3d236b0, L_0x55a1f3d237e0, C4<0>, C4<0>;
L_0x55a1f3d23240 .functor XOR 1, L_0x55a1f3d231d0, L_0x55a1f3d23910, C4<0>, C4<0>;
L_0x55a1f3d232b0 .functor AND 1, L_0x55a1f3d236b0, L_0x55a1f3d237e0, C4<1>, C4<1>;
L_0x55a1f3d23320 .functor AND 1, L_0x55a1f3d236b0, L_0x55a1f3d23910, C4<1>, C4<1>;
L_0x55a1f3d233e0 .functor OR 1, L_0x55a1f3d232b0, L_0x55a1f3d23320, C4<0>, C4<0>;
L_0x55a1f3d234f0 .functor AND 1, L_0x55a1f3d23910, L_0x55a1f3d237e0, C4<1>, C4<1>;
L_0x55a1f3d235a0 .functor OR 1, L_0x55a1f3d233e0, L_0x55a1f3d234f0, C4<0>, C4<0>;
v0x55a1f353a430_0 .net *"_s0", 0 0, L_0x55a1f3d231d0;  1 drivers
v0x55a1f352ab60_0 .net *"_s10", 0 0, L_0x55a1f3d234f0;  1 drivers
v0x55a1f3533ac0_0 .net *"_s4", 0 0, L_0x55a1f3d232b0;  1 drivers
v0x55a1f3533b80_0 .net *"_s6", 0 0, L_0x55a1f3d23320;  1 drivers
v0x55a1f3530a30_0 .net *"_s8", 0 0, L_0x55a1f3d233e0;  1 drivers
v0x55a1f352dae0_0 .net "a", 0 0, L_0x55a1f3d236b0;  1 drivers
v0x55a1f352dba0_0 .net "b", 0 0, L_0x55a1f3d237e0;  1 drivers
v0x55a1f351e120_0 .net "ca", 0 0, L_0x55a1f3d235a0;  1 drivers
v0x55a1f351e1e0_0 .net "cin", 0 0, L_0x55a1f3d23910;  1 drivers
v0x55a1f35240a0_0 .net "sum", 0 0, L_0x55a1f3d23240;  1 drivers
S_0x55a1f30a5d10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30a1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d23a80 .functor XOR 1, L_0x55a1f3d24050, L_0x55a1f3d24180, C4<0>, C4<0>;
L_0x55a1f3d23af0 .functor XOR 1, L_0x55a1f3d23a80, L_0x55a1f3d24300, C4<0>, C4<0>;
L_0x55a1f3d23bb0 .functor AND 1, L_0x55a1f3d24050, L_0x55a1f3d24180, C4<1>, C4<1>;
L_0x55a1f3d23cc0 .functor AND 1, L_0x55a1f3d24050, L_0x55a1f3d24300, C4<1>, C4<1>;
L_0x55a1f3d23d80 .functor OR 1, L_0x55a1f3d23bb0, L_0x55a1f3d23cc0, C4<0>, C4<0>;
L_0x55a1f3d23e90 .functor AND 1, L_0x55a1f3d24300, L_0x55a1f3d24180, C4<1>, C4<1>;
L_0x55a1f3d23f40 .functor OR 1, L_0x55a1f3d23d80, L_0x55a1f3d23e90, C4<0>, C4<0>;
v0x55a1f35210a0_0 .net *"_s0", 0 0, L_0x55a1f3d23a80;  1 drivers
v0x55a1f3521160_0 .net *"_s10", 0 0, L_0x55a1f3d23e90;  1 drivers
v0x55a1f34b0f50_0 .net *"_s4", 0 0, L_0x55a1f3d23bb0;  1 drivers
v0x55a1f3518b10_0 .net *"_s6", 0 0, L_0x55a1f3d23cc0;  1 drivers
v0x55a1f3518800_0 .net *"_s8", 0 0, L_0x55a1f3d23d80;  1 drivers
v0x55a1f34b1800_0 .net "a", 0 0, L_0x55a1f3d24050;  1 drivers
v0x55a1f34b18c0_0 .net "b", 0 0, L_0x55a1f3d24180;  1 drivers
v0x55a1f34b11a0_0 .net "ca", 0 0, L_0x55a1f3d23f40;  1 drivers
v0x55a1f34b1260_0 .net "cin", 0 0, L_0x55a1f3d24300;  1 drivers
v0x55a1f34e4c50_0 .net "sum", 0 0, L_0x55a1f3d23af0;  1 drivers
S_0x55a1f30a7140 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30a1930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d24430 .functor XOR 1, L_0x55a1f3d248d0, L_0x55a1f3d24a90, C4<0>, C4<0>;
L_0x55a1f3d244a0 .functor XOR 1, L_0x55a1f3d24430, L_0x55a1f3d24c50, C4<0>, C4<0>;
L_0x55a1f3d24510 .functor AND 1, L_0x55a1f3d248d0, L_0x55a1f3d24a90, C4<1>, C4<1>;
L_0x55a1f3d24580 .functor AND 1, L_0x55a1f3d248d0, L_0x55a1f3d24c50, C4<1>, C4<1>;
L_0x55a1f3d24640 .functor OR 1, L_0x55a1f3d24510, L_0x55a1f3d24580, C4<0>, C4<0>;
L_0x55a1f3d24750 .functor AND 1, L_0x55a1f3d24c50, L_0x55a1f3d24a90, C4<1>, C4<1>;
L_0x55a1f3d247c0 .functor OR 1, L_0x55a1f3d24640, L_0x55a1f3d24750, C4<0>, C4<0>;
v0x55a1f34e4510_0 .net *"_s0", 0 0, L_0x55a1f3d24430;  1 drivers
v0x55a1f3517e20_0 .net *"_s10", 0 0, L_0x55a1f3d24750;  1 drivers
v0x55a1f3517720_0 .net *"_s4", 0 0, L_0x55a1f3d24510;  1 drivers
v0x55a1f35177e0_0 .net *"_s6", 0 0, L_0x55a1f3d24580;  1 drivers
v0x55a1f34f1590_0 .net *"_s8", 0 0, L_0x55a1f3d24640;  1 drivers
v0x55a1f35172f0_0 .net "a", 0 0, L_0x55a1f3d248d0;  1 drivers
v0x55a1f35173b0_0 .net "b", 0 0, L_0x55a1f3d24a90;  1 drivers
v0x55a1f3516bb0_0 .net "ca", 0 0, L_0x55a1f3d247c0;  1 drivers
v0x55a1f3516c70_0 .net "cin", 0 0, L_0x55a1f3d24c50;  1 drivers
v0x55a1f34f0fb0_0 .net "sum", 0 0, L_0x55a1f3d244a0;  1 drivers
S_0x55a1f30a2dc0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34dd2f0_0 .net "a", 3 0, L_0x55a1f3d27a30;  1 drivers
v0x55a1f34cda20_0 .net "b", 3 0, L_0x55a1f3d27b60;  1 drivers
v0x55a1f34d6980_0 .net "ca", 3 0, L_0x55a1f3d278c0;  1 drivers
v0x55a1f34d6a40_0 .net "cin", 3 0, L_0x55a1f3d27c90;  1 drivers
v0x55a1f34d38f0_0 .net "sum", 3 0, L_0x55a1f3d27820;  1 drivers
L_0x55a1f3d257e0 .part L_0x55a1f3d27a30, 0, 1;
L_0x55a1f3d25910 .part L_0x55a1f3d27b60, 0, 1;
L_0x55a1f3d25a40 .part L_0x55a1f3d27c90, 0, 1;
L_0x55a1f3d26050 .part L_0x55a1f3d27a30, 1, 1;
L_0x55a1f3d26180 .part L_0x55a1f3d27b60, 1, 1;
L_0x55a1f3d262b0 .part L_0x55a1f3d27c90, 1, 1;
L_0x55a1f3d269f0 .part L_0x55a1f3d27a30, 2, 1;
L_0x55a1f3d26b20 .part L_0x55a1f3d27b60, 2, 1;
L_0x55a1f3d26ca0 .part L_0x55a1f3d27c90, 2, 1;
L_0x55a1f3d27270 .part L_0x55a1f3d27a30, 3, 1;
L_0x55a1f3d27430 .part L_0x55a1f3d27b60, 3, 1;
L_0x55a1f3d275f0 .part L_0x55a1f3d27c90, 3, 1;
L_0x55a1f3d27820 .concat8 [ 1 1 1 1], L_0x55a1f3d252c0, L_0x55a1f3d25be0, L_0x55a1f3d26490, L_0x55a1f3d26e40;
L_0x55a1f3d278c0 .concat8 [ 1 1 1 1], L_0x55a1f3d256d0, L_0x55a1f3d25f40, L_0x55a1f3d268e0, L_0x55a1f3d27160;
S_0x55a1f30a41f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30a2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d24e10 .functor XOR 1, L_0x55a1f3d257e0, L_0x55a1f3d25910, C4<0>, C4<0>;
L_0x55a1f3d252c0 .functor XOR 1, L_0x55a1f3d24e10, L_0x55a1f3d25a40, C4<0>, C4<0>;
L_0x55a1f3d25380 .functor AND 1, L_0x55a1f3d257e0, L_0x55a1f3d25910, C4<1>, C4<1>;
L_0x55a1f3d25490 .functor AND 1, L_0x55a1f3d257e0, L_0x55a1f3d25a40, C4<1>, C4<1>;
L_0x55a1f3d25550 .functor OR 1, L_0x55a1f3d25380, L_0x55a1f3d25490, C4<0>, C4<0>;
L_0x55a1f3d25660 .functor AND 1, L_0x55a1f3d25a40, L_0x55a1f3d25910, C4<1>, C4<1>;
L_0x55a1f3d256d0 .functor OR 1, L_0x55a1f3d25550, L_0x55a1f3d25660, C4<0>, C4<0>;
v0x55a1f34f0cb0_0 .net *"_s0", 0 0, L_0x55a1f3d24e10;  1 drivers
v0x55a1f350d5b0_0 .net *"_s10", 0 0, L_0x55a1f3d25660;  1 drivers
v0x55a1f3516510_0 .net *"_s4", 0 0, L_0x55a1f3d25380;  1 drivers
v0x55a1f35165d0_0 .net *"_s6", 0 0, L_0x55a1f3d25490;  1 drivers
v0x55a1f3513480_0 .net *"_s8", 0 0, L_0x55a1f3d25550;  1 drivers
v0x55a1f3510530_0 .net "a", 0 0, L_0x55a1f3d257e0;  1 drivers
v0x55a1f35105f0_0 .net "b", 0 0, L_0x55a1f3d25910;  1 drivers
v0x55a1f3500c60_0 .net "ca", 0 0, L_0x55a1f3d256d0;  1 drivers
v0x55a1f3500d20_0 .net "cin", 0 0, L_0x55a1f3d25a40;  1 drivers
v0x55a1f3509c70_0 .net "sum", 0 0, L_0x55a1f3d252c0;  1 drivers
S_0x55a1f309fe10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30a2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d25b70 .functor XOR 1, L_0x55a1f3d26050, L_0x55a1f3d26180, C4<0>, C4<0>;
L_0x55a1f3d25be0 .functor XOR 1, L_0x55a1f3d25b70, L_0x55a1f3d262b0, C4<0>, C4<0>;
L_0x55a1f3d25c50 .functor AND 1, L_0x55a1f3d26050, L_0x55a1f3d26180, C4<1>, C4<1>;
L_0x55a1f3d25cc0 .functor AND 1, L_0x55a1f3d26050, L_0x55a1f3d262b0, C4<1>, C4<1>;
L_0x55a1f3d25d80 .functor OR 1, L_0x55a1f3d25c50, L_0x55a1f3d25cc0, C4<0>, C4<0>;
L_0x55a1f3d25e90 .functor AND 1, L_0x55a1f3d262b0, L_0x55a1f3d26180, C4<1>, C4<1>;
L_0x55a1f3d25f40 .functor OR 1, L_0x55a1f3d25d80, L_0x55a1f3d25e90, C4<0>, C4<0>;
v0x55a1f3506b30_0 .net *"_s0", 0 0, L_0x55a1f3d25b70;  1 drivers
v0x55a1f3503be0_0 .net *"_s10", 0 0, L_0x55a1f3d25e90;  1 drivers
v0x55a1f34f4310_0 .net *"_s4", 0 0, L_0x55a1f3d25c50;  1 drivers
v0x55a1f34f43d0_0 .net *"_s6", 0 0, L_0x55a1f3d25cc0;  1 drivers
v0x55a1f34fd270_0 .net *"_s8", 0 0, L_0x55a1f3d25d80;  1 drivers
v0x55a1f34fa1e0_0 .net "a", 0 0, L_0x55a1f3d26050;  1 drivers
v0x55a1f34fa2a0_0 .net "b", 0 0, L_0x55a1f3d26180;  1 drivers
v0x55a1f34f7290_0 .net "ca", 0 0, L_0x55a1f3d25f40;  1 drivers
v0x55a1f34f7350_0 .net "cin", 0 0, L_0x55a1f3d262b0;  1 drivers
v0x55a1f34e7980_0 .net "sum", 0 0, L_0x55a1f3d25be0;  1 drivers
S_0x55a1f30a1240 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30a2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d26420 .functor XOR 1, L_0x55a1f3d269f0, L_0x55a1f3d26b20, C4<0>, C4<0>;
L_0x55a1f3d26490 .functor XOR 1, L_0x55a1f3d26420, L_0x55a1f3d26ca0, C4<0>, C4<0>;
L_0x55a1f3d26550 .functor AND 1, L_0x55a1f3d269f0, L_0x55a1f3d26b20, C4<1>, C4<1>;
L_0x55a1f3d26660 .functor AND 1, L_0x55a1f3d269f0, L_0x55a1f3d26ca0, C4<1>, C4<1>;
L_0x55a1f3d26720 .functor OR 1, L_0x55a1f3d26550, L_0x55a1f3d26660, C4<0>, C4<0>;
L_0x55a1f3d26830 .functor AND 1, L_0x55a1f3d26ca0, L_0x55a1f3d26b20, C4<1>, C4<1>;
L_0x55a1f3d268e0 .functor OR 1, L_0x55a1f3d26720, L_0x55a1f3d26830, C4<0>, C4<0>;
v0x55a1f34ed7a0_0 .net *"_s0", 0 0, L_0x55a1f3d26420;  1 drivers
v0x55a1f34ed860_0 .net *"_s10", 0 0, L_0x55a1f3d26830;  1 drivers
v0x55a1f34ea850_0 .net *"_s4", 0 0, L_0x55a1f3d26550;  1 drivers
v0x55a1f34be350_0 .net *"_s6", 0 0, L_0x55a1f3d26660;  1 drivers
v0x55a1f34e40b0_0 .net *"_s8", 0 0, L_0x55a1f3d26720;  1 drivers
v0x55a1f34e3970_0 .net "a", 0 0, L_0x55a1f3d269f0;  1 drivers
v0x55a1f34e3a30_0 .net "b", 0 0, L_0x55a1f3d26b20;  1 drivers
v0x55a1f34bdcc0_0 .net "ca", 0 0, L_0x55a1f3d268e0;  1 drivers
v0x55a1f34bdd80_0 .net "cin", 0 0, L_0x55a1f3d26ca0;  1 drivers
v0x55a1f34d76d0_0 .net "sum", 0 0, L_0x55a1f3d26490;  1 drivers
S_0x55a1f309e6b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30a2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d26dd0 .functor XOR 1, L_0x55a1f3d27270, L_0x55a1f3d27430, C4<0>, C4<0>;
L_0x55a1f3d26e40 .functor XOR 1, L_0x55a1f3d26dd0, L_0x55a1f3d275f0, C4<0>, C4<0>;
L_0x55a1f3d26eb0 .functor AND 1, L_0x55a1f3d27270, L_0x55a1f3d27430, C4<1>, C4<1>;
L_0x55a1f3d26f20 .functor AND 1, L_0x55a1f3d27270, L_0x55a1f3d275f0, C4<1>, C4<1>;
L_0x55a1f3d26fe0 .functor OR 1, L_0x55a1f3d26eb0, L_0x55a1f3d26f20, C4<0>, C4<0>;
L_0x55a1f3d270f0 .functor AND 1, L_0x55a1f3d275f0, L_0x55a1f3d27430, C4<1>, C4<1>;
L_0x55a1f3d27160 .functor OR 1, L_0x55a1f3d26fe0, L_0x55a1f3d270f0, C4<0>, C4<0>;
v0x55a1f34d7020_0 .net *"_s0", 0 0, L_0x55a1f3d26dd0;  1 drivers
v0x55a1f34cacd0_0 .net *"_s10", 0 0, L_0x55a1f3d270f0;  1 drivers
v0x55a1f34ca6d0_0 .net *"_s4", 0 0, L_0x55a1f3d26eb0;  1 drivers
v0x55a1f34ca790_0 .net *"_s6", 0 0, L_0x55a1f3d26f20;  1 drivers
v0x55a1f34bda70_0 .net *"_s8", 0 0, L_0x55a1f3d26fe0;  1 drivers
v0x55a1f34da370_0 .net "a", 0 0, L_0x55a1f3d27270;  1 drivers
v0x55a1f34da430_0 .net "b", 0 0, L_0x55a1f3d27430;  1 drivers
v0x55a1f34e32d0_0 .net "ca", 0 0, L_0x55a1f3d27160;  1 drivers
v0x55a1f34e3390_0 .net "cin", 0 0, L_0x55a1f3d275f0;  1 drivers
v0x55a1f34e02f0_0 .net "sum", 0 0, L_0x55a1f3d26e40;  1 drivers
S_0x55a1f30911f0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f30bacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f327ff50_0 .net "a", 31 0, L_0x55a1f3d3e8d0;  1 drivers
v0x55a1f32998b0_0 .net "b", 31 0, L_0x55a1f3d3e9c0;  1 drivers
v0x55a1f32992b0_0 .net "ca", 31 0, L_0x55a1f3d3e740;  1 drivers
v0x55a1f3299370_0 .net "cin", 31 0, L_0x55a1f3d3eab0;  1 drivers
v0x55a1f328cf60_0 .net "sum", 31 0, L_0x55a1f3d3e600;  1 drivers
L_0x55a1f3d334e0 .part L_0x55a1f3d3e8d0, 0, 16;
L_0x55a1f3d33580 .part L_0x55a1f3d3e9c0, 0, 16;
L_0x55a1f3d33620 .part L_0x55a1f3d3eab0, 0, 16;
L_0x55a1f3d3e2f0 .part L_0x55a1f3d3e8d0, 16, 16;
L_0x55a1f3d3e3e0 .part L_0x55a1f3d3e9c0, 16, 16;
L_0x55a1f3d3e4d0 .part L_0x55a1f3d3eab0, 16, 16;
L_0x55a1f3d3e600 .concat8 [ 16 16 0 0], L_0x55a1f3d331e0, L_0x55a1f3d3dff0;
L_0x55a1f3d3e740 .concat8 [ 16 16 0 0], L_0x55a1f3d33280, L_0x55a1f3d3e090;
S_0x55a1f30848a0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f30911f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f33c01f0_0 .net "a", 15 0, L_0x55a1f3d334e0;  1 drivers
v0x55a1f33b0830_0 .net "b", 15 0, L_0x55a1f3d33580;  1 drivers
v0x55a1f33b6700_0 .net "ca", 15 0, L_0x55a1f3d33280;  1 drivers
v0x55a1f33b67c0_0 .net "cin", 15 0, L_0x55a1f3d33620;  1 drivers
v0x55a1f33b37b0_0 .net "sum", 15 0, L_0x55a1f3d331e0;  1 drivers
L_0x55a1f3d2aff0 .part L_0x55a1f3d334e0, 0, 4;
L_0x55a1f3d2b090 .part L_0x55a1f3d33580, 0, 4;
L_0x55a1f3d2b130 .part L_0x55a1f3d33620, 0, 4;
L_0x55a1f3d2d980 .part L_0x55a1f3d334e0, 4, 4;
L_0x55a1f3d2da70 .part L_0x55a1f3d33580, 4, 4;
L_0x55a1f3d2db60 .part L_0x55a1f3d33620, 4, 4;
L_0x55a1f3d30440 .part L_0x55a1f3d334e0, 8, 4;
L_0x55a1f3d304e0 .part L_0x55a1f3d33580, 8, 4;
L_0x55a1f3d305d0 .part L_0x55a1f3d33620, 8, 4;
L_0x55a1f3d32de0 .part L_0x55a1f3d334e0, 12, 4;
L_0x55a1f3d32f10 .part L_0x55a1f3d33580, 12, 4;
L_0x55a1f3d33040 .part L_0x55a1f3d33620, 12, 4;
L_0x55a1f3d331e0 .concat8 [ 4 4 4 4], L_0x55a1f3d2ade0, L_0x55a1f3d2d770, L_0x55a1f3d30230, L_0x55a1f3d32bd0;
L_0x55a1f3d33280 .concat8 [ 4 4 4 4], L_0x55a1f3d2ae80, L_0x55a1f3d2d810, L_0x55a1f3d302d0, L_0x55a1f3d32c70;
S_0x55a1f3093d70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34570d0_0 .net "a", 3 0, L_0x55a1f3d2aff0;  1 drivers
v0x55a1f347ce30_0 .net "b", 3 0, L_0x55a1f3d2b090;  1 drivers
v0x55a1f347c6f0_0 .net "ca", 3 0, L_0x55a1f3d2ae80;  1 drivers
v0x55a1f347c7b0_0 .net "cin", 3 0, L_0x55a1f3d2b130;  1 drivers
v0x55a1f3456a40_0 .net "sum", 3 0, L_0x55a1f3d2ade0;  1 drivers
L_0x55a1f3d28da0 .part L_0x55a1f3d2aff0, 0, 1;
L_0x55a1f3d28ed0 .part L_0x55a1f3d2b090, 0, 1;
L_0x55a1f3d29000 .part L_0x55a1f3d2b130, 0, 1;
L_0x55a1f3d29610 .part L_0x55a1f3d2aff0, 1, 1;
L_0x55a1f3d29740 .part L_0x55a1f3d2b090, 1, 1;
L_0x55a1f3d29870 .part L_0x55a1f3d2b130, 1, 1;
L_0x55a1f3d29fb0 .part L_0x55a1f3d2aff0, 2, 1;
L_0x55a1f3d2a0e0 .part L_0x55a1f3d2b090, 2, 1;
L_0x55a1f3d2a260 .part L_0x55a1f3d2b130, 2, 1;
L_0x55a1f3d2a830 .part L_0x55a1f3d2aff0, 3, 1;
L_0x55a1f3d2a9f0 .part L_0x55a1f3d2b090, 3, 1;
L_0x55a1f3d2abb0 .part L_0x55a1f3d2b130, 3, 1;
L_0x55a1f3d2ade0 .concat8 [ 1 1 1 1], L_0x55a1f3d277b0, L_0x55a1f3d291a0, L_0x55a1f3d29a50, L_0x55a1f3d2a400;
L_0x55a1f3d2ae80 .concat8 [ 1 1 1 1], L_0x55a1f3d28c90, L_0x55a1f3d29500, L_0x55a1f3d29ea0, L_0x55a1f3d2a720;
S_0x55a1f309c800 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3093d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d27dc0 .functor XOR 1, L_0x55a1f3d28da0, L_0x55a1f3d28ed0, C4<0>, C4<0>;
L_0x55a1f3d277b0 .functor XOR 1, L_0x55a1f3d27dc0, L_0x55a1f3d29000, C4<0>, C4<0>;
L_0x55a1f3d28940 .functor AND 1, L_0x55a1f3d28da0, L_0x55a1f3d28ed0, C4<1>, C4<1>;
L_0x55a1f3d28a50 .functor AND 1, L_0x55a1f3d28da0, L_0x55a1f3d29000, C4<1>, C4<1>;
L_0x55a1f3d28b10 .functor OR 1, L_0x55a1f3d28940, L_0x55a1f3d28a50, C4<0>, C4<0>;
L_0x55a1f3d28c20 .functor AND 1, L_0x55a1f3d29000, L_0x55a1f3d28ed0, C4<1>, C4<1>;
L_0x55a1f3d28c90 .functor OR 1, L_0x55a1f3d28b10, L_0x55a1f3d28c20, C4<0>, C4<0>;
v0x55a1f347d920_0 .net *"_s0", 0 0, L_0x55a1f3d27dc0;  1 drivers
v0x55a1f347d290_0 .net *"_s10", 0 0, L_0x55a1f3d28c20;  1 drivers
v0x55a1f34b0ba0_0 .net *"_s4", 0 0, L_0x55a1f3d28940;  1 drivers
v0x55a1f34b0c60_0 .net *"_s6", 0 0, L_0x55a1f3d28a50;  1 drivers
v0x55a1f34b04a0_0 .net *"_s8", 0 0, L_0x55a1f3d28b10;  1 drivers
v0x55a1f348a310_0 .net "a", 0 0, L_0x55a1f3d28da0;  1 drivers
v0x55a1f348a3d0_0 .net "b", 0 0, L_0x55a1f3d28ed0;  1 drivers
v0x55a1f34b0070_0 .net "ca", 0 0, L_0x55a1f3d28c90;  1 drivers
v0x55a1f34b0130_0 .net "cin", 0 0, L_0x55a1f3d29000;  1 drivers
v0x55a1f34af9e0_0 .net "sum", 0 0, L_0x55a1f3d277b0;  1 drivers
S_0x55a1f309c420 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3093d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d29130 .functor XOR 1, L_0x55a1f3d29610, L_0x55a1f3d29740, C4<0>, C4<0>;
L_0x55a1f3d291a0 .functor XOR 1, L_0x55a1f3d29130, L_0x55a1f3d29870, C4<0>, C4<0>;
L_0x55a1f3d29210 .functor AND 1, L_0x55a1f3d29610, L_0x55a1f3d29740, C4<1>, C4<1>;
L_0x55a1f3d29280 .functor AND 1, L_0x55a1f3d29610, L_0x55a1f3d29870, C4<1>, C4<1>;
L_0x55a1f3d29340 .functor OR 1, L_0x55a1f3d29210, L_0x55a1f3d29280, C4<0>, C4<0>;
L_0x55a1f3d29450 .functor AND 1, L_0x55a1f3d29870, L_0x55a1f3d29740, C4<1>, C4<1>;
L_0x55a1f3d29500 .functor OR 1, L_0x55a1f3d29340, L_0x55a1f3d29450, C4<0>, C4<0>;
v0x55a1f3489c80_0 .net *"_s0", 0 0, L_0x55a1f3d29130;  1 drivers
v0x55a1f34a35e0_0 .net *"_s10", 0 0, L_0x55a1f3d29450;  1 drivers
v0x55a1f34a2fe0_0 .net *"_s4", 0 0, L_0x55a1f3d29210;  1 drivers
v0x55a1f34a30a0_0 .net *"_s6", 0 0, L_0x55a1f3d29280;  1 drivers
v0x55a1f3496c90_0 .net *"_s8", 0 0, L_0x55a1f3d29340;  1 drivers
v0x55a1f3496690_0 .net "a", 0 0, L_0x55a1f3d29610;  1 drivers
v0x55a1f3496750_0 .net "b", 0 0, L_0x55a1f3d29740;  1 drivers
v0x55a1f3489a30_0 .net "ca", 0 0, L_0x55a1f3d29500;  1 drivers
v0x55a1f3489af0_0 .net "cin", 0 0, L_0x55a1f3d29870;  1 drivers
v0x55a1f34a63e0_0 .net "sum", 0 0, L_0x55a1f3d291a0;  1 drivers
S_0x55a1f3093950 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3093d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d299e0 .functor XOR 1, L_0x55a1f3d29fb0, L_0x55a1f3d2a0e0, C4<0>, C4<0>;
L_0x55a1f3d29a50 .functor XOR 1, L_0x55a1f3d299e0, L_0x55a1f3d2a260, C4<0>, C4<0>;
L_0x55a1f3d29b10 .functor AND 1, L_0x55a1f3d29fb0, L_0x55a1f3d2a0e0, C4<1>, C4<1>;
L_0x55a1f3d29c20 .functor AND 1, L_0x55a1f3d29fb0, L_0x55a1f3d2a260, C4<1>, C4<1>;
L_0x55a1f3d29ce0 .functor OR 1, L_0x55a1f3d29b10, L_0x55a1f3d29c20, C4<0>, C4<0>;
L_0x55a1f3d29df0 .functor AND 1, L_0x55a1f3d2a260, L_0x55a1f3d2a0e0, C4<1>, C4<1>;
L_0x55a1f3d29ea0 .functor OR 1, L_0x55a1f3d29ce0, L_0x55a1f3d29df0, C4<0>, C4<0>;
v0x55a1f34af290_0 .net *"_s0", 0 0, L_0x55a1f3d299e0;  1 drivers
v0x55a1f34af350_0 .net *"_s10", 0 0, L_0x55a1f3d29df0;  1 drivers
v0x55a1f34ac200_0 .net *"_s4", 0 0, L_0x55a1f3d29b10;  1 drivers
v0x55a1f34a92b0_0 .net *"_s6", 0 0, L_0x55a1f3d29c20;  1 drivers
v0x55a1f34999e0_0 .net *"_s8", 0 0, L_0x55a1f3d29ce0;  1 drivers
v0x55a1f34a2940_0 .net "a", 0 0, L_0x55a1f3d29fb0;  1 drivers
v0x55a1f34a2a00_0 .net "b", 0 0, L_0x55a1f3d2a0e0;  1 drivers
v0x55a1f349f8b0_0 .net "ca", 0 0, L_0x55a1f3d29ea0;  1 drivers
v0x55a1f349f970_0 .net "cin", 0 0, L_0x55a1f3d2a260;  1 drivers
v0x55a1f349ca10_0 .net "sum", 0 0, L_0x55a1f3d29a50;  1 drivers
S_0x55a1f30998b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3093d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2a390 .functor XOR 1, L_0x55a1f3d2a830, L_0x55a1f3d2a9f0, C4<0>, C4<0>;
L_0x55a1f3d2a400 .functor XOR 1, L_0x55a1f3d2a390, L_0x55a1f3d2abb0, C4<0>, C4<0>;
L_0x55a1f3d2a470 .functor AND 1, L_0x55a1f3d2a830, L_0x55a1f3d2a9f0, C4<1>, C4<1>;
L_0x55a1f3d2a4e0 .functor AND 1, L_0x55a1f3d2a830, L_0x55a1f3d2abb0, C4<1>, C4<1>;
L_0x55a1f3d2a5a0 .functor OR 1, L_0x55a1f3d2a470, L_0x55a1f3d2a4e0, C4<0>, C4<0>;
L_0x55a1f3d2a6b0 .functor AND 1, L_0x55a1f3d2abb0, L_0x55a1f3d2a9f0, C4<1>, C4<1>;
L_0x55a1f3d2a720 .functor OR 1, L_0x55a1f3d2a5a0, L_0x55a1f3d2a6b0, C4<0>, C4<0>;
v0x55a1f348d090_0 .net *"_s0", 0 0, L_0x55a1f3d2a390;  1 drivers
v0x55a1f3495ff0_0 .net *"_s10", 0 0, L_0x55a1f3d2a6b0;  1 drivers
v0x55a1f3492f60_0 .net *"_s4", 0 0, L_0x55a1f3d2a470;  1 drivers
v0x55a1f3493020_0 .net *"_s6", 0 0, L_0x55a1f3d2a4e0;  1 drivers
v0x55a1f3490010_0 .net *"_s8", 0 0, L_0x55a1f3d2a5a0;  1 drivers
v0x55a1f3480650_0 .net "a", 0 0, L_0x55a1f3d2a830;  1 drivers
v0x55a1f3480710_0 .net "b", 0 0, L_0x55a1f3d2a9f0;  1 drivers
v0x55a1f3486520_0 .net "ca", 0 0, L_0x55a1f3d2a720;  1 drivers
v0x55a1f34865e0_0 .net "cin", 0 0, L_0x55a1f3d2abb0;  1 drivers
v0x55a1f3483680_0 .net "sum", 0 0, L_0x55a1f3d2a400;  1 drivers
S_0x55a1f30994d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3447900_0 .net "a", 3 0, L_0x55a1f3d2d980;  1 drivers
v0x55a1f3421770_0 .net "b", 3 0, L_0x55a1f3d2da70;  1 drivers
v0x55a1f34474d0_0 .net "ca", 3 0, L_0x55a1f3d2d810;  1 drivers
v0x55a1f3447590_0 .net "cin", 3 0, L_0x55a1f3d2db60;  1 drivers
v0x55a1f3446d90_0 .net "sum", 3 0, L_0x55a1f3d2d770;  1 drivers
L_0x55a1f3d2b730 .part L_0x55a1f3d2d980, 0, 1;
L_0x55a1f3d2b860 .part L_0x55a1f3d2da70, 0, 1;
L_0x55a1f3d2b990 .part L_0x55a1f3d2db60, 0, 1;
L_0x55a1f3d2bfa0 .part L_0x55a1f3d2d980, 1, 1;
L_0x55a1f3d2c0d0 .part L_0x55a1f3d2da70, 1, 1;
L_0x55a1f3d2c200 .part L_0x55a1f3d2db60, 1, 1;
L_0x55a1f3d2c940 .part L_0x55a1f3d2d980, 2, 1;
L_0x55a1f3d2ca70 .part L_0x55a1f3d2da70, 2, 1;
L_0x55a1f3d2cbf0 .part L_0x55a1f3d2db60, 2, 1;
L_0x55a1f3d2d1c0 .part L_0x55a1f3d2d980, 3, 1;
L_0x55a1f3d2d380 .part L_0x55a1f3d2da70, 3, 1;
L_0x55a1f3d2d540 .part L_0x55a1f3d2db60, 3, 1;
L_0x55a1f3d2d770 .concat8 [ 1 1 1 1], L_0x55a1f3d2b1d0, L_0x55a1f3d2bb30, L_0x55a1f3d2c3e0, L_0x55a1f3d2cd90;
L_0x55a1f3d2d810 .concat8 [ 1 1 1 1], L_0x55a1f3d2b620, L_0x55a1f3d2be90, L_0x55a1f3d2c830, L_0x55a1f3d2d0b0;
S_0x55a1f3096960 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2ad70 .functor XOR 1, L_0x55a1f3d2b730, L_0x55a1f3d2b860, C4<0>, C4<0>;
L_0x55a1f3d2b1d0 .functor XOR 1, L_0x55a1f3d2ad70, L_0x55a1f3d2b990, C4<0>, C4<0>;
L_0x55a1f3d2b290 .functor AND 1, L_0x55a1f3d2b730, L_0x55a1f3d2b860, C4<1>, C4<1>;
L_0x55a1f3d2b3a0 .functor AND 1, L_0x55a1f3d2b730, L_0x55a1f3d2b990, C4<1>, C4<1>;
L_0x55a1f3d2b460 .functor OR 1, L_0x55a1f3d2b290, L_0x55a1f3d2b3a0, C4<0>, C4<0>;
L_0x55a1f3d2b570 .functor AND 1, L_0x55a1f3d2b990, L_0x55a1f3d2b860, C4<1>, C4<1>;
L_0x55a1f3d2b620 .functor OR 1, L_0x55a1f3d2b460, L_0x55a1f3d2b570, C4<0>, C4<0>;
v0x55a1f34703a0_0 .net *"_s0", 0 0, L_0x55a1f3d2ad70;  1 drivers
v0x55a1f346fda0_0 .net *"_s10", 0 0, L_0x55a1f3d2b570;  1 drivers
v0x55a1f3463a50_0 .net *"_s4", 0 0, L_0x55a1f3d2b290;  1 drivers
v0x55a1f3463b10_0 .net *"_s6", 0 0, L_0x55a1f3d2b3a0;  1 drivers
v0x55a1f3463450_0 .net *"_s8", 0 0, L_0x55a1f3d2b460;  1 drivers
v0x55a1f34567f0_0 .net "a", 0 0, L_0x55a1f3d2b730;  1 drivers
v0x55a1f34568b0_0 .net "b", 0 0, L_0x55a1f3d2b860;  1 drivers
v0x55a1f34730f0_0 .net "ca", 0 0, L_0x55a1f3d2b620;  1 drivers
v0x55a1f34731b0_0 .net "cin", 0 0, L_0x55a1f3d2b990;  1 drivers
v0x55a1f347c100_0 .net "sum", 0 0, L_0x55a1f3d2b1d0;  1 drivers
S_0x55a1f3096580 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2bac0 .functor XOR 1, L_0x55a1f3d2bfa0, L_0x55a1f3d2c0d0, C4<0>, C4<0>;
L_0x55a1f3d2bb30 .functor XOR 1, L_0x55a1f3d2bac0, L_0x55a1f3d2c200, C4<0>, C4<0>;
L_0x55a1f3d2bba0 .functor AND 1, L_0x55a1f3d2bfa0, L_0x55a1f3d2c0d0, C4<1>, C4<1>;
L_0x55a1f3d2bc10 .functor AND 1, L_0x55a1f3d2bfa0, L_0x55a1f3d2c200, C4<1>, C4<1>;
L_0x55a1f3d2bcd0 .functor OR 1, L_0x55a1f3d2bba0, L_0x55a1f3d2bc10, C4<0>, C4<0>;
L_0x55a1f3d2bde0 .functor AND 1, L_0x55a1f3d2c200, L_0x55a1f3d2c0d0, C4<1>, C4<1>;
L_0x55a1f3d2be90 .functor OR 1, L_0x55a1f3d2bcd0, L_0x55a1f3d2bde0, C4<0>, C4<0>;
v0x55a1f3478fc0_0 .net *"_s0", 0 0, L_0x55a1f3d2bac0;  1 drivers
v0x55a1f3476070_0 .net *"_s10", 0 0, L_0x55a1f3d2bde0;  1 drivers
v0x55a1f34667a0_0 .net *"_s4", 0 0, L_0x55a1f3d2bba0;  1 drivers
v0x55a1f3466860_0 .net *"_s6", 0 0, L_0x55a1f3d2bc10;  1 drivers
v0x55a1f346f700_0 .net *"_s8", 0 0, L_0x55a1f3d2bcd0;  1 drivers
v0x55a1f346c670_0 .net "a", 0 0, L_0x55a1f3d2bfa0;  1 drivers
v0x55a1f346c730_0 .net "b", 0 0, L_0x55a1f3d2c0d0;  1 drivers
v0x55a1f3469720_0 .net "ca", 0 0, L_0x55a1f3d2be90;  1 drivers
v0x55a1f34697e0_0 .net "cin", 0 0, L_0x55a1f3d2c200;  1 drivers
v0x55a1f3459f00_0 .net "sum", 0 0, L_0x55a1f3d2bb30;  1 drivers
S_0x55a1f30935d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2c370 .functor XOR 1, L_0x55a1f3d2c940, L_0x55a1f3d2ca70, C4<0>, C4<0>;
L_0x55a1f3d2c3e0 .functor XOR 1, L_0x55a1f3d2c370, L_0x55a1f3d2cbf0, C4<0>, C4<0>;
L_0x55a1f3d2c4a0 .functor AND 1, L_0x55a1f3d2c940, L_0x55a1f3d2ca70, C4<1>, C4<1>;
L_0x55a1f3d2c5b0 .functor AND 1, L_0x55a1f3d2c940, L_0x55a1f3d2cbf0, C4<1>, C4<1>;
L_0x55a1f3d2c670 .functor OR 1, L_0x55a1f3d2c4a0, L_0x55a1f3d2c5b0, C4<0>, C4<0>;
L_0x55a1f3d2c780 .functor AND 1, L_0x55a1f3d2cbf0, L_0x55a1f3d2ca70, C4<1>, C4<1>;
L_0x55a1f3d2c830 .functor OR 1, L_0x55a1f3d2c670, L_0x55a1f3d2c780, C4<0>, C4<0>;
v0x55a1f3462db0_0 .net *"_s0", 0 0, L_0x55a1f3d2c370;  1 drivers
v0x55a1f3462e70_0 .net *"_s10", 0 0, L_0x55a1f3d2c780;  1 drivers
v0x55a1f345fd20_0 .net *"_s4", 0 0, L_0x55a1f3d2c4a0;  1 drivers
v0x55a1f345cdd0_0 .net *"_s6", 0 0, L_0x55a1f3d2c5b0;  1 drivers
v0x55a1f344d410_0 .net *"_s8", 0 0, L_0x55a1f3d2c670;  1 drivers
v0x55a1f34532e0_0 .net "a", 0 0, L_0x55a1f3d2c940;  1 drivers
v0x55a1f34533a0_0 .net "b", 0 0, L_0x55a1f3d2ca70;  1 drivers
v0x55a1f3450390_0 .net "ca", 0 0, L_0x55a1f3d2c830;  1 drivers
v0x55a1f3450450_0 .net "cin", 0 0, L_0x55a1f3d2cbf0;  1 drivers
v0x55a1f33e11e0_0 .net "sum", 0 0, L_0x55a1f3d2c3e0;  1 drivers
S_0x55a1f309a900 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30994d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2cd20 .functor XOR 1, L_0x55a1f3d2d1c0, L_0x55a1f3d2d380, C4<0>, C4<0>;
L_0x55a1f3d2cd90 .functor XOR 1, L_0x55a1f3d2cd20, L_0x55a1f3d2d540, C4<0>, C4<0>;
L_0x55a1f3d2ce00 .functor AND 1, L_0x55a1f3d2d1c0, L_0x55a1f3d2d380, C4<1>, C4<1>;
L_0x55a1f3d2ce70 .functor AND 1, L_0x55a1f3d2d1c0, L_0x55a1f3d2d540, C4<1>, C4<1>;
L_0x55a1f3d2cf30 .functor OR 1, L_0x55a1f3d2ce00, L_0x55a1f3d2ce70, C4<0>, C4<0>;
L_0x55a1f3d2d040 .functor AND 1, L_0x55a1f3d2d540, L_0x55a1f3d2d380, C4<1>, C4<1>;
L_0x55a1f3d2d0b0 .functor OR 1, L_0x55a1f3d2cf30, L_0x55a1f3d2d040, C4<0>, C4<0>;
v0x55a1f3448cf0_0 .net *"_s0", 0 0, L_0x55a1f3d2cd20;  1 drivers
v0x55a1f34489e0_0 .net *"_s10", 0 0, L_0x55a1f3d2d040;  1 drivers
v0x55a1f33e19e0_0 .net *"_s4", 0 0, L_0x55a1f3d2ce00;  1 drivers
v0x55a1f33e1aa0_0 .net *"_s6", 0 0, L_0x55a1f3d2ce70;  1 drivers
v0x55a1f33e1380_0 .net *"_s8", 0 0, L_0x55a1f3d2cf30;  1 drivers
v0x55a1f3414d80_0 .net "a", 0 0, L_0x55a1f3d2d1c0;  1 drivers
v0x55a1f3414e40_0 .net "b", 0 0, L_0x55a1f3d2d380;  1 drivers
v0x55a1f34146f0_0 .net "ca", 0 0, L_0x55a1f3d2d0b0;  1 drivers
v0x55a1f34147b0_0 .net "cin", 0 0, L_0x55a1f3d2d540;  1 drivers
v0x55a1f34480b0_0 .net "sum", 0 0, L_0x55a1f3d2cd90;  1 drivers
S_0x55a1f309bd30 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33edc50_0 .net "a", 3 0, L_0x55a1f3d30440;  1 drivers
v0x55a1f340a550_0 .net "b", 3 0, L_0x55a1f3d304e0;  1 drivers
v0x55a1f34134b0_0 .net "ca", 3 0, L_0x55a1f3d302d0;  1 drivers
v0x55a1f3410420_0 .net "cin", 3 0, L_0x55a1f3d305d0;  1 drivers
v0x55a1f340d4d0_0 .net "sum", 3 0, L_0x55a1f3d30230;  1 drivers
L_0x55a1f3d2e1f0 .part L_0x55a1f3d30440, 0, 1;
L_0x55a1f3d2e320 .part L_0x55a1f3d304e0, 0, 1;
L_0x55a1f3d2e450 .part L_0x55a1f3d305d0, 0, 1;
L_0x55a1f3d2ea60 .part L_0x55a1f3d30440, 1, 1;
L_0x55a1f3d2eb90 .part L_0x55a1f3d304e0, 1, 1;
L_0x55a1f3d2ecc0 .part L_0x55a1f3d305d0, 1, 1;
L_0x55a1f3d2f400 .part L_0x55a1f3d30440, 2, 1;
L_0x55a1f3d2f530 .part L_0x55a1f3d304e0, 2, 1;
L_0x55a1f3d2f6b0 .part L_0x55a1f3d305d0, 2, 1;
L_0x55a1f3d2fc80 .part L_0x55a1f3d30440, 3, 1;
L_0x55a1f3d2fe40 .part L_0x55a1f3d304e0, 3, 1;
L_0x55a1f3d30000 .part L_0x55a1f3d305d0, 3, 1;
L_0x55a1f3d30230 .concat8 [ 1 1 1 1], L_0x55a1f3d2dc90, L_0x55a1f3d2e5f0, L_0x55a1f3d2eea0, L_0x55a1f3d2f850;
L_0x55a1f3d302d0 .concat8 [ 1 1 1 1], L_0x55a1f3d2e0e0, L_0x55a1f3d2e950, L_0x55a1f3d2f2f0, L_0x55a1f3d2fb70;
S_0x55a1f30979b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f309bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2d700 .functor XOR 1, L_0x55a1f3d2e1f0, L_0x55a1f3d2e320, C4<0>, C4<0>;
L_0x55a1f3d2dc90 .functor XOR 1, L_0x55a1f3d2d700, L_0x55a1f3d2e450, C4<0>, C4<0>;
L_0x55a1f3d2dd50 .functor AND 1, L_0x55a1f3d2e1f0, L_0x55a1f3d2e320, C4<1>, C4<1>;
L_0x55a1f3d2de60 .functor AND 1, L_0x55a1f3d2e1f0, L_0x55a1f3d2e450, C4<1>, C4<1>;
L_0x55a1f3d2df20 .functor OR 1, L_0x55a1f3d2dd50, L_0x55a1f3d2de60, C4<0>, C4<0>;
L_0x55a1f3d2e030 .functor AND 1, L_0x55a1f3d2e450, L_0x55a1f3d2e320, C4<1>, C4<1>;
L_0x55a1f3d2e0e0 .functor OR 1, L_0x55a1f3d2df20, L_0x55a1f3d2e030, C4<0>, C4<0>;
v0x55a1f34210e0_0 .net *"_s0", 0 0, L_0x55a1f3d2d700;  1 drivers
v0x55a1f34211a0_0 .net *"_s10", 0 0, L_0x55a1f3d2e030;  1 drivers
v0x55a1f343aa40_0 .net *"_s4", 0 0, L_0x55a1f3d2dd50;  1 drivers
v0x55a1f343a440_0 .net *"_s6", 0 0, L_0x55a1f3d2de60;  1 drivers
v0x55a1f342e0f0_0 .net *"_s8", 0 0, L_0x55a1f3d2df20;  1 drivers
v0x55a1f342daf0_0 .net "a", 0 0, L_0x55a1f3d2e1f0;  1 drivers
v0x55a1f342dbb0_0 .net "b", 0 0, L_0x55a1f3d2e320;  1 drivers
v0x55a1f3420e90_0 .net "ca", 0 0, L_0x55a1f3d2e0e0;  1 drivers
v0x55a1f3420f50_0 .net "cin", 0 0, L_0x55a1f3d2e450;  1 drivers
v0x55a1f343d840_0 .net "sum", 0 0, L_0x55a1f3d2dc90;  1 drivers
S_0x55a1f3098de0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f309bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2e580 .functor XOR 1, L_0x55a1f3d2ea60, L_0x55a1f3d2eb90, C4<0>, C4<0>;
L_0x55a1f3d2e5f0 .functor XOR 1, L_0x55a1f3d2e580, L_0x55a1f3d2ecc0, C4<0>, C4<0>;
L_0x55a1f3d2e660 .functor AND 1, L_0x55a1f3d2ea60, L_0x55a1f3d2eb90, C4<1>, C4<1>;
L_0x55a1f3d2e6d0 .functor AND 1, L_0x55a1f3d2ea60, L_0x55a1f3d2ecc0, C4<1>, C4<1>;
L_0x55a1f3d2e790 .functor OR 1, L_0x55a1f3d2e660, L_0x55a1f3d2e6d0, C4<0>, C4<0>;
L_0x55a1f3d2e8a0 .functor AND 1, L_0x55a1f3d2ecc0, L_0x55a1f3d2eb90, C4<1>, C4<1>;
L_0x55a1f3d2e950 .functor OR 1, L_0x55a1f3d2e790, L_0x55a1f3d2e8a0, C4<0>, C4<0>;
v0x55a1f34466f0_0 .net *"_s0", 0 0, L_0x55a1f3d2e580;  1 drivers
v0x55a1f3443660_0 .net *"_s10", 0 0, L_0x55a1f3d2e8a0;  1 drivers
v0x55a1f3440710_0 .net *"_s4", 0 0, L_0x55a1f3d2e660;  1 drivers
v0x55a1f34407d0_0 .net *"_s6", 0 0, L_0x55a1f3d2e6d0;  1 drivers
v0x55a1f3430e40_0 .net *"_s8", 0 0, L_0x55a1f3d2e790;  1 drivers
v0x55a1f3439da0_0 .net "a", 0 0, L_0x55a1f3d2ea60;  1 drivers
v0x55a1f3439e60_0 .net "b", 0 0, L_0x55a1f3d2eb90;  1 drivers
v0x55a1f3436d10_0 .net "ca", 0 0, L_0x55a1f3d2e950;  1 drivers
v0x55a1f3436dd0_0 .net "cin", 0 0, L_0x55a1f3d2ecc0;  1 drivers
v0x55a1f3433e70_0 .net "sum", 0 0, L_0x55a1f3d2e5f0;  1 drivers
S_0x55a1f3094a60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f309bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2ee30 .functor XOR 1, L_0x55a1f3d2f400, L_0x55a1f3d2f530, C4<0>, C4<0>;
L_0x55a1f3d2eea0 .functor XOR 1, L_0x55a1f3d2ee30, L_0x55a1f3d2f6b0, C4<0>, C4<0>;
L_0x55a1f3d2ef60 .functor AND 1, L_0x55a1f3d2f400, L_0x55a1f3d2f530, C4<1>, C4<1>;
L_0x55a1f3d2f070 .functor AND 1, L_0x55a1f3d2f400, L_0x55a1f3d2f6b0, C4<1>, C4<1>;
L_0x55a1f3d2f130 .functor OR 1, L_0x55a1f3d2ef60, L_0x55a1f3d2f070, C4<0>, C4<0>;
L_0x55a1f3d2f240 .functor AND 1, L_0x55a1f3d2f6b0, L_0x55a1f3d2f530, C4<1>, C4<1>;
L_0x55a1f3d2f2f0 .functor OR 1, L_0x55a1f3d2f130, L_0x55a1f3d2f240, C4<0>, C4<0>;
v0x55a1f34244f0_0 .net *"_s0", 0 0, L_0x55a1f3d2ee30;  1 drivers
v0x55a1f34245b0_0 .net *"_s10", 0 0, L_0x55a1f3d2f240;  1 drivers
v0x55a1f342d450_0 .net *"_s4", 0 0, L_0x55a1f3d2ef60;  1 drivers
v0x55a1f342a3c0_0 .net *"_s6", 0 0, L_0x55a1f3d2f070;  1 drivers
v0x55a1f3427470_0 .net *"_s8", 0 0, L_0x55a1f3d2f130;  1 drivers
v0x55a1f3417ab0_0 .net "a", 0 0, L_0x55a1f3d2f400;  1 drivers
v0x55a1f3417b70_0 .net "b", 0 0, L_0x55a1f3d2f530;  1 drivers
v0x55a1f341d980_0 .net "ca", 0 0, L_0x55a1f3d2f2f0;  1 drivers
v0x55a1f341da40_0 .net "cin", 0 0, L_0x55a1f3d2f6b0;  1 drivers
v0x55a1f341aae0_0 .net "sum", 0 0, L_0x55a1f3d2eea0;  1 drivers
S_0x55a1f3095e90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f309bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d2f7e0 .functor XOR 1, L_0x55a1f3d2fc80, L_0x55a1f3d2fe40, C4<0>, C4<0>;
L_0x55a1f3d2f850 .functor XOR 1, L_0x55a1f3d2f7e0, L_0x55a1f3d30000, C4<0>, C4<0>;
L_0x55a1f3d2f8c0 .functor AND 1, L_0x55a1f3d2fc80, L_0x55a1f3d2fe40, C4<1>, C4<1>;
L_0x55a1f3d2f930 .functor AND 1, L_0x55a1f3d2fc80, L_0x55a1f3d30000, C4<1>, C4<1>;
L_0x55a1f3d2f9f0 .functor OR 1, L_0x55a1f3d2f8c0, L_0x55a1f3d2f930, C4<0>, C4<0>;
L_0x55a1f3d2fb00 .functor AND 1, L_0x55a1f3d30000, L_0x55a1f3d2fe40, C4<1>, C4<1>;
L_0x55a1f3d2fb70 .functor OR 1, L_0x55a1f3d2f9f0, L_0x55a1f3d2fb00, C4<0>, C4<0>;
v0x55a1f33ee530_0 .net *"_s0", 0 0, L_0x55a1f3d2f7e0;  1 drivers
v0x55a1f3414290_0 .net *"_s10", 0 0, L_0x55a1f3d2fb00;  1 drivers
v0x55a1f3413b50_0 .net *"_s4", 0 0, L_0x55a1f3d2f8c0;  1 drivers
v0x55a1f33edea0_0 .net *"_s6", 0 0, L_0x55a1f3d2f930;  1 drivers
v0x55a1f3407800_0 .net *"_s8", 0 0, L_0x55a1f3d2f9f0;  1 drivers
v0x55a1f3407200_0 .net "a", 0 0, L_0x55a1f3d2fc80;  1 drivers
v0x55a1f34072c0_0 .net "b", 0 0, L_0x55a1f3d2fe40;  1 drivers
v0x55a1f33faeb0_0 .net "ca", 0 0, L_0x55a1f3d2fb70;  1 drivers
v0x55a1f33faf70_0 .net "cin", 0 0, L_0x55a1f3d30000;  1 drivers
v0x55a1f33fa960_0 .net "sum", 0 0, L_0x55a1f3d2f850;  1 drivers
S_0x55a1f3091b50 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33cfa90_0 .net "a", 3 0, L_0x55a1f3d32de0;  1 drivers
v0x55a1f33ccb40_0 .net "b", 3 0, L_0x55a1f3d32f10;  1 drivers
v0x55a1f33bd270_0 .net "ca", 3 0, L_0x55a1f3d32c70;  1 drivers
v0x55a1f33c61d0_0 .net "cin", 3 0, L_0x55a1f3d33040;  1 drivers
v0x55a1f33c3140_0 .net "sum", 3 0, L_0x55a1f3d32bd0;  1 drivers
L_0x55a1f3d30b90 .part L_0x55a1f3d32de0, 0, 1;
L_0x55a1f3d30cc0 .part L_0x55a1f3d32f10, 0, 1;
L_0x55a1f3d30df0 .part L_0x55a1f3d33040, 0, 1;
L_0x55a1f3d31400 .part L_0x55a1f3d32de0, 1, 1;
L_0x55a1f3d31530 .part L_0x55a1f3d32f10, 1, 1;
L_0x55a1f3d31660 .part L_0x55a1f3d33040, 1, 1;
L_0x55a1f3d31da0 .part L_0x55a1f3d32de0, 2, 1;
L_0x55a1f3d31ed0 .part L_0x55a1f3d32f10, 2, 1;
L_0x55a1f3d32050 .part L_0x55a1f3d33040, 2, 1;
L_0x55a1f3d32620 .part L_0x55a1f3d32de0, 3, 1;
L_0x55a1f3d327e0 .part L_0x55a1f3d32f10, 3, 1;
L_0x55a1f3d329a0 .part L_0x55a1f3d33040, 3, 1;
L_0x55a1f3d32bd0 .concat8 [ 1 1 1 1], L_0x55a1f3d30670, L_0x55a1f3d30f90, L_0x55a1f3d31840, L_0x55a1f3d321f0;
L_0x55a1f3d32c70 .concat8 [ 1 1 1 1], L_0x55a1f3d30a80, L_0x55a1f3d312f0, L_0x55a1f3d31c90, L_0x55a1f3d32510;
S_0x55a1f3092ee0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3091b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d301c0 .functor XOR 1, L_0x55a1f3d30b90, L_0x55a1f3d30cc0, C4<0>, C4<0>;
L_0x55a1f3d30670 .functor XOR 1, L_0x55a1f3d301c0, L_0x55a1f3d30df0, C4<0>, C4<0>;
L_0x55a1f3d30730 .functor AND 1, L_0x55a1f3d30b90, L_0x55a1f3d30cc0, C4<1>, C4<1>;
L_0x55a1f3d30840 .functor AND 1, L_0x55a1f3d30b90, L_0x55a1f3d30df0, C4<1>, C4<1>;
L_0x55a1f3d30900 .functor OR 1, L_0x55a1f3d30730, L_0x55a1f3d30840, C4<0>, C4<0>;
L_0x55a1f3d30a10 .functor AND 1, L_0x55a1f3d30df0, L_0x55a1f3d30cc0, C4<1>, C4<1>;
L_0x55a1f3d30a80 .functor OR 1, L_0x55a1f3d30900, L_0x55a1f3d30a10, C4<0>, C4<0>;
v0x55a1f33fdc00_0 .net *"_s0", 0 0, L_0x55a1f3d301c0;  1 drivers
v0x55a1f33fdcc0_0 .net *"_s10", 0 0, L_0x55a1f3d30a10;  1 drivers
v0x55a1f3406b60_0 .net *"_s4", 0 0, L_0x55a1f3d30730;  1 drivers
v0x55a1f3403ad0_0 .net *"_s6", 0 0, L_0x55a1f3d30840;  1 drivers
v0x55a1f3400b80_0 .net *"_s8", 0 0, L_0x55a1f3d30900;  1 drivers
v0x55a1f33f12b0_0 .net "a", 0 0, L_0x55a1f3d30b90;  1 drivers
v0x55a1f33f1370_0 .net "b", 0 0, L_0x55a1f3d30cc0;  1 drivers
v0x55a1f33fa210_0 .net "ca", 0 0, L_0x55a1f3d30a80;  1 drivers
v0x55a1f33fa2d0_0 .net "cin", 0 0, L_0x55a1f3d30df0;  1 drivers
v0x55a1f33f7230_0 .net "sum", 0 0, L_0x55a1f3d30670;  1 drivers
S_0x55a1f3087420 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3091b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d30f20 .functor XOR 1, L_0x55a1f3d31400, L_0x55a1f3d31530, C4<0>, C4<0>;
L_0x55a1f3d30f90 .functor XOR 1, L_0x55a1f3d30f20, L_0x55a1f3d31660, C4<0>, C4<0>;
L_0x55a1f3d31000 .functor AND 1, L_0x55a1f3d31400, L_0x55a1f3d31530, C4<1>, C4<1>;
L_0x55a1f3d31070 .functor AND 1, L_0x55a1f3d31400, L_0x55a1f3d31660, C4<1>, C4<1>;
L_0x55a1f3d31130 .functor OR 1, L_0x55a1f3d31000, L_0x55a1f3d31070, C4<0>, C4<0>;
L_0x55a1f3d31240 .functor AND 1, L_0x55a1f3d31660, L_0x55a1f3d31530, C4<1>, C4<1>;
L_0x55a1f3d312f0 .functor OR 1, L_0x55a1f3d31130, L_0x55a1f3d31240, C4<0>, C4<0>;
v0x55a1f33f4230_0 .net *"_s0", 0 0, L_0x55a1f3d30f20;  1 drivers
v0x55a1f33e4870_0 .net *"_s10", 0 0, L_0x55a1f3d31240;  1 drivers
v0x55a1f33ea740_0 .net *"_s4", 0 0, L_0x55a1f3d31000;  1 drivers
v0x55a1f33e77f0_0 .net *"_s6", 0 0, L_0x55a1f3d31070;  1 drivers
v0x55a1f33adb00_0 .net *"_s8", 0 0, L_0x55a1f3d31130;  1 drivers
v0x55a1f33ad470_0 .net "a", 0 0, L_0x55a1f3d31400;  1 drivers
v0x55a1f33ad530_0 .net "b", 0 0, L_0x55a1f3d31530;  1 drivers
v0x55a1f33e0d80_0 .net "ca", 0 0, L_0x55a1f3d312f0;  1 drivers
v0x55a1f33e0e40_0 .net "cin", 0 0, L_0x55a1f3d31660;  1 drivers
v0x55a1f33e0730_0 .net "sum", 0 0, L_0x55a1f3d30f90;  1 drivers
S_0x55a1f308feb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3091b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d317d0 .functor XOR 1, L_0x55a1f3d31da0, L_0x55a1f3d31ed0, C4<0>, C4<0>;
L_0x55a1f3d31840 .functor XOR 1, L_0x55a1f3d317d0, L_0x55a1f3d32050, C4<0>, C4<0>;
L_0x55a1f3d31900 .functor AND 1, L_0x55a1f3d31da0, L_0x55a1f3d31ed0, C4<1>, C4<1>;
L_0x55a1f3d31a10 .functor AND 1, L_0x55a1f3d31da0, L_0x55a1f3d32050, C4<1>, C4<1>;
L_0x55a1f3d31ad0 .functor OR 1, L_0x55a1f3d31900, L_0x55a1f3d31a10, C4<0>, C4<0>;
L_0x55a1f3d31be0 .functor AND 1, L_0x55a1f3d32050, L_0x55a1f3d31ed0, C4<1>, C4<1>;
L_0x55a1f3d31c90 .functor OR 1, L_0x55a1f3d31ad0, L_0x55a1f3d31be0, C4<0>, C4<0>;
v0x55a1f33ba4f0_0 .net *"_s0", 0 0, L_0x55a1f3d317d0;  1 drivers
v0x55a1f33ba5b0_0 .net *"_s10", 0 0, L_0x55a1f3d31be0;  1 drivers
v0x55a1f33e0250_0 .net *"_s4", 0 0, L_0x55a1f3d31900;  1 drivers
v0x55a1f33dfb10_0 .net *"_s6", 0 0, L_0x55a1f3d31a10;  1 drivers
v0x55a1f33b9e60_0 .net *"_s8", 0 0, L_0x55a1f3d31ad0;  1 drivers
v0x55a1f33d37c0_0 .net "a", 0 0, L_0x55a1f3d31da0;  1 drivers
v0x55a1f33d3880_0 .net "b", 0 0, L_0x55a1f3d31ed0;  1 drivers
v0x55a1f33d31c0_0 .net "ca", 0 0, L_0x55a1f3d31c90;  1 drivers
v0x55a1f33d3280_0 .net "cin", 0 0, L_0x55a1f3d32050;  1 drivers
v0x55a1f33c6f20_0 .net "sum", 0 0, L_0x55a1f3d31840;  1 drivers
S_0x55a1f308fad0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3091b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d32180 .functor XOR 1, L_0x55a1f3d32620, L_0x55a1f3d327e0, C4<0>, C4<0>;
L_0x55a1f3d321f0 .functor XOR 1, L_0x55a1f3d32180, L_0x55a1f3d329a0, C4<0>, C4<0>;
L_0x55a1f3d32260 .functor AND 1, L_0x55a1f3d32620, L_0x55a1f3d327e0, C4<1>, C4<1>;
L_0x55a1f3d322d0 .functor AND 1, L_0x55a1f3d32620, L_0x55a1f3d329a0, C4<1>, C4<1>;
L_0x55a1f3d32390 .functor OR 1, L_0x55a1f3d32260, L_0x55a1f3d322d0, C4<0>, C4<0>;
L_0x55a1f3d324a0 .functor AND 1, L_0x55a1f3d329a0, L_0x55a1f3d327e0, C4<1>, C4<1>;
L_0x55a1f3d32510 .functor OR 1, L_0x55a1f3d32390, L_0x55a1f3d324a0, C4<0>, C4<0>;
v0x55a1f33c6870_0 .net *"_s0", 0 0, L_0x55a1f3d32180;  1 drivers
v0x55a1f33b9c10_0 .net *"_s10", 0 0, L_0x55a1f3d324a0;  1 drivers
v0x55a1f33d6510_0 .net *"_s4", 0 0, L_0x55a1f3d32260;  1 drivers
v0x55a1f33df470_0 .net *"_s6", 0 0, L_0x55a1f3d322d0;  1 drivers
v0x55a1f33dc3e0_0 .net *"_s8", 0 0, L_0x55a1f3d32390;  1 drivers
v0x55a1f33d9490_0 .net "a", 0 0, L_0x55a1f3d32620;  1 drivers
v0x55a1f33d9550_0 .net "b", 0 0, L_0x55a1f3d327e0;  1 drivers
v0x55a1f33c9bc0_0 .net "ca", 0 0, L_0x55a1f3d32510;  1 drivers
v0x55a1f33c9c80_0 .net "cin", 0 0, L_0x55a1f3d329a0;  1 drivers
v0x55a1f33d2bd0_0 .net "sum", 0 0, L_0x55a1f3d321f0;  1 drivers
S_0x55a1f3087000 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f30911f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f32a6e70_0 .net "a", 15 0, L_0x55a1f3d3e2f0;  1 drivers
v0x55a1f32a6770_0 .net "b", 15 0, L_0x55a1f3d3e3e0;  1 drivers
v0x55a1f32805e0_0 .net "ca", 15 0, L_0x55a1f3d3e090;  1 drivers
v0x55a1f32a6340_0 .net "cin", 15 0, L_0x55a1f3d3e4d0;  1 drivers
v0x55a1f32a5c00_0 .net "sum", 15 0, L_0x55a1f3d3dff0;  1 drivers
L_0x55a1f3d35e00 .part L_0x55a1f3d3e2f0, 0, 4;
L_0x55a1f3d35ea0 .part L_0x55a1f3d3e3e0, 0, 4;
L_0x55a1f3d35f40 .part L_0x55a1f3d3e4d0, 0, 4;
L_0x55a1f3d38790 .part L_0x55a1f3d3e2f0, 4, 4;
L_0x55a1f3d38880 .part L_0x55a1f3d3e3e0, 4, 4;
L_0x55a1f3d38970 .part L_0x55a1f3d3e4d0, 4, 4;
L_0x55a1f3d3b250 .part L_0x55a1f3d3e2f0, 8, 4;
L_0x55a1f3d3b2f0 .part L_0x55a1f3d3e3e0, 8, 4;
L_0x55a1f3d3b3e0 .part L_0x55a1f3d3e4d0, 8, 4;
L_0x55a1f3d3dbf0 .part L_0x55a1f3d3e2f0, 12, 4;
L_0x55a1f3d3dd20 .part L_0x55a1f3d3e3e0, 12, 4;
L_0x55a1f3d3de50 .part L_0x55a1f3d3e4d0, 12, 4;
L_0x55a1f3d3dff0 .concat8 [ 4 4 4 4], L_0x55a1f3d35ba0, L_0x55a1f3d38580, L_0x55a1f3d3b040, L_0x55a1f3d3d9e0;
L_0x55a1f3d3e090 .concat8 [ 4 4 4 4], L_0x55a1f3d35c40, L_0x55a1f3d38620, L_0x55a1f3d3b0e0, L_0x55a1f3d3da80;
S_0x55a1f308cf60 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3087000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33439b0_0 .net "a", 3 0, L_0x55a1f3d35e00;  1 drivers
v0x55a1f3343320_0 .net "b", 3 0, L_0x55a1f3d35ea0;  1 drivers
v0x55a1f3376c30_0 .net "ca", 3 0, L_0x55a1f3d35c40;  1 drivers
v0x55a1f3376530_0 .net "cin", 3 0, L_0x55a1f3d35f40;  1 drivers
v0x55a1f33503a0_0 .net "sum", 3 0, L_0x55a1f3d35ba0;  1 drivers
L_0x55a1f3d33bb0 .part L_0x55a1f3d35e00, 0, 1;
L_0x55a1f3d33ce0 .part L_0x55a1f3d35ea0, 0, 1;
L_0x55a1f3d33e10 .part L_0x55a1f3d35f40, 0, 1;
L_0x55a1f3d34420 .part L_0x55a1f3d35e00, 1, 1;
L_0x55a1f3d34550 .part L_0x55a1f3d35ea0, 1, 1;
L_0x55a1f3d34680 .part L_0x55a1f3d35f40, 1, 1;
L_0x55a1f3d34dc0 .part L_0x55a1f3d35e00, 2, 1;
L_0x55a1f3d34ef0 .part L_0x55a1f3d35ea0, 2, 1;
L_0x55a1f3d35020 .part L_0x55a1f3d35f40, 2, 1;
L_0x55a1f3d355f0 .part L_0x55a1f3d35e00, 3, 1;
L_0x55a1f3d357b0 .part L_0x55a1f3d35ea0, 3, 1;
L_0x55a1f3d35970 .part L_0x55a1f3d35f40, 3, 1;
L_0x55a1f3d35ba0 .concat8 [ 1 1 1 1], L_0x55a1f3d32b60, L_0x55a1f3d33fb0, L_0x55a1f3d34860, L_0x55a1f3d351c0;
L_0x55a1f3d35c40 .concat8 [ 1 1 1 1], L_0x55a1f3d33aa0, L_0x55a1f3d34310, L_0x55a1f3d34cb0, L_0x55a1f3d354e0;
S_0x55a1f308cb80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f308cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d33170 .functor XOR 1, L_0x55a1f3d33bb0, L_0x55a1f3d33ce0, C4<0>, C4<0>;
L_0x55a1f3d32b60 .functor XOR 1, L_0x55a1f3d33170, L_0x55a1f3d33e10, C4<0>, C4<0>;
L_0x55a1f3d33710 .functor AND 1, L_0x55a1f3d33bb0, L_0x55a1f3d33ce0, C4<1>, C4<1>;
L_0x55a1f3d33820 .functor AND 1, L_0x55a1f3d33bb0, L_0x55a1f3d33e10, C4<1>, C4<1>;
L_0x55a1f3d338e0 .functor OR 1, L_0x55a1f3d33710, L_0x55a1f3d33820, C4<0>, C4<0>;
L_0x55a1f3d339f0 .functor AND 1, L_0x55a1f3d33e10, L_0x55a1f3d33ce0, C4<1>, C4<1>;
L_0x55a1f3d33aa0 .functor OR 1, L_0x55a1f3d338e0, L_0x55a1f3d339f0, C4<0>, C4<0>;
v0x55a1f33872b0_0 .net *"_s0", 0 0, L_0x55a1f3d33170;  1 drivers
v0x55a1f33ad010_0 .net *"_s10", 0 0, L_0x55a1f3d339f0;  1 drivers
v0x55a1f33ac8d0_0 .net *"_s4", 0 0, L_0x55a1f3d33710;  1 drivers
v0x55a1f3386c20_0 .net *"_s6", 0 0, L_0x55a1f3d33820;  1 drivers
v0x55a1f33a0580_0 .net *"_s8", 0 0, L_0x55a1f3d338e0;  1 drivers
v0x55a1f339ff80_0 .net "a", 0 0, L_0x55a1f3d33bb0;  1 drivers
v0x55a1f33a0040_0 .net "b", 0 0, L_0x55a1f3d33ce0;  1 drivers
v0x55a1f3393c30_0 .net "ca", 0 0, L_0x55a1f3d33aa0;  1 drivers
v0x55a1f3393cf0_0 .net "cin", 0 0, L_0x55a1f3d33e10;  1 drivers
v0x55a1f33936e0_0 .net "sum", 0 0, L_0x55a1f3d32b60;  1 drivers
S_0x55a1f308a010 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f308cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d33f40 .functor XOR 1, L_0x55a1f3d34420, L_0x55a1f3d34550, C4<0>, C4<0>;
L_0x55a1f3d33fb0 .functor XOR 1, L_0x55a1f3d33f40, L_0x55a1f3d34680, C4<0>, C4<0>;
L_0x55a1f3d34020 .functor AND 1, L_0x55a1f3d34420, L_0x55a1f3d34550, C4<1>, C4<1>;
L_0x55a1f3d34090 .functor AND 1, L_0x55a1f3d34420, L_0x55a1f3d34680, C4<1>, C4<1>;
L_0x55a1f3d34150 .functor OR 1, L_0x55a1f3d34020, L_0x55a1f3d34090, C4<0>, C4<0>;
L_0x55a1f3d34260 .functor AND 1, L_0x55a1f3d34680, L_0x55a1f3d34550, C4<1>, C4<1>;
L_0x55a1f3d34310 .functor OR 1, L_0x55a1f3d34150, L_0x55a1f3d34260, C4<0>, C4<0>;
v0x55a1f33869d0_0 .net *"_s0", 0 0, L_0x55a1f3d33f40;  1 drivers
v0x55a1f33a32d0_0 .net *"_s10", 0 0, L_0x55a1f3d34260;  1 drivers
v0x55a1f33ac230_0 .net *"_s4", 0 0, L_0x55a1f3d34020;  1 drivers
v0x55a1f33a91a0_0 .net *"_s6", 0 0, L_0x55a1f3d34090;  1 drivers
v0x55a1f33a6250_0 .net *"_s8", 0 0, L_0x55a1f3d34150;  1 drivers
v0x55a1f3396980_0 .net "a", 0 0, L_0x55a1f3d34420;  1 drivers
v0x55a1f3396a40_0 .net "b", 0 0, L_0x55a1f3d34550;  1 drivers
v0x55a1f339f8e0_0 .net "ca", 0 0, L_0x55a1f3d34310;  1 drivers
v0x55a1f339f9a0_0 .net "cin", 0 0, L_0x55a1f3d34680;  1 drivers
v0x55a1f339c900_0 .net "sum", 0 0, L_0x55a1f3d33fb0;  1 drivers
S_0x55a1f3089c30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f308cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d347f0 .functor XOR 1, L_0x55a1f3d34dc0, L_0x55a1f3d34ef0, C4<0>, C4<0>;
L_0x55a1f3d34860 .functor XOR 1, L_0x55a1f3d347f0, L_0x55a1f3d35020, C4<0>, C4<0>;
L_0x55a1f3d34920 .functor AND 1, L_0x55a1f3d34dc0, L_0x55a1f3d34ef0, C4<1>, C4<1>;
L_0x55a1f3d34a30 .functor AND 1, L_0x55a1f3d34dc0, L_0x55a1f3d35020, C4<1>, C4<1>;
L_0x55a1f3d34af0 .functor OR 1, L_0x55a1f3d34920, L_0x55a1f3d34a30, C4<0>, C4<0>;
L_0x55a1f3d34c00 .functor AND 1, L_0x55a1f3d35020, L_0x55a1f3d34ef0, C4<1>, C4<1>;
L_0x55a1f3d34cb0 .functor OR 1, L_0x55a1f3d34af0, L_0x55a1f3d34c00, C4<0>, C4<0>;
v0x55a1f3399900_0 .net *"_s0", 0 0, L_0x55a1f3d347f0;  1 drivers
v0x55a1f33999c0_0 .net *"_s10", 0 0, L_0x55a1f3d34c00;  1 drivers
v0x55a1f338a030_0 .net *"_s4", 0 0, L_0x55a1f3d34920;  1 drivers
v0x55a1f3392f90_0 .net *"_s6", 0 0, L_0x55a1f3d34a30;  1 drivers
v0x55a1f338ff00_0 .net *"_s8", 0 0, L_0x55a1f3d34af0;  1 drivers
v0x55a1f338cfb0_0 .net "a", 0 0, L_0x55a1f3d34dc0;  1 drivers
v0x55a1f338d070_0 .net "b", 0 0, L_0x55a1f3d34ef0;  1 drivers
v0x55a1f337d5f0_0 .net "ca", 0 0, L_0x55a1f3d34cb0;  1 drivers
v0x55a1f337d6b0_0 .net "cin", 0 0, L_0x55a1f3d35020;  1 drivers
v0x55a1f3383570_0 .net "sum", 0 0, L_0x55a1f3d34860;  1 drivers
S_0x55a1f3086c80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f308cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d35150 .functor XOR 1, L_0x55a1f3d355f0, L_0x55a1f3d357b0, C4<0>, C4<0>;
L_0x55a1f3d351c0 .functor XOR 1, L_0x55a1f3d35150, L_0x55a1f3d35970, C4<0>, C4<0>;
L_0x55a1f3d35230 .functor AND 1, L_0x55a1f3d355f0, L_0x55a1f3d357b0, C4<1>, C4<1>;
L_0x55a1f3d352a0 .functor AND 1, L_0x55a1f3d355f0, L_0x55a1f3d35970, C4<1>, C4<1>;
L_0x55a1f3d35360 .functor OR 1, L_0x55a1f3d35230, L_0x55a1f3d352a0, C4<0>, C4<0>;
L_0x55a1f3d35470 .functor AND 1, L_0x55a1f3d35970, L_0x55a1f3d357b0, C4<1>, C4<1>;
L_0x55a1f3d354e0 .functor OR 1, L_0x55a1f3d35360, L_0x55a1f3d35470, C4<0>, C4<0>;
v0x55a1f3380570_0 .net *"_s0", 0 0, L_0x55a1f3d35150;  1 drivers
v0x55a1f3378780_0 .net *"_s10", 0 0, L_0x55a1f3d35470;  1 drivers
v0x55a1f3378500_0 .net *"_s4", 0 0, L_0x55a1f3d35230;  1 drivers
v0x55a1f330fd60_0 .net *"_s6", 0 0, L_0x55a1f3d352a0;  1 drivers
v0x55a1f3377920_0 .net *"_s8", 0 0, L_0x55a1f3d35360;  1 drivers
v0x55a1f3377610_0 .net "a", 0 0, L_0x55a1f3d355f0;  1 drivers
v0x55a1f33776d0_0 .net "b", 0 0, L_0x55a1f3d357b0;  1 drivers
v0x55a1f3310610_0 .net "ca", 0 0, L_0x55a1f3d354e0;  1 drivers
v0x55a1f33106d0_0 .net "cin", 0 0, L_0x55a1f3d35970;  1 drivers
v0x55a1f3310060_0 .net "sum", 0 0, L_0x55a1f3d351c0;  1 drivers
S_0x55a1f308dfb0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3087000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33294e0_0 .net "a", 3 0, L_0x55a1f3d38790;  1 drivers
v0x55a1f331c880_0 .net "b", 3 0, L_0x55a1f3d38880;  1 drivers
v0x55a1f3339180_0 .net "ca", 3 0, L_0x55a1f3d38620;  1 drivers
v0x55a1f33420e0_0 .net "cin", 3 0, L_0x55a1f3d38970;  1 drivers
v0x55a1f333f050_0 .net "sum", 3 0, L_0x55a1f3d38580;  1 drivers
L_0x55a1f3d36540 .part L_0x55a1f3d38790, 0, 1;
L_0x55a1f3d36670 .part L_0x55a1f3d38880, 0, 1;
L_0x55a1f3d367a0 .part L_0x55a1f3d38970, 0, 1;
L_0x55a1f3d36db0 .part L_0x55a1f3d38790, 1, 1;
L_0x55a1f3d36ee0 .part L_0x55a1f3d38880, 1, 1;
L_0x55a1f3d37010 .part L_0x55a1f3d38970, 1, 1;
L_0x55a1f3d37750 .part L_0x55a1f3d38790, 2, 1;
L_0x55a1f3d37880 .part L_0x55a1f3d38880, 2, 1;
L_0x55a1f3d37a00 .part L_0x55a1f3d38970, 2, 1;
L_0x55a1f3d37fd0 .part L_0x55a1f3d38790, 3, 1;
L_0x55a1f3d38190 .part L_0x55a1f3d38880, 3, 1;
L_0x55a1f3d38350 .part L_0x55a1f3d38970, 3, 1;
L_0x55a1f3d38580 .concat8 [ 1 1 1 1], L_0x55a1f3d35fe0, L_0x55a1f3d36940, L_0x55a1f3d371f0, L_0x55a1f3d37ba0;
L_0x55a1f3d38620 .concat8 [ 1 1 1 1], L_0x55a1f3d36430, L_0x55a1f3d36ca0, L_0x55a1f3d37640, L_0x55a1f3d37ec0;
S_0x55a1f308f3e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f308dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d35b30 .functor XOR 1, L_0x55a1f3d36540, L_0x55a1f3d36670, C4<0>, C4<0>;
L_0x55a1f3d35fe0 .functor XOR 1, L_0x55a1f3d35b30, L_0x55a1f3d367a0, C4<0>, C4<0>;
L_0x55a1f3d360a0 .functor AND 1, L_0x55a1f3d36540, L_0x55a1f3d36670, C4<1>, C4<1>;
L_0x55a1f3d361b0 .functor AND 1, L_0x55a1f3d36540, L_0x55a1f3d367a0, C4<1>, C4<1>;
L_0x55a1f3d36270 .functor OR 1, L_0x55a1f3d360a0, L_0x55a1f3d361b0, C4<0>, C4<0>;
L_0x55a1f3d36380 .functor AND 1, L_0x55a1f3d367a0, L_0x55a1f3d36670, C4<1>, C4<1>;
L_0x55a1f3d36430 .functor OR 1, L_0x55a1f3d36270, L_0x55a1f3d36380, C4<0>, C4<0>;
v0x55a1f3376100_0 .net *"_s0", 0 0, L_0x55a1f3d35b30;  1 drivers
v0x55a1f33761c0_0 .net *"_s10", 0 0, L_0x55a1f3d36380;  1 drivers
v0x55a1f33759c0_0 .net *"_s4", 0 0, L_0x55a1f3d360a0;  1 drivers
v0x55a1f334fd10_0 .net *"_s6", 0 0, L_0x55a1f3d361b0;  1 drivers
v0x55a1f3369670_0 .net *"_s8", 0 0, L_0x55a1f3d36270;  1 drivers
v0x55a1f3369070_0 .net "a", 0 0, L_0x55a1f3d36540;  1 drivers
v0x55a1f3369130_0 .net "b", 0 0, L_0x55a1f3d36670;  1 drivers
v0x55a1f335cd20_0 .net "ca", 0 0, L_0x55a1f3d36430;  1 drivers
v0x55a1f335cde0_0 .net "cin", 0 0, L_0x55a1f3d367a0;  1 drivers
v0x55a1f335c7d0_0 .net "sum", 0 0, L_0x55a1f3d35fe0;  1 drivers
S_0x55a1f308b060 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f308dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d368d0 .functor XOR 1, L_0x55a1f3d36db0, L_0x55a1f3d36ee0, C4<0>, C4<0>;
L_0x55a1f3d36940 .functor XOR 1, L_0x55a1f3d368d0, L_0x55a1f3d37010, C4<0>, C4<0>;
L_0x55a1f3d369b0 .functor AND 1, L_0x55a1f3d36db0, L_0x55a1f3d36ee0, C4<1>, C4<1>;
L_0x55a1f3d36a20 .functor AND 1, L_0x55a1f3d36db0, L_0x55a1f3d37010, C4<1>, C4<1>;
L_0x55a1f3d36ae0 .functor OR 1, L_0x55a1f3d369b0, L_0x55a1f3d36a20, C4<0>, C4<0>;
L_0x55a1f3d36bf0 .functor AND 1, L_0x55a1f3d37010, L_0x55a1f3d36ee0, C4<1>, C4<1>;
L_0x55a1f3d36ca0 .functor OR 1, L_0x55a1f3d36ae0, L_0x55a1f3d36bf0, C4<0>, C4<0>;
v0x55a1f334fac0_0 .net *"_s0", 0 0, L_0x55a1f3d368d0;  1 drivers
v0x55a1f336c3c0_0 .net *"_s10", 0 0, L_0x55a1f3d36bf0;  1 drivers
v0x55a1f3375320_0 .net *"_s4", 0 0, L_0x55a1f3d369b0;  1 drivers
v0x55a1f3372290_0 .net *"_s6", 0 0, L_0x55a1f3d36a20;  1 drivers
v0x55a1f336f340_0 .net *"_s8", 0 0, L_0x55a1f3d36ae0;  1 drivers
v0x55a1f335fa70_0 .net "a", 0 0, L_0x55a1f3d36db0;  1 drivers
v0x55a1f335fb30_0 .net "b", 0 0, L_0x55a1f3d36ee0;  1 drivers
v0x55a1f33689d0_0 .net "ca", 0 0, L_0x55a1f3d36ca0;  1 drivers
v0x55a1f3368a90_0 .net "cin", 0 0, L_0x55a1f3d37010;  1 drivers
v0x55a1f33659f0_0 .net "sum", 0 0, L_0x55a1f3d36940;  1 drivers
S_0x55a1f308c490 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f308dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d37180 .functor XOR 1, L_0x55a1f3d37750, L_0x55a1f3d37880, C4<0>, C4<0>;
L_0x55a1f3d371f0 .functor XOR 1, L_0x55a1f3d37180, L_0x55a1f3d37a00, C4<0>, C4<0>;
L_0x55a1f3d372b0 .functor AND 1, L_0x55a1f3d37750, L_0x55a1f3d37880, C4<1>, C4<1>;
L_0x55a1f3d373c0 .functor AND 1, L_0x55a1f3d37750, L_0x55a1f3d37a00, C4<1>, C4<1>;
L_0x55a1f3d37480 .functor OR 1, L_0x55a1f3d372b0, L_0x55a1f3d373c0, C4<0>, C4<0>;
L_0x55a1f3d37590 .functor AND 1, L_0x55a1f3d37a00, L_0x55a1f3d37880, C4<1>, C4<1>;
L_0x55a1f3d37640 .functor OR 1, L_0x55a1f3d37480, L_0x55a1f3d37590, C4<0>, C4<0>;
v0x55a1f33629f0_0 .net *"_s0", 0 0, L_0x55a1f3d37180;  1 drivers
v0x55a1f3362ab0_0 .net *"_s10", 0 0, L_0x55a1f3d37590;  1 drivers
v0x55a1f3353120_0 .net *"_s4", 0 0, L_0x55a1f3d372b0;  1 drivers
v0x55a1f335c080_0 .net *"_s6", 0 0, L_0x55a1f3d373c0;  1 drivers
v0x55a1f3358ff0_0 .net *"_s8", 0 0, L_0x55a1f3d37480;  1 drivers
v0x55a1f33560a0_0 .net "a", 0 0, L_0x55a1f3d37750;  1 drivers
v0x55a1f3356160_0 .net "b", 0 0, L_0x55a1f3d37880;  1 drivers
v0x55a1f33466e0_0 .net "ca", 0 0, L_0x55a1f3d37640;  1 drivers
v0x55a1f33467a0_0 .net "cin", 0 0, L_0x55a1f3d37a00;  1 drivers
v0x55a1f334c660_0 .net "sum", 0 0, L_0x55a1f3d371f0;  1 drivers
S_0x55a1f3088110 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f308dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d37b30 .functor XOR 1, L_0x55a1f3d37fd0, L_0x55a1f3d38190, C4<0>, C4<0>;
L_0x55a1f3d37ba0 .functor XOR 1, L_0x55a1f3d37b30, L_0x55a1f3d38350, C4<0>, C4<0>;
L_0x55a1f3d37c10 .functor AND 1, L_0x55a1f3d37fd0, L_0x55a1f3d38190, C4<1>, C4<1>;
L_0x55a1f3d37c80 .functor AND 1, L_0x55a1f3d37fd0, L_0x55a1f3d38350, C4<1>, C4<1>;
L_0x55a1f3d37d40 .functor OR 1, L_0x55a1f3d37c10, L_0x55a1f3d37c80, C4<0>, C4<0>;
L_0x55a1f3d37e50 .functor AND 1, L_0x55a1f3d38350, L_0x55a1f3d38190, C4<1>, C4<1>;
L_0x55a1f3d37ec0 .functor OR 1, L_0x55a1f3d37d40, L_0x55a1f3d37e50, C4<0>, C4<0>;
v0x55a1f3349660_0 .net *"_s0", 0 0, L_0x55a1f3d37b30;  1 drivers
v0x55a1f331d160_0 .net *"_s10", 0 0, L_0x55a1f3d37e50;  1 drivers
v0x55a1f3342ec0_0 .net *"_s4", 0 0, L_0x55a1f3d37c10;  1 drivers
v0x55a1f3342780_0 .net *"_s6", 0 0, L_0x55a1f3d37c80;  1 drivers
v0x55a1f331cad0_0 .net *"_s8", 0 0, L_0x55a1f3d37d40;  1 drivers
v0x55a1f3336430_0 .net "a", 0 0, L_0x55a1f3d37fd0;  1 drivers
v0x55a1f33364f0_0 .net "b", 0 0, L_0x55a1f3d38190;  1 drivers
v0x55a1f3335e30_0 .net "ca", 0 0, L_0x55a1f3d37ec0;  1 drivers
v0x55a1f3335ef0_0 .net "cin", 0 0, L_0x55a1f3d38350;  1 drivers
v0x55a1f3329b90_0 .net "sum", 0 0, L_0x55a1f3d37ba0;  1 drivers
S_0x55a1f3089540 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3087000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32f87f0_0 .net "a", 3 0, L_0x55a1f3d3b250;  1 drivers
v0x55a1f3301750_0 .net "b", 3 0, L_0x55a1f3d3b2f0;  1 drivers
v0x55a1f32fe6c0_0 .net "ca", 3 0, L_0x55a1f3d3b0e0;  1 drivers
v0x55a1f32fb770_0 .net "cin", 3 0, L_0x55a1f3d3b3e0;  1 drivers
v0x55a1f32ebea0_0 .net "sum", 3 0, L_0x55a1f3d3b040;  1 drivers
L_0x55a1f3d39000 .part L_0x55a1f3d3b250, 0, 1;
L_0x55a1f3d39130 .part L_0x55a1f3d3b2f0, 0, 1;
L_0x55a1f3d39260 .part L_0x55a1f3d3b3e0, 0, 1;
L_0x55a1f3d39870 .part L_0x55a1f3d3b250, 1, 1;
L_0x55a1f3d399a0 .part L_0x55a1f3d3b2f0, 1, 1;
L_0x55a1f3d39ad0 .part L_0x55a1f3d3b3e0, 1, 1;
L_0x55a1f3d3a210 .part L_0x55a1f3d3b250, 2, 1;
L_0x55a1f3d3a340 .part L_0x55a1f3d3b2f0, 2, 1;
L_0x55a1f3d3a4c0 .part L_0x55a1f3d3b3e0, 2, 1;
L_0x55a1f3d3aa90 .part L_0x55a1f3d3b250, 3, 1;
L_0x55a1f3d3ac50 .part L_0x55a1f3d3b2f0, 3, 1;
L_0x55a1f3d3ae10 .part L_0x55a1f3d3b3e0, 3, 1;
L_0x55a1f3d3b040 .concat8 [ 1 1 1 1], L_0x55a1f3d38aa0, L_0x55a1f3d39400, L_0x55a1f3d39cb0, L_0x55a1f3d3a660;
L_0x55a1f3d3b0e0 .concat8 [ 1 1 1 1], L_0x55a1f3d38ef0, L_0x55a1f3d39760, L_0x55a1f3d3a100, L_0x55a1f3d3a980;
S_0x55a1f3085200 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3089540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d38510 .functor XOR 1, L_0x55a1f3d39000, L_0x55a1f3d39130, C4<0>, C4<0>;
L_0x55a1f3d38aa0 .functor XOR 1, L_0x55a1f3d38510, L_0x55a1f3d39260, C4<0>, C4<0>;
L_0x55a1f3d38b60 .functor AND 1, L_0x55a1f3d39000, L_0x55a1f3d39130, C4<1>, C4<1>;
L_0x55a1f3d38c70 .functor AND 1, L_0x55a1f3d39000, L_0x55a1f3d39260, C4<1>, C4<1>;
L_0x55a1f3d38d30 .functor OR 1, L_0x55a1f3d38b60, L_0x55a1f3d38c70, C4<0>, C4<0>;
L_0x55a1f3d38e40 .functor AND 1, L_0x55a1f3d39260, L_0x55a1f3d39130, C4<1>, C4<1>;
L_0x55a1f3d38ef0 .functor OR 1, L_0x55a1f3d38d30, L_0x55a1f3d38e40, C4<0>, C4<0>;
v0x55a1f333c100_0 .net *"_s0", 0 0, L_0x55a1f3d38510;  1 drivers
v0x55a1f333c1a0_0 .net *"_s10", 0 0, L_0x55a1f3d38e40;  1 drivers
v0x55a1f332c830_0 .net *"_s4", 0 0, L_0x55a1f3d38b60;  1 drivers
v0x55a1f3335790_0 .net *"_s6", 0 0, L_0x55a1f3d38c70;  1 drivers
v0x55a1f3332700_0 .net *"_s8", 0 0, L_0x55a1f3d38d30;  1 drivers
v0x55a1f332f7b0_0 .net "a", 0 0, L_0x55a1f3d39000;  1 drivers
v0x55a1f332f870_0 .net "b", 0 0, L_0x55a1f3d39130;  1 drivers
v0x55a1f331fee0_0 .net "ca", 0 0, L_0x55a1f3d38ef0;  1 drivers
v0x55a1f331ffa0_0 .net "cin", 0 0, L_0x55a1f3d39260;  1 drivers
v0x55a1f3328e40_0 .net "sum", 0 0, L_0x55a1f3d38aa0;  1 drivers
S_0x55a1f3086590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3089540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d39390 .functor XOR 1, L_0x55a1f3d39870, L_0x55a1f3d399a0, C4<0>, C4<0>;
L_0x55a1f3d39400 .functor XOR 1, L_0x55a1f3d39390, L_0x55a1f3d39ad0, C4<0>, C4<0>;
L_0x55a1f3d39470 .functor AND 1, L_0x55a1f3d39870, L_0x55a1f3d399a0, C4<1>, C4<1>;
L_0x55a1f3d394e0 .functor AND 1, L_0x55a1f3d39870, L_0x55a1f3d39ad0, C4<1>, C4<1>;
L_0x55a1f3d395a0 .functor OR 1, L_0x55a1f3d39470, L_0x55a1f3d394e0, C4<0>, C4<0>;
L_0x55a1f3d396b0 .functor AND 1, L_0x55a1f3d39ad0, L_0x55a1f3d399a0, C4<1>, C4<1>;
L_0x55a1f3d39760 .functor OR 1, L_0x55a1f3d395a0, L_0x55a1f3d396b0, C4<0>, C4<0>;
v0x55a1f3325db0_0 .net *"_s0", 0 0, L_0x55a1f3d39390;  1 drivers
v0x55a1f3325e70_0 .net *"_s10", 0 0, L_0x55a1f3d396b0;  1 drivers
v0x55a1f3322e60_0 .net *"_s4", 0 0, L_0x55a1f3d39470;  1 drivers
v0x55a1f33134a0_0 .net *"_s6", 0 0, L_0x55a1f3d394e0;  1 drivers
v0x55a1f3319370_0 .net *"_s8", 0 0, L_0x55a1f3d395a0;  1 drivers
v0x55a1f3316420_0 .net "a", 0 0, L_0x55a1f3d39870;  1 drivers
v0x55a1f33164e0_0 .net "b", 0 0, L_0x55a1f3d399a0;  1 drivers
v0x55a1f32dc730_0 .net "ca", 0 0, L_0x55a1f3d39760;  1 drivers
v0x55a1f32dc7f0_0 .net "cin", 0 0, L_0x55a1f3d39ad0;  1 drivers
v0x55a1f32dc150_0 .net "sum", 0 0, L_0x55a1f3d39400;  1 drivers
S_0x55a1f307aad0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3089540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d39c40 .functor XOR 1, L_0x55a1f3d3a210, L_0x55a1f3d3a340, C4<0>, C4<0>;
L_0x55a1f3d39cb0 .functor XOR 1, L_0x55a1f3d39c40, L_0x55a1f3d3a4c0, C4<0>, C4<0>;
L_0x55a1f3d39d70 .functor AND 1, L_0x55a1f3d3a210, L_0x55a1f3d3a340, C4<1>, C4<1>;
L_0x55a1f3d39e80 .functor AND 1, L_0x55a1f3d3a210, L_0x55a1f3d3a4c0, C4<1>, C4<1>;
L_0x55a1f3d39f40 .functor OR 1, L_0x55a1f3d39d70, L_0x55a1f3d39e80, C4<0>, C4<0>;
L_0x55a1f3d3a050 .functor AND 1, L_0x55a1f3d3a4c0, L_0x55a1f3d3a340, C4<1>, C4<1>;
L_0x55a1f3d3a100 .functor OR 1, L_0x55a1f3d39f40, L_0x55a1f3d3a050, C4<0>, C4<0>;
v0x55a1f330f9b0_0 .net *"_s0", 0 0, L_0x55a1f3d39c40;  1 drivers
v0x55a1f330fa70_0 .net *"_s10", 0 0, L_0x55a1f3d3a050;  1 drivers
v0x55a1f330f2b0_0 .net *"_s4", 0 0, L_0x55a1f3d39d70;  1 drivers
v0x55a1f32e9120_0 .net *"_s6", 0 0, L_0x55a1f3d39e80;  1 drivers
v0x55a1f330ee80_0 .net *"_s8", 0 0, L_0x55a1f3d39f40;  1 drivers
v0x55a1f330e740_0 .net "a", 0 0, L_0x55a1f3d3a210;  1 drivers
v0x55a1f330e800_0 .net "b", 0 0, L_0x55a1f3d3a340;  1 drivers
v0x55a1f32e8a90_0 .net "ca", 0 0, L_0x55a1f3d3a100;  1 drivers
v0x55a1f32e8b50_0 .net "cin", 0 0, L_0x55a1f3d3a4c0;  1 drivers
v0x55a1f33024a0_0 .net "sum", 0 0, L_0x55a1f3d39cb0;  1 drivers
S_0x55a1f3083560 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3089540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3a5f0 .functor XOR 1, L_0x55a1f3d3aa90, L_0x55a1f3d3ac50, C4<0>, C4<0>;
L_0x55a1f3d3a660 .functor XOR 1, L_0x55a1f3d3a5f0, L_0x55a1f3d3ae10, C4<0>, C4<0>;
L_0x55a1f3d3a6d0 .functor AND 1, L_0x55a1f3d3aa90, L_0x55a1f3d3ac50, C4<1>, C4<1>;
L_0x55a1f3d3a740 .functor AND 1, L_0x55a1f3d3aa90, L_0x55a1f3d3ae10, C4<1>, C4<1>;
L_0x55a1f3d3a800 .functor OR 1, L_0x55a1f3d3a6d0, L_0x55a1f3d3a740, C4<0>, C4<0>;
L_0x55a1f3d3a910 .functor AND 1, L_0x55a1f3d3ae10, L_0x55a1f3d3ac50, C4<1>, C4<1>;
L_0x55a1f3d3a980 .functor OR 1, L_0x55a1f3d3a800, L_0x55a1f3d3a910, C4<0>, C4<0>;
v0x55a1f3301df0_0 .net *"_s0", 0 0, L_0x55a1f3d3a5f0;  1 drivers
v0x55a1f32f5aa0_0 .net *"_s10", 0 0, L_0x55a1f3d3a910;  1 drivers
v0x55a1f32f54a0_0 .net *"_s4", 0 0, L_0x55a1f3d3a6d0;  1 drivers
v0x55a1f32e8840_0 .net *"_s6", 0 0, L_0x55a1f3d3a740;  1 drivers
v0x55a1f3305140_0 .net *"_s8", 0 0, L_0x55a1f3d3a800;  1 drivers
v0x55a1f330e0a0_0 .net "a", 0 0, L_0x55a1f3d3aa90;  1 drivers
v0x55a1f330e160_0 .net "b", 0 0, L_0x55a1f3d3ac50;  1 drivers
v0x55a1f330b010_0 .net "ca", 0 0, L_0x55a1f3d3a980;  1 drivers
v0x55a1f330b0d0_0 .net "cin", 0 0, L_0x55a1f3d3ae10;  1 drivers
v0x55a1f3308170_0 .net "sum", 0 0, L_0x55a1f3d3a660;  1 drivers
S_0x55a1f3083180 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3087000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32a7b60_0 .net "a", 3 0, L_0x55a1f3d3dbf0;  1 drivers
v0x55a1f32a7850_0 .net "b", 3 0, L_0x55a1f3d3dd20;  1 drivers
v0x55a1f32407b0_0 .net "ca", 3 0, L_0x55a1f3d3da80;  1 drivers
v0x55a1f3273bf0_0 .net "cin", 3 0, L_0x55a1f3d3de50;  1 drivers
v0x55a1f3273560_0 .net "sum", 3 0, L_0x55a1f3d3d9e0;  1 drivers
L_0x55a1f3d3b9a0 .part L_0x55a1f3d3dbf0, 0, 1;
L_0x55a1f3d3bad0 .part L_0x55a1f3d3dd20, 0, 1;
L_0x55a1f3d3bc00 .part L_0x55a1f3d3de50, 0, 1;
L_0x55a1f3d3c210 .part L_0x55a1f3d3dbf0, 1, 1;
L_0x55a1f3d3c340 .part L_0x55a1f3d3dd20, 1, 1;
L_0x55a1f3d3c470 .part L_0x55a1f3d3de50, 1, 1;
L_0x55a1f3d3cbb0 .part L_0x55a1f3d3dbf0, 2, 1;
L_0x55a1f3d3cce0 .part L_0x55a1f3d3dd20, 2, 1;
L_0x55a1f3d3ce60 .part L_0x55a1f3d3de50, 2, 1;
L_0x55a1f3d3d430 .part L_0x55a1f3d3dbf0, 3, 1;
L_0x55a1f3d3d5f0 .part L_0x55a1f3d3dd20, 3, 1;
L_0x55a1f3d3d7b0 .part L_0x55a1f3d3de50, 3, 1;
L_0x55a1f3d3d9e0 .concat8 [ 1 1 1 1], L_0x55a1f3d3b480, L_0x55a1f3d3bda0, L_0x55a1f3d3c650, L_0x55a1f3d3d000;
L_0x55a1f3d3da80 .concat8 [ 1 1 1 1], L_0x55a1f3d3b890, L_0x55a1f3d3c100, L_0x55a1f3d3caa0, L_0x55a1f3d3d320;
S_0x55a1f307a6b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3083180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3afd0 .functor XOR 1, L_0x55a1f3d3b9a0, L_0x55a1f3d3bad0, C4<0>, C4<0>;
L_0x55a1f3d3b480 .functor XOR 1, L_0x55a1f3d3afd0, L_0x55a1f3d3bc00, C4<0>, C4<0>;
L_0x55a1f3d3b540 .functor AND 1, L_0x55a1f3d3b9a0, L_0x55a1f3d3bad0, C4<1>, C4<1>;
L_0x55a1f3d3b650 .functor AND 1, L_0x55a1f3d3b9a0, L_0x55a1f3d3bc00, C4<1>, C4<1>;
L_0x55a1f3d3b710 .functor OR 1, L_0x55a1f3d3b540, L_0x55a1f3d3b650, C4<0>, C4<0>;
L_0x55a1f3d3b820 .functor AND 1, L_0x55a1f3d3bc00, L_0x55a1f3d3bad0, C4<1>, C4<1>;
L_0x55a1f3d3b890 .functor OR 1, L_0x55a1f3d3b710, L_0x55a1f3d3b820, C4<0>, C4<0>;
v0x55a1f32f4e00_0 .net *"_s0", 0 0, L_0x55a1f3d3afd0;  1 drivers
v0x55a1f32f4ec0_0 .net *"_s10", 0 0, L_0x55a1f3d3b820;  1 drivers
v0x55a1f32f1d70_0 .net *"_s4", 0 0, L_0x55a1f3d3b540;  1 drivers
v0x55a1f32eee20_0 .net *"_s6", 0 0, L_0x55a1f3d3b650;  1 drivers
v0x55a1f32df460_0 .net *"_s8", 0 0, L_0x55a1f3d3b710;  1 drivers
v0x55a1f32e5330_0 .net "a", 0 0, L_0x55a1f3d3b9a0;  1 drivers
v0x55a1f32e53f0_0 .net "b", 0 0, L_0x55a1f3d3bad0;  1 drivers
v0x55a1f32e23e0_0 .net "ca", 0 0, L_0x55a1f3d3b890;  1 drivers
v0x55a1f32e24a0_0 .net "cin", 0 0, L_0x55a1f3d3bc00;  1 drivers
v0x55a1f32b5f90_0 .net "sum", 0 0, L_0x55a1f3d3b480;  1 drivers
S_0x55a1f3080610 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3083180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3bd30 .functor XOR 1, L_0x55a1f3d3c210, L_0x55a1f3d3c340, C4<0>, C4<0>;
L_0x55a1f3d3bda0 .functor XOR 1, L_0x55a1f3d3bd30, L_0x55a1f3d3c470, C4<0>, C4<0>;
L_0x55a1f3d3be10 .functor AND 1, L_0x55a1f3d3c210, L_0x55a1f3d3c340, C4<1>, C4<1>;
L_0x55a1f3d3be80 .functor AND 1, L_0x55a1f3d3c210, L_0x55a1f3d3c470, C4<1>, C4<1>;
L_0x55a1f3d3bf40 .functor OR 1, L_0x55a1f3d3be10, L_0x55a1f3d3be80, C4<0>, C4<0>;
L_0x55a1f3d3c050 .functor AND 1, L_0x55a1f3d3c470, L_0x55a1f3d3c340, C4<1>, C4<1>;
L_0x55a1f3d3c100 .functor OR 1, L_0x55a1f3d3bf40, L_0x55a1f3d3c050, C4<0>, C4<0>;
v0x55a1f32dbc40_0 .net *"_s0", 0 0, L_0x55a1f3d3bd30;  1 drivers
v0x55a1f32db500_0 .net *"_s10", 0 0, L_0x55a1f3d3c050;  1 drivers
v0x55a1f32b5850_0 .net *"_s4", 0 0, L_0x55a1f3d3be10;  1 drivers
v0x55a1f32cf1b0_0 .net *"_s6", 0 0, L_0x55a1f3d3be80;  1 drivers
v0x55a1f32cebb0_0 .net *"_s8", 0 0, L_0x55a1f3d3bf40;  1 drivers
v0x55a1f32c2860_0 .net "a", 0 0, L_0x55a1f3d3c210;  1 drivers
v0x55a1f32c2920_0 .net "b", 0 0, L_0x55a1f3d3c340;  1 drivers
v0x55a1f32c2260_0 .net "ca", 0 0, L_0x55a1f3d3c100;  1 drivers
v0x55a1f32c2320_0 .net "cin", 0 0, L_0x55a1f3d3c470;  1 drivers
v0x55a1f32b56b0_0 .net "sum", 0 0, L_0x55a1f3d3bda0;  1 drivers
S_0x55a1f3080230 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3083180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3c5e0 .functor XOR 1, L_0x55a1f3d3cbb0, L_0x55a1f3d3cce0, C4<0>, C4<0>;
L_0x55a1f3d3c650 .functor XOR 1, L_0x55a1f3d3c5e0, L_0x55a1f3d3ce60, C4<0>, C4<0>;
L_0x55a1f3d3c710 .functor AND 1, L_0x55a1f3d3cbb0, L_0x55a1f3d3cce0, C4<1>, C4<1>;
L_0x55a1f3d3c820 .functor AND 1, L_0x55a1f3d3cbb0, L_0x55a1f3d3ce60, C4<1>, C4<1>;
L_0x55a1f3d3c8e0 .functor OR 1, L_0x55a1f3d3c710, L_0x55a1f3d3c820, C4<0>, C4<0>;
L_0x55a1f3d3c9f0 .functor AND 1, L_0x55a1f3d3ce60, L_0x55a1f3d3cce0, C4<1>, C4<1>;
L_0x55a1f3d3caa0 .functor OR 1, L_0x55a1f3d3c8e0, L_0x55a1f3d3c9f0, C4<0>, C4<0>;
v0x55a1f32d1f00_0 .net *"_s0", 0 0, L_0x55a1f3d3c5e0;  1 drivers
v0x55a1f32d1fc0_0 .net *"_s10", 0 0, L_0x55a1f3d3c9f0;  1 drivers
v0x55a1f32dae60_0 .net *"_s4", 0 0, L_0x55a1f3d3c710;  1 drivers
v0x55a1f32d7dd0_0 .net *"_s6", 0 0, L_0x55a1f3d3c820;  1 drivers
v0x55a1f32d4e80_0 .net *"_s8", 0 0, L_0x55a1f3d3c8e0;  1 drivers
v0x55a1f32c55b0_0 .net "a", 0 0, L_0x55a1f3d3cbb0;  1 drivers
v0x55a1f32c5670_0 .net "b", 0 0, L_0x55a1f3d3cce0;  1 drivers
v0x55a1f32ce510_0 .net "ca", 0 0, L_0x55a1f3d3caa0;  1 drivers
v0x55a1f32ce5d0_0 .net "cin", 0 0, L_0x55a1f3d3ce60;  1 drivers
v0x55a1f32cb530_0 .net "sum", 0 0, L_0x55a1f3d3c650;  1 drivers
S_0x55a1f307d6c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3083180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3cf90 .functor XOR 1, L_0x55a1f3d3d430, L_0x55a1f3d3d5f0, C4<0>, C4<0>;
L_0x55a1f3d3d000 .functor XOR 1, L_0x55a1f3d3cf90, L_0x55a1f3d3d7b0, C4<0>, C4<0>;
L_0x55a1f3d3d070 .functor AND 1, L_0x55a1f3d3d430, L_0x55a1f3d3d5f0, C4<1>, C4<1>;
L_0x55a1f3d3d0e0 .functor AND 1, L_0x55a1f3d3d430, L_0x55a1f3d3d7b0, C4<1>, C4<1>;
L_0x55a1f3d3d1a0 .functor OR 1, L_0x55a1f3d3d070, L_0x55a1f3d3d0e0, C4<0>, C4<0>;
L_0x55a1f3d3d2b0 .functor AND 1, L_0x55a1f3d3d7b0, L_0x55a1f3d3d5f0, C4<1>, C4<1>;
L_0x55a1f3d3d320 .functor OR 1, L_0x55a1f3d3d1a0, L_0x55a1f3d3d2b0, C4<0>, C4<0>;
v0x55a1f32c8530_0 .net *"_s0", 0 0, L_0x55a1f3d3cf90;  1 drivers
v0x55a1f32b8c60_0 .net *"_s10", 0 0, L_0x55a1f3d3d2b0;  1 drivers
v0x55a1f32c1bc0_0 .net *"_s4", 0 0, L_0x55a1f3d3d070;  1 drivers
v0x55a1f32beb30_0 .net *"_s6", 0 0, L_0x55a1f3d3d0e0;  1 drivers
v0x55a1f32bbbe0_0 .net *"_s8", 0 0, L_0x55a1f3d3d1a0;  1 drivers
v0x55a1f32ac220_0 .net "a", 0 0, L_0x55a1f3d3d430;  1 drivers
v0x55a1f32ac2e0_0 .net "b", 0 0, L_0x55a1f3d3d5f0;  1 drivers
v0x55a1f32b20f0_0 .net "ca", 0 0, L_0x55a1f3d3d320;  1 drivers
v0x55a1f32b21b0_0 .net "cin", 0 0, L_0x55a1f3d3d7b0;  1 drivers
v0x55a1f32af250_0 .net "sum", 0 0, L_0x55a1f3d3d000;  1 drivers
S_0x55a1f307d2e0 .scope module, "a_1" "sixtyBitAdder" 17 11, 12 3 0, S_0x55a1f30bdc70;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2103ef0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1e70;  1 drivers
L_0x7fcc609e1eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f211d850_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1eb8;  1 drivers
v0x55a1f211d250_0 .net "a", 64 0, L_0x55a1f3d6b920;  1 drivers
v0x55a1f2110f00_0 .net "b", 64 0, L_0x55a1f3d6ba10;  1 drivers
v0x55a1f2110900_0 .net "ca", 64 0, L_0x55a1f3d6b740;  1 drivers
v0x55a1f2103ca0_0 .net "cin", 64 0, L_0x55a1f3d6bab0;  1 drivers
v0x55a1f21205a0_0 .net "sum", 64 0, L_0x55a1f3d6b5b0;  1 drivers
L_0x55a1f3d55110 .part L_0x55a1f3d6b920, 0, 32;
L_0x55a1f3d551b0 .part L_0x55a1f3d6ba10, 0, 32;
L_0x55a1f3d55250 .part L_0x55a1f3d6bab0, 0, 32;
L_0x55a1f3d6b2e0 .part L_0x55a1f3d6b920, 32, 32;
L_0x55a1f3d6b3d0 .part L_0x55a1f3d6ba10, 32, 32;
L_0x55a1f3d6b4c0 .part L_0x55a1f3d6bab0, 32, 32;
L_0x55a1f3d6b5b0 .concat8 [ 32 32 1 0], L_0x55a1f3d54e40, L_0x55a1f3d6b010, L_0x7fcc609e1eb8;
L_0x55a1f3d6b740 .concat8 [ 1 32 32 0], L_0x7fcc609e1e70, L_0x55a1f3d54f80, L_0x55a1f3d6b150;
S_0x55a1f307a330 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f307d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2340af0_0 .net "a", 31 0, L_0x55a1f3d55110;  1 drivers
v0x55a1f235d3f0_0 .net "b", 31 0, L_0x55a1f3d551b0;  1 drivers
v0x55a1f2366350_0 .net "ca", 31 0, L_0x55a1f3d54f80;  1 drivers
v0x55a1f23632c0_0 .net "cin", 31 0, L_0x55a1f3d55250;  1 drivers
v0x55a1f2360370_0 .net "sum", 31 0, L_0x55a1f3d54e40;  1 drivers
L_0x55a1f3d49d20 .part L_0x55a1f3d55110, 0, 16;
L_0x55a1f3d49dc0 .part L_0x55a1f3d551b0, 0, 16;
L_0x55a1f3d49e60 .part L_0x55a1f3d55250, 0, 16;
L_0x55a1f3d54b30 .part L_0x55a1f3d55110, 16, 16;
L_0x55a1f3d54c20 .part L_0x55a1f3d551b0, 16, 16;
L_0x55a1f3d54d10 .part L_0x55a1f3d55250, 16, 16;
L_0x55a1f3d54e40 .concat8 [ 16 16 0 0], L_0x55a1f3d49a20, L_0x55a1f3d54830;
L_0x55a1f3d54f80 .concat8 [ 16 16 0 0], L_0x55a1f3d49ac0, L_0x55a1f3d548d0;
S_0x55a1f3081660 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f307a330;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3183210_0 .net "a", 15 0, L_0x55a1f3d49d20;  1 drivers
v0x55a1f3173850_0 .net "b", 15 0, L_0x55a1f3d49dc0;  1 drivers
v0x55a1f3179720_0 .net "ca", 15 0, L_0x55a1f3d49ac0;  1 drivers
v0x55a1f31767d0_0 .net "cin", 15 0, L_0x55a1f3d49e60;  1 drivers
v0x55a1f313cae0_0 .net "sum", 15 0, L_0x55a1f3d49a20;  1 drivers
L_0x55a1f3d41830 .part L_0x55a1f3d49d20, 0, 4;
L_0x55a1f3d418d0 .part L_0x55a1f3d49dc0, 0, 4;
L_0x55a1f3d41970 .part L_0x55a1f3d49e60, 0, 4;
L_0x55a1f3d441c0 .part L_0x55a1f3d49d20, 4, 4;
L_0x55a1f3d442b0 .part L_0x55a1f3d49dc0, 4, 4;
L_0x55a1f3d443a0 .part L_0x55a1f3d49e60, 4, 4;
L_0x55a1f3d46c80 .part L_0x55a1f3d49d20, 8, 4;
L_0x55a1f3d46d20 .part L_0x55a1f3d49dc0, 8, 4;
L_0x55a1f3d46e10 .part L_0x55a1f3d49e60, 8, 4;
L_0x55a1f3d49620 .part L_0x55a1f3d49d20, 12, 4;
L_0x55a1f3d49750 .part L_0x55a1f3d49dc0, 12, 4;
L_0x55a1f3d49880 .part L_0x55a1f3d49e60, 12, 4;
L_0x55a1f3d49a20 .concat8 [ 4 4 4 4], L_0x55a1f3d41620, L_0x55a1f3d43fb0, L_0x55a1f3d46a70, L_0x55a1f3d49410;
L_0x55a1f3d49ac0 .concat8 [ 4 4 4 4], L_0x55a1f3d416c0, L_0x55a1f3d44050, L_0x55a1f3d46b10, L_0x55a1f3d494b0;
S_0x55a1f3082a90 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3081660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32530a0_0 .net "a", 3 0, L_0x55a1f3d41830;  1 drivers
v0x55a1f32436e0_0 .net "b", 3 0, L_0x55a1f3d418d0;  1 drivers
v0x55a1f32495b0_0 .net "ca", 3 0, L_0x55a1f3d416c0;  1 drivers
v0x55a1f3246660_0 .net "cin", 3 0, L_0x55a1f3d41970;  1 drivers
v0x55a1f320c960_0 .net "sum", 3 0, L_0x55a1f3d41620;  1 drivers
L_0x55a1f3d3f5e0 .part L_0x55a1f3d41830, 0, 1;
L_0x55a1f3d3f710 .part L_0x55a1f3d418d0, 0, 1;
L_0x55a1f3d3f840 .part L_0x55a1f3d41970, 0, 1;
L_0x55a1f3d3fe50 .part L_0x55a1f3d41830, 1, 1;
L_0x55a1f3d3ff80 .part L_0x55a1f3d418d0, 1, 1;
L_0x55a1f3d400b0 .part L_0x55a1f3d41970, 1, 1;
L_0x55a1f3d407f0 .part L_0x55a1f3d41830, 2, 1;
L_0x55a1f3d40920 .part L_0x55a1f3d418d0, 2, 1;
L_0x55a1f3d40aa0 .part L_0x55a1f3d41970, 2, 1;
L_0x55a1f3d41070 .part L_0x55a1f3d41830, 3, 1;
L_0x55a1f3d41230 .part L_0x55a1f3d418d0, 3, 1;
L_0x55a1f3d413f0 .part L_0x55a1f3d41970, 3, 1;
L_0x55a1f3d41620 .concat8 [ 1 1 1 1], L_0x55a1f3d3d970, L_0x55a1f3d3f9e0, L_0x55a1f3d40290, L_0x55a1f3d40c40;
L_0x55a1f3d416c0 .concat8 [ 1 1 1 1], L_0x55a1f3d3f4d0, L_0x55a1f3d3fd40, L_0x55a1f3d406e0, L_0x55a1f3d40f60;
S_0x55a1f307e710 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3082a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3df80 .functor XOR 1, L_0x55a1f3d3f5e0, L_0x55a1f3d3f710, C4<0>, C4<0>;
L_0x55a1f3d3d970 .functor XOR 1, L_0x55a1f3d3df80, L_0x55a1f3d3f840, C4<0>, C4<0>;
L_0x55a1f3d3f180 .functor AND 1, L_0x55a1f3d3f5e0, L_0x55a1f3d3f710, C4<1>, C4<1>;
L_0x55a1f3d3f290 .functor AND 1, L_0x55a1f3d3f5e0, L_0x55a1f3d3f840, C4<1>, C4<1>;
L_0x55a1f3d3f350 .functor OR 1, L_0x55a1f3d3f180, L_0x55a1f3d3f290, C4<0>, C4<0>;
L_0x55a1f3d3f460 .functor AND 1, L_0x55a1f3d3f840, L_0x55a1f3d3f710, C4<1>, C4<1>;
L_0x55a1f3d3f4d0 .functor OR 1, L_0x55a1f3d3f350, L_0x55a1f3d3f460, C4<0>, C4<0>;
v0x55a1f328fcb0_0 .net *"_s0", 0 0, L_0x55a1f3d3df80;  1 drivers
v0x55a1f3298c10_0 .net *"_s10", 0 0, L_0x55a1f3d3f460;  1 drivers
v0x55a1f3295b80_0 .net *"_s4", 0 0, L_0x55a1f3d3f180;  1 drivers
v0x55a1f3292c30_0 .net *"_s6", 0 0, L_0x55a1f3d3f290;  1 drivers
v0x55a1f3283360_0 .net *"_s8", 0 0, L_0x55a1f3d3f350;  1 drivers
v0x55a1f328c2c0_0 .net "a", 0 0, L_0x55a1f3d3f5e0;  1 drivers
v0x55a1f328c380_0 .net "b", 0 0, L_0x55a1f3d3f710;  1 drivers
v0x55a1f3289230_0 .net "ca", 0 0, L_0x55a1f3d3f4d0;  1 drivers
v0x55a1f32892f0_0 .net "cin", 0 0, L_0x55a1f3d3f840;  1 drivers
v0x55a1f3286390_0 .net "sum", 0 0, L_0x55a1f3d3d970;  1 drivers
S_0x55a1f307fb40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3082a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d3f970 .functor XOR 1, L_0x55a1f3d3fe50, L_0x55a1f3d3ff80, C4<0>, C4<0>;
L_0x55a1f3d3f9e0 .functor XOR 1, L_0x55a1f3d3f970, L_0x55a1f3d400b0, C4<0>, C4<0>;
L_0x55a1f3d3fa50 .functor AND 1, L_0x55a1f3d3fe50, L_0x55a1f3d3ff80, C4<1>, C4<1>;
L_0x55a1f3d3fac0 .functor AND 1, L_0x55a1f3d3fe50, L_0x55a1f3d400b0, C4<1>, C4<1>;
L_0x55a1f3d3fb80 .functor OR 1, L_0x55a1f3d3fa50, L_0x55a1f3d3fac0, C4<0>, C4<0>;
L_0x55a1f3d3fc90 .functor AND 1, L_0x55a1f3d400b0, L_0x55a1f3d3ff80, C4<1>, C4<1>;
L_0x55a1f3d3fd40 .functor OR 1, L_0x55a1f3d3fb80, L_0x55a1f3d3fc90, C4<0>, C4<0>;
v0x55a1f3276920_0 .net *"_s0", 0 0, L_0x55a1f3d3f970;  1 drivers
v0x55a1f327c7f0_0 .net *"_s10", 0 0, L_0x55a1f3d3fc90;  1 drivers
v0x55a1f32798a0_0 .net *"_s4", 0 0, L_0x55a1f3d3fa50;  1 drivers
v0x55a1f324d3a0_0 .net *"_s6", 0 0, L_0x55a1f3d3fac0;  1 drivers
v0x55a1f3273100_0 .net *"_s8", 0 0, L_0x55a1f3d3fb80;  1 drivers
v0x55a1f32729c0_0 .net "a", 0 0, L_0x55a1f3d3fe50;  1 drivers
v0x55a1f3272a80_0 .net "b", 0 0, L_0x55a1f3d3ff80;  1 drivers
v0x55a1f324cd10_0 .net "ca", 0 0, L_0x55a1f3d3fd40;  1 drivers
v0x55a1f324cdd0_0 .net "cin", 0 0, L_0x55a1f3d400b0;  1 drivers
v0x55a1f3266720_0 .net "sum", 0 0, L_0x55a1f3d3f9e0;  1 drivers
S_0x55a1f307b7c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3082a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d40220 .functor XOR 1, L_0x55a1f3d407f0, L_0x55a1f3d40920, C4<0>, C4<0>;
L_0x55a1f3d40290 .functor XOR 1, L_0x55a1f3d40220, L_0x55a1f3d40aa0, C4<0>, C4<0>;
L_0x55a1f3d40350 .functor AND 1, L_0x55a1f3d407f0, L_0x55a1f3d40920, C4<1>, C4<1>;
L_0x55a1f3d40460 .functor AND 1, L_0x55a1f3d407f0, L_0x55a1f3d40aa0, C4<1>, C4<1>;
L_0x55a1f3d40520 .functor OR 1, L_0x55a1f3d40350, L_0x55a1f3d40460, C4<0>, C4<0>;
L_0x55a1f3d40630 .functor AND 1, L_0x55a1f3d40aa0, L_0x55a1f3d40920, C4<1>, C4<1>;
L_0x55a1f3d406e0 .functor OR 1, L_0x55a1f3d40520, L_0x55a1f3d40630, C4<0>, C4<0>;
v0x55a1f3266070_0 .net *"_s0", 0 0, L_0x55a1f3d40220;  1 drivers
v0x55a1f3266130_0 .net *"_s10", 0 0, L_0x55a1f3d40630;  1 drivers
v0x55a1f3259d20_0 .net *"_s4", 0 0, L_0x55a1f3d40350;  1 drivers
v0x55a1f3259720_0 .net *"_s6", 0 0, L_0x55a1f3d40460;  1 drivers
v0x55a1f324cac0_0 .net *"_s8", 0 0, L_0x55a1f3d40520;  1 drivers
v0x55a1f32693c0_0 .net "a", 0 0, L_0x55a1f3d407f0;  1 drivers
v0x55a1f3269480_0 .net "b", 0 0, L_0x55a1f3d40920;  1 drivers
v0x55a1f3272320_0 .net "ca", 0 0, L_0x55a1f3d406e0;  1 drivers
v0x55a1f32723e0_0 .net "cin", 0 0, L_0x55a1f3d40aa0;  1 drivers
v0x55a1f326f340_0 .net "sum", 0 0, L_0x55a1f3d40290;  1 drivers
S_0x55a1f307cbf0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3082a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d40bd0 .functor XOR 1, L_0x55a1f3d41070, L_0x55a1f3d41230, C4<0>, C4<0>;
L_0x55a1f3d40c40 .functor XOR 1, L_0x55a1f3d40bd0, L_0x55a1f3d413f0, C4<0>, C4<0>;
L_0x55a1f3d40cb0 .functor AND 1, L_0x55a1f3d41070, L_0x55a1f3d41230, C4<1>, C4<1>;
L_0x55a1f3d40d20 .functor AND 1, L_0x55a1f3d41070, L_0x55a1f3d413f0, C4<1>, C4<1>;
L_0x55a1f3d40de0 .functor OR 1, L_0x55a1f3d40cb0, L_0x55a1f3d40d20, C4<0>, C4<0>;
L_0x55a1f3d40ef0 .functor AND 1, L_0x55a1f3d413f0, L_0x55a1f3d41230, C4<1>, C4<1>;
L_0x55a1f3d40f60 .functor OR 1, L_0x55a1f3d40de0, L_0x55a1f3d40ef0, C4<0>, C4<0>;
v0x55a1f326c340_0 .net *"_s0", 0 0, L_0x55a1f3d40bd0;  1 drivers
v0x55a1f325ca70_0 .net *"_s10", 0 0, L_0x55a1f3d40ef0;  1 drivers
v0x55a1f32659d0_0 .net *"_s4", 0 0, L_0x55a1f3d40cb0;  1 drivers
v0x55a1f3262940_0 .net *"_s6", 0 0, L_0x55a1f3d40d20;  1 drivers
v0x55a1f325f9f0_0 .net *"_s8", 0 0, L_0x55a1f3d40de0;  1 drivers
v0x55a1f3250120_0 .net "a", 0 0, L_0x55a1f3d41070;  1 drivers
v0x55a1f32501e0_0 .net "b", 0 0, L_0x55a1f3d41230;  1 drivers
v0x55a1f3259080_0 .net "ca", 0 0, L_0x55a1f3d40f60;  1 drivers
v0x55a1f3259140_0 .net "cin", 0 0, L_0x55a1f3d413f0;  1 drivers
v0x55a1f32560a0_0 .net "sum", 0 0, L_0x55a1f3d40c40;  1 drivers
S_0x55a1f30788b0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3081660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f31e5a80_0 .net "a", 3 0, L_0x55a1f3d441c0;  1 drivers
v0x55a1f31ff3e0_0 .net "b", 3 0, L_0x55a1f3d442b0;  1 drivers
v0x55a1f31fede0_0 .net "ca", 3 0, L_0x55a1f3d44050;  1 drivers
v0x55a1f31f2a90_0 .net "cin", 3 0, L_0x55a1f3d443a0;  1 drivers
v0x55a1f31f2490_0 .net "sum", 3 0, L_0x55a1f3d43fb0;  1 drivers
L_0x55a1f3d41f70 .part L_0x55a1f3d441c0, 0, 1;
L_0x55a1f3d420a0 .part L_0x55a1f3d442b0, 0, 1;
L_0x55a1f3d421d0 .part L_0x55a1f3d443a0, 0, 1;
L_0x55a1f3d427e0 .part L_0x55a1f3d441c0, 1, 1;
L_0x55a1f3d42910 .part L_0x55a1f3d442b0, 1, 1;
L_0x55a1f3d42a40 .part L_0x55a1f3d443a0, 1, 1;
L_0x55a1f3d43180 .part L_0x55a1f3d441c0, 2, 1;
L_0x55a1f3d432b0 .part L_0x55a1f3d442b0, 2, 1;
L_0x55a1f3d43430 .part L_0x55a1f3d443a0, 2, 1;
L_0x55a1f3d43a00 .part L_0x55a1f3d441c0, 3, 1;
L_0x55a1f3d43bc0 .part L_0x55a1f3d442b0, 3, 1;
L_0x55a1f3d43d80 .part L_0x55a1f3d443a0, 3, 1;
L_0x55a1f3d43fb0 .concat8 [ 1 1 1 1], L_0x55a1f3d41a10, L_0x55a1f3d42370, L_0x55a1f3d42c20, L_0x55a1f3d435d0;
L_0x55a1f3d44050 .concat8 [ 1 1 1 1], L_0x55a1f3d41e60, L_0x55a1f3d426d0, L_0x55a1f3d43070, L_0x55a1f3d438f0;
S_0x55a1f3079c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d415b0 .functor XOR 1, L_0x55a1f3d41f70, L_0x55a1f3d420a0, C4<0>, C4<0>;
L_0x55a1f3d41a10 .functor XOR 1, L_0x55a1f3d415b0, L_0x55a1f3d421d0, C4<0>, C4<0>;
L_0x55a1f3d41ad0 .functor AND 1, L_0x55a1f3d41f70, L_0x55a1f3d420a0, C4<1>, C4<1>;
L_0x55a1f3d41be0 .functor AND 1, L_0x55a1f3d41f70, L_0x55a1f3d421d0, C4<1>, C4<1>;
L_0x55a1f3d41ca0 .functor OR 1, L_0x55a1f3d41ad0, L_0x55a1f3d41be0, C4<0>, C4<0>;
L_0x55a1f3d41db0 .functor AND 1, L_0x55a1f3d421d0, L_0x55a1f3d420a0, C4<1>, C4<1>;
L_0x55a1f3d41e60 .functor OR 1, L_0x55a1f3d41ca0, L_0x55a1f3d41db0, C4<0>, C4<0>;
v0x55a1f320c2d0_0 .net *"_s0", 0 0, L_0x55a1f3d415b0;  1 drivers
v0x55a1f320c390_0 .net *"_s10", 0 0, L_0x55a1f3d41db0;  1 drivers
v0x55a1f323fbe0_0 .net *"_s4", 0 0, L_0x55a1f3d41ad0;  1 drivers
v0x55a1f323f4e0_0 .net *"_s6", 0 0, L_0x55a1f3d41be0;  1 drivers
v0x55a1f3219350_0 .net *"_s8", 0 0, L_0x55a1f3d41ca0;  1 drivers
v0x55a1f323f0b0_0 .net "a", 0 0, L_0x55a1f3d41f70;  1 drivers
v0x55a1f323f170_0 .net "b", 0 0, L_0x55a1f3d420a0;  1 drivers
v0x55a1f323e970_0 .net "ca", 0 0, L_0x55a1f3d41e60;  1 drivers
v0x55a1f323ea30_0 .net "cin", 0 0, L_0x55a1f3d421d0;  1 drivers
v0x55a1f3218d70_0 .net "sum", 0 0, L_0x55a1f3d41a10;  1 drivers
S_0x55a1f306e090 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d42300 .functor XOR 1, L_0x55a1f3d427e0, L_0x55a1f3d42910, C4<0>, C4<0>;
L_0x55a1f3d42370 .functor XOR 1, L_0x55a1f3d42300, L_0x55a1f3d42a40, C4<0>, C4<0>;
L_0x55a1f3d423e0 .functor AND 1, L_0x55a1f3d427e0, L_0x55a1f3d42910, C4<1>, C4<1>;
L_0x55a1f3d42450 .functor AND 1, L_0x55a1f3d427e0, L_0x55a1f3d42a40, C4<1>, C4<1>;
L_0x55a1f3d42510 .functor OR 1, L_0x55a1f3d423e0, L_0x55a1f3d42450, C4<0>, C4<0>;
L_0x55a1f3d42620 .functor AND 1, L_0x55a1f3d42a40, L_0x55a1f3d42910, C4<1>, C4<1>;
L_0x55a1f3d426d0 .functor OR 1, L_0x55a1f3d42510, L_0x55a1f3d42620, C4<0>, C4<0>;
v0x55a1f3232620_0 .net *"_s0", 0 0, L_0x55a1f3d42300;  1 drivers
v0x55a1f3232020_0 .net *"_s10", 0 0, L_0x55a1f3d42620;  1 drivers
v0x55a1f3225cd0_0 .net *"_s4", 0 0, L_0x55a1f3d423e0;  1 drivers
v0x55a1f32256d0_0 .net *"_s6", 0 0, L_0x55a1f3d42450;  1 drivers
v0x55a1f3218a70_0 .net *"_s8", 0 0, L_0x55a1f3d42510;  1 drivers
v0x55a1f3235370_0 .net "a", 0 0, L_0x55a1f3d427e0;  1 drivers
v0x55a1f3235430_0 .net "b", 0 0, L_0x55a1f3d42910;  1 drivers
v0x55a1f323e2d0_0 .net "ca", 0 0, L_0x55a1f3d426d0;  1 drivers
v0x55a1f323e390_0 .net "cin", 0 0, L_0x55a1f3d42a40;  1 drivers
v0x55a1f323b2f0_0 .net "sum", 0 0, L_0x55a1f3d42370;  1 drivers
S_0x55a1f3076b20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d42bb0 .functor XOR 1, L_0x55a1f3d43180, L_0x55a1f3d432b0, C4<0>, C4<0>;
L_0x55a1f3d42c20 .functor XOR 1, L_0x55a1f3d42bb0, L_0x55a1f3d43430, C4<0>, C4<0>;
L_0x55a1f3d42ce0 .functor AND 1, L_0x55a1f3d43180, L_0x55a1f3d432b0, C4<1>, C4<1>;
L_0x55a1f3d42df0 .functor AND 1, L_0x55a1f3d43180, L_0x55a1f3d43430, C4<1>, C4<1>;
L_0x55a1f3d42eb0 .functor OR 1, L_0x55a1f3d42ce0, L_0x55a1f3d42df0, C4<0>, C4<0>;
L_0x55a1f3d42fc0 .functor AND 1, L_0x55a1f3d43430, L_0x55a1f3d432b0, C4<1>, C4<1>;
L_0x55a1f3d43070 .functor OR 1, L_0x55a1f3d42eb0, L_0x55a1f3d42fc0, C4<0>, C4<0>;
v0x55a1f32382f0_0 .net *"_s0", 0 0, L_0x55a1f3d42bb0;  1 drivers
v0x55a1f32383b0_0 .net *"_s10", 0 0, L_0x55a1f3d42fc0;  1 drivers
v0x55a1f3228a20_0 .net *"_s4", 0 0, L_0x55a1f3d42ce0;  1 drivers
v0x55a1f3231980_0 .net *"_s6", 0 0, L_0x55a1f3d42df0;  1 drivers
v0x55a1f322e8f0_0 .net *"_s8", 0 0, L_0x55a1f3d42eb0;  1 drivers
v0x55a1f322b9a0_0 .net "a", 0 0, L_0x55a1f3d43180;  1 drivers
v0x55a1f322ba60_0 .net "b", 0 0, L_0x55a1f3d432b0;  1 drivers
v0x55a1f321c0d0_0 .net "ca", 0 0, L_0x55a1f3d43070;  1 drivers
v0x55a1f321c190_0 .net "cin", 0 0, L_0x55a1f3d43430;  1 drivers
v0x55a1f32250e0_0 .net "sum", 0 0, L_0x55a1f3d42c20;  1 drivers
S_0x55a1f3076740 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30788b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d43560 .functor XOR 1, L_0x55a1f3d43a00, L_0x55a1f3d43bc0, C4<0>, C4<0>;
L_0x55a1f3d435d0 .functor XOR 1, L_0x55a1f3d43560, L_0x55a1f3d43d80, C4<0>, C4<0>;
L_0x55a1f3d43640 .functor AND 1, L_0x55a1f3d43a00, L_0x55a1f3d43bc0, C4<1>, C4<1>;
L_0x55a1f3d436b0 .functor AND 1, L_0x55a1f3d43a00, L_0x55a1f3d43d80, C4<1>, C4<1>;
L_0x55a1f3d43770 .functor OR 1, L_0x55a1f3d43640, L_0x55a1f3d436b0, C4<0>, C4<0>;
L_0x55a1f3d43880 .functor AND 1, L_0x55a1f3d43d80, L_0x55a1f3d43bc0, C4<1>, C4<1>;
L_0x55a1f3d438f0 .functor OR 1, L_0x55a1f3d43770, L_0x55a1f3d43880, C4<0>, C4<0>;
v0x55a1f3221fa0_0 .net *"_s0", 0 0, L_0x55a1f3d43560;  1 drivers
v0x55a1f321f050_0 .net *"_s10", 0 0, L_0x55a1f3d43880;  1 drivers
v0x55a1f320f690_0 .net *"_s4", 0 0, L_0x55a1f3d43640;  1 drivers
v0x55a1f3215560_0 .net *"_s6", 0 0, L_0x55a1f3d436b0;  1 drivers
v0x55a1f3212610_0 .net *"_s8", 0 0, L_0x55a1f3d43770;  1 drivers
v0x55a1f31e6110_0 .net "a", 0 0, L_0x55a1f3d43a00;  1 drivers
v0x55a1f31e61d0_0 .net "b", 0 0, L_0x55a1f3d43bc0;  1 drivers
v0x55a1f320be70_0 .net "ca", 0 0, L_0x55a1f3d438f0;  1 drivers
v0x55a1f320bf30_0 .net "cin", 0 0, L_0x55a1f3d43d80;  1 drivers
v0x55a1f320b7e0_0 .net "sum", 0 0, L_0x55a1f3d435d0;  1 drivers
S_0x55a1f306dc70 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3081660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f31c9a20_0 .net "a", 3 0, L_0x55a1f3d46c80;  1 drivers
v0x55a1f31c9420_0 .net "b", 3 0, L_0x55a1f3d46d20;  1 drivers
v0x55a1f31bd0d0_0 .net "ca", 3 0, L_0x55a1f3d46b10;  1 drivers
v0x55a1f31bcad0_0 .net "cin", 3 0, L_0x55a1f3d46e10;  1 drivers
v0x55a1f31afe70_0 .net "sum", 3 0, L_0x55a1f3d46a70;  1 drivers
L_0x55a1f3d44a30 .part L_0x55a1f3d46c80, 0, 1;
L_0x55a1f3d44b60 .part L_0x55a1f3d46d20, 0, 1;
L_0x55a1f3d44c90 .part L_0x55a1f3d46e10, 0, 1;
L_0x55a1f3d452a0 .part L_0x55a1f3d46c80, 1, 1;
L_0x55a1f3d453d0 .part L_0x55a1f3d46d20, 1, 1;
L_0x55a1f3d45500 .part L_0x55a1f3d46e10, 1, 1;
L_0x55a1f3d45c40 .part L_0x55a1f3d46c80, 2, 1;
L_0x55a1f3d45d70 .part L_0x55a1f3d46d20, 2, 1;
L_0x55a1f3d45ef0 .part L_0x55a1f3d46e10, 2, 1;
L_0x55a1f3d464c0 .part L_0x55a1f3d46c80, 3, 1;
L_0x55a1f3d46680 .part L_0x55a1f3d46d20, 3, 1;
L_0x55a1f3d46840 .part L_0x55a1f3d46e10, 3, 1;
L_0x55a1f3d46a70 .concat8 [ 1 1 1 1], L_0x55a1f3d444d0, L_0x55a1f3d44e30, L_0x55a1f3d456e0, L_0x55a1f3d46090;
L_0x55a1f3d46b10 .concat8 [ 1 1 1 1], L_0x55a1f3d44920, L_0x55a1f3d45190, L_0x55a1f3d45b30, L_0x55a1f3d463b0;
S_0x55a1f3073bd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f306dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d43f40 .functor XOR 1, L_0x55a1f3d44a30, L_0x55a1f3d44b60, C4<0>, C4<0>;
L_0x55a1f3d444d0 .functor XOR 1, L_0x55a1f3d43f40, L_0x55a1f3d44c90, C4<0>, C4<0>;
L_0x55a1f3d44590 .functor AND 1, L_0x55a1f3d44a30, L_0x55a1f3d44b60, C4<1>, C4<1>;
L_0x55a1f3d446a0 .functor AND 1, L_0x55a1f3d44a30, L_0x55a1f3d44c90, C4<1>, C4<1>;
L_0x55a1f3d44760 .functor OR 1, L_0x55a1f3d44590, L_0x55a1f3d446a0, C4<0>, C4<0>;
L_0x55a1f3d44870 .functor AND 1, L_0x55a1f3d44c90, L_0x55a1f3d44b60, C4<1>, C4<1>;
L_0x55a1f3d44920 .functor OR 1, L_0x55a1f3d44760, L_0x55a1f3d44870, C4<0>, C4<0>;
v0x55a1f31e5830_0 .net *"_s0", 0 0, L_0x55a1f3d43f40;  1 drivers
v0x55a1f31e58d0_0 .net *"_s10", 0 0, L_0x55a1f3d44870;  1 drivers
v0x55a1f3202130_0 .net *"_s4", 0 0, L_0x55a1f3d44590;  1 drivers
v0x55a1f320b090_0 .net *"_s6", 0 0, L_0x55a1f3d446a0;  1 drivers
v0x55a1f3208000_0 .net *"_s8", 0 0, L_0x55a1f3d44760;  1 drivers
v0x55a1f32050b0_0 .net "a", 0 0, L_0x55a1f3d44a30;  1 drivers
v0x55a1f3205170_0 .net "b", 0 0, L_0x55a1f3d44b60;  1 drivers
v0x55a1f31f57e0_0 .net "ca", 0 0, L_0x55a1f3d44920;  1 drivers
v0x55a1f31f58a0_0 .net "cin", 0 0, L_0x55a1f3d44c90;  1 drivers
v0x55a1f31fe740_0 .net "sum", 0 0, L_0x55a1f3d444d0;  1 drivers
S_0x55a1f30737f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f306dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d44dc0 .functor XOR 1, L_0x55a1f3d452a0, L_0x55a1f3d453d0, C4<0>, C4<0>;
L_0x55a1f3d44e30 .functor XOR 1, L_0x55a1f3d44dc0, L_0x55a1f3d45500, C4<0>, C4<0>;
L_0x55a1f3d44ea0 .functor AND 1, L_0x55a1f3d452a0, L_0x55a1f3d453d0, C4<1>, C4<1>;
L_0x55a1f3d44f10 .functor AND 1, L_0x55a1f3d452a0, L_0x55a1f3d45500, C4<1>, C4<1>;
L_0x55a1f3d44fd0 .functor OR 1, L_0x55a1f3d44ea0, L_0x55a1f3d44f10, C4<0>, C4<0>;
L_0x55a1f3d450e0 .functor AND 1, L_0x55a1f3d45500, L_0x55a1f3d453d0, C4<1>, C4<1>;
L_0x55a1f3d45190 .functor OR 1, L_0x55a1f3d44fd0, L_0x55a1f3d450e0, C4<0>, C4<0>;
v0x55a1f31fb6b0_0 .net *"_s0", 0 0, L_0x55a1f3d44dc0;  1 drivers
v0x55a1f31fb770_0 .net *"_s10", 0 0, L_0x55a1f3d450e0;  1 drivers
v0x55a1f31f8760_0 .net *"_s4", 0 0, L_0x55a1f3d44ea0;  1 drivers
v0x55a1f31e8e90_0 .net *"_s6", 0 0, L_0x55a1f3d44f10;  1 drivers
v0x55a1f31f1df0_0 .net *"_s8", 0 0, L_0x55a1f3d44fd0;  1 drivers
v0x55a1f31eed60_0 .net "a", 0 0, L_0x55a1f3d452a0;  1 drivers
v0x55a1f31eee20_0 .net "b", 0 0, L_0x55a1f3d453d0;  1 drivers
v0x55a1f31ebe10_0 .net "ca", 0 0, L_0x55a1f3d45190;  1 drivers
v0x55a1f31ebed0_0 .net "cin", 0 0, L_0x55a1f3d45500;  1 drivers
v0x55a1f31dc500_0 .net "sum", 0 0, L_0x55a1f3d44e30;  1 drivers
S_0x55a1f3070c80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f306dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d45670 .functor XOR 1, L_0x55a1f3d45c40, L_0x55a1f3d45d70, C4<0>, C4<0>;
L_0x55a1f3d456e0 .functor XOR 1, L_0x55a1f3d45670, L_0x55a1f3d45ef0, C4<0>, C4<0>;
L_0x55a1f3d457a0 .functor AND 1, L_0x55a1f3d45c40, L_0x55a1f3d45d70, C4<1>, C4<1>;
L_0x55a1f3d458b0 .functor AND 1, L_0x55a1f3d45c40, L_0x55a1f3d45ef0, C4<1>, C4<1>;
L_0x55a1f3d45970 .functor OR 1, L_0x55a1f3d457a0, L_0x55a1f3d458b0, C4<0>, C4<0>;
L_0x55a1f3d45a80 .functor AND 1, L_0x55a1f3d45ef0, L_0x55a1f3d45d70, C4<1>, C4<1>;
L_0x55a1f3d45b30 .functor OR 1, L_0x55a1f3d45970, L_0x55a1f3d45a80, C4<0>, C4<0>;
v0x55a1f31e2320_0 .net *"_s0", 0 0, L_0x55a1f3d45670;  1 drivers
v0x55a1f31e23e0_0 .net *"_s10", 0 0, L_0x55a1f3d45a80;  1 drivers
v0x55a1f31df3d0_0 .net *"_s4", 0 0, L_0x55a1f3d457a0;  1 drivers
v0x55a1f3170110_0 .net *"_s6", 0 0, L_0x55a1f3d458b0;  1 drivers
v0x55a1f31d7cd0_0 .net *"_s8", 0 0, L_0x55a1f3d45970;  1 drivers
v0x55a1f31d79c0_0 .net "a", 0 0, L_0x55a1f3d45c40;  1 drivers
v0x55a1f31d7a80_0 .net "b", 0 0, L_0x55a1f3d45d70;  1 drivers
v0x55a1f31709c0_0 .net "ca", 0 0, L_0x55a1f3d45b30;  1 drivers
v0x55a1f3170a80_0 .net "cin", 0 0, L_0x55a1f3d45ef0;  1 drivers
v0x55a1f3170410_0 .net "sum", 0 0, L_0x55a1f3d456e0;  1 drivers
S_0x55a1f30708a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f306dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d46020 .functor XOR 1, L_0x55a1f3d464c0, L_0x55a1f3d46680, C4<0>, C4<0>;
L_0x55a1f3d46090 .functor XOR 1, L_0x55a1f3d46020, L_0x55a1f3d46840, C4<0>, C4<0>;
L_0x55a1f3d46100 .functor AND 1, L_0x55a1f3d464c0, L_0x55a1f3d46680, C4<1>, C4<1>;
L_0x55a1f3d46170 .functor AND 1, L_0x55a1f3d464c0, L_0x55a1f3d46840, C4<1>, C4<1>;
L_0x55a1f3d46230 .functor OR 1, L_0x55a1f3d46100, L_0x55a1f3d46170, C4<0>, C4<0>;
L_0x55a1f3d46340 .functor AND 1, L_0x55a1f3d46840, L_0x55a1f3d46680, C4<1>, C4<1>;
L_0x55a1f3d463b0 .functor OR 1, L_0x55a1f3d46230, L_0x55a1f3d46340, C4<0>, C4<0>;
v0x55a1f31a3d60_0 .net *"_s0", 0 0, L_0x55a1f3d46020;  1 drivers
v0x55a1f31a36d0_0 .net *"_s10", 0 0, L_0x55a1f3d46340;  1 drivers
v0x55a1f31d6fe0_0 .net *"_s4", 0 0, L_0x55a1f3d46100;  1 drivers
v0x55a1f31d68e0_0 .net *"_s6", 0 0, L_0x55a1f3d46170;  1 drivers
v0x55a1f31b0750_0 .net *"_s8", 0 0, L_0x55a1f3d46230;  1 drivers
v0x55a1f31d64b0_0 .net "a", 0 0, L_0x55a1f3d464c0;  1 drivers
v0x55a1f31d6570_0 .net "b", 0 0, L_0x55a1f3d46680;  1 drivers
v0x55a1f31d5d70_0 .net "ca", 0 0, L_0x55a1f3d463b0;  1 drivers
v0x55a1f31d5e30_0 .net "cin", 0 0, L_0x55a1f3d46840;  1 drivers
v0x55a1f31b0170_0 .net "sum", 0 0, L_0x55a1f3d46090;  1 drivers
S_0x55a1f306d8f0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3081660;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3192ab0_0 .net "a", 3 0, L_0x55a1f3d49620;  1 drivers
v0x55a1f318fb60_0 .net "b", 3 0, L_0x55a1f3d49750;  1 drivers
v0x55a1f3180290_0 .net "ca", 3 0, L_0x55a1f3d494b0;  1 drivers
v0x55a1f31891f0_0 .net "cin", 3 0, L_0x55a1f3d49880;  1 drivers
v0x55a1f3186160_0 .net "sum", 3 0, L_0x55a1f3d49410;  1 drivers
L_0x55a1f3d473d0 .part L_0x55a1f3d49620, 0, 1;
L_0x55a1f3d47500 .part L_0x55a1f3d49750, 0, 1;
L_0x55a1f3d47630 .part L_0x55a1f3d49880, 0, 1;
L_0x55a1f3d47c40 .part L_0x55a1f3d49620, 1, 1;
L_0x55a1f3d47d70 .part L_0x55a1f3d49750, 1, 1;
L_0x55a1f3d47ea0 .part L_0x55a1f3d49880, 1, 1;
L_0x55a1f3d485e0 .part L_0x55a1f3d49620, 2, 1;
L_0x55a1f3d48710 .part L_0x55a1f3d49750, 2, 1;
L_0x55a1f3d48890 .part L_0x55a1f3d49880, 2, 1;
L_0x55a1f3d48e60 .part L_0x55a1f3d49620, 3, 1;
L_0x55a1f3d49020 .part L_0x55a1f3d49750, 3, 1;
L_0x55a1f3d491e0 .part L_0x55a1f3d49880, 3, 1;
L_0x55a1f3d49410 .concat8 [ 1 1 1 1], L_0x55a1f3d46eb0, L_0x55a1f3d477d0, L_0x55a1f3d48080, L_0x55a1f3d48a30;
L_0x55a1f3d494b0 .concat8 [ 1 1 1 1], L_0x55a1f3d472c0, L_0x55a1f3d47b30, L_0x55a1f3d484d0, L_0x55a1f3d48d50;
S_0x55a1f3074c20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f306d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d46a00 .functor XOR 1, L_0x55a1f3d473d0, L_0x55a1f3d47500, C4<0>, C4<0>;
L_0x55a1f3d46eb0 .functor XOR 1, L_0x55a1f3d46a00, L_0x55a1f3d47630, C4<0>, C4<0>;
L_0x55a1f3d46f70 .functor AND 1, L_0x55a1f3d473d0, L_0x55a1f3d47500, C4<1>, C4<1>;
L_0x55a1f3d47080 .functor AND 1, L_0x55a1f3d473d0, L_0x55a1f3d47630, C4<1>, C4<1>;
L_0x55a1f3d47140 .functor OR 1, L_0x55a1f3d46f70, L_0x55a1f3d47080, C4<0>, C4<0>;
L_0x55a1f3d47250 .functor AND 1, L_0x55a1f3d47630, L_0x55a1f3d47500, C4<1>, C4<1>;
L_0x55a1f3d472c0 .functor OR 1, L_0x55a1f3d47140, L_0x55a1f3d47250, C4<0>, C4<0>;
v0x55a1f31cc770_0 .net *"_s0", 0 0, L_0x55a1f3d46a00;  1 drivers
v0x55a1f31cc830_0 .net *"_s10", 0 0, L_0x55a1f3d47250;  1 drivers
v0x55a1f31d56d0_0 .net *"_s4", 0 0, L_0x55a1f3d46f70;  1 drivers
v0x55a1f31d2640_0 .net *"_s6", 0 0, L_0x55a1f3d47080;  1 drivers
v0x55a1f31cf6f0_0 .net *"_s8", 0 0, L_0x55a1f3d47140;  1 drivers
v0x55a1f31bfe20_0 .net "a", 0 0, L_0x55a1f3d473d0;  1 drivers
v0x55a1f31bfee0_0 .net "b", 0 0, L_0x55a1f3d47500;  1 drivers
v0x55a1f31c8d80_0 .net "ca", 0 0, L_0x55a1f3d472c0;  1 drivers
v0x55a1f31c8e40_0 .net "cin", 0 0, L_0x55a1f3d47630;  1 drivers
v0x55a1f31c5da0_0 .net "sum", 0 0, L_0x55a1f3d46eb0;  1 drivers
S_0x55a1f3076050 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f306d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d47760 .functor XOR 1, L_0x55a1f3d47c40, L_0x55a1f3d47d70, C4<0>, C4<0>;
L_0x55a1f3d477d0 .functor XOR 1, L_0x55a1f3d47760, L_0x55a1f3d47ea0, C4<0>, C4<0>;
L_0x55a1f3d47840 .functor AND 1, L_0x55a1f3d47c40, L_0x55a1f3d47d70, C4<1>, C4<1>;
L_0x55a1f3d478b0 .functor AND 1, L_0x55a1f3d47c40, L_0x55a1f3d47ea0, C4<1>, C4<1>;
L_0x55a1f3d47970 .functor OR 1, L_0x55a1f3d47840, L_0x55a1f3d478b0, C4<0>, C4<0>;
L_0x55a1f3d47a80 .functor AND 1, L_0x55a1f3d47ea0, L_0x55a1f3d47d70, C4<1>, C4<1>;
L_0x55a1f3d47b30 .functor OR 1, L_0x55a1f3d47970, L_0x55a1f3d47a80, C4<0>, C4<0>;
v0x55a1f31c2da0_0 .net *"_s0", 0 0, L_0x55a1f3d47760;  1 drivers
v0x55a1f31b34d0_0 .net *"_s10", 0 0, L_0x55a1f3d47a80;  1 drivers
v0x55a1f31bc430_0 .net *"_s4", 0 0, L_0x55a1f3d47840;  1 drivers
v0x55a1f31b93a0_0 .net *"_s6", 0 0, L_0x55a1f3d478b0;  1 drivers
v0x55a1f31b6450_0 .net *"_s8", 0 0, L_0x55a1f3d47970;  1 drivers
v0x55a1f31a6a90_0 .net "a", 0 0, L_0x55a1f3d47c40;  1 drivers
v0x55a1f31a6b50_0 .net "b", 0 0, L_0x55a1f3d47d70;  1 drivers
v0x55a1f31ac960_0 .net "ca", 0 0, L_0x55a1f3d47b30;  1 drivers
v0x55a1f31aca20_0 .net "cin", 0 0, L_0x55a1f3d47ea0;  1 drivers
v0x55a1f31a9ac0_0 .net "sum", 0 0, L_0x55a1f3d477d0;  1 drivers
S_0x55a1f3071cd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f306d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d48010 .functor XOR 1, L_0x55a1f3d485e0, L_0x55a1f3d48710, C4<0>, C4<0>;
L_0x55a1f3d48080 .functor XOR 1, L_0x55a1f3d48010, L_0x55a1f3d48890, C4<0>, C4<0>;
L_0x55a1f3d48140 .functor AND 1, L_0x55a1f3d485e0, L_0x55a1f3d48710, C4<1>, C4<1>;
L_0x55a1f3d48250 .functor AND 1, L_0x55a1f3d485e0, L_0x55a1f3d48890, C4<1>, C4<1>;
L_0x55a1f3d48310 .functor OR 1, L_0x55a1f3d48140, L_0x55a1f3d48250, C4<0>, C4<0>;
L_0x55a1f3d48420 .functor AND 1, L_0x55a1f3d48890, L_0x55a1f3d48710, C4<1>, C4<1>;
L_0x55a1f3d484d0 .functor OR 1, L_0x55a1f3d48310, L_0x55a1f3d48420, C4<0>, C4<0>;
v0x55a1f317d510_0 .net *"_s0", 0 0, L_0x55a1f3d48010;  1 drivers
v0x55a1f317d5d0_0 .net *"_s10", 0 0, L_0x55a1f3d48420;  1 drivers
v0x55a1f31a3270_0 .net *"_s4", 0 0, L_0x55a1f3d48140;  1 drivers
v0x55a1f31a2b30_0 .net *"_s6", 0 0, L_0x55a1f3d48250;  1 drivers
v0x55a1f317ce80_0 .net *"_s8", 0 0, L_0x55a1f3d48310;  1 drivers
v0x55a1f31967e0_0 .net "a", 0 0, L_0x55a1f3d485e0;  1 drivers
v0x55a1f31968a0_0 .net "b", 0 0, L_0x55a1f3d48710;  1 drivers
v0x55a1f31961e0_0 .net "ca", 0 0, L_0x55a1f3d484d0;  1 drivers
v0x55a1f31962a0_0 .net "cin", 0 0, L_0x55a1f3d48890;  1 drivers
v0x55a1f3189f40_0 .net "sum", 0 0, L_0x55a1f3d48080;  1 drivers
S_0x55a1f3073100 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f306d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d489c0 .functor XOR 1, L_0x55a1f3d48e60, L_0x55a1f3d49020, C4<0>, C4<0>;
L_0x55a1f3d48a30 .functor XOR 1, L_0x55a1f3d489c0, L_0x55a1f3d491e0, C4<0>, C4<0>;
L_0x55a1f3d48aa0 .functor AND 1, L_0x55a1f3d48e60, L_0x55a1f3d49020, C4<1>, C4<1>;
L_0x55a1f3d48b10 .functor AND 1, L_0x55a1f3d48e60, L_0x55a1f3d491e0, C4<1>, C4<1>;
L_0x55a1f3d48bd0 .functor OR 1, L_0x55a1f3d48aa0, L_0x55a1f3d48b10, C4<0>, C4<0>;
L_0x55a1f3d48ce0 .functor AND 1, L_0x55a1f3d491e0, L_0x55a1f3d49020, C4<1>, C4<1>;
L_0x55a1f3d48d50 .functor OR 1, L_0x55a1f3d48bd0, L_0x55a1f3d48ce0, C4<0>, C4<0>;
v0x55a1f3189890_0 .net *"_s0", 0 0, L_0x55a1f3d489c0;  1 drivers
v0x55a1f317cc30_0 .net *"_s10", 0 0, L_0x55a1f3d48ce0;  1 drivers
v0x55a1f3199530_0 .net *"_s4", 0 0, L_0x55a1f3d48aa0;  1 drivers
v0x55a1f31a2490_0 .net *"_s6", 0 0, L_0x55a1f3d48b10;  1 drivers
v0x55a1f319f400_0 .net *"_s8", 0 0, L_0x55a1f3d48bd0;  1 drivers
v0x55a1f319c4b0_0 .net "a", 0 0, L_0x55a1f3d48e60;  1 drivers
v0x55a1f319c570_0 .net "b", 0 0, L_0x55a1f3d49020;  1 drivers
v0x55a1f318cbe0_0 .net "ca", 0 0, L_0x55a1f3d48d50;  1 drivers
v0x55a1f318cca0_0 .net "cin", 0 0, L_0x55a1f3d491e0;  1 drivers
v0x55a1f3195bf0_0 .net "sum", 0 0, L_0x55a1f3d48a30;  1 drivers
S_0x55a1f306ed80 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f307a330;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2340d40_0 .net "a", 15 0, L_0x55a1f3d54b30;  1 drivers
v0x55a1f235a6a0_0 .net "b", 15 0, L_0x55a1f3d54c20;  1 drivers
v0x55a1f235a0a0_0 .net "ca", 15 0, L_0x55a1f3d548d0;  1 drivers
v0x55a1f234dd50_0 .net "cin", 15 0, L_0x55a1f3d54d10;  1 drivers
v0x55a1f234d750_0 .net "sum", 15 0, L_0x55a1f3d54830;  1 drivers
L_0x55a1f3d4c640 .part L_0x55a1f3d54b30, 0, 4;
L_0x55a1f3d4c6e0 .part L_0x55a1f3d54c20, 0, 4;
L_0x55a1f3d4c780 .part L_0x55a1f3d54d10, 0, 4;
L_0x55a1f3d4efd0 .part L_0x55a1f3d54b30, 4, 4;
L_0x55a1f3d4f0c0 .part L_0x55a1f3d54c20, 4, 4;
L_0x55a1f3d4f1b0 .part L_0x55a1f3d54d10, 4, 4;
L_0x55a1f3d51a90 .part L_0x55a1f3d54b30, 8, 4;
L_0x55a1f3d51b30 .part L_0x55a1f3d54c20, 8, 4;
L_0x55a1f3d51c20 .part L_0x55a1f3d54d10, 8, 4;
L_0x55a1f3d54430 .part L_0x55a1f3d54b30, 12, 4;
L_0x55a1f3d54560 .part L_0x55a1f3d54c20, 12, 4;
L_0x55a1f3d54690 .part L_0x55a1f3d54d10, 12, 4;
L_0x55a1f3d54830 .concat8 [ 4 4 4 4], L_0x55a1f3d4c430, L_0x55a1f3d4edc0, L_0x55a1f3d51880, L_0x55a1f3d54220;
L_0x55a1f3d548d0 .concat8 [ 4 4 4 4], L_0x55a1f3d4c4d0, L_0x55a1f3d4ee60, L_0x55a1f3d51920, L_0x55a1f3d542c0;
S_0x55a1f30701b0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f306ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f312f560_0 .net "a", 3 0, L_0x55a1f3d4c640;  1 drivers
v0x55a1f312ef60_0 .net "b", 3 0, L_0x55a1f3d4c6e0;  1 drivers
v0x55a1f3122c10_0 .net "ca", 3 0, L_0x55a1f3d4c4d0;  1 drivers
v0x55a1f3122610_0 .net "cin", 3 0, L_0x55a1f3d4c780;  1 drivers
v0x55a1f31159b0_0 .net "sum", 3 0, L_0x55a1f3d4c430;  1 drivers
L_0x55a1f3d4a3f0 .part L_0x55a1f3d4c640, 0, 1;
L_0x55a1f3d4a520 .part L_0x55a1f3d4c6e0, 0, 1;
L_0x55a1f3d4a650 .part L_0x55a1f3d4c780, 0, 1;
L_0x55a1f3d4ac60 .part L_0x55a1f3d4c640, 1, 1;
L_0x55a1f3d4ad90 .part L_0x55a1f3d4c6e0, 1, 1;
L_0x55a1f3d4aec0 .part L_0x55a1f3d4c780, 1, 1;
L_0x55a1f3d4b600 .part L_0x55a1f3d4c640, 2, 1;
L_0x55a1f3d4b730 .part L_0x55a1f3d4c6e0, 2, 1;
L_0x55a1f3d4b8b0 .part L_0x55a1f3d4c780, 2, 1;
L_0x55a1f3d4be80 .part L_0x55a1f3d4c640, 3, 1;
L_0x55a1f3d4c040 .part L_0x55a1f3d4c6e0, 3, 1;
L_0x55a1f3d4c200 .part L_0x55a1f3d4c780, 3, 1;
L_0x55a1f3d4c430 .concat8 [ 1 1 1 1], L_0x55a1f3d493a0, L_0x55a1f3d4a7f0, L_0x55a1f3d4b0a0, L_0x55a1f3d4ba50;
L_0x55a1f3d4c4d0 .concat8 [ 1 1 1 1], L_0x55a1f3d4a2e0, L_0x55a1f3d4ab50, L_0x55a1f3d4b4f0, L_0x55a1f3d4bd70;
S_0x55a1f306be70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30701b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d499b0 .functor XOR 1, L_0x55a1f3d4a3f0, L_0x55a1f3d4a520, C4<0>, C4<0>;
L_0x55a1f3d493a0 .functor XOR 1, L_0x55a1f3d499b0, L_0x55a1f3d4a650, C4<0>, C4<0>;
L_0x55a1f3d49f50 .functor AND 1, L_0x55a1f3d4a3f0, L_0x55a1f3d4a520, C4<1>, C4<1>;
L_0x55a1f3d4a060 .functor AND 1, L_0x55a1f3d4a3f0, L_0x55a1f3d4a650, C4<1>, C4<1>;
L_0x55a1f3d4a120 .functor OR 1, L_0x55a1f3d49f50, L_0x55a1f3d4a060, C4<0>, C4<0>;
L_0x55a1f3d4a230 .functor AND 1, L_0x55a1f3d4a650, L_0x55a1f3d4a520, C4<1>, C4<1>;
L_0x55a1f3d4a2e0 .functor OR 1, L_0x55a1f3d4a120, L_0x55a1f3d4a230, C4<0>, C4<0>;
v0x55a1f313c450_0 .net *"_s0", 0 0, L_0x55a1f3d499b0;  1 drivers
v0x55a1f316fd60_0 .net *"_s10", 0 0, L_0x55a1f3d4a230;  1 drivers
v0x55a1f316f660_0 .net *"_s4", 0 0, L_0x55a1f3d49f50;  1 drivers
v0x55a1f31494d0_0 .net *"_s6", 0 0, L_0x55a1f3d4a060;  1 drivers
v0x55a1f316f230_0 .net *"_s8", 0 0, L_0x55a1f3d4a120;  1 drivers
v0x55a1f316eaf0_0 .net "a", 0 0, L_0x55a1f3d4a3f0;  1 drivers
v0x55a1f316ebb0_0 .net "b", 0 0, L_0x55a1f3d4a520;  1 drivers
v0x55a1f3148e40_0 .net "ca", 0 0, L_0x55a1f3d4a2e0;  1 drivers
v0x55a1f3148f00_0 .net "cin", 0 0, L_0x55a1f3d4a650;  1 drivers
v0x55a1f3162850_0 .net "sum", 0 0, L_0x55a1f3d493a0;  1 drivers
S_0x55a1f306d200 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30701b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4a780 .functor XOR 1, L_0x55a1f3d4ac60, L_0x55a1f3d4ad90, C4<0>, C4<0>;
L_0x55a1f3d4a7f0 .functor XOR 1, L_0x55a1f3d4a780, L_0x55a1f3d4aec0, C4<0>, C4<0>;
L_0x55a1f3d4a860 .functor AND 1, L_0x55a1f3d4ac60, L_0x55a1f3d4ad90, C4<1>, C4<1>;
L_0x55a1f3d4a8d0 .functor AND 1, L_0x55a1f3d4ac60, L_0x55a1f3d4aec0, C4<1>, C4<1>;
L_0x55a1f3d4a990 .functor OR 1, L_0x55a1f3d4a860, L_0x55a1f3d4a8d0, C4<0>, C4<0>;
L_0x55a1f3d4aaa0 .functor AND 1, L_0x55a1f3d4aec0, L_0x55a1f3d4ad90, C4<1>, C4<1>;
L_0x55a1f3d4ab50 .functor OR 1, L_0x55a1f3d4a990, L_0x55a1f3d4aaa0, C4<0>, C4<0>;
v0x55a1f31621a0_0 .net *"_s0", 0 0, L_0x55a1f3d4a780;  1 drivers
v0x55a1f3155e50_0 .net *"_s10", 0 0, L_0x55a1f3d4aaa0;  1 drivers
v0x55a1f3155850_0 .net *"_s4", 0 0, L_0x55a1f3d4a860;  1 drivers
v0x55a1f3148bf0_0 .net *"_s6", 0 0, L_0x55a1f3d4a8d0;  1 drivers
v0x55a1f31654f0_0 .net *"_s8", 0 0, L_0x55a1f3d4a990;  1 drivers
v0x55a1f316e450_0 .net "a", 0 0, L_0x55a1f3d4ac60;  1 drivers
v0x55a1f316e510_0 .net "b", 0 0, L_0x55a1f3d4ad90;  1 drivers
v0x55a1f316b3c0_0 .net "ca", 0 0, L_0x55a1f3d4ab50;  1 drivers
v0x55a1f316b480_0 .net "cin", 0 0, L_0x55a1f3d4aec0;  1 drivers
v0x55a1f3168520_0 .net "sum", 0 0, L_0x55a1f3d4a7f0;  1 drivers
S_0x55a1f306a900 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30701b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4b030 .functor XOR 1, L_0x55a1f3d4b600, L_0x55a1f3d4b730, C4<0>, C4<0>;
L_0x55a1f3d4b0a0 .functor XOR 1, L_0x55a1f3d4b030, L_0x55a1f3d4b8b0, C4<0>, C4<0>;
L_0x55a1f3d4b160 .functor AND 1, L_0x55a1f3d4b600, L_0x55a1f3d4b730, C4<1>, C4<1>;
L_0x55a1f3d4b270 .functor AND 1, L_0x55a1f3d4b600, L_0x55a1f3d4b8b0, C4<1>, C4<1>;
L_0x55a1f3d4b330 .functor OR 1, L_0x55a1f3d4b160, L_0x55a1f3d4b270, C4<0>, C4<0>;
L_0x55a1f3d4b440 .functor AND 1, L_0x55a1f3d4b8b0, L_0x55a1f3d4b730, C4<1>, C4<1>;
L_0x55a1f3d4b4f0 .functor OR 1, L_0x55a1f3d4b330, L_0x55a1f3d4b440, C4<0>, C4<0>;
v0x55a1f3158ba0_0 .net *"_s0", 0 0, L_0x55a1f3d4b030;  1 drivers
v0x55a1f3158c60_0 .net *"_s10", 0 0, L_0x55a1f3d4b440;  1 drivers
v0x55a1f3161b00_0 .net *"_s4", 0 0, L_0x55a1f3d4b160;  1 drivers
v0x55a1f315ea70_0 .net *"_s6", 0 0, L_0x55a1f3d4b270;  1 drivers
v0x55a1f315bb20_0 .net *"_s8", 0 0, L_0x55a1f3d4b330;  1 drivers
v0x55a1f314c250_0 .net "a", 0 0, L_0x55a1f3d4b600;  1 drivers
v0x55a1f314c310_0 .net "b", 0 0, L_0x55a1f3d4b730;  1 drivers
v0x55a1f31551b0_0 .net "ca", 0 0, L_0x55a1f3d4b4f0;  1 drivers
v0x55a1f3155270_0 .net "cin", 0 0, L_0x55a1f3d4b8b0;  1 drivers
v0x55a1f31521d0_0 .net "sum", 0 0, L_0x55a1f3d4b0a0;  1 drivers
S_0x55a1f305dfb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30701b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4b9e0 .functor XOR 1, L_0x55a1f3d4be80, L_0x55a1f3d4c040, C4<0>, C4<0>;
L_0x55a1f3d4ba50 .functor XOR 1, L_0x55a1f3d4b9e0, L_0x55a1f3d4c200, C4<0>, C4<0>;
L_0x55a1f3d4bac0 .functor AND 1, L_0x55a1f3d4be80, L_0x55a1f3d4c040, C4<1>, C4<1>;
L_0x55a1f3d4bb30 .functor AND 1, L_0x55a1f3d4be80, L_0x55a1f3d4c200, C4<1>, C4<1>;
L_0x55a1f3d4bbf0 .functor OR 1, L_0x55a1f3d4bac0, L_0x55a1f3d4bb30, C4<0>, C4<0>;
L_0x55a1f3d4bd00 .functor AND 1, L_0x55a1f3d4c200, L_0x55a1f3d4c040, C4<1>, C4<1>;
L_0x55a1f3d4bd70 .functor OR 1, L_0x55a1f3d4bbf0, L_0x55a1f3d4bd00, C4<0>, C4<0>;
v0x55a1f314f1d0_0 .net *"_s0", 0 0, L_0x55a1f3d4b9e0;  1 drivers
v0x55a1f313f810_0 .net *"_s10", 0 0, L_0x55a1f3d4bd00;  1 drivers
v0x55a1f31456e0_0 .net *"_s4", 0 0, L_0x55a1f3d4bac0;  1 drivers
v0x55a1f3142790_0 .net *"_s6", 0 0, L_0x55a1f3d4bb30;  1 drivers
v0x55a1f3116290_0 .net *"_s8", 0 0, L_0x55a1f3d4bbf0;  1 drivers
v0x55a1f313bff0_0 .net "a", 0 0, L_0x55a1f3d4be80;  1 drivers
v0x55a1f313c0b0_0 .net "b", 0 0, L_0x55a1f3d4c040;  1 drivers
v0x55a1f313b8b0_0 .net "ca", 0 0, L_0x55a1f3d4bd70;  1 drivers
v0x55a1f313b970_0 .net "cin", 0 0, L_0x55a1f3d4c200;  1 drivers
v0x55a1f3115cb0_0 .net "sum", 0 0, L_0x55a1f3d4ba50;  1 drivers
S_0x55a1f3051660 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f306ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23f4560_0 .net "a", 3 0, L_0x55a1f3d4efd0;  1 drivers
v0x55a1f23e8210_0 .net "b", 3 0, L_0x55a1f3d4f0c0;  1 drivers
v0x55a1f23e7c10_0 .net "ca", 3 0, L_0x55a1f3d4ee60;  1 drivers
v0x55a1f23dafb0_0 .net "cin", 3 0, L_0x55a1f3d4f1b0;  1 drivers
v0x55a1f23f78b0_0 .net "sum", 3 0, L_0x55a1f3d4edc0;  1 drivers
L_0x55a1f3d4cd80 .part L_0x55a1f3d4efd0, 0, 1;
L_0x55a1f3d4ceb0 .part L_0x55a1f3d4f0c0, 0, 1;
L_0x55a1f3d4cfe0 .part L_0x55a1f3d4f1b0, 0, 1;
L_0x55a1f3d4d5f0 .part L_0x55a1f3d4efd0, 1, 1;
L_0x55a1f3d4d720 .part L_0x55a1f3d4f0c0, 1, 1;
L_0x55a1f3d4d850 .part L_0x55a1f3d4f1b0, 1, 1;
L_0x55a1f3d4df90 .part L_0x55a1f3d4efd0, 2, 1;
L_0x55a1f3d4e0c0 .part L_0x55a1f3d4f0c0, 2, 1;
L_0x55a1f3d4e240 .part L_0x55a1f3d4f1b0, 2, 1;
L_0x55a1f3d4e810 .part L_0x55a1f3d4efd0, 3, 1;
L_0x55a1f3d4e9d0 .part L_0x55a1f3d4f0c0, 3, 1;
L_0x55a1f3d4eb90 .part L_0x55a1f3d4f1b0, 3, 1;
L_0x55a1f3d4edc0 .concat8 [ 1 1 1 1], L_0x55a1f3d4c820, L_0x55a1f3d4d180, L_0x55a1f3d4da30, L_0x55a1f3d4e3e0;
L_0x55a1f3d4ee60 .concat8 [ 1 1 1 1], L_0x55a1f3d4cc70, L_0x55a1f3d4d4e0, L_0x55a1f3d4de80, L_0x55a1f3d4e700;
S_0x55a1f3060b30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3051660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4c3c0 .functor XOR 1, L_0x55a1f3d4cd80, L_0x55a1f3d4ceb0, C4<0>, C4<0>;
L_0x55a1f3d4c820 .functor XOR 1, L_0x55a1f3d4c3c0, L_0x55a1f3d4cfe0, C4<0>, C4<0>;
L_0x55a1f3d4c8e0 .functor AND 1, L_0x55a1f3d4cd80, L_0x55a1f3d4ceb0, C4<1>, C4<1>;
L_0x55a1f3d4c9f0 .functor AND 1, L_0x55a1f3d4cd80, L_0x55a1f3d4cfe0, C4<1>, C4<1>;
L_0x55a1f3d4cab0 .functor OR 1, L_0x55a1f3d4c8e0, L_0x55a1f3d4c9f0, C4<0>, C4<0>;
L_0x55a1f3d4cbc0 .functor AND 1, L_0x55a1f3d4cfe0, L_0x55a1f3d4ceb0, C4<1>, C4<1>;
L_0x55a1f3d4cc70 .functor OR 1, L_0x55a1f3d4cab0, L_0x55a1f3d4cbc0, C4<0>, C4<0>;
v0x55a1f31322b0_0 .net *"_s0", 0 0, L_0x55a1f3d4c3c0;  1 drivers
v0x55a1f3132370_0 .net *"_s10", 0 0, L_0x55a1f3d4cbc0;  1 drivers
v0x55a1f313b210_0 .net *"_s4", 0 0, L_0x55a1f3d4c8e0;  1 drivers
v0x55a1f3138180_0 .net *"_s6", 0 0, L_0x55a1f3d4c9f0;  1 drivers
v0x55a1f3135230_0 .net *"_s8", 0 0, L_0x55a1f3d4cab0;  1 drivers
v0x55a1f3125960_0 .net "a", 0 0, L_0x55a1f3d4cd80;  1 drivers
v0x55a1f3125a20_0 .net "b", 0 0, L_0x55a1f3d4ceb0;  1 drivers
v0x55a1f312e8c0_0 .net "ca", 0 0, L_0x55a1f3d4cc70;  1 drivers
v0x55a1f312e980_0 .net "cin", 0 0, L_0x55a1f3d4cfe0;  1 drivers
v0x55a1f312b8e0_0 .net "sum", 0 0, L_0x55a1f3d4c820;  1 drivers
S_0x55a1f30695c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3051660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4d110 .functor XOR 1, L_0x55a1f3d4d5f0, L_0x55a1f3d4d720, C4<0>, C4<0>;
L_0x55a1f3d4d180 .functor XOR 1, L_0x55a1f3d4d110, L_0x55a1f3d4d850, C4<0>, C4<0>;
L_0x55a1f3d4d1f0 .functor AND 1, L_0x55a1f3d4d5f0, L_0x55a1f3d4d720, C4<1>, C4<1>;
L_0x55a1f3d4d260 .functor AND 1, L_0x55a1f3d4d5f0, L_0x55a1f3d4d850, C4<1>, C4<1>;
L_0x55a1f3d4d320 .functor OR 1, L_0x55a1f3d4d1f0, L_0x55a1f3d4d260, C4<0>, C4<0>;
L_0x55a1f3d4d430 .functor AND 1, L_0x55a1f3d4d850, L_0x55a1f3d4d720, C4<1>, C4<1>;
L_0x55a1f3d4d4e0 .functor OR 1, L_0x55a1f3d4d320, L_0x55a1f3d4d430, C4<0>, C4<0>;
v0x55a1f31288e0_0 .net *"_s0", 0 0, L_0x55a1f3d4d110;  1 drivers
v0x55a1f3119010_0 .net *"_s10", 0 0, L_0x55a1f3d4d430;  1 drivers
v0x55a1f3121f70_0 .net *"_s4", 0 0, L_0x55a1f3d4d1f0;  1 drivers
v0x55a1f311eee0_0 .net *"_s6", 0 0, L_0x55a1f3d4d260;  1 drivers
v0x55a1f311bf90_0 .net *"_s8", 0 0, L_0x55a1f3d4d320;  1 drivers
v0x55a1f310c5d0_0 .net "a", 0 0, L_0x55a1f3d4d5f0;  1 drivers
v0x55a1f310c690_0 .net "b", 0 0, L_0x55a1f3d4d720;  1 drivers
v0x55a1f31124a0_0 .net "ca", 0 0, L_0x55a1f3d4d4e0;  1 drivers
v0x55a1f3112560_0 .net "cin", 0 0, L_0x55a1f3d4d850;  1 drivers
v0x55a1f310f600_0 .net "sum", 0 0, L_0x55a1f3d4d180;  1 drivers
S_0x55a1f30691e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3051660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4d9c0 .functor XOR 1, L_0x55a1f3d4df90, L_0x55a1f3d4e0c0, C4<0>, C4<0>;
L_0x55a1f3d4da30 .functor XOR 1, L_0x55a1f3d4d9c0, L_0x55a1f3d4e240, C4<0>, C4<0>;
L_0x55a1f3d4daf0 .functor AND 1, L_0x55a1f3d4df90, L_0x55a1f3d4e0c0, C4<1>, C4<1>;
L_0x55a1f3d4dc00 .functor AND 1, L_0x55a1f3d4df90, L_0x55a1f3d4e240, C4<1>, C4<1>;
L_0x55a1f3d4dcc0 .functor OR 1, L_0x55a1f3d4daf0, L_0x55a1f3d4dc00, C4<0>, C4<0>;
L_0x55a1f3d4ddd0 .functor AND 1, L_0x55a1f3d4e240, L_0x55a1f3d4e0c0, C4<1>, C4<1>;
L_0x55a1f3d4de80 .functor OR 1, L_0x55a1f3d4dcc0, L_0x55a1f3d4ddd0, C4<0>, C4<0>;
v0x55a1f2403a30_0 .net *"_s0", 0 0, L_0x55a1f3d4d9c0;  1 drivers
v0x55a1f2403af0_0 .net *"_s10", 0 0, L_0x55a1f3d4ddd0;  1 drivers
v0x55a1f239b250_0 .net *"_s4", 0 0, L_0x55a1f3d4daf0;  1 drivers
v0x55a1f2402e10_0 .net *"_s6", 0 0, L_0x55a1f3d4dc00;  1 drivers
v0x55a1f2402b00_0 .net *"_s8", 0 0, L_0x55a1f3d4dcc0;  1 drivers
v0x55a1f239bb00_0 .net "a", 0 0, L_0x55a1f3d4df90;  1 drivers
v0x55a1f239bbc0_0 .net "b", 0 0, L_0x55a1f3d4e0c0;  1 drivers
v0x55a1f239b4a0_0 .net "ca", 0 0, L_0x55a1f3d4de80;  1 drivers
v0x55a1f239b560_0 .net "cin", 0 0, L_0x55a1f3d4e240;  1 drivers
v0x55a1f23cef50_0 .net "sum", 0 0, L_0x55a1f3d4da30;  1 drivers
S_0x55a1f3060710 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3051660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4e370 .functor XOR 1, L_0x55a1f3d4e810, L_0x55a1f3d4e9d0, C4<0>, C4<0>;
L_0x55a1f3d4e3e0 .functor XOR 1, L_0x55a1f3d4e370, L_0x55a1f3d4eb90, C4<0>, C4<0>;
L_0x55a1f3d4e450 .functor AND 1, L_0x55a1f3d4e810, L_0x55a1f3d4e9d0, C4<1>, C4<1>;
L_0x55a1f3d4e4c0 .functor AND 1, L_0x55a1f3d4e810, L_0x55a1f3d4eb90, C4<1>, C4<1>;
L_0x55a1f3d4e580 .functor OR 1, L_0x55a1f3d4e450, L_0x55a1f3d4e4c0, C4<0>, C4<0>;
L_0x55a1f3d4e690 .functor AND 1, L_0x55a1f3d4eb90, L_0x55a1f3d4e9d0, C4<1>, C4<1>;
L_0x55a1f3d4e700 .functor OR 1, L_0x55a1f3d4e580, L_0x55a1f3d4e690, C4<0>, C4<0>;
v0x55a1f23ce810_0 .net *"_s0", 0 0, L_0x55a1f3d4e370;  1 drivers
v0x55a1f2402120_0 .net *"_s10", 0 0, L_0x55a1f3d4e690;  1 drivers
v0x55a1f2401a20_0 .net *"_s4", 0 0, L_0x55a1f3d4e450;  1 drivers
v0x55a1f23db890_0 .net *"_s6", 0 0, L_0x55a1f3d4e4c0;  1 drivers
v0x55a1f24015f0_0 .net *"_s8", 0 0, L_0x55a1f3d4e580;  1 drivers
v0x55a1f2400eb0_0 .net "a", 0 0, L_0x55a1f3d4e810;  1 drivers
v0x55a1f2400f70_0 .net "b", 0 0, L_0x55a1f3d4e9d0;  1 drivers
v0x55a1f23db200_0 .net "ca", 0 0, L_0x55a1f3d4e700;  1 drivers
v0x55a1f23db2c0_0 .net "cin", 0 0, L_0x55a1f3d4eb90;  1 drivers
v0x55a1f23f4c10_0 .net "sum", 0 0, L_0x55a1f3d4e3e0;  1 drivers
S_0x55a1f3066670 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f306ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23bdbf0_0 .net "a", 3 0, L_0x55a1f3d51a90;  1 drivers
v0x55a1f23baca0_0 .net "b", 3 0, L_0x55a1f3d51b30;  1 drivers
v0x55a1f23ab3d0_0 .net "ca", 3 0, L_0x55a1f3d51920;  1 drivers
v0x55a1f23b4330_0 .net "cin", 3 0, L_0x55a1f3d51c20;  1 drivers
v0x55a1f23b12a0_0 .net "sum", 3 0, L_0x55a1f3d51880;  1 drivers
L_0x55a1f3d4f840 .part L_0x55a1f3d51a90, 0, 1;
L_0x55a1f3d4f970 .part L_0x55a1f3d51b30, 0, 1;
L_0x55a1f3d4faa0 .part L_0x55a1f3d51c20, 0, 1;
L_0x55a1f3d500b0 .part L_0x55a1f3d51a90, 1, 1;
L_0x55a1f3d501e0 .part L_0x55a1f3d51b30, 1, 1;
L_0x55a1f3d50310 .part L_0x55a1f3d51c20, 1, 1;
L_0x55a1f3d50a50 .part L_0x55a1f3d51a90, 2, 1;
L_0x55a1f3d50b80 .part L_0x55a1f3d51b30, 2, 1;
L_0x55a1f3d50d00 .part L_0x55a1f3d51c20, 2, 1;
L_0x55a1f3d512d0 .part L_0x55a1f3d51a90, 3, 1;
L_0x55a1f3d51490 .part L_0x55a1f3d51b30, 3, 1;
L_0x55a1f3d51650 .part L_0x55a1f3d51c20, 3, 1;
L_0x55a1f3d51880 .concat8 [ 1 1 1 1], L_0x55a1f3d4f2e0, L_0x55a1f3d4fc40, L_0x55a1f3d504f0, L_0x55a1f3d50ea0;
L_0x55a1f3d51920 .concat8 [ 1 1 1 1], L_0x55a1f3d4f730, L_0x55a1f3d4ffa0, L_0x55a1f3d50940, L_0x55a1f3d511c0;
S_0x55a1f3066290 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3066670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4ed50 .functor XOR 1, L_0x55a1f3d4f840, L_0x55a1f3d4f970, C4<0>, C4<0>;
L_0x55a1f3d4f2e0 .functor XOR 1, L_0x55a1f3d4ed50, L_0x55a1f3d4faa0, C4<0>, C4<0>;
L_0x55a1f3d4f3a0 .functor AND 1, L_0x55a1f3d4f840, L_0x55a1f3d4f970, C4<1>, C4<1>;
L_0x55a1f3d4f4b0 .functor AND 1, L_0x55a1f3d4f840, L_0x55a1f3d4faa0, C4<1>, C4<1>;
L_0x55a1f3d4f570 .functor OR 1, L_0x55a1f3d4f3a0, L_0x55a1f3d4f4b0, C4<0>, C4<0>;
L_0x55a1f3d4f680 .functor AND 1, L_0x55a1f3d4faa0, L_0x55a1f3d4f970, C4<1>, C4<1>;
L_0x55a1f3d4f730 .functor OR 1, L_0x55a1f3d4f570, L_0x55a1f3d4f680, C4<0>, C4<0>;
v0x55a1f2400810_0 .net *"_s0", 0 0, L_0x55a1f3d4ed50;  1 drivers
v0x55a1f24008b0_0 .net *"_s10", 0 0, L_0x55a1f3d4f680;  1 drivers
v0x55a1f23fd780_0 .net *"_s4", 0 0, L_0x55a1f3d4f3a0;  1 drivers
v0x55a1f23fa830_0 .net *"_s6", 0 0, L_0x55a1f3d4f4b0;  1 drivers
v0x55a1f23eaf60_0 .net *"_s8", 0 0, L_0x55a1f3d4f570;  1 drivers
v0x55a1f23f3ec0_0 .net "a", 0 0, L_0x55a1f3d4f840;  1 drivers
v0x55a1f23f3f80_0 .net "b", 0 0, L_0x55a1f3d4f970;  1 drivers
v0x55a1f23f0e30_0 .net "ca", 0 0, L_0x55a1f3d4f730;  1 drivers
v0x55a1f23f0ef0_0 .net "cin", 0 0, L_0x55a1f3d4faa0;  1 drivers
v0x55a1f23edee0_0 .net "sum", 0 0, L_0x55a1f3d4f2e0;  1 drivers
S_0x55a1f3063720 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3066670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d4fbd0 .functor XOR 1, L_0x55a1f3d500b0, L_0x55a1f3d501e0, C4<0>, C4<0>;
L_0x55a1f3d4fc40 .functor XOR 1, L_0x55a1f3d4fbd0, L_0x55a1f3d50310, C4<0>, C4<0>;
L_0x55a1f3d4fcb0 .functor AND 1, L_0x55a1f3d500b0, L_0x55a1f3d501e0, C4<1>, C4<1>;
L_0x55a1f3d4fd20 .functor AND 1, L_0x55a1f3d500b0, L_0x55a1f3d50310, C4<1>, C4<1>;
L_0x55a1f3d4fde0 .functor OR 1, L_0x55a1f3d4fcb0, L_0x55a1f3d4fd20, C4<0>, C4<0>;
L_0x55a1f3d4fef0 .functor AND 1, L_0x55a1f3d50310, L_0x55a1f3d501e0, C4<1>, C4<1>;
L_0x55a1f3d4ffa0 .functor OR 1, L_0x55a1f3d4fde0, L_0x55a1f3d4fef0, C4<0>, C4<0>;
v0x55a1f23de610_0 .net *"_s0", 0 0, L_0x55a1f3d4fbd0;  1 drivers
v0x55a1f23de6d0_0 .net *"_s10", 0 0, L_0x55a1f3d4fef0;  1 drivers
v0x55a1f23e7570_0 .net *"_s4", 0 0, L_0x55a1f3d4fcb0;  1 drivers
v0x55a1f23e44e0_0 .net *"_s6", 0 0, L_0x55a1f3d4fd20;  1 drivers
v0x55a1f23e1590_0 .net *"_s8", 0 0, L_0x55a1f3d4fde0;  1 drivers
v0x55a1f23d1bd0_0 .net "a", 0 0, L_0x55a1f3d500b0;  1 drivers
v0x55a1f23d1c90_0 .net "b", 0 0, L_0x55a1f3d501e0;  1 drivers
v0x55a1f23d7aa0_0 .net "ca", 0 0, L_0x55a1f3d4ffa0;  1 drivers
v0x55a1f23d7b60_0 .net "cin", 0 0, L_0x55a1f3d50310;  1 drivers
v0x55a1f23d4c00_0 .net "sum", 0 0, L_0x55a1f3d4fc40;  1 drivers
S_0x55a1f3063340 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3066670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d50480 .functor XOR 1, L_0x55a1f3d50a50, L_0x55a1f3d50b80, C4<0>, C4<0>;
L_0x55a1f3d504f0 .functor XOR 1, L_0x55a1f3d50480, L_0x55a1f3d50d00, C4<0>, C4<0>;
L_0x55a1f3d505b0 .functor AND 1, L_0x55a1f3d50a50, L_0x55a1f3d50b80, C4<1>, C4<1>;
L_0x55a1f3d506c0 .functor AND 1, L_0x55a1f3d50a50, L_0x55a1f3d50d00, C4<1>, C4<1>;
L_0x55a1f3d50780 .functor OR 1, L_0x55a1f3d505b0, L_0x55a1f3d506c0, C4<0>, C4<0>;
L_0x55a1f3d50890 .functor AND 1, L_0x55a1f3d50d00, L_0x55a1f3d50b80, C4<1>, C4<1>;
L_0x55a1f3d50940 .functor OR 1, L_0x55a1f3d50780, L_0x55a1f3d50890, C4<0>, C4<0>;
v0x55a1f23a8650_0 .net *"_s0", 0 0, L_0x55a1f3d50480;  1 drivers
v0x55a1f23a8710_0 .net *"_s10", 0 0, L_0x55a1f3d50890;  1 drivers
v0x55a1f23ce3b0_0 .net *"_s4", 0 0, L_0x55a1f3d505b0;  1 drivers
v0x55a1f23cdc70_0 .net *"_s6", 0 0, L_0x55a1f3d506c0;  1 drivers
v0x55a1f23a7fc0_0 .net *"_s8", 0 0, L_0x55a1f3d50780;  1 drivers
v0x55a1f23c1920_0 .net "a", 0 0, L_0x55a1f3d50a50;  1 drivers
v0x55a1f23c19e0_0 .net "b", 0 0, L_0x55a1f3d50b80;  1 drivers
v0x55a1f23c1320_0 .net "ca", 0 0, L_0x55a1f3d50940;  1 drivers
v0x55a1f23c13e0_0 .net "cin", 0 0, L_0x55a1f3d50d00;  1 drivers
v0x55a1f23b5080_0 .net "sum", 0 0, L_0x55a1f3d504f0;  1 drivers
S_0x55a1f3060390 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3066670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d50e30 .functor XOR 1, L_0x55a1f3d512d0, L_0x55a1f3d51490, C4<0>, C4<0>;
L_0x55a1f3d50ea0 .functor XOR 1, L_0x55a1f3d50e30, L_0x55a1f3d51650, C4<0>, C4<0>;
L_0x55a1f3d50f10 .functor AND 1, L_0x55a1f3d512d0, L_0x55a1f3d51490, C4<1>, C4<1>;
L_0x55a1f3d50f80 .functor AND 1, L_0x55a1f3d512d0, L_0x55a1f3d51650, C4<1>, C4<1>;
L_0x55a1f3d51040 .functor OR 1, L_0x55a1f3d50f10, L_0x55a1f3d50f80, C4<0>, C4<0>;
L_0x55a1f3d51150 .functor AND 1, L_0x55a1f3d51650, L_0x55a1f3d51490, C4<1>, C4<1>;
L_0x55a1f3d511c0 .functor OR 1, L_0x55a1f3d51040, L_0x55a1f3d51150, C4<0>, C4<0>;
v0x55a1f23b49d0_0 .net *"_s0", 0 0, L_0x55a1f3d50e30;  1 drivers
v0x55a1f23a7d70_0 .net *"_s10", 0 0, L_0x55a1f3d51150;  1 drivers
v0x55a1f23c4670_0 .net *"_s4", 0 0, L_0x55a1f3d50f10;  1 drivers
v0x55a1f23cd5d0_0 .net *"_s6", 0 0, L_0x55a1f3d50f80;  1 drivers
v0x55a1f23ca540_0 .net *"_s8", 0 0, L_0x55a1f3d51040;  1 drivers
v0x55a1f23c75f0_0 .net "a", 0 0, L_0x55a1f3d512d0;  1 drivers
v0x55a1f23c76b0_0 .net "b", 0 0, L_0x55a1f3d51490;  1 drivers
v0x55a1f23b7d20_0 .net "ca", 0 0, L_0x55a1f3d511c0;  1 drivers
v0x55a1f23b7de0_0 .net "cin", 0 0, L_0x55a1f3d51650;  1 drivers
v0x55a1f23c0d30_0 .net "sum", 0 0, L_0x55a1f3d50ea0;  1 drivers
S_0x55a1f30676c0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f306ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2370820_0 .net "a", 3 0, L_0x55a1f3d54430;  1 drivers
v0x55a1f236d8d0_0 .net "b", 3 0, L_0x55a1f3d54560;  1 drivers
v0x55a1f23413d0_0 .net "ca", 3 0, L_0x55a1f3d542c0;  1 drivers
v0x55a1f2367130_0 .net "cin", 3 0, L_0x55a1f3d54690;  1 drivers
v0x55a1f23669f0_0 .net "sum", 3 0, L_0x55a1f3d54220;  1 drivers
L_0x55a1f3d521e0 .part L_0x55a1f3d54430, 0, 1;
L_0x55a1f3d52310 .part L_0x55a1f3d54560, 0, 1;
L_0x55a1f3d52440 .part L_0x55a1f3d54690, 0, 1;
L_0x55a1f3d52a50 .part L_0x55a1f3d54430, 1, 1;
L_0x55a1f3d52b80 .part L_0x55a1f3d54560, 1, 1;
L_0x55a1f3d52cb0 .part L_0x55a1f3d54690, 1, 1;
L_0x55a1f3d533f0 .part L_0x55a1f3d54430, 2, 1;
L_0x55a1f3d53520 .part L_0x55a1f3d54560, 2, 1;
L_0x55a1f3d536a0 .part L_0x55a1f3d54690, 2, 1;
L_0x55a1f3d53c70 .part L_0x55a1f3d54430, 3, 1;
L_0x55a1f3d53e30 .part L_0x55a1f3d54560, 3, 1;
L_0x55a1f3d53ff0 .part L_0x55a1f3d54690, 3, 1;
L_0x55a1f3d54220 .concat8 [ 1 1 1 1], L_0x55a1f3d51cc0, L_0x55a1f3d525e0, L_0x55a1f3d52e90, L_0x55a1f3d53840;
L_0x55a1f3d542c0 .concat8 [ 1 1 1 1], L_0x55a1f3d520d0, L_0x55a1f3d52940, L_0x55a1f3d532e0, L_0x55a1f3d53b60;
S_0x55a1f3068af0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30676c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d51810 .functor XOR 1, L_0x55a1f3d521e0, L_0x55a1f3d52310, C4<0>, C4<0>;
L_0x55a1f3d51cc0 .functor XOR 1, L_0x55a1f3d51810, L_0x55a1f3d52440, C4<0>, C4<0>;
L_0x55a1f3d51d80 .functor AND 1, L_0x55a1f3d521e0, L_0x55a1f3d52310, C4<1>, C4<1>;
L_0x55a1f3d51e90 .functor AND 1, L_0x55a1f3d521e0, L_0x55a1f3d52440, C4<1>, C4<1>;
L_0x55a1f3d51f50 .functor OR 1, L_0x55a1f3d51d80, L_0x55a1f3d51e90, C4<0>, C4<0>;
L_0x55a1f3d52060 .functor AND 1, L_0x55a1f3d52440, L_0x55a1f3d52310, C4<1>, C4<1>;
L_0x55a1f3d520d0 .functor OR 1, L_0x55a1f3d51f50, L_0x55a1f3d52060, C4<0>, C4<0>;
v0x55a1f23ae350_0 .net *"_s0", 0 0, L_0x55a1f3d51810;  1 drivers
v0x55a1f23ae410_0 .net *"_s10", 0 0, L_0x55a1f3d52060;  1 drivers
v0x55a1f239e990_0 .net *"_s4", 0 0, L_0x55a1f3d51d80;  1 drivers
v0x55a1f23a4860_0 .net *"_s6", 0 0, L_0x55a1f3d51e90;  1 drivers
v0x55a1f23a1910_0 .net *"_s8", 0 0, L_0x55a1f3d51f50;  1 drivers
v0x55a1f2367c20_0 .net "a", 0 0, L_0x55a1f3d521e0;  1 drivers
v0x55a1f2367ce0_0 .net "b", 0 0, L_0x55a1f3d52310;  1 drivers
v0x55a1f2367590_0 .net "ca", 0 0, L_0x55a1f3d520d0;  1 drivers
v0x55a1f2367650_0 .net "cin", 0 0, L_0x55a1f3d52440;  1 drivers
v0x55a1f239af50_0 .net "sum", 0 0, L_0x55a1f3d51cc0;  1 drivers
S_0x55a1f3064770 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30676c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d52570 .functor XOR 1, L_0x55a1f3d52a50, L_0x55a1f3d52b80, C4<0>, C4<0>;
L_0x55a1f3d525e0 .functor XOR 1, L_0x55a1f3d52570, L_0x55a1f3d52cb0, C4<0>, C4<0>;
L_0x55a1f3d52650 .functor AND 1, L_0x55a1f3d52a50, L_0x55a1f3d52b80, C4<1>, C4<1>;
L_0x55a1f3d526c0 .functor AND 1, L_0x55a1f3d52a50, L_0x55a1f3d52cb0, C4<1>, C4<1>;
L_0x55a1f3d52780 .functor OR 1, L_0x55a1f3d52650, L_0x55a1f3d526c0, C4<0>, C4<0>;
L_0x55a1f3d52890 .functor AND 1, L_0x55a1f3d52cb0, L_0x55a1f3d52b80, C4<1>, C4<1>;
L_0x55a1f3d52940 .functor OR 1, L_0x55a1f3d52780, L_0x55a1f3d52890, C4<0>, C4<0>;
v0x55a1f239a7a0_0 .net *"_s0", 0 0, L_0x55a1f3d52570;  1 drivers
v0x55a1f2374610_0 .net *"_s10", 0 0, L_0x55a1f3d52890;  1 drivers
v0x55a1f239a370_0 .net *"_s4", 0 0, L_0x55a1f3d52650;  1 drivers
v0x55a1f2399c30_0 .net *"_s6", 0 0, L_0x55a1f3d526c0;  1 drivers
v0x55a1f2373f80_0 .net *"_s8", 0 0, L_0x55a1f3d52780;  1 drivers
v0x55a1f238d8e0_0 .net "a", 0 0, L_0x55a1f3d52a50;  1 drivers
v0x55a1f238d9a0_0 .net "b", 0 0, L_0x55a1f3d52b80;  1 drivers
v0x55a1f238d2e0_0 .net "ca", 0 0, L_0x55a1f3d52940;  1 drivers
v0x55a1f238d3a0_0 .net "cin", 0 0, L_0x55a1f3d52cb0;  1 drivers
v0x55a1f2381040_0 .net "sum", 0 0, L_0x55a1f3d525e0;  1 drivers
S_0x55a1f3065ba0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30676c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d52e20 .functor XOR 1, L_0x55a1f3d533f0, L_0x55a1f3d53520, C4<0>, C4<0>;
L_0x55a1f3d52e90 .functor XOR 1, L_0x55a1f3d52e20, L_0x55a1f3d536a0, C4<0>, C4<0>;
L_0x55a1f3d52f50 .functor AND 1, L_0x55a1f3d533f0, L_0x55a1f3d53520, C4<1>, C4<1>;
L_0x55a1f3d53060 .functor AND 1, L_0x55a1f3d533f0, L_0x55a1f3d536a0, C4<1>, C4<1>;
L_0x55a1f3d53120 .functor OR 1, L_0x55a1f3d52f50, L_0x55a1f3d53060, C4<0>, C4<0>;
L_0x55a1f3d53230 .functor AND 1, L_0x55a1f3d536a0, L_0x55a1f3d53520, C4<1>, C4<1>;
L_0x55a1f3d532e0 .functor OR 1, L_0x55a1f3d53120, L_0x55a1f3d53230, C4<0>, C4<0>;
v0x55a1f2380990_0 .net *"_s0", 0 0, L_0x55a1f3d52e20;  1 drivers
v0x55a1f2380a50_0 .net *"_s10", 0 0, L_0x55a1f3d53230;  1 drivers
v0x55a1f2373d30_0 .net *"_s4", 0 0, L_0x55a1f3d52f50;  1 drivers
v0x55a1f2390630_0 .net *"_s6", 0 0, L_0x55a1f3d53060;  1 drivers
v0x55a1f2399590_0 .net *"_s8", 0 0, L_0x55a1f3d53120;  1 drivers
v0x55a1f2396500_0 .net "a", 0 0, L_0x55a1f3d533f0;  1 drivers
v0x55a1f23965c0_0 .net "b", 0 0, L_0x55a1f3d53520;  1 drivers
v0x55a1f23935b0_0 .net "ca", 0 0, L_0x55a1f3d532e0;  1 drivers
v0x55a1f2393670_0 .net "cin", 0 0, L_0x55a1f3d536a0;  1 drivers
v0x55a1f2383d90_0 .net "sum", 0 0, L_0x55a1f3d52e90;  1 drivers
S_0x55a1f3061820 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30676c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d537d0 .functor XOR 1, L_0x55a1f3d53c70, L_0x55a1f3d53e30, C4<0>, C4<0>;
L_0x55a1f3d53840 .functor XOR 1, L_0x55a1f3d537d0, L_0x55a1f3d53ff0, C4<0>, C4<0>;
L_0x55a1f3d538b0 .functor AND 1, L_0x55a1f3d53c70, L_0x55a1f3d53e30, C4<1>, C4<1>;
L_0x55a1f3d53920 .functor AND 1, L_0x55a1f3d53c70, L_0x55a1f3d53ff0, C4<1>, C4<1>;
L_0x55a1f3d539e0 .functor OR 1, L_0x55a1f3d538b0, L_0x55a1f3d53920, C4<0>, C4<0>;
L_0x55a1f3d53af0 .functor AND 1, L_0x55a1f3d53ff0, L_0x55a1f3d53e30, C4<1>, C4<1>;
L_0x55a1f3d53b60 .functor OR 1, L_0x55a1f3d539e0, L_0x55a1f3d53af0, C4<0>, C4<0>;
v0x55a1f238cc40_0 .net *"_s0", 0 0, L_0x55a1f3d537d0;  1 drivers
v0x55a1f2389bb0_0 .net *"_s10", 0 0, L_0x55a1f3d53af0;  1 drivers
v0x55a1f2386c60_0 .net *"_s4", 0 0, L_0x55a1f3d538b0;  1 drivers
v0x55a1f2377390_0 .net *"_s6", 0 0, L_0x55a1f3d53920;  1 drivers
v0x55a1f23802f0_0 .net *"_s8", 0 0, L_0x55a1f3d539e0;  1 drivers
v0x55a1f237d260_0 .net "a", 0 0, L_0x55a1f3d53c70;  1 drivers
v0x55a1f237d320_0 .net "b", 0 0, L_0x55a1f3d53e30;  1 drivers
v0x55a1f237a310_0 .net "ca", 0 0, L_0x55a1f3d53b60;  1 drivers
v0x55a1f237a3d0_0 .net "cin", 0 0, L_0x55a1f3d53ff0;  1 drivers
v0x55a1f236aa00_0 .net "sum", 0 0, L_0x55a1f3d53840;  1 drivers
S_0x55a1f3062c50 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f307d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f212ae10_0 .net "a", 31 0, L_0x55a1f3d6b2e0;  1 drivers
v0x55a1f212a710_0 .net "b", 31 0, L_0x55a1f3d6b3d0;  1 drivers
v0x55a1f2104580_0 .net "ca", 31 0, L_0x55a1f3d6b150;  1 drivers
v0x55a1f212a2e0_0 .net "cin", 31 0, L_0x55a1f3d6b4c0;  1 drivers
v0x55a1f2129ba0_0 .net "sum", 31 0, L_0x55a1f3d6b010;  1 drivers
L_0x55a1f3d5fef0 .part L_0x55a1f3d6b2e0, 0, 16;
L_0x55a1f3d5ff90 .part L_0x55a1f3d6b3d0, 0, 16;
L_0x55a1f3d60030 .part L_0x55a1f3d6b4c0, 0, 16;
L_0x55a1f3d6ad00 .part L_0x55a1f3d6b2e0, 16, 16;
L_0x55a1f3d6adf0 .part L_0x55a1f3d6b3d0, 16, 16;
L_0x55a1f3d6aee0 .part L_0x55a1f3d6b4c0, 16, 16;
L_0x55a1f3d6b010 .concat8 [ 16 16 0 0], L_0x55a1f3d5fbf0, L_0x55a1f3d6aa00;
L_0x55a1f3d6b150 .concat8 [ 16 16 0 0], L_0x55a1f3d5fc90, L_0x55a1f3d6aaa0;
S_0x55a1f305e910 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f3062c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f225db70_0 .net "a", 15 0, L_0x55a1f3d5fef0;  1 drivers
v0x55a1f225ac20_0 .net "b", 15 0, L_0x55a1f3d5ff90;  1 drivers
v0x55a1f224b350_0 .net "ca", 15 0, L_0x55a1f3d5fc90;  1 drivers
v0x55a1f22542b0_0 .net "cin", 15 0, L_0x55a1f3d60030;  1 drivers
v0x55a1f2251220_0 .net "sum", 15 0, L_0x55a1f3d5fbf0;  1 drivers
L_0x55a1f3d57a00 .part L_0x55a1f3d5fef0, 0, 4;
L_0x55a1f3d57aa0 .part L_0x55a1f3d5ff90, 0, 4;
L_0x55a1f3d57b40 .part L_0x55a1f3d60030, 0, 4;
L_0x55a1f3d5a390 .part L_0x55a1f3d5fef0, 4, 4;
L_0x55a1f3d5a480 .part L_0x55a1f3d5ff90, 4, 4;
L_0x55a1f3d5a570 .part L_0x55a1f3d60030, 4, 4;
L_0x55a1f3d5ce50 .part L_0x55a1f3d5fef0, 8, 4;
L_0x55a1f3d5cef0 .part L_0x55a1f3d5ff90, 8, 4;
L_0x55a1f3d5cfe0 .part L_0x55a1f3d60030, 8, 4;
L_0x55a1f3d5f7f0 .part L_0x55a1f3d5fef0, 12, 4;
L_0x55a1f3d5f920 .part L_0x55a1f3d5ff90, 12, 4;
L_0x55a1f3d5fa50 .part L_0x55a1f3d60030, 12, 4;
L_0x55a1f3d5fbf0 .concat8 [ 4 4 4 4], L_0x55a1f3d577f0, L_0x55a1f3d5a180, L_0x55a1f3d5cc40, L_0x55a1f3d5f5e0;
L_0x55a1f3d5fc90 .concat8 [ 4 4 4 4], L_0x55a1f3d57890, L_0x55a1f3d5a220, L_0x55a1f3d5cce0, L_0x55a1f3d5f680;
S_0x55a1f305fca0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f305e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f232d9c0_0 .net "a", 3 0, L_0x55a1f3d57a00;  1 drivers
v0x55a1f232aa70_0 .net "b", 3 0, L_0x55a1f3d57aa0;  1 drivers
v0x55a1f231b1a0_0 .net "ca", 3 0, L_0x55a1f3d57890;  1 drivers
v0x55a1f2324100_0 .net "cin", 3 0, L_0x55a1f3d57b40;  1 drivers
v0x55a1f2321070_0 .net "sum", 3 0, L_0x55a1f3d577f0;  1 drivers
L_0x55a1f3d557a0 .part L_0x55a1f3d57a00, 0, 1;
L_0x55a1f3d558d0 .part L_0x55a1f3d57aa0, 0, 1;
L_0x55a1f3d55a00 .part L_0x55a1f3d57b40, 0, 1;
L_0x55a1f3d55fc0 .part L_0x55a1f3d57a00, 1, 1;
L_0x55a1f3d560f0 .part L_0x55a1f3d57aa0, 1, 1;
L_0x55a1f3d56220 .part L_0x55a1f3d57b40, 1, 1;
L_0x55a1f3d56960 .part L_0x55a1f3d57a00, 2, 1;
L_0x55a1f3d56a90 .part L_0x55a1f3d57aa0, 2, 1;
L_0x55a1f3d56c10 .part L_0x55a1f3d57b40, 2, 1;
L_0x55a1f3d571e0 .part L_0x55a1f3d57a00, 3, 1;
L_0x55a1f3d57400 .part L_0x55a1f3d57aa0, 3, 1;
L_0x55a1f3d575c0 .part L_0x55a1f3d57b40, 3, 1;
L_0x55a1f3d577f0 .concat8 [ 1 1 1 1], L_0x55a1f3d541b0, L_0x55a1f3d55ba0, L_0x55a1f3d56400, L_0x55a1f3d56db0;
L_0x55a1f3d57890 .concat8 [ 1 1 1 1], L_0x55a1f3d55690, L_0x55a1f3d55f00, L_0x55a1f3d56850, L_0x55a1f3d570d0;
S_0x55a1f30541e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f305fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d547c0 .functor XOR 1, L_0x55a1f3d557a0, L_0x55a1f3d558d0, C4<0>, C4<0>;
L_0x55a1f3d541b0 .functor XOR 1, L_0x55a1f3d547c0, L_0x55a1f3d55a00, C4<0>, C4<0>;
L_0x55a1f3d55340 .functor AND 1, L_0x55a1f3d557a0, L_0x55a1f3d558d0, C4<1>, C4<1>;
L_0x55a1f3d55450 .functor AND 1, L_0x55a1f3d557a0, L_0x55a1f3d55a00, C4<1>, C4<1>;
L_0x55a1f3d55510 .functor OR 1, L_0x55a1f3d55340, L_0x55a1f3d55450, C4<0>, C4<0>;
L_0x55a1f3d55620 .functor AND 1, L_0x55a1f3d55a00, L_0x55a1f3d558d0, C4<1>, C4<1>;
L_0x55a1f3d55690 .functor OR 1, L_0x55a1f3d55510, L_0x55a1f3d55620, C4<0>, C4<0>;
v0x55a1f2350aa0_0 .net *"_s0", 0 0, L_0x55a1f3d547c0;  1 drivers
v0x55a1f2359a00_0 .net *"_s10", 0 0, L_0x55a1f3d55620;  1 drivers
v0x55a1f2356970_0 .net *"_s4", 0 0, L_0x55a1f3d55340;  1 drivers
v0x55a1f2353a20_0 .net *"_s6", 0 0, L_0x55a1f3d55450;  1 drivers
v0x55a1f2344150_0 .net *"_s8", 0 0, L_0x55a1f3d55510;  1 drivers
v0x55a1f234d0b0_0 .net "a", 0 0, L_0x55a1f3d557a0;  1 drivers
v0x55a1f234d170_0 .net "b", 0 0, L_0x55a1f3d558d0;  1 drivers
v0x55a1f234a020_0 .net "ca", 0 0, L_0x55a1f3d55690;  1 drivers
v0x55a1f234a0e0_0 .net "cin", 0 0, L_0x55a1f3d55a00;  1 drivers
v0x55a1f2347180_0 .net "sum", 0 0, L_0x55a1f3d541b0;  1 drivers
S_0x55a1f305cc70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f305fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d55b30 .functor XOR 1, L_0x55a1f3d55fc0, L_0x55a1f3d560f0, C4<0>, C4<0>;
L_0x55a1f3d55ba0 .functor XOR 1, L_0x55a1f3d55b30, L_0x55a1f3d56220, C4<0>, C4<0>;
L_0x55a1f3d55c10 .functor AND 1, L_0x55a1f3d55fc0, L_0x55a1f3d560f0, C4<1>, C4<1>;
L_0x55a1f3d55c80 .functor AND 1, L_0x55a1f3d55fc0, L_0x55a1f3d56220, C4<1>, C4<1>;
L_0x55a1f3d55d40 .functor OR 1, L_0x55a1f3d55c10, L_0x55a1f3d55c80, C4<0>, C4<0>;
L_0x55a1f3d55e50 .functor AND 1, L_0x55a1f3d56220, L_0x55a1f3d560f0, C4<1>, C4<1>;
L_0x55a1f3d55f00 .functor OR 1, L_0x55a1f3d55d40, L_0x55a1f3d55e50, C4<0>, C4<0>;
v0x55a1f2337710_0 .net *"_s0", 0 0, L_0x55a1f3d55b30;  1 drivers
v0x55a1f233d5e0_0 .net *"_s10", 0 0, L_0x55a1f3d55e50;  1 drivers
v0x55a1f233a690_0 .net *"_s4", 0 0, L_0x55a1f3d55c10;  1 drivers
v0x55a1f22cb490_0 .net *"_s6", 0 0, L_0x55a1f3d55c80;  1 drivers
v0x55a1f2333050_0 .net *"_s8", 0 0, L_0x55a1f3d55d40;  1 drivers
v0x55a1f2332d40_0 .net "a", 0 0, L_0x55a1f3d55fc0;  1 drivers
v0x55a1f2332e00_0 .net "b", 0 0, L_0x55a1f3d560f0;  1 drivers
v0x55a1f22cbd40_0 .net "ca", 0 0, L_0x55a1f3d55f00;  1 drivers
v0x55a1f22cbe00_0 .net "cin", 0 0, L_0x55a1f3d56220;  1 drivers
v0x55a1f22cb790_0 .net "sum", 0 0, L_0x55a1f3d55ba0;  1 drivers
S_0x55a1f305c890 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f305fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d56390 .functor XOR 1, L_0x55a1f3d56960, L_0x55a1f3d56a90, C4<0>, C4<0>;
L_0x55a1f3d56400 .functor XOR 1, L_0x55a1f3d56390, L_0x55a1f3d56c10, C4<0>, C4<0>;
L_0x55a1f3d564c0 .functor AND 1, L_0x55a1f3d56960, L_0x55a1f3d56a90, C4<1>, C4<1>;
L_0x55a1f3d565d0 .functor AND 1, L_0x55a1f3d56960, L_0x55a1f3d56c10, C4<1>, C4<1>;
L_0x55a1f3d56690 .functor OR 1, L_0x55a1f3d564c0, L_0x55a1f3d565d0, C4<0>, C4<0>;
L_0x55a1f3d567a0 .functor AND 1, L_0x55a1f3d56c10, L_0x55a1f3d56a90, C4<1>, C4<1>;
L_0x55a1f3d56850 .functor OR 1, L_0x55a1f3d56690, L_0x55a1f3d567a0, C4<0>, C4<0>;
v0x55a1f22ff0e0_0 .net *"_s0", 0 0, L_0x55a1f3d56390;  1 drivers
v0x55a1f22ff1a0_0 .net *"_s10", 0 0, L_0x55a1f3d567a0;  1 drivers
v0x55a1f22fea50_0 .net *"_s4", 0 0, L_0x55a1f3d564c0;  1 drivers
v0x55a1f2332360_0 .net *"_s6", 0 0, L_0x55a1f3d565d0;  1 drivers
v0x55a1f2331c60_0 .net *"_s8", 0 0, L_0x55a1f3d56690;  1 drivers
v0x55a1f230bad0_0 .net "a", 0 0, L_0x55a1f3d56960;  1 drivers
v0x55a1f230bb90_0 .net "b", 0 0, L_0x55a1f3d56a90;  1 drivers
v0x55a1f2331830_0 .net "ca", 0 0, L_0x55a1f3d56850;  1 drivers
v0x55a1f23318f0_0 .net "cin", 0 0, L_0x55a1f3d56c10;  1 drivers
v0x55a1f23311a0_0 .net "sum", 0 0, L_0x55a1f3d56400;  1 drivers
S_0x55a1f3053dc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f305fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d56d40 .functor XOR 1, L_0x55a1f3d571e0, L_0x55a1f3d57400, C4<0>, C4<0>;
L_0x55a1f3d56db0 .functor XOR 1, L_0x55a1f3d56d40, L_0x55a1f3d575c0, C4<0>, C4<0>;
L_0x55a1f3d56e20 .functor AND 1, L_0x55a1f3d571e0, L_0x55a1f3d57400, C4<1>, C4<1>;
L_0x55a1f3d56e90 .functor AND 1, L_0x55a1f3d571e0, L_0x55a1f3d575c0, C4<1>, C4<1>;
L_0x55a1f3d56f50 .functor OR 1, L_0x55a1f3d56e20, L_0x55a1f3d56e90, C4<0>, C4<0>;
L_0x55a1f3d57060 .functor AND 1, L_0x55a1f3d575c0, L_0x55a1f3d57400, C4<1>, C4<1>;
L_0x55a1f3d570d0 .functor OR 1, L_0x55a1f3d56f50, L_0x55a1f3d57060, C4<0>, C4<0>;
v0x55a1f230b440_0 .net *"_s0", 0 0, L_0x55a1f3d56d40;  1 drivers
v0x55a1f2324da0_0 .net *"_s10", 0 0, L_0x55a1f3d57060;  1 drivers
v0x55a1f23247a0_0 .net *"_s4", 0 0, L_0x55a1f3d56e20;  1 drivers
v0x55a1f2318450_0 .net *"_s6", 0 0, L_0x55a1f3d56e90;  1 drivers
v0x55a1f2317e50_0 .net *"_s8", 0 0, L_0x55a1f3d56f50;  1 drivers
v0x55a1f230b1f0_0 .net "a", 0 0, L_0x55a1f3d571e0;  1 drivers
v0x55a1f230b2b0_0 .net "b", 0 0, L_0x55a1f3d57400;  1 drivers
v0x55a1f2327af0_0 .net "ca", 0 0, L_0x55a1f3d570d0;  1 drivers
v0x55a1f2327bb0_0 .net "cin", 0 0, L_0x55a1f3d575c0;  1 drivers
v0x55a1f2330b00_0 .net "sum", 0 0, L_0x55a1f3d56db0;  1 drivers
S_0x55a1f3059d20 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f305e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f22d4aa0_0 .net "a", 3 0, L_0x55a1f3d5a390;  1 drivers
v0x55a1f22d1b50_0 .net "b", 3 0, L_0x55a1f3d5a480;  1 drivers
v0x55a1f2297e60_0 .net "ca", 3 0, L_0x55a1f3d5a220;  1 drivers
v0x55a1f22977d0_0 .net "cin", 3 0, L_0x55a1f3d5a570;  1 drivers
v0x55a1f22cb0e0_0 .net "sum", 3 0, L_0x55a1f3d5a180;  1 drivers
L_0x55a1f3d58140 .part L_0x55a1f3d5a390, 0, 1;
L_0x55a1f3d58270 .part L_0x55a1f3d5a480, 0, 1;
L_0x55a1f3d583a0 .part L_0x55a1f3d5a570, 0, 1;
L_0x55a1f3d589b0 .part L_0x55a1f3d5a390, 1, 1;
L_0x55a1f3d58ae0 .part L_0x55a1f3d5a480, 1, 1;
L_0x55a1f3d58c10 .part L_0x55a1f3d5a570, 1, 1;
L_0x55a1f3d59350 .part L_0x55a1f3d5a390, 2, 1;
L_0x55a1f3d59480 .part L_0x55a1f3d5a480, 2, 1;
L_0x55a1f3d59600 .part L_0x55a1f3d5a570, 2, 1;
L_0x55a1f3d59bd0 .part L_0x55a1f3d5a390, 3, 1;
L_0x55a1f3d59d90 .part L_0x55a1f3d5a480, 3, 1;
L_0x55a1f3d59f50 .part L_0x55a1f3d5a570, 3, 1;
L_0x55a1f3d5a180 .concat8 [ 1 1 1 1], L_0x55a1f3d57be0, L_0x55a1f3d58540, L_0x55a1f3d58df0, L_0x55a1f3d597a0;
L_0x55a1f3d5a220 .concat8 [ 1 1 1 1], L_0x55a1f3d58030, L_0x55a1f3d588a0, L_0x55a1f3d59240, L_0x55a1f3d59ac0;
S_0x55a1f3059940 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3059d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d57780 .functor XOR 1, L_0x55a1f3d58140, L_0x55a1f3d58270, C4<0>, C4<0>;
L_0x55a1f3d57be0 .functor XOR 1, L_0x55a1f3d57780, L_0x55a1f3d583a0, C4<0>, C4<0>;
L_0x55a1f3d57ca0 .functor AND 1, L_0x55a1f3d58140, L_0x55a1f3d58270, C4<1>, C4<1>;
L_0x55a1f3d57db0 .functor AND 1, L_0x55a1f3d58140, L_0x55a1f3d583a0, C4<1>, C4<1>;
L_0x55a1f3d57e70 .functor OR 1, L_0x55a1f3d57ca0, L_0x55a1f3d57db0, C4<0>, C4<0>;
L_0x55a1f3d57f80 .functor AND 1, L_0x55a1f3d583a0, L_0x55a1f3d58270, C4<1>, C4<1>;
L_0x55a1f3d58030 .functor OR 1, L_0x55a1f3d57e70, L_0x55a1f3d57f80, C4<0>, C4<0>;
v0x55a1f231e120_0 .net *"_s0", 0 0, L_0x55a1f3d57780;  1 drivers
v0x55a1f231e1e0_0 .net *"_s10", 0 0, L_0x55a1f3d57f80;  1 drivers
v0x55a1f230e850_0 .net *"_s4", 0 0, L_0x55a1f3d57ca0;  1 drivers
v0x55a1f23177b0_0 .net *"_s6", 0 0, L_0x55a1f3d57db0;  1 drivers
v0x55a1f2314720_0 .net *"_s8", 0 0, L_0x55a1f3d57e70;  1 drivers
v0x55a1f23117d0_0 .net "a", 0 0, L_0x55a1f3d58140;  1 drivers
v0x55a1f2311890_0 .net "b", 0 0, L_0x55a1f3d58270;  1 drivers
v0x55a1f2301e10_0 .net "ca", 0 0, L_0x55a1f3d58030;  1 drivers
v0x55a1f2301ed0_0 .net "cin", 0 0, L_0x55a1f3d583a0;  1 drivers
v0x55a1f2307d90_0 .net "sum", 0 0, L_0x55a1f3d57be0;  1 drivers
S_0x55a1f3056dd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3059d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d584d0 .functor XOR 1, L_0x55a1f3d589b0, L_0x55a1f3d58ae0, C4<0>, C4<0>;
L_0x55a1f3d58540 .functor XOR 1, L_0x55a1f3d584d0, L_0x55a1f3d58c10, C4<0>, C4<0>;
L_0x55a1f3d585b0 .functor AND 1, L_0x55a1f3d589b0, L_0x55a1f3d58ae0, C4<1>, C4<1>;
L_0x55a1f3d58620 .functor AND 1, L_0x55a1f3d589b0, L_0x55a1f3d58c10, C4<1>, C4<1>;
L_0x55a1f3d586e0 .functor OR 1, L_0x55a1f3d585b0, L_0x55a1f3d58620, C4<0>, C4<0>;
L_0x55a1f3d587f0 .functor AND 1, L_0x55a1f3d58c10, L_0x55a1f3d58ae0, C4<1>, C4<1>;
L_0x55a1f3d588a0 .functor OR 1, L_0x55a1f3d586e0, L_0x55a1f3d587f0, C4<0>, C4<0>;
v0x55a1f2304d90_0 .net *"_s0", 0 0, L_0x55a1f3d584d0;  1 drivers
v0x55a1f22d8890_0 .net *"_s10", 0 0, L_0x55a1f3d587f0;  1 drivers
v0x55a1f22fe5f0_0 .net *"_s4", 0 0, L_0x55a1f3d585b0;  1 drivers
v0x55a1f22fdeb0_0 .net *"_s6", 0 0, L_0x55a1f3d58620;  1 drivers
v0x55a1f22d8200_0 .net *"_s8", 0 0, L_0x55a1f3d586e0;  1 drivers
v0x55a1f22f1b60_0 .net "a", 0 0, L_0x55a1f3d589b0;  1 drivers
v0x55a1f22f1c20_0 .net "b", 0 0, L_0x55a1f3d58ae0;  1 drivers
v0x55a1f22f1560_0 .net "ca", 0 0, L_0x55a1f3d588a0;  1 drivers
v0x55a1f22f1620_0 .net "cin", 0 0, L_0x55a1f3d58c10;  1 drivers
v0x55a1f22e52c0_0 .net "sum", 0 0, L_0x55a1f3d58540;  1 drivers
S_0x55a1f30569f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3059d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d58d80 .functor XOR 1, L_0x55a1f3d59350, L_0x55a1f3d59480, C4<0>, C4<0>;
L_0x55a1f3d58df0 .functor XOR 1, L_0x55a1f3d58d80, L_0x55a1f3d59600, C4<0>, C4<0>;
L_0x55a1f3d58eb0 .functor AND 1, L_0x55a1f3d59350, L_0x55a1f3d59480, C4<1>, C4<1>;
L_0x55a1f3d58fc0 .functor AND 1, L_0x55a1f3d59350, L_0x55a1f3d59600, C4<1>, C4<1>;
L_0x55a1f3d59080 .functor OR 1, L_0x55a1f3d58eb0, L_0x55a1f3d58fc0, C4<0>, C4<0>;
L_0x55a1f3d59190 .functor AND 1, L_0x55a1f3d59600, L_0x55a1f3d59480, C4<1>, C4<1>;
L_0x55a1f3d59240 .functor OR 1, L_0x55a1f3d59080, L_0x55a1f3d59190, C4<0>, C4<0>;
v0x55a1f22e4c10_0 .net *"_s0", 0 0, L_0x55a1f3d58d80;  1 drivers
v0x55a1f22e4cd0_0 .net *"_s10", 0 0, L_0x55a1f3d59190;  1 drivers
v0x55a1f22d7fb0_0 .net *"_s4", 0 0, L_0x55a1f3d58eb0;  1 drivers
v0x55a1f22f48b0_0 .net *"_s6", 0 0, L_0x55a1f3d58fc0;  1 drivers
v0x55a1f22fd810_0 .net *"_s8", 0 0, L_0x55a1f3d59080;  1 drivers
v0x55a1f22fa780_0 .net "a", 0 0, L_0x55a1f3d59350;  1 drivers
v0x55a1f22fa840_0 .net "b", 0 0, L_0x55a1f3d59480;  1 drivers
v0x55a1f22f7830_0 .net "ca", 0 0, L_0x55a1f3d59240;  1 drivers
v0x55a1f22f78f0_0 .net "cin", 0 0, L_0x55a1f3d59600;  1 drivers
v0x55a1f22e8010_0 .net "sum", 0 0, L_0x55a1f3d58df0;  1 drivers
S_0x55a1f3053a40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3059d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d59730 .functor XOR 1, L_0x55a1f3d59bd0, L_0x55a1f3d59d90, C4<0>, C4<0>;
L_0x55a1f3d597a0 .functor XOR 1, L_0x55a1f3d59730, L_0x55a1f3d59f50, C4<0>, C4<0>;
L_0x55a1f3d59810 .functor AND 1, L_0x55a1f3d59bd0, L_0x55a1f3d59d90, C4<1>, C4<1>;
L_0x55a1f3d59880 .functor AND 1, L_0x55a1f3d59bd0, L_0x55a1f3d59f50, C4<1>, C4<1>;
L_0x55a1f3d59940 .functor OR 1, L_0x55a1f3d59810, L_0x55a1f3d59880, C4<0>, C4<0>;
L_0x55a1f3d59a50 .functor AND 1, L_0x55a1f3d59f50, L_0x55a1f3d59d90, C4<1>, C4<1>;
L_0x55a1f3d59ac0 .functor OR 1, L_0x55a1f3d59940, L_0x55a1f3d59a50, C4<0>, C4<0>;
v0x55a1f22f0ec0_0 .net *"_s0", 0 0, L_0x55a1f3d59730;  1 drivers
v0x55a1f22ede30_0 .net *"_s10", 0 0, L_0x55a1f3d59a50;  1 drivers
v0x55a1f22eaee0_0 .net *"_s4", 0 0, L_0x55a1f3d59810;  1 drivers
v0x55a1f22db610_0 .net *"_s6", 0 0, L_0x55a1f3d59880;  1 drivers
v0x55a1f22e4570_0 .net *"_s8", 0 0, L_0x55a1f3d59940;  1 drivers
v0x55a1f22e14e0_0 .net "a", 0 0, L_0x55a1f3d59bd0;  1 drivers
v0x55a1f22e15a0_0 .net "b", 0 0, L_0x55a1f3d59d90;  1 drivers
v0x55a1f22de590_0 .net "ca", 0 0, L_0x55a1f3d59ac0;  1 drivers
v0x55a1f22de650_0 .net "cin", 0 0, L_0x55a1f3d59f50;  1 drivers
v0x55a1f22cec80_0 .net "sum", 0 0, L_0x55a1f3d597a0;  1 drivers
S_0x55a1f305ad70 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f305e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f228a8e0_0 .net "a", 3 0, L_0x55a1f3d5ce50;  1 drivers
v0x55a1f228a2e0_0 .net "b", 3 0, L_0x55a1f3d5cef0;  1 drivers
v0x55a1f227df90_0 .net "ca", 3 0, L_0x55a1f3d5cce0;  1 drivers
v0x55a1f227d990_0 .net "cin", 3 0, L_0x55a1f3d5cfe0;  1 drivers
v0x55a1f2270d30_0 .net "sum", 3 0, L_0x55a1f3d5cc40;  1 drivers
L_0x55a1f3d5ac00 .part L_0x55a1f3d5ce50, 0, 1;
L_0x55a1f3d5ad30 .part L_0x55a1f3d5cef0, 0, 1;
L_0x55a1f3d5ae60 .part L_0x55a1f3d5cfe0, 0, 1;
L_0x55a1f3d5b470 .part L_0x55a1f3d5ce50, 1, 1;
L_0x55a1f3d5b5a0 .part L_0x55a1f3d5cef0, 1, 1;
L_0x55a1f3d5b6d0 .part L_0x55a1f3d5cfe0, 1, 1;
L_0x55a1f3d5be10 .part L_0x55a1f3d5ce50, 2, 1;
L_0x55a1f3d5bf40 .part L_0x55a1f3d5cef0, 2, 1;
L_0x55a1f3d5c0c0 .part L_0x55a1f3d5cfe0, 2, 1;
L_0x55a1f3d5c690 .part L_0x55a1f3d5ce50, 3, 1;
L_0x55a1f3d5c850 .part L_0x55a1f3d5cef0, 3, 1;
L_0x55a1f3d5ca10 .part L_0x55a1f3d5cfe0, 3, 1;
L_0x55a1f3d5cc40 .concat8 [ 1 1 1 1], L_0x55a1f3d5a6a0, L_0x55a1f3d5b000, L_0x55a1f3d5b8b0, L_0x55a1f3d5c260;
L_0x55a1f3d5cce0 .concat8 [ 1 1 1 1], L_0x55a1f3d5aaf0, L_0x55a1f3d5b360, L_0x55a1f3d5bd00, L_0x55a1f3d5c580;
S_0x55a1f305c1a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f305ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5a110 .functor XOR 1, L_0x55a1f3d5ac00, L_0x55a1f3d5ad30, C4<0>, C4<0>;
L_0x55a1f3d5a6a0 .functor XOR 1, L_0x55a1f3d5a110, L_0x55a1f3d5ae60, C4<0>, C4<0>;
L_0x55a1f3d5a760 .functor AND 1, L_0x55a1f3d5ac00, L_0x55a1f3d5ad30, C4<1>, C4<1>;
L_0x55a1f3d5a870 .functor AND 1, L_0x55a1f3d5ac00, L_0x55a1f3d5ae60, C4<1>, C4<1>;
L_0x55a1f3d5a930 .functor OR 1, L_0x55a1f3d5a760, L_0x55a1f3d5a870, C4<0>, C4<0>;
L_0x55a1f3d5aa40 .functor AND 1, L_0x55a1f3d5ae60, L_0x55a1f3d5ad30, C4<1>, C4<1>;
L_0x55a1f3d5aaf0 .functor OR 1, L_0x55a1f3d5a930, L_0x55a1f3d5aa40, C4<0>, C4<0>;
v0x55a1f22ca9e0_0 .net *"_s0", 0 0, L_0x55a1f3d5a110;  1 drivers
v0x55a1f22caa80_0 .net *"_s10", 0 0, L_0x55a1f3d5aa40;  1 drivers
v0x55a1f22a4850_0 .net *"_s4", 0 0, L_0x55a1f3d5a760;  1 drivers
v0x55a1f22ca5b0_0 .net *"_s6", 0 0, L_0x55a1f3d5a870;  1 drivers
v0x55a1f22c9e70_0 .net *"_s8", 0 0, L_0x55a1f3d5a930;  1 drivers
v0x55a1f22a41c0_0 .net "a", 0 0, L_0x55a1f3d5ac00;  1 drivers
v0x55a1f22a4280_0 .net "b", 0 0, L_0x55a1f3d5ad30;  1 drivers
v0x55a1f22bdb20_0 .net "ca", 0 0, L_0x55a1f3d5aaf0;  1 drivers
v0x55a1f22bdbe0_0 .net "cin", 0 0, L_0x55a1f3d5ae60;  1 drivers
v0x55a1f22bd520_0 .net "sum", 0 0, L_0x55a1f3d5a6a0;  1 drivers
S_0x55a1f3057e20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f305ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5af90 .functor XOR 1, L_0x55a1f3d5b470, L_0x55a1f3d5b5a0, C4<0>, C4<0>;
L_0x55a1f3d5b000 .functor XOR 1, L_0x55a1f3d5af90, L_0x55a1f3d5b6d0, C4<0>, C4<0>;
L_0x55a1f3d5b070 .functor AND 1, L_0x55a1f3d5b470, L_0x55a1f3d5b5a0, C4<1>, C4<1>;
L_0x55a1f3d5b0e0 .functor AND 1, L_0x55a1f3d5b470, L_0x55a1f3d5b6d0, C4<1>, C4<1>;
L_0x55a1f3d5b1a0 .functor OR 1, L_0x55a1f3d5b070, L_0x55a1f3d5b0e0, C4<0>, C4<0>;
L_0x55a1f3d5b2b0 .functor AND 1, L_0x55a1f3d5b6d0, L_0x55a1f3d5b5a0, C4<1>, C4<1>;
L_0x55a1f3d5b360 .functor OR 1, L_0x55a1f3d5b1a0, L_0x55a1f3d5b2b0, C4<0>, C4<0>;
v0x55a1f22b11d0_0 .net *"_s0", 0 0, L_0x55a1f3d5af90;  1 drivers
v0x55a1f22b1290_0 .net *"_s10", 0 0, L_0x55a1f3d5b2b0;  1 drivers
v0x55a1f22b0bd0_0 .net *"_s4", 0 0, L_0x55a1f3d5b070;  1 drivers
v0x55a1f22a3f70_0 .net *"_s6", 0 0, L_0x55a1f3d5b0e0;  1 drivers
v0x55a1f22c0870_0 .net *"_s8", 0 0, L_0x55a1f3d5b1a0;  1 drivers
v0x55a1f22c97d0_0 .net "a", 0 0, L_0x55a1f3d5b470;  1 drivers
v0x55a1f22c9890_0 .net "b", 0 0, L_0x55a1f3d5b5a0;  1 drivers
v0x55a1f22c6740_0 .net "ca", 0 0, L_0x55a1f3d5b360;  1 drivers
v0x55a1f22c6800_0 .net "cin", 0 0, L_0x55a1f3d5b6d0;  1 drivers
v0x55a1f22c38a0_0 .net "sum", 0 0, L_0x55a1f3d5b000;  1 drivers
S_0x55a1f3059250 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f305ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5b840 .functor XOR 1, L_0x55a1f3d5be10, L_0x55a1f3d5bf40, C4<0>, C4<0>;
L_0x55a1f3d5b8b0 .functor XOR 1, L_0x55a1f3d5b840, L_0x55a1f3d5c0c0, C4<0>, C4<0>;
L_0x55a1f3d5b970 .functor AND 1, L_0x55a1f3d5be10, L_0x55a1f3d5bf40, C4<1>, C4<1>;
L_0x55a1f3d5ba80 .functor AND 1, L_0x55a1f3d5be10, L_0x55a1f3d5c0c0, C4<1>, C4<1>;
L_0x55a1f3d5bb40 .functor OR 1, L_0x55a1f3d5b970, L_0x55a1f3d5ba80, C4<0>, C4<0>;
L_0x55a1f3d5bc50 .functor AND 1, L_0x55a1f3d5c0c0, L_0x55a1f3d5bf40, C4<1>, C4<1>;
L_0x55a1f3d5bd00 .functor OR 1, L_0x55a1f3d5bb40, L_0x55a1f3d5bc50, C4<0>, C4<0>;
v0x55a1f22b3f20_0 .net *"_s0", 0 0, L_0x55a1f3d5b840;  1 drivers
v0x55a1f22b3fe0_0 .net *"_s10", 0 0, L_0x55a1f3d5bc50;  1 drivers
v0x55a1f22bce80_0 .net *"_s4", 0 0, L_0x55a1f3d5b970;  1 drivers
v0x55a1f22b9df0_0 .net *"_s6", 0 0, L_0x55a1f3d5ba80;  1 drivers
v0x55a1f22b6ea0_0 .net *"_s8", 0 0, L_0x55a1f3d5bb40;  1 drivers
v0x55a1f22a75d0_0 .net "a", 0 0, L_0x55a1f3d5be10;  1 drivers
v0x55a1f22a7690_0 .net "b", 0 0, L_0x55a1f3d5bf40;  1 drivers
v0x55a1f22b0530_0 .net "ca", 0 0, L_0x55a1f3d5bd00;  1 drivers
v0x55a1f22b05f0_0 .net "cin", 0 0, L_0x55a1f3d5c0c0;  1 drivers
v0x55a1f22ad550_0 .net "sum", 0 0, L_0x55a1f3d5b8b0;  1 drivers
S_0x55a1f3054ed0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f305ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5c1f0 .functor XOR 1, L_0x55a1f3d5c690, L_0x55a1f3d5c850, C4<0>, C4<0>;
L_0x55a1f3d5c260 .functor XOR 1, L_0x55a1f3d5c1f0, L_0x55a1f3d5ca10, C4<0>, C4<0>;
L_0x55a1f3d5c2d0 .functor AND 1, L_0x55a1f3d5c690, L_0x55a1f3d5c850, C4<1>, C4<1>;
L_0x55a1f3d5c340 .functor AND 1, L_0x55a1f3d5c690, L_0x55a1f3d5ca10, C4<1>, C4<1>;
L_0x55a1f3d5c400 .functor OR 1, L_0x55a1f3d5c2d0, L_0x55a1f3d5c340, C4<0>, C4<0>;
L_0x55a1f3d5c510 .functor AND 1, L_0x55a1f3d5ca10, L_0x55a1f3d5c850, C4<1>, C4<1>;
L_0x55a1f3d5c580 .functor OR 1, L_0x55a1f3d5c400, L_0x55a1f3d5c510, C4<0>, C4<0>;
v0x55a1f22aa550_0 .net *"_s0", 0 0, L_0x55a1f3d5c1f0;  1 drivers
v0x55a1f229ab90_0 .net *"_s10", 0 0, L_0x55a1f3d5c510;  1 drivers
v0x55a1f22a0a60_0 .net *"_s4", 0 0, L_0x55a1f3d5c2d0;  1 drivers
v0x55a1f229db10_0 .net *"_s6", 0 0, L_0x55a1f3d5c340;  1 drivers
v0x55a1f2271610_0 .net *"_s8", 0 0, L_0x55a1f3d5c400;  1 drivers
v0x55a1f2297370_0 .net "a", 0 0, L_0x55a1f3d5c690;  1 drivers
v0x55a1f2297430_0 .net "b", 0 0, L_0x55a1f3d5c850;  1 drivers
v0x55a1f2296c30_0 .net "ca", 0 0, L_0x55a1f3d5c580;  1 drivers
v0x55a1f2296cf0_0 .net "cin", 0 0, L_0x55a1f3d5ca10;  1 drivers
v0x55a1f2271030_0 .net "sum", 0 0, L_0x55a1f3d5c260;  1 drivers
S_0x55a1f3056300 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f305e910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2248600_0 .net "a", 3 0, L_0x55a1f3d5f7f0;  1 drivers
v0x55a1f2248000_0 .net "b", 3 0, L_0x55a1f3d5f920;  1 drivers
v0x55a1f223b3a0_0 .net "ca", 3 0, L_0x55a1f3d5f680;  1 drivers
v0x55a1f2257ca0_0 .net "cin", 3 0, L_0x55a1f3d5fa50;  1 drivers
v0x55a1f2260c00_0 .net "sum", 3 0, L_0x55a1f3d5f5e0;  1 drivers
L_0x55a1f3d5d5a0 .part L_0x55a1f3d5f7f0, 0, 1;
L_0x55a1f3d5d6d0 .part L_0x55a1f3d5f920, 0, 1;
L_0x55a1f3d5d800 .part L_0x55a1f3d5fa50, 0, 1;
L_0x55a1f3d5de10 .part L_0x55a1f3d5f7f0, 1, 1;
L_0x55a1f3d5df40 .part L_0x55a1f3d5f920, 1, 1;
L_0x55a1f3d5e070 .part L_0x55a1f3d5fa50, 1, 1;
L_0x55a1f3d5e7b0 .part L_0x55a1f3d5f7f0, 2, 1;
L_0x55a1f3d5e8e0 .part L_0x55a1f3d5f920, 2, 1;
L_0x55a1f3d5ea60 .part L_0x55a1f3d5fa50, 2, 1;
L_0x55a1f3d5f030 .part L_0x55a1f3d5f7f0, 3, 1;
L_0x55a1f3d5f1f0 .part L_0x55a1f3d5f920, 3, 1;
L_0x55a1f3d5f3b0 .part L_0x55a1f3d5fa50, 3, 1;
L_0x55a1f3d5f5e0 .concat8 [ 1 1 1 1], L_0x55a1f3d5d080, L_0x55a1f3d5d9a0, L_0x55a1f3d5e250, L_0x55a1f3d5ec00;
L_0x55a1f3d5f680 .concat8 [ 1 1 1 1], L_0x55a1f3d5d490, L_0x55a1f3d5dd00, L_0x55a1f3d5e6a0, L_0x55a1f3d5ef20;
S_0x55a1f3051fc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3056300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5cbd0 .functor XOR 1, L_0x55a1f3d5d5a0, L_0x55a1f3d5d6d0, C4<0>, C4<0>;
L_0x55a1f3d5d080 .functor XOR 1, L_0x55a1f3d5cbd0, L_0x55a1f3d5d800, C4<0>, C4<0>;
L_0x55a1f3d5d140 .functor AND 1, L_0x55a1f3d5d5a0, L_0x55a1f3d5d6d0, C4<1>, C4<1>;
L_0x55a1f3d5d250 .functor AND 1, L_0x55a1f3d5d5a0, L_0x55a1f3d5d800, C4<1>, C4<1>;
L_0x55a1f3d5d310 .functor OR 1, L_0x55a1f3d5d140, L_0x55a1f3d5d250, C4<0>, C4<0>;
L_0x55a1f3d5d420 .functor AND 1, L_0x55a1f3d5d800, L_0x55a1f3d5d6d0, C4<1>, C4<1>;
L_0x55a1f3d5d490 .functor OR 1, L_0x55a1f3d5d310, L_0x55a1f3d5d420, C4<0>, C4<0>;
v0x55a1f228d630_0 .net *"_s0", 0 0, L_0x55a1f3d5cbd0;  1 drivers
v0x55a1f228d6f0_0 .net *"_s10", 0 0, L_0x55a1f3d5d420;  1 drivers
v0x55a1f2296590_0 .net *"_s4", 0 0, L_0x55a1f3d5d140;  1 drivers
v0x55a1f2293500_0 .net *"_s6", 0 0, L_0x55a1f3d5d250;  1 drivers
v0x55a1f22905b0_0 .net *"_s8", 0 0, L_0x55a1f3d5d310;  1 drivers
v0x55a1f2280ce0_0 .net "a", 0 0, L_0x55a1f3d5d5a0;  1 drivers
v0x55a1f2280da0_0 .net "b", 0 0, L_0x55a1f3d5d6d0;  1 drivers
v0x55a1f2289c40_0 .net "ca", 0 0, L_0x55a1f3d5d490;  1 drivers
v0x55a1f2289d00_0 .net "cin", 0 0, L_0x55a1f3d5d800;  1 drivers
v0x55a1f2286c60_0 .net "sum", 0 0, L_0x55a1f3d5d080;  1 drivers
S_0x55a1f3053350 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3056300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5d930 .functor XOR 1, L_0x55a1f3d5de10, L_0x55a1f3d5df40, C4<0>, C4<0>;
L_0x55a1f3d5d9a0 .functor XOR 1, L_0x55a1f3d5d930, L_0x55a1f3d5e070, C4<0>, C4<0>;
L_0x55a1f3d5da10 .functor AND 1, L_0x55a1f3d5de10, L_0x55a1f3d5df40, C4<1>, C4<1>;
L_0x55a1f3d5da80 .functor AND 1, L_0x55a1f3d5de10, L_0x55a1f3d5e070, C4<1>, C4<1>;
L_0x55a1f3d5db40 .functor OR 1, L_0x55a1f3d5da10, L_0x55a1f3d5da80, C4<0>, C4<0>;
L_0x55a1f3d5dc50 .functor AND 1, L_0x55a1f3d5e070, L_0x55a1f3d5df40, C4<1>, C4<1>;
L_0x55a1f3d5dd00 .functor OR 1, L_0x55a1f3d5db40, L_0x55a1f3d5dc50, C4<0>, C4<0>;
v0x55a1f2283c60_0 .net *"_s0", 0 0, L_0x55a1f3d5d930;  1 drivers
v0x55a1f2274390_0 .net *"_s10", 0 0, L_0x55a1f3d5dc50;  1 drivers
v0x55a1f227d2f0_0 .net *"_s4", 0 0, L_0x55a1f3d5da10;  1 drivers
v0x55a1f227a260_0 .net *"_s6", 0 0, L_0x55a1f3d5da80;  1 drivers
v0x55a1f2277310_0 .net *"_s8", 0 0, L_0x55a1f3d5db40;  1 drivers
v0x55a1f2267950_0 .net "a", 0 0, L_0x55a1f3d5de10;  1 drivers
v0x55a1f2267a10_0 .net "b", 0 0, L_0x55a1f3d5df40;  1 drivers
v0x55a1f226d820_0 .net "ca", 0 0, L_0x55a1f3d5dd00;  1 drivers
v0x55a1f226d8e0_0 .net "cin", 0 0, L_0x55a1f3d5e070;  1 drivers
v0x55a1f226a980_0 .net "sum", 0 0, L_0x55a1f3d5d9a0;  1 drivers
S_0x55a1f3047890 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3056300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5e1e0 .functor XOR 1, L_0x55a1f3d5e7b0, L_0x55a1f3d5e8e0, C4<0>, C4<0>;
L_0x55a1f3d5e250 .functor XOR 1, L_0x55a1f3d5e1e0, L_0x55a1f3d5ea60, C4<0>, C4<0>;
L_0x55a1f3d5e310 .functor AND 1, L_0x55a1f3d5e7b0, L_0x55a1f3d5e8e0, C4<1>, C4<1>;
L_0x55a1f3d5e420 .functor AND 1, L_0x55a1f3d5e7b0, L_0x55a1f3d5ea60, C4<1>, C4<1>;
L_0x55a1f3d5e4e0 .functor OR 1, L_0x55a1f3d5e310, L_0x55a1f3d5e420, C4<0>, C4<0>;
L_0x55a1f3d5e5f0 .functor AND 1, L_0x55a1f3d5ea60, L_0x55a1f3d5e8e0, C4<1>, C4<1>;
L_0x55a1f3d5e6a0 .functor OR 1, L_0x55a1f3d5e4e0, L_0x55a1f3d5e5f0, C4<0>, C4<0>;
v0x55a1f21fb640_0 .net *"_s0", 0 0, L_0x55a1f3d5e1e0;  1 drivers
v0x55a1f21fb700_0 .net *"_s10", 0 0, L_0x55a1f3d5e5f0;  1 drivers
v0x55a1f2263200_0 .net *"_s4", 0 0, L_0x55a1f3d5e310;  1 drivers
v0x55a1f2262ef0_0 .net *"_s6", 0 0, L_0x55a1f3d5e420;  1 drivers
v0x55a1f21fbef0_0 .net *"_s8", 0 0, L_0x55a1f3d5e4e0;  1 drivers
v0x55a1f21fb890_0 .net "a", 0 0, L_0x55a1f3d5e7b0;  1 drivers
v0x55a1f21fb950_0 .net "b", 0 0, L_0x55a1f3d5e8e0;  1 drivers
v0x55a1f222f290_0 .net "ca", 0 0, L_0x55a1f3d5e6a0;  1 drivers
v0x55a1f222f350_0 .net "cin", 0 0, L_0x55a1f3d5ea60;  1 drivers
v0x55a1f222ecb0_0 .net "sum", 0 0, L_0x55a1f3d5e250;  1 drivers
S_0x55a1f3050320 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3056300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5eb90 .functor XOR 1, L_0x55a1f3d5f030, L_0x55a1f3d5f1f0, C4<0>, C4<0>;
L_0x55a1f3d5ec00 .functor XOR 1, L_0x55a1f3d5eb90, L_0x55a1f3d5f3b0, C4<0>, C4<0>;
L_0x55a1f3d5ec70 .functor AND 1, L_0x55a1f3d5f030, L_0x55a1f3d5f1f0, C4<1>, C4<1>;
L_0x55a1f3d5ece0 .functor AND 1, L_0x55a1f3d5f030, L_0x55a1f3d5f3b0, C4<1>, C4<1>;
L_0x55a1f3d5eda0 .functor OR 1, L_0x55a1f3d5ec70, L_0x55a1f3d5ece0, C4<0>, C4<0>;
L_0x55a1f3d5eeb0 .functor AND 1, L_0x55a1f3d5f3b0, L_0x55a1f3d5f1f0, C4<1>, C4<1>;
L_0x55a1f3d5ef20 .functor OR 1, L_0x55a1f3d5eda0, L_0x55a1f3d5eeb0, C4<0>, C4<0>;
v0x55a1f2262510_0 .net *"_s0", 0 0, L_0x55a1f3d5eb90;  1 drivers
v0x55a1f2261e10_0 .net *"_s10", 0 0, L_0x55a1f3d5eeb0;  1 drivers
v0x55a1f223bc80_0 .net *"_s4", 0 0, L_0x55a1f3d5ec70;  1 drivers
v0x55a1f22619e0_0 .net *"_s6", 0 0, L_0x55a1f3d5ece0;  1 drivers
v0x55a1f22612a0_0 .net *"_s8", 0 0, L_0x55a1f3d5eda0;  1 drivers
v0x55a1f223b5f0_0 .net "a", 0 0, L_0x55a1f3d5f030;  1 drivers
v0x55a1f223b6b0_0 .net "b", 0 0, L_0x55a1f3d5f1f0;  1 drivers
v0x55a1f2254f50_0 .net "ca", 0 0, L_0x55a1f3d5ef20;  1 drivers
v0x55a1f2255010_0 .net "cin", 0 0, L_0x55a1f3d5f3b0;  1 drivers
v0x55a1f2254a00_0 .net "sum", 0 0, L_0x55a1f3d5ec00;  1 drivers
S_0x55a1f304ff40 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f3062c50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f212e900_0 .net "a", 15 0, L_0x55a1f3d6ad00;  1 drivers
v0x55a1f21347d0_0 .net "b", 15 0, L_0x55a1f3d6adf0;  1 drivers
v0x55a1f2131880_0 .net "ca", 15 0, L_0x55a1f3d6aaa0;  1 drivers
v0x55a1f20f7b90_0 .net "cin", 15 0, L_0x55a1f3d6aee0;  1 drivers
v0x55a1f20f7500_0 .net "sum", 15 0, L_0x55a1f3d6aa00;  1 drivers
L_0x55a1f3d62810 .part L_0x55a1f3d6ad00, 0, 4;
L_0x55a1f3d628b0 .part L_0x55a1f3d6adf0, 0, 4;
L_0x55a1f3d62950 .part L_0x55a1f3d6aee0, 0, 4;
L_0x55a1f3d651a0 .part L_0x55a1f3d6ad00, 4, 4;
L_0x55a1f3d65290 .part L_0x55a1f3d6adf0, 4, 4;
L_0x55a1f3d65380 .part L_0x55a1f3d6aee0, 4, 4;
L_0x55a1f3d67c60 .part L_0x55a1f3d6ad00, 8, 4;
L_0x55a1f3d67d00 .part L_0x55a1f3d6adf0, 8, 4;
L_0x55a1f3d67df0 .part L_0x55a1f3d6aee0, 8, 4;
L_0x55a1f3d6a600 .part L_0x55a1f3d6ad00, 12, 4;
L_0x55a1f3d6a730 .part L_0x55a1f3d6adf0, 12, 4;
L_0x55a1f3d6a860 .part L_0x55a1f3d6aee0, 12, 4;
L_0x55a1f3d6aa00 .concat8 [ 4 4 4 4], L_0x55a1f3d62600, L_0x55a1f3d64f90, L_0x55a1f3d67a50, L_0x55a1f3d6a3f0;
L_0x55a1f3d6aaa0 .concat8 [ 4 4 4 4], L_0x55a1f3d626a0, L_0x55a1f3d65030, L_0x55a1f3d67af0, L_0x55a1f3d6a490;
S_0x55a1f3047470 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f304ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2201d00_0 .net "a", 3 0, L_0x55a1f3d62810;  1 drivers
v0x55a1f21c8010_0 .net "b", 3 0, L_0x55a1f3d628b0;  1 drivers
v0x55a1f21c7980_0 .net "ca", 3 0, L_0x55a1f3d626a0;  1 drivers
v0x55a1f21fb290_0 .net "cin", 3 0, L_0x55a1f3d62950;  1 drivers
v0x55a1f21fab90_0 .net "sum", 3 0, L_0x55a1f3d62600;  1 drivers
L_0x55a1f3d605c0 .part L_0x55a1f3d62810, 0, 1;
L_0x55a1f3d606f0 .part L_0x55a1f3d628b0, 0, 1;
L_0x55a1f3d60820 .part L_0x55a1f3d62950, 0, 1;
L_0x55a1f3d60e30 .part L_0x55a1f3d62810, 1, 1;
L_0x55a1f3d60f60 .part L_0x55a1f3d628b0, 1, 1;
L_0x55a1f3d61090 .part L_0x55a1f3d62950, 1, 1;
L_0x55a1f3d617d0 .part L_0x55a1f3d62810, 2, 1;
L_0x55a1f3d61900 .part L_0x55a1f3d628b0, 2, 1;
L_0x55a1f3d61a80 .part L_0x55a1f3d62950, 2, 1;
L_0x55a1f3d62050 .part L_0x55a1f3d62810, 3, 1;
L_0x55a1f3d62210 .part L_0x55a1f3d628b0, 3, 1;
L_0x55a1f3d623d0 .part L_0x55a1f3d62950, 3, 1;
L_0x55a1f3d62600 .concat8 [ 1 1 1 1], L_0x55a1f3d5f570, L_0x55a1f3d609c0, L_0x55a1f3d61270, L_0x55a1f3d61c20;
L_0x55a1f3d626a0 .concat8 [ 1 1 1 1], L_0x55a1f3d604b0, L_0x55a1f3d60d20, L_0x55a1f3d616c0, L_0x55a1f3d61f40;
S_0x55a1f304d3d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3047470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d5fb80 .functor XOR 1, L_0x55a1f3d605c0, L_0x55a1f3d606f0, C4<0>, C4<0>;
L_0x55a1f3d5f570 .functor XOR 1, L_0x55a1f3d5fb80, L_0x55a1f3d60820, C4<0>, C4<0>;
L_0x55a1f3d60120 .functor AND 1, L_0x55a1f3d605c0, L_0x55a1f3d606f0, C4<1>, C4<1>;
L_0x55a1f3d60230 .functor AND 1, L_0x55a1f3d605c0, L_0x55a1f3d60820, C4<1>, C4<1>;
L_0x55a1f3d602f0 .functor OR 1, L_0x55a1f3d60120, L_0x55a1f3d60230, C4<0>, C4<0>;
L_0x55a1f3d60400 .functor AND 1, L_0x55a1f3d60820, L_0x55a1f3d606f0, C4<1>, C4<1>;
L_0x55a1f3d604b0 .functor OR 1, L_0x55a1f3d602f0, L_0x55a1f3d60400, C4<0>, C4<0>;
v0x55a1f224e2d0_0 .net *"_s0", 0 0, L_0x55a1f3d5fb80;  1 drivers
v0x55a1f223ea00_0 .net *"_s10", 0 0, L_0x55a1f3d60400;  1 drivers
v0x55a1f2247960_0 .net *"_s4", 0 0, L_0x55a1f3d60120;  1 drivers
v0x55a1f22448d0_0 .net *"_s6", 0 0, L_0x55a1f3d60230;  1 drivers
v0x55a1f2241980_0 .net *"_s8", 0 0, L_0x55a1f3d602f0;  1 drivers
v0x55a1f2231fc0_0 .net "a", 0 0, L_0x55a1f3d605c0;  1 drivers
v0x55a1f2232080_0 .net "b", 0 0, L_0x55a1f3d606f0;  1 drivers
v0x55a1f2237e90_0 .net "ca", 0 0, L_0x55a1f3d604b0;  1 drivers
v0x55a1f2237f50_0 .net "cin", 0 0, L_0x55a1f3d60820;  1 drivers
v0x55a1f2234ff0_0 .net "sum", 0 0, L_0x55a1f3d5f570;  1 drivers
S_0x55a1f304cff0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3047470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d60950 .functor XOR 1, L_0x55a1f3d60e30, L_0x55a1f3d60f60, C4<0>, C4<0>;
L_0x55a1f3d609c0 .functor XOR 1, L_0x55a1f3d60950, L_0x55a1f3d61090, C4<0>, C4<0>;
L_0x55a1f3d60a30 .functor AND 1, L_0x55a1f3d60e30, L_0x55a1f3d60f60, C4<1>, C4<1>;
L_0x55a1f3d60aa0 .functor AND 1, L_0x55a1f3d60e30, L_0x55a1f3d61090, C4<1>, C4<1>;
L_0x55a1f3d60b60 .functor OR 1, L_0x55a1f3d60a30, L_0x55a1f3d60aa0, C4<0>, C4<0>;
L_0x55a1f3d60c70 .functor AND 1, L_0x55a1f3d61090, L_0x55a1f3d60f60, C4<1>, C4<1>;
L_0x55a1f3d60d20 .functor OR 1, L_0x55a1f3d60b60, L_0x55a1f3d60c70, C4<0>, C4<0>;
v0x55a1f2208a40_0 .net *"_s0", 0 0, L_0x55a1f3d60950;  1 drivers
v0x55a1f222e7a0_0 .net *"_s10", 0 0, L_0x55a1f3d60c70;  1 drivers
v0x55a1f222e060_0 .net *"_s4", 0 0, L_0x55a1f3d60a30;  1 drivers
v0x55a1f22083b0_0 .net *"_s6", 0 0, L_0x55a1f3d60aa0;  1 drivers
v0x55a1f2221d10_0 .net *"_s8", 0 0, L_0x55a1f3d60b60;  1 drivers
v0x55a1f2221710_0 .net "a", 0 0, L_0x55a1f3d60e30;  1 drivers
v0x55a1f22217d0_0 .net "b", 0 0, L_0x55a1f3d60f60;  1 drivers
v0x55a1f22153c0_0 .net "ca", 0 0, L_0x55a1f3d60d20;  1 drivers
v0x55a1f2215480_0 .net "cin", 0 0, L_0x55a1f3d61090;  1 drivers
v0x55a1f2214e70_0 .net "sum", 0 0, L_0x55a1f3d609c0;  1 drivers
S_0x55a1f304a480 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3047470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d61200 .functor XOR 1, L_0x55a1f3d617d0, L_0x55a1f3d61900, C4<0>, C4<0>;
L_0x55a1f3d61270 .functor XOR 1, L_0x55a1f3d61200, L_0x55a1f3d61a80, C4<0>, C4<0>;
L_0x55a1f3d61330 .functor AND 1, L_0x55a1f3d617d0, L_0x55a1f3d61900, C4<1>, C4<1>;
L_0x55a1f3d61440 .functor AND 1, L_0x55a1f3d617d0, L_0x55a1f3d61a80, C4<1>, C4<1>;
L_0x55a1f3d61500 .functor OR 1, L_0x55a1f3d61330, L_0x55a1f3d61440, C4<0>, C4<0>;
L_0x55a1f3d61610 .functor AND 1, L_0x55a1f3d61a80, L_0x55a1f3d61900, C4<1>, C4<1>;
L_0x55a1f3d616c0 .functor OR 1, L_0x55a1f3d61500, L_0x55a1f3d61610, C4<0>, C4<0>;
v0x55a1f2208160_0 .net *"_s0", 0 0, L_0x55a1f3d61200;  1 drivers
v0x55a1f2208220_0 .net *"_s10", 0 0, L_0x55a1f3d61610;  1 drivers
v0x55a1f2224a60_0 .net *"_s4", 0 0, L_0x55a1f3d61330;  1 drivers
v0x55a1f222d9c0_0 .net *"_s6", 0 0, L_0x55a1f3d61440;  1 drivers
v0x55a1f222a930_0 .net *"_s8", 0 0, L_0x55a1f3d61500;  1 drivers
v0x55a1f22279e0_0 .net "a", 0 0, L_0x55a1f3d617d0;  1 drivers
v0x55a1f2227aa0_0 .net "b", 0 0, L_0x55a1f3d61900;  1 drivers
v0x55a1f2218110_0 .net "ca", 0 0, L_0x55a1f3d616c0;  1 drivers
v0x55a1f22181d0_0 .net "cin", 0 0, L_0x55a1f3d61a80;  1 drivers
v0x55a1f2221120_0 .net "sum", 0 0, L_0x55a1f3d61270;  1 drivers
S_0x55a1f304a0a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3047470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d61bb0 .functor XOR 1, L_0x55a1f3d62050, L_0x55a1f3d62210, C4<0>, C4<0>;
L_0x55a1f3d61c20 .functor XOR 1, L_0x55a1f3d61bb0, L_0x55a1f3d623d0, C4<0>, C4<0>;
L_0x55a1f3d61c90 .functor AND 1, L_0x55a1f3d62050, L_0x55a1f3d62210, C4<1>, C4<1>;
L_0x55a1f3d61d00 .functor AND 1, L_0x55a1f3d62050, L_0x55a1f3d623d0, C4<1>, C4<1>;
L_0x55a1f3d61dc0 .functor OR 1, L_0x55a1f3d61c90, L_0x55a1f3d61d00, C4<0>, C4<0>;
L_0x55a1f3d61ed0 .functor AND 1, L_0x55a1f3d623d0, L_0x55a1f3d62210, C4<1>, C4<1>;
L_0x55a1f3d61f40 .functor OR 1, L_0x55a1f3d61dc0, L_0x55a1f3d61ed0, C4<0>, C4<0>;
v0x55a1f221dfe0_0 .net *"_s0", 0 0, L_0x55a1f3d61bb0;  1 drivers
v0x55a1f221b090_0 .net *"_s10", 0 0, L_0x55a1f3d61ed0;  1 drivers
v0x55a1f220b7c0_0 .net *"_s4", 0 0, L_0x55a1f3d61c90;  1 drivers
v0x55a1f2214720_0 .net *"_s6", 0 0, L_0x55a1f3d61d00;  1 drivers
v0x55a1f2211690_0 .net *"_s8", 0 0, L_0x55a1f3d61dc0;  1 drivers
v0x55a1f220e740_0 .net "a", 0 0, L_0x55a1f3d62050;  1 drivers
v0x55a1f220e800_0 .net "b", 0 0, L_0x55a1f3d62210;  1 drivers
v0x55a1f21fed80_0 .net "ca", 0 0, L_0x55a1f3d61f40;  1 drivers
v0x55a1f21fee40_0 .net "cin", 0 0, L_0x55a1f3d623d0;  1 drivers
v0x55a1f2204d00_0 .net "sum", 0 0, L_0x55a1f3d61c20;  1 drivers
S_0x55a1f30470f0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f304ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21ae140_0 .net "a", 3 0, L_0x55a1f3d651a0;  1 drivers
v0x55a1f21adb40_0 .net "b", 3 0, L_0x55a1f3d65290;  1 drivers
v0x55a1f21a0ee0_0 .net "ca", 3 0, L_0x55a1f3d65030;  1 drivers
v0x55a1f21bd7e0_0 .net "cin", 3 0, L_0x55a1f3d65380;  1 drivers
v0x55a1f21c6740_0 .net "sum", 3 0, L_0x55a1f3d64f90;  1 drivers
L_0x55a1f3d62f50 .part L_0x55a1f3d651a0, 0, 1;
L_0x55a1f3d63080 .part L_0x55a1f3d65290, 0, 1;
L_0x55a1f3d631b0 .part L_0x55a1f3d65380, 0, 1;
L_0x55a1f3d637c0 .part L_0x55a1f3d651a0, 1, 1;
L_0x55a1f3d638f0 .part L_0x55a1f3d65290, 1, 1;
L_0x55a1f3d63a20 .part L_0x55a1f3d65380, 1, 1;
L_0x55a1f3d64160 .part L_0x55a1f3d651a0, 2, 1;
L_0x55a1f3d64290 .part L_0x55a1f3d65290, 2, 1;
L_0x55a1f3d64410 .part L_0x55a1f3d65380, 2, 1;
L_0x55a1f3d649e0 .part L_0x55a1f3d651a0, 3, 1;
L_0x55a1f3d64ba0 .part L_0x55a1f3d65290, 3, 1;
L_0x55a1f3d64d60 .part L_0x55a1f3d65380, 3, 1;
L_0x55a1f3d64f90 .concat8 [ 1 1 1 1], L_0x55a1f3d629f0, L_0x55a1f3d63350, L_0x55a1f3d63c00, L_0x55a1f3d645b0;
L_0x55a1f3d65030 .concat8 [ 1 1 1 1], L_0x55a1f3d62e40, L_0x55a1f3d636b0, L_0x55a1f3d64050, L_0x55a1f3d648d0;
S_0x55a1f304e420 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30470f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d62590 .functor XOR 1, L_0x55a1f3d62f50, L_0x55a1f3d63080, C4<0>, C4<0>;
L_0x55a1f3d629f0 .functor XOR 1, L_0x55a1f3d62590, L_0x55a1f3d631b0, C4<0>, C4<0>;
L_0x55a1f3d62ab0 .functor AND 1, L_0x55a1f3d62f50, L_0x55a1f3d63080, C4<1>, C4<1>;
L_0x55a1f3d62bc0 .functor AND 1, L_0x55a1f3d62f50, L_0x55a1f3d631b0, C4<1>, C4<1>;
L_0x55a1f3d62c80 .functor OR 1, L_0x55a1f3d62ab0, L_0x55a1f3d62bc0, C4<0>, C4<0>;
L_0x55a1f3d62d90 .functor AND 1, L_0x55a1f3d631b0, L_0x55a1f3d63080, C4<1>, C4<1>;
L_0x55a1f3d62e40 .functor OR 1, L_0x55a1f3d62c80, L_0x55a1f3d62d90, C4<0>, C4<0>;
v0x55a1f21d4a00_0 .net *"_s0", 0 0, L_0x55a1f3d62590;  1 drivers
v0x55a1f21d4ac0_0 .net *"_s10", 0 0, L_0x55a1f3d62d90;  1 drivers
v0x55a1f21fa760_0 .net *"_s4", 0 0, L_0x55a1f3d62ab0;  1 drivers
v0x55a1f21fa020_0 .net *"_s6", 0 0, L_0x55a1f3d62bc0;  1 drivers
v0x55a1f21d4370_0 .net *"_s8", 0 0, L_0x55a1f3d62c80;  1 drivers
v0x55a1f21edcd0_0 .net "a", 0 0, L_0x55a1f3d62f50;  1 drivers
v0x55a1f21edd90_0 .net "b", 0 0, L_0x55a1f3d63080;  1 drivers
v0x55a1f21ed6d0_0 .net "ca", 0 0, L_0x55a1f3d62e40;  1 drivers
v0x55a1f21ed790_0 .net "cin", 0 0, L_0x55a1f3d631b0;  1 drivers
v0x55a1f21e1430_0 .net "sum", 0 0, L_0x55a1f3d629f0;  1 drivers
S_0x55a1f304f850 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30470f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d632e0 .functor XOR 1, L_0x55a1f3d637c0, L_0x55a1f3d638f0, C4<0>, C4<0>;
L_0x55a1f3d63350 .functor XOR 1, L_0x55a1f3d632e0, L_0x55a1f3d63a20, C4<0>, C4<0>;
L_0x55a1f3d633c0 .functor AND 1, L_0x55a1f3d637c0, L_0x55a1f3d638f0, C4<1>, C4<1>;
L_0x55a1f3d63430 .functor AND 1, L_0x55a1f3d637c0, L_0x55a1f3d63a20, C4<1>, C4<1>;
L_0x55a1f3d634f0 .functor OR 1, L_0x55a1f3d633c0, L_0x55a1f3d63430, C4<0>, C4<0>;
L_0x55a1f3d63600 .functor AND 1, L_0x55a1f3d63a20, L_0x55a1f3d638f0, C4<1>, C4<1>;
L_0x55a1f3d636b0 .functor OR 1, L_0x55a1f3d634f0, L_0x55a1f3d63600, C4<0>, C4<0>;
v0x55a1f21e0d80_0 .net *"_s0", 0 0, L_0x55a1f3d632e0;  1 drivers
v0x55a1f21d4120_0 .net *"_s10", 0 0, L_0x55a1f3d63600;  1 drivers
v0x55a1f21f0a20_0 .net *"_s4", 0 0, L_0x55a1f3d633c0;  1 drivers
v0x55a1f21f9980_0 .net *"_s6", 0 0, L_0x55a1f3d63430;  1 drivers
v0x55a1f21f68f0_0 .net *"_s8", 0 0, L_0x55a1f3d634f0;  1 drivers
v0x55a1f21f39a0_0 .net "a", 0 0, L_0x55a1f3d637c0;  1 drivers
v0x55a1f21f3a60_0 .net "b", 0 0, L_0x55a1f3d638f0;  1 drivers
v0x55a1f21e40d0_0 .net "ca", 0 0, L_0x55a1f3d636b0;  1 drivers
v0x55a1f21e4190_0 .net "cin", 0 0, L_0x55a1f3d63a20;  1 drivers
v0x55a1f21ed0e0_0 .net "sum", 0 0, L_0x55a1f3d63350;  1 drivers
S_0x55a1f304b4d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30470f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d63b90 .functor XOR 1, L_0x55a1f3d64160, L_0x55a1f3d64290, C4<0>, C4<0>;
L_0x55a1f3d63c00 .functor XOR 1, L_0x55a1f3d63b90, L_0x55a1f3d64410, C4<0>, C4<0>;
L_0x55a1f3d63cc0 .functor AND 1, L_0x55a1f3d64160, L_0x55a1f3d64290, C4<1>, C4<1>;
L_0x55a1f3d63dd0 .functor AND 1, L_0x55a1f3d64160, L_0x55a1f3d64410, C4<1>, C4<1>;
L_0x55a1f3d63e90 .functor OR 1, L_0x55a1f3d63cc0, L_0x55a1f3d63dd0, C4<0>, C4<0>;
L_0x55a1f3d63fa0 .functor AND 1, L_0x55a1f3d64410, L_0x55a1f3d64290, C4<1>, C4<1>;
L_0x55a1f3d64050 .functor OR 1, L_0x55a1f3d63e90, L_0x55a1f3d63fa0, C4<0>, C4<0>;
v0x55a1f21e9fa0_0 .net *"_s0", 0 0, L_0x55a1f3d63b90;  1 drivers
v0x55a1f21ea060_0 .net *"_s10", 0 0, L_0x55a1f3d63fa0;  1 drivers
v0x55a1f21e7050_0 .net *"_s4", 0 0, L_0x55a1f3d63cc0;  1 drivers
v0x55a1f21d7780_0 .net *"_s6", 0 0, L_0x55a1f3d63dd0;  1 drivers
v0x55a1f21e06e0_0 .net *"_s8", 0 0, L_0x55a1f3d63e90;  1 drivers
v0x55a1f21dd650_0 .net "a", 0 0, L_0x55a1f3d64160;  1 drivers
v0x55a1f21dd710_0 .net "b", 0 0, L_0x55a1f3d64290;  1 drivers
v0x55a1f21da700_0 .net "ca", 0 0, L_0x55a1f3d64050;  1 drivers
v0x55a1f21da7c0_0 .net "cin", 0 0, L_0x55a1f3d64410;  1 drivers
v0x55a1f21cadf0_0 .net "sum", 0 0, L_0x55a1f3d63c00;  1 drivers
S_0x55a1f304c900 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30470f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d64540 .functor XOR 1, L_0x55a1f3d649e0, L_0x55a1f3d64ba0, C4<0>, C4<0>;
L_0x55a1f3d645b0 .functor XOR 1, L_0x55a1f3d64540, L_0x55a1f3d64d60, C4<0>, C4<0>;
L_0x55a1f3d64620 .functor AND 1, L_0x55a1f3d649e0, L_0x55a1f3d64ba0, C4<1>, C4<1>;
L_0x55a1f3d64690 .functor AND 1, L_0x55a1f3d649e0, L_0x55a1f3d64d60, C4<1>, C4<1>;
L_0x55a1f3d64750 .functor OR 1, L_0x55a1f3d64620, L_0x55a1f3d64690, C4<0>, C4<0>;
L_0x55a1f3d64860 .functor AND 1, L_0x55a1f3d64d60, L_0x55a1f3d64ba0, C4<1>, C4<1>;
L_0x55a1f3d648d0 .functor OR 1, L_0x55a1f3d64750, L_0x55a1f3d64860, C4<0>, C4<0>;
v0x55a1f21d0c10_0 .net *"_s0", 0 0, L_0x55a1f3d64540;  1 drivers
v0x55a1f21cdcc0_0 .net *"_s10", 0 0, L_0x55a1f3d64860;  1 drivers
v0x55a1f21a17c0_0 .net *"_s4", 0 0, L_0x55a1f3d64620;  1 drivers
v0x55a1f21c7520_0 .net *"_s6", 0 0, L_0x55a1f3d64690;  1 drivers
v0x55a1f21c6de0_0 .net *"_s8", 0 0, L_0x55a1f3d64750;  1 drivers
v0x55a1f21a1130_0 .net "a", 0 0, L_0x55a1f3d649e0;  1 drivers
v0x55a1f21a11f0_0 .net "b", 0 0, L_0x55a1f3d64ba0;  1 drivers
v0x55a1f21baa90_0 .net "ca", 0 0, L_0x55a1f3d648d0;  1 drivers
v0x55a1f21bab50_0 .net "cin", 0 0, L_0x55a1f3d64d60;  1 drivers
v0x55a1f21ba540_0 .net "sum", 0 0, L_0x55a1f3d645b0;  1 drivers
S_0x55a1f3048580 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f304ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21844d0_0 .net "a", 3 0, L_0x55a1f3d67c60;  1 drivers
v0x55a1f2178180_0 .net "b", 3 0, L_0x55a1f3d67d00;  1 drivers
v0x55a1f2177b80_0 .net "ca", 3 0, L_0x55a1f3d67af0;  1 drivers
v0x55a1f216af20_0 .net "cin", 3 0, L_0x55a1f3d67df0;  1 drivers
v0x55a1f2187820_0 .net "sum", 3 0, L_0x55a1f3d67a50;  1 drivers
L_0x55a1f3d65a10 .part L_0x55a1f3d67c60, 0, 1;
L_0x55a1f3d65b40 .part L_0x55a1f3d67d00, 0, 1;
L_0x55a1f3d65c70 .part L_0x55a1f3d67df0, 0, 1;
L_0x55a1f3d66280 .part L_0x55a1f3d67c60, 1, 1;
L_0x55a1f3d663b0 .part L_0x55a1f3d67d00, 1, 1;
L_0x55a1f3d664e0 .part L_0x55a1f3d67df0, 1, 1;
L_0x55a1f3d66c20 .part L_0x55a1f3d67c60, 2, 1;
L_0x55a1f3d66d50 .part L_0x55a1f3d67d00, 2, 1;
L_0x55a1f3d66ed0 .part L_0x55a1f3d67df0, 2, 1;
L_0x55a1f3d674a0 .part L_0x55a1f3d67c60, 3, 1;
L_0x55a1f3d67660 .part L_0x55a1f3d67d00, 3, 1;
L_0x55a1f3d67820 .part L_0x55a1f3d67df0, 3, 1;
L_0x55a1f3d67a50 .concat8 [ 1 1 1 1], L_0x55a1f3d654b0, L_0x55a1f3d65e10, L_0x55a1f3d666c0, L_0x55a1f3d67070;
L_0x55a1f3d67af0 .concat8 [ 1 1 1 1], L_0x55a1f3d65900, L_0x55a1f3d66170, L_0x55a1f3d66b10, L_0x55a1f3d67390;
S_0x55a1f30499b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3048580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d64f20 .functor XOR 1, L_0x55a1f3d65a10, L_0x55a1f3d65b40, C4<0>, C4<0>;
L_0x55a1f3d654b0 .functor XOR 1, L_0x55a1f3d64f20, L_0x55a1f3d65c70, C4<0>, C4<0>;
L_0x55a1f3d65570 .functor AND 1, L_0x55a1f3d65a10, L_0x55a1f3d65b40, C4<1>, C4<1>;
L_0x55a1f3d65680 .functor AND 1, L_0x55a1f3d65a10, L_0x55a1f3d65c70, C4<1>, C4<1>;
L_0x55a1f3d65740 .functor OR 1, L_0x55a1f3d65570, L_0x55a1f3d65680, C4<0>, C4<0>;
L_0x55a1f3d65850 .functor AND 1, L_0x55a1f3d65c70, L_0x55a1f3d65b40, C4<1>, C4<1>;
L_0x55a1f3d65900 .functor OR 1, L_0x55a1f3d65740, L_0x55a1f3d65850, C4<0>, C4<0>;
v0x55a1f21c36b0_0 .net *"_s0", 0 0, L_0x55a1f3d64f20;  1 drivers
v0x55a1f21c3750_0 .net *"_s10", 0 0, L_0x55a1f3d65850;  1 drivers
v0x55a1f21c0760_0 .net *"_s4", 0 0, L_0x55a1f3d65570;  1 drivers
v0x55a1f21b0e90_0 .net *"_s6", 0 0, L_0x55a1f3d65680;  1 drivers
v0x55a1f21b9df0_0 .net *"_s8", 0 0, L_0x55a1f3d65740;  1 drivers
v0x55a1f21b6d60_0 .net "a", 0 0, L_0x55a1f3d65a10;  1 drivers
v0x55a1f21b6e20_0 .net "b", 0 0, L_0x55a1f3d65b40;  1 drivers
v0x55a1f21b3e10_0 .net "ca", 0 0, L_0x55a1f3d65900;  1 drivers
v0x55a1f21b3ed0_0 .net "cin", 0 0, L_0x55a1f3d65c70;  1 drivers
v0x55a1f21a4540_0 .net "sum", 0 0, L_0x55a1f3d654b0;  1 drivers
S_0x55a1f3045670 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3048580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d65da0 .functor XOR 1, L_0x55a1f3d66280, L_0x55a1f3d663b0, C4<0>, C4<0>;
L_0x55a1f3d65e10 .functor XOR 1, L_0x55a1f3d65da0, L_0x55a1f3d664e0, C4<0>, C4<0>;
L_0x55a1f3d65e80 .functor AND 1, L_0x55a1f3d66280, L_0x55a1f3d663b0, C4<1>, C4<1>;
L_0x55a1f3d65ef0 .functor AND 1, L_0x55a1f3d66280, L_0x55a1f3d664e0, C4<1>, C4<1>;
L_0x55a1f3d65fb0 .functor OR 1, L_0x55a1f3d65e80, L_0x55a1f3d65ef0, C4<0>, C4<0>;
L_0x55a1f3d660c0 .functor AND 1, L_0x55a1f3d664e0, L_0x55a1f3d663b0, C4<1>, C4<1>;
L_0x55a1f3d66170 .functor OR 1, L_0x55a1f3d65fb0, L_0x55a1f3d660c0, C4<0>, C4<0>;
v0x55a1f21ad4a0_0 .net *"_s0", 0 0, L_0x55a1f3d65da0;  1 drivers
v0x55a1f21ad560_0 .net *"_s10", 0 0, L_0x55a1f3d660c0;  1 drivers
v0x55a1f21aa410_0 .net *"_s4", 0 0, L_0x55a1f3d65e80;  1 drivers
v0x55a1f21a74c0_0 .net *"_s6", 0 0, L_0x55a1f3d65ef0;  1 drivers
v0x55a1f2197b00_0 .net *"_s8", 0 0, L_0x55a1f3d65fb0;  1 drivers
v0x55a1f219d9d0_0 .net "a", 0 0, L_0x55a1f3d66280;  1 drivers
v0x55a1f219da90_0 .net "b", 0 0, L_0x55a1f3d663b0;  1 drivers
v0x55a1f219aa80_0 .net "ca", 0 0, L_0x55a1f3d66170;  1 drivers
v0x55a1f219ab40_0 .net "cin", 0 0, L_0x55a1f3d664e0;  1 drivers
v0x55a1f1ff3fb0_0 .net "sum", 0 0, L_0x55a1f3d65e10;  1 drivers
S_0x55a1f3046a00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3048580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d66650 .functor XOR 1, L_0x55a1f3d66c20, L_0x55a1f3d66d50, C4<0>, C4<0>;
L_0x55a1f3d666c0 .functor XOR 1, L_0x55a1f3d66650, L_0x55a1f3d66ed0, C4<0>, C4<0>;
L_0x55a1f3d66780 .functor AND 1, L_0x55a1f3d66c20, L_0x55a1f3d66d50, C4<1>, C4<1>;
L_0x55a1f3d66890 .functor AND 1, L_0x55a1f3d66c20, L_0x55a1f3d66ed0, C4<1>, C4<1>;
L_0x55a1f3d66950 .functor OR 1, L_0x55a1f3d66780, L_0x55a1f3d66890, C4<0>, C4<0>;
L_0x55a1f3d66a60 .functor AND 1, L_0x55a1f3d66ed0, L_0x55a1f3d66d50, C4<1>, C4<1>;
L_0x55a1f3d66b10 .functor OR 1, L_0x55a1f3d66950, L_0x55a1f3d66a60, C4<0>, C4<0>;
v0x55a1f21939a0_0 .net *"_s0", 0 0, L_0x55a1f3d66650;  1 drivers
v0x55a1f2193a60_0 .net *"_s10", 0 0, L_0x55a1f3d66a60;  1 drivers
v0x55a1f212b1c0_0 .net *"_s4", 0 0, L_0x55a1f3d66780;  1 drivers
v0x55a1f2192d80_0 .net *"_s6", 0 0, L_0x55a1f3d66890;  1 drivers
v0x55a1f2192a70_0 .net *"_s8", 0 0, L_0x55a1f3d66950;  1 drivers
v0x55a1f212ba70_0 .net "a", 0 0, L_0x55a1f3d66c20;  1 drivers
v0x55a1f212bb30_0 .net "b", 0 0, L_0x55a1f3d66d50;  1 drivers
v0x55a1f212b410_0 .net "ca", 0 0, L_0x55a1f3d66b10;  1 drivers
v0x55a1f212b4d0_0 .net "cin", 0 0, L_0x55a1f3d66ed0;  1 drivers
v0x55a1f215eec0_0 .net "sum", 0 0, L_0x55a1f3d666c0;  1 drivers
S_0x55a1f303ae50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3048580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d67000 .functor XOR 1, L_0x55a1f3d674a0, L_0x55a1f3d67660, C4<0>, C4<0>;
L_0x55a1f3d67070 .functor XOR 1, L_0x55a1f3d67000, L_0x55a1f3d67820, C4<0>, C4<0>;
L_0x55a1f3d670e0 .functor AND 1, L_0x55a1f3d674a0, L_0x55a1f3d67660, C4<1>, C4<1>;
L_0x55a1f3d67150 .functor AND 1, L_0x55a1f3d674a0, L_0x55a1f3d67820, C4<1>, C4<1>;
L_0x55a1f3d67210 .functor OR 1, L_0x55a1f3d670e0, L_0x55a1f3d67150, C4<0>, C4<0>;
L_0x55a1f3d67320 .functor AND 1, L_0x55a1f3d67820, L_0x55a1f3d67660, C4<1>, C4<1>;
L_0x55a1f3d67390 .functor OR 1, L_0x55a1f3d67210, L_0x55a1f3d67320, C4<0>, C4<0>;
v0x55a1f215e780_0 .net *"_s0", 0 0, L_0x55a1f3d67000;  1 drivers
v0x55a1f2192090_0 .net *"_s10", 0 0, L_0x55a1f3d67320;  1 drivers
v0x55a1f2191990_0 .net *"_s4", 0 0, L_0x55a1f3d670e0;  1 drivers
v0x55a1f216b800_0 .net *"_s6", 0 0, L_0x55a1f3d67150;  1 drivers
v0x55a1f2191560_0 .net *"_s8", 0 0, L_0x55a1f3d67210;  1 drivers
v0x55a1f2190e20_0 .net "a", 0 0, L_0x55a1f3d674a0;  1 drivers
v0x55a1f2190ee0_0 .net "b", 0 0, L_0x55a1f3d67660;  1 drivers
v0x55a1f216b170_0 .net "ca", 0 0, L_0x55a1f3d67390;  1 drivers
v0x55a1f216b230_0 .net "cin", 0 0, L_0x55a1f3d67820;  1 drivers
v0x55a1f2184b80_0 .net "sum", 0 0, L_0x55a1f3d67070;  1 drivers
S_0x55a1f30438e0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f304ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f214ac10_0 .net "a", 3 0, L_0x55a1f3d6a600;  1 drivers
v0x55a1f213b340_0 .net "b", 3 0, L_0x55a1f3d6a730;  1 drivers
v0x55a1f21442a0_0 .net "ca", 3 0, L_0x55a1f3d6a490;  1 drivers
v0x55a1f2141210_0 .net "cin", 3 0, L_0x55a1f3d6a860;  1 drivers
v0x55a1f213e2c0_0 .net "sum", 3 0, L_0x55a1f3d6a3f0;  1 drivers
L_0x55a1f3d683b0 .part L_0x55a1f3d6a600, 0, 1;
L_0x55a1f3d684e0 .part L_0x55a1f3d6a730, 0, 1;
L_0x55a1f3d68610 .part L_0x55a1f3d6a860, 0, 1;
L_0x55a1f3d68c20 .part L_0x55a1f3d6a600, 1, 1;
L_0x55a1f3d68d50 .part L_0x55a1f3d6a730, 1, 1;
L_0x55a1f3d68e80 .part L_0x55a1f3d6a860, 1, 1;
L_0x55a1f3d695c0 .part L_0x55a1f3d6a600, 2, 1;
L_0x55a1f3d696f0 .part L_0x55a1f3d6a730, 2, 1;
L_0x55a1f3d69870 .part L_0x55a1f3d6a860, 2, 1;
L_0x55a1f3d69e40 .part L_0x55a1f3d6a600, 3, 1;
L_0x55a1f3d6a000 .part L_0x55a1f3d6a730, 3, 1;
L_0x55a1f3d6a1c0 .part L_0x55a1f3d6a860, 3, 1;
L_0x55a1f3d6a3f0 .concat8 [ 1 1 1 1], L_0x55a1f3d67e90, L_0x55a1f3d687b0, L_0x55a1f3d69060, L_0x55a1f3d69a10;
L_0x55a1f3d6a490 .concat8 [ 1 1 1 1], L_0x55a1f3d682a0, L_0x55a1f3d68b10, L_0x55a1f3d694b0, L_0x55a1f3d69d30;
S_0x55a1f3043500 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d679e0 .functor XOR 1, L_0x55a1f3d683b0, L_0x55a1f3d684e0, C4<0>, C4<0>;
L_0x55a1f3d67e90 .functor XOR 1, L_0x55a1f3d679e0, L_0x55a1f3d68610, C4<0>, C4<0>;
L_0x55a1f3d67f50 .functor AND 1, L_0x55a1f3d683b0, L_0x55a1f3d684e0, C4<1>, C4<1>;
L_0x55a1f3d68060 .functor AND 1, L_0x55a1f3d683b0, L_0x55a1f3d68610, C4<1>, C4<1>;
L_0x55a1f3d68120 .functor OR 1, L_0x55a1f3d67f50, L_0x55a1f3d68060, C4<0>, C4<0>;
L_0x55a1f3d68230 .functor AND 1, L_0x55a1f3d68610, L_0x55a1f3d684e0, C4<1>, C4<1>;
L_0x55a1f3d682a0 .functor OR 1, L_0x55a1f3d68120, L_0x55a1f3d68230, C4<0>, C4<0>;
v0x55a1f2190780_0 .net *"_s0", 0 0, L_0x55a1f3d679e0;  1 drivers
v0x55a1f2190840_0 .net *"_s10", 0 0, L_0x55a1f3d68230;  1 drivers
v0x55a1f218d6f0_0 .net *"_s4", 0 0, L_0x55a1f3d67f50;  1 drivers
v0x55a1f218a7a0_0 .net *"_s6", 0 0, L_0x55a1f3d68060;  1 drivers
v0x55a1f217aed0_0 .net *"_s8", 0 0, L_0x55a1f3d68120;  1 drivers
v0x55a1f2183e30_0 .net "a", 0 0, L_0x55a1f3d683b0;  1 drivers
v0x55a1f2183ef0_0 .net "b", 0 0, L_0x55a1f3d684e0;  1 drivers
v0x55a1f2180da0_0 .net "ca", 0 0, L_0x55a1f3d682a0;  1 drivers
v0x55a1f2180e60_0 .net "cin", 0 0, L_0x55a1f3d68610;  1 drivers
v0x55a1f217df00_0 .net "sum", 0 0, L_0x55a1f3d67e90;  1 drivers
S_0x55a1f303aa30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d68740 .functor XOR 1, L_0x55a1f3d68c20, L_0x55a1f3d68d50, C4<0>, C4<0>;
L_0x55a1f3d687b0 .functor XOR 1, L_0x55a1f3d68740, L_0x55a1f3d68e80, C4<0>, C4<0>;
L_0x55a1f3d68820 .functor AND 1, L_0x55a1f3d68c20, L_0x55a1f3d68d50, C4<1>, C4<1>;
L_0x55a1f3d68890 .functor AND 1, L_0x55a1f3d68c20, L_0x55a1f3d68e80, C4<1>, C4<1>;
L_0x55a1f3d68950 .functor OR 1, L_0x55a1f3d68820, L_0x55a1f3d68890, C4<0>, C4<0>;
L_0x55a1f3d68a60 .functor AND 1, L_0x55a1f3d68e80, L_0x55a1f3d68d50, C4<1>, C4<1>;
L_0x55a1f3d68b10 .functor OR 1, L_0x55a1f3d68950, L_0x55a1f3d68a60, C4<0>, C4<0>;
v0x55a1f216e580_0 .net *"_s0", 0 0, L_0x55a1f3d68740;  1 drivers
v0x55a1f21774e0_0 .net *"_s10", 0 0, L_0x55a1f3d68a60;  1 drivers
v0x55a1f2174450_0 .net *"_s4", 0 0, L_0x55a1f3d68820;  1 drivers
v0x55a1f2171500_0 .net *"_s6", 0 0, L_0x55a1f3d68890;  1 drivers
v0x55a1f2161b40_0 .net *"_s8", 0 0, L_0x55a1f3d68950;  1 drivers
v0x55a1f2167a10_0 .net "a", 0 0, L_0x55a1f3d68c20;  1 drivers
v0x55a1f2167ad0_0 .net "b", 0 0, L_0x55a1f3d68d50;  1 drivers
v0x55a1f2164ac0_0 .net "ca", 0 0, L_0x55a1f3d68b10;  1 drivers
v0x55a1f2164b80_0 .net "cin", 0 0, L_0x55a1f3d68e80;  1 drivers
v0x55a1f2138670_0 .net "sum", 0 0, L_0x55a1f3d687b0;  1 drivers
S_0x55a1f3040990 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d68ff0 .functor XOR 1, L_0x55a1f3d695c0, L_0x55a1f3d696f0, C4<0>, C4<0>;
L_0x55a1f3d69060 .functor XOR 1, L_0x55a1f3d68ff0, L_0x55a1f3d69870, C4<0>, C4<0>;
L_0x55a1f3d69120 .functor AND 1, L_0x55a1f3d695c0, L_0x55a1f3d696f0, C4<1>, C4<1>;
L_0x55a1f3d69230 .functor AND 1, L_0x55a1f3d695c0, L_0x55a1f3d69870, C4<1>, C4<1>;
L_0x55a1f3d692f0 .functor OR 1, L_0x55a1f3d69120, L_0x55a1f3d69230, C4<0>, C4<0>;
L_0x55a1f3d69400 .functor AND 1, L_0x55a1f3d69870, L_0x55a1f3d696f0, C4<1>, C4<1>;
L_0x55a1f3d694b0 .functor OR 1, L_0x55a1f3d692f0, L_0x55a1f3d69400, C4<0>, C4<0>;
v0x55a1f215e320_0 .net *"_s0", 0 0, L_0x55a1f3d68ff0;  1 drivers
v0x55a1f215e3e0_0 .net *"_s10", 0 0, L_0x55a1f3d69400;  1 drivers
v0x55a1f215dbe0_0 .net *"_s4", 0 0, L_0x55a1f3d69120;  1 drivers
v0x55a1f2137f30_0 .net *"_s6", 0 0, L_0x55a1f3d69230;  1 drivers
v0x55a1f2151890_0 .net *"_s8", 0 0, L_0x55a1f3d692f0;  1 drivers
v0x55a1f2151290_0 .net "a", 0 0, L_0x55a1f3d695c0;  1 drivers
v0x55a1f2151350_0 .net "b", 0 0, L_0x55a1f3d696f0;  1 drivers
v0x55a1f2144f40_0 .net "ca", 0 0, L_0x55a1f3d694b0;  1 drivers
v0x55a1f2145000_0 .net "cin", 0 0, L_0x55a1f3d69870;  1 drivers
v0x55a1f21449f0_0 .net "sum", 0 0, L_0x55a1f3d69060;  1 drivers
S_0x55a1f30405b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30438e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d699a0 .functor XOR 1, L_0x55a1f3d69e40, L_0x55a1f3d6a000, C4<0>, C4<0>;
L_0x55a1f3d69a10 .functor XOR 1, L_0x55a1f3d699a0, L_0x55a1f3d6a1c0, C4<0>, C4<0>;
L_0x55a1f3d69a80 .functor AND 1, L_0x55a1f3d69e40, L_0x55a1f3d6a000, C4<1>, C4<1>;
L_0x55a1f3d69af0 .functor AND 1, L_0x55a1f3d69e40, L_0x55a1f3d6a1c0, C4<1>, C4<1>;
L_0x55a1f3d69bb0 .functor OR 1, L_0x55a1f3d69a80, L_0x55a1f3d69af0, C4<0>, C4<0>;
L_0x55a1f3d69cc0 .functor AND 1, L_0x55a1f3d6a1c0, L_0x55a1f3d6a000, C4<1>, C4<1>;
L_0x55a1f3d69d30 .functor OR 1, L_0x55a1f3d69bb0, L_0x55a1f3d69cc0, C4<0>, C4<0>;
v0x55a1f2137ce0_0 .net *"_s0", 0 0, L_0x55a1f3d699a0;  1 drivers
v0x55a1f21545e0_0 .net *"_s10", 0 0, L_0x55a1f3d69cc0;  1 drivers
v0x55a1f215d540_0 .net *"_s4", 0 0, L_0x55a1f3d69a80;  1 drivers
v0x55a1f215a4b0_0 .net *"_s6", 0 0, L_0x55a1f3d69af0;  1 drivers
v0x55a1f2157560_0 .net *"_s8", 0 0, L_0x55a1f3d69bb0;  1 drivers
v0x55a1f2147c90_0 .net "a", 0 0, L_0x55a1f3d69e40;  1 drivers
v0x55a1f2147d50_0 .net "b", 0 0, L_0x55a1f3d6a000;  1 drivers
v0x55a1f2150bf0_0 .net "ca", 0 0, L_0x55a1f3d69d30;  1 drivers
v0x55a1f2150cb0_0 .net "cin", 0 0, L_0x55a1f3d6a1c0;  1 drivers
v0x55a1f214dc10_0 .net "sum", 0 0, L_0x55a1f3d69a10;  1 drivers
S_0x55a1f303da40 .scope module, "a_2" "sixtyBitAdder" 17 12, 12 3 0, S_0x55a1f30bdc70;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f24511b0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1f00;  1 drivers
L_0x7fcc609e1f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f24115f0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1f48;  1 drivers
v0x55a1f2437210_0 .net "a", 64 0, L_0x55a1f3d98320;  1 drivers
v0x55a1f242a8c0_0 .net "b", 64 0, L_0x55a1f3d983c0;  1 drivers
v0x55a1f241df70_0 .net "ca", 64 0, L_0x55a1f3d98140;  1 drivers
v0x55a1f3722830_0 .net "cin", 64 0, L_0x55a1f3d984b0;  1 drivers
v0x55a1f3755bd0_0 .net "sum", 64 0, L_0x55a1f3d97fb0;  1 drivers
L_0x55a1f3d81b70 .part L_0x55a1f3d98320, 0, 32;
L_0x55a1f3d81c10 .part L_0x55a1f3d983c0, 0, 32;
L_0x55a1f3d81cb0 .part L_0x55a1f3d984b0, 0, 32;
L_0x55a1f3d97d30 .part L_0x55a1f3d98320, 32, 32;
L_0x55a1f3d97e20 .part L_0x55a1f3d983c0, 32, 32;
L_0x55a1f3d97f10 .part L_0x55a1f3d984b0, 32, 32;
L_0x55a1f3d97fb0 .concat8 [ 32 32 1 0], L_0x55a1f3d818a0, L_0x55a1f3d97a60, L_0x7fcc609e1f48;
L_0x55a1f3d98140 .concat8 [ 1 32 32 0], L_0x7fcc609e1f00, L_0x55a1f3d819e0, L_0x55a1f3d97ba0;
S_0x55a1f303d660 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f303da40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f1eecc80_0 .net "a", 31 0, L_0x55a1f3d81b70;  1 drivers
v0x55a1f1eeb680_0 .net "b", 31 0, L_0x55a1f3d81c10;  1 drivers
v0x55a1f1eea080_0 .net "ca", 31 0, L_0x55a1f3d819e0;  1 drivers
v0x55a1f18902b0_0 .net "cin", 31 0, L_0x55a1f3d81cb0;  1 drivers
v0x55a1f380e050_0 .net "sum", 31 0, L_0x55a1f3d818a0;  1 drivers
L_0x55a1f3d76780 .part L_0x55a1f3d81b70, 0, 16;
L_0x55a1f3d76820 .part L_0x55a1f3d81c10, 0, 16;
L_0x55a1f3d768c0 .part L_0x55a1f3d81cb0, 0, 16;
L_0x55a1f3d81590 .part L_0x55a1f3d81b70, 16, 16;
L_0x55a1f3d81680 .part L_0x55a1f3d81c10, 16, 16;
L_0x55a1f3d81770 .part L_0x55a1f3d81cb0, 16, 16;
L_0x55a1f3d818a0 .concat8 [ 16 16 0 0], L_0x55a1f3d76480, L_0x55a1f3d81290;
L_0x55a1f3d819e0 .concat8 [ 16 16 0 0], L_0x55a1f3d76520, L_0x55a1f3d81330;
S_0x55a1f303a620 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f303d660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2013bd0_0 .net "a", 15 0, L_0x55a1f3d76780;  1 drivers
v0x55a1f2004300_0 .net "b", 15 0, L_0x55a1f3d76820;  1 drivers
v0x55a1f200d260_0 .net "ca", 15 0, L_0x55a1f3d76520;  1 drivers
v0x55a1f200a1d0_0 .net "cin", 15 0, L_0x55a1f3d768c0;  1 drivers
v0x55a1f2007280_0 .net "sum", 15 0, L_0x55a1f3d76480;  1 drivers
L_0x55a1f3d6e290 .part L_0x55a1f3d76780, 0, 4;
L_0x55a1f3d6e330 .part L_0x55a1f3d76820, 0, 4;
L_0x55a1f3d6e3d0 .part L_0x55a1f3d768c0, 0, 4;
L_0x55a1f3d70c20 .part L_0x55a1f3d76780, 4, 4;
L_0x55a1f3d70d10 .part L_0x55a1f3d76820, 4, 4;
L_0x55a1f3d70e00 .part L_0x55a1f3d768c0, 4, 4;
L_0x55a1f3d736e0 .part L_0x55a1f3d76780, 8, 4;
L_0x55a1f3d73780 .part L_0x55a1f3d76820, 8, 4;
L_0x55a1f3d73870 .part L_0x55a1f3d768c0, 8, 4;
L_0x55a1f3d76080 .part L_0x55a1f3d76780, 12, 4;
L_0x55a1f3d761b0 .part L_0x55a1f3d76820, 12, 4;
L_0x55a1f3d762e0 .part L_0x55a1f3d768c0, 12, 4;
L_0x55a1f3d76480 .concat8 [ 4 4 4 4], L_0x55a1f3d6e080, L_0x55a1f3d70a10, L_0x55a1f3d734d0, L_0x55a1f3d75e70;
L_0x55a1f3d76520 .concat8 [ 4 4 4 4], L_0x55a1f3d6e120, L_0x55a1f3d70ab0, L_0x55a1f3d73570, L_0x55a1f3d75f10;
S_0x55a1f30419e0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f303a620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20e3990_0 .net "a", 3 0, L_0x55a1f3d6e290;  1 drivers
v0x55a1f20d40c0_0 .net "b", 3 0, L_0x55a1f3d6e330;  1 drivers
v0x55a1f20dd020_0 .net "ca", 3 0, L_0x55a1f3d6e120;  1 drivers
v0x55a1f20d9f90_0 .net "cin", 3 0, L_0x55a1f3d6e3d0;  1 drivers
v0x55a1f20d7040_0 .net "sum", 3 0, L_0x55a1f3d6e080;  1 drivers
L_0x55a1f3d6c040 .part L_0x55a1f3d6e290, 0, 1;
L_0x55a1f3d6c170 .part L_0x55a1f3d6e330, 0, 1;
L_0x55a1f3d6c2a0 .part L_0x55a1f3d6e3d0, 0, 1;
L_0x55a1f3d6c8b0 .part L_0x55a1f3d6e290, 1, 1;
L_0x55a1f3d6c9e0 .part L_0x55a1f3d6e330, 1, 1;
L_0x55a1f3d6cb10 .part L_0x55a1f3d6e3d0, 1, 1;
L_0x55a1f3d6d250 .part L_0x55a1f3d6e290, 2, 1;
L_0x55a1f3d6d380 .part L_0x55a1f3d6e330, 2, 1;
L_0x55a1f3d6d500 .part L_0x55a1f3d6e3d0, 2, 1;
L_0x55a1f3d6dad0 .part L_0x55a1f3d6e290, 3, 1;
L_0x55a1f3d6dc90 .part L_0x55a1f3d6e330, 3, 1;
L_0x55a1f3d6de50 .part L_0x55a1f3d6e3d0, 3, 1;
L_0x55a1f3d6e080 .concat8 [ 1 1 1 1], L_0x55a1f3d6a380, L_0x55a1f3d6c440, L_0x55a1f3d6ccf0, L_0x55a1f3d6d6a0;
L_0x55a1f3d6e120 .concat8 [ 1 1 1 1], L_0x55a1f3d6bf30, L_0x55a1f3d6c7a0, L_0x55a1f3d6d140, L_0x55a1f3d6d9c0;
S_0x55a1f3042e10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6a990 .functor XOR 1, L_0x55a1f3d6c040, L_0x55a1f3d6c170, C4<0>, C4<0>;
L_0x55a1f3d6a380 .functor XOR 1, L_0x55a1f3d6a990, L_0x55a1f3d6c2a0, C4<0>, C4<0>;
L_0x55a1f3d6bba0 .functor AND 1, L_0x55a1f3d6c040, L_0x55a1f3d6c170, C4<1>, C4<1>;
L_0x55a1f3d6bcb0 .functor AND 1, L_0x55a1f3d6c040, L_0x55a1f3d6c2a0, C4<1>, C4<1>;
L_0x55a1f3d6bd70 .functor OR 1, L_0x55a1f3d6bba0, L_0x55a1f3d6bcb0, C4<0>, C4<0>;
L_0x55a1f3d6be80 .functor AND 1, L_0x55a1f3d6c2a0, L_0x55a1f3d6c170, C4<1>, C4<1>;
L_0x55a1f3d6bf30 .functor OR 1, L_0x55a1f3d6bd70, L_0x55a1f3d6be80, C4<0>, C4<0>;
v0x55a1f2129500_0 .net *"_s0", 0 0, L_0x55a1f3d6a990;  1 drivers
v0x55a1f21295c0_0 .net *"_s10", 0 0, L_0x55a1f3d6be80;  1 drivers
v0x55a1f2126470_0 .net *"_s4", 0 0, L_0x55a1f3d6bba0;  1 drivers
v0x55a1f2123520_0 .net *"_s6", 0 0, L_0x55a1f3d6bcb0;  1 drivers
v0x55a1f2113c50_0 .net *"_s8", 0 0, L_0x55a1f3d6bd70;  1 drivers
v0x55a1f211cbb0_0 .net "a", 0 0, L_0x55a1f3d6c040;  1 drivers
v0x55a1f211cc70_0 .net "b", 0 0, L_0x55a1f3d6c170;  1 drivers
v0x55a1f2119b20_0 .net "ca", 0 0, L_0x55a1f3d6bf30;  1 drivers
v0x55a1f2119be0_0 .net "cin", 0 0, L_0x55a1f3d6c2a0;  1 drivers
v0x55a1f2116c80_0 .net "sum", 0 0, L_0x55a1f3d6a380;  1 drivers
S_0x55a1f303ea90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6c3d0 .functor XOR 1, L_0x55a1f3d6c8b0, L_0x55a1f3d6c9e0, C4<0>, C4<0>;
L_0x55a1f3d6c440 .functor XOR 1, L_0x55a1f3d6c3d0, L_0x55a1f3d6cb10, C4<0>, C4<0>;
L_0x55a1f3d6c4b0 .functor AND 1, L_0x55a1f3d6c8b0, L_0x55a1f3d6c9e0, C4<1>, C4<1>;
L_0x55a1f3d6c520 .functor AND 1, L_0x55a1f3d6c8b0, L_0x55a1f3d6cb10, C4<1>, C4<1>;
L_0x55a1f3d6c5e0 .functor OR 1, L_0x55a1f3d6c4b0, L_0x55a1f3d6c520, C4<0>, C4<0>;
L_0x55a1f3d6c6f0 .functor AND 1, L_0x55a1f3d6cb10, L_0x55a1f3d6c9e0, C4<1>, C4<1>;
L_0x55a1f3d6c7a0 .functor OR 1, L_0x55a1f3d6c5e0, L_0x55a1f3d6c6f0, C4<0>, C4<0>;
v0x55a1f2107300_0 .net *"_s0", 0 0, L_0x55a1f3d6c3d0;  1 drivers
v0x55a1f2110260_0 .net *"_s10", 0 0, L_0x55a1f3d6c6f0;  1 drivers
v0x55a1f210d1d0_0 .net *"_s4", 0 0, L_0x55a1f3d6c4b0;  1 drivers
v0x55a1f210a280_0 .net *"_s6", 0 0, L_0x55a1f3d6c520;  1 drivers
v0x55a1f20fa8c0_0 .net *"_s8", 0 0, L_0x55a1f3d6c5e0;  1 drivers
v0x55a1f2100790_0 .net "a", 0 0, L_0x55a1f3d6c8b0;  1 drivers
v0x55a1f2100850_0 .net "b", 0 0, L_0x55a1f3d6c9e0;  1 drivers
v0x55a1f20fd840_0 .net "ca", 0 0, L_0x55a1f3d6c7a0;  1 drivers
v0x55a1f20fd900_0 .net "cin", 0 0, L_0x55a1f3d6cb10;  1 drivers
v0x55a1f20d13f0_0 .net "sum", 0 0, L_0x55a1f3d6c440;  1 drivers
S_0x55a1f303fec0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6cc80 .functor XOR 1, L_0x55a1f3d6d250, L_0x55a1f3d6d380, C4<0>, C4<0>;
L_0x55a1f3d6ccf0 .functor XOR 1, L_0x55a1f3d6cc80, L_0x55a1f3d6d500, C4<0>, C4<0>;
L_0x55a1f3d6cdb0 .functor AND 1, L_0x55a1f3d6d250, L_0x55a1f3d6d380, C4<1>, C4<1>;
L_0x55a1f3d6cec0 .functor AND 1, L_0x55a1f3d6d250, L_0x55a1f3d6d500, C4<1>, C4<1>;
L_0x55a1f3d6cf80 .functor OR 1, L_0x55a1f3d6cdb0, L_0x55a1f3d6cec0, C4<0>, C4<0>;
L_0x55a1f3d6d090 .functor AND 1, L_0x55a1f3d6d500, L_0x55a1f3d6d380, C4<1>, C4<1>;
L_0x55a1f3d6d140 .functor OR 1, L_0x55a1f3d6cf80, L_0x55a1f3d6d090, C4<0>, C4<0>;
v0x55a1f20f70a0_0 .net *"_s0", 0 0, L_0x55a1f3d6cc80;  1 drivers
v0x55a1f20f7160_0 .net *"_s10", 0 0, L_0x55a1f3d6d090;  1 drivers
v0x55a1f20f6960_0 .net *"_s4", 0 0, L_0x55a1f3d6cdb0;  1 drivers
v0x55a1f20d0cb0_0 .net *"_s6", 0 0, L_0x55a1f3d6cec0;  1 drivers
v0x55a1f20ea610_0 .net *"_s8", 0 0, L_0x55a1f3d6cf80;  1 drivers
v0x55a1f20ea010_0 .net "a", 0 0, L_0x55a1f3d6d250;  1 drivers
v0x55a1f20ea0d0_0 .net "b", 0 0, L_0x55a1f3d6d380;  1 drivers
v0x55a1f20ddcc0_0 .net "ca", 0 0, L_0x55a1f3d6d140;  1 drivers
v0x55a1f20ddd80_0 .net "cin", 0 0, L_0x55a1f3d6d500;  1 drivers
v0x55a1f20dd770_0 .net "sum", 0 0, L_0x55a1f3d6ccf0;  1 drivers
S_0x55a1f303bb40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6d630 .functor XOR 1, L_0x55a1f3d6dad0, L_0x55a1f3d6dc90, C4<0>, C4<0>;
L_0x55a1f3d6d6a0 .functor XOR 1, L_0x55a1f3d6d630, L_0x55a1f3d6de50, C4<0>, C4<0>;
L_0x55a1f3d6d710 .functor AND 1, L_0x55a1f3d6dad0, L_0x55a1f3d6dc90, C4<1>, C4<1>;
L_0x55a1f3d6d780 .functor AND 1, L_0x55a1f3d6dad0, L_0x55a1f3d6de50, C4<1>, C4<1>;
L_0x55a1f3d6d840 .functor OR 1, L_0x55a1f3d6d710, L_0x55a1f3d6d780, C4<0>, C4<0>;
L_0x55a1f3d6d950 .functor AND 1, L_0x55a1f3d6de50, L_0x55a1f3d6dc90, C4<1>, C4<1>;
L_0x55a1f3d6d9c0 .functor OR 1, L_0x55a1f3d6d840, L_0x55a1f3d6d950, C4<0>, C4<0>;
v0x55a1f20d0a60_0 .net *"_s0", 0 0, L_0x55a1f3d6d630;  1 drivers
v0x55a1f20ed360_0 .net *"_s10", 0 0, L_0x55a1f3d6d950;  1 drivers
v0x55a1f20f62c0_0 .net *"_s4", 0 0, L_0x55a1f3d6d710;  1 drivers
v0x55a1f20f3230_0 .net *"_s6", 0 0, L_0x55a1f3d6d780;  1 drivers
v0x55a1f20f02e0_0 .net *"_s8", 0 0, L_0x55a1f3d6d840;  1 drivers
v0x55a1f20e0a10_0 .net "a", 0 0, L_0x55a1f3d6dad0;  1 drivers
v0x55a1f20e0ad0_0 .net "b", 0 0, L_0x55a1f3d6dc90;  1 drivers
v0x55a1f20e9970_0 .net "ca", 0 0, L_0x55a1f3d6d9c0;  1 drivers
v0x55a1f20e9a30_0 .net "cin", 0 0, L_0x55a1f3d6de50;  1 drivers
v0x55a1f20e6990_0 .net "sum", 0 0, L_0x55a1f3d6d6a0;  1 drivers
S_0x55a1f303cf70 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f303a620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20a7720_0 .net "a", 3 0, L_0x55a1f3d70c20;  1 drivers
v0x55a1f20a4690_0 .net "b", 3 0, L_0x55a1f3d70d10;  1 drivers
v0x55a1f20a1740_0 .net "ca", 3 0, L_0x55a1f3d70ab0;  1 drivers
v0x55a1f2091d80_0 .net "cin", 3 0, L_0x55a1f3d70e00;  1 drivers
v0x55a1f2097c50_0 .net "sum", 3 0, L_0x55a1f3d70a10;  1 drivers
L_0x55a1f3d6e9d0 .part L_0x55a1f3d70c20, 0, 1;
L_0x55a1f3d6eb00 .part L_0x55a1f3d70d10, 0, 1;
L_0x55a1f3d6ec30 .part L_0x55a1f3d70e00, 0, 1;
L_0x55a1f3d6f240 .part L_0x55a1f3d70c20, 1, 1;
L_0x55a1f3d6f370 .part L_0x55a1f3d70d10, 1, 1;
L_0x55a1f3d6f4a0 .part L_0x55a1f3d70e00, 1, 1;
L_0x55a1f3d6fbe0 .part L_0x55a1f3d70c20, 2, 1;
L_0x55a1f3d6fd10 .part L_0x55a1f3d70d10, 2, 1;
L_0x55a1f3d6fe90 .part L_0x55a1f3d70e00, 2, 1;
L_0x55a1f3d70460 .part L_0x55a1f3d70c20, 3, 1;
L_0x55a1f3d70620 .part L_0x55a1f3d70d10, 3, 1;
L_0x55a1f3d707e0 .part L_0x55a1f3d70e00, 3, 1;
L_0x55a1f3d70a10 .concat8 [ 1 1 1 1], L_0x55a1f3d6e470, L_0x55a1f3d6edd0, L_0x55a1f3d6f680, L_0x55a1f3d70030;
L_0x55a1f3d70ab0 .concat8 [ 1 1 1 1], L_0x55a1f3d6e8c0, L_0x55a1f3d6f130, L_0x55a1f3d6fad0, L_0x55a1f3d70350;
S_0x55a1f3038b00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f303cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6e010 .functor XOR 1, L_0x55a1f3d6e9d0, L_0x55a1f3d6eb00, C4<0>, C4<0>;
L_0x55a1f3d6e470 .functor XOR 1, L_0x55a1f3d6e010, L_0x55a1f3d6ec30, C4<0>, C4<0>;
L_0x55a1f3d6e530 .functor AND 1, L_0x55a1f3d6e9d0, L_0x55a1f3d6eb00, C4<1>, C4<1>;
L_0x55a1f3d6e640 .functor AND 1, L_0x55a1f3d6e9d0, L_0x55a1f3d6ec30, C4<1>, C4<1>;
L_0x55a1f3d6e700 .functor OR 1, L_0x55a1f3d6e530, L_0x55a1f3d6e640, C4<0>, C4<0>;
L_0x55a1f3d6e810 .functor AND 1, L_0x55a1f3d6ec30, L_0x55a1f3d6eb00, C4<1>, C4<1>;
L_0x55a1f3d6e8c0 .functor OR 1, L_0x55a1f3d6e700, L_0x55a1f3d6e810, C4<0>, C4<0>;
v0x55a1f20c7680_0 .net *"_s0", 0 0, L_0x55a1f3d6e010;  1 drivers
v0x55a1f20c7740_0 .net *"_s10", 0 0, L_0x55a1f3d6e810;  1 drivers
v0x55a1f20cd550_0 .net *"_s4", 0 0, L_0x55a1f3d6e530;  1 drivers
v0x55a1f20ca600_0 .net *"_s6", 0 0, L_0x55a1f3d6e640;  1 drivers
v0x55a1f205b400_0 .net *"_s8", 0 0, L_0x55a1f3d6e700;  1 drivers
v0x55a1f20c2fc0_0 .net "a", 0 0, L_0x55a1f3d6e9d0;  1 drivers
v0x55a1f20c3080_0 .net "b", 0 0, L_0x55a1f3d6eb00;  1 drivers
v0x55a1f20c2cb0_0 .net "ca", 0 0, L_0x55a1f3d6e8c0;  1 drivers
v0x55a1f20c2d70_0 .net "cin", 0 0, L_0x55a1f3d6ec30;  1 drivers
v0x55a1f205bd60_0 .net "sum", 0 0, L_0x55a1f3d6e470;  1 drivers
S_0x55a1f3039f30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f303cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6ed60 .functor XOR 1, L_0x55a1f3d6f240, L_0x55a1f3d6f370, C4<0>, C4<0>;
L_0x55a1f3d6edd0 .functor XOR 1, L_0x55a1f3d6ed60, L_0x55a1f3d6f4a0, C4<0>, C4<0>;
L_0x55a1f3d6ee40 .functor AND 1, L_0x55a1f3d6f240, L_0x55a1f3d6f370, C4<1>, C4<1>;
L_0x55a1f3d6eeb0 .functor AND 1, L_0x55a1f3d6f240, L_0x55a1f3d6f4a0, C4<1>, C4<1>;
L_0x55a1f3d6ef70 .functor OR 1, L_0x55a1f3d6ee40, L_0x55a1f3d6eeb0, C4<0>, C4<0>;
L_0x55a1f3d6f080 .functor AND 1, L_0x55a1f3d6f4a0, L_0x55a1f3d6f370, C4<1>, C4<1>;
L_0x55a1f3d6f130 .functor OR 1, L_0x55a1f3d6ef70, L_0x55a1f3d6f080, C4<0>, C4<0>;
v0x55a1f205b650_0 .net *"_s0", 0 0, L_0x55a1f3d6ed60;  1 drivers
v0x55a1f208f050_0 .net *"_s10", 0 0, L_0x55a1f3d6f080;  1 drivers
v0x55a1f208e9c0_0 .net *"_s4", 0 0, L_0x55a1f3d6ee40;  1 drivers
v0x55a1f20c22d0_0 .net *"_s6", 0 0, L_0x55a1f3d6eeb0;  1 drivers
v0x55a1f20c1bd0_0 .net *"_s8", 0 0, L_0x55a1f3d6ef70;  1 drivers
v0x55a1f209ba40_0 .net "a", 0 0, L_0x55a1f3d6f240;  1 drivers
v0x55a1f209bb00_0 .net "b", 0 0, L_0x55a1f3d6f370;  1 drivers
v0x55a1f20c17a0_0 .net "ca", 0 0, L_0x55a1f3d6f130;  1 drivers
v0x55a1f20c1860_0 .net "cin", 0 0, L_0x55a1f3d6f4a0;  1 drivers
v0x55a1f20c1110_0 .net "sum", 0 0, L_0x55a1f3d6edd0;  1 drivers
S_0x55a1f30286b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f303cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6f610 .functor XOR 1, L_0x55a1f3d6fbe0, L_0x55a1f3d6fd10, C4<0>, C4<0>;
L_0x55a1f3d6f680 .functor XOR 1, L_0x55a1f3d6f610, L_0x55a1f3d6fe90, C4<0>, C4<0>;
L_0x55a1f3d6f740 .functor AND 1, L_0x55a1f3d6fbe0, L_0x55a1f3d6fd10, C4<1>, C4<1>;
L_0x55a1f3d6f850 .functor AND 1, L_0x55a1f3d6fbe0, L_0x55a1f3d6fe90, C4<1>, C4<1>;
L_0x55a1f3d6f910 .functor OR 1, L_0x55a1f3d6f740, L_0x55a1f3d6f850, C4<0>, C4<0>;
L_0x55a1f3d6fa20 .functor AND 1, L_0x55a1f3d6fe90, L_0x55a1f3d6fd10, C4<1>, C4<1>;
L_0x55a1f3d6fad0 .functor OR 1, L_0x55a1f3d6f910, L_0x55a1f3d6fa20, C4<0>, C4<0>;
v0x55a1f209b3b0_0 .net *"_s0", 0 0, L_0x55a1f3d6f610;  1 drivers
v0x55a1f209b470_0 .net *"_s10", 0 0, L_0x55a1f3d6fa20;  1 drivers
v0x55a1f20b4d10_0 .net *"_s4", 0 0, L_0x55a1f3d6f740;  1 drivers
v0x55a1f20b4710_0 .net *"_s6", 0 0, L_0x55a1f3d6f850;  1 drivers
v0x55a1f20a83c0_0 .net *"_s8", 0 0, L_0x55a1f3d6f910;  1 drivers
v0x55a1f20a7dc0_0 .net "a", 0 0, L_0x55a1f3d6fbe0;  1 drivers
v0x55a1f20a7e80_0 .net "b", 0 0, L_0x55a1f3d6fd10;  1 drivers
v0x55a1f209b160_0 .net "ca", 0 0, L_0x55a1f3d6fad0;  1 drivers
v0x55a1f209b220_0 .net "cin", 0 0, L_0x55a1f3d6fe90;  1 drivers
v0x55a1f20b7b10_0 .net "sum", 0 0, L_0x55a1f3d6f680;  1 drivers
S_0x55a1f301bd60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f303cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d6ffc0 .functor XOR 1, L_0x55a1f3d70460, L_0x55a1f3d70620, C4<0>, C4<0>;
L_0x55a1f3d70030 .functor XOR 1, L_0x55a1f3d6ffc0, L_0x55a1f3d707e0, C4<0>, C4<0>;
L_0x55a1f3d700a0 .functor AND 1, L_0x55a1f3d70460, L_0x55a1f3d70620, C4<1>, C4<1>;
L_0x55a1f3d70110 .functor AND 1, L_0x55a1f3d70460, L_0x55a1f3d707e0, C4<1>, C4<1>;
L_0x55a1f3d701d0 .functor OR 1, L_0x55a1f3d700a0, L_0x55a1f3d70110, C4<0>, C4<0>;
L_0x55a1f3d702e0 .functor AND 1, L_0x55a1f3d707e0, L_0x55a1f3d70620, C4<1>, C4<1>;
L_0x55a1f3d70350 .functor OR 1, L_0x55a1f3d701d0, L_0x55a1f3d702e0, C4<0>, C4<0>;
v0x55a1f20c09c0_0 .net *"_s0", 0 0, L_0x55a1f3d6ffc0;  1 drivers
v0x55a1f20bd930_0 .net *"_s10", 0 0, L_0x55a1f3d702e0;  1 drivers
v0x55a1f20ba9e0_0 .net *"_s4", 0 0, L_0x55a1f3d700a0;  1 drivers
v0x55a1f20ab110_0 .net *"_s6", 0 0, L_0x55a1f3d70110;  1 drivers
v0x55a1f20b4070_0 .net *"_s8", 0 0, L_0x55a1f3d701d0;  1 drivers
v0x55a1f20b0fe0_0 .net "a", 0 0, L_0x55a1f3d70460;  1 drivers
v0x55a1f20b10a0_0 .net "b", 0 0, L_0x55a1f3d70620;  1 drivers
v0x55a1f20ae090_0 .net "ca", 0 0, L_0x55a1f3d70350;  1 drivers
v0x55a1f20ae150_0 .net "cin", 0 0, L_0x55a1f3d707e0;  1 drivers
v0x55a1f209e870_0 .net "sum", 0 0, L_0x55a1f3d70030;  1 drivers
S_0x55a1f302b230 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f303a620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20347c0_0 .net "a", 3 0, L_0x55a1f3d736e0;  1 drivers
v0x55a1f205a520_0 .net "b", 3 0, L_0x55a1f3d73780;  1 drivers
v0x55a1f2059de0_0 .net "ca", 3 0, L_0x55a1f3d73570;  1 drivers
v0x55a1f2034130_0 .net "cin", 3 0, L_0x55a1f3d73870;  1 drivers
v0x55a1f204da90_0 .net "sum", 3 0, L_0x55a1f3d734d0;  1 drivers
L_0x55a1f3d71490 .part L_0x55a1f3d736e0, 0, 1;
L_0x55a1f3d715c0 .part L_0x55a1f3d73780, 0, 1;
L_0x55a1f3d716f0 .part L_0x55a1f3d73870, 0, 1;
L_0x55a1f3d71d00 .part L_0x55a1f3d736e0, 1, 1;
L_0x55a1f3d71e30 .part L_0x55a1f3d73780, 1, 1;
L_0x55a1f3d71f60 .part L_0x55a1f3d73870, 1, 1;
L_0x55a1f3d726a0 .part L_0x55a1f3d736e0, 2, 1;
L_0x55a1f3d727d0 .part L_0x55a1f3d73780, 2, 1;
L_0x55a1f3d72950 .part L_0x55a1f3d73870, 2, 1;
L_0x55a1f3d72f20 .part L_0x55a1f3d736e0, 3, 1;
L_0x55a1f3d730e0 .part L_0x55a1f3d73780, 3, 1;
L_0x55a1f3d732a0 .part L_0x55a1f3d73870, 3, 1;
L_0x55a1f3d734d0 .concat8 [ 1 1 1 1], L_0x55a1f3d70f30, L_0x55a1f3d71890, L_0x55a1f3d72140, L_0x55a1f3d72af0;
L_0x55a1f3d73570 .concat8 [ 1 1 1 1], L_0x55a1f3d71380, L_0x55a1f3d71bf0, L_0x55a1f3d72590, L_0x55a1f3d72e10;
S_0x55a1f3033cc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f302b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d709a0 .functor XOR 1, L_0x55a1f3d71490, L_0x55a1f3d715c0, C4<0>, C4<0>;
L_0x55a1f3d70f30 .functor XOR 1, L_0x55a1f3d709a0, L_0x55a1f3d716f0, C4<0>, C4<0>;
L_0x55a1f3d70ff0 .functor AND 1, L_0x55a1f3d71490, L_0x55a1f3d715c0, C4<1>, C4<1>;
L_0x55a1f3d71100 .functor AND 1, L_0x55a1f3d71490, L_0x55a1f3d716f0, C4<1>, C4<1>;
L_0x55a1f3d711c0 .functor OR 1, L_0x55a1f3d70ff0, L_0x55a1f3d71100, C4<0>, C4<0>;
L_0x55a1f3d712d0 .functor AND 1, L_0x55a1f3d716f0, L_0x55a1f3d715c0, C4<1>, C4<1>;
L_0x55a1f3d71380 .functor OR 1, L_0x55a1f3d711c0, L_0x55a1f3d712d0, C4<0>, C4<0>;
v0x55a1f2094d00_0 .net *"_s0", 0 0, L_0x55a1f3d709a0;  1 drivers
v0x55a1f2094da0_0 .net *"_s10", 0 0, L_0x55a1f3d712d0;  1 drivers
v0x55a1f2068800_0 .net *"_s4", 0 0, L_0x55a1f3d70ff0;  1 drivers
v0x55a1f208e560_0 .net *"_s6", 0 0, L_0x55a1f3d71100;  1 drivers
v0x55a1f208de20_0 .net *"_s8", 0 0, L_0x55a1f3d711c0;  1 drivers
v0x55a1f2068170_0 .net "a", 0 0, L_0x55a1f3d71490;  1 drivers
v0x55a1f2068230_0 .net "b", 0 0, L_0x55a1f3d715c0;  1 drivers
v0x55a1f2081ad0_0 .net "ca", 0 0, L_0x55a1f3d71380;  1 drivers
v0x55a1f2081b90_0 .net "cin", 0 0, L_0x55a1f3d716f0;  1 drivers
v0x55a1f20814d0_0 .net "sum", 0 0, L_0x55a1f3d70f30;  1 drivers
S_0x55a1f30338e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f302b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d71820 .functor XOR 1, L_0x55a1f3d71d00, L_0x55a1f3d71e30, C4<0>, C4<0>;
L_0x55a1f3d71890 .functor XOR 1, L_0x55a1f3d71820, L_0x55a1f3d71f60, C4<0>, C4<0>;
L_0x55a1f3d71900 .functor AND 1, L_0x55a1f3d71d00, L_0x55a1f3d71e30, C4<1>, C4<1>;
L_0x55a1f3d71970 .functor AND 1, L_0x55a1f3d71d00, L_0x55a1f3d71f60, C4<1>, C4<1>;
L_0x55a1f3d71a30 .functor OR 1, L_0x55a1f3d71900, L_0x55a1f3d71970, C4<0>, C4<0>;
L_0x55a1f3d71b40 .functor AND 1, L_0x55a1f3d71f60, L_0x55a1f3d71e30, C4<1>, C4<1>;
L_0x55a1f3d71bf0 .functor OR 1, L_0x55a1f3d71a30, L_0x55a1f3d71b40, C4<0>, C4<0>;
v0x55a1f2075180_0 .net *"_s0", 0 0, L_0x55a1f3d71820;  1 drivers
v0x55a1f2075240_0 .net *"_s10", 0 0, L_0x55a1f3d71b40;  1 drivers
v0x55a1f2074b80_0 .net *"_s4", 0 0, L_0x55a1f3d71900;  1 drivers
v0x55a1f2067f20_0 .net *"_s6", 0 0, L_0x55a1f3d71970;  1 drivers
v0x55a1f2084820_0 .net *"_s8", 0 0, L_0x55a1f3d71a30;  1 drivers
v0x55a1f208d780_0 .net "a", 0 0, L_0x55a1f3d71d00;  1 drivers
v0x55a1f208d840_0 .net "b", 0 0, L_0x55a1f3d71e30;  1 drivers
v0x55a1f208a6f0_0 .net "ca", 0 0, L_0x55a1f3d71bf0;  1 drivers
v0x55a1f208a7b0_0 .net "cin", 0 0, L_0x55a1f3d71f60;  1 drivers
v0x55a1f2087850_0 .net "sum", 0 0, L_0x55a1f3d71890;  1 drivers
S_0x55a1f302ae10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f302b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d720d0 .functor XOR 1, L_0x55a1f3d726a0, L_0x55a1f3d727d0, C4<0>, C4<0>;
L_0x55a1f3d72140 .functor XOR 1, L_0x55a1f3d720d0, L_0x55a1f3d72950, C4<0>, C4<0>;
L_0x55a1f3d72200 .functor AND 1, L_0x55a1f3d726a0, L_0x55a1f3d727d0, C4<1>, C4<1>;
L_0x55a1f3d72310 .functor AND 1, L_0x55a1f3d726a0, L_0x55a1f3d72950, C4<1>, C4<1>;
L_0x55a1f3d723d0 .functor OR 1, L_0x55a1f3d72200, L_0x55a1f3d72310, C4<0>, C4<0>;
L_0x55a1f3d724e0 .functor AND 1, L_0x55a1f3d72950, L_0x55a1f3d727d0, C4<1>, C4<1>;
L_0x55a1f3d72590 .functor OR 1, L_0x55a1f3d723d0, L_0x55a1f3d724e0, C4<0>, C4<0>;
v0x55a1f2077ed0_0 .net *"_s0", 0 0, L_0x55a1f3d720d0;  1 drivers
v0x55a1f2077f90_0 .net *"_s10", 0 0, L_0x55a1f3d724e0;  1 drivers
v0x55a1f2080e30_0 .net *"_s4", 0 0, L_0x55a1f3d72200;  1 drivers
v0x55a1f207dda0_0 .net *"_s6", 0 0, L_0x55a1f3d72310;  1 drivers
v0x55a1f207ae50_0 .net *"_s8", 0 0, L_0x55a1f3d723d0;  1 drivers
v0x55a1f206b580_0 .net "a", 0 0, L_0x55a1f3d726a0;  1 drivers
v0x55a1f206b640_0 .net "b", 0 0, L_0x55a1f3d727d0;  1 drivers
v0x55a1f20744e0_0 .net "ca", 0 0, L_0x55a1f3d72590;  1 drivers
v0x55a1f20745a0_0 .net "cin", 0 0, L_0x55a1f3d72950;  1 drivers
v0x55a1f2071500_0 .net "sum", 0 0, L_0x55a1f3d72140;  1 drivers
S_0x55a1f3030d70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f302b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d72a80 .functor XOR 1, L_0x55a1f3d72f20, L_0x55a1f3d730e0, C4<0>, C4<0>;
L_0x55a1f3d72af0 .functor XOR 1, L_0x55a1f3d72a80, L_0x55a1f3d732a0, C4<0>, C4<0>;
L_0x55a1f3d72b60 .functor AND 1, L_0x55a1f3d72f20, L_0x55a1f3d730e0, C4<1>, C4<1>;
L_0x55a1f3d72bd0 .functor AND 1, L_0x55a1f3d72f20, L_0x55a1f3d732a0, C4<1>, C4<1>;
L_0x55a1f3d72c90 .functor OR 1, L_0x55a1f3d72b60, L_0x55a1f3d72bd0, C4<0>, C4<0>;
L_0x55a1f3d72da0 .functor AND 1, L_0x55a1f3d732a0, L_0x55a1f3d730e0, C4<1>, C4<1>;
L_0x55a1f3d72e10 .functor OR 1, L_0x55a1f3d72c90, L_0x55a1f3d72da0, C4<0>, C4<0>;
v0x55a1f206e500_0 .net *"_s0", 0 0, L_0x55a1f3d72a80;  1 drivers
v0x55a1f205eb40_0 .net *"_s10", 0 0, L_0x55a1f3d72da0;  1 drivers
v0x55a1f2064a10_0 .net *"_s4", 0 0, L_0x55a1f3d72b60;  1 drivers
v0x55a1f2061ac0_0 .net *"_s6", 0 0, L_0x55a1f3d72bd0;  1 drivers
v0x55a1f2027dd0_0 .net *"_s8", 0 0, L_0x55a1f3d72c90;  1 drivers
v0x55a1f2027740_0 .net "a", 0 0, L_0x55a1f3d72f20;  1 drivers
v0x55a1f2027800_0 .net "b", 0 0, L_0x55a1f3d730e0;  1 drivers
v0x55a1f205b050_0 .net "ca", 0 0, L_0x55a1f3d72e10;  1 drivers
v0x55a1f205b110_0 .net "cin", 0 0, L_0x55a1f3d732a0;  1 drivers
v0x55a1f205aa00_0 .net "sum", 0 0, L_0x55a1f3d72af0;  1 drivers
S_0x55a1f3030990 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f303a620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2023470_0 .net "a", 3 0, L_0x55a1f3d76080;  1 drivers
v0x55a1f2020520_0 .net "b", 3 0, L_0x55a1f3d761b0;  1 drivers
v0x55a1f2010c50_0 .net "ca", 3 0, L_0x55a1f3d75f10;  1 drivers
v0x55a1f2019bb0_0 .net "cin", 3 0, L_0x55a1f3d762e0;  1 drivers
v0x55a1f2016b20_0 .net "sum", 3 0, L_0x55a1f3d75e70;  1 drivers
L_0x55a1f3d73e30 .part L_0x55a1f3d76080, 0, 1;
L_0x55a1f3d73f60 .part L_0x55a1f3d761b0, 0, 1;
L_0x55a1f3d74090 .part L_0x55a1f3d762e0, 0, 1;
L_0x55a1f3d746a0 .part L_0x55a1f3d76080, 1, 1;
L_0x55a1f3d747d0 .part L_0x55a1f3d761b0, 1, 1;
L_0x55a1f3d74900 .part L_0x55a1f3d762e0, 1, 1;
L_0x55a1f3d75040 .part L_0x55a1f3d76080, 2, 1;
L_0x55a1f3d75170 .part L_0x55a1f3d761b0, 2, 1;
L_0x55a1f3d752f0 .part L_0x55a1f3d762e0, 2, 1;
L_0x55a1f3d758c0 .part L_0x55a1f3d76080, 3, 1;
L_0x55a1f3d75a80 .part L_0x55a1f3d761b0, 3, 1;
L_0x55a1f3d75c40 .part L_0x55a1f3d762e0, 3, 1;
L_0x55a1f3d75e70 .concat8 [ 1 1 1 1], L_0x55a1f3d73910, L_0x55a1f3d74230, L_0x55a1f3d74ae0, L_0x55a1f3d75490;
L_0x55a1f3d75f10 .concat8 [ 1 1 1 1], L_0x55a1f3d73d20, L_0x55a1f3d74590, L_0x55a1f3d74f30, L_0x55a1f3d757b0;
S_0x55a1f302de20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3030990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d73460 .functor XOR 1, L_0x55a1f3d73e30, L_0x55a1f3d73f60, C4<0>, C4<0>;
L_0x55a1f3d73910 .functor XOR 1, L_0x55a1f3d73460, L_0x55a1f3d74090, C4<0>, C4<0>;
L_0x55a1f3d739d0 .functor AND 1, L_0x55a1f3d73e30, L_0x55a1f3d73f60, C4<1>, C4<1>;
L_0x55a1f3d73ae0 .functor AND 1, L_0x55a1f3d73e30, L_0x55a1f3d74090, C4<1>, C4<1>;
L_0x55a1f3d73ba0 .functor OR 1, L_0x55a1f3d739d0, L_0x55a1f3d73ae0, C4<0>, C4<0>;
L_0x55a1f3d73cb0 .functor AND 1, L_0x55a1f3d74090, L_0x55a1f3d73f60, C4<1>, C4<1>;
L_0x55a1f3d73d20 .functor OR 1, L_0x55a1f3d73ba0, L_0x55a1f3d73cb0, C4<0>, C4<0>;
v0x55a1f204d490_0 .net *"_s0", 0 0, L_0x55a1f3d73460;  1 drivers
v0x55a1f204d550_0 .net *"_s10", 0 0, L_0x55a1f3d73cb0;  1 drivers
v0x55a1f2041140_0 .net *"_s4", 0 0, L_0x55a1f3d739d0;  1 drivers
v0x55a1f2040b40_0 .net *"_s6", 0 0, L_0x55a1f3d73ae0;  1 drivers
v0x55a1f2033ee0_0 .net *"_s8", 0 0, L_0x55a1f3d73ba0;  1 drivers
v0x55a1f20507e0_0 .net "a", 0 0, L_0x55a1f3d73e30;  1 drivers
v0x55a1f20508a0_0 .net "b", 0 0, L_0x55a1f3d73f60;  1 drivers
v0x55a1f2059740_0 .net "ca", 0 0, L_0x55a1f3d73d20;  1 drivers
v0x55a1f2059800_0 .net "cin", 0 0, L_0x55a1f3d74090;  1 drivers
v0x55a1f2056760_0 .net "sum", 0 0, L_0x55a1f3d73910;  1 drivers
S_0x55a1f302da40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3030990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d741c0 .functor XOR 1, L_0x55a1f3d746a0, L_0x55a1f3d747d0, C4<0>, C4<0>;
L_0x55a1f3d74230 .functor XOR 1, L_0x55a1f3d741c0, L_0x55a1f3d74900, C4<0>, C4<0>;
L_0x55a1f3d742a0 .functor AND 1, L_0x55a1f3d746a0, L_0x55a1f3d747d0, C4<1>, C4<1>;
L_0x55a1f3d74310 .functor AND 1, L_0x55a1f3d746a0, L_0x55a1f3d74900, C4<1>, C4<1>;
L_0x55a1f3d743d0 .functor OR 1, L_0x55a1f3d742a0, L_0x55a1f3d74310, C4<0>, C4<0>;
L_0x55a1f3d744e0 .functor AND 1, L_0x55a1f3d74900, L_0x55a1f3d747d0, C4<1>, C4<1>;
L_0x55a1f3d74590 .functor OR 1, L_0x55a1f3d743d0, L_0x55a1f3d744e0, C4<0>, C4<0>;
v0x55a1f2053760_0 .net *"_s0", 0 0, L_0x55a1f3d741c0;  1 drivers
v0x55a1f2043e90_0 .net *"_s10", 0 0, L_0x55a1f3d744e0;  1 drivers
v0x55a1f204cdf0_0 .net *"_s4", 0 0, L_0x55a1f3d742a0;  1 drivers
v0x55a1f2049d60_0 .net *"_s6", 0 0, L_0x55a1f3d74310;  1 drivers
v0x55a1f2046e10_0 .net *"_s8", 0 0, L_0x55a1f3d743d0;  1 drivers
v0x55a1f2037540_0 .net "a", 0 0, L_0x55a1f3d746a0;  1 drivers
v0x55a1f2037600_0 .net "b", 0 0, L_0x55a1f3d747d0;  1 drivers
v0x55a1f20404a0_0 .net "ca", 0 0, L_0x55a1f3d74590;  1 drivers
v0x55a1f2040560_0 .net "cin", 0 0, L_0x55a1f3d74900;  1 drivers
v0x55a1f203d4c0_0 .net "sum", 0 0, L_0x55a1f3d74230;  1 drivers
S_0x55a1f302aa90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3030990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d74a70 .functor XOR 1, L_0x55a1f3d75040, L_0x55a1f3d75170, C4<0>, C4<0>;
L_0x55a1f3d74ae0 .functor XOR 1, L_0x55a1f3d74a70, L_0x55a1f3d752f0, C4<0>, C4<0>;
L_0x55a1f3d74ba0 .functor AND 1, L_0x55a1f3d75040, L_0x55a1f3d75170, C4<1>, C4<1>;
L_0x55a1f3d74cb0 .functor AND 1, L_0x55a1f3d75040, L_0x55a1f3d752f0, C4<1>, C4<1>;
L_0x55a1f3d74d70 .functor OR 1, L_0x55a1f3d74ba0, L_0x55a1f3d74cb0, C4<0>, C4<0>;
L_0x55a1f3d74e80 .functor AND 1, L_0x55a1f3d752f0, L_0x55a1f3d75170, C4<1>, C4<1>;
L_0x55a1f3d74f30 .functor OR 1, L_0x55a1f3d74d70, L_0x55a1f3d74e80, C4<0>, C4<0>;
v0x55a1f203a4c0_0 .net *"_s0", 0 0, L_0x55a1f3d74a70;  1 drivers
v0x55a1f203a580_0 .net *"_s10", 0 0, L_0x55a1f3d74e80;  1 drivers
v0x55a1f202ab00_0 .net *"_s4", 0 0, L_0x55a1f3d74ba0;  1 drivers
v0x55a1f20309d0_0 .net *"_s6", 0 0, L_0x55a1f3d74cb0;  1 drivers
v0x55a1f202da80_0 .net *"_s8", 0 0, L_0x55a1f3d74d70;  1 drivers
v0x55a1f2001580_0 .net "a", 0 0, L_0x55a1f3d75040;  1 drivers
v0x55a1f2001640_0 .net "b", 0 0, L_0x55a1f3d75170;  1 drivers
v0x55a1f20272e0_0 .net "ca", 0 0, L_0x55a1f3d74f30;  1 drivers
v0x55a1f20273a0_0 .net "cin", 0 0, L_0x55a1f3d752f0;  1 drivers
v0x55a1f2026c50_0 .net "sum", 0 0, L_0x55a1f3d74ae0;  1 drivers
S_0x55a1f3031dc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3030990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d75420 .functor XOR 1, L_0x55a1f3d758c0, L_0x55a1f3d75a80, C4<0>, C4<0>;
L_0x55a1f3d75490 .functor XOR 1, L_0x55a1f3d75420, L_0x55a1f3d75c40, C4<0>, C4<0>;
L_0x55a1f3d75500 .functor AND 1, L_0x55a1f3d758c0, L_0x55a1f3d75a80, C4<1>, C4<1>;
L_0x55a1f3d75570 .functor AND 1, L_0x55a1f3d758c0, L_0x55a1f3d75c40, C4<1>, C4<1>;
L_0x55a1f3d75630 .functor OR 1, L_0x55a1f3d75500, L_0x55a1f3d75570, C4<0>, C4<0>;
L_0x55a1f3d75740 .functor AND 1, L_0x55a1f3d75c40, L_0x55a1f3d75a80, C4<1>, C4<1>;
L_0x55a1f3d757b0 .functor OR 1, L_0x55a1f3d75630, L_0x55a1f3d75740, C4<0>, C4<0>;
v0x55a1f2000ef0_0 .net *"_s0", 0 0, L_0x55a1f3d75420;  1 drivers
v0x55a1f201a850_0 .net *"_s10", 0 0, L_0x55a1f3d75740;  1 drivers
v0x55a1f201a250_0 .net *"_s4", 0 0, L_0x55a1f3d75500;  1 drivers
v0x55a1f200df00_0 .net *"_s6", 0 0, L_0x55a1f3d75570;  1 drivers
v0x55a1f200d900_0 .net *"_s8", 0 0, L_0x55a1f3d75630;  1 drivers
v0x55a1f2000ca0_0 .net "a", 0 0, L_0x55a1f3d758c0;  1 drivers
v0x55a1f2000d60_0 .net "b", 0 0, L_0x55a1f3d75a80;  1 drivers
v0x55a1f201d5a0_0 .net "ca", 0 0, L_0x55a1f3d757b0;  1 drivers
v0x55a1f201d660_0 .net "cin", 0 0, L_0x55a1f3d75c40;  1 drivers
v0x55a1f20265b0_0 .net "sum", 0 0, L_0x55a1f3d75490;  1 drivers
S_0x55a1f30331f0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f303d660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f1ef3f90_0 .net "a", 15 0, L_0x55a1f3d81590;  1 drivers
v0x55a1f1ef2990_0 .net "b", 15 0, L_0x55a1f3d81680;  1 drivers
v0x55a1f1eefd00_0 .net "ca", 15 0, L_0x55a1f3d81330;  1 drivers
v0x55a1f1ee5e80_0 .net "cin", 15 0, L_0x55a1f3d81770;  1 drivers
v0x55a1f1eee280_0 .net "sum", 15 0, L_0x55a1f3d81290;  1 drivers
L_0x55a1f3d790a0 .part L_0x55a1f3d81590, 0, 4;
L_0x55a1f3d79140 .part L_0x55a1f3d81680, 0, 4;
L_0x55a1f3d791e0 .part L_0x55a1f3d81770, 0, 4;
L_0x55a1f3d7ba30 .part L_0x55a1f3d81590, 4, 4;
L_0x55a1f3d7bb20 .part L_0x55a1f3d81680, 4, 4;
L_0x55a1f3d7bc10 .part L_0x55a1f3d81770, 4, 4;
L_0x55a1f3d7e4f0 .part L_0x55a1f3d81590, 8, 4;
L_0x55a1f3d7e590 .part L_0x55a1f3d81680, 8, 4;
L_0x55a1f3d7e680 .part L_0x55a1f3d81770, 8, 4;
L_0x55a1f3d80e90 .part L_0x55a1f3d81590, 12, 4;
L_0x55a1f3d80fc0 .part L_0x55a1f3d81680, 12, 4;
L_0x55a1f3d810f0 .part L_0x55a1f3d81770, 12, 4;
L_0x55a1f3d81290 .concat8 [ 4 4 4 4], L_0x55a1f3d78e90, L_0x55a1f3d7b820, L_0x55a1f3d7e2e0, L_0x55a1f3d80c80;
L_0x55a1f3d81330 .concat8 [ 4 4 4 4], L_0x55a1f3d78f30, L_0x55a1f3d7b8c0, L_0x55a1f3d7e380, L_0x55a1f3d80d20;
S_0x55a1f302ee70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f30331f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1fd18e0_0 .net "a", 3 0, L_0x55a1f3d790a0;  1 drivers
v0x55a1f1fc1f20_0 .net "b", 3 0, L_0x55a1f3d79140;  1 drivers
v0x55a1f1fc7df0_0 .net "ca", 3 0, L_0x55a1f3d78f30;  1 drivers
v0x55a1f1fc4ea0_0 .net "cin", 3 0, L_0x55a1f3d791e0;  1 drivers
v0x55a1f1f989a0_0 .net "sum", 3 0, L_0x55a1f3d78e90;  1 drivers
L_0x55a1f3d76e50 .part L_0x55a1f3d790a0, 0, 1;
L_0x55a1f3d76f80 .part L_0x55a1f3d79140, 0, 1;
L_0x55a1f3d770b0 .part L_0x55a1f3d791e0, 0, 1;
L_0x55a1f3d77670 .part L_0x55a1f3d790a0, 1, 1;
L_0x55a1f3d777a0 .part L_0x55a1f3d79140, 1, 1;
L_0x55a1f3d778d0 .part L_0x55a1f3d791e0, 1, 1;
L_0x55a1f3d78060 .part L_0x55a1f3d790a0, 2, 1;
L_0x55a1f3d78190 .part L_0x55a1f3d79140, 2, 1;
L_0x55a1f3d78310 .part L_0x55a1f3d791e0, 2, 1;
L_0x55a1f3d788e0 .part L_0x55a1f3d790a0, 3, 1;
L_0x55a1f3d78aa0 .part L_0x55a1f3d79140, 3, 1;
L_0x55a1f3d78c60 .part L_0x55a1f3d791e0, 3, 1;
L_0x55a1f3d78e90 .concat8 [ 1 1 1 1], L_0x55a1f3d75e00, L_0x55a1f3d77250, L_0x55a1f3d77b00, L_0x55a1f3d784b0;
L_0x55a1f3d78f30 .concat8 [ 1 1 1 1], L_0x55a1f3d76d40, L_0x55a1f3d77560, L_0x55a1f3d77f50, L_0x55a1f3d787d0;
S_0x55a1f30302a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f302ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d76410 .functor XOR 1, L_0x55a1f3d76e50, L_0x55a1f3d76f80, C4<0>, C4<0>;
L_0x55a1f3d75e00 .functor XOR 1, L_0x55a1f3d76410, L_0x55a1f3d770b0, C4<0>, C4<0>;
L_0x55a1f3d769b0 .functor AND 1, L_0x55a1f3d76e50, L_0x55a1f3d76f80, C4<1>, C4<1>;
L_0x55a1f3d76ac0 .functor AND 1, L_0x55a1f3d76e50, L_0x55a1f3d770b0, C4<1>, C4<1>;
L_0x55a1f3d76b80 .functor OR 1, L_0x55a1f3d769b0, L_0x55a1f3d76ac0, C4<0>, C4<0>;
L_0x55a1f3d76c90 .functor AND 1, L_0x55a1f3d770b0, L_0x55a1f3d76f80, C4<1>, C4<1>;
L_0x55a1f3d76d40 .functor OR 1, L_0x55a1f3d76b80, L_0x55a1f3d76c90, C4<0>, C4<0>;
v0x55a1f1ff78c0_0 .net *"_s0", 0 0, L_0x55a1f3d76410;  1 drivers
v0x55a1f1ffd790_0 .net *"_s10", 0 0, L_0x55a1f3d76c90;  1 drivers
v0x55a1f1ffa840_0 .net *"_s4", 0 0, L_0x55a1f3d769b0;  1 drivers
v0x55a1f1f8b5a0_0 .net *"_s6", 0 0, L_0x55a1f3d76ac0;  1 drivers
v0x55a1f1ff2e50_0 .net *"_s8", 0 0, L_0x55a1f3d76b80;  1 drivers
v0x55a1f1f8be50_0 .net "a", 0 0, L_0x55a1f3d76e50;  1 drivers
v0x55a1f1f8bf10_0 .net "b", 0 0, L_0x55a1f3d76f80;  1 drivers
v0x55a1f1f8b7f0_0 .net "ca", 0 0, L_0x55a1f3d76d40;  1 drivers
v0x55a1f1f8b8b0_0 .net "cin", 0 0, L_0x55a1f3d770b0;  1 drivers
v0x55a1f1fbf2a0_0 .net "sum", 0 0, L_0x55a1f3d75e00;  1 drivers
S_0x55a1f302bf20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f302ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d771e0 .functor XOR 1, L_0x55a1f3d77670, L_0x55a1f3d777a0, C4<0>, C4<0>;
L_0x55a1f3d77250 .functor XOR 1, L_0x55a1f3d771e0, L_0x55a1f3d778d0, C4<0>, C4<0>;
L_0x55a1f3d772c0 .functor AND 1, L_0x55a1f3d77670, L_0x55a1f3d777a0, C4<1>, C4<1>;
L_0x55a1f3d77330 .functor AND 1, L_0x55a1f3d77670, L_0x55a1f3d778d0, C4<1>, C4<1>;
L_0x55a1f3d773a0 .functor OR 1, L_0x55a1f3d772c0, L_0x55a1f3d77330, C4<0>, C4<0>;
L_0x55a1f3d774b0 .functor AND 1, L_0x55a1f3d778d0, L_0x55a1f3d777a0, C4<1>, C4<1>;
L_0x55a1f3d77560 .functor OR 1, L_0x55a1f3d773a0, L_0x55a1f3d774b0, C4<0>, C4<0>;
v0x55a1f1fbeb60_0 .net *"_s0", 0 0, L_0x55a1f3d771e0;  1 drivers
v0x55a1f1ff2470_0 .net *"_s10", 0 0, L_0x55a1f3d774b0;  1 drivers
v0x55a1f1ff1d70_0 .net *"_s4", 0 0, L_0x55a1f3d772c0;  1 drivers
v0x55a1f1fcbbe0_0 .net *"_s6", 0 0, L_0x55a1f3d77330;  1 drivers
v0x55a1f1ff1940_0 .net *"_s8", 0 0, L_0x55a1f3d773a0;  1 drivers
v0x55a1f1ff1200_0 .net "a", 0 0, L_0x55a1f3d77670;  1 drivers
v0x55a1f1ff12c0_0 .net "b", 0 0, L_0x55a1f3d777a0;  1 drivers
v0x55a1f1fcb550_0 .net "ca", 0 0, L_0x55a1f3d77560;  1 drivers
v0x55a1f1fcb610_0 .net "cin", 0 0, L_0x55a1f3d778d0;  1 drivers
v0x55a1f1fe4f60_0 .net "sum", 0 0, L_0x55a1f3d77250;  1 drivers
S_0x55a1f302d350 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f302ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d77a90 .functor XOR 1, L_0x55a1f3d78060, L_0x55a1f3d78190, C4<0>, C4<0>;
L_0x55a1f3d77b00 .functor XOR 1, L_0x55a1f3d77a90, L_0x55a1f3d78310, C4<0>, C4<0>;
L_0x55a1f3d77bc0 .functor AND 1, L_0x55a1f3d78060, L_0x55a1f3d78190, C4<1>, C4<1>;
L_0x55a1f3d77cd0 .functor AND 1, L_0x55a1f3d78060, L_0x55a1f3d78310, C4<1>, C4<1>;
L_0x55a1f3d77d90 .functor OR 1, L_0x55a1f3d77bc0, L_0x55a1f3d77cd0, C4<0>, C4<0>;
L_0x55a1f3d77ea0 .functor AND 1, L_0x55a1f3d78310, L_0x55a1f3d78190, C4<1>, C4<1>;
L_0x55a1f3d77f50 .functor OR 1, L_0x55a1f3d77d90, L_0x55a1f3d77ea0, C4<0>, C4<0>;
v0x55a1f1fe48b0_0 .net *"_s0", 0 0, L_0x55a1f3d77a90;  1 drivers
v0x55a1f1fe4970_0 .net *"_s10", 0 0, L_0x55a1f3d77ea0;  1 drivers
v0x55a1f1fd8560_0 .net *"_s4", 0 0, L_0x55a1f3d77bc0;  1 drivers
v0x55a1f1fd7f60_0 .net *"_s6", 0 0, L_0x55a1f3d77cd0;  1 drivers
v0x55a1f1fcb300_0 .net *"_s8", 0 0, L_0x55a1f3d77d90;  1 drivers
v0x55a1f1fe7c00_0 .net "a", 0 0, L_0x55a1f3d78060;  1 drivers
v0x55a1f1fe7cc0_0 .net "b", 0 0, L_0x55a1f3d78190;  1 drivers
v0x55a1f1ff0b60_0 .net "ca", 0 0, L_0x55a1f3d77f50;  1 drivers
v0x55a1f1ff0c20_0 .net "cin", 0 0, L_0x55a1f3d78310;  1 drivers
v0x55a1f1fedb80_0 .net "sum", 0 0, L_0x55a1f3d77b00;  1 drivers
S_0x55a1f3029010 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f302ee70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d78440 .functor XOR 1, L_0x55a1f3d788e0, L_0x55a1f3d78aa0, C4<0>, C4<0>;
L_0x55a1f3d784b0 .functor XOR 1, L_0x55a1f3d78440, L_0x55a1f3d78c60, C4<0>, C4<0>;
L_0x55a1f3d78520 .functor AND 1, L_0x55a1f3d788e0, L_0x55a1f3d78aa0, C4<1>, C4<1>;
L_0x55a1f3d78590 .functor AND 1, L_0x55a1f3d788e0, L_0x55a1f3d78c60, C4<1>, C4<1>;
L_0x55a1f3d78650 .functor OR 1, L_0x55a1f3d78520, L_0x55a1f3d78590, C4<0>, C4<0>;
L_0x55a1f3d78760 .functor AND 1, L_0x55a1f3d78c60, L_0x55a1f3d78aa0, C4<1>, C4<1>;
L_0x55a1f3d787d0 .functor OR 1, L_0x55a1f3d78650, L_0x55a1f3d78760, C4<0>, C4<0>;
v0x55a1f1feab80_0 .net *"_s0", 0 0, L_0x55a1f3d78440;  1 drivers
v0x55a1f1fdb2b0_0 .net *"_s10", 0 0, L_0x55a1f3d78760;  1 drivers
v0x55a1f1fe4210_0 .net *"_s4", 0 0, L_0x55a1f3d78520;  1 drivers
v0x55a1f1fe1180_0 .net *"_s6", 0 0, L_0x55a1f3d78590;  1 drivers
v0x55a1f1fde230_0 .net *"_s8", 0 0, L_0x55a1f3d78650;  1 drivers
v0x55a1f1fce960_0 .net "a", 0 0, L_0x55a1f3d788e0;  1 drivers
v0x55a1f1fcea20_0 .net "b", 0 0, L_0x55a1f3d78aa0;  1 drivers
v0x55a1f1fd78c0_0 .net "ca", 0 0, L_0x55a1f3d787d0;  1 drivers
v0x55a1f1fd7980_0 .net "cin", 0 0, L_0x55a1f3d78c60;  1 drivers
v0x55a1f1fd48e0_0 .net "sum", 0 0, L_0x55a1f3d784b0;  1 drivers
S_0x55a1f302a3a0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f30331f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f642d0_0 .net "a", 3 0, L_0x55a1f3d7ba30;  1 drivers
v0x55a1f1f7dc30_0 .net "b", 3 0, L_0x55a1f3d7bb20;  1 drivers
v0x55a1f1f7d630_0 .net "ca", 3 0, L_0x55a1f3d7b8c0;  1 drivers
v0x55a1f1f712e0_0 .net "cin", 3 0, L_0x55a1f3d7bc10;  1 drivers
v0x55a1f1f70ce0_0 .net "sum", 3 0, L_0x55a1f3d7b820;  1 drivers
L_0x55a1f3d797e0 .part L_0x55a1f3d7ba30, 0, 1;
L_0x55a1f3d79910 .part L_0x55a1f3d7bb20, 0, 1;
L_0x55a1f3d79a40 .part L_0x55a1f3d7bc10, 0, 1;
L_0x55a1f3d7a050 .part L_0x55a1f3d7ba30, 1, 1;
L_0x55a1f3d7a180 .part L_0x55a1f3d7bb20, 1, 1;
L_0x55a1f3d7a2b0 .part L_0x55a1f3d7bc10, 1, 1;
L_0x55a1f3d7a9f0 .part L_0x55a1f3d7ba30, 2, 1;
L_0x55a1f3d7ab20 .part L_0x55a1f3d7bb20, 2, 1;
L_0x55a1f3d7aca0 .part L_0x55a1f3d7bc10, 2, 1;
L_0x55a1f3d7b270 .part L_0x55a1f3d7ba30, 3, 1;
L_0x55a1f3d7b430 .part L_0x55a1f3d7bb20, 3, 1;
L_0x55a1f3d7b5f0 .part L_0x55a1f3d7bc10, 3, 1;
L_0x55a1f3d7b820 .concat8 [ 1 1 1 1], L_0x55a1f3d79280, L_0x55a1f3d79be0, L_0x55a1f3d7a490, L_0x55a1f3d7ae40;
L_0x55a1f3d7b8c0 .concat8 [ 1 1 1 1], L_0x55a1f3d796d0, L_0x55a1f3d79f40, L_0x55a1f3d7a8e0, L_0x55a1f3d7b160;
S_0x55a1f301e8e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f302a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d78e20 .functor XOR 1, L_0x55a1f3d797e0, L_0x55a1f3d79910, C4<0>, C4<0>;
L_0x55a1f3d79280 .functor XOR 1, L_0x55a1f3d78e20, L_0x55a1f3d79a40, C4<0>, C4<0>;
L_0x55a1f3d79340 .functor AND 1, L_0x55a1f3d797e0, L_0x55a1f3d79910, C4<1>, C4<1>;
L_0x55a1f3d79450 .functor AND 1, L_0x55a1f3d797e0, L_0x55a1f3d79a40, C4<1>, C4<1>;
L_0x55a1f3d79510 .functor OR 1, L_0x55a1f3d79340, L_0x55a1f3d79450, C4<0>, C4<0>;
L_0x55a1f3d79620 .functor AND 1, L_0x55a1f3d79a40, L_0x55a1f3d79910, C4<1>, C4<1>;
L_0x55a1f3d796d0 .functor OR 1, L_0x55a1f3d79510, L_0x55a1f3d79620, C4<0>, C4<0>;
v0x55a1f1fbe700_0 .net *"_s0", 0 0, L_0x55a1f3d78e20;  1 drivers
v0x55a1f1fbe7c0_0 .net *"_s10", 0 0, L_0x55a1f3d79620;  1 drivers
v0x55a1f1fbdfc0_0 .net *"_s4", 0 0, L_0x55a1f3d79340;  1 drivers
v0x55a1f1f98310_0 .net *"_s6", 0 0, L_0x55a1f3d79450;  1 drivers
v0x55a1f1fb1c70_0 .net *"_s8", 0 0, L_0x55a1f3d79510;  1 drivers
v0x55a1f1fb1670_0 .net "a", 0 0, L_0x55a1f3d797e0;  1 drivers
v0x55a1f1fb1730_0 .net "b", 0 0, L_0x55a1f3d79910;  1 drivers
v0x55a1f1fa5320_0 .net "ca", 0 0, L_0x55a1f3d796d0;  1 drivers
v0x55a1f1fa53e0_0 .net "cin", 0 0, L_0x55a1f3d79a40;  1 drivers
v0x55a1f1fa4dd0_0 .net "sum", 0 0, L_0x55a1f3d79280;  1 drivers
S_0x55a1f3027370 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f302a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d79b70 .functor XOR 1, L_0x55a1f3d7a050, L_0x55a1f3d7a180, C4<0>, C4<0>;
L_0x55a1f3d79be0 .functor XOR 1, L_0x55a1f3d79b70, L_0x55a1f3d7a2b0, C4<0>, C4<0>;
L_0x55a1f3d79c50 .functor AND 1, L_0x55a1f3d7a050, L_0x55a1f3d7a180, C4<1>, C4<1>;
L_0x55a1f3d79cc0 .functor AND 1, L_0x55a1f3d7a050, L_0x55a1f3d7a2b0, C4<1>, C4<1>;
L_0x55a1f3d79d80 .functor OR 1, L_0x55a1f3d79c50, L_0x55a1f3d79cc0, C4<0>, C4<0>;
L_0x55a1f3d79e90 .functor AND 1, L_0x55a1f3d7a2b0, L_0x55a1f3d7a180, C4<1>, C4<1>;
L_0x55a1f3d79f40 .functor OR 1, L_0x55a1f3d79d80, L_0x55a1f3d79e90, C4<0>, C4<0>;
v0x55a1f1f980c0_0 .net *"_s0", 0 0, L_0x55a1f3d79b70;  1 drivers
v0x55a1f1fb49c0_0 .net *"_s10", 0 0, L_0x55a1f3d79e90;  1 drivers
v0x55a1f1fbd920_0 .net *"_s4", 0 0, L_0x55a1f3d79c50;  1 drivers
v0x55a1f1fba890_0 .net *"_s6", 0 0, L_0x55a1f3d79cc0;  1 drivers
v0x55a1f1fb7940_0 .net *"_s8", 0 0, L_0x55a1f3d79d80;  1 drivers
v0x55a1f1fa8070_0 .net "a", 0 0, L_0x55a1f3d7a050;  1 drivers
v0x55a1f1fa8130_0 .net "b", 0 0, L_0x55a1f3d7a180;  1 drivers
v0x55a1f1fb0fd0_0 .net "ca", 0 0, L_0x55a1f3d79f40;  1 drivers
v0x55a1f1fb1090_0 .net "cin", 0 0, L_0x55a1f3d7a2b0;  1 drivers
v0x55a1f1fadff0_0 .net "sum", 0 0, L_0x55a1f3d79be0;  1 drivers
S_0x55a1f3026f90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f302a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7a420 .functor XOR 1, L_0x55a1f3d7a9f0, L_0x55a1f3d7ab20, C4<0>, C4<0>;
L_0x55a1f3d7a490 .functor XOR 1, L_0x55a1f3d7a420, L_0x55a1f3d7aca0, C4<0>, C4<0>;
L_0x55a1f3d7a550 .functor AND 1, L_0x55a1f3d7a9f0, L_0x55a1f3d7ab20, C4<1>, C4<1>;
L_0x55a1f3d7a660 .functor AND 1, L_0x55a1f3d7a9f0, L_0x55a1f3d7aca0, C4<1>, C4<1>;
L_0x55a1f3d7a720 .functor OR 1, L_0x55a1f3d7a550, L_0x55a1f3d7a660, C4<0>, C4<0>;
L_0x55a1f3d7a830 .functor AND 1, L_0x55a1f3d7aca0, L_0x55a1f3d7ab20, C4<1>, C4<1>;
L_0x55a1f3d7a8e0 .functor OR 1, L_0x55a1f3d7a720, L_0x55a1f3d7a830, C4<0>, C4<0>;
v0x55a1f1faaff0_0 .net *"_s0", 0 0, L_0x55a1f3d7a420;  1 drivers
v0x55a1f1fab0b0_0 .net *"_s10", 0 0, L_0x55a1f3d7a830;  1 drivers
v0x55a1f1f9b720_0 .net *"_s4", 0 0, L_0x55a1f3d7a550;  1 drivers
v0x55a1f1fa4680_0 .net *"_s6", 0 0, L_0x55a1f3d7a660;  1 drivers
v0x55a1f1fa15f0_0 .net *"_s8", 0 0, L_0x55a1f3d7a720;  1 drivers
v0x55a1f1f9e6a0_0 .net "a", 0 0, L_0x55a1f3d7a9f0;  1 drivers
v0x55a1f1f9e760_0 .net "b", 0 0, L_0x55a1f3d7ab20;  1 drivers
v0x55a1f1f8ece0_0 .net "ca", 0 0, L_0x55a1f3d7a8e0;  1 drivers
v0x55a1f1f8eda0_0 .net "cin", 0 0, L_0x55a1f3d7aca0;  1 drivers
v0x55a1f1f94c60_0 .net "sum", 0 0, L_0x55a1f3d7a490;  1 drivers
S_0x55a1f301e4c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f302a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7add0 .functor XOR 1, L_0x55a1f3d7b270, L_0x55a1f3d7b430, C4<0>, C4<0>;
L_0x55a1f3d7ae40 .functor XOR 1, L_0x55a1f3d7add0, L_0x55a1f3d7b5f0, C4<0>, C4<0>;
L_0x55a1f3d7aeb0 .functor AND 1, L_0x55a1f3d7b270, L_0x55a1f3d7b430, C4<1>, C4<1>;
L_0x55a1f3d7af20 .functor AND 1, L_0x55a1f3d7b270, L_0x55a1f3d7b5f0, C4<1>, C4<1>;
L_0x55a1f3d7afe0 .functor OR 1, L_0x55a1f3d7aeb0, L_0x55a1f3d7af20, C4<0>, C4<0>;
L_0x55a1f3d7b0f0 .functor AND 1, L_0x55a1f3d7b5f0, L_0x55a1f3d7b430, C4<1>, C4<1>;
L_0x55a1f3d7b160 .functor OR 1, L_0x55a1f3d7afe0, L_0x55a1f3d7b0f0, C4<0>, C4<0>;
v0x55a1f1f91c60_0 .net *"_s0", 0 0, L_0x55a1f3d7add0;  1 drivers
v0x55a1f1f57f70_0 .net *"_s10", 0 0, L_0x55a1f3d7b0f0;  1 drivers
v0x55a1f1f578e0_0 .net *"_s4", 0 0, L_0x55a1f3d7aeb0;  1 drivers
v0x55a1f1f8b1f0_0 .net *"_s6", 0 0, L_0x55a1f3d7af20;  1 drivers
v0x55a1f1f8aaf0_0 .net *"_s8", 0 0, L_0x55a1f3d7afe0;  1 drivers
v0x55a1f1f64960_0 .net "a", 0 0, L_0x55a1f3d7b270;  1 drivers
v0x55a1f1f64a20_0 .net "b", 0 0, L_0x55a1f3d7b430;  1 drivers
v0x55a1f1f8a6c0_0 .net "ca", 0 0, L_0x55a1f3d7b160;  1 drivers
v0x55a1f1f8a780_0 .net "cin", 0 0, L_0x55a1f3d7b5f0;  1 drivers
v0x55a1f1f8a030_0 .net "sum", 0 0, L_0x55a1f3d7ae40;  1 drivers
S_0x55a1f3024420 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f30331f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f40df0_0 .net "a", 3 0, L_0x55a1f3d7e4f0;  1 drivers
v0x55a1f1f49d50_0 .net "b", 3 0, L_0x55a1f3d7e590;  1 drivers
v0x55a1f1f46cc0_0 .net "ca", 3 0, L_0x55a1f3d7e380;  1 drivers
v0x55a1f1f43d70_0 .net "cin", 3 0, L_0x55a1f3d7e680;  1 drivers
v0x55a1f1f344a0_0 .net "sum", 3 0, L_0x55a1f3d7e2e0;  1 drivers
L_0x55a1f3d7c2a0 .part L_0x55a1f3d7e4f0, 0, 1;
L_0x55a1f3d7c3d0 .part L_0x55a1f3d7e590, 0, 1;
L_0x55a1f3d7c500 .part L_0x55a1f3d7e680, 0, 1;
L_0x55a1f3d7cb10 .part L_0x55a1f3d7e4f0, 1, 1;
L_0x55a1f3d7cc40 .part L_0x55a1f3d7e590, 1, 1;
L_0x55a1f3d7cd70 .part L_0x55a1f3d7e680, 1, 1;
L_0x55a1f3d7d4b0 .part L_0x55a1f3d7e4f0, 2, 1;
L_0x55a1f3d7d5e0 .part L_0x55a1f3d7e590, 2, 1;
L_0x55a1f3d7d760 .part L_0x55a1f3d7e680, 2, 1;
L_0x55a1f3d7dd30 .part L_0x55a1f3d7e4f0, 3, 1;
L_0x55a1f3d7def0 .part L_0x55a1f3d7e590, 3, 1;
L_0x55a1f3d7e0b0 .part L_0x55a1f3d7e680, 3, 1;
L_0x55a1f3d7e2e0 .concat8 [ 1 1 1 1], L_0x55a1f3d7bd40, L_0x55a1f3d7c6a0, L_0x55a1f3d7cf50, L_0x55a1f3d7d900;
L_0x55a1f3d7e380 .concat8 [ 1 1 1 1], L_0x55a1f3d7c190, L_0x55a1f3d7ca00, L_0x55a1f3d7d3a0, L_0x55a1f3d7dc20;
S_0x55a1f3024040 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3024420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7b7b0 .functor XOR 1, L_0x55a1f3d7c2a0, L_0x55a1f3d7c3d0, C4<0>, C4<0>;
L_0x55a1f3d7bd40 .functor XOR 1, L_0x55a1f3d7b7b0, L_0x55a1f3d7c500, C4<0>, C4<0>;
L_0x55a1f3d7be00 .functor AND 1, L_0x55a1f3d7c2a0, L_0x55a1f3d7c3d0, C4<1>, C4<1>;
L_0x55a1f3d7bf10 .functor AND 1, L_0x55a1f3d7c2a0, L_0x55a1f3d7c500, C4<1>, C4<1>;
L_0x55a1f3d7bfd0 .functor OR 1, L_0x55a1f3d7be00, L_0x55a1f3d7bf10, C4<0>, C4<0>;
L_0x55a1f3d7c0e0 .functor AND 1, L_0x55a1f3d7c500, L_0x55a1f3d7c3d0, C4<1>, C4<1>;
L_0x55a1f3d7c190 .functor OR 1, L_0x55a1f3d7bfd0, L_0x55a1f3d7c0e0, C4<0>, C4<0>;
v0x55a1f1f64080_0 .net *"_s0", 0 0, L_0x55a1f3d7b7b0;  1 drivers
v0x55a1f1f64120_0 .net *"_s10", 0 0, L_0x55a1f3d7c0e0;  1 drivers
v0x55a1f1f80980_0 .net *"_s4", 0 0, L_0x55a1f3d7be00;  1 drivers
v0x55a1f1f898e0_0 .net *"_s6", 0 0, L_0x55a1f3d7bf10;  1 drivers
v0x55a1f1f86850_0 .net *"_s8", 0 0, L_0x55a1f3d7bfd0;  1 drivers
v0x55a1f1f83900_0 .net "a", 0 0, L_0x55a1f3d7c2a0;  1 drivers
v0x55a1f1f839c0_0 .net "b", 0 0, L_0x55a1f3d7c3d0;  1 drivers
v0x55a1f1f74030_0 .net "ca", 0 0, L_0x55a1f3d7c190;  1 drivers
v0x55a1f1f740f0_0 .net "cin", 0 0, L_0x55a1f3d7c500;  1 drivers
v0x55a1f1f7cf90_0 .net "sum", 0 0, L_0x55a1f3d7bd40;  1 drivers
S_0x55a1f30214d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3024420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7c630 .functor XOR 1, L_0x55a1f3d7cb10, L_0x55a1f3d7cc40, C4<0>, C4<0>;
L_0x55a1f3d7c6a0 .functor XOR 1, L_0x55a1f3d7c630, L_0x55a1f3d7cd70, C4<0>, C4<0>;
L_0x55a1f3d7c710 .functor AND 1, L_0x55a1f3d7cb10, L_0x55a1f3d7cc40, C4<1>, C4<1>;
L_0x55a1f3d7c780 .functor AND 1, L_0x55a1f3d7cb10, L_0x55a1f3d7cd70, C4<1>, C4<1>;
L_0x55a1f3d7c840 .functor OR 1, L_0x55a1f3d7c710, L_0x55a1f3d7c780, C4<0>, C4<0>;
L_0x55a1f3d7c950 .functor AND 1, L_0x55a1f3d7cd70, L_0x55a1f3d7cc40, C4<1>, C4<1>;
L_0x55a1f3d7ca00 .functor OR 1, L_0x55a1f3d7c840, L_0x55a1f3d7c950, C4<0>, C4<0>;
v0x55a1f1f79f00_0 .net *"_s0", 0 0, L_0x55a1f3d7c630;  1 drivers
v0x55a1f1f79fc0_0 .net *"_s10", 0 0, L_0x55a1f3d7c950;  1 drivers
v0x55a1f1f76fb0_0 .net *"_s4", 0 0, L_0x55a1f3d7c710;  1 drivers
v0x55a1f1f676e0_0 .net *"_s6", 0 0, L_0x55a1f3d7c780;  1 drivers
v0x55a1f1f70640_0 .net *"_s8", 0 0, L_0x55a1f3d7c840;  1 drivers
v0x55a1f1f6d5b0_0 .net "a", 0 0, L_0x55a1f3d7cb10;  1 drivers
v0x55a1f1f6d670_0 .net "b", 0 0, L_0x55a1f3d7cc40;  1 drivers
v0x55a1f1f6a660_0 .net "ca", 0 0, L_0x55a1f3d7ca00;  1 drivers
v0x55a1f1f6a720_0 .net "cin", 0 0, L_0x55a1f3d7cd70;  1 drivers
v0x55a1f1f5ad50_0 .net "sum", 0 0, L_0x55a1f3d7c6a0;  1 drivers
S_0x55a1f30210f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3024420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7cee0 .functor XOR 1, L_0x55a1f3d7d4b0, L_0x55a1f3d7d5e0, C4<0>, C4<0>;
L_0x55a1f3d7cf50 .functor XOR 1, L_0x55a1f3d7cee0, L_0x55a1f3d7d760, C4<0>, C4<0>;
L_0x55a1f3d7d010 .functor AND 1, L_0x55a1f3d7d4b0, L_0x55a1f3d7d5e0, C4<1>, C4<1>;
L_0x55a1f3d7d120 .functor AND 1, L_0x55a1f3d7d4b0, L_0x55a1f3d7d760, C4<1>, C4<1>;
L_0x55a1f3d7d1e0 .functor OR 1, L_0x55a1f3d7d010, L_0x55a1f3d7d120, C4<0>, C4<0>;
L_0x55a1f3d7d2f0 .functor AND 1, L_0x55a1f3d7d760, L_0x55a1f3d7d5e0, C4<1>, C4<1>;
L_0x55a1f3d7d3a0 .functor OR 1, L_0x55a1f3d7d1e0, L_0x55a1f3d7d2f0, C4<0>, C4<0>;
v0x55a1f1f60b70_0 .net *"_s0", 0 0, L_0x55a1f3d7cee0;  1 drivers
v0x55a1f1f60c30_0 .net *"_s10", 0 0, L_0x55a1f3d7d2f0;  1 drivers
v0x55a1f1f5dc20_0 .net *"_s4", 0 0, L_0x55a1f3d7d010;  1 drivers
v0x55a1f1f31720_0 .net *"_s6", 0 0, L_0x55a1f3d7d120;  1 drivers
v0x55a1f1f57480_0 .net *"_s8", 0 0, L_0x55a1f3d7d1e0;  1 drivers
v0x55a1f1f56d40_0 .net "a", 0 0, L_0x55a1f3d7d4b0;  1 drivers
v0x55a1f1f56e00_0 .net "b", 0 0, L_0x55a1f3d7d5e0;  1 drivers
v0x55a1f1f31090_0 .net "ca", 0 0, L_0x55a1f3d7d3a0;  1 drivers
v0x55a1f1f31150_0 .net "cin", 0 0, L_0x55a1f3d7d760;  1 drivers
v0x55a1f1f4aaa0_0 .net "sum", 0 0, L_0x55a1f3d7cf50;  1 drivers
S_0x55a1f301e140 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3024420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7d890 .functor XOR 1, L_0x55a1f3d7dd30, L_0x55a1f3d7def0, C4<0>, C4<0>;
L_0x55a1f3d7d900 .functor XOR 1, L_0x55a1f3d7d890, L_0x55a1f3d7e0b0, C4<0>, C4<0>;
L_0x55a1f3d7d970 .functor AND 1, L_0x55a1f3d7dd30, L_0x55a1f3d7def0, C4<1>, C4<1>;
L_0x55a1f3d7d9e0 .functor AND 1, L_0x55a1f3d7dd30, L_0x55a1f3d7e0b0, C4<1>, C4<1>;
L_0x55a1f3d7daa0 .functor OR 1, L_0x55a1f3d7d970, L_0x55a1f3d7d9e0, C4<0>, C4<0>;
L_0x55a1f3d7dbb0 .functor AND 1, L_0x55a1f3d7e0b0, L_0x55a1f3d7def0, C4<1>, C4<1>;
L_0x55a1f3d7dc20 .functor OR 1, L_0x55a1f3d7daa0, L_0x55a1f3d7dbb0, C4<0>, C4<0>;
v0x55a1f1f4a3f0_0 .net *"_s0", 0 0, L_0x55a1f3d7d890;  1 drivers
v0x55a1f1f3e0a0_0 .net *"_s10", 0 0, L_0x55a1f3d7dbb0;  1 drivers
v0x55a1f1f3daa0_0 .net *"_s4", 0 0, L_0x55a1f3d7d970;  1 drivers
v0x55a1f1f30e40_0 .net *"_s6", 0 0, L_0x55a1f3d7d9e0;  1 drivers
v0x55a1f1f4d740_0 .net *"_s8", 0 0, L_0x55a1f3d7daa0;  1 drivers
v0x55a1f1f566a0_0 .net "a", 0 0, L_0x55a1f3d7dd30;  1 drivers
v0x55a1f1f56760_0 .net "b", 0 0, L_0x55a1f3d7def0;  1 drivers
v0x55a1f1f53610_0 .net "ca", 0 0, L_0x55a1f3d7dc20;  1 drivers
v0x55a1f1f536d0_0 .net "cin", 0 0, L_0x55a1f3d7e0b0;  1 drivers
v0x55a1f1f50770_0 .net "sum", 0 0, L_0x55a1f3d7d900;  1 drivers
S_0x55a1f3025470 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f30331f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1ef1390_0 .net "a", 3 0, L_0x55a1f3d80e90;  1 drivers
v0x55a1f1ef9790_0 .net "b", 3 0, L_0x55a1f3d80fc0;  1 drivers
v0x55a1f1ef8190_0 .net "ca", 3 0, L_0x55a1f3d80d20;  1 drivers
v0x55a1f1ef6b90_0 .net "cin", 3 0, L_0x55a1f3d810f0;  1 drivers
v0x55a1f1ef5590_0 .net "sum", 3 0, L_0x55a1f3d80c80;  1 drivers
L_0x55a1f3d7ec40 .part L_0x55a1f3d80e90, 0, 1;
L_0x55a1f3d7ed70 .part L_0x55a1f3d80fc0, 0, 1;
L_0x55a1f3d7eea0 .part L_0x55a1f3d810f0, 0, 1;
L_0x55a1f3d7f4b0 .part L_0x55a1f3d80e90, 1, 1;
L_0x55a1f3d7f5e0 .part L_0x55a1f3d80fc0, 1, 1;
L_0x55a1f3d7f710 .part L_0x55a1f3d810f0, 1, 1;
L_0x55a1f3d7fe50 .part L_0x55a1f3d80e90, 2, 1;
L_0x55a1f3d7ff80 .part L_0x55a1f3d80fc0, 2, 1;
L_0x55a1f3d80100 .part L_0x55a1f3d810f0, 2, 1;
L_0x55a1f3d806d0 .part L_0x55a1f3d80e90, 3, 1;
L_0x55a1f3d80890 .part L_0x55a1f3d80fc0, 3, 1;
L_0x55a1f3d80a50 .part L_0x55a1f3d810f0, 3, 1;
L_0x55a1f3d80c80 .concat8 [ 1 1 1 1], L_0x55a1f3d7e720, L_0x55a1f3d7f040, L_0x55a1f3d7f8f0, L_0x55a1f3d802a0;
L_0x55a1f3d80d20 .concat8 [ 1 1 1 1], L_0x55a1f3d7eb30, L_0x55a1f3d7f3a0, L_0x55a1f3d7fd40, L_0x55a1f3d805c0;
S_0x55a1f30268a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3025470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7e270 .functor XOR 1, L_0x55a1f3d7ec40, L_0x55a1f3d7ed70, C4<0>, C4<0>;
L_0x55a1f3d7e720 .functor XOR 1, L_0x55a1f3d7e270, L_0x55a1f3d7eea0, C4<0>, C4<0>;
L_0x55a1f3d7e7e0 .functor AND 1, L_0x55a1f3d7ec40, L_0x55a1f3d7ed70, C4<1>, C4<1>;
L_0x55a1f3d7e8f0 .functor AND 1, L_0x55a1f3d7ec40, L_0x55a1f3d7eea0, C4<1>, C4<1>;
L_0x55a1f3d7e9b0 .functor OR 1, L_0x55a1f3d7e7e0, L_0x55a1f3d7e8f0, C4<0>, C4<0>;
L_0x55a1f3d7eac0 .functor AND 1, L_0x55a1f3d7eea0, L_0x55a1f3d7ed70, C4<1>, C4<1>;
L_0x55a1f3d7eb30 .functor OR 1, L_0x55a1f3d7e9b0, L_0x55a1f3d7eac0, C4<0>, C4<0>;
v0x55a1f1f3d400_0 .net *"_s0", 0 0, L_0x55a1f3d7e270;  1 drivers
v0x55a1f1f3d4c0_0 .net *"_s10", 0 0, L_0x55a1f3d7eac0;  1 drivers
v0x55a1f1f3a370_0 .net *"_s4", 0 0, L_0x55a1f3d7e7e0;  1 drivers
v0x55a1f1f37420_0 .net *"_s6", 0 0, L_0x55a1f3d7e8f0;  1 drivers
v0x55a1f1f27a60_0 .net *"_s8", 0 0, L_0x55a1f3d7e9b0;  1 drivers
v0x55a1f1f2d930_0 .net "a", 0 0, L_0x55a1f3d7ec40;  1 drivers
v0x55a1f1f2d9f0_0 .net "b", 0 0, L_0x55a1f3d7ed70;  1 drivers
v0x55a1f1f2a9e0_0 .net "ca", 0 0, L_0x55a1f3d7eb30;  1 drivers
v0x55a1f1f2aaa0_0 .net "cin", 0 0, L_0x55a1f3d7eea0;  1 drivers
v0x55a1f1efa540_0 .net "sum", 0 0, L_0x55a1f3d7e720;  1 drivers
S_0x55a1f3022520 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3025470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7efd0 .functor XOR 1, L_0x55a1f3d7f4b0, L_0x55a1f3d7f5e0, C4<0>, C4<0>;
L_0x55a1f3d7f040 .functor XOR 1, L_0x55a1f3d7efd0, L_0x55a1f3d7f710, C4<0>, C4<0>;
L_0x55a1f3d7f0b0 .functor AND 1, L_0x55a1f3d7f4b0, L_0x55a1f3d7f5e0, C4<1>, C4<1>;
L_0x55a1f3d7f120 .functor AND 1, L_0x55a1f3d7f4b0, L_0x55a1f3d7f710, C4<1>, C4<1>;
L_0x55a1f3d7f1e0 .functor OR 1, L_0x55a1f3d7f0b0, L_0x55a1f3d7f120, C4<0>, C4<0>;
L_0x55a1f3d7f2f0 .functor AND 1, L_0x55a1f3d7f710, L_0x55a1f3d7f5e0, C4<1>, C4<1>;
L_0x55a1f3d7f3a0 .functor OR 1, L_0x55a1f3d7f1e0, L_0x55a1f3d7f2f0, C4<0>, C4<0>;
v0x55a1f1eef260_0 .net *"_s0", 0 0, L_0x55a1f3d7efd0;  1 drivers
v0x55a1f1eeefb0_0 .net *"_s10", 0 0, L_0x55a1f3d7f2f0;  1 drivers
v0x55a1f1f11010_0 .net *"_s4", 0 0, L_0x55a1f3d7f0b0;  1 drivers
v0x55a1f1f10d90_0 .net *"_s6", 0 0, L_0x55a1f3d7f120;  1 drivers
v0x55a1f1f05b90_0 .net *"_s8", 0 0, L_0x55a1f3d7f1e0;  1 drivers
v0x55a1f1f05910_0 .net "a", 0 0, L_0x55a1f3d7f4b0;  1 drivers
v0x55a1f1f059d0_0 .net "b", 0 0, L_0x55a1f3d7f5e0;  1 drivers
v0x55a1f1efa710_0 .net "ca", 0 0, L_0x55a1f3d7f3a0;  1 drivers
v0x55a1f1efa7d0_0 .net "cin", 0 0, L_0x55a1f3d7f710;  1 drivers
v0x55a1f1f07d40_0 .net "sum", 0 0, L_0x55a1f3d7f040;  1 drivers
S_0x55a1f3023950 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3025470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d7f880 .functor XOR 1, L_0x55a1f3d7fe50, L_0x55a1f3d7ff80, C4<0>, C4<0>;
L_0x55a1f3d7f8f0 .functor XOR 1, L_0x55a1f3d7f880, L_0x55a1f3d80100, C4<0>, C4<0>;
L_0x55a1f3d7f9b0 .functor AND 1, L_0x55a1f3d7fe50, L_0x55a1f3d7ff80, C4<1>, C4<1>;
L_0x55a1f3d7fac0 .functor AND 1, L_0x55a1f3d7fe50, L_0x55a1f3d80100, C4<1>, C4<1>;
L_0x55a1f3d7fb80 .functor OR 1, L_0x55a1f3d7f9b0, L_0x55a1f3d7fac0, C4<0>, C4<0>;
L_0x55a1f3d7fc90 .functor AND 1, L_0x55a1f3d80100, L_0x55a1f3d7ff80, C4<1>, C4<1>;
L_0x55a1f3d7fd40 .functor OR 1, L_0x55a1f3d7fb80, L_0x55a1f3d7fc90, C4<0>, C4<0>;
v0x55a1f1f10090_0 .net *"_s0", 0 0, L_0x55a1f3d7f880;  1 drivers
v0x55a1f1f10150_0 .net *"_s10", 0 0, L_0x55a1f3d7fc90;  1 drivers
v0x55a1f1f0ea90_0 .net *"_s4", 0 0, L_0x55a1f3d7f9b0;  1 drivers
v0x55a1f1f0d490_0 .net *"_s6", 0 0, L_0x55a1f3d7fac0;  1 drivers
v0x55a1f1f0be90_0 .net *"_s8", 0 0, L_0x55a1f3d7fb80;  1 drivers
v0x55a1f1f0a890_0 .net "a", 0 0, L_0x55a1f3d7fe50;  1 drivers
v0x55a1f1f0a950_0 .net "b", 0 0, L_0x55a1f3d7ff80;  1 drivers
v0x55a1f1f09290_0 .net "ca", 0 0, L_0x55a1f3d7fd40;  1 drivers
v0x55a1f1f09350_0 .net "cin", 0 0, L_0x55a1f3d80100;  1 drivers
v0x55a1f1f066b0_0 .net "sum", 0 0, L_0x55a1f3d7f8f0;  1 drivers
S_0x55a1f301f5d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3025470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d80230 .functor XOR 1, L_0x55a1f3d806d0, L_0x55a1f3d80890, C4<0>, C4<0>;
L_0x55a1f3d802a0 .functor XOR 1, L_0x55a1f3d80230, L_0x55a1f3d80a50, C4<0>, C4<0>;
L_0x55a1f3d80310 .functor AND 1, L_0x55a1f3d806d0, L_0x55a1f3d80890, C4<1>, C4<1>;
L_0x55a1f3d80380 .functor AND 1, L_0x55a1f3d806d0, L_0x55a1f3d80a50, C4<1>, C4<1>;
L_0x55a1f3d80440 .functor OR 1, L_0x55a1f3d80310, L_0x55a1f3d80380, C4<0>, C4<0>;
L_0x55a1f3d80550 .functor AND 1, L_0x55a1f3d80a50, L_0x55a1f3d80890, C4<1>, C4<1>;
L_0x55a1f3d805c0 .functor OR 1, L_0x55a1f3d80440, L_0x55a1f3d80550, C4<0>, C4<0>;
v0x55a1f1efc810_0 .net *"_s0", 0 0, L_0x55a1f3d80230;  1 drivers
v0x55a1f1f04c10_0 .net *"_s10", 0 0, L_0x55a1f3d80550;  1 drivers
v0x55a1f1f03610_0 .net *"_s4", 0 0, L_0x55a1f3d80310;  1 drivers
v0x55a1f1f02010_0 .net *"_s6", 0 0, L_0x55a1f3d80380;  1 drivers
v0x55a1f1f00a10_0 .net *"_s8", 0 0, L_0x55a1f3d80440;  1 drivers
v0x55a1f1eff410_0 .net "a", 0 0, L_0x55a1f3d806d0;  1 drivers
v0x55a1f1eff4d0_0 .net "b", 0 0, L_0x55a1f3d80890;  1 drivers
v0x55a1f1efde10_0 .net "ca", 0 0, L_0x55a1f3d805c0;  1 drivers
v0x55a1f1efded0_0 .net "cin", 0 0, L_0x55a1f3d80a50;  1 drivers
v0x55a1f1efb230_0 .net "sum", 0 0, L_0x55a1f3d802a0;  1 drivers
S_0x55a1f3020a00 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f303da40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f24851f0_0 .net "a", 31 0, L_0x55a1f3d97d30;  1 drivers
v0x55a1f2437e40_0 .net "b", 31 0, L_0x55a1f3d97e20;  1 drivers
v0x55a1f246afc0_0 .net "ca", 31 0, L_0x55a1f3d97ba0;  1 drivers
v0x55a1f2444830_0 .net "cin", 31 0, L_0x55a1f3d97f10;  1 drivers
v0x55a1f245db00_0 .net "sum", 31 0, L_0x55a1f3d97a60;  1 drivers
L_0x55a1f3d8c940 .part L_0x55a1f3d97d30, 0, 16;
L_0x55a1f3d8c9e0 .part L_0x55a1f3d97e20, 0, 16;
L_0x55a1f3d8ca80 .part L_0x55a1f3d97f10, 0, 16;
L_0x55a1f3d97750 .part L_0x55a1f3d97d30, 16, 16;
L_0x55a1f3d97840 .part L_0x55a1f3d97e20, 16, 16;
L_0x55a1f3d97930 .part L_0x55a1f3d97f10, 16, 16;
L_0x55a1f3d97a60 .concat8 [ 16 16 0 0], L_0x55a1f3d8c640, L_0x55a1f3d97450;
L_0x55a1f3d97ba0 .concat8 [ 16 16 0 0], L_0x55a1f3d8c6e0, L_0x55a1f3d974f0;
S_0x55a1f301c6c0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f3020a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2b2d760_0 .net "a", 15 0, L_0x55a1f3d8c940;  1 drivers
v0x55a1f2b46a30_0 .net "b", 15 0, L_0x55a1f3d8c9e0;  1 drivers
v0x55a1f2b3a0e0_0 .net "ca", 15 0, L_0x55a1f3d8c6e0;  1 drivers
v0x55a1f2afa520_0 .net "cin", 15 0, L_0x55a1f3d8ca80;  1 drivers
v0x55a1f2b20140_0 .net "sum", 15 0, L_0x55a1f3d8c640;  1 drivers
L_0x55a1f3d84450 .part L_0x55a1f3d8c940, 0, 4;
L_0x55a1f3d844f0 .part L_0x55a1f3d8c9e0, 0, 4;
L_0x55a1f3d84590 .part L_0x55a1f3d8ca80, 0, 4;
L_0x55a1f3d86de0 .part L_0x55a1f3d8c940, 4, 4;
L_0x55a1f3d86ed0 .part L_0x55a1f3d8c9e0, 4, 4;
L_0x55a1f3d86fc0 .part L_0x55a1f3d8ca80, 4, 4;
L_0x55a1f3d898a0 .part L_0x55a1f3d8c940, 8, 4;
L_0x55a1f3d89940 .part L_0x55a1f3d8c9e0, 8, 4;
L_0x55a1f3d89a30 .part L_0x55a1f3d8ca80, 8, 4;
L_0x55a1f3d8c240 .part L_0x55a1f3d8c940, 12, 4;
L_0x55a1f3d8c370 .part L_0x55a1f3d8c9e0, 12, 4;
L_0x55a1f3d8c4a0 .part L_0x55a1f3d8ca80, 12, 4;
L_0x55a1f3d8c640 .concat8 [ 4 4 4 4], L_0x55a1f3d84240, L_0x55a1f3d86bd0, L_0x55a1f3d89690, L_0x55a1f3d8c030;
L_0x55a1f3d8c6e0 .concat8 [ 4 4 4 4], L_0x55a1f3d842e0, L_0x55a1f3d86c70, L_0x55a1f3d89730, L_0x55a1f3d8c0d0;
S_0x55a1f301da50 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f301c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3002bc0_0 .net "a", 3 0, L_0x55a1f3d84450;  1 drivers
v0x55a1f300f5b0_0 .net "b", 3 0, L_0x55a1f3d844f0;  1 drivers
v0x55a1f3028880_0 .net "ca", 3 0, L_0x55a1f3d842e0;  1 drivers
v0x55a1f301bf30_0 .net "cin", 3 0, L_0x55a1f3d84590;  1 drivers
v0x55a1f2fdc370_0 .net "sum", 3 0, L_0x55a1f3d84240;  1 drivers
L_0x55a1f3d82200 .part L_0x55a1f3d84450, 0, 1;
L_0x55a1f3d82330 .part L_0x55a1f3d844f0, 0, 1;
L_0x55a1f3d82460 .part L_0x55a1f3d84590, 0, 1;
L_0x55a1f3d82a70 .part L_0x55a1f3d84450, 1, 1;
L_0x55a1f3d82ba0 .part L_0x55a1f3d844f0, 1, 1;
L_0x55a1f3d82cd0 .part L_0x55a1f3d84590, 1, 1;
L_0x55a1f3d83410 .part L_0x55a1f3d84450, 2, 1;
L_0x55a1f3d83540 .part L_0x55a1f3d844f0, 2, 1;
L_0x55a1f3d836c0 .part L_0x55a1f3d84590, 2, 1;
L_0x55a1f3d83c90 .part L_0x55a1f3d84450, 3, 1;
L_0x55a1f3d83e50 .part L_0x55a1f3d844f0, 3, 1;
L_0x55a1f3d84010 .part L_0x55a1f3d84590, 3, 1;
L_0x55a1f3d84240 .concat8 [ 1 1 1 1], L_0x55a1f3d80c10, L_0x55a1f3d82600, L_0x55a1f3d82eb0, L_0x55a1f3d83860;
L_0x55a1f3d842e0 .concat8 [ 1 1 1 1], L_0x55a1f3d820f0, L_0x55a1f3d82960, L_0x55a1f3d83300, L_0x55a1f3d83b80;
S_0x55a1f3011f90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f301da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d81220 .functor XOR 1, L_0x55a1f3d82200, L_0x55a1f3d82330, C4<0>, C4<0>;
L_0x55a1f3d80c10 .functor XOR 1, L_0x55a1f3d81220, L_0x55a1f3d82460, C4<0>, C4<0>;
L_0x55a1f3d81da0 .functor AND 1, L_0x55a1f3d82200, L_0x55a1f3d82330, C4<1>, C4<1>;
L_0x55a1f3d81eb0 .functor AND 1, L_0x55a1f3d82200, L_0x55a1f3d82460, C4<1>, C4<1>;
L_0x55a1f3d81f70 .functor OR 1, L_0x55a1f3d81da0, L_0x55a1f3d81eb0, C4<0>, C4<0>;
L_0x55a1f3d82080 .functor AND 1, L_0x55a1f3d82460, L_0x55a1f3d82330, C4<1>, C4<1>;
L_0x55a1f3d820f0 .functor OR 1, L_0x55a1f3d81f70, L_0x55a1f3d82080, C4<0>, C4<0>;
v0x55a1f1f20ba0_0 .net *"_s0", 0 0, L_0x55a1f3d81220;  1 drivers
v0x55a1f37a2150_0 .net *"_s10", 0 0, L_0x55a1f3d82080;  1 drivers
v0x55a1f37e5c50_0 .net *"_s4", 0 0, L_0x55a1f3d81da0;  1 drivers
v0x55a1f37da7d0_0 .net *"_s6", 0 0, L_0x55a1f3d81eb0;  1 drivers
v0x55a1f37cf350_0 .net *"_s8", 0 0, L_0x55a1f3d81f70;  1 drivers
v0x55a1f37c3ed0_0 .net "a", 0 0, L_0x55a1f3d82200;  1 drivers
v0x55a1f37c3f90_0 .net "b", 0 0, L_0x55a1f3d82330;  1 drivers
v0x55a1f37b8a50_0 .net "ca", 0 0, L_0x55a1f3d820f0;  1 drivers
v0x55a1f37b8b10_0 .net "cin", 0 0, L_0x55a1f3d82460;  1 drivers
v0x55a1f37ad680_0 .net "sum", 0 0, L_0x55a1f3d80c10;  1 drivers
S_0x55a1f301aa20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f301da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d82590 .functor XOR 1, L_0x55a1f3d82a70, L_0x55a1f3d82ba0, C4<0>, C4<0>;
L_0x55a1f3d82600 .functor XOR 1, L_0x55a1f3d82590, L_0x55a1f3d82cd0, C4<0>, C4<0>;
L_0x55a1f3d82670 .functor AND 1, L_0x55a1f3d82a70, L_0x55a1f3d82ba0, C4<1>, C4<1>;
L_0x55a1f3d826e0 .functor AND 1, L_0x55a1f3d82a70, L_0x55a1f3d82cd0, C4<1>, C4<1>;
L_0x55a1f3d827a0 .functor OR 1, L_0x55a1f3d82670, L_0x55a1f3d826e0, C4<0>, C4<0>;
L_0x55a1f3d828b0 .functor AND 1, L_0x55a1f3d82cd0, L_0x55a1f3d82ba0, C4<1>, C4<1>;
L_0x55a1f3d82960 .functor OR 1, L_0x55a1f3d827a0, L_0x55a1f3d828b0, C4<0>, C4<0>;
v0x55a1f323ff90_0 .net *"_s0", 0 0, L_0x55a1f3d82590;  1 drivers
v0x55a1f1efa2c0_0 .net *"_s10", 0 0, L_0x55a1f3d828b0;  1 drivers
v0x55a1f1f10bc0_0 .net *"_s4", 0 0, L_0x55a1f3d82670;  1 drivers
v0x55a1f1f05740_0 .net *"_s6", 0 0, L_0x55a1f3d826e0;  1 drivers
v0x55a1f309f5e0_0 .net *"_s8", 0 0, L_0x55a1f3d827a0;  1 drivers
v0x55a1f30d2980_0 .net "a", 0 0, L_0x55a1f3d82a70;  1 drivers
v0x55a1f30d2a40_0 .net "b", 0 0, L_0x55a1f3d82ba0;  1 drivers
v0x55a1f30df370_0 .net "ca", 0 0, L_0x55a1f3d82960;  1 drivers
v0x55a1f30df410_0 .net "cin", 0 0, L_0x55a1f3d82cd0;  1 drivers
v0x55a1f30f86f0_0 .net "sum", 0 0, L_0x55a1f3d82600;  1 drivers
S_0x55a1f301a640 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f301da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d82e40 .functor XOR 1, L_0x55a1f3d83410, L_0x55a1f3d83540, C4<0>, C4<0>;
L_0x55a1f3d82eb0 .functor XOR 1, L_0x55a1f3d82e40, L_0x55a1f3d836c0, C4<0>, C4<0>;
L_0x55a1f3d82f70 .functor AND 1, L_0x55a1f3d83410, L_0x55a1f3d83540, C4<1>, C4<1>;
L_0x55a1f3d83080 .functor AND 1, L_0x55a1f3d83410, L_0x55a1f3d836c0, C4<1>, C4<1>;
L_0x55a1f3d83140 .functor OR 1, L_0x55a1f3d82f70, L_0x55a1f3d83080, C4<0>, C4<0>;
L_0x55a1f3d83250 .functor AND 1, L_0x55a1f3d836c0, L_0x55a1f3d83540, C4<1>, C4<1>;
L_0x55a1f3d83300 .functor OR 1, L_0x55a1f3d83140, L_0x55a1f3d83250, C4<0>, C4<0>;
v0x55a1f30ebcf0_0 .net *"_s0", 0 0, L_0x55a1f3d82e40;  1 drivers
v0x55a1f30ebdb0_0 .net *"_s10", 0 0, L_0x55a1f3d83250;  1 drivers
v0x55a1f30ac130_0 .net *"_s4", 0 0, L_0x55a1f3d82f70;  1 drivers
v0x55a1f30d1d50_0 .net *"_s6", 0 0, L_0x55a1f3d83080;  1 drivers
v0x55a1f30c5400_0 .net *"_s8", 0 0, L_0x55a1f3d83140;  1 drivers
v0x55a1f30b8ab0_0 .net "a", 0 0, L_0x55a1f3d83410;  1 drivers
v0x55a1f30b8b70_0 .net "b", 0 0, L_0x55a1f3d83540;  1 drivers
v0x55a1f306b700_0 .net "ca", 0 0, L_0x55a1f3d83300;  1 drivers
v0x55a1f306b7a0_0 .net "cin", 0 0, L_0x55a1f3d836c0;  1 drivers
v0x55a1f309e880_0 .net "sum", 0 0, L_0x55a1f3d82eb0;  1 drivers
S_0x55a1f3011b70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f301da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d837f0 .functor XOR 1, L_0x55a1f3d83c90, L_0x55a1f3d83e50, C4<0>, C4<0>;
L_0x55a1f3d83860 .functor XOR 1, L_0x55a1f3d837f0, L_0x55a1f3d84010, C4<0>, C4<0>;
L_0x55a1f3d838d0 .functor AND 1, L_0x55a1f3d83c90, L_0x55a1f3d83e50, C4<1>, C4<1>;
L_0x55a1f3d83940 .functor AND 1, L_0x55a1f3d83c90, L_0x55a1f3d84010, C4<1>, C4<1>;
L_0x55a1f3d83a00 .functor OR 1, L_0x55a1f3d838d0, L_0x55a1f3d83940, C4<0>, C4<0>;
L_0x55a1f3d83b10 .functor AND 1, L_0x55a1f3d84010, L_0x55a1f3d83e50, C4<1>, C4<1>;
L_0x55a1f3d83b80 .functor OR 1, L_0x55a1f3d83a00, L_0x55a1f3d83b10, C4<0>, C4<0>;
v0x55a1f30780f0_0 .net *"_s0", 0 0, L_0x55a1f3d837f0;  1 drivers
v0x55a1f30913c0_0 .net *"_s10", 0 0, L_0x55a1f3d83b10;  1 drivers
v0x55a1f3084a70_0 .net *"_s4", 0 0, L_0x55a1f3d838d0;  1 drivers
v0x55a1f3044eb0_0 .net *"_s6", 0 0, L_0x55a1f3d83940;  1 drivers
v0x55a1f306aad0_0 .net *"_s8", 0 0, L_0x55a1f3d83a00;  1 drivers
v0x55a1f305e180_0 .net "a", 0 0, L_0x55a1f3d83c90;  1 drivers
v0x55a1f305e240_0 .net "b", 0 0, L_0x55a1f3d83e50;  1 drivers
v0x55a1f3051830_0 .net "ca", 0 0, L_0x55a1f3d83b80;  1 drivers
v0x55a1f30518d0_0 .net "cin", 0 0, L_0x55a1f3d84010;  1 drivers
v0x55a1f2fcf820_0 .net "sum", 0 0, L_0x55a1f3d83860;  1 drivers
S_0x55a1f3017ad0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f301c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e2f300_0 .net "a", 3 0, L_0x55a1f3d86de0;  1 drivers
v0x55a1f2e62610_0 .net "b", 3 0, L_0x55a1f3d86ed0;  1 drivers
v0x55a1f2e6f0a0_0 .net "ca", 3 0, L_0x55a1f3d86c70;  1 drivers
v0x55a1f2e88370_0 .net "cin", 3 0, L_0x55a1f3d86fc0;  1 drivers
v0x55a1f2e7ba20_0 .net "sum", 3 0, L_0x55a1f3d86bd0;  1 drivers
L_0x55a1f3d84b90 .part L_0x55a1f3d86de0, 0, 1;
L_0x55a1f3d84cc0 .part L_0x55a1f3d86ed0, 0, 1;
L_0x55a1f3d84df0 .part L_0x55a1f3d86fc0, 0, 1;
L_0x55a1f3d85400 .part L_0x55a1f3d86de0, 1, 1;
L_0x55a1f3d85530 .part L_0x55a1f3d86ed0, 1, 1;
L_0x55a1f3d85660 .part L_0x55a1f3d86fc0, 1, 1;
L_0x55a1f3d85da0 .part L_0x55a1f3d86de0, 2, 1;
L_0x55a1f3d85ed0 .part L_0x55a1f3d86ed0, 2, 1;
L_0x55a1f3d86050 .part L_0x55a1f3d86fc0, 2, 1;
L_0x55a1f3d86620 .part L_0x55a1f3d86de0, 3, 1;
L_0x55a1f3d867e0 .part L_0x55a1f3d86ed0, 3, 1;
L_0x55a1f3d869a0 .part L_0x55a1f3d86fc0, 3, 1;
L_0x55a1f3d86bd0 .concat8 [ 1 1 1 1], L_0x55a1f3d84630, L_0x55a1f3d84f90, L_0x55a1f3d85840, L_0x55a1f3d861f0;
L_0x55a1f3d86c70 .concat8 [ 1 1 1 1], L_0x55a1f3d84a80, L_0x55a1f3d852f0, L_0x55a1f3d85c90, L_0x55a1f3d86510;
S_0x55a1f30176f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3017ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d841d0 .functor XOR 1, L_0x55a1f3d84b90, L_0x55a1f3d84cc0, C4<0>, C4<0>;
L_0x55a1f3d84630 .functor XOR 1, L_0x55a1f3d841d0, L_0x55a1f3d84df0, C4<0>, C4<0>;
L_0x55a1f3d846f0 .functor AND 1, L_0x55a1f3d84b90, L_0x55a1f3d84cc0, C4<1>, C4<1>;
L_0x55a1f3d84800 .functor AND 1, L_0x55a1f3d84b90, L_0x55a1f3d84df0, C4<1>, C4<1>;
L_0x55a1f3d848c0 .functor OR 1, L_0x55a1f3d846f0, L_0x55a1f3d84800, C4<0>, C4<0>;
L_0x55a1f3d849d0 .functor AND 1, L_0x55a1f3d84df0, L_0x55a1f3d84cc0, C4<1>, C4<1>;
L_0x55a1f3d84a80 .functor OR 1, L_0x55a1f3d848c0, L_0x55a1f3d849d0, C4<0>, C4<0>;
v0x55a1f3001f90_0 .net *"_s0", 0 0, L_0x55a1f3d841d0;  1 drivers
v0x55a1f3002050_0 .net *"_s10", 0 0, L_0x55a1f3d849d0;  1 drivers
v0x55a1f2ff5640_0 .net *"_s4", 0 0, L_0x55a1f3d846f0;  1 drivers
v0x55a1f2fe8cf0_0 .net *"_s6", 0 0, L_0x55a1f3d84800;  1 drivers
v0x55a1f2f9b940_0 .net *"_s8", 0 0, L_0x55a1f3d848c0;  1 drivers
v0x55a1f2fceac0_0 .net "a", 0 0, L_0x55a1f3d84b90;  1 drivers
v0x55a1f2fceb80_0 .net "b", 0 0, L_0x55a1f3d84cc0;  1 drivers
v0x55a1f2fa8330_0 .net "ca", 0 0, L_0x55a1f3d84a80;  1 drivers
v0x55a1f2fa83d0_0 .net "cin", 0 0, L_0x55a1f3d84df0;  1 drivers
v0x55a1f2fc1600_0 .net "sum", 0 0, L_0x55a1f3d84630;  1 drivers
S_0x55a1f3014b80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3017ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d84f20 .functor XOR 1, L_0x55a1f3d85400, L_0x55a1f3d85530, C4<0>, C4<0>;
L_0x55a1f3d84f90 .functor XOR 1, L_0x55a1f3d84f20, L_0x55a1f3d85660, C4<0>, C4<0>;
L_0x55a1f3d85000 .functor AND 1, L_0x55a1f3d85400, L_0x55a1f3d85530, C4<1>, C4<1>;
L_0x55a1f3d85070 .functor AND 1, L_0x55a1f3d85400, L_0x55a1f3d85660, C4<1>, C4<1>;
L_0x55a1f3d85130 .functor OR 1, L_0x55a1f3d85000, L_0x55a1f3d85070, C4<0>, C4<0>;
L_0x55a1f3d85240 .functor AND 1, L_0x55a1f3d85660, L_0x55a1f3d85530, C4<1>, C4<1>;
L_0x55a1f3d852f0 .functor OR 1, L_0x55a1f3d85130, L_0x55a1f3d85240, C4<0>, C4<0>;
v0x55a1f2fb4cb0_0 .net *"_s0", 0 0, L_0x55a1f3d84f20;  1 drivers
v0x55a1f2f750f0_0 .net *"_s10", 0 0, L_0x55a1f3d85240;  1 drivers
v0x55a1f2f9ad10_0 .net *"_s4", 0 0, L_0x55a1f3d85000;  1 drivers
v0x55a1f2f8e3c0_0 .net *"_s6", 0 0, L_0x55a1f3d85070;  1 drivers
v0x55a1f2f81a70_0 .net *"_s8", 0 0, L_0x55a1f3d85130;  1 drivers
v0x55a1f2eff0d0_0 .net "a", 0 0, L_0x55a1f3d85400;  1 drivers
v0x55a1f2eff190_0 .net "b", 0 0, L_0x55a1f3d85530;  1 drivers
v0x55a1f2f32470_0 .net "ca", 0 0, L_0x55a1f3d852f0;  1 drivers
v0x55a1f2f32510_0 .net "cin", 0 0, L_0x55a1f3d85660;  1 drivers
v0x55a1f2f3ee60_0 .net "sum", 0 0, L_0x55a1f3d84f90;  1 drivers
S_0x55a1f30147a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3017ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d857d0 .functor XOR 1, L_0x55a1f3d85da0, L_0x55a1f3d85ed0, C4<0>, C4<0>;
L_0x55a1f3d85840 .functor XOR 1, L_0x55a1f3d857d0, L_0x55a1f3d86050, C4<0>, C4<0>;
L_0x55a1f3d85900 .functor AND 1, L_0x55a1f3d85da0, L_0x55a1f3d85ed0, C4<1>, C4<1>;
L_0x55a1f3d85a10 .functor AND 1, L_0x55a1f3d85da0, L_0x55a1f3d86050, C4<1>, C4<1>;
L_0x55a1f3d85ad0 .functor OR 1, L_0x55a1f3d85900, L_0x55a1f3d85a10, C4<0>, C4<0>;
L_0x55a1f3d85be0 .functor AND 1, L_0x55a1f3d86050, L_0x55a1f3d85ed0, C4<1>, C4<1>;
L_0x55a1f3d85c90 .functor OR 1, L_0x55a1f3d85ad0, L_0x55a1f3d85be0, C4<0>, C4<0>;
v0x55a1f2f58130_0 .net *"_s0", 0 0, L_0x55a1f3d857d0;  1 drivers
v0x55a1f2f581f0_0 .net *"_s10", 0 0, L_0x55a1f3d85be0;  1 drivers
v0x55a1f2f4b7e0_0 .net *"_s4", 0 0, L_0x55a1f3d85900;  1 drivers
v0x55a1f2f0bc20_0 .net *"_s6", 0 0, L_0x55a1f3d85a10;  1 drivers
v0x55a1f2f31840_0 .net *"_s8", 0 0, L_0x55a1f3d85ad0;  1 drivers
v0x55a1f2f24ef0_0 .net "a", 0 0, L_0x55a1f3d85da0;  1 drivers
v0x55a1f2f24fb0_0 .net "b", 0 0, L_0x55a1f3d85ed0;  1 drivers
v0x55a1f2f185a0_0 .net "ca", 0 0, L_0x55a1f3d85c90;  1 drivers
v0x55a1f2f18640_0 .net "cin", 0 0, L_0x55a1f3d86050;  1 drivers
v0x55a1f2ecb1f0_0 .net "sum", 0 0, L_0x55a1f3d85840;  1 drivers
S_0x55a1f30117f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3017ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d86180 .functor XOR 1, L_0x55a1f3d86620, L_0x55a1f3d867e0, C4<0>, C4<0>;
L_0x55a1f3d861f0 .functor XOR 1, L_0x55a1f3d86180, L_0x55a1f3d869a0, C4<0>, C4<0>;
L_0x55a1f3d86260 .functor AND 1, L_0x55a1f3d86620, L_0x55a1f3d867e0, C4<1>, C4<1>;
L_0x55a1f3d862d0 .functor AND 1, L_0x55a1f3d86620, L_0x55a1f3d869a0, C4<1>, C4<1>;
L_0x55a1f3d86390 .functor OR 1, L_0x55a1f3d86260, L_0x55a1f3d862d0, C4<0>, C4<0>;
L_0x55a1f3d864a0 .functor AND 1, L_0x55a1f3d869a0, L_0x55a1f3d867e0, C4<1>, C4<1>;
L_0x55a1f3d86510 .functor OR 1, L_0x55a1f3d86390, L_0x55a1f3d864a0, C4<0>, C4<0>;
v0x55a1f2efe370_0 .net *"_s0", 0 0, L_0x55a1f3d86180;  1 drivers
v0x55a1f2ed7be0_0 .net *"_s10", 0 0, L_0x55a1f3d864a0;  1 drivers
v0x55a1f2ef0eb0_0 .net *"_s4", 0 0, L_0x55a1f3d86260;  1 drivers
v0x55a1f2ee4560_0 .net *"_s6", 0 0, L_0x55a1f3d862d0;  1 drivers
v0x55a1f2ea49a0_0 .net *"_s8", 0 0, L_0x55a1f3d86390;  1 drivers
v0x55a1f2eca5c0_0 .net "a", 0 0, L_0x55a1f3d86620;  1 drivers
v0x55a1f2eca680_0 .net "b", 0 0, L_0x55a1f3d867e0;  1 drivers
v0x55a1f2ebdc70_0 .net "ca", 0 0, L_0x55a1f3d86510;  1 drivers
v0x55a1f2ebdd10_0 .net "cin", 0 0, L_0x55a1f3d869a0;  1 drivers
v0x55a1f2eb1320_0 .net "sum", 0 0, L_0x55a1f3d861f0;  1 drivers
S_0x55a1f3018b20 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f301c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d116d0_0 .net "a", 3 0, L_0x55a1f3d898a0;  1 drivers
v0x55a1f2c8de80_0 .net "b", 3 0, L_0x55a1f3d89940;  1 drivers
v0x55a1f2cc1220_0 .net "ca", 3 0, L_0x55a1f3d89730;  1 drivers
v0x55a1f2ccdc10_0 .net "cin", 3 0, L_0x55a1f3d89a30;  1 drivers
v0x55a1f2ce6ee0_0 .net "sum", 3 0, L_0x55a1f3d89690;  1 drivers
L_0x55a1f3d87650 .part L_0x55a1f3d898a0, 0, 1;
L_0x55a1f3d87780 .part L_0x55a1f3d89940, 0, 1;
L_0x55a1f3d878b0 .part L_0x55a1f3d89a30, 0, 1;
L_0x55a1f3d87ec0 .part L_0x55a1f3d898a0, 1, 1;
L_0x55a1f3d87ff0 .part L_0x55a1f3d89940, 1, 1;
L_0x55a1f3d88120 .part L_0x55a1f3d89a30, 1, 1;
L_0x55a1f3d88860 .part L_0x55a1f3d898a0, 2, 1;
L_0x55a1f3d88990 .part L_0x55a1f3d89940, 2, 1;
L_0x55a1f3d88b10 .part L_0x55a1f3d89a30, 2, 1;
L_0x55a1f3d890e0 .part L_0x55a1f3d898a0, 3, 1;
L_0x55a1f3d892a0 .part L_0x55a1f3d89940, 3, 1;
L_0x55a1f3d89460 .part L_0x55a1f3d89a30, 3, 1;
L_0x55a1f3d89690 .concat8 [ 1 1 1 1], L_0x55a1f3d870f0, L_0x55a1f3d87a50, L_0x55a1f3d88300, L_0x55a1f3d88cb0;
L_0x55a1f3d89730 .concat8 [ 1 1 1 1], L_0x55a1f3d87540, L_0x55a1f3d87db0, L_0x55a1f3d88750, L_0x55a1f3d88fd0;
S_0x55a1f3019f50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3018b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d86b60 .functor XOR 1, L_0x55a1f3d87650, L_0x55a1f3d87780, C4<0>, C4<0>;
L_0x55a1f3d870f0 .functor XOR 1, L_0x55a1f3d86b60, L_0x55a1f3d878b0, C4<0>, C4<0>;
L_0x55a1f3d871b0 .functor AND 1, L_0x55a1f3d87650, L_0x55a1f3d87780, C4<1>, C4<1>;
L_0x55a1f3d872c0 .functor AND 1, L_0x55a1f3d87650, L_0x55a1f3d878b0, C4<1>, C4<1>;
L_0x55a1f3d87380 .functor OR 1, L_0x55a1f3d871b0, L_0x55a1f3d872c0, C4<0>, C4<0>;
L_0x55a1f3d87490 .functor AND 1, L_0x55a1f3d878b0, L_0x55a1f3d87780, C4<1>, C4<1>;
L_0x55a1f3d87540 .functor OR 1, L_0x55a1f3d87380, L_0x55a1f3d87490, C4<0>, C4<0>;
v0x55a1f2e3be50_0 .net *"_s0", 0 0, L_0x55a1f3d86b60;  1 drivers
v0x55a1f2e3bef0_0 .net *"_s10", 0 0, L_0x55a1f3d87490;  1 drivers
v0x55a1f2e61a70_0 .net *"_s4", 0 0, L_0x55a1f3d871b0;  1 drivers
v0x55a1f2e55120_0 .net *"_s6", 0 0, L_0x55a1f3d872c0;  1 drivers
v0x55a1f2e487d0_0 .net *"_s8", 0 0, L_0x55a1f3d87380;  1 drivers
v0x55a1f2dfb420_0 .net "a", 0 0, L_0x55a1f3d87650;  1 drivers
v0x55a1f2dfb4e0_0 .net "b", 0 0, L_0x55a1f3d87780;  1 drivers
v0x55a1f2e2e5a0_0 .net "ca", 0 0, L_0x55a1f3d87540;  1 drivers
v0x55a1f2e2e640_0 .net "cin", 0 0, L_0x55a1f3d878b0;  1 drivers
v0x55a1f2e07e10_0 .net "sum", 0 0, L_0x55a1f3d870f0;  1 drivers
S_0x55a1f3015bd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3018b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d879e0 .functor XOR 1, L_0x55a1f3d87ec0, L_0x55a1f3d87ff0, C4<0>, C4<0>;
L_0x55a1f3d87a50 .functor XOR 1, L_0x55a1f3d879e0, L_0x55a1f3d88120, C4<0>, C4<0>;
L_0x55a1f3d87ac0 .functor AND 1, L_0x55a1f3d87ec0, L_0x55a1f3d87ff0, C4<1>, C4<1>;
L_0x55a1f3d87b30 .functor AND 1, L_0x55a1f3d87ec0, L_0x55a1f3d88120, C4<1>, C4<1>;
L_0x55a1f3d87bf0 .functor OR 1, L_0x55a1f3d87ac0, L_0x55a1f3d87b30, C4<0>, C4<0>;
L_0x55a1f3d87d00 .functor AND 1, L_0x55a1f3d88120, L_0x55a1f3d87ff0, C4<1>, C4<1>;
L_0x55a1f3d87db0 .functor OR 1, L_0x55a1f3d87bf0, L_0x55a1f3d87d00, C4<0>, C4<0>;
v0x55a1f2e210e0_0 .net *"_s0", 0 0, L_0x55a1f3d879e0;  1 drivers
v0x55a1f2e14790_0 .net *"_s10", 0 0, L_0x55a1f3d87d00;  1 drivers
v0x55a1f2dd4bd0_0 .net *"_s4", 0 0, L_0x55a1f3d87ac0;  1 drivers
v0x55a1f2dfa7f0_0 .net *"_s6", 0 0, L_0x55a1f3d87b30;  1 drivers
v0x55a1f2dedea0_0 .net *"_s8", 0 0, L_0x55a1f3d87bf0;  1 drivers
v0x55a1f2de1550_0 .net "a", 0 0, L_0x55a1f3d87ec0;  1 drivers
v0x55a1f2de1610_0 .net "b", 0 0, L_0x55a1f3d87ff0;  1 drivers
v0x55a1f2d5f480_0 .net "ca", 0 0, L_0x55a1f3d87db0;  1 drivers
v0x55a1f2d5f520_0 .net "cin", 0 0, L_0x55a1f3d88120;  1 drivers
v0x55a1f2d92820_0 .net "sum", 0 0, L_0x55a1f3d87a50;  1 drivers
S_0x55a1f3017000 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3018b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d88290 .functor XOR 1, L_0x55a1f3d88860, L_0x55a1f3d88990, C4<0>, C4<0>;
L_0x55a1f3d88300 .functor XOR 1, L_0x55a1f3d88290, L_0x55a1f3d88b10, C4<0>, C4<0>;
L_0x55a1f3d883c0 .functor AND 1, L_0x55a1f3d88860, L_0x55a1f3d88990, C4<1>, C4<1>;
L_0x55a1f3d884d0 .functor AND 1, L_0x55a1f3d88860, L_0x55a1f3d88b10, C4<1>, C4<1>;
L_0x55a1f3d88590 .functor OR 1, L_0x55a1f3d883c0, L_0x55a1f3d884d0, C4<0>, C4<0>;
L_0x55a1f3d886a0 .functor AND 1, L_0x55a1f3d88b10, L_0x55a1f3d88990, C4<1>, C4<1>;
L_0x55a1f3d88750 .functor OR 1, L_0x55a1f3d88590, L_0x55a1f3d886a0, C4<0>, C4<0>;
v0x55a1f2d9f210_0 .net *"_s0", 0 0, L_0x55a1f3d88290;  1 drivers
v0x55a1f2d9f2d0_0 .net *"_s10", 0 0, L_0x55a1f3d886a0;  1 drivers
v0x55a1f2db84e0_0 .net *"_s4", 0 0, L_0x55a1f3d883c0;  1 drivers
v0x55a1f2dabb90_0 .net *"_s6", 0 0, L_0x55a1f3d884d0;  1 drivers
v0x55a1f2d6bfd0_0 .net *"_s8", 0 0, L_0x55a1f3d88590;  1 drivers
v0x55a1f2d91bf0_0 .net "a", 0 0, L_0x55a1f3d88860;  1 drivers
v0x55a1f2d91cb0_0 .net "b", 0 0, L_0x55a1f3d88990;  1 drivers
v0x55a1f2d852a0_0 .net "ca", 0 0, L_0x55a1f3d88750;  1 drivers
v0x55a1f2d85340_0 .net "cin", 0 0, L_0x55a1f3d88b10;  1 drivers
v0x55a1f2d78950_0 .net "sum", 0 0, L_0x55a1f3d88300;  1 drivers
S_0x55a1f3012c80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3018b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d88c40 .functor XOR 1, L_0x55a1f3d890e0, L_0x55a1f3d892a0, C4<0>, C4<0>;
L_0x55a1f3d88cb0 .functor XOR 1, L_0x55a1f3d88c40, L_0x55a1f3d89460, C4<0>, C4<0>;
L_0x55a1f3d88d20 .functor AND 1, L_0x55a1f3d890e0, L_0x55a1f3d892a0, C4<1>, C4<1>;
L_0x55a1f3d88d90 .functor AND 1, L_0x55a1f3d890e0, L_0x55a1f3d89460, C4<1>, C4<1>;
L_0x55a1f3d88e50 .functor OR 1, L_0x55a1f3d88d20, L_0x55a1f3d88d90, C4<0>, C4<0>;
L_0x55a1f3d88f60 .functor AND 1, L_0x55a1f3d89460, L_0x55a1f3d892a0, C4<1>, C4<1>;
L_0x55a1f3d88fd0 .functor OR 1, L_0x55a1f3d88e50, L_0x55a1f3d88f60, C4<0>, C4<0>;
v0x55a1f2d2b5a0_0 .net *"_s0", 0 0, L_0x55a1f3d88c40;  1 drivers
v0x55a1f2d5e720_0 .net *"_s10", 0 0, L_0x55a1f3d88f60;  1 drivers
v0x55a1f2d37f90_0 .net *"_s4", 0 0, L_0x55a1f3d88d20;  1 drivers
v0x55a1f2d51260_0 .net *"_s6", 0 0, L_0x55a1f3d88d90;  1 drivers
v0x55a1f2d44910_0 .net *"_s8", 0 0, L_0x55a1f3d88e50;  1 drivers
v0x55a1f2d04d50_0 .net "a", 0 0, L_0x55a1f3d890e0;  1 drivers
v0x55a1f2d04e10_0 .net "b", 0 0, L_0x55a1f3d892a0;  1 drivers
v0x55a1f2d2a970_0 .net "ca", 0 0, L_0x55a1f3d88fd0;  1 drivers
v0x55a1f2d2aa10_0 .net "cin", 0 0, L_0x55a1f3d89460;  1 drivers
v0x55a1f2d1e020_0 .net "sum", 0 0, L_0x55a1f3d88cb0;  1 drivers
S_0x55a1f30140b0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f301c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b88c80_0 .net "a", 3 0, L_0x55a1f3d8c240;  1 drivers
v0x55a1f2b7c330_0 .net "b", 3 0, L_0x55a1f3d8c370;  1 drivers
v0x55a1f2b6f9e0_0 .net "ca", 3 0, L_0x55a1f3d8c0d0;  1 drivers
v0x55a1f2aed9d0_0 .net "cin", 3 0, L_0x55a1f3d8c4a0;  1 drivers
v0x55a1f2b20d70_0 .net "sum", 3 0, L_0x55a1f3d8c030;  1 drivers
L_0x55a1f3d89ff0 .part L_0x55a1f3d8c240, 0, 1;
L_0x55a1f3d8a120 .part L_0x55a1f3d8c370, 0, 1;
L_0x55a1f3d8a250 .part L_0x55a1f3d8c4a0, 0, 1;
L_0x55a1f3d8a860 .part L_0x55a1f3d8c240, 1, 1;
L_0x55a1f3d8a990 .part L_0x55a1f3d8c370, 1, 1;
L_0x55a1f3d8aac0 .part L_0x55a1f3d8c4a0, 1, 1;
L_0x55a1f3d8b200 .part L_0x55a1f3d8c240, 2, 1;
L_0x55a1f3d8b330 .part L_0x55a1f3d8c370, 2, 1;
L_0x55a1f3d8b4b0 .part L_0x55a1f3d8c4a0, 2, 1;
L_0x55a1f3d8ba80 .part L_0x55a1f3d8c240, 3, 1;
L_0x55a1f3d8bc40 .part L_0x55a1f3d8c370, 3, 1;
L_0x55a1f3d8be00 .part L_0x55a1f3d8c4a0, 3, 1;
L_0x55a1f3d8c030 .concat8 [ 1 1 1 1], L_0x55a1f3d89ad0, L_0x55a1f3d8a3f0, L_0x55a1f3d8aca0, L_0x55a1f3d8b650;
L_0x55a1f3d8c0d0 .concat8 [ 1 1 1 1], L_0x55a1f3d89ee0, L_0x55a1f3d8a750, L_0x55a1f3d8b0f0, L_0x55a1f3d8b970;
S_0x55a1f300fd70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f30140b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d89620 .functor XOR 1, L_0x55a1f3d89ff0, L_0x55a1f3d8a120, C4<0>, C4<0>;
L_0x55a1f3d89ad0 .functor XOR 1, L_0x55a1f3d89620, L_0x55a1f3d8a250, C4<0>, C4<0>;
L_0x55a1f3d89b90 .functor AND 1, L_0x55a1f3d89ff0, L_0x55a1f3d8a120, C4<1>, C4<1>;
L_0x55a1f3d89ca0 .functor AND 1, L_0x55a1f3d89ff0, L_0x55a1f3d8a250, C4<1>, C4<1>;
L_0x55a1f3d89d60 .functor OR 1, L_0x55a1f3d89b90, L_0x55a1f3d89ca0, C4<0>, C4<0>;
L_0x55a1f3d89e70 .functor AND 1, L_0x55a1f3d8a250, L_0x55a1f3d8a120, C4<1>, C4<1>;
L_0x55a1f3d89ee0 .functor OR 1, L_0x55a1f3d89d60, L_0x55a1f3d89e70, C4<0>, C4<0>;
v0x55a1f2cda590_0 .net *"_s0", 0 0, L_0x55a1f3d89620;  1 drivers
v0x55a1f2cda650_0 .net *"_s10", 0 0, L_0x55a1f3d89e70;  1 drivers
v0x55a1f2c9a9d0_0 .net *"_s4", 0 0, L_0x55a1f3d89b90;  1 drivers
v0x55a1f2cc05f0_0 .net *"_s6", 0 0, L_0x55a1f3d89ca0;  1 drivers
v0x55a1f2cb3ca0_0 .net *"_s8", 0 0, L_0x55a1f3d89d60;  1 drivers
v0x55a1f2ca7350_0 .net "a", 0 0, L_0x55a1f3d89ff0;  1 drivers
v0x55a1f2ca7410_0 .net "b", 0 0, L_0x55a1f3d8a120;  1 drivers
v0x55a1f2c59fa0_0 .net "ca", 0 0, L_0x55a1f3d89ee0;  1 drivers
v0x55a1f2c5a040_0 .net "cin", 0 0, L_0x55a1f3d8a250;  1 drivers
v0x55a1f2c8d120_0 .net "sum", 0 0, L_0x55a1f3d89ad0;  1 drivers
S_0x55a1f3011100 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f30140b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8a380 .functor XOR 1, L_0x55a1f3d8a860, L_0x55a1f3d8a990, C4<0>, C4<0>;
L_0x55a1f3d8a3f0 .functor XOR 1, L_0x55a1f3d8a380, L_0x55a1f3d8aac0, C4<0>, C4<0>;
L_0x55a1f3d8a460 .functor AND 1, L_0x55a1f3d8a860, L_0x55a1f3d8a990, C4<1>, C4<1>;
L_0x55a1f3d8a4d0 .functor AND 1, L_0x55a1f3d8a860, L_0x55a1f3d8aac0, C4<1>, C4<1>;
L_0x55a1f3d8a590 .functor OR 1, L_0x55a1f3d8a460, L_0x55a1f3d8a4d0, C4<0>, C4<0>;
L_0x55a1f3d8a6a0 .functor AND 1, L_0x55a1f3d8aac0, L_0x55a1f3d8a990, C4<1>, C4<1>;
L_0x55a1f3d8a750 .functor OR 1, L_0x55a1f3d8a590, L_0x55a1f3d8a6a0, C4<0>, C4<0>;
v0x55a1f2c66990_0 .net *"_s0", 0 0, L_0x55a1f3d8a380;  1 drivers
v0x55a1f2c7fc60_0 .net *"_s10", 0 0, L_0x55a1f3d8a6a0;  1 drivers
v0x55a1f2c73310_0 .net *"_s4", 0 0, L_0x55a1f3d8a460;  1 drivers
v0x55a1f2c33750_0 .net *"_s6", 0 0, L_0x55a1f3d8a4d0;  1 drivers
v0x55a1f2c59370_0 .net *"_s8", 0 0, L_0x55a1f3d8a590;  1 drivers
v0x55a1f2c4ca20_0 .net "a", 0 0, L_0x55a1f3d8a860;  1 drivers
v0x55a1f2c4cae0_0 .net "b", 0 0, L_0x55a1f3d8a990;  1 drivers
v0x55a1f2c400d0_0 .net "ca", 0 0, L_0x55a1f3d8a750;  1 drivers
v0x55a1f2c40170_0 .net "cin", 0 0, L_0x55a1f3d8aac0;  1 drivers
v0x55a1f2a85c20_0 .net "sum", 0 0, L_0x55a1f3d8a3f0;  1 drivers
S_0x55a1f3005550 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f30140b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8ac30 .functor XOR 1, L_0x55a1f3d8b200, L_0x55a1f3d8b330, C4<0>, C4<0>;
L_0x55a1f3d8aca0 .functor XOR 1, L_0x55a1f3d8ac30, L_0x55a1f3d8b4b0, C4<0>, C4<0>;
L_0x55a1f3d8ad60 .functor AND 1, L_0x55a1f3d8b200, L_0x55a1f3d8b330, C4<1>, C4<1>;
L_0x55a1f3d8ae70 .functor AND 1, L_0x55a1f3d8b200, L_0x55a1f3d8b4b0, C4<1>, C4<1>;
L_0x55a1f3d8af30 .functor OR 1, L_0x55a1f3d8ad60, L_0x55a1f3d8ae70, C4<0>, C4<0>;
L_0x55a1f3d8b040 .functor AND 1, L_0x55a1f3d8b4b0, L_0x55a1f3d8b330, C4<1>, C4<1>;
L_0x55a1f3d8b0f0 .functor OR 1, L_0x55a1f3d8af30, L_0x55a1f3d8b040, C4<0>, C4<0>;
v0x55a1f2bbd790_0 .net *"_s0", 0 0, L_0x55a1f3d8ac30;  1 drivers
v0x55a1f2bbd850_0 .net *"_s10", 0 0, L_0x55a1f3d8b040;  1 drivers
v0x55a1f2bf0b30_0 .net *"_s4", 0 0, L_0x55a1f3d8ad60;  1 drivers
v0x55a1f2bfd520_0 .net *"_s6", 0 0, L_0x55a1f3d8ae70;  1 drivers
v0x55a1f2c167f0_0 .net *"_s8", 0 0, L_0x55a1f3d8af30;  1 drivers
v0x55a1f2c09ea0_0 .net "a", 0 0, L_0x55a1f3d8b200;  1 drivers
v0x55a1f2c09f60_0 .net "b", 0 0, L_0x55a1f3d8b330;  1 drivers
v0x55a1f2bca2e0_0 .net "ca", 0 0, L_0x55a1f3d8b0f0;  1 drivers
v0x55a1f2bca380_0 .net "cin", 0 0, L_0x55a1f3d8b4b0;  1 drivers
v0x55a1f2beff00_0 .net "sum", 0 0, L_0x55a1f3d8aca0;  1 drivers
S_0x55a1f300dfe0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f30140b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8b5e0 .functor XOR 1, L_0x55a1f3d8ba80, L_0x55a1f3d8bc40, C4<0>, C4<0>;
L_0x55a1f3d8b650 .functor XOR 1, L_0x55a1f3d8b5e0, L_0x55a1f3d8be00, C4<0>, C4<0>;
L_0x55a1f3d8b6c0 .functor AND 1, L_0x55a1f3d8ba80, L_0x55a1f3d8bc40, C4<1>, C4<1>;
L_0x55a1f3d8b730 .functor AND 1, L_0x55a1f3d8ba80, L_0x55a1f3d8be00, C4<1>, C4<1>;
L_0x55a1f3d8b7f0 .functor OR 1, L_0x55a1f3d8b6c0, L_0x55a1f3d8b730, C4<0>, C4<0>;
L_0x55a1f3d8b900 .functor AND 1, L_0x55a1f3d8be00, L_0x55a1f3d8bc40, C4<1>, C4<1>;
L_0x55a1f3d8b970 .functor OR 1, L_0x55a1f3d8b7f0, L_0x55a1f3d8b900, C4<0>, C4<0>;
v0x55a1f2be35b0_0 .net *"_s0", 0 0, L_0x55a1f3d8b5e0;  1 drivers
v0x55a1f2bd6c60_0 .net *"_s10", 0 0, L_0x55a1f3d8b900;  1 drivers
v0x55a1f2b898b0_0 .net *"_s4", 0 0, L_0x55a1f3d8b6c0;  1 drivers
v0x55a1f2bbca30_0 .net *"_s6", 0 0, L_0x55a1f3d8b730;  1 drivers
v0x55a1f2b962a0_0 .net *"_s8", 0 0, L_0x55a1f3d8b7f0;  1 drivers
v0x55a1f2baf570_0 .net "a", 0 0, L_0x55a1f3d8ba80;  1 drivers
v0x55a1f2baf630_0 .net "b", 0 0, L_0x55a1f3d8bc40;  1 drivers
v0x55a1f2ba2c20_0 .net "ca", 0 0, L_0x55a1f3d8b970;  1 drivers
v0x55a1f2ba2cc0_0 .net "cin", 0 0, L_0x55a1f3d8be00;  1 drivers
v0x55a1f2b63060_0 .net "sum", 0 0, L_0x55a1f3d8b650;  1 drivers
S_0x55a1f300dc00 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f3020a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f24c4d80_0 .net "a", 15 0, L_0x55a1f3d97750;  1 drivers
v0x55a1f24b8430_0 .net "b", 15 0, L_0x55a1f3d97840;  1 drivers
v0x55a1f2478870_0 .net "ca", 15 0, L_0x55a1f3d974f0;  1 drivers
v0x55a1f249e490_0 .net "cin", 15 0, L_0x55a1f3d97930;  1 drivers
v0x55a1f2491b40_0 .net "sum", 15 0, L_0x55a1f3d97450;  1 drivers
L_0x55a1f3d8f260 .part L_0x55a1f3d97750, 0, 4;
L_0x55a1f3d8f300 .part L_0x55a1f3d97840, 0, 4;
L_0x55a1f3d8f3a0 .part L_0x55a1f3d97930, 0, 4;
L_0x55a1f3d91bf0 .part L_0x55a1f3d97750, 4, 4;
L_0x55a1f3d91ce0 .part L_0x55a1f3d97840, 4, 4;
L_0x55a1f3d91dd0 .part L_0x55a1f3d97930, 4, 4;
L_0x55a1f3d946b0 .part L_0x55a1f3d97750, 8, 4;
L_0x55a1f3d94750 .part L_0x55a1f3d97840, 8, 4;
L_0x55a1f3d94840 .part L_0x55a1f3d97930, 8, 4;
L_0x55a1f3d97050 .part L_0x55a1f3d97750, 12, 4;
L_0x55a1f3d97180 .part L_0x55a1f3d97840, 12, 4;
L_0x55a1f3d972b0 .part L_0x55a1f3d97930, 12, 4;
L_0x55a1f3d97450 .concat8 [ 4 4 4 4], L_0x55a1f3d8f050, L_0x55a1f3d919e0, L_0x55a1f3d944a0, L_0x55a1f3d96e40;
L_0x55a1f3d974f0 .concat8 [ 4 4 4 4], L_0x55a1f3d8f0f0, L_0x55a1f3d91a80, L_0x55a1f3d94540, L_0x55a1f3d96ee0;
S_0x55a1f3005130 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f300dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2980740_0 .net "a", 3 0, L_0x55a1f3d8f260;  1 drivers
v0x55a1f298d130_0 .net "b", 3 0, L_0x55a1f3d8f300;  1 drivers
v0x55a1f29a6400_0 .net "ca", 3 0, L_0x55a1f3d8f0f0;  1 drivers
v0x55a1f2999ab0_0 .net "cin", 3 0, L_0x55a1f3d8f3a0;  1 drivers
v0x55a1f2959ef0_0 .net "sum", 3 0, L_0x55a1f3d8f050;  1 drivers
L_0x55a1f3d8d010 .part L_0x55a1f3d8f260, 0, 1;
L_0x55a1f3d8d140 .part L_0x55a1f3d8f300, 0, 1;
L_0x55a1f3d8d270 .part L_0x55a1f3d8f3a0, 0, 1;
L_0x55a1f3d8d880 .part L_0x55a1f3d8f260, 1, 1;
L_0x55a1f3d8d9b0 .part L_0x55a1f3d8f300, 1, 1;
L_0x55a1f3d8dae0 .part L_0x55a1f3d8f3a0, 1, 1;
L_0x55a1f3d8e220 .part L_0x55a1f3d8f260, 2, 1;
L_0x55a1f3d8e350 .part L_0x55a1f3d8f300, 2, 1;
L_0x55a1f3d8e4d0 .part L_0x55a1f3d8f3a0, 2, 1;
L_0x55a1f3d8eaa0 .part L_0x55a1f3d8f260, 3, 1;
L_0x55a1f3d8ec60 .part L_0x55a1f3d8f300, 3, 1;
L_0x55a1f3d8ee20 .part L_0x55a1f3d8f3a0, 3, 1;
L_0x55a1f3d8f050 .concat8 [ 1 1 1 1], L_0x55a1f3d8bfc0, L_0x55a1f3d8d410, L_0x55a1f3d8dcc0, L_0x55a1f3d8e670;
L_0x55a1f3d8f0f0 .concat8 [ 1 1 1 1], L_0x55a1f3d8cf00, L_0x55a1f3d8d770, L_0x55a1f3d8e110, L_0x55a1f3d8e990;
S_0x55a1f300b090 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3005130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8c5d0 .functor XOR 1, L_0x55a1f3d8d010, L_0x55a1f3d8d140, C4<0>, C4<0>;
L_0x55a1f3d8bfc0 .functor XOR 1, L_0x55a1f3d8c5d0, L_0x55a1f3d8d270, C4<0>, C4<0>;
L_0x55a1f3d8cb70 .functor AND 1, L_0x55a1f3d8d010, L_0x55a1f3d8d140, C4<1>, C4<1>;
L_0x55a1f3d8cc80 .functor AND 1, L_0x55a1f3d8d010, L_0x55a1f3d8d270, C4<1>, C4<1>;
L_0x55a1f3d8cd40 .functor OR 1, L_0x55a1f3d8cb70, L_0x55a1f3d8cc80, C4<0>, C4<0>;
L_0x55a1f3d8ce50 .functor AND 1, L_0x55a1f3d8d270, L_0x55a1f3d8d140, C4<1>, C4<1>;
L_0x55a1f3d8cf00 .functor OR 1, L_0x55a1f3d8cd40, L_0x55a1f3d8ce50, C4<0>, C4<0>;
v0x55a1f2b137f0_0 .net *"_s0", 0 0, L_0x55a1f3d8c5d0;  1 drivers
v0x55a1f2b138b0_0 .net *"_s10", 0 0, L_0x55a1f3d8ce50;  1 drivers
v0x55a1f2b06ea0_0 .net *"_s4", 0 0, L_0x55a1f3d8cb70;  1 drivers
v0x55a1f2ab9af0_0 .net *"_s6", 0 0, L_0x55a1f3d8cc80;  1 drivers
v0x55a1f2aecc70_0 .net *"_s8", 0 0, L_0x55a1f3d8cd40;  1 drivers
v0x55a1f2ac64e0_0 .net "a", 0 0, L_0x55a1f3d8d010;  1 drivers
v0x55a1f2ac65a0_0 .net "b", 0 0, L_0x55a1f3d8d140;  1 drivers
v0x55a1f2adf7b0_0 .net "ca", 0 0, L_0x55a1f3d8cf00;  1 drivers
v0x55a1f2adf850_0 .net "cin", 0 0, L_0x55a1f3d8d270;  1 drivers
v0x55a1f2ad2e60_0 .net "sum", 0 0, L_0x55a1f3d8bfc0;  1 drivers
S_0x55a1f300acb0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3005130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8d3a0 .functor XOR 1, L_0x55a1f3d8d880, L_0x55a1f3d8d9b0, C4<0>, C4<0>;
L_0x55a1f3d8d410 .functor XOR 1, L_0x55a1f3d8d3a0, L_0x55a1f3d8dae0, C4<0>, C4<0>;
L_0x55a1f3d8d480 .functor AND 1, L_0x55a1f3d8d880, L_0x55a1f3d8d9b0, C4<1>, C4<1>;
L_0x55a1f3d8d4f0 .functor AND 1, L_0x55a1f3d8d880, L_0x55a1f3d8dae0, C4<1>, C4<1>;
L_0x55a1f3d8d5b0 .functor OR 1, L_0x55a1f3d8d480, L_0x55a1f3d8d4f0, C4<0>, C4<0>;
L_0x55a1f3d8d6c0 .functor AND 1, L_0x55a1f3d8dae0, L_0x55a1f3d8d9b0, C4<1>, C4<1>;
L_0x55a1f3d8d770 .functor OR 1, L_0x55a1f3d8d5b0, L_0x55a1f3d8d6c0, C4<0>, C4<0>;
v0x55a1f2a932a0_0 .net *"_s0", 0 0, L_0x55a1f3d8d3a0;  1 drivers
v0x55a1f2ab8ec0_0 .net *"_s10", 0 0, L_0x55a1f3d8d6c0;  1 drivers
v0x55a1f2aac570_0 .net *"_s4", 0 0, L_0x55a1f3d8d480;  1 drivers
v0x55a1f2a9fc20_0 .net *"_s6", 0 0, L_0x55a1f3d8d4f0;  1 drivers
v0x55a1f2a1db40_0 .net *"_s8", 0 0, L_0x55a1f3d8d5b0;  1 drivers
v0x55a1f2a50ee0_0 .net "a", 0 0, L_0x55a1f3d8d880;  1 drivers
v0x55a1f2a50fa0_0 .net "b", 0 0, L_0x55a1f3d8d9b0;  1 drivers
v0x55a1f2a5d8d0_0 .net "ca", 0 0, L_0x55a1f3d8d770;  1 drivers
v0x55a1f2a5d970_0 .net "cin", 0 0, L_0x55a1f3d8dae0;  1 drivers
v0x55a1f2a76ba0_0 .net "sum", 0 0, L_0x55a1f3d8d410;  1 drivers
S_0x55a1f3008140 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3005130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8dc50 .functor XOR 1, L_0x55a1f3d8e220, L_0x55a1f3d8e350, C4<0>, C4<0>;
L_0x55a1f3d8dcc0 .functor XOR 1, L_0x55a1f3d8dc50, L_0x55a1f3d8e4d0, C4<0>, C4<0>;
L_0x55a1f3d8dd80 .functor AND 1, L_0x55a1f3d8e220, L_0x55a1f3d8e350, C4<1>, C4<1>;
L_0x55a1f3d8de90 .functor AND 1, L_0x55a1f3d8e220, L_0x55a1f3d8e4d0, C4<1>, C4<1>;
L_0x55a1f3d8df50 .functor OR 1, L_0x55a1f3d8dd80, L_0x55a1f3d8de90, C4<0>, C4<0>;
L_0x55a1f3d8e060 .functor AND 1, L_0x55a1f3d8e4d0, L_0x55a1f3d8e350, C4<1>, C4<1>;
L_0x55a1f3d8e110 .functor OR 1, L_0x55a1f3d8df50, L_0x55a1f3d8e060, C4<0>, C4<0>;
v0x55a1f2a6a250_0 .net *"_s0", 0 0, L_0x55a1f3d8dc50;  1 drivers
v0x55a1f2a6a310_0 .net *"_s10", 0 0, L_0x55a1f3d8e060;  1 drivers
v0x55a1f2a2a690_0 .net *"_s4", 0 0, L_0x55a1f3d8dd80;  1 drivers
v0x55a1f2a502b0_0 .net *"_s6", 0 0, L_0x55a1f3d8de90;  1 drivers
v0x55a1f2a43960_0 .net *"_s8", 0 0, L_0x55a1f3d8df50;  1 drivers
v0x55a1f2a37010_0 .net "a", 0 0, L_0x55a1f3d8e220;  1 drivers
v0x55a1f2a370d0_0 .net "b", 0 0, L_0x55a1f3d8e350;  1 drivers
v0x55a1f29e9c60_0 .net "ca", 0 0, L_0x55a1f3d8e110;  1 drivers
v0x55a1f29e9d00_0 .net "cin", 0 0, L_0x55a1f3d8e4d0;  1 drivers
v0x55a1f2a1cde0_0 .net "sum", 0 0, L_0x55a1f3d8dcc0;  1 drivers
S_0x55a1f3007d60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3005130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8e600 .functor XOR 1, L_0x55a1f3d8eaa0, L_0x55a1f3d8ec60, C4<0>, C4<0>;
L_0x55a1f3d8e670 .functor XOR 1, L_0x55a1f3d8e600, L_0x55a1f3d8ee20, C4<0>, C4<0>;
L_0x55a1f3d8e6e0 .functor AND 1, L_0x55a1f3d8eaa0, L_0x55a1f3d8ec60, C4<1>, C4<1>;
L_0x55a1f3d8e750 .functor AND 1, L_0x55a1f3d8eaa0, L_0x55a1f3d8ee20, C4<1>, C4<1>;
L_0x55a1f3d8e810 .functor OR 1, L_0x55a1f3d8e6e0, L_0x55a1f3d8e750, C4<0>, C4<0>;
L_0x55a1f3d8e920 .functor AND 1, L_0x55a1f3d8ee20, L_0x55a1f3d8ec60, C4<1>, C4<1>;
L_0x55a1f3d8e990 .functor OR 1, L_0x55a1f3d8e810, L_0x55a1f3d8e920, C4<0>, C4<0>;
v0x55a1f29f6650_0 .net *"_s0", 0 0, L_0x55a1f3d8e600;  1 drivers
v0x55a1f2a0f920_0 .net *"_s10", 0 0, L_0x55a1f3d8e920;  1 drivers
v0x55a1f2a02fd0_0 .net *"_s4", 0 0, L_0x55a1f3d8e6e0;  1 drivers
v0x55a1f29c3410_0 .net *"_s6", 0 0, L_0x55a1f3d8e750;  1 drivers
v0x55a1f29e9030_0 .net *"_s8", 0 0, L_0x55a1f3d8e810;  1 drivers
v0x55a1f29dc6e0_0 .net "a", 0 0, L_0x55a1f3d8eaa0;  1 drivers
v0x55a1f29dc7a0_0 .net "b", 0 0, L_0x55a1f3d8ec60;  1 drivers
v0x55a1f29cfd90_0 .net "ca", 0 0, L_0x55a1f3d8e990;  1 drivers
v0x55a1f29cfe30_0 .net "cin", 0 0, L_0x55a1f3d8ee20;  1 drivers
v0x55a1f294d3a0_0 .net "sum", 0 0, L_0x55a1f3d8e670;  1 drivers
S_0x55a1f3004db0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f300dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27ad760_0 .net "a", 3 0, L_0x55a1f3d91bf0;  1 drivers
v0x55a1f27e0b00_0 .net "b", 3 0, L_0x55a1f3d91ce0;  1 drivers
v0x55a1f27ed4f0_0 .net "ca", 3 0, L_0x55a1f3d91a80;  1 drivers
v0x55a1f28067c0_0 .net "cin", 3 0, L_0x55a1f3d91dd0;  1 drivers
v0x55a1f27f9e70_0 .net "sum", 3 0, L_0x55a1f3d919e0;  1 drivers
L_0x55a1f3d8f9a0 .part L_0x55a1f3d91bf0, 0, 1;
L_0x55a1f3d8fad0 .part L_0x55a1f3d91ce0, 0, 1;
L_0x55a1f3d8fc00 .part L_0x55a1f3d91dd0, 0, 1;
L_0x55a1f3d90210 .part L_0x55a1f3d91bf0, 1, 1;
L_0x55a1f3d90340 .part L_0x55a1f3d91ce0, 1, 1;
L_0x55a1f3d90470 .part L_0x55a1f3d91dd0, 1, 1;
L_0x55a1f3d90bb0 .part L_0x55a1f3d91bf0, 2, 1;
L_0x55a1f3d90ce0 .part L_0x55a1f3d91ce0, 2, 1;
L_0x55a1f3d90e60 .part L_0x55a1f3d91dd0, 2, 1;
L_0x55a1f3d91430 .part L_0x55a1f3d91bf0, 3, 1;
L_0x55a1f3d915f0 .part L_0x55a1f3d91ce0, 3, 1;
L_0x55a1f3d917b0 .part L_0x55a1f3d91dd0, 3, 1;
L_0x55a1f3d919e0 .concat8 [ 1 1 1 1], L_0x55a1f3d8f440, L_0x55a1f3d8fda0, L_0x55a1f3d90650, L_0x55a1f3d91000;
L_0x55a1f3d91a80 .concat8 [ 1 1 1 1], L_0x55a1f3d8f890, L_0x55a1f3d90100, L_0x55a1f3d90aa0, L_0x55a1f3d91320;
S_0x55a1f300c0e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3004db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8efe0 .functor XOR 1, L_0x55a1f3d8f9a0, L_0x55a1f3d8fad0, C4<0>, C4<0>;
L_0x55a1f3d8f440 .functor XOR 1, L_0x55a1f3d8efe0, L_0x55a1f3d8fc00, C4<0>, C4<0>;
L_0x55a1f3d8f500 .functor AND 1, L_0x55a1f3d8f9a0, L_0x55a1f3d8fad0, C4<1>, C4<1>;
L_0x55a1f3d8f610 .functor AND 1, L_0x55a1f3d8f9a0, L_0x55a1f3d8fc00, C4<1>, C4<1>;
L_0x55a1f3d8f6d0 .functor OR 1, L_0x55a1f3d8f500, L_0x55a1f3d8f610, C4<0>, C4<0>;
L_0x55a1f3d8f7e0 .functor AND 1, L_0x55a1f3d8fc00, L_0x55a1f3d8fad0, C4<1>, C4<1>;
L_0x55a1f3d8f890 .functor OR 1, L_0x55a1f3d8f6d0, L_0x55a1f3d8f7e0, C4<0>, C4<0>;
v0x55a1f297fb10_0 .net *"_s0", 0 0, L_0x55a1f3d8efe0;  1 drivers
v0x55a1f297fbd0_0 .net *"_s10", 0 0, L_0x55a1f3d8f7e0;  1 drivers
v0x55a1f29731c0_0 .net *"_s4", 0 0, L_0x55a1f3d8f500;  1 drivers
v0x55a1f2966870_0 .net *"_s6", 0 0, L_0x55a1f3d8f610;  1 drivers
v0x55a1f29194c0_0 .net *"_s8", 0 0, L_0x55a1f3d8f6d0;  1 drivers
v0x55a1f294c640_0 .net "a", 0 0, L_0x55a1f3d8f9a0;  1 drivers
v0x55a1f294c700_0 .net "b", 0 0, L_0x55a1f3d8fad0;  1 drivers
v0x55a1f2925eb0_0 .net "ca", 0 0, L_0x55a1f3d8f890;  1 drivers
v0x55a1f2925f50_0 .net "cin", 0 0, L_0x55a1f3d8fc00;  1 drivers
v0x55a1f293f180_0 .net "sum", 0 0, L_0x55a1f3d8f440;  1 drivers
S_0x55a1f300d510 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3004db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d8fd30 .functor XOR 1, L_0x55a1f3d90210, L_0x55a1f3d90340, C4<0>, C4<0>;
L_0x55a1f3d8fda0 .functor XOR 1, L_0x55a1f3d8fd30, L_0x55a1f3d90470, C4<0>, C4<0>;
L_0x55a1f3d8fe10 .functor AND 1, L_0x55a1f3d90210, L_0x55a1f3d90340, C4<1>, C4<1>;
L_0x55a1f3d8fe80 .functor AND 1, L_0x55a1f3d90210, L_0x55a1f3d90470, C4<1>, C4<1>;
L_0x55a1f3d8ff40 .functor OR 1, L_0x55a1f3d8fe10, L_0x55a1f3d8fe80, C4<0>, C4<0>;
L_0x55a1f3d90050 .functor AND 1, L_0x55a1f3d90470, L_0x55a1f3d90340, C4<1>, C4<1>;
L_0x55a1f3d90100 .functor OR 1, L_0x55a1f3d8ff40, L_0x55a1f3d90050, C4<0>, C4<0>;
v0x55a1f2932830_0 .net *"_s0", 0 0, L_0x55a1f3d8fd30;  1 drivers
v0x55a1f28f2c70_0 .net *"_s10", 0 0, L_0x55a1f3d90050;  1 drivers
v0x55a1f2918890_0 .net *"_s4", 0 0, L_0x55a1f3d8fe10;  1 drivers
v0x55a1f290bf40_0 .net *"_s6", 0 0, L_0x55a1f3d8fe80;  1 drivers
v0x55a1f28ff5f0_0 .net *"_s8", 0 0, L_0x55a1f3d8ff40;  1 drivers
v0x55a1f287d5e0_0 .net "a", 0 0, L_0x55a1f3d90210;  1 drivers
v0x55a1f287d6a0_0 .net "b", 0 0, L_0x55a1f3d90340;  1 drivers
v0x55a1f28b0980_0 .net "ca", 0 0, L_0x55a1f3d90100;  1 drivers
v0x55a1f28b0a20_0 .net "cin", 0 0, L_0x55a1f3d90470;  1 drivers
v0x55a1f28bd370_0 .net "sum", 0 0, L_0x55a1f3d8fda0;  1 drivers
S_0x55a1f3009190 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3004db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d905e0 .functor XOR 1, L_0x55a1f3d90bb0, L_0x55a1f3d90ce0, C4<0>, C4<0>;
L_0x55a1f3d90650 .functor XOR 1, L_0x55a1f3d905e0, L_0x55a1f3d90e60, C4<0>, C4<0>;
L_0x55a1f3d90710 .functor AND 1, L_0x55a1f3d90bb0, L_0x55a1f3d90ce0, C4<1>, C4<1>;
L_0x55a1f3d90820 .functor AND 1, L_0x55a1f3d90bb0, L_0x55a1f3d90e60, C4<1>, C4<1>;
L_0x55a1f3d908e0 .functor OR 1, L_0x55a1f3d90710, L_0x55a1f3d90820, C4<0>, C4<0>;
L_0x55a1f3d909f0 .functor AND 1, L_0x55a1f3d90e60, L_0x55a1f3d90ce0, C4<1>, C4<1>;
L_0x55a1f3d90aa0 .functor OR 1, L_0x55a1f3d908e0, L_0x55a1f3d909f0, C4<0>, C4<0>;
v0x55a1f28d6640_0 .net *"_s0", 0 0, L_0x55a1f3d905e0;  1 drivers
v0x55a1f28d6700_0 .net *"_s10", 0 0, L_0x55a1f3d909f0;  1 drivers
v0x55a1f28c9cf0_0 .net *"_s4", 0 0, L_0x55a1f3d90710;  1 drivers
v0x55a1f288a130_0 .net *"_s6", 0 0, L_0x55a1f3d90820;  1 drivers
v0x55a1f28afd50_0 .net *"_s8", 0 0, L_0x55a1f3d908e0;  1 drivers
v0x55a1f28a3400_0 .net "a", 0 0, L_0x55a1f3d90bb0;  1 drivers
v0x55a1f28a34c0_0 .net "b", 0 0, L_0x55a1f3d90ce0;  1 drivers
v0x55a1f2896ab0_0 .net "ca", 0 0, L_0x55a1f3d90aa0;  1 drivers
v0x55a1f2896b50_0 .net "cin", 0 0, L_0x55a1f3d90e60;  1 drivers
v0x55a1f2849700_0 .net "sum", 0 0, L_0x55a1f3d90650;  1 drivers
S_0x55a1f300a5c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3004db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d90f90 .functor XOR 1, L_0x55a1f3d91430, L_0x55a1f3d915f0, C4<0>, C4<0>;
L_0x55a1f3d91000 .functor XOR 1, L_0x55a1f3d90f90, L_0x55a1f3d917b0, C4<0>, C4<0>;
L_0x55a1f3d91070 .functor AND 1, L_0x55a1f3d91430, L_0x55a1f3d915f0, C4<1>, C4<1>;
L_0x55a1f3d910e0 .functor AND 1, L_0x55a1f3d91430, L_0x55a1f3d917b0, C4<1>, C4<1>;
L_0x55a1f3d911a0 .functor OR 1, L_0x55a1f3d91070, L_0x55a1f3d910e0, C4<0>, C4<0>;
L_0x55a1f3d912b0 .functor AND 1, L_0x55a1f3d917b0, L_0x55a1f3d915f0, C4<1>, C4<1>;
L_0x55a1f3d91320 .functor OR 1, L_0x55a1f3d911a0, L_0x55a1f3d912b0, C4<0>, C4<0>;
v0x55a1f287c880_0 .net *"_s0", 0 0, L_0x55a1f3d90f90;  1 drivers
v0x55a1f28560f0_0 .net *"_s10", 0 0, L_0x55a1f3d912b0;  1 drivers
v0x55a1f286f3c0_0 .net *"_s4", 0 0, L_0x55a1f3d91070;  1 drivers
v0x55a1f2862a70_0 .net *"_s6", 0 0, L_0x55a1f3d910e0;  1 drivers
v0x55a1f2822eb0_0 .net *"_s8", 0 0, L_0x55a1f3d911a0;  1 drivers
v0x55a1f2848ad0_0 .net "a", 0 0, L_0x55a1f3d91430;  1 drivers
v0x55a1f2848b90_0 .net "b", 0 0, L_0x55a1f3d915f0;  1 drivers
v0x55a1f283c180_0 .net "ca", 0 0, L_0x55a1f3d91320;  1 drivers
v0x55a1f283c220_0 .net "cin", 0 0, L_0x55a1f3d917b0;  1 drivers
v0x55a1f282f830_0 .net "sum", 0 0, L_0x55a1f3d91000;  1 drivers
S_0x55a1f3006240 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f300dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f268df60_0 .net "a", 3 0, L_0x55a1f3d946b0;  1 drivers
v0x55a1f260b930_0 .net "b", 3 0, L_0x55a1f3d94750;  1 drivers
v0x55a1f263ecd0_0 .net "ca", 3 0, L_0x55a1f3d94540;  1 drivers
v0x55a1f264b6c0_0 .net "cin", 3 0, L_0x55a1f3d94840;  1 drivers
v0x55a1f2664990_0 .net "sum", 3 0, L_0x55a1f3d944a0;  1 drivers
L_0x55a1f3d92460 .part L_0x55a1f3d946b0, 0, 1;
L_0x55a1f3d92590 .part L_0x55a1f3d94750, 0, 1;
L_0x55a1f3d926c0 .part L_0x55a1f3d94840, 0, 1;
L_0x55a1f3d92cd0 .part L_0x55a1f3d946b0, 1, 1;
L_0x55a1f3d92e00 .part L_0x55a1f3d94750, 1, 1;
L_0x55a1f3d92f30 .part L_0x55a1f3d94840, 1, 1;
L_0x55a1f3d93670 .part L_0x55a1f3d946b0, 2, 1;
L_0x55a1f3d937a0 .part L_0x55a1f3d94750, 2, 1;
L_0x55a1f3d93920 .part L_0x55a1f3d94840, 2, 1;
L_0x55a1f3d93ef0 .part L_0x55a1f3d946b0, 3, 1;
L_0x55a1f3d940b0 .part L_0x55a1f3d94750, 3, 1;
L_0x55a1f3d94270 .part L_0x55a1f3d94840, 3, 1;
L_0x55a1f3d944a0 .concat8 [ 1 1 1 1], L_0x55a1f3d91f00, L_0x55a1f3d92860, L_0x55a1f3d93110, L_0x55a1f3d93ac0;
L_0x55a1f3d94540 .concat8 [ 1 1 1 1], L_0x55a1f3d92350, L_0x55a1f3d92bc0, L_0x55a1f3d93560, L_0x55a1f3d93de0;
S_0x55a1f3007670 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d91970 .functor XOR 1, L_0x55a1f3d92460, L_0x55a1f3d92590, C4<0>, C4<0>;
L_0x55a1f3d91f00 .functor XOR 1, L_0x55a1f3d91970, L_0x55a1f3d926c0, C4<0>, C4<0>;
L_0x55a1f3d91fc0 .functor AND 1, L_0x55a1f3d92460, L_0x55a1f3d92590, C4<1>, C4<1>;
L_0x55a1f3d920d0 .functor AND 1, L_0x55a1f3d92460, L_0x55a1f3d926c0, C4<1>, C4<1>;
L_0x55a1f3d92190 .functor OR 1, L_0x55a1f3d91fc0, L_0x55a1f3d920d0, C4<0>, C4<0>;
L_0x55a1f3d922a0 .functor AND 1, L_0x55a1f3d926c0, L_0x55a1f3d92590, C4<1>, C4<1>;
L_0x55a1f3d92350 .functor OR 1, L_0x55a1f3d92190, L_0x55a1f3d922a0, C4<0>, C4<0>;
v0x55a1f27ba2b0_0 .net *"_s0", 0 0, L_0x55a1f3d91970;  1 drivers
v0x55a1f27ba350_0 .net *"_s10", 0 0, L_0x55a1f3d922a0;  1 drivers
v0x55a1f27dfed0_0 .net *"_s4", 0 0, L_0x55a1f3d91fc0;  1 drivers
v0x55a1f27d3580_0 .net *"_s6", 0 0, L_0x55a1f3d920d0;  1 drivers
v0x55a1f27c6c30_0 .net *"_s8", 0 0, L_0x55a1f3d92190;  1 drivers
v0x55a1f2779880_0 .net "a", 0 0, L_0x55a1f3d92460;  1 drivers
v0x55a1f2779940_0 .net "b", 0 0, L_0x55a1f3d92590;  1 drivers
v0x55a1f27aca00_0 .net "ca", 0 0, L_0x55a1f3d92350;  1 drivers
v0x55a1f27acaa0_0 .net "cin", 0 0, L_0x55a1f3d926c0;  1 drivers
v0x55a1f2786270_0 .net "sum", 0 0, L_0x55a1f3d91f00;  1 drivers
S_0x55a1f3003330 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d927f0 .functor XOR 1, L_0x55a1f3d92cd0, L_0x55a1f3d92e00, C4<0>, C4<0>;
L_0x55a1f3d92860 .functor XOR 1, L_0x55a1f3d927f0, L_0x55a1f3d92f30, C4<0>, C4<0>;
L_0x55a1f3d928d0 .functor AND 1, L_0x55a1f3d92cd0, L_0x55a1f3d92e00, C4<1>, C4<1>;
L_0x55a1f3d92940 .functor AND 1, L_0x55a1f3d92cd0, L_0x55a1f3d92f30, C4<1>, C4<1>;
L_0x55a1f3d92a00 .functor OR 1, L_0x55a1f3d928d0, L_0x55a1f3d92940, C4<0>, C4<0>;
L_0x55a1f3d92b10 .functor AND 1, L_0x55a1f3d92f30, L_0x55a1f3d92e00, C4<1>, C4<1>;
L_0x55a1f3d92bc0 .functor OR 1, L_0x55a1f3d92a00, L_0x55a1f3d92b10, C4<0>, C4<0>;
v0x55a1f279f540_0 .net *"_s0", 0 0, L_0x55a1f3d927f0;  1 drivers
v0x55a1f2792bf0_0 .net *"_s10", 0 0, L_0x55a1f3d92b10;  1 drivers
v0x55a1f2753030_0 .net *"_s4", 0 0, L_0x55a1f3d928d0;  1 drivers
v0x55a1f2778c50_0 .net *"_s6", 0 0, L_0x55a1f3d92940;  1 drivers
v0x55a1f276c300_0 .net *"_s8", 0 0, L_0x55a1f3d92a00;  1 drivers
v0x55a1f275f9b0_0 .net "a", 0 0, L_0x55a1f3d92cd0;  1 drivers
v0x55a1f275fa70_0 .net "b", 0 0, L_0x55a1f3d92e00;  1 drivers
v0x55a1f26dbd10_0 .net "ca", 0 0, L_0x55a1f3d92bc0;  1 drivers
v0x55a1f26dbdb0_0 .net "cin", 0 0, L_0x55a1f3d92f30;  1 drivers
v0x55a1f270f0b0_0 .net "sum", 0 0, L_0x55a1f3d92860;  1 drivers
S_0x55a1f30046c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d930a0 .functor XOR 1, L_0x55a1f3d93670, L_0x55a1f3d937a0, C4<0>, C4<0>;
L_0x55a1f3d93110 .functor XOR 1, L_0x55a1f3d930a0, L_0x55a1f3d93920, C4<0>, C4<0>;
L_0x55a1f3d931d0 .functor AND 1, L_0x55a1f3d93670, L_0x55a1f3d937a0, C4<1>, C4<1>;
L_0x55a1f3d932e0 .functor AND 1, L_0x55a1f3d93670, L_0x55a1f3d93920, C4<1>, C4<1>;
L_0x55a1f3d933a0 .functor OR 1, L_0x55a1f3d931d0, L_0x55a1f3d932e0, C4<0>, C4<0>;
L_0x55a1f3d934b0 .functor AND 1, L_0x55a1f3d93920, L_0x55a1f3d937a0, C4<1>, C4<1>;
L_0x55a1f3d93560 .functor OR 1, L_0x55a1f3d933a0, L_0x55a1f3d934b0, C4<0>, C4<0>;
v0x55a1f271baa0_0 .net *"_s0", 0 0, L_0x55a1f3d930a0;  1 drivers
v0x55a1f271bb60_0 .net *"_s10", 0 0, L_0x55a1f3d934b0;  1 drivers
v0x55a1f2734d70_0 .net *"_s4", 0 0, L_0x55a1f3d931d0;  1 drivers
v0x55a1f2728420_0 .net *"_s6", 0 0, L_0x55a1f3d932e0;  1 drivers
v0x55a1f26e8860_0 .net *"_s8", 0 0, L_0x55a1f3d933a0;  1 drivers
v0x55a1f270e480_0 .net "a", 0 0, L_0x55a1f3d93670;  1 drivers
v0x55a1f270e540_0 .net "b", 0 0, L_0x55a1f3d937a0;  1 drivers
v0x55a1f2701b30_0 .net "ca", 0 0, L_0x55a1f3d93560;  1 drivers
v0x55a1f2701bd0_0 .net "cin", 0 0, L_0x55a1f3d93920;  1 drivers
v0x55a1f26f51e0_0 .net "sum", 0 0, L_0x55a1f3d93110;  1 drivers
S_0x55a1f3001dc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3006240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d93a50 .functor XOR 1, L_0x55a1f3d93ef0, L_0x55a1f3d940b0, C4<0>, C4<0>;
L_0x55a1f3d93ac0 .functor XOR 1, L_0x55a1f3d93a50, L_0x55a1f3d94270, C4<0>, C4<0>;
L_0x55a1f3d93b30 .functor AND 1, L_0x55a1f3d93ef0, L_0x55a1f3d940b0, C4<1>, C4<1>;
L_0x55a1f3d93ba0 .functor AND 1, L_0x55a1f3d93ef0, L_0x55a1f3d94270, C4<1>, C4<1>;
L_0x55a1f3d93c60 .functor OR 1, L_0x55a1f3d93b30, L_0x55a1f3d93ba0, C4<0>, C4<0>;
L_0x55a1f3d93d70 .functor AND 1, L_0x55a1f3d94270, L_0x55a1f3d940b0, C4<1>, C4<1>;
L_0x55a1f3d93de0 .functor OR 1, L_0x55a1f3d93c60, L_0x55a1f3d93d70, C4<0>, C4<0>;
v0x55a1f26a7e30_0 .net *"_s0", 0 0, L_0x55a1f3d93a50;  1 drivers
v0x55a1f26dafb0_0 .net *"_s10", 0 0, L_0x55a1f3d93d70;  1 drivers
v0x55a1f26b4820_0 .net *"_s4", 0 0, L_0x55a1f3d93b30;  1 drivers
v0x55a1f26cdaf0_0 .net *"_s6", 0 0, L_0x55a1f3d93ba0;  1 drivers
v0x55a1f26c11a0_0 .net *"_s8", 0 0, L_0x55a1f3d93c60;  1 drivers
v0x55a1f26815e0_0 .net "a", 0 0, L_0x55a1f3d93ef0;  1 drivers
v0x55a1f26816a0_0 .net "b", 0 0, L_0x55a1f3d940b0;  1 drivers
v0x55a1f26a7200_0 .net "ca", 0 0, L_0x55a1f3d93de0;  1 drivers
v0x55a1f26a72a0_0 .net "cin", 0 0, L_0x55a1f3d94270;  1 drivers
v0x55a1f269a8b0_0 .net "sum", 0 0, L_0x55a1f3d93ac0;  1 drivers
S_0x55a1f2ff5470 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f300dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24fa710_0 .net "a", 3 0, L_0x55a1f3d97050;  1 drivers
v0x55a1f24eddc0_0 .net "b", 3 0, L_0x55a1f3d97180;  1 drivers
v0x55a1f246bd20_0 .net "ca", 3 0, L_0x55a1f3d96ee0;  1 drivers
v0x55a1f249f0c0_0 .net "cin", 3 0, L_0x55a1f3d972b0;  1 drivers
v0x55a1f24abab0_0 .net "sum", 3 0, L_0x55a1f3d96e40;  1 drivers
L_0x55a1f3d94e00 .part L_0x55a1f3d97050, 0, 1;
L_0x55a1f3d94f30 .part L_0x55a1f3d97180, 0, 1;
L_0x55a1f3d95060 .part L_0x55a1f3d972b0, 0, 1;
L_0x55a1f3d95670 .part L_0x55a1f3d97050, 1, 1;
L_0x55a1f3d957a0 .part L_0x55a1f3d97180, 1, 1;
L_0x55a1f3d958d0 .part L_0x55a1f3d972b0, 1, 1;
L_0x55a1f3d96010 .part L_0x55a1f3d97050, 2, 1;
L_0x55a1f3d96140 .part L_0x55a1f3d97180, 2, 1;
L_0x55a1f3d962c0 .part L_0x55a1f3d972b0, 2, 1;
L_0x55a1f3d96890 .part L_0x55a1f3d97050, 3, 1;
L_0x55a1f3d96a50 .part L_0x55a1f3d97180, 3, 1;
L_0x55a1f3d96c10 .part L_0x55a1f3d972b0, 3, 1;
L_0x55a1f3d96e40 .concat8 [ 1 1 1 1], L_0x55a1f3d948e0, L_0x55a1f3d95200, L_0x55a1f3d95ab0, L_0x55a1f3d96460;
L_0x55a1f3d96ee0 .concat8 [ 1 1 1 1], L_0x55a1f3d94cf0, L_0x55a1f3d95560, L_0x55a1f3d95f00, L_0x55a1f3d96780;
S_0x55a1f2fe8b20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ff5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d94430 .functor XOR 1, L_0x55a1f3d94e00, L_0x55a1f3d94f30, C4<0>, C4<0>;
L_0x55a1f3d948e0 .functor XOR 1, L_0x55a1f3d94430, L_0x55a1f3d95060, C4<0>, C4<0>;
L_0x55a1f3d949a0 .functor AND 1, L_0x55a1f3d94e00, L_0x55a1f3d94f30, C4<1>, C4<1>;
L_0x55a1f3d94ab0 .functor AND 1, L_0x55a1f3d94e00, L_0x55a1f3d95060, C4<1>, C4<1>;
L_0x55a1f3d94b70 .functor OR 1, L_0x55a1f3d949a0, L_0x55a1f3d94ab0, C4<0>, C4<0>;
L_0x55a1f3d94c80 .functor AND 1, L_0x55a1f3d95060, L_0x55a1f3d94f30, C4<1>, C4<1>;
L_0x55a1f3d94cf0 .functor OR 1, L_0x55a1f3d94b70, L_0x55a1f3d94c80, C4<0>, C4<0>;
v0x55a1f2658040_0 .net *"_s0", 0 0, L_0x55a1f3d94430;  1 drivers
v0x55a1f2658100_0 .net *"_s10", 0 0, L_0x55a1f3d94c80;  1 drivers
v0x55a1f2618480_0 .net *"_s4", 0 0, L_0x55a1f3d949a0;  1 drivers
v0x55a1f263e0a0_0 .net *"_s6", 0 0, L_0x55a1f3d94ab0;  1 drivers
v0x55a1f2631750_0 .net *"_s8", 0 0, L_0x55a1f3d94b70;  1 drivers
v0x55a1f2624e00_0 .net "a", 0 0, L_0x55a1f3d94e00;  1 drivers
v0x55a1f2624ec0_0 .net "b", 0 0, L_0x55a1f3d94f30;  1 drivers
v0x55a1f25d7a50_0 .net "ca", 0 0, L_0x55a1f3d94cf0;  1 drivers
v0x55a1f25d7af0_0 .net "cin", 0 0, L_0x55a1f3d95060;  1 drivers
v0x55a1f260abd0_0 .net "sum", 0 0, L_0x55a1f3d948e0;  1 drivers
S_0x55a1f2ff7ff0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ff5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d95190 .functor XOR 1, L_0x55a1f3d95670, L_0x55a1f3d957a0, C4<0>, C4<0>;
L_0x55a1f3d95200 .functor XOR 1, L_0x55a1f3d95190, L_0x55a1f3d958d0, C4<0>, C4<0>;
L_0x55a1f3d95270 .functor AND 1, L_0x55a1f3d95670, L_0x55a1f3d957a0, C4<1>, C4<1>;
L_0x55a1f3d952e0 .functor AND 1, L_0x55a1f3d95670, L_0x55a1f3d958d0, C4<1>, C4<1>;
L_0x55a1f3d953a0 .functor OR 1, L_0x55a1f3d95270, L_0x55a1f3d952e0, C4<0>, C4<0>;
L_0x55a1f3d954b0 .functor AND 1, L_0x55a1f3d958d0, L_0x55a1f3d957a0, C4<1>, C4<1>;
L_0x55a1f3d95560 .functor OR 1, L_0x55a1f3d953a0, L_0x55a1f3d954b0, C4<0>, C4<0>;
v0x55a1f25e4440_0 .net *"_s0", 0 0, L_0x55a1f3d95190;  1 drivers
v0x55a1f25fd710_0 .net *"_s10", 0 0, L_0x55a1f3d954b0;  1 drivers
v0x55a1f25f0dc0_0 .net *"_s4", 0 0, L_0x55a1f3d95270;  1 drivers
v0x55a1f25b1200_0 .net *"_s6", 0 0, L_0x55a1f3d952e0;  1 drivers
v0x55a1f25d6e20_0 .net *"_s8", 0 0, L_0x55a1f3d953a0;  1 drivers
v0x55a1f25ca4d0_0 .net "a", 0 0, L_0x55a1f3d95670;  1 drivers
v0x55a1f25ca590_0 .net "b", 0 0, L_0x55a1f3d957a0;  1 drivers
v0x55a1f25bdb80_0 .net "ca", 0 0, L_0x55a1f3d95560;  1 drivers
v0x55a1f25bdc20_0 .net "cin", 0 0, L_0x55a1f3d958d0;  1 drivers
v0x55a1f253bb70_0 .net "sum", 0 0, L_0x55a1f3d95200;  1 drivers
S_0x55a1f3000a80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ff5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d95a40 .functor XOR 1, L_0x55a1f3d96010, L_0x55a1f3d96140, C4<0>, C4<0>;
L_0x55a1f3d95ab0 .functor XOR 1, L_0x55a1f3d95a40, L_0x55a1f3d962c0, C4<0>, C4<0>;
L_0x55a1f3d95b70 .functor AND 1, L_0x55a1f3d96010, L_0x55a1f3d96140, C4<1>, C4<1>;
L_0x55a1f3d95c80 .functor AND 1, L_0x55a1f3d96010, L_0x55a1f3d962c0, C4<1>, C4<1>;
L_0x55a1f3d95d40 .functor OR 1, L_0x55a1f3d95b70, L_0x55a1f3d95c80, C4<0>, C4<0>;
L_0x55a1f3d95e50 .functor AND 1, L_0x55a1f3d962c0, L_0x55a1f3d96140, C4<1>, C4<1>;
L_0x55a1f3d95f00 .functor OR 1, L_0x55a1f3d95d40, L_0x55a1f3d95e50, C4<0>, C4<0>;
v0x55a1f256ef10_0 .net *"_s0", 0 0, L_0x55a1f3d95a40;  1 drivers
v0x55a1f256efd0_0 .net *"_s10", 0 0, L_0x55a1f3d95e50;  1 drivers
v0x55a1f257b900_0 .net *"_s4", 0 0, L_0x55a1f3d95b70;  1 drivers
v0x55a1f2594bd0_0 .net *"_s6", 0 0, L_0x55a1f3d95c80;  1 drivers
v0x55a1f2588280_0 .net *"_s8", 0 0, L_0x55a1f3d95d40;  1 drivers
v0x55a1f25486c0_0 .net "a", 0 0, L_0x55a1f3d96010;  1 drivers
v0x55a1f2548780_0 .net "b", 0 0, L_0x55a1f3d96140;  1 drivers
v0x55a1f256e2e0_0 .net "ca", 0 0, L_0x55a1f3d95f00;  1 drivers
v0x55a1f256e380_0 .net "cin", 0 0, L_0x55a1f3d962c0;  1 drivers
v0x55a1f2561990_0 .net "sum", 0 0, L_0x55a1f3d95ab0;  1 drivers
S_0x55a1f30006a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ff5470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d963f0 .functor XOR 1, L_0x55a1f3d96890, L_0x55a1f3d96a50, C4<0>, C4<0>;
L_0x55a1f3d96460 .functor XOR 1, L_0x55a1f3d963f0, L_0x55a1f3d96c10, C4<0>, C4<0>;
L_0x55a1f3d964d0 .functor AND 1, L_0x55a1f3d96890, L_0x55a1f3d96a50, C4<1>, C4<1>;
L_0x55a1f3d96540 .functor AND 1, L_0x55a1f3d96890, L_0x55a1f3d96c10, C4<1>, C4<1>;
L_0x55a1f3d96600 .functor OR 1, L_0x55a1f3d964d0, L_0x55a1f3d96540, C4<0>, C4<0>;
L_0x55a1f3d96710 .functor AND 1, L_0x55a1f3d96c10, L_0x55a1f3d96a50, C4<1>, C4<1>;
L_0x55a1f3d96780 .functor OR 1, L_0x55a1f3d96600, L_0x55a1f3d96710, C4<0>, C4<0>;
v0x55a1f2555040_0 .net *"_s0", 0 0, L_0x55a1f3d963f0;  1 drivers
v0x55a1f2507c90_0 .net *"_s10", 0 0, L_0x55a1f3d96710;  1 drivers
v0x55a1f253ae10_0 .net *"_s4", 0 0, L_0x55a1f3d964d0;  1 drivers
v0x55a1f2514680_0 .net *"_s6", 0 0, L_0x55a1f3d96540;  1 drivers
v0x55a1f252d950_0 .net *"_s8", 0 0, L_0x55a1f3d96600;  1 drivers
v0x55a1f2521000_0 .net "a", 0 0, L_0x55a1f3d96890;  1 drivers
v0x55a1f25210c0_0 .net "b", 0 0, L_0x55a1f3d96a50;  1 drivers
v0x55a1f24e1440_0 .net "ca", 0 0, L_0x55a1f3d96780;  1 drivers
v0x55a1f24e14e0_0 .net "cin", 0 0, L_0x55a1f3d96c10;  1 drivers
v0x55a1f2507060_0 .net "sum", 0 0, L_0x55a1f3d96460;  1 drivers
S_0x55a1f2ff7bd0 .scope module, "a_11" "sixtyBitAdder" 10 89, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2eff900_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1f90;  1 drivers
L_0x7fcc609e1fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2eff9e0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1fd8;  1 drivers
v0x55a1f2f00d30_0 .net "a", 64 0, L_0x55a1f3dc4bf0;  1 drivers
v0x55a1f2f00e00_0 .net "b", 64 0, L_0x55a1f3dc4ce0;  1 drivers
v0x55a1f2efe1a0_0 .net "ca", 64 0, L_0x55a1f3dc4a10;  1 drivers
v0x55a1f2ef0ce0_0 .net "cin", 64 0, L_0x55a1f3dc4e90;  1 drivers
v0x55a1f2ef0dc0_0 .net "sum", 64 0, L_0x55a1f3dc4880;  1 drivers
L_0x55a1f3dae830 .part L_0x55a1f3dc4bf0, 0, 32;
L_0x55a1f3dae8d0 .part L_0x55a1f3dc4ce0, 0, 32;
L_0x55a1f3dae970 .part L_0x55a1f3dc4e90, 0, 32;
L_0x55a1f3dc45b0 .part L_0x55a1f3dc4bf0, 32, 32;
L_0x55a1f3dc46a0 .part L_0x55a1f3dc4ce0, 32, 32;
L_0x55a1f3dc4790 .part L_0x55a1f3dc4e90, 32, 32;
L_0x55a1f3dc4880 .concat8 [ 32 32 1 0], L_0x55a1f3dae560, L_0x55a1f3dc42e0, L_0x7fcc609e1fd8;
L_0x55a1f3dc4a10 .concat8 [ 1 32 32 0], L_0x7fcc609e1f90, L_0x55a1f3dae6a0, L_0x55a1f3dc4420;
S_0x55a1f2ffdb30 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2ff7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2fcab40_0 .net "a", 31 0, L_0x55a1f3dae830;  1 drivers
v0x55a1f2fcac20_0 .net "b", 31 0, L_0x55a1f3dae8d0;  1 drivers
v0x55a1f2fcbf70_0 .net "ca", 31 0, L_0x55a1f3dae6a0;  1 drivers
v0x55a1f2fcc040_0 .net "cin", 31 0, L_0x55a1f3dae970;  1 drivers
v0x55a1f2fc7bf0_0 .net "sum", 31 0, L_0x55a1f3dae560;  1 drivers
L_0x55a1f3da3440 .part L_0x55a1f3dae830, 0, 16;
L_0x55a1f3da34e0 .part L_0x55a1f3dae8d0, 0, 16;
L_0x55a1f3da3580 .part L_0x55a1f3dae970, 0, 16;
L_0x55a1f3dae250 .part L_0x55a1f3dae830, 16, 16;
L_0x55a1f3dae340 .part L_0x55a1f3dae8d0, 16, 16;
L_0x55a1f3dae430 .part L_0x55a1f3dae970, 16, 16;
L_0x55a1f3dae560 .concat8 [ 16 16 0 0], L_0x55a1f3da3140, L_0x55a1f3dadf50;
L_0x55a1f3dae6a0 .concat8 [ 16 16 0 0], L_0x55a1f3da31e0, L_0x55a1f3dadff0;
S_0x55a1f2ffd750 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2ffdb30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f23f4960_0 .net "a", 15 0, L_0x55a1f3da3440;  1 drivers
v0x55a1f23e8010_0 .net "b", 15 0, L_0x55a1f3da34e0;  1 drivers
v0x55a1f23a8450_0 .net "ca", 15 0, L_0x55a1f3da31e0;  1 drivers
v0x55a1f23ce070_0 .net "cin", 15 0, L_0x55a1f3da3580;  1 drivers
v0x55a1f23c1720_0 .net "sum", 15 0, L_0x55a1f3da3140;  1 drivers
L_0x55a1f3d9b150 .part L_0x55a1f3da3440, 0, 4;
L_0x55a1f3d9b1f0 .part L_0x55a1f3da34e0, 0, 4;
L_0x55a1f3d9b290 .part L_0x55a1f3da3580, 0, 4;
L_0x55a1f3d9d9e0 .part L_0x55a1f3da3440, 4, 4;
L_0x55a1f3d9dad0 .part L_0x55a1f3da34e0, 4, 4;
L_0x55a1f3d9dbc0 .part L_0x55a1f3da3580, 4, 4;
L_0x55a1f3da03a0 .part L_0x55a1f3da3440, 8, 4;
L_0x55a1f3da0440 .part L_0x55a1f3da34e0, 8, 4;
L_0x55a1f3da0530 .part L_0x55a1f3da3580, 8, 4;
L_0x55a1f3da2d40 .part L_0x55a1f3da3440, 12, 4;
L_0x55a1f3da2e70 .part L_0x55a1f3da34e0, 12, 4;
L_0x55a1f3da2fa0 .part L_0x55a1f3da3580, 12, 4;
L_0x55a1f3da3140 .concat8 [ 4 4 4 4], L_0x55a1f3d9af40, L_0x55a1f3d9d7d0, L_0x55a1f3da0190, L_0x55a1f3da2b30;
L_0x55a1f3da31e0 .concat8 [ 4 4 4 4], L_0x55a1f3d9afe0, L_0x55a1f3d9d870, L_0x55a1f3da0230, L_0x55a1f3da2bd0;
S_0x55a1f2ffabe0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2ffd750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35b56b0_0 .net "a", 3 0, L_0x55a1f3d9b150;  1 drivers
v0x55a1f35c20a0_0 .net "b", 3 0, L_0x55a1f3d9b1f0;  1 drivers
v0x55a1f35db370_0 .net "ca", 3 0, L_0x55a1f3d9afe0;  1 drivers
v0x55a1f35cea20_0 .net "cin", 3 0, L_0x55a1f3d9b290;  1 drivers
v0x55a1f358ee60_0 .net "sum", 3 0, L_0x55a1f3d9af40;  1 drivers
L_0x55a1f3d98f60 .part L_0x55a1f3d9b150, 0, 1;
L_0x55a1f3d99090 .part L_0x55a1f3d9b1f0, 0, 1;
L_0x55a1f3d991c0 .part L_0x55a1f3d9b290, 0, 1;
L_0x55a1f3d99790 .part L_0x55a1f3d9b150, 1, 1;
L_0x55a1f3d998c0 .part L_0x55a1f3d9b1f0, 1, 1;
L_0x55a1f3d999f0 .part L_0x55a1f3d9b290, 1, 1;
L_0x55a1f3d9a0b0 .part L_0x55a1f3d9b150, 2, 1;
L_0x55a1f3d9a1e0 .part L_0x55a1f3d9b1f0, 2, 1;
L_0x55a1f3d9a360 .part L_0x55a1f3d9b290, 2, 1;
L_0x55a1f3d9a930 .part L_0x55a1f3d9b150, 3, 1;
L_0x55a1f3d9ab50 .part L_0x55a1f3d9b1f0, 3, 1;
L_0x55a1f3d9ad10 .part L_0x55a1f3d9b290, 3, 1;
L_0x55a1f3d9af40 .concat8 [ 1 1 1 1], L_0x55a1f3d96dd0, L_0x55a1f3d99360, L_0x55a1f3d99b90, L_0x55a1f3d9a500;
L_0x55a1f3d9afe0 .concat8 [ 1 1 1 1], L_0x55a1f3d98e50, L_0x55a1f3d99680, L_0x55a1f3d99fa0, L_0x55a1f3d9a820;
S_0x55a1f2ffa800 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ffabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d973e0 .functor XOR 1, L_0x55a1f3d98f60, L_0x55a1f3d99090, C4<0>, C4<0>;
L_0x55a1f3d96dd0 .functor XOR 1, L_0x55a1f3d973e0, L_0x55a1f3d991c0, C4<0>, C4<0>;
L_0x55a1f3d98b00 .functor AND 1, L_0x55a1f3d98f60, L_0x55a1f3d99090, C4<1>, C4<1>;
L_0x55a1f3d98c10 .functor AND 1, L_0x55a1f3d98f60, L_0x55a1f3d991c0, C4<1>, C4<1>;
L_0x55a1f3d98cd0 .functor OR 1, L_0x55a1f3d98b00, L_0x55a1f3d98c10, C4<0>, C4<0>;
L_0x55a1f3d98de0 .functor AND 1, L_0x55a1f3d991c0, L_0x55a1f3d99090, C4<1>, C4<1>;
L_0x55a1f3d98e50 .functor OR 1, L_0x55a1f3d98cd0, L_0x55a1f3d98de0, C4<0>, C4<0>;
v0x55a1f3754fa0_0 .net *"_s0", 0 0, L_0x55a1f3d973e0;  1 drivers
v0x55a1f3748650_0 .net *"_s10", 0 0, L_0x55a1f3d98de0;  1 drivers
v0x55a1f373bd00_0 .net *"_s4", 0 0, L_0x55a1f3d98b00;  1 drivers
v0x55a1f36ee950_0 .net *"_s6", 0 0, L_0x55a1f3d98c10;  1 drivers
v0x55a1f3721ad0_0 .net *"_s8", 0 0, L_0x55a1f3d98cd0;  1 drivers
v0x55a1f36fb340_0 .net "a", 0 0, L_0x55a1f3d98f60;  1 drivers
v0x55a1f36fb400_0 .net "b", 0 0, L_0x55a1f3d99090;  1 drivers
v0x55a1f3714610_0 .net "ca", 0 0, L_0x55a1f3d98e50;  1 drivers
v0x55a1f37146b0_0 .net "cin", 0 0, L_0x55a1f3d991c0;  1 drivers
v0x55a1f3707cc0_0 .net "sum", 0 0, L_0x55a1f3d96dd0;  1 drivers
S_0x55a1f2ff7850 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ffabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d992f0 .functor XOR 1, L_0x55a1f3d99790, L_0x55a1f3d998c0, C4<0>, C4<0>;
L_0x55a1f3d99360 .functor XOR 1, L_0x55a1f3d992f0, L_0x55a1f3d999f0, C4<0>, C4<0>;
L_0x55a1f3d993d0 .functor AND 1, L_0x55a1f3d99790, L_0x55a1f3d998c0, C4<1>, C4<1>;
L_0x55a1f3d99440 .functor AND 1, L_0x55a1f3d99790, L_0x55a1f3d999f0, C4<1>, C4<1>;
L_0x55a1f3d99500 .functor OR 1, L_0x55a1f3d993d0, L_0x55a1f3d99440, C4<0>, C4<0>;
L_0x55a1f3d99610 .functor AND 1, L_0x55a1f3d999f0, L_0x55a1f3d998c0, C4<1>, C4<1>;
L_0x55a1f3d99680 .functor OR 1, L_0x55a1f3d99500, L_0x55a1f3d99610, C4<0>, C4<0>;
v0x55a1f36c8100_0 .net *"_s0", 0 0, L_0x55a1f3d992f0;  1 drivers
v0x55a1f36edd20_0 .net *"_s10", 0 0, L_0x55a1f3d99610;  1 drivers
v0x55a1f36e13d0_0 .net *"_s4", 0 0, L_0x55a1f3d993d0;  1 drivers
v0x55a1f36d4a80_0 .net *"_s6", 0 0, L_0x55a1f3d99440;  1 drivers
v0x55a1f36529b0_0 .net *"_s8", 0 0, L_0x55a1f3d99500;  1 drivers
v0x55a1f3685d50_0 .net "a", 0 0, L_0x55a1f3d99790;  1 drivers
v0x55a1f3685e10_0 .net "b", 0 0, L_0x55a1f3d998c0;  1 drivers
v0x55a1f3692740_0 .net "ca", 0 0, L_0x55a1f3d99680;  1 drivers
v0x55a1f36927e0_0 .net "cin", 0 0, L_0x55a1f3d999f0;  1 drivers
v0x55a1f36aba10_0 .net "sum", 0 0, L_0x55a1f3d99360;  1 drivers
S_0x55a1f2ffeb80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ffabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d99b20 .functor XOR 1, L_0x55a1f3d9a0b0, L_0x55a1f3d9a1e0, C4<0>, C4<0>;
L_0x55a1f3d99b90 .functor XOR 1, L_0x55a1f3d99b20, L_0x55a1f3d9a360, C4<0>, C4<0>;
L_0x55a1f3d99c50 .functor AND 1, L_0x55a1f3d9a0b0, L_0x55a1f3d9a1e0, C4<1>, C4<1>;
L_0x55a1f3d99d60 .functor AND 1, L_0x55a1f3d9a0b0, L_0x55a1f3d9a360, C4<1>, C4<1>;
L_0x55a1f3d99e20 .functor OR 1, L_0x55a1f3d99c50, L_0x55a1f3d99d60, C4<0>, C4<0>;
L_0x55a1f3d99f30 .functor AND 1, L_0x55a1f3d9a360, L_0x55a1f3d9a1e0, C4<1>, C4<1>;
L_0x55a1f3d99fa0 .functor OR 1, L_0x55a1f3d99e20, L_0x55a1f3d99f30, C4<0>, C4<0>;
v0x55a1f369f0c0_0 .net *"_s0", 0 0, L_0x55a1f3d99b20;  1 drivers
v0x55a1f369f180_0 .net *"_s10", 0 0, L_0x55a1f3d99f30;  1 drivers
v0x55a1f365f500_0 .net *"_s4", 0 0, L_0x55a1f3d99c50;  1 drivers
v0x55a1f3685120_0 .net *"_s6", 0 0, L_0x55a1f3d99d60;  1 drivers
v0x55a1f36787d0_0 .net *"_s8", 0 0, L_0x55a1f3d99e20;  1 drivers
v0x55a1f366be80_0 .net "a", 0 0, L_0x55a1f3d9a0b0;  1 drivers
v0x55a1f366bf40_0 .net "b", 0 0, L_0x55a1f3d9a1e0;  1 drivers
v0x55a1f361ead0_0 .net "ca", 0 0, L_0x55a1f3d99fa0;  1 drivers
v0x55a1f361eb70_0 .net "cin", 0 0, L_0x55a1f3d9a360;  1 drivers
v0x55a1f3651c50_0 .net "sum", 0 0, L_0x55a1f3d99b90;  1 drivers
S_0x55a1f2ffffb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ffabe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9a490 .functor XOR 1, L_0x55a1f3d9a930, L_0x55a1f3d9ab50, C4<0>, C4<0>;
L_0x55a1f3d9a500 .functor XOR 1, L_0x55a1f3d9a490, L_0x55a1f3d9ad10, C4<0>, C4<0>;
L_0x55a1f3d9a570 .functor AND 1, L_0x55a1f3d9a930, L_0x55a1f3d9ab50, C4<1>, C4<1>;
L_0x55a1f3d9a5e0 .functor AND 1, L_0x55a1f3d9a930, L_0x55a1f3d9ad10, C4<1>, C4<1>;
L_0x55a1f3d9a6a0 .functor OR 1, L_0x55a1f3d9a570, L_0x55a1f3d9a5e0, C4<0>, C4<0>;
L_0x55a1f3d9a7b0 .functor AND 1, L_0x55a1f3d9ad10, L_0x55a1f3d9ab50, C4<1>, C4<1>;
L_0x55a1f3d9a820 .functor OR 1, L_0x55a1f3d9a6a0, L_0x55a1f3d9a7b0, C4<0>, C4<0>;
v0x55a1f362b4c0_0 .net *"_s0", 0 0, L_0x55a1f3d9a490;  1 drivers
v0x55a1f3644790_0 .net *"_s10", 0 0, L_0x55a1f3d9a7b0;  1 drivers
v0x55a1f3637e40_0 .net *"_s4", 0 0, L_0x55a1f3d9a570;  1 drivers
v0x55a1f35f8280_0 .net *"_s6", 0 0, L_0x55a1f3d9a5e0;  1 drivers
v0x55a1f361dea0_0 .net *"_s8", 0 0, L_0x55a1f3d9a6a0;  1 drivers
v0x55a1f3611550_0 .net "a", 0 0, L_0x55a1f3d9a930;  1 drivers
v0x55a1f3611610_0 .net "b", 0 0, L_0x55a1f3d9ab50;  1 drivers
v0x55a1f3604c00_0 .net "ca", 0 0, L_0x55a1f3d9a820;  1 drivers
v0x55a1f3604ca0_0 .net "cin", 0 0, L_0x55a1f3d9ad10;  1 drivers
v0x55a1f3582310_0 .net "sum", 0 0, L_0x55a1f3d9a500;  1 drivers
S_0x55a1f2ffbc30 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2ffd750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33e17e0_0 .net "a", 3 0, L_0x55a1f3d9d9e0;  1 drivers
v0x55a1f3414b80_0 .net "b", 3 0, L_0x55a1f3d9dad0;  1 drivers
v0x55a1f3421570_0 .net "ca", 3 0, L_0x55a1f3d9d870;  1 drivers
v0x55a1f343a840_0 .net "cin", 3 0, L_0x55a1f3d9dbc0;  1 drivers
v0x55a1f342def0_0 .net "sum", 3 0, L_0x55a1f3d9d7d0;  1 drivers
L_0x55a1f3d9b850 .part L_0x55a1f3d9d9e0, 0, 1;
L_0x55a1f3d9b980 .part L_0x55a1f3d9dad0, 0, 1;
L_0x55a1f3d9bab0 .part L_0x55a1f3d9dbc0, 0, 1;
L_0x55a1f3d9c080 .part L_0x55a1f3d9d9e0, 1, 1;
L_0x55a1f3d9c1b0 .part L_0x55a1f3d9dad0, 1, 1;
L_0x55a1f3d9c2e0 .part L_0x55a1f3d9dbc0, 1, 1;
L_0x55a1f3d9c9a0 .part L_0x55a1f3d9d9e0, 2, 1;
L_0x55a1f3d9cad0 .part L_0x55a1f3d9dad0, 2, 1;
L_0x55a1f3d9cc50 .part L_0x55a1f3d9dbc0, 2, 1;
L_0x55a1f3d9d220 .part L_0x55a1f3d9d9e0, 3, 1;
L_0x55a1f3d9d3e0 .part L_0x55a1f3d9dad0, 3, 1;
L_0x55a1f3d9d5a0 .part L_0x55a1f3d9dbc0, 3, 1;
L_0x55a1f3d9d7d0 .concat8 [ 1 1 1 1], L_0x55a1f3d9b330, L_0x55a1f3d9bc50, L_0x55a1f3d9c480, L_0x55a1f3d9cdf0;
L_0x55a1f3d9d870 .concat8 [ 1 1 1 1], L_0x55a1f3d9b740, L_0x55a1f3d9bf70, L_0x55a1f3d9c890, L_0x55a1f3d9d110;
S_0x55a1f2ffd060 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ffbc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9aed0 .functor XOR 1, L_0x55a1f3d9b850, L_0x55a1f3d9b980, C4<0>, C4<0>;
L_0x55a1f3d9b330 .functor XOR 1, L_0x55a1f3d9aed0, L_0x55a1f3d9bab0, C4<0>, C4<0>;
L_0x55a1f3d9b3f0 .functor AND 1, L_0x55a1f3d9b850, L_0x55a1f3d9b980, C4<1>, C4<1>;
L_0x55a1f3d9b500 .functor AND 1, L_0x55a1f3d9b850, L_0x55a1f3d9bab0, C4<1>, C4<1>;
L_0x55a1f3d9b5c0 .functor OR 1, L_0x55a1f3d9b3f0, L_0x55a1f3d9b500, C4<0>, C4<0>;
L_0x55a1f3d9b6d0 .functor AND 1, L_0x55a1f3d9bab0, L_0x55a1f3d9b980, C4<1>, C4<1>;
L_0x55a1f3d9b740 .functor OR 1, L_0x55a1f3d9b5c0, L_0x55a1f3d9b6d0, C4<0>, C4<0>;
v0x55a1f35b4a80_0 .net *"_s0", 0 0, L_0x55a1f3d9aed0;  1 drivers
v0x55a1f35b4b40_0 .net *"_s10", 0 0, L_0x55a1f3d9b6d0;  1 drivers
v0x55a1f35a8130_0 .net *"_s4", 0 0, L_0x55a1f3d9b3f0;  1 drivers
v0x55a1f359b7e0_0 .net *"_s6", 0 0, L_0x55a1f3d9b500;  1 drivers
v0x55a1f354e430_0 .net *"_s8", 0 0, L_0x55a1f3d9b5c0;  1 drivers
v0x55a1f35815b0_0 .net "a", 0 0, L_0x55a1f3d9b850;  1 drivers
v0x55a1f3581670_0 .net "b", 0 0, L_0x55a1f3d9b980;  1 drivers
v0x55a1f355ae20_0 .net "ca", 0 0, L_0x55a1f3d9b740;  1 drivers
v0x55a1f355aec0_0 .net "cin", 0 0, L_0x55a1f3d9bab0;  1 drivers
v0x55a1f35740f0_0 .net "sum", 0 0, L_0x55a1f3d9b330;  1 drivers
S_0x55a1f2ff8ce0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ffbc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9bbe0 .functor XOR 1, L_0x55a1f3d9c080, L_0x55a1f3d9c1b0, C4<0>, C4<0>;
L_0x55a1f3d9bc50 .functor XOR 1, L_0x55a1f3d9bbe0, L_0x55a1f3d9c2e0, C4<0>, C4<0>;
L_0x55a1f3d9bcc0 .functor AND 1, L_0x55a1f3d9c080, L_0x55a1f3d9c1b0, C4<1>, C4<1>;
L_0x55a1f3d9bd30 .functor AND 1, L_0x55a1f3d9c080, L_0x55a1f3d9c2e0, C4<1>, C4<1>;
L_0x55a1f3d9bdf0 .functor OR 1, L_0x55a1f3d9bcc0, L_0x55a1f3d9bd30, C4<0>, C4<0>;
L_0x55a1f3d9bf00 .functor AND 1, L_0x55a1f3d9c2e0, L_0x55a1f3d9c1b0, C4<1>, C4<1>;
L_0x55a1f3d9bf70 .functor OR 1, L_0x55a1f3d9bdf0, L_0x55a1f3d9bf00, C4<0>, C4<0>;
v0x55a1f35677a0_0 .net *"_s0", 0 0, L_0x55a1f3d9bbe0;  1 drivers
v0x55a1f3527be0_0 .net *"_s10", 0 0, L_0x55a1f3d9bf00;  1 drivers
v0x55a1f354d800_0 .net *"_s4", 0 0, L_0x55a1f3d9bcc0;  1 drivers
v0x55a1f3540eb0_0 .net *"_s6", 0 0, L_0x55a1f3d9bd30;  1 drivers
v0x55a1f3534560_0 .net *"_s8", 0 0, L_0x55a1f3d9bdf0;  1 drivers
v0x55a1f34b1600_0 .net "a", 0 0, L_0x55a1f3d9c080;  1 drivers
v0x55a1f34b16c0_0 .net "b", 0 0, L_0x55a1f3d9c1b0;  1 drivers
v0x55a1f34e49a0_0 .net "ca", 0 0, L_0x55a1f3d9bf70;  1 drivers
v0x55a1f34e4a40_0 .net "cin", 0 0, L_0x55a1f3d9c2e0;  1 drivers
v0x55a1f34f1390_0 .net "sum", 0 0, L_0x55a1f3d9bc50;  1 drivers
S_0x55a1f2ffa110 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ffbc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9c410 .functor XOR 1, L_0x55a1f3d9c9a0, L_0x55a1f3d9cad0, C4<0>, C4<0>;
L_0x55a1f3d9c480 .functor XOR 1, L_0x55a1f3d9c410, L_0x55a1f3d9cc50, C4<0>, C4<0>;
L_0x55a1f3d9c540 .functor AND 1, L_0x55a1f3d9c9a0, L_0x55a1f3d9cad0, C4<1>, C4<1>;
L_0x55a1f3d9c650 .functor AND 1, L_0x55a1f3d9c9a0, L_0x55a1f3d9cc50, C4<1>, C4<1>;
L_0x55a1f3d9c710 .functor OR 1, L_0x55a1f3d9c540, L_0x55a1f3d9c650, C4<0>, C4<0>;
L_0x55a1f3d9c820 .functor AND 1, L_0x55a1f3d9cc50, L_0x55a1f3d9cad0, C4<1>, C4<1>;
L_0x55a1f3d9c890 .functor OR 1, L_0x55a1f3d9c710, L_0x55a1f3d9c820, C4<0>, C4<0>;
v0x55a1f350a660_0 .net *"_s0", 0 0, L_0x55a1f3d9c410;  1 drivers
v0x55a1f350a720_0 .net *"_s10", 0 0, L_0x55a1f3d9c820;  1 drivers
v0x55a1f34fdd10_0 .net *"_s4", 0 0, L_0x55a1f3d9c540;  1 drivers
v0x55a1f34be150_0 .net *"_s6", 0 0, L_0x55a1f3d9c650;  1 drivers
v0x55a1f34e3d70_0 .net *"_s8", 0 0, L_0x55a1f3d9c710;  1 drivers
v0x55a1f34d7420_0 .net "a", 0 0, L_0x55a1f3d9c9a0;  1 drivers
v0x55a1f34d74e0_0 .net "b", 0 0, L_0x55a1f3d9cad0;  1 drivers
v0x55a1f34caad0_0 .net "ca", 0 0, L_0x55a1f3d9c890;  1 drivers
v0x55a1f34cab70_0 .net "cin", 0 0, L_0x55a1f3d9cc50;  1 drivers
v0x55a1f347d720_0 .net "sum", 0 0, L_0x55a1f3d9c480;  1 drivers
S_0x55a1f2ff5dd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ffbc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9cd80 .functor XOR 1, L_0x55a1f3d9d220, L_0x55a1f3d9d3e0, C4<0>, C4<0>;
L_0x55a1f3d9cdf0 .functor XOR 1, L_0x55a1f3d9cd80, L_0x55a1f3d9d5a0, C4<0>, C4<0>;
L_0x55a1f3d9ce60 .functor AND 1, L_0x55a1f3d9d220, L_0x55a1f3d9d3e0, C4<1>, C4<1>;
L_0x55a1f3d9ced0 .functor AND 1, L_0x55a1f3d9d220, L_0x55a1f3d9d5a0, C4<1>, C4<1>;
L_0x55a1f3d9cf90 .functor OR 1, L_0x55a1f3d9ce60, L_0x55a1f3d9ced0, C4<0>, C4<0>;
L_0x55a1f3d9d0a0 .functor AND 1, L_0x55a1f3d9d5a0, L_0x55a1f3d9d3e0, C4<1>, C4<1>;
L_0x55a1f3d9d110 .functor OR 1, L_0x55a1f3d9cf90, L_0x55a1f3d9d0a0, C4<0>, C4<0>;
v0x55a1f34b08a0_0 .net *"_s0", 0 0, L_0x55a1f3d9cd80;  1 drivers
v0x55a1f348a110_0 .net *"_s10", 0 0, L_0x55a1f3d9d0a0;  1 drivers
v0x55a1f34a33e0_0 .net *"_s4", 0 0, L_0x55a1f3d9ce60;  1 drivers
v0x55a1f3496a90_0 .net *"_s6", 0 0, L_0x55a1f3d9ced0;  1 drivers
v0x55a1f3456ed0_0 .net *"_s8", 0 0, L_0x55a1f3d9cf90;  1 drivers
v0x55a1f347caf0_0 .net "a", 0 0, L_0x55a1f3d9d220;  1 drivers
v0x55a1f347cbb0_0 .net "b", 0 0, L_0x55a1f3d9d3e0;  1 drivers
v0x55a1f34701a0_0 .net "ca", 0 0, L_0x55a1f3d9d110;  1 drivers
v0x55a1f3470240_0 .net "cin", 0 0, L_0x55a1f3d9d5a0;  1 drivers
v0x55a1f3463850_0 .net "sum", 0 0, L_0x55a1f3d9cdf0;  1 drivers
S_0x55a1f2ff7160 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2ffd750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32c2660_0 .net "a", 3 0, L_0x55a1f3da03a0;  1 drivers
v0x55a1f32405b0_0 .net "b", 3 0, L_0x55a1f3da0440;  1 drivers
v0x55a1f32739f0_0 .net "ca", 3 0, L_0x55a1f3da0230;  1 drivers
v0x55a1f32803e0_0 .net "cin", 3 0, L_0x55a1f3da0530;  1 drivers
v0x55a1f32996b0_0 .net "sum", 3 0, L_0x55a1f3da0190;  1 drivers
L_0x55a1f3d9e1d0 .part L_0x55a1f3da03a0, 0, 1;
L_0x55a1f3d9e300 .part L_0x55a1f3da0440, 0, 1;
L_0x55a1f3d9e430 .part L_0x55a1f3da0530, 0, 1;
L_0x55a1f3d9ea00 .part L_0x55a1f3da03a0, 1, 1;
L_0x55a1f3d9eb30 .part L_0x55a1f3da0440, 1, 1;
L_0x55a1f3d9ec60 .part L_0x55a1f3da0530, 1, 1;
L_0x55a1f3d9f360 .part L_0x55a1f3da03a0, 2, 1;
L_0x55a1f3d9f490 .part L_0x55a1f3da0440, 2, 1;
L_0x55a1f3d9f610 .part L_0x55a1f3da0530, 2, 1;
L_0x55a1f3d9fbe0 .part L_0x55a1f3da03a0, 3, 1;
L_0x55a1f3d9fda0 .part L_0x55a1f3da0440, 3, 1;
L_0x55a1f3d9ff60 .part L_0x55a1f3da0530, 3, 1;
L_0x55a1f3da0190 .concat8 [ 1 1 1 1], L_0x55a1f3d9dcb0, L_0x55a1f3d9e5d0, L_0x55a1f3d9ee00, L_0x55a1f3d9f7b0;
L_0x55a1f3da0230 .concat8 [ 1 1 1 1], L_0x55a1f3d9e0c0, L_0x55a1f3d9e8f0, L_0x55a1f3d9f250, L_0x55a1f3d9fad0;
S_0x55a1f2feb6a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ff7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9d760 .functor XOR 1, L_0x55a1f3d9e1d0, L_0x55a1f3d9e300, C4<0>, C4<0>;
L_0x55a1f3d9dcb0 .functor XOR 1, L_0x55a1f3d9d760, L_0x55a1f3d9e430, C4<0>, C4<0>;
L_0x55a1f3d9dd70 .functor AND 1, L_0x55a1f3d9e1d0, L_0x55a1f3d9e300, C4<1>, C4<1>;
L_0x55a1f3d9de80 .functor AND 1, L_0x55a1f3d9e1d0, L_0x55a1f3d9e430, C4<1>, C4<1>;
L_0x55a1f3d9df40 .functor OR 1, L_0x55a1f3d9dd70, L_0x55a1f3d9de80, C4<0>, C4<0>;
L_0x55a1f3d9e050 .functor AND 1, L_0x55a1f3d9e430, L_0x55a1f3d9e300, C4<1>, C4<1>;
L_0x55a1f3d9e0c0 .functor OR 1, L_0x55a1f3d9df40, L_0x55a1f3d9e050, C4<0>, C4<0>;
v0x55a1f33ee330_0 .net *"_s0", 0 0, L_0x55a1f3d9d760;  1 drivers
v0x55a1f33ee3d0_0 .net *"_s10", 0 0, L_0x55a1f3d9e050;  1 drivers
v0x55a1f3413f50_0 .net *"_s4", 0 0, L_0x55a1f3d9dd70;  1 drivers
v0x55a1f3407600_0 .net *"_s6", 0 0, L_0x55a1f3d9de80;  1 drivers
v0x55a1f33facb0_0 .net *"_s8", 0 0, L_0x55a1f3d9df40;  1 drivers
v0x55a1f33ad900_0 .net "a", 0 0, L_0x55a1f3d9e1d0;  1 drivers
v0x55a1f33ad9c0_0 .net "b", 0 0, L_0x55a1f3d9e300;  1 drivers
v0x55a1f33e0a80_0 .net "ca", 0 0, L_0x55a1f3d9e0c0;  1 drivers
v0x55a1f33e0b20_0 .net "cin", 0 0, L_0x55a1f3d9e430;  1 drivers
v0x55a1f33ba2f0_0 .net "sum", 0 0, L_0x55a1f3d9dcb0;  1 drivers
S_0x55a1f2ff4130 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ff7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9e560 .functor XOR 1, L_0x55a1f3d9ea00, L_0x55a1f3d9eb30, C4<0>, C4<0>;
L_0x55a1f3d9e5d0 .functor XOR 1, L_0x55a1f3d9e560, L_0x55a1f3d9ec60, C4<0>, C4<0>;
L_0x55a1f3d9e640 .functor AND 1, L_0x55a1f3d9ea00, L_0x55a1f3d9eb30, C4<1>, C4<1>;
L_0x55a1f3d9e6b0 .functor AND 1, L_0x55a1f3d9ea00, L_0x55a1f3d9ec60, C4<1>, C4<1>;
L_0x55a1f3d9e770 .functor OR 1, L_0x55a1f3d9e640, L_0x55a1f3d9e6b0, C4<0>, C4<0>;
L_0x55a1f3d9e880 .functor AND 1, L_0x55a1f3d9ec60, L_0x55a1f3d9eb30, C4<1>, C4<1>;
L_0x55a1f3d9e8f0 .functor OR 1, L_0x55a1f3d9e770, L_0x55a1f3d9e880, C4<0>, C4<0>;
v0x55a1f33d35c0_0 .net *"_s0", 0 0, L_0x55a1f3d9e560;  1 drivers
v0x55a1f33c6c70_0 .net *"_s10", 0 0, L_0x55a1f3d9e880;  1 drivers
v0x55a1f33870b0_0 .net *"_s4", 0 0, L_0x55a1f3d9e640;  1 drivers
v0x55a1f33accd0_0 .net *"_s6", 0 0, L_0x55a1f3d9e6b0;  1 drivers
v0x55a1f33a0380_0 .net *"_s8", 0 0, L_0x55a1f3d9e770;  1 drivers
v0x55a1f3393a30_0 .net "a", 0 0, L_0x55a1f3d9ea00;  1 drivers
v0x55a1f3393af0_0 .net "b", 0 0, L_0x55a1f3d9eb30;  1 drivers
v0x55a1f3310410_0 .net "ca", 0 0, L_0x55a1f3d9e8f0;  1 drivers
v0x55a1f33104b0_0 .net "cin", 0 0, L_0x55a1f3d9ec60;  1 drivers
v0x55a1f33437b0_0 .net "sum", 0 0, L_0x55a1f3d9e5d0;  1 drivers
S_0x55a1f2ff3d50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ff7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9ed90 .functor XOR 1, L_0x55a1f3d9f360, L_0x55a1f3d9f490, C4<0>, C4<0>;
L_0x55a1f3d9ee00 .functor XOR 1, L_0x55a1f3d9ed90, L_0x55a1f3d9f610, C4<0>, C4<0>;
L_0x55a1f3d9eec0 .functor AND 1, L_0x55a1f3d9f360, L_0x55a1f3d9f490, C4<1>, C4<1>;
L_0x55a1f3d9efd0 .functor AND 1, L_0x55a1f3d9f360, L_0x55a1f3d9f610, C4<1>, C4<1>;
L_0x55a1f3d9f090 .functor OR 1, L_0x55a1f3d9eec0, L_0x55a1f3d9efd0, C4<0>, C4<0>;
L_0x55a1f3d9f1a0 .functor AND 1, L_0x55a1f3d9f610, L_0x55a1f3d9f490, C4<1>, C4<1>;
L_0x55a1f3d9f250 .functor OR 1, L_0x55a1f3d9f090, L_0x55a1f3d9f1a0, C4<0>, C4<0>;
v0x55a1f33501a0_0 .net *"_s0", 0 0, L_0x55a1f3d9ed90;  1 drivers
v0x55a1f3350260_0 .net *"_s10", 0 0, L_0x55a1f3d9f1a0;  1 drivers
v0x55a1f3369470_0 .net *"_s4", 0 0, L_0x55a1f3d9eec0;  1 drivers
v0x55a1f335cb20_0 .net *"_s6", 0 0, L_0x55a1f3d9efd0;  1 drivers
v0x55a1f331cf60_0 .net *"_s8", 0 0, L_0x55a1f3d9f090;  1 drivers
v0x55a1f3342b80_0 .net "a", 0 0, L_0x55a1f3d9f360;  1 drivers
v0x55a1f3342c40_0 .net "b", 0 0, L_0x55a1f3d9f490;  1 drivers
v0x55a1f3336230_0 .net "ca", 0 0, L_0x55a1f3d9f250;  1 drivers
v0x55a1f33362d0_0 .net "cin", 0 0, L_0x55a1f3d9f610;  1 drivers
v0x55a1f33298e0_0 .net "sum", 0 0, L_0x55a1f3d9ee00;  1 drivers
S_0x55a1f2feb280 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ff7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d9f740 .functor XOR 1, L_0x55a1f3d9fbe0, L_0x55a1f3d9fda0, C4<0>, C4<0>;
L_0x55a1f3d9f7b0 .functor XOR 1, L_0x55a1f3d9f740, L_0x55a1f3d9ff60, C4<0>, C4<0>;
L_0x55a1f3d9f820 .functor AND 1, L_0x55a1f3d9fbe0, L_0x55a1f3d9fda0, C4<1>, C4<1>;
L_0x55a1f3d9f890 .functor AND 1, L_0x55a1f3d9fbe0, L_0x55a1f3d9ff60, C4<1>, C4<1>;
L_0x55a1f3d9f950 .functor OR 1, L_0x55a1f3d9f820, L_0x55a1f3d9f890, C4<0>, C4<0>;
L_0x55a1f3d9fa60 .functor AND 1, L_0x55a1f3d9ff60, L_0x55a1f3d9fda0, C4<1>, C4<1>;
L_0x55a1f3d9fad0 .functor OR 1, L_0x55a1f3d9f950, L_0x55a1f3d9fa60, C4<0>, C4<0>;
v0x55a1f32dc530_0 .net *"_s0", 0 0, L_0x55a1f3d9f740;  1 drivers
v0x55a1f330f6b0_0 .net *"_s10", 0 0, L_0x55a1f3d9fa60;  1 drivers
v0x55a1f32e8f20_0 .net *"_s4", 0 0, L_0x55a1f3d9f820;  1 drivers
v0x55a1f33021f0_0 .net *"_s6", 0 0, L_0x55a1f3d9f890;  1 drivers
v0x55a1f32f58a0_0 .net *"_s8", 0 0, L_0x55a1f3d9f950;  1 drivers
v0x55a1f32b5ce0_0 .net "a", 0 0, L_0x55a1f3d9fbe0;  1 drivers
v0x55a1f32b5da0_0 .net "b", 0 0, L_0x55a1f3d9fda0;  1 drivers
v0x55a1f32db900_0 .net "ca", 0 0, L_0x55a1f3d9fad0;  1 drivers
v0x55a1f32db9a0_0 .net "cin", 0 0, L_0x55a1f3d9ff60;  1 drivers
v0x55a1f32cefb0_0 .net "sum", 0 0, L_0x55a1f3d9f7b0;  1 drivers
S_0x55a1f2ff11e0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2ffd750;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f312f360_0 .net "a", 3 0, L_0x55a1f3da2d40;  1 drivers
v0x55a1f3122a10_0 .net "b", 3 0, L_0x55a1f3da2e70;  1 drivers
v0x55a1f239b900_0 .net "ca", 3 0, L_0x55a1f3da2bd0;  1 drivers
v0x55a1f23ceca0_0 .net "cin", 3 0, L_0x55a1f3da2fa0;  1 drivers
v0x55a1f23db690_0 .net "sum", 3 0, L_0x55a1f3da2b30;  1 drivers
L_0x55a1f3da0af0 .part L_0x55a1f3da2d40, 0, 1;
L_0x55a1f3da0c20 .part L_0x55a1f3da2e70, 0, 1;
L_0x55a1f3da0d50 .part L_0x55a1f3da2fa0, 0, 1;
L_0x55a1f3da1360 .part L_0x55a1f3da2d40, 1, 1;
L_0x55a1f3da1490 .part L_0x55a1f3da2e70, 1, 1;
L_0x55a1f3da15c0 .part L_0x55a1f3da2fa0, 1, 1;
L_0x55a1f3da1d00 .part L_0x55a1f3da2d40, 2, 1;
L_0x55a1f3da1e30 .part L_0x55a1f3da2e70, 2, 1;
L_0x55a1f3da1fb0 .part L_0x55a1f3da2fa0, 2, 1;
L_0x55a1f3da2580 .part L_0x55a1f3da2d40, 3, 1;
L_0x55a1f3da2740 .part L_0x55a1f3da2e70, 3, 1;
L_0x55a1f3da2900 .part L_0x55a1f3da2fa0, 3, 1;
L_0x55a1f3da2b30 .concat8 [ 1 1 1 1], L_0x55a1f3da05d0, L_0x55a1f3da0ef0, L_0x55a1f3da17a0, L_0x55a1f3da2150;
L_0x55a1f3da2bd0 .concat8 [ 1 1 1 1], L_0x55a1f3da09e0, L_0x55a1f3da1250, L_0x55a1f3da1bf0, L_0x55a1f3da2470;
S_0x55a1f2ff0e00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ff11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da0120 .functor XOR 1, L_0x55a1f3da0af0, L_0x55a1f3da0c20, C4<0>, C4<0>;
L_0x55a1f3da05d0 .functor XOR 1, L_0x55a1f3da0120, L_0x55a1f3da0d50, C4<0>, C4<0>;
L_0x55a1f3da0690 .functor AND 1, L_0x55a1f3da0af0, L_0x55a1f3da0c20, C4<1>, C4<1>;
L_0x55a1f3da07a0 .functor AND 1, L_0x55a1f3da0af0, L_0x55a1f3da0d50, C4<1>, C4<1>;
L_0x55a1f3da0860 .functor OR 1, L_0x55a1f3da0690, L_0x55a1f3da07a0, C4<0>, C4<0>;
L_0x55a1f3da0970 .functor AND 1, L_0x55a1f3da0d50, L_0x55a1f3da0c20, C4<1>, C4<1>;
L_0x55a1f3da09e0 .functor OR 1, L_0x55a1f3da0860, L_0x55a1f3da0970, C4<0>, C4<0>;
v0x55a1f328cd60_0 .net *"_s0", 0 0, L_0x55a1f3da0120;  1 drivers
v0x55a1f328ce20_0 .net *"_s10", 0 0, L_0x55a1f3da0970;  1 drivers
v0x55a1f324d1a0_0 .net *"_s4", 0 0, L_0x55a1f3da0690;  1 drivers
v0x55a1f3272dc0_0 .net *"_s6", 0 0, L_0x55a1f3da07a0;  1 drivers
v0x55a1f3266470_0 .net *"_s8", 0 0, L_0x55a1f3da0860;  1 drivers
v0x55a1f3259b20_0 .net "a", 0 0, L_0x55a1f3da0af0;  1 drivers
v0x55a1f3259be0_0 .net "b", 0 0, L_0x55a1f3da0c20;  1 drivers
v0x55a1f320c760_0 .net "ca", 0 0, L_0x55a1f3da09e0;  1 drivers
v0x55a1f320c800_0 .net "cin", 0 0, L_0x55a1f3da0d50;  1 drivers
v0x55a1f323f8e0_0 .net "sum", 0 0, L_0x55a1f3da05d0;  1 drivers
S_0x55a1f2fee290 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ff11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da0e80 .functor XOR 1, L_0x55a1f3da1360, L_0x55a1f3da1490, C4<0>, C4<0>;
L_0x55a1f3da0ef0 .functor XOR 1, L_0x55a1f3da0e80, L_0x55a1f3da15c0, C4<0>, C4<0>;
L_0x55a1f3da0f60 .functor AND 1, L_0x55a1f3da1360, L_0x55a1f3da1490, C4<1>, C4<1>;
L_0x55a1f3da0fd0 .functor AND 1, L_0x55a1f3da1360, L_0x55a1f3da15c0, C4<1>, C4<1>;
L_0x55a1f3da1090 .functor OR 1, L_0x55a1f3da0f60, L_0x55a1f3da0fd0, C4<0>, C4<0>;
L_0x55a1f3da11a0 .functor AND 1, L_0x55a1f3da15c0, L_0x55a1f3da1490, C4<1>, C4<1>;
L_0x55a1f3da1250 .functor OR 1, L_0x55a1f3da1090, L_0x55a1f3da11a0, C4<0>, C4<0>;
v0x55a1f3219150_0 .net *"_s0", 0 0, L_0x55a1f3da0e80;  1 drivers
v0x55a1f3232420_0 .net *"_s10", 0 0, L_0x55a1f3da11a0;  1 drivers
v0x55a1f3225ad0_0 .net *"_s4", 0 0, L_0x55a1f3da0f60;  1 drivers
v0x55a1f31e5f10_0 .net *"_s6", 0 0, L_0x55a1f3da0fd0;  1 drivers
v0x55a1f320bb30_0 .net *"_s8", 0 0, L_0x55a1f3da1090;  1 drivers
v0x55a1f31ff1e0_0 .net "a", 0 0, L_0x55a1f3da1360;  1 drivers
v0x55a1f31ff2a0_0 .net "b", 0 0, L_0x55a1f3da1490;  1 drivers
v0x55a1f31f2890_0 .net "ca", 0 0, L_0x55a1f3da1250;  1 drivers
v0x55a1f31f2930_0 .net "cin", 0 0, L_0x55a1f3da15c0;  1 drivers
v0x55a1f31707c0_0 .net "sum", 0 0, L_0x55a1f3da0ef0;  1 drivers
S_0x55a1f2fedeb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ff11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da1730 .functor XOR 1, L_0x55a1f3da1d00, L_0x55a1f3da1e30, C4<0>, C4<0>;
L_0x55a1f3da17a0 .functor XOR 1, L_0x55a1f3da1730, L_0x55a1f3da1fb0, C4<0>, C4<0>;
L_0x55a1f3da1860 .functor AND 1, L_0x55a1f3da1d00, L_0x55a1f3da1e30, C4<1>, C4<1>;
L_0x55a1f3da1970 .functor AND 1, L_0x55a1f3da1d00, L_0x55a1f3da1fb0, C4<1>, C4<1>;
L_0x55a1f3da1a30 .functor OR 1, L_0x55a1f3da1860, L_0x55a1f3da1970, C4<0>, C4<0>;
L_0x55a1f3da1b40 .functor AND 1, L_0x55a1f3da1fb0, L_0x55a1f3da1e30, C4<1>, C4<1>;
L_0x55a1f3da1bf0 .functor OR 1, L_0x55a1f3da1a30, L_0x55a1f3da1b40, C4<0>, C4<0>;
v0x55a1f31a3b60_0 .net *"_s0", 0 0, L_0x55a1f3da1730;  1 drivers
v0x55a1f31a3c20_0 .net *"_s10", 0 0, L_0x55a1f3da1b40;  1 drivers
v0x55a1f31b0550_0 .net *"_s4", 0 0, L_0x55a1f3da1860;  1 drivers
v0x55a1f31c9820_0 .net *"_s6", 0 0, L_0x55a1f3da1970;  1 drivers
v0x55a1f31bced0_0 .net *"_s8", 0 0, L_0x55a1f3da1a30;  1 drivers
v0x55a1f317d310_0 .net "a", 0 0, L_0x55a1f3da1d00;  1 drivers
v0x55a1f317d3d0_0 .net "b", 0 0, L_0x55a1f3da1e30;  1 drivers
v0x55a1f31a2f30_0 .net "ca", 0 0, L_0x55a1f3da1bf0;  1 drivers
v0x55a1f31a2fd0_0 .net "cin", 0 0, L_0x55a1f3da1fb0;  1 drivers
v0x55a1f31965e0_0 .net "sum", 0 0, L_0x55a1f3da17a0;  1 drivers
S_0x55a1f2feaf00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ff11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da20e0 .functor XOR 1, L_0x55a1f3da2580, L_0x55a1f3da2740, C4<0>, C4<0>;
L_0x55a1f3da2150 .functor XOR 1, L_0x55a1f3da20e0, L_0x55a1f3da2900, C4<0>, C4<0>;
L_0x55a1f3da21c0 .functor AND 1, L_0x55a1f3da2580, L_0x55a1f3da2740, C4<1>, C4<1>;
L_0x55a1f3da2230 .functor AND 1, L_0x55a1f3da2580, L_0x55a1f3da2900, C4<1>, C4<1>;
L_0x55a1f3da22f0 .functor OR 1, L_0x55a1f3da21c0, L_0x55a1f3da2230, C4<0>, C4<0>;
L_0x55a1f3da2400 .functor AND 1, L_0x55a1f3da2900, L_0x55a1f3da2740, C4<1>, C4<1>;
L_0x55a1f3da2470 .functor OR 1, L_0x55a1f3da22f0, L_0x55a1f3da2400, C4<0>, C4<0>;
v0x55a1f3189c90_0 .net *"_s0", 0 0, L_0x55a1f3da20e0;  1 drivers
v0x55a1f313c8e0_0 .net *"_s10", 0 0, L_0x55a1f3da2400;  1 drivers
v0x55a1f316fa60_0 .net *"_s4", 0 0, L_0x55a1f3da21c0;  1 drivers
v0x55a1f31492d0_0 .net *"_s6", 0 0, L_0x55a1f3da2230;  1 drivers
v0x55a1f31625a0_0 .net *"_s8", 0 0, L_0x55a1f3da22f0;  1 drivers
v0x55a1f3155c50_0 .net "a", 0 0, L_0x55a1f3da2580;  1 drivers
v0x55a1f3155d10_0 .net "b", 0 0, L_0x55a1f3da2740;  1 drivers
v0x55a1f3116090_0 .net "ca", 0 0, L_0x55a1f3da2470;  1 drivers
v0x55a1f3116130_0 .net "cin", 0 0, L_0x55a1f3da2900;  1 drivers
v0x55a1f313bcb0_0 .net "sum", 0 0, L_0x55a1f3da2150;  1 drivers
S_0x55a1f2ff2230 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2ffdb30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2fc6ba0_0 .net "a", 15 0, L_0x55a1f3dae250;  1 drivers
v0x55a1f2fc6c80_0 .net "b", 15 0, L_0x55a1f3dae340;  1 drivers
v0x55a1f2fc67c0_0 .net "ca", 15 0, L_0x55a1f3dadff0;  1 drivers
v0x55a1f2fc6890_0 .net "cin", 15 0, L_0x55a1f3dae430;  1 drivers
v0x55a1f2fc3810_0 .net "sum", 15 0, L_0x55a1f3dadf50;  1 drivers
L_0x55a1f3da5d60 .part L_0x55a1f3dae250, 0, 4;
L_0x55a1f3da5e00 .part L_0x55a1f3dae340, 0, 4;
L_0x55a1f3da5ea0 .part L_0x55a1f3dae430, 0, 4;
L_0x55a1f3da86f0 .part L_0x55a1f3dae250, 4, 4;
L_0x55a1f3da87e0 .part L_0x55a1f3dae340, 4, 4;
L_0x55a1f3da88d0 .part L_0x55a1f3dae430, 4, 4;
L_0x55a1f3dab1b0 .part L_0x55a1f3dae250, 8, 4;
L_0x55a1f3dab250 .part L_0x55a1f3dae340, 8, 4;
L_0x55a1f3dab340 .part L_0x55a1f3dae430, 8, 4;
L_0x55a1f3dadb50 .part L_0x55a1f3dae250, 12, 4;
L_0x55a1f3dadc80 .part L_0x55a1f3dae340, 12, 4;
L_0x55a1f3daddb0 .part L_0x55a1f3dae430, 12, 4;
L_0x55a1f3dadf50 .concat8 [ 4 4 4 4], L_0x55a1f3da5b50, L_0x55a1f3da84e0, L_0x55a1f3daafa0, L_0x55a1f3dad940;
L_0x55a1f3dadff0 .concat8 [ 4 4 4 4], L_0x55a1f3da5bf0, L_0x55a1f3da8580, L_0x55a1f3dab040, L_0x55a1f3dad9e0;
S_0x55a1f2ff3660 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2ff2230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f223ba80_0 .net "a", 3 0, L_0x55a1f3da5d60;  1 drivers
v0x55a1f2254d50_0 .net "b", 3 0, L_0x55a1f3da5e00;  1 drivers
v0x55a1f2248400_0 .net "ca", 3 0, L_0x55a1f3da5bf0;  1 drivers
v0x55a1f2208840_0 .net "cin", 3 0, L_0x55a1f3da5ea0;  1 drivers
v0x55a1f222e460_0 .net "sum", 3 0, L_0x55a1f3da5b50;  1 drivers
L_0x55a1f3da3b10 .part L_0x55a1f3da5d60, 0, 1;
L_0x55a1f3da3c40 .part L_0x55a1f3da5e00, 0, 1;
L_0x55a1f3da3d70 .part L_0x55a1f3da5ea0, 0, 1;
L_0x55a1f3da4380 .part L_0x55a1f3da5d60, 1, 1;
L_0x55a1f3da44b0 .part L_0x55a1f3da5e00, 1, 1;
L_0x55a1f3da45e0 .part L_0x55a1f3da5ea0, 1, 1;
L_0x55a1f3da4d20 .part L_0x55a1f3da5d60, 2, 1;
L_0x55a1f3da4e50 .part L_0x55a1f3da5e00, 2, 1;
L_0x55a1f3da4fd0 .part L_0x55a1f3da5ea0, 2, 1;
L_0x55a1f3da55a0 .part L_0x55a1f3da5d60, 3, 1;
L_0x55a1f3da5760 .part L_0x55a1f3da5e00, 3, 1;
L_0x55a1f3da5920 .part L_0x55a1f3da5ea0, 3, 1;
L_0x55a1f3da5b50 .concat8 [ 1 1 1 1], L_0x55a1f3da2ac0, L_0x55a1f3da3f10, L_0x55a1f3da47c0, L_0x55a1f3da5170;
L_0x55a1f3da5bf0 .concat8 [ 1 1 1 1], L_0x55a1f3da3a00, L_0x55a1f3da4270, L_0x55a1f3da4c10, L_0x55a1f3da5490;
S_0x55a1f2fef2e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ff3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da30d0 .functor XOR 1, L_0x55a1f3da3b10, L_0x55a1f3da3c40, C4<0>, C4<0>;
L_0x55a1f3da2ac0 .functor XOR 1, L_0x55a1f3da30d0, L_0x55a1f3da3d70, C4<0>, C4<0>;
L_0x55a1f3da3670 .functor AND 1, L_0x55a1f3da3b10, L_0x55a1f3da3c40, C4<1>, C4<1>;
L_0x55a1f3da3780 .functor AND 1, L_0x55a1f3da3b10, L_0x55a1f3da3d70, C4<1>, C4<1>;
L_0x55a1f3da3840 .functor OR 1, L_0x55a1f3da3670, L_0x55a1f3da3780, C4<0>, C4<0>;
L_0x55a1f3da3950 .functor AND 1, L_0x55a1f3da3d70, L_0x55a1f3da3c40, C4<1>, C4<1>;
L_0x55a1f3da3a00 .functor OR 1, L_0x55a1f3da3840, L_0x55a1f3da3950, C4<0>, C4<0>;
v0x55a1f23b4dd0_0 .net *"_s0", 0 0, L_0x55a1f3da30d0;  1 drivers
v0x55a1f23b4e90_0 .net *"_s10", 0 0, L_0x55a1f3da3950;  1 drivers
v0x55a1f2367a20_0 .net *"_s4", 0 0, L_0x55a1f3da3670;  1 drivers
v0x55a1f239aba0_0 .net *"_s6", 0 0, L_0x55a1f3da3780;  1 drivers
v0x55a1f2374410_0 .net *"_s8", 0 0, L_0x55a1f3da3840;  1 drivers
v0x55a1f238d6e0_0 .net "a", 0 0, L_0x55a1f3da3b10;  1 drivers
v0x55a1f238d7a0_0 .net "b", 0 0, L_0x55a1f3da3c40;  1 drivers
v0x55a1f2380d90_0 .net "ca", 0 0, L_0x55a1f3da3a00;  1 drivers
v0x55a1f2380e30_0 .net "cin", 0 0, L_0x55a1f3da3d70;  1 drivers
v0x55a1f23411d0_0 .net "sum", 0 0, L_0x55a1f3da2ac0;  1 drivers
S_0x55a1f2ff0710 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ff3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da3ea0 .functor XOR 1, L_0x55a1f3da4380, L_0x55a1f3da44b0, C4<0>, C4<0>;
L_0x55a1f3da3f10 .functor XOR 1, L_0x55a1f3da3ea0, L_0x55a1f3da45e0, C4<0>, C4<0>;
L_0x55a1f3da3f80 .functor AND 1, L_0x55a1f3da4380, L_0x55a1f3da44b0, C4<1>, C4<1>;
L_0x55a1f3da3ff0 .functor AND 1, L_0x55a1f3da4380, L_0x55a1f3da45e0, C4<1>, C4<1>;
L_0x55a1f3da40b0 .functor OR 1, L_0x55a1f3da3f80, L_0x55a1f3da3ff0, C4<0>, C4<0>;
L_0x55a1f3da41c0 .functor AND 1, L_0x55a1f3da45e0, L_0x55a1f3da44b0, C4<1>, C4<1>;
L_0x55a1f3da4270 .functor OR 1, L_0x55a1f3da40b0, L_0x55a1f3da41c0, C4<0>, C4<0>;
v0x55a1f2366df0_0 .net *"_s0", 0 0, L_0x55a1f3da3ea0;  1 drivers
v0x55a1f235a4a0_0 .net *"_s10", 0 0, L_0x55a1f3da41c0;  1 drivers
v0x55a1f234db50_0 .net *"_s4", 0 0, L_0x55a1f3da3f80;  1 drivers
v0x55a1f22cbb40_0 .net *"_s6", 0 0, L_0x55a1f3da3ff0;  1 drivers
v0x55a1f22feee0_0 .net *"_s8", 0 0, L_0x55a1f3da40b0;  1 drivers
v0x55a1f230b8d0_0 .net "a", 0 0, L_0x55a1f3da4380;  1 drivers
v0x55a1f230b990_0 .net "b", 0 0, L_0x55a1f3da44b0;  1 drivers
v0x55a1f2324ba0_0 .net "ca", 0 0, L_0x55a1f3da4270;  1 drivers
v0x55a1f2324c40_0 .net "cin", 0 0, L_0x55a1f3da45e0;  1 drivers
v0x55a1f2318250_0 .net "sum", 0 0, L_0x55a1f3da3f10;  1 drivers
S_0x55a1f2fec390 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ff3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da4750 .functor XOR 1, L_0x55a1f3da4d20, L_0x55a1f3da4e50, C4<0>, C4<0>;
L_0x55a1f3da47c0 .functor XOR 1, L_0x55a1f3da4750, L_0x55a1f3da4fd0, C4<0>, C4<0>;
L_0x55a1f3da4880 .functor AND 1, L_0x55a1f3da4d20, L_0x55a1f3da4e50, C4<1>, C4<1>;
L_0x55a1f3da4990 .functor AND 1, L_0x55a1f3da4d20, L_0x55a1f3da4fd0, C4<1>, C4<1>;
L_0x55a1f3da4a50 .functor OR 1, L_0x55a1f3da4880, L_0x55a1f3da4990, C4<0>, C4<0>;
L_0x55a1f3da4b60 .functor AND 1, L_0x55a1f3da4fd0, L_0x55a1f3da4e50, C4<1>, C4<1>;
L_0x55a1f3da4c10 .functor OR 1, L_0x55a1f3da4a50, L_0x55a1f3da4b60, C4<0>, C4<0>;
v0x55a1f22d8690_0 .net *"_s0", 0 0, L_0x55a1f3da4750;  1 drivers
v0x55a1f22d8750_0 .net *"_s10", 0 0, L_0x55a1f3da4b60;  1 drivers
v0x55a1f22fe2b0_0 .net *"_s4", 0 0, L_0x55a1f3da4880;  1 drivers
v0x55a1f22f1960_0 .net *"_s6", 0 0, L_0x55a1f3da4990;  1 drivers
v0x55a1f22e5010_0 .net *"_s8", 0 0, L_0x55a1f3da4a50;  1 drivers
v0x55a1f2297c60_0 .net "a", 0 0, L_0x55a1f3da4d20;  1 drivers
v0x55a1f2297d20_0 .net "b", 0 0, L_0x55a1f3da4e50;  1 drivers
v0x55a1f22cade0_0 .net "ca", 0 0, L_0x55a1f3da4c10;  1 drivers
v0x55a1f22cae80_0 .net "cin", 0 0, L_0x55a1f3da4fd0;  1 drivers
v0x55a1f22a4650_0 .net "sum", 0 0, L_0x55a1f3da47c0;  1 drivers
S_0x55a1f2fed7c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ff3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da5100 .functor XOR 1, L_0x55a1f3da55a0, L_0x55a1f3da5760, C4<0>, C4<0>;
L_0x55a1f3da5170 .functor XOR 1, L_0x55a1f3da5100, L_0x55a1f3da5920, C4<0>, C4<0>;
L_0x55a1f3da51e0 .functor AND 1, L_0x55a1f3da55a0, L_0x55a1f3da5760, C4<1>, C4<1>;
L_0x55a1f3da5250 .functor AND 1, L_0x55a1f3da55a0, L_0x55a1f3da5920, C4<1>, C4<1>;
L_0x55a1f3da5310 .functor OR 1, L_0x55a1f3da51e0, L_0x55a1f3da5250, C4<0>, C4<0>;
L_0x55a1f3da5420 .functor AND 1, L_0x55a1f3da5920, L_0x55a1f3da5760, C4<1>, C4<1>;
L_0x55a1f3da5490 .functor OR 1, L_0x55a1f3da5310, L_0x55a1f3da5420, C4<0>, C4<0>;
v0x55a1f22bd920_0 .net *"_s0", 0 0, L_0x55a1f3da5100;  1 drivers
v0x55a1f22b0fd0_0 .net *"_s10", 0 0, L_0x55a1f3da5420;  1 drivers
v0x55a1f2271410_0 .net *"_s4", 0 0, L_0x55a1f3da51e0;  1 drivers
v0x55a1f2297030_0 .net *"_s6", 0 0, L_0x55a1f3da5250;  1 drivers
v0x55a1f228a6e0_0 .net *"_s8", 0 0, L_0x55a1f3da5310;  1 drivers
v0x55a1f227dd90_0 .net "a", 0 0, L_0x55a1f3da55a0;  1 drivers
v0x55a1f227de50_0 .net "b", 0 0, L_0x55a1f3da5760;  1 drivers
v0x55a1f21fbcf0_0 .net "ca", 0 0, L_0x55a1f3da5490;  1 drivers
v0x55a1f21fbd90_0 .net "cin", 0 0, L_0x55a1f3da5920;  1 drivers
v0x55a1f222f090_0 .net "sum", 0 0, L_0x55a1f3da5170;  1 drivers
S_0x55a1f2fe9480 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2ff2230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f208ee50_0 .net "a", 3 0, L_0x55a1f3da86f0;  1 drivers
v0x55a1f209b840_0 .net "b", 3 0, L_0x55a1f3da87e0;  1 drivers
v0x55a1f20b4b10_0 .net "ca", 3 0, L_0x55a1f3da8580;  1 drivers
v0x55a1f20a81c0_0 .net "cin", 3 0, L_0x55a1f3da88d0;  1 drivers
v0x55a1f2068600_0 .net "sum", 3 0, L_0x55a1f3da84e0;  1 drivers
L_0x55a1f3da64a0 .part L_0x55a1f3da86f0, 0, 1;
L_0x55a1f3da65d0 .part L_0x55a1f3da87e0, 0, 1;
L_0x55a1f3da6700 .part L_0x55a1f3da88d0, 0, 1;
L_0x55a1f3da6d10 .part L_0x55a1f3da86f0, 1, 1;
L_0x55a1f3da6e40 .part L_0x55a1f3da87e0, 1, 1;
L_0x55a1f3da6f70 .part L_0x55a1f3da88d0, 1, 1;
L_0x55a1f3da76b0 .part L_0x55a1f3da86f0, 2, 1;
L_0x55a1f3da77e0 .part L_0x55a1f3da87e0, 2, 1;
L_0x55a1f3da7960 .part L_0x55a1f3da88d0, 2, 1;
L_0x55a1f3da7f30 .part L_0x55a1f3da86f0, 3, 1;
L_0x55a1f3da80f0 .part L_0x55a1f3da87e0, 3, 1;
L_0x55a1f3da82b0 .part L_0x55a1f3da88d0, 3, 1;
L_0x55a1f3da84e0 .concat8 [ 1 1 1 1], L_0x55a1f3da5f40, L_0x55a1f3da68a0, L_0x55a1f3da7150, L_0x55a1f3da7b00;
L_0x55a1f3da8580 .concat8 [ 1 1 1 1], L_0x55a1f3da6390, L_0x55a1f3da6c00, L_0x55a1f3da75a0, L_0x55a1f3da7e20;
S_0x55a1f2fea810 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fe9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da5ae0 .functor XOR 1, L_0x55a1f3da64a0, L_0x55a1f3da65d0, C4<0>, C4<0>;
L_0x55a1f3da5f40 .functor XOR 1, L_0x55a1f3da5ae0, L_0x55a1f3da6700, C4<0>, C4<0>;
L_0x55a1f3da6000 .functor AND 1, L_0x55a1f3da64a0, L_0x55a1f3da65d0, C4<1>, C4<1>;
L_0x55a1f3da6110 .functor AND 1, L_0x55a1f3da64a0, L_0x55a1f3da6700, C4<1>, C4<1>;
L_0x55a1f3da61d0 .functor OR 1, L_0x55a1f3da6000, L_0x55a1f3da6110, C4<0>, C4<0>;
L_0x55a1f3da62e0 .functor AND 1, L_0x55a1f3da6700, L_0x55a1f3da65d0, C4<1>, C4<1>;
L_0x55a1f3da6390 .functor OR 1, L_0x55a1f3da61d0, L_0x55a1f3da62e0, C4<0>, C4<0>;
v0x55a1f2221b10_0 .net *"_s0", 0 0, L_0x55a1f3da5ae0;  1 drivers
v0x55a1f2221bd0_0 .net *"_s10", 0 0, L_0x55a1f3da62e0;  1 drivers
v0x55a1f22151c0_0 .net *"_s4", 0 0, L_0x55a1f3da6000;  1 drivers
v0x55a1f21c7e10_0 .net *"_s6", 0 0, L_0x55a1f3da6110;  1 drivers
v0x55a1f21faf90_0 .net *"_s8", 0 0, L_0x55a1f3da61d0;  1 drivers
v0x55a1f21d4800_0 .net "a", 0 0, L_0x55a1f3da64a0;  1 drivers
v0x55a1f21d48c0_0 .net "b", 0 0, L_0x55a1f3da65d0;  1 drivers
v0x55a1f21edad0_0 .net "ca", 0 0, L_0x55a1f3da6390;  1 drivers
v0x55a1f21edb70_0 .net "cin", 0 0, L_0x55a1f3da6700;  1 drivers
v0x55a1f21e1180_0 .net "sum", 0 0, L_0x55a1f3da5f40;  1 drivers
S_0x55a1f2fded50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fe9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da6830 .functor XOR 1, L_0x55a1f3da6d10, L_0x55a1f3da6e40, C4<0>, C4<0>;
L_0x55a1f3da68a0 .functor XOR 1, L_0x55a1f3da6830, L_0x55a1f3da6f70, C4<0>, C4<0>;
L_0x55a1f3da6910 .functor AND 1, L_0x55a1f3da6d10, L_0x55a1f3da6e40, C4<1>, C4<1>;
L_0x55a1f3da6980 .functor AND 1, L_0x55a1f3da6d10, L_0x55a1f3da6f70, C4<1>, C4<1>;
L_0x55a1f3da6a40 .functor OR 1, L_0x55a1f3da6910, L_0x55a1f3da6980, C4<0>, C4<0>;
L_0x55a1f3da6b50 .functor AND 1, L_0x55a1f3da6f70, L_0x55a1f3da6e40, C4<1>, C4<1>;
L_0x55a1f3da6c00 .functor OR 1, L_0x55a1f3da6a40, L_0x55a1f3da6b50, C4<0>, C4<0>;
v0x55a1f21a15c0_0 .net *"_s0", 0 0, L_0x55a1f3da6830;  1 drivers
v0x55a1f21c71e0_0 .net *"_s10", 0 0, L_0x55a1f3da6b50;  1 drivers
v0x55a1f21ba890_0 .net *"_s4", 0 0, L_0x55a1f3da6910;  1 drivers
v0x55a1f21adf40_0 .net *"_s6", 0 0, L_0x55a1f3da6980;  1 drivers
v0x55a1f212b870_0 .net *"_s8", 0 0, L_0x55a1f3da6a40;  1 drivers
v0x55a1f215ec10_0 .net "a", 0 0, L_0x55a1f3da6d10;  1 drivers
v0x55a1f215ecd0_0 .net "b", 0 0, L_0x55a1f3da6e40;  1 drivers
v0x55a1f216b600_0 .net "ca", 0 0, L_0x55a1f3da6c00;  1 drivers
v0x55a1f216b6a0_0 .net "cin", 0 0, L_0x55a1f3da6f70;  1 drivers
v0x55a1f21848d0_0 .net "sum", 0 0, L_0x55a1f3da68a0;  1 drivers
S_0x55a1f2fe77e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fe9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da70e0 .functor XOR 1, L_0x55a1f3da76b0, L_0x55a1f3da77e0, C4<0>, C4<0>;
L_0x55a1f3da7150 .functor XOR 1, L_0x55a1f3da70e0, L_0x55a1f3da7960, C4<0>, C4<0>;
L_0x55a1f3da7210 .functor AND 1, L_0x55a1f3da76b0, L_0x55a1f3da77e0, C4<1>, C4<1>;
L_0x55a1f3da7320 .functor AND 1, L_0x55a1f3da76b0, L_0x55a1f3da7960, C4<1>, C4<1>;
L_0x55a1f3da73e0 .functor OR 1, L_0x55a1f3da7210, L_0x55a1f3da7320, C4<0>, C4<0>;
L_0x55a1f3da74f0 .functor AND 1, L_0x55a1f3da7960, L_0x55a1f3da77e0, C4<1>, C4<1>;
L_0x55a1f3da75a0 .functor OR 1, L_0x55a1f3da73e0, L_0x55a1f3da74f0, C4<0>, C4<0>;
v0x55a1f2177f80_0 .net *"_s0", 0 0, L_0x55a1f3da70e0;  1 drivers
v0x55a1f2178040_0 .net *"_s10", 0 0, L_0x55a1f3da74f0;  1 drivers
v0x55a1f21383c0_0 .net *"_s4", 0 0, L_0x55a1f3da7210;  1 drivers
v0x55a1f215dfe0_0 .net *"_s6", 0 0, L_0x55a1f3da7320;  1 drivers
v0x55a1f2151690_0 .net *"_s8", 0 0, L_0x55a1f3da73e0;  1 drivers
v0x55a1f2144d40_0 .net "a", 0 0, L_0x55a1f3da76b0;  1 drivers
v0x55a1f2144e00_0 .net "b", 0 0, L_0x55a1f3da77e0;  1 drivers
v0x55a1f20f7990_0 .net "ca", 0 0, L_0x55a1f3da75a0;  1 drivers
v0x55a1f20f7a30_0 .net "cin", 0 0, L_0x55a1f3da7960;  1 drivers
v0x55a1f212ab10_0 .net "sum", 0 0, L_0x55a1f3da7150;  1 drivers
S_0x55a1f2fe7400 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fe9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da7a90 .functor XOR 1, L_0x55a1f3da7f30, L_0x55a1f3da80f0, C4<0>, C4<0>;
L_0x55a1f3da7b00 .functor XOR 1, L_0x55a1f3da7a90, L_0x55a1f3da82b0, C4<0>, C4<0>;
L_0x55a1f3da7b70 .functor AND 1, L_0x55a1f3da7f30, L_0x55a1f3da80f0, C4<1>, C4<1>;
L_0x55a1f3da7be0 .functor AND 1, L_0x55a1f3da7f30, L_0x55a1f3da82b0, C4<1>, C4<1>;
L_0x55a1f3da7ca0 .functor OR 1, L_0x55a1f3da7b70, L_0x55a1f3da7be0, C4<0>, C4<0>;
L_0x55a1f3da7db0 .functor AND 1, L_0x55a1f3da82b0, L_0x55a1f3da80f0, C4<1>, C4<1>;
L_0x55a1f3da7e20 .functor OR 1, L_0x55a1f3da7ca0, L_0x55a1f3da7db0, C4<0>, C4<0>;
v0x55a1f2104380_0 .net *"_s0", 0 0, L_0x55a1f3da7a90;  1 drivers
v0x55a1f211d650_0 .net *"_s10", 0 0, L_0x55a1f3da7db0;  1 drivers
v0x55a1f2110d00_0 .net *"_s4", 0 0, L_0x55a1f3da7b70;  1 drivers
v0x55a1f20d1140_0 .net *"_s6", 0 0, L_0x55a1f3da7be0;  1 drivers
v0x55a1f20f6d60_0 .net *"_s8", 0 0, L_0x55a1f3da7ca0;  1 drivers
v0x55a1f20ea410_0 .net "a", 0 0, L_0x55a1f3da7f30;  1 drivers
v0x55a1f20ea4d0_0 .net "b", 0 0, L_0x55a1f3da80f0;  1 drivers
v0x55a1f20ddac0_0 .net "ca", 0 0, L_0x55a1f3da7e20;  1 drivers
v0x55a1f20ddb60_0 .net "cin", 0 0, L_0x55a1f3da82b0;  1 drivers
v0x55a1f205bab0_0 .net "sum", 0 0, L_0x55a1f3da7b00;  1 drivers
S_0x55a1f2fde930 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2ff2230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2fde5b0_0 .net "a", 3 0, L_0x55a1f3dab1b0;  1 drivers
v0x55a1f2fde6b0_0 .net "b", 3 0, L_0x55a1f3dab250;  1 drivers
v0x55a1f2fe58e0_0 .net "ca", 3 0, L_0x55a1f3dab040;  1 drivers
v0x55a1f2fe59d0_0 .net "cin", 3 0, L_0x55a1f3dab340;  1 drivers
v0x55a1f2fe6d10_0 .net "sum", 3 0, L_0x55a1f3daafa0;  1 drivers
L_0x55a1f3da8f60 .part L_0x55a1f3dab1b0, 0, 1;
L_0x55a1f3da9090 .part L_0x55a1f3dab250, 0, 1;
L_0x55a1f3da91c0 .part L_0x55a1f3dab340, 0, 1;
L_0x55a1f3da97d0 .part L_0x55a1f3dab1b0, 1, 1;
L_0x55a1f3da9900 .part L_0x55a1f3dab250, 1, 1;
L_0x55a1f3da9a30 .part L_0x55a1f3dab340, 1, 1;
L_0x55a1f3daa170 .part L_0x55a1f3dab1b0, 2, 1;
L_0x55a1f3daa2a0 .part L_0x55a1f3dab250, 2, 1;
L_0x55a1f3daa420 .part L_0x55a1f3dab340, 2, 1;
L_0x55a1f3daa9f0 .part L_0x55a1f3dab1b0, 3, 1;
L_0x55a1f3daabb0 .part L_0x55a1f3dab250, 3, 1;
L_0x55a1f3daad70 .part L_0x55a1f3dab340, 3, 1;
L_0x55a1f3daafa0 .concat8 [ 1 1 1 1], L_0x55a1f3da8a00, L_0x55a1f3da9360, L_0x55a1f3da9c10, L_0x55a1f3daa5c0;
L_0x55a1f3dab040 .concat8 [ 1 1 1 1], L_0x55a1f3da8e50, L_0x55a1f3da96c0, L_0x55a1f3daa060, L_0x55a1f3daa8e0;
S_0x55a1f2fe4890 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fde930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da8470 .functor XOR 1, L_0x55a1f3da8f60, L_0x55a1f3da9090, C4<0>, C4<0>;
L_0x55a1f3da8a00 .functor XOR 1, L_0x55a1f3da8470, L_0x55a1f3da91c0, C4<0>, C4<0>;
L_0x55a1f3da8ac0 .functor AND 1, L_0x55a1f3da8f60, L_0x55a1f3da9090, C4<1>, C4<1>;
L_0x55a1f3da8bd0 .functor AND 1, L_0x55a1f3da8f60, L_0x55a1f3da91c0, C4<1>, C4<1>;
L_0x55a1f3da8c90 .functor OR 1, L_0x55a1f3da8ac0, L_0x55a1f3da8bd0, C4<0>, C4<0>;
L_0x55a1f3da8da0 .functor AND 1, L_0x55a1f3da91c0, L_0x55a1f3da9090, C4<1>, C4<1>;
L_0x55a1f3da8e50 .functor OR 1, L_0x55a1f3da8c90, L_0x55a1f3da8da0, C4<0>, C4<0>;
v0x55a1f208e220_0 .net *"_s0", 0 0, L_0x55a1f3da8470;  1 drivers
v0x55a1f208e2c0_0 .net *"_s10", 0 0, L_0x55a1f3da8da0;  1 drivers
v0x55a1f20818d0_0 .net *"_s4", 0 0, L_0x55a1f3da8ac0;  1 drivers
v0x55a1f2074f80_0 .net *"_s6", 0 0, L_0x55a1f3da8bd0;  1 drivers
v0x55a1f2027bd0_0 .net *"_s8", 0 0, L_0x55a1f3da8c90;  1 drivers
v0x55a1f205ad50_0 .net "a", 0 0, L_0x55a1f3da8f60;  1 drivers
v0x55a1f205ae10_0 .net "b", 0 0, L_0x55a1f3da9090;  1 drivers
v0x55a1f20345c0_0 .net "ca", 0 0, L_0x55a1f3da8e50;  1 drivers
v0x55a1f2034660_0 .net "cin", 0 0, L_0x55a1f3da91c0;  1 drivers
v0x55a1f204d890_0 .net "sum", 0 0, L_0x55a1f3da8a00;  1 drivers
S_0x55a1f2fe44b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fde930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da92f0 .functor XOR 1, L_0x55a1f3da97d0, L_0x55a1f3da9900, C4<0>, C4<0>;
L_0x55a1f3da9360 .functor XOR 1, L_0x55a1f3da92f0, L_0x55a1f3da9a30, C4<0>, C4<0>;
L_0x55a1f3da93d0 .functor AND 1, L_0x55a1f3da97d0, L_0x55a1f3da9900, C4<1>, C4<1>;
L_0x55a1f3da9440 .functor AND 1, L_0x55a1f3da97d0, L_0x55a1f3da9a30, C4<1>, C4<1>;
L_0x55a1f3da9500 .functor OR 1, L_0x55a1f3da93d0, L_0x55a1f3da9440, C4<0>, C4<0>;
L_0x55a1f3da9610 .functor AND 1, L_0x55a1f3da9a30, L_0x55a1f3da9900, C4<1>, C4<1>;
L_0x55a1f3da96c0 .functor OR 1, L_0x55a1f3da9500, L_0x55a1f3da9610, C4<0>, C4<0>;
v0x55a1f2040f40_0 .net *"_s0", 0 0, L_0x55a1f3da92f0;  1 drivers
v0x55a1f2001380_0 .net *"_s10", 0 0, L_0x55a1f3da9610;  1 drivers
v0x55a1f2026fa0_0 .net *"_s4", 0 0, L_0x55a1f3da93d0;  1 drivers
v0x55a1f201a650_0 .net *"_s6", 0 0, L_0x55a1f3da9440;  1 drivers
v0x55a1f200dd00_0 .net *"_s8", 0 0, L_0x55a1f3da9500;  1 drivers
v0x55a1f1f8bc50_0 .net "a", 0 0, L_0x55a1f3da97d0;  1 drivers
v0x55a1f1f8bd10_0 .net "b", 0 0, L_0x55a1f3da9900;  1 drivers
v0x55a1f1fbeff0_0 .net "ca", 0 0, L_0x55a1f3da96c0;  1 drivers
v0x55a1f1fbf090_0 .net "cin", 0 0, L_0x55a1f3da9a30;  1 drivers
v0x55a1f1fcb9e0_0 .net "sum", 0 0, L_0x55a1f3da9360;  1 drivers
S_0x55a1f2fe1940 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fde930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3da9ba0 .functor XOR 1, L_0x55a1f3daa170, L_0x55a1f3daa2a0, C4<0>, C4<0>;
L_0x55a1f3da9c10 .functor XOR 1, L_0x55a1f3da9ba0, L_0x55a1f3daa420, C4<0>, C4<0>;
L_0x55a1f3da9cd0 .functor AND 1, L_0x55a1f3daa170, L_0x55a1f3daa2a0, C4<1>, C4<1>;
L_0x55a1f3da9de0 .functor AND 1, L_0x55a1f3daa170, L_0x55a1f3daa420, C4<1>, C4<1>;
L_0x55a1f3da9ea0 .functor OR 1, L_0x55a1f3da9cd0, L_0x55a1f3da9de0, C4<0>, C4<0>;
L_0x55a1f3da9fb0 .functor AND 1, L_0x55a1f3daa420, L_0x55a1f3daa2a0, C4<1>, C4<1>;
L_0x55a1f3daa060 .functor OR 1, L_0x55a1f3da9ea0, L_0x55a1f3da9fb0, C4<0>, C4<0>;
v0x55a1f1fe4cb0_0 .net *"_s0", 0 0, L_0x55a1f3da9ba0;  1 drivers
v0x55a1f1fe4d70_0 .net *"_s10", 0 0, L_0x55a1f3da9fb0;  1 drivers
v0x55a1f1fd8360_0 .net *"_s4", 0 0, L_0x55a1f3da9cd0;  1 drivers
v0x55a1f1f987a0_0 .net *"_s6", 0 0, L_0x55a1f3da9de0;  1 drivers
v0x55a1f1fbe3c0_0 .net *"_s8", 0 0, L_0x55a1f3da9ea0;  1 drivers
v0x55a1f1fb1a70_0 .net "a", 0 0, L_0x55a1f3daa170;  1 drivers
v0x55a1f1fb1b30_0 .net "b", 0 0, L_0x55a1f3daa2a0;  1 drivers
v0x55a1f1fa5120_0 .net "ca", 0 0, L_0x55a1f3daa060;  1 drivers
v0x55a1f1fa51c0_0 .net "cin", 0 0, L_0x55a1f3daa420;  1 drivers
v0x55a1f1f57d70_0 .net "sum", 0 0, L_0x55a1f3da9c10;  1 drivers
S_0x55a1f2fe1560 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fde930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3daa550 .functor XOR 1, L_0x55a1f3daa9f0, L_0x55a1f3daabb0, C4<0>, C4<0>;
L_0x55a1f3daa5c0 .functor XOR 1, L_0x55a1f3daa550, L_0x55a1f3daad70, C4<0>, C4<0>;
L_0x55a1f3daa630 .functor AND 1, L_0x55a1f3daa9f0, L_0x55a1f3daabb0, C4<1>, C4<1>;
L_0x55a1f3daa6a0 .functor AND 1, L_0x55a1f3daa9f0, L_0x55a1f3daad70, C4<1>, C4<1>;
L_0x55a1f3daa760 .functor OR 1, L_0x55a1f3daa630, L_0x55a1f3daa6a0, C4<0>, C4<0>;
L_0x55a1f3daa870 .functor AND 1, L_0x55a1f3daad70, L_0x55a1f3daabb0, C4<1>, C4<1>;
L_0x55a1f3daa8e0 .functor OR 1, L_0x55a1f3daa760, L_0x55a1f3daa870, C4<0>, C4<0>;
v0x55a1f1f8aef0_0 .net *"_s0", 0 0, L_0x55a1f3daa550;  1 drivers
v0x55a1f1f64760_0 .net *"_s10", 0 0, L_0x55a1f3daa870;  1 drivers
v0x55a1f1f7da30_0 .net *"_s4", 0 0, L_0x55a1f3daa630;  1 drivers
v0x55a1f1f710e0_0 .net *"_s6", 0 0, L_0x55a1f3daa6a0;  1 drivers
v0x55a1f1f31520_0 .net *"_s8", 0 0, L_0x55a1f3daa760;  1 drivers
v0x55a1f1f57140_0 .net "a", 0 0, L_0x55a1f3daa9f0;  1 drivers
v0x55a1f1f57200_0 .net "b", 0 0, L_0x55a1f3daabb0;  1 drivers
v0x55a1f1f4a7f0_0 .net "ca", 0 0, L_0x55a1f3daa8e0;  1 drivers
v0x55a1f1f4a890_0 .net "cin", 0 0, L_0x55a1f3daad70;  1 drivers
v0x55a1f1f3dea0_0 .net "sum", 0 0, L_0x55a1f3daa5c0;  1 drivers
S_0x55a1f2fe2990 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2ff2230;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2fc3b90_0 .net "a", 3 0, L_0x55a1f3dadb50;  1 drivers
v0x55a1f2fc3c90_0 .net "b", 3 0, L_0x55a1f3dadc80;  1 drivers
v0x55a1f2fc9af0_0 .net "ca", 3 0, L_0x55a1f3dad9e0;  1 drivers
v0x55a1f2fc9be0_0 .net "cin", 3 0, L_0x55a1f3daddb0;  1 drivers
v0x55a1f2fc9710_0 .net "sum", 3 0, L_0x55a1f3dad940;  1 drivers
L_0x55a1f3dab900 .part L_0x55a1f3dadb50, 0, 1;
L_0x55a1f3daba30 .part L_0x55a1f3dadc80, 0, 1;
L_0x55a1f3dabb60 .part L_0x55a1f3daddb0, 0, 1;
L_0x55a1f3dac170 .part L_0x55a1f3dadb50, 1, 1;
L_0x55a1f3dac2a0 .part L_0x55a1f3dadc80, 1, 1;
L_0x55a1f3dac3d0 .part L_0x55a1f3daddb0, 1, 1;
L_0x55a1f3dacb10 .part L_0x55a1f3dadb50, 2, 1;
L_0x55a1f3dacc40 .part L_0x55a1f3dadc80, 2, 1;
L_0x55a1f3dacdc0 .part L_0x55a1f3daddb0, 2, 1;
L_0x55a1f3dad390 .part L_0x55a1f3dadb50, 3, 1;
L_0x55a1f3dad550 .part L_0x55a1f3dadc80, 3, 1;
L_0x55a1f3dad710 .part L_0x55a1f3daddb0, 3, 1;
L_0x55a1f3dad940 .concat8 [ 1 1 1 1], L_0x55a1f3dab3e0, L_0x55a1f3dabd00, L_0x55a1f3dac5b0, L_0x55a1f3dacf60;
L_0x55a1f3dad9e0 .concat8 [ 1 1 1 1], L_0x55a1f3dab7f0, L_0x55a1f3dac060, L_0x55a1f3daca00, L_0x55a1f3dad280;
S_0x55a1f2fe3dc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fe2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3daaf30 .functor XOR 1, L_0x55a1f3dab900, L_0x55a1f3daba30, C4<0>, C4<0>;
L_0x55a1f3dab3e0 .functor XOR 1, L_0x55a1f3daaf30, L_0x55a1f3dabb60, C4<0>, C4<0>;
L_0x55a1f3dab4a0 .functor AND 1, L_0x55a1f3dab900, L_0x55a1f3daba30, C4<1>, C4<1>;
L_0x55a1f3dab5b0 .functor AND 1, L_0x55a1f3dab900, L_0x55a1f3dabb60, C4<1>, C4<1>;
L_0x55a1f3dab670 .functor OR 1, L_0x55a1f3dab4a0, L_0x55a1f3dab5b0, C4<0>, C4<0>;
L_0x55a1f3dab780 .functor AND 1, L_0x55a1f3dabb60, L_0x55a1f3daba30, C4<1>, C4<1>;
L_0x55a1f3dab7f0 .functor OR 1, L_0x55a1f3dab670, L_0x55a1f3dab780, C4<0>, C4<0>;
v0x55a1f2fdfa40_0 .net *"_s0", 0 0, L_0x55a1f3daaf30;  1 drivers
v0x55a1f2fdfb00_0 .net *"_s10", 0 0, L_0x55a1f3dab780;  1 drivers
v0x55a1f2fe0e70_0 .net *"_s4", 0 0, L_0x55a1f3dab4a0;  1 drivers
v0x55a1f2fe0f60_0 .net *"_s6", 0 0, L_0x55a1f3dab5b0;  1 drivers
v0x55a1f2fdcb30_0 .net *"_s8", 0 0, L_0x55a1f3dab670;  1 drivers
v0x55a1f2fddec0_0 .net "a", 0 0, L_0x55a1f3dab900;  1 drivers
v0x55a1f2fddf80_0 .net "b", 0 0, L_0x55a1f3daba30;  1 drivers
v0x55a1f2fd2310_0 .net "ca", 0 0, L_0x55a1f3dab7f0;  1 drivers
v0x55a1f2fd23b0_0 .net "cin", 0 0, L_0x55a1f3dabb60;  1 drivers
v0x55a1f2fdada0_0 .net "sum", 0 0, L_0x55a1f3dab3e0;  1 drivers
S_0x55a1f2fda9c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fe2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dabc90 .functor XOR 1, L_0x55a1f3dac170, L_0x55a1f3dac2a0, C4<0>, C4<0>;
L_0x55a1f3dabd00 .functor XOR 1, L_0x55a1f3dabc90, L_0x55a1f3dac3d0, C4<0>, C4<0>;
L_0x55a1f3dabd70 .functor AND 1, L_0x55a1f3dac170, L_0x55a1f3dac2a0, C4<1>, C4<1>;
L_0x55a1f3dabde0 .functor AND 1, L_0x55a1f3dac170, L_0x55a1f3dac3d0, C4<1>, C4<1>;
L_0x55a1f3dabea0 .functor OR 1, L_0x55a1f3dabd70, L_0x55a1f3dabde0, C4<0>, C4<0>;
L_0x55a1f3dabfb0 .functor AND 1, L_0x55a1f3dac3d0, L_0x55a1f3dac2a0, C4<1>, C4<1>;
L_0x55a1f3dac060 .functor OR 1, L_0x55a1f3dabea0, L_0x55a1f3dabfb0, C4<0>, C4<0>;
v0x55a1f2fd1ef0_0 .net *"_s0", 0 0, L_0x55a1f3dabc90;  1 drivers
v0x55a1f2fd1fd0_0 .net *"_s10", 0 0, L_0x55a1f3dabfb0;  1 drivers
v0x55a1f2fd7e50_0 .net *"_s4", 0 0, L_0x55a1f3dabd70;  1 drivers
v0x55a1f2fd7f20_0 .net *"_s6", 0 0, L_0x55a1f3dabde0;  1 drivers
v0x55a1f2fd7a70_0 .net *"_s8", 0 0, L_0x55a1f3dabea0;  1 drivers
v0x55a1f2fd4f00_0 .net "a", 0 0, L_0x55a1f3dac170;  1 drivers
v0x55a1f2fd4fc0_0 .net "b", 0 0, L_0x55a1f3dac2a0;  1 drivers
v0x55a1f2fd4b20_0 .net "ca", 0 0, L_0x55a1f3dac060;  1 drivers
v0x55a1f2fd4bc0_0 .net "cin", 0 0, L_0x55a1f3dac3d0;  1 drivers
v0x55a1f2fd1b70_0 .net "sum", 0 0, L_0x55a1f3dabd00;  1 drivers
S_0x55a1f2fd8ea0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fe2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dac540 .functor XOR 1, L_0x55a1f3dacb10, L_0x55a1f3dacc40, C4<0>, C4<0>;
L_0x55a1f3dac5b0 .functor XOR 1, L_0x55a1f3dac540, L_0x55a1f3dacdc0, C4<0>, C4<0>;
L_0x55a1f3dac670 .functor AND 1, L_0x55a1f3dacb10, L_0x55a1f3dacc40, C4<1>, C4<1>;
L_0x55a1f3dac780 .functor AND 1, L_0x55a1f3dacb10, L_0x55a1f3dacdc0, C4<1>, C4<1>;
L_0x55a1f3dac840 .functor OR 1, L_0x55a1f3dac670, L_0x55a1f3dac780, C4<0>, C4<0>;
L_0x55a1f3dac950 .functor AND 1, L_0x55a1f3dacdc0, L_0x55a1f3dacc40, C4<1>, C4<1>;
L_0x55a1f3daca00 .functor OR 1, L_0x55a1f3dac840, L_0x55a1f3dac950, C4<0>, C4<0>;
v0x55a1f2fda2d0_0 .net *"_s0", 0 0, L_0x55a1f3dac540;  1 drivers
v0x55a1f2fda390_0 .net *"_s10", 0 0, L_0x55a1f3dac950;  1 drivers
v0x55a1f2fd5f50_0 .net *"_s4", 0 0, L_0x55a1f3dac670;  1 drivers
v0x55a1f2fd6040_0 .net *"_s6", 0 0, L_0x55a1f3dac780;  1 drivers
v0x55a1f2fd7380_0 .net *"_s8", 0 0, L_0x55a1f3dac840;  1 drivers
v0x55a1f2fd3000_0 .net "a", 0 0, L_0x55a1f3dacb10;  1 drivers
v0x55a1f2fd30c0_0 .net "b", 0 0, L_0x55a1f3dacc40;  1 drivers
v0x55a1f2fd4430_0 .net "ca", 0 0, L_0x55a1f3daca00;  1 drivers
v0x55a1f2fd44d0_0 .net "cin", 0 0, L_0x55a1f3dacdc0;  1 drivers
v0x55a1f2fd0050_0 .net "sum", 0 0, L_0x55a1f3dac5b0;  1 drivers
S_0x55a1f2fd1480 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fe2990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dacef0 .functor XOR 1, L_0x55a1f3dad390, L_0x55a1f3dad550, C4<0>, C4<0>;
L_0x55a1f3dacf60 .functor XOR 1, L_0x55a1f3dacef0, L_0x55a1f3dad710, C4<0>, C4<0>;
L_0x55a1f3dacfd0 .functor AND 1, L_0x55a1f3dad390, L_0x55a1f3dad550, C4<1>, C4<1>;
L_0x55a1f3dad040 .functor AND 1, L_0x55a1f3dad390, L_0x55a1f3dad710, C4<1>, C4<1>;
L_0x55a1f3dad100 .functor OR 1, L_0x55a1f3dacfd0, L_0x55a1f3dad040, C4<0>, C4<0>;
L_0x55a1f3dad210 .functor AND 1, L_0x55a1f3dad710, L_0x55a1f3dad550, C4<1>, C4<1>;
L_0x55a1f3dad280 .functor OR 1, L_0x55a1f3dad100, L_0x55a1f3dad210, C4<0>, C4<0>;
v0x55a1f2fce8f0_0 .net *"_s0", 0 0, L_0x55a1f3dacef0;  1 drivers
v0x55a1f2fce9d0_0 .net *"_s10", 0 0, L_0x55a1f3dad210;  1 drivers
v0x55a1f2fc1430_0 .net *"_s4", 0 0, L_0x55a1f3dacfd0;  1 drivers
v0x55a1f2fc1500_0 .net *"_s6", 0 0, L_0x55a1f3dad040;  1 drivers
v0x55a1f2fb4ae0_0 .net *"_s8", 0 0, L_0x55a1f3dad100;  1 drivers
v0x55a1f2fc3fb0_0 .net "a", 0 0, L_0x55a1f3dad390;  1 drivers
v0x55a1f2fc4070_0 .net "b", 0 0, L_0x55a1f3dad550;  1 drivers
v0x55a1f2fcca40_0 .net "ca", 0 0, L_0x55a1f3dad280;  1 drivers
v0x55a1f2fccae0_0 .net "cin", 0 0, L_0x55a1f3dad710;  1 drivers
v0x55a1f2fcc660_0 .net "sum", 0 0, L_0x55a1f3dacf60;  1 drivers
S_0x55a1f2fc9020 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2ff7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2f06c30_0 .net "a", 31 0, L_0x55a1f3dc45b0;  1 drivers
v0x55a1f2f06d10_0 .net "b", 31 0, L_0x55a1f3dc46a0;  1 drivers
v0x55a1f2f028b0_0 .net "ca", 31 0, L_0x55a1f3dc4420;  1 drivers
v0x55a1f2f02980_0 .net "cin", 31 0, L_0x55a1f3dc4790;  1 drivers
v0x55a1f2f03ce0_0 .net "sum", 31 0, L_0x55a1f3dc42e0;  1 drivers
L_0x55a1f3db9600 .part L_0x55a1f3dc45b0, 0, 16;
L_0x55a1f3db96a0 .part L_0x55a1f3dc46a0, 0, 16;
L_0x55a1f3db9740 .part L_0x55a1f3dc4790, 0, 16;
L_0x55a1f3dc4010 .part L_0x55a1f3dc45b0, 16, 16;
L_0x55a1f3dc4100 .part L_0x55a1f3dc46a0, 16, 16;
L_0x55a1f3dc41f0 .part L_0x55a1f3dc4790, 16, 16;
L_0x55a1f3dc42e0 .concat8 [ 16 16 0 0], L_0x55a1f3db9300, L_0x55a1f3dc3d10;
L_0x55a1f3dc4420 .concat8 [ 16 16 0 0], L_0x55a1f3db93a0, L_0x55a1f3dc3db0;
S_0x55a1f2fc4ca0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2fc9020;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2f4b610_0 .net "a", 15 0, L_0x55a1f3db9600;  1 drivers
v0x55a1f2f4b6f0_0 .net "b", 15 0, L_0x55a1f3db96a0;  1 drivers
v0x55a1f2f5aae0_0 .net "ca", 15 0, L_0x55a1f3db93a0;  1 drivers
v0x55a1f2f5abb0_0 .net "cin", 15 0, L_0x55a1f3db9740;  1 drivers
v0x55a1f2f63570_0 .net "sum", 15 0, L_0x55a1f3db9300;  1 drivers
L_0x55a1f3db1110 .part L_0x55a1f3db9600, 0, 4;
L_0x55a1f3db11b0 .part L_0x55a1f3db96a0, 0, 4;
L_0x55a1f3db1250 .part L_0x55a1f3db9740, 0, 4;
L_0x55a1f3db3aa0 .part L_0x55a1f3db9600, 4, 4;
L_0x55a1f3db3b90 .part L_0x55a1f3db96a0, 4, 4;
L_0x55a1f3db3c80 .part L_0x55a1f3db9740, 4, 4;
L_0x55a1f3db6560 .part L_0x55a1f3db9600, 8, 4;
L_0x55a1f3db6600 .part L_0x55a1f3db96a0, 8, 4;
L_0x55a1f3db66f0 .part L_0x55a1f3db9740, 8, 4;
L_0x55a1f3db8f00 .part L_0x55a1f3db9600, 12, 4;
L_0x55a1f3db9030 .part L_0x55a1f3db96a0, 12, 4;
L_0x55a1f3db9160 .part L_0x55a1f3db9740, 12, 4;
L_0x55a1f3db9300 .concat8 [ 4 4 4 4], L_0x55a1f3db0f00, L_0x55a1f3db3890, L_0x55a1f3db6350, L_0x55a1f3db8cf0;
L_0x55a1f3db93a0 .concat8 [ 4 4 4 4], L_0x55a1f3db0fa0, L_0x55a1f3db3930, L_0x55a1f3db63f0, L_0x55a1f3db8d90;
S_0x55a1f2fc60d0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2fc4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2fb18a0_0 .net "a", 3 0, L_0x55a1f3db1110;  1 drivers
v0x55a1f2fb19a0_0 .net "b", 3 0, L_0x55a1f3db11b0;  1 drivers
v0x55a1f2fb2cd0_0 .net "ca", 3 0, L_0x55a1f3db0fa0;  1 drivers
v0x55a1f2fb2dc0_0 .net "cin", 3 0, L_0x55a1f3db1250;  1 drivers
v0x55a1f2fae950_0 .net "sum", 3 0, L_0x55a1f3db0f00;  1 drivers
L_0x55a1f3daeec0 .part L_0x55a1f3db1110, 0, 1;
L_0x55a1f3daeff0 .part L_0x55a1f3db11b0, 0, 1;
L_0x55a1f3daf120 .part L_0x55a1f3db1250, 0, 1;
L_0x55a1f3daf730 .part L_0x55a1f3db1110, 1, 1;
L_0x55a1f3daf860 .part L_0x55a1f3db11b0, 1, 1;
L_0x55a1f3daf990 .part L_0x55a1f3db1250, 1, 1;
L_0x55a1f3db00d0 .part L_0x55a1f3db1110, 2, 1;
L_0x55a1f3db0200 .part L_0x55a1f3db11b0, 2, 1;
L_0x55a1f3db0380 .part L_0x55a1f3db1250, 2, 1;
L_0x55a1f3db0950 .part L_0x55a1f3db1110, 3, 1;
L_0x55a1f3db0b10 .part L_0x55a1f3db11b0, 3, 1;
L_0x55a1f3db0cd0 .part L_0x55a1f3db1250, 3, 1;
L_0x55a1f3db0f00 .concat8 [ 1 1 1 1], L_0x55a1f3dad8d0, L_0x55a1f3daf2c0, L_0x55a1f3dafb70, L_0x55a1f3db0520;
L_0x55a1f3db0fa0 .concat8 [ 1 1 1 1], L_0x55a1f3daedb0, L_0x55a1f3daf620, L_0x55a1f3daffc0, L_0x55a1f3db0840;
S_0x55a1f2fc1d90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fc60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dadee0 .functor XOR 1, L_0x55a1f3daeec0, L_0x55a1f3daeff0, C4<0>, C4<0>;
L_0x55a1f3dad8d0 .functor XOR 1, L_0x55a1f3dadee0, L_0x55a1f3daf120, C4<0>, C4<0>;
L_0x55a1f3daea60 .functor AND 1, L_0x55a1f3daeec0, L_0x55a1f3daeff0, C4<1>, C4<1>;
L_0x55a1f3daeb70 .functor AND 1, L_0x55a1f3daeec0, L_0x55a1f3daf120, C4<1>, C4<1>;
L_0x55a1f3daec30 .functor OR 1, L_0x55a1f3daea60, L_0x55a1f3daeb70, C4<0>, C4<0>;
L_0x55a1f3daed40 .functor AND 1, L_0x55a1f3daf120, L_0x55a1f3daeff0, C4<1>, C4<1>;
L_0x55a1f3daedb0 .functor OR 1, L_0x55a1f3daec30, L_0x55a1f3daed40, C4<0>, C4<0>;
v0x55a1f2fc3120_0 .net *"_s0", 0 0, L_0x55a1f3dadee0;  1 drivers
v0x55a1f2fc31e0_0 .net *"_s10", 0 0, L_0x55a1f3daed40;  1 drivers
v0x55a1f2fb7660_0 .net *"_s4", 0 0, L_0x55a1f3daea60;  1 drivers
v0x55a1f2fb7750_0 .net *"_s6", 0 0, L_0x55a1f3daeb70;  1 drivers
v0x55a1f2fc00f0_0 .net *"_s8", 0 0, L_0x55a1f3daec30;  1 drivers
v0x55a1f2fbfd10_0 .net "a", 0 0, L_0x55a1f3daeec0;  1 drivers
v0x55a1f2fbfdd0_0 .net "b", 0 0, L_0x55a1f3daeff0;  1 drivers
v0x55a1f2fb7240_0 .net "ca", 0 0, L_0x55a1f3daedb0;  1 drivers
v0x55a1f2fb72e0_0 .net "cin", 0 0, L_0x55a1f3daf120;  1 drivers
v0x55a1f2fbd1a0_0 .net "sum", 0 0, L_0x55a1f3dad8d0;  1 drivers
S_0x55a1f2fbcdc0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fc60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3daf250 .functor XOR 1, L_0x55a1f3daf730, L_0x55a1f3daf860, C4<0>, C4<0>;
L_0x55a1f3daf2c0 .functor XOR 1, L_0x55a1f3daf250, L_0x55a1f3daf990, C4<0>, C4<0>;
L_0x55a1f3daf330 .functor AND 1, L_0x55a1f3daf730, L_0x55a1f3daf860, C4<1>, C4<1>;
L_0x55a1f3daf3a0 .functor AND 1, L_0x55a1f3daf730, L_0x55a1f3daf990, C4<1>, C4<1>;
L_0x55a1f3daf460 .functor OR 1, L_0x55a1f3daf330, L_0x55a1f3daf3a0, C4<0>, C4<0>;
L_0x55a1f3daf570 .functor AND 1, L_0x55a1f3daf990, L_0x55a1f3daf860, C4<1>, C4<1>;
L_0x55a1f3daf620 .functor OR 1, L_0x55a1f3daf460, L_0x55a1f3daf570, C4<0>, C4<0>;
v0x55a1f2fba250_0 .net *"_s0", 0 0, L_0x55a1f3daf250;  1 drivers
v0x55a1f2fba330_0 .net *"_s10", 0 0, L_0x55a1f3daf570;  1 drivers
v0x55a1f2fb9e70_0 .net *"_s4", 0 0, L_0x55a1f3daf330;  1 drivers
v0x55a1f2fb9f40_0 .net *"_s6", 0 0, L_0x55a1f3daf3a0;  1 drivers
v0x55a1f2fb6ec0_0 .net *"_s8", 0 0, L_0x55a1f3daf460;  1 drivers
v0x55a1f2fbe1f0_0 .net "a", 0 0, L_0x55a1f3daf730;  1 drivers
v0x55a1f2fbe2b0_0 .net "b", 0 0, L_0x55a1f3daf860;  1 drivers
v0x55a1f2fbf620_0 .net "ca", 0 0, L_0x55a1f3daf620;  1 drivers
v0x55a1f2fbf6c0_0 .net "cin", 0 0, L_0x55a1f3daf990;  1 drivers
v0x55a1f2fbb2a0_0 .net "sum", 0 0, L_0x55a1f3daf2c0;  1 drivers
S_0x55a1f2fbc6d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fc60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dafb00 .functor XOR 1, L_0x55a1f3db00d0, L_0x55a1f3db0200, C4<0>, C4<0>;
L_0x55a1f3dafb70 .functor XOR 1, L_0x55a1f3dafb00, L_0x55a1f3db0380, C4<0>, C4<0>;
L_0x55a1f3dafc30 .functor AND 1, L_0x55a1f3db00d0, L_0x55a1f3db0200, C4<1>, C4<1>;
L_0x55a1f3dafd40 .functor AND 1, L_0x55a1f3db00d0, L_0x55a1f3db0380, C4<1>, C4<1>;
L_0x55a1f3dafe00 .functor OR 1, L_0x55a1f3dafc30, L_0x55a1f3dafd40, C4<0>, C4<0>;
L_0x55a1f3daff10 .functor AND 1, L_0x55a1f3db0380, L_0x55a1f3db0200, C4<1>, C4<1>;
L_0x55a1f3daffc0 .functor OR 1, L_0x55a1f3dafe00, L_0x55a1f3daff10, C4<0>, C4<0>;
v0x55a1f2fb8350_0 .net *"_s0", 0 0, L_0x55a1f3dafb00;  1 drivers
v0x55a1f2fb8410_0 .net *"_s10", 0 0, L_0x55a1f3daff10;  1 drivers
v0x55a1f2fb9780_0 .net *"_s4", 0 0, L_0x55a1f3dafc30;  1 drivers
v0x55a1f2fb9870_0 .net *"_s6", 0 0, L_0x55a1f3dafd40;  1 drivers
v0x55a1f2fb5440_0 .net *"_s8", 0 0, L_0x55a1f3dafe00;  1 drivers
v0x55a1f2fb67d0_0 .net "a", 0 0, L_0x55a1f3db00d0;  1 drivers
v0x55a1f2fb6890_0 .net "b", 0 0, L_0x55a1f3db0200;  1 drivers
v0x55a1f2faad10_0 .net "ca", 0 0, L_0x55a1f3daffc0;  1 drivers
v0x55a1f2faadb0_0 .net "cin", 0 0, L_0x55a1f3db0380;  1 drivers
v0x55a1f2fb37a0_0 .net "sum", 0 0, L_0x55a1f3dafb70;  1 drivers
S_0x55a1f2fb33c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fc60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db04b0 .functor XOR 1, L_0x55a1f3db0950, L_0x55a1f3db0b10, C4<0>, C4<0>;
L_0x55a1f3db0520 .functor XOR 1, L_0x55a1f3db04b0, L_0x55a1f3db0cd0, C4<0>, C4<0>;
L_0x55a1f3db0590 .functor AND 1, L_0x55a1f3db0950, L_0x55a1f3db0b10, C4<1>, C4<1>;
L_0x55a1f3db0600 .functor AND 1, L_0x55a1f3db0950, L_0x55a1f3db0cd0, C4<1>, C4<1>;
L_0x55a1f3db06c0 .functor OR 1, L_0x55a1f3db0590, L_0x55a1f3db0600, C4<0>, C4<0>;
L_0x55a1f3db07d0 .functor AND 1, L_0x55a1f3db0cd0, L_0x55a1f3db0b10, C4<1>, C4<1>;
L_0x55a1f3db0840 .functor OR 1, L_0x55a1f3db06c0, L_0x55a1f3db07d0, C4<0>, C4<0>;
v0x55a1f2faa8f0_0 .net *"_s0", 0 0, L_0x55a1f3db04b0;  1 drivers
v0x55a1f2faa9d0_0 .net *"_s10", 0 0, L_0x55a1f3db07d0;  1 drivers
v0x55a1f2fb0850_0 .net *"_s4", 0 0, L_0x55a1f3db0590;  1 drivers
v0x55a1f2fb0920_0 .net *"_s6", 0 0, L_0x55a1f3db0600;  1 drivers
v0x55a1f2fb0470_0 .net *"_s8", 0 0, L_0x55a1f3db06c0;  1 drivers
v0x55a1f2fad900_0 .net "a", 0 0, L_0x55a1f3db0950;  1 drivers
v0x55a1f2fad9c0_0 .net "b", 0 0, L_0x55a1f3db0b10;  1 drivers
v0x55a1f2fad520_0 .net "ca", 0 0, L_0x55a1f3db0840;  1 drivers
v0x55a1f2fad5c0_0 .net "cin", 0 0, L_0x55a1f3db0cd0;  1 drivers
v0x55a1f2faa570_0 .net "sum", 0 0, L_0x55a1f3db0520;  1 drivers
S_0x55a1f2fafd80 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2fc4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f968b0_0 .net "a", 3 0, L_0x55a1f3db3aa0;  1 drivers
v0x55a1f2f969b0_0 .net "b", 3 0, L_0x55a1f3db3b90;  1 drivers
v0x55a1f2f964d0_0 .net "ca", 3 0, L_0x55a1f3db3930;  1 drivers
v0x55a1f2f965c0_0 .net "cin", 3 0, L_0x55a1f3db3c80;  1 drivers
v0x55a1f2f93960_0 .net "sum", 3 0, L_0x55a1f3db3890;  1 drivers
L_0x55a1f3db1850 .part L_0x55a1f3db3aa0, 0, 1;
L_0x55a1f3db1980 .part L_0x55a1f3db3b90, 0, 1;
L_0x55a1f3db1ab0 .part L_0x55a1f3db3c80, 0, 1;
L_0x55a1f3db20c0 .part L_0x55a1f3db3aa0, 1, 1;
L_0x55a1f3db21f0 .part L_0x55a1f3db3b90, 1, 1;
L_0x55a1f3db2320 .part L_0x55a1f3db3c80, 1, 1;
L_0x55a1f3db2a60 .part L_0x55a1f3db3aa0, 2, 1;
L_0x55a1f3db2b90 .part L_0x55a1f3db3b90, 2, 1;
L_0x55a1f3db2d10 .part L_0x55a1f3db3c80, 2, 1;
L_0x55a1f3db32e0 .part L_0x55a1f3db3aa0, 3, 1;
L_0x55a1f3db34a0 .part L_0x55a1f3db3b90, 3, 1;
L_0x55a1f3db3660 .part L_0x55a1f3db3c80, 3, 1;
L_0x55a1f3db3890 .concat8 [ 1 1 1 1], L_0x55a1f3db12f0, L_0x55a1f3db1c50, L_0x55a1f3db2500, L_0x55a1f3db2eb0;
L_0x55a1f3db3930 .concat8 [ 1 1 1 1], L_0x55a1f3db1740, L_0x55a1f3db1fb0, L_0x55a1f3db2950, L_0x55a1f3db31d0;
S_0x55a1f2faba00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fafd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db0e90 .functor XOR 1, L_0x55a1f3db1850, L_0x55a1f3db1980, C4<0>, C4<0>;
L_0x55a1f3db12f0 .functor XOR 1, L_0x55a1f3db0e90, L_0x55a1f3db1ab0, C4<0>, C4<0>;
L_0x55a1f3db13b0 .functor AND 1, L_0x55a1f3db1850, L_0x55a1f3db1980, C4<1>, C4<1>;
L_0x55a1f3db14c0 .functor AND 1, L_0x55a1f3db1850, L_0x55a1f3db1ab0, C4<1>, C4<1>;
L_0x55a1f3db1580 .functor OR 1, L_0x55a1f3db13b0, L_0x55a1f3db14c0, C4<0>, C4<0>;
L_0x55a1f3db1690 .functor AND 1, L_0x55a1f3db1ab0, L_0x55a1f3db1980, C4<1>, C4<1>;
L_0x55a1f3db1740 .functor OR 1, L_0x55a1f3db1580, L_0x55a1f3db1690, C4<0>, C4<0>;
v0x55a1f2face30_0 .net *"_s0", 0 0, L_0x55a1f3db0e90;  1 drivers
v0x55a1f2facef0_0 .net *"_s10", 0 0, L_0x55a1f3db1690;  1 drivers
v0x55a1f2fa8af0_0 .net *"_s4", 0 0, L_0x55a1f3db13b0;  1 drivers
v0x55a1f2fa8be0_0 .net *"_s6", 0 0, L_0x55a1f3db14c0;  1 drivers
v0x55a1f2fa9e80_0 .net *"_s8", 0 0, L_0x55a1f3db1580;  1 drivers
v0x55a1f2f9e2d0_0 .net "a", 0 0, L_0x55a1f3db1850;  1 drivers
v0x55a1f2f9e390_0 .net "b", 0 0, L_0x55a1f3db1980;  1 drivers
v0x55a1f2fa6d60_0 .net "ca", 0 0, L_0x55a1f3db1740;  1 drivers
v0x55a1f2fa6e00_0 .net "cin", 0 0, L_0x55a1f3db1ab0;  1 drivers
v0x55a1f2fa6980_0 .net "sum", 0 0, L_0x55a1f3db12f0;  1 drivers
S_0x55a1f2f9deb0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fafd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db1be0 .functor XOR 1, L_0x55a1f3db20c0, L_0x55a1f3db21f0, C4<0>, C4<0>;
L_0x55a1f3db1c50 .functor XOR 1, L_0x55a1f3db1be0, L_0x55a1f3db2320, C4<0>, C4<0>;
L_0x55a1f3db1cc0 .functor AND 1, L_0x55a1f3db20c0, L_0x55a1f3db21f0, C4<1>, C4<1>;
L_0x55a1f3db1d30 .functor AND 1, L_0x55a1f3db20c0, L_0x55a1f3db2320, C4<1>, C4<1>;
L_0x55a1f3db1df0 .functor OR 1, L_0x55a1f3db1cc0, L_0x55a1f3db1d30, C4<0>, C4<0>;
L_0x55a1f3db1f00 .functor AND 1, L_0x55a1f3db2320, L_0x55a1f3db21f0, C4<1>, C4<1>;
L_0x55a1f3db1fb0 .functor OR 1, L_0x55a1f3db1df0, L_0x55a1f3db1f00, C4<0>, C4<0>;
v0x55a1f2fa3e10_0 .net *"_s0", 0 0, L_0x55a1f3db1be0;  1 drivers
v0x55a1f2fa3ef0_0 .net *"_s10", 0 0, L_0x55a1f3db1f00;  1 drivers
v0x55a1f2fa3a30_0 .net *"_s4", 0 0, L_0x55a1f3db1cc0;  1 drivers
v0x55a1f2fa3b00_0 .net *"_s6", 0 0, L_0x55a1f3db1d30;  1 drivers
v0x55a1f2fa0ec0_0 .net *"_s8", 0 0, L_0x55a1f3db1df0;  1 drivers
v0x55a1f2fa0ae0_0 .net "a", 0 0, L_0x55a1f3db20c0;  1 drivers
v0x55a1f2fa0ba0_0 .net "b", 0 0, L_0x55a1f3db21f0;  1 drivers
v0x55a1f2f9db30_0 .net "ca", 0 0, L_0x55a1f3db1fb0;  1 drivers
v0x55a1f2f9dbd0_0 .net "cin", 0 0, L_0x55a1f3db2320;  1 drivers
v0x55a1f2fa4e60_0 .net "sum", 0 0, L_0x55a1f3db1c50;  1 drivers
S_0x55a1f2fa6290 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fafd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db2490 .functor XOR 1, L_0x55a1f3db2a60, L_0x55a1f3db2b90, C4<0>, C4<0>;
L_0x55a1f3db2500 .functor XOR 1, L_0x55a1f3db2490, L_0x55a1f3db2d10, C4<0>, C4<0>;
L_0x55a1f3db25c0 .functor AND 1, L_0x55a1f3db2a60, L_0x55a1f3db2b90, C4<1>, C4<1>;
L_0x55a1f3db26d0 .functor AND 1, L_0x55a1f3db2a60, L_0x55a1f3db2d10, C4<1>, C4<1>;
L_0x55a1f3db2790 .functor OR 1, L_0x55a1f3db25c0, L_0x55a1f3db26d0, C4<0>, C4<0>;
L_0x55a1f3db28a0 .functor AND 1, L_0x55a1f3db2d10, L_0x55a1f3db2b90, C4<1>, C4<1>;
L_0x55a1f3db2950 .functor OR 1, L_0x55a1f3db2790, L_0x55a1f3db28a0, C4<0>, C4<0>;
v0x55a1f2fa1f10_0 .net *"_s0", 0 0, L_0x55a1f3db2490;  1 drivers
v0x55a1f2fa1fd0_0 .net *"_s10", 0 0, L_0x55a1f3db28a0;  1 drivers
v0x55a1f2fa3340_0 .net *"_s4", 0 0, L_0x55a1f3db25c0;  1 drivers
v0x55a1f2fa3430_0 .net *"_s6", 0 0, L_0x55a1f3db26d0;  1 drivers
v0x55a1f2f9efc0_0 .net *"_s8", 0 0, L_0x55a1f3db2790;  1 drivers
v0x55a1f2fa03f0_0 .net "a", 0 0, L_0x55a1f3db2a60;  1 drivers
v0x55a1f2fa04b0_0 .net "b", 0 0, L_0x55a1f3db2b90;  1 drivers
v0x55a1f2f9c0b0_0 .net "ca", 0 0, L_0x55a1f3db2950;  1 drivers
v0x55a1f2f9c150_0 .net "cin", 0 0, L_0x55a1f3db2d10;  1 drivers
v0x55a1f2f9d440_0 .net "sum", 0 0, L_0x55a1f3db2500;  1 drivers
S_0x55a1f2f9ab40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fafd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db2e40 .functor XOR 1, L_0x55a1f3db32e0, L_0x55a1f3db34a0, C4<0>, C4<0>;
L_0x55a1f3db2eb0 .functor XOR 1, L_0x55a1f3db2e40, L_0x55a1f3db3660, C4<0>, C4<0>;
L_0x55a1f3db2f20 .functor AND 1, L_0x55a1f3db32e0, L_0x55a1f3db34a0, C4<1>, C4<1>;
L_0x55a1f3db2f90 .functor AND 1, L_0x55a1f3db32e0, L_0x55a1f3db3660, C4<1>, C4<1>;
L_0x55a1f3db3050 .functor OR 1, L_0x55a1f3db2f20, L_0x55a1f3db2f90, C4<0>, C4<0>;
L_0x55a1f3db3160 .functor AND 1, L_0x55a1f3db3660, L_0x55a1f3db34a0, C4<1>, C4<1>;
L_0x55a1f3db31d0 .functor OR 1, L_0x55a1f3db3050, L_0x55a1f3db3160, C4<0>, C4<0>;
v0x55a1f2f8e1f0_0 .net *"_s0", 0 0, L_0x55a1f3db2e40;  1 drivers
v0x55a1f2f8e2d0_0 .net *"_s10", 0 0, L_0x55a1f3db3160;  1 drivers
v0x55a1f2f818a0_0 .net *"_s4", 0 0, L_0x55a1f3db2f20;  1 drivers
v0x55a1f2f81970_0 .net *"_s6", 0 0, L_0x55a1f3db2f90;  1 drivers
v0x55a1f2f90d70_0 .net *"_s8", 0 0, L_0x55a1f3db3050;  1 drivers
v0x55a1f2f99800_0 .net "a", 0 0, L_0x55a1f3db32e0;  1 drivers
v0x55a1f2f998c0_0 .net "b", 0 0, L_0x55a1f3db34a0;  1 drivers
v0x55a1f2f99420_0 .net "ca", 0 0, L_0x55a1f3db31d0;  1 drivers
v0x55a1f2f994c0_0 .net "cin", 0 0, L_0x55a1f3db3660;  1 drivers
v0x55a1f2f90950_0 .net "sum", 0 0, L_0x55a1f3db2eb0;  1 drivers
S_0x55a1f2f93580 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2fc4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f80180_0 .net "a", 3 0, L_0x55a1f3db6560;  1 drivers
v0x55a1f2f80280_0 .net "b", 3 0, L_0x55a1f3db6600;  1 drivers
v0x55a1f2f776b0_0 .net "ca", 3 0, L_0x55a1f3db63f0;  1 drivers
v0x55a1f2f777a0_0 .net "cin", 3 0, L_0x55a1f3db66f0;  1 drivers
v0x55a1f2f7d610_0 .net "sum", 3 0, L_0x55a1f3db6350;  1 drivers
L_0x55a1f3db4310 .part L_0x55a1f3db6560, 0, 1;
L_0x55a1f3db4440 .part L_0x55a1f3db6600, 0, 1;
L_0x55a1f3db4570 .part L_0x55a1f3db66f0, 0, 1;
L_0x55a1f3db4b80 .part L_0x55a1f3db6560, 1, 1;
L_0x55a1f3db4cb0 .part L_0x55a1f3db6600, 1, 1;
L_0x55a1f3db4de0 .part L_0x55a1f3db66f0, 1, 1;
L_0x55a1f3db5520 .part L_0x55a1f3db6560, 2, 1;
L_0x55a1f3db5650 .part L_0x55a1f3db6600, 2, 1;
L_0x55a1f3db57d0 .part L_0x55a1f3db66f0, 2, 1;
L_0x55a1f3db5da0 .part L_0x55a1f3db6560, 3, 1;
L_0x55a1f3db5f60 .part L_0x55a1f3db6600, 3, 1;
L_0x55a1f3db6120 .part L_0x55a1f3db66f0, 3, 1;
L_0x55a1f3db6350 .concat8 [ 1 1 1 1], L_0x55a1f3db3db0, L_0x55a1f3db4710, L_0x55a1f3db4fc0, L_0x55a1f3db5970;
L_0x55a1f3db63f0 .concat8 [ 1 1 1 1], L_0x55a1f3db4200, L_0x55a1f3db4a70, L_0x55a1f3db5410, L_0x55a1f3db5c90;
S_0x55a1f2f905d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f93580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db3820 .functor XOR 1, L_0x55a1f3db4310, L_0x55a1f3db4440, C4<0>, C4<0>;
L_0x55a1f3db3db0 .functor XOR 1, L_0x55a1f3db3820, L_0x55a1f3db4570, C4<0>, C4<0>;
L_0x55a1f3db3e70 .functor AND 1, L_0x55a1f3db4310, L_0x55a1f3db4440, C4<1>, C4<1>;
L_0x55a1f3db3f80 .functor AND 1, L_0x55a1f3db4310, L_0x55a1f3db4570, C4<1>, C4<1>;
L_0x55a1f3db4040 .functor OR 1, L_0x55a1f3db3e70, L_0x55a1f3db3f80, C4<0>, C4<0>;
L_0x55a1f3db4150 .functor AND 1, L_0x55a1f3db4570, L_0x55a1f3db4440, C4<1>, C4<1>;
L_0x55a1f3db4200 .functor OR 1, L_0x55a1f3db4040, L_0x55a1f3db4150, C4<0>, C4<0>;
v0x55a1f2f97900_0 .net *"_s0", 0 0, L_0x55a1f3db3820;  1 drivers
v0x55a1f2f979a0_0 .net *"_s10", 0 0, L_0x55a1f3db4150;  1 drivers
v0x55a1f2f98d30_0 .net *"_s4", 0 0, L_0x55a1f3db3e70;  1 drivers
v0x55a1f2f98e00_0 .net *"_s6", 0 0, L_0x55a1f3db3f80;  1 drivers
v0x55a1f2f949b0_0 .net *"_s8", 0 0, L_0x55a1f3db4040;  1 drivers
v0x55a1f2f95de0_0 .net "a", 0 0, L_0x55a1f3db4310;  1 drivers
v0x55a1f2f95ea0_0 .net "b", 0 0, L_0x55a1f3db4440;  1 drivers
v0x55a1f2f91a60_0 .net "ca", 0 0, L_0x55a1f3db4200;  1 drivers
v0x55a1f2f91b00_0 .net "cin", 0 0, L_0x55a1f3db4570;  1 drivers
v0x55a1f2f92e90_0 .net "sum", 0 0, L_0x55a1f3db3db0;  1 drivers
S_0x55a1f2f8eb50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f93580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db46a0 .functor XOR 1, L_0x55a1f3db4b80, L_0x55a1f3db4cb0, C4<0>, C4<0>;
L_0x55a1f3db4710 .functor XOR 1, L_0x55a1f3db46a0, L_0x55a1f3db4de0, C4<0>, C4<0>;
L_0x55a1f3db4780 .functor AND 1, L_0x55a1f3db4b80, L_0x55a1f3db4cb0, C4<1>, C4<1>;
L_0x55a1f3db47f0 .functor AND 1, L_0x55a1f3db4b80, L_0x55a1f3db4de0, C4<1>, C4<1>;
L_0x55a1f3db48b0 .functor OR 1, L_0x55a1f3db4780, L_0x55a1f3db47f0, C4<0>, C4<0>;
L_0x55a1f3db49c0 .functor AND 1, L_0x55a1f3db4de0, L_0x55a1f3db4cb0, C4<1>, C4<1>;
L_0x55a1f3db4a70 .functor OR 1, L_0x55a1f3db48b0, L_0x55a1f3db49c0, C4<0>, C4<0>;
v0x55a1f2f8fee0_0 .net *"_s0", 0 0, L_0x55a1f3db46a0;  1 drivers
v0x55a1f2f8ffc0_0 .net *"_s10", 0 0, L_0x55a1f3db49c0;  1 drivers
v0x55a1f2f84420_0 .net *"_s4", 0 0, L_0x55a1f3db4780;  1 drivers
v0x55a1f2f844f0_0 .net *"_s6", 0 0, L_0x55a1f3db47f0;  1 drivers
v0x55a1f2f8ceb0_0 .net *"_s8", 0 0, L_0x55a1f3db48b0;  1 drivers
v0x55a1f2f8cad0_0 .net "a", 0 0, L_0x55a1f3db4b80;  1 drivers
v0x55a1f2f8cb90_0 .net "b", 0 0, L_0x55a1f3db4cb0;  1 drivers
v0x55a1f2f84000_0 .net "ca", 0 0, L_0x55a1f3db4a70;  1 drivers
v0x55a1f2f840a0_0 .net "cin", 0 0, L_0x55a1f3db4de0;  1 drivers
v0x55a1f2f89f60_0 .net "sum", 0 0, L_0x55a1f3db4710;  1 drivers
S_0x55a1f2f89b80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f93580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db4f50 .functor XOR 1, L_0x55a1f3db5520, L_0x55a1f3db5650, C4<0>, C4<0>;
L_0x55a1f3db4fc0 .functor XOR 1, L_0x55a1f3db4f50, L_0x55a1f3db57d0, C4<0>, C4<0>;
L_0x55a1f3db5080 .functor AND 1, L_0x55a1f3db5520, L_0x55a1f3db5650, C4<1>, C4<1>;
L_0x55a1f3db5190 .functor AND 1, L_0x55a1f3db5520, L_0x55a1f3db57d0, C4<1>, C4<1>;
L_0x55a1f3db5250 .functor OR 1, L_0x55a1f3db5080, L_0x55a1f3db5190, C4<0>, C4<0>;
L_0x55a1f3db5360 .functor AND 1, L_0x55a1f3db57d0, L_0x55a1f3db5650, C4<1>, C4<1>;
L_0x55a1f3db5410 .functor OR 1, L_0x55a1f3db5250, L_0x55a1f3db5360, C4<0>, C4<0>;
v0x55a1f2f87010_0 .net *"_s0", 0 0, L_0x55a1f3db4f50;  1 drivers
v0x55a1f2f870d0_0 .net *"_s10", 0 0, L_0x55a1f3db5360;  1 drivers
v0x55a1f2f86c30_0 .net *"_s4", 0 0, L_0x55a1f3db5080;  1 drivers
v0x55a1f2f86d20_0 .net *"_s6", 0 0, L_0x55a1f3db5190;  1 drivers
v0x55a1f2f83c80_0 .net *"_s8", 0 0, L_0x55a1f3db5250;  1 drivers
v0x55a1f2f8afb0_0 .net "a", 0 0, L_0x55a1f3db5520;  1 drivers
v0x55a1f2f8b070_0 .net "b", 0 0, L_0x55a1f3db5650;  1 drivers
v0x55a1f2f8c3e0_0 .net "ca", 0 0, L_0x55a1f3db5410;  1 drivers
v0x55a1f2f8c480_0 .net "cin", 0 0, L_0x55a1f3db57d0;  1 drivers
v0x55a1f2f88060_0 .net "sum", 0 0, L_0x55a1f3db4fc0;  1 drivers
S_0x55a1f2f89490 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f93580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db5900 .functor XOR 1, L_0x55a1f3db5da0, L_0x55a1f3db5f60, C4<0>, C4<0>;
L_0x55a1f3db5970 .functor XOR 1, L_0x55a1f3db5900, L_0x55a1f3db6120, C4<0>, C4<0>;
L_0x55a1f3db59e0 .functor AND 1, L_0x55a1f3db5da0, L_0x55a1f3db5f60, C4<1>, C4<1>;
L_0x55a1f3db5a50 .functor AND 1, L_0x55a1f3db5da0, L_0x55a1f3db6120, C4<1>, C4<1>;
L_0x55a1f3db5b10 .functor OR 1, L_0x55a1f3db59e0, L_0x55a1f3db5a50, C4<0>, C4<0>;
L_0x55a1f3db5c20 .functor AND 1, L_0x55a1f3db6120, L_0x55a1f3db5f60, C4<1>, C4<1>;
L_0x55a1f3db5c90 .functor OR 1, L_0x55a1f3db5b10, L_0x55a1f3db5c20, C4<0>, C4<0>;
v0x55a1f2f85110_0 .net *"_s0", 0 0, L_0x55a1f3db5900;  1 drivers
v0x55a1f2f851f0_0 .net *"_s10", 0 0, L_0x55a1f3db5c20;  1 drivers
v0x55a1f2f86540_0 .net *"_s4", 0 0, L_0x55a1f3db59e0;  1 drivers
v0x55a1f2f86610_0 .net *"_s6", 0 0, L_0x55a1f3db5a50;  1 drivers
v0x55a1f2f82200_0 .net *"_s8", 0 0, L_0x55a1f3db5b10;  1 drivers
v0x55a1f2f83590_0 .net "a", 0 0, L_0x55a1f3db5da0;  1 drivers
v0x55a1f2f83650_0 .net "b", 0 0, L_0x55a1f3db5f60;  1 drivers
v0x55a1f2f77ad0_0 .net "ca", 0 0, L_0x55a1f3db5c90;  1 drivers
v0x55a1f2f77b70_0 .net "cin", 0 0, L_0x55a1f3db6120;  1 drivers
v0x55a1f2f80560_0 .net "sum", 0 0, L_0x55a1f3db5970;  1 drivers
S_0x55a1f2f7d230 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2fc4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2dc72f0_0 .net "a", 3 0, L_0x55a1f3db8f00;  1 drivers
v0x55a1f2dc73f0_0 .net "b", 3 0, L_0x55a1f3db9030;  1 drivers
v0x55a1f2dc6cd0_0 .net "ca", 3 0, L_0x55a1f3db8d90;  1 drivers
v0x55a1f2dc6dc0_0 .net "cin", 3 0, L_0x55a1f3db9160;  1 drivers
v0x55a1f2f57f60_0 .net "sum", 3 0, L_0x55a1f3db8cf0;  1 drivers
L_0x55a1f3db6cb0 .part L_0x55a1f3db8f00, 0, 1;
L_0x55a1f3db6de0 .part L_0x55a1f3db9030, 0, 1;
L_0x55a1f3db6f10 .part L_0x55a1f3db9160, 0, 1;
L_0x55a1f3db7520 .part L_0x55a1f3db8f00, 1, 1;
L_0x55a1f3db7650 .part L_0x55a1f3db9030, 1, 1;
L_0x55a1f3db7780 .part L_0x55a1f3db9160, 1, 1;
L_0x55a1f3db7ec0 .part L_0x55a1f3db8f00, 2, 1;
L_0x55a1f3db7ff0 .part L_0x55a1f3db9030, 2, 1;
L_0x55a1f3db8170 .part L_0x55a1f3db9160, 2, 1;
L_0x55a1f3db8740 .part L_0x55a1f3db8f00, 3, 1;
L_0x55a1f3db8900 .part L_0x55a1f3db9030, 3, 1;
L_0x55a1f3db8ac0 .part L_0x55a1f3db9160, 3, 1;
L_0x55a1f3db8cf0 .concat8 [ 1 1 1 1], L_0x55a1f3db6790, L_0x55a1f3db70b0, L_0x55a1f3db7960, L_0x55a1f3db8310;
L_0x55a1f3db8d90 .concat8 [ 1 1 1 1], L_0x55a1f3db6ba0, L_0x55a1f3db7410, L_0x55a1f3db7db0, L_0x55a1f3db8630;
S_0x55a1f2f7a6c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f7d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db62e0 .functor XOR 1, L_0x55a1f3db6cb0, L_0x55a1f3db6de0, C4<0>, C4<0>;
L_0x55a1f3db6790 .functor XOR 1, L_0x55a1f3db62e0, L_0x55a1f3db6f10, C4<0>, C4<0>;
L_0x55a1f3db6850 .functor AND 1, L_0x55a1f3db6cb0, L_0x55a1f3db6de0, C4<1>, C4<1>;
L_0x55a1f3db6960 .functor AND 1, L_0x55a1f3db6cb0, L_0x55a1f3db6f10, C4<1>, C4<1>;
L_0x55a1f3db6a20 .functor OR 1, L_0x55a1f3db6850, L_0x55a1f3db6960, C4<0>, C4<0>;
L_0x55a1f3db6b30 .functor AND 1, L_0x55a1f3db6f10, L_0x55a1f3db6de0, C4<1>, C4<1>;
L_0x55a1f3db6ba0 .functor OR 1, L_0x55a1f3db6a20, L_0x55a1f3db6b30, C4<0>, C4<0>;
v0x55a1f2f7a2e0_0 .net *"_s0", 0 0, L_0x55a1f3db62e0;  1 drivers
v0x55a1f2f7a3a0_0 .net *"_s10", 0 0, L_0x55a1f3db6b30;  1 drivers
v0x55a1f2f77330_0 .net *"_s4", 0 0, L_0x55a1f3db6850;  1 drivers
v0x55a1f2f77420_0 .net *"_s6", 0 0, L_0x55a1f3db6960;  1 drivers
v0x55a1f2f7e660_0 .net *"_s8", 0 0, L_0x55a1f3db6a20;  1 drivers
v0x55a1f2f7fa90_0 .net "a", 0 0, L_0x55a1f3db6cb0;  1 drivers
v0x55a1f2f7fb50_0 .net "b", 0 0, L_0x55a1f3db6de0;  1 drivers
v0x55a1f2f7b710_0 .net "ca", 0 0, L_0x55a1f3db6ba0;  1 drivers
v0x55a1f2f7b7b0_0 .net "cin", 0 0, L_0x55a1f3db6f10;  1 drivers
v0x55a1f2f7cb40_0 .net "sum", 0 0, L_0x55a1f3db6790;  1 drivers
S_0x55a1f2f787c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f7d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db7040 .functor XOR 1, L_0x55a1f3db7520, L_0x55a1f3db7650, C4<0>, C4<0>;
L_0x55a1f3db70b0 .functor XOR 1, L_0x55a1f3db7040, L_0x55a1f3db7780, C4<0>, C4<0>;
L_0x55a1f3db7120 .functor AND 1, L_0x55a1f3db7520, L_0x55a1f3db7650, C4<1>, C4<1>;
L_0x55a1f3db7190 .functor AND 1, L_0x55a1f3db7520, L_0x55a1f3db7780, C4<1>, C4<1>;
L_0x55a1f3db7250 .functor OR 1, L_0x55a1f3db7120, L_0x55a1f3db7190, C4<0>, C4<0>;
L_0x55a1f3db7360 .functor AND 1, L_0x55a1f3db7780, L_0x55a1f3db7650, C4<1>, C4<1>;
L_0x55a1f3db7410 .functor OR 1, L_0x55a1f3db7250, L_0x55a1f3db7360, C4<0>, C4<0>;
v0x55a1f2f79bf0_0 .net *"_s0", 0 0, L_0x55a1f3db7040;  1 drivers
v0x55a1f2f79cd0_0 .net *"_s10", 0 0, L_0x55a1f3db7360;  1 drivers
v0x55a1f2f758b0_0 .net *"_s4", 0 0, L_0x55a1f3db7120;  1 drivers
v0x55a1f2f75980_0 .net *"_s6", 0 0, L_0x55a1f3db7190;  1 drivers
v0x55a1f2f76c40_0 .net *"_s8", 0 0, L_0x55a1f3db7250;  1 drivers
v0x55a1f2f6b090_0 .net "a", 0 0, L_0x55a1f3db7520;  1 drivers
v0x55a1f2f6b150_0 .net "b", 0 0, L_0x55a1f3db7650;  1 drivers
v0x55a1f2f73b20_0 .net "ca", 0 0, L_0x55a1f3db7410;  1 drivers
v0x55a1f2f73bc0_0 .net "cin", 0 0, L_0x55a1f3db7780;  1 drivers
v0x55a1f2f73740_0 .net "sum", 0 0, L_0x55a1f3db70b0;  1 drivers
S_0x55a1f2f6ac70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f7d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db78f0 .functor XOR 1, L_0x55a1f3db7ec0, L_0x55a1f3db7ff0, C4<0>, C4<0>;
L_0x55a1f3db7960 .functor XOR 1, L_0x55a1f3db78f0, L_0x55a1f3db8170, C4<0>, C4<0>;
L_0x55a1f3db7a20 .functor AND 1, L_0x55a1f3db7ec0, L_0x55a1f3db7ff0, C4<1>, C4<1>;
L_0x55a1f3db7b30 .functor AND 1, L_0x55a1f3db7ec0, L_0x55a1f3db8170, C4<1>, C4<1>;
L_0x55a1f3db7bf0 .functor OR 1, L_0x55a1f3db7a20, L_0x55a1f3db7b30, C4<0>, C4<0>;
L_0x55a1f3db7d00 .functor AND 1, L_0x55a1f3db8170, L_0x55a1f3db7ff0, C4<1>, C4<1>;
L_0x55a1f3db7db0 .functor OR 1, L_0x55a1f3db7bf0, L_0x55a1f3db7d00, C4<0>, C4<0>;
v0x55a1f2f70bd0_0 .net *"_s0", 0 0, L_0x55a1f3db78f0;  1 drivers
v0x55a1f2f70c90_0 .net *"_s10", 0 0, L_0x55a1f3db7d00;  1 drivers
v0x55a1f2f707f0_0 .net *"_s4", 0 0, L_0x55a1f3db7a20;  1 drivers
v0x55a1f2f708e0_0 .net *"_s6", 0 0, L_0x55a1f3db7b30;  1 drivers
v0x55a1f2f6dc80_0 .net *"_s8", 0 0, L_0x55a1f3db7bf0;  1 drivers
v0x55a1f2f6d8a0_0 .net "a", 0 0, L_0x55a1f3db7ec0;  1 drivers
v0x55a1f2f6d960_0 .net "b", 0 0, L_0x55a1f3db7ff0;  1 drivers
v0x55a1f2f6a8f0_0 .net "ca", 0 0, L_0x55a1f3db7db0;  1 drivers
v0x55a1f2f6a990_0 .net "cin", 0 0, L_0x55a1f3db8170;  1 drivers
v0x55a1f2f71c20_0 .net "sum", 0 0, L_0x55a1f3db7960;  1 drivers
S_0x55a1f2f73050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f7d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db82a0 .functor XOR 1, L_0x55a1f3db8740, L_0x55a1f3db8900, C4<0>, C4<0>;
L_0x55a1f3db8310 .functor XOR 1, L_0x55a1f3db82a0, L_0x55a1f3db8ac0, C4<0>, C4<0>;
L_0x55a1f3db8380 .functor AND 1, L_0x55a1f3db8740, L_0x55a1f3db8900, C4<1>, C4<1>;
L_0x55a1f3db83f0 .functor AND 1, L_0x55a1f3db8740, L_0x55a1f3db8ac0, C4<1>, C4<1>;
L_0x55a1f3db84b0 .functor OR 1, L_0x55a1f3db8380, L_0x55a1f3db83f0, C4<0>, C4<0>;
L_0x55a1f3db85c0 .functor AND 1, L_0x55a1f3db8ac0, L_0x55a1f3db8900, C4<1>, C4<1>;
L_0x55a1f3db8630 .functor OR 1, L_0x55a1f3db84b0, L_0x55a1f3db85c0, C4<0>, C4<0>;
v0x55a1f2f6ecd0_0 .net *"_s0", 0 0, L_0x55a1f3db82a0;  1 drivers
v0x55a1f2f6edb0_0 .net *"_s10", 0 0, L_0x55a1f3db85c0;  1 drivers
v0x55a1f2f70100_0 .net *"_s4", 0 0, L_0x55a1f3db8380;  1 drivers
v0x55a1f2f701d0_0 .net *"_s6", 0 0, L_0x55a1f3db83f0;  1 drivers
v0x55a1f2f6bd80_0 .net *"_s8", 0 0, L_0x55a1f3db84b0;  1 drivers
v0x55a1f2f6d1b0_0 .net "a", 0 0, L_0x55a1f3db8740;  1 drivers
v0x55a1f2f6d270_0 .net "b", 0 0, L_0x55a1f3db8900;  1 drivers
v0x55a1f2f68dd0_0 .net "ca", 0 0, L_0x55a1f3db8630;  1 drivers
v0x55a1f2f68e70_0 .net "cin", 0 0, L_0x55a1f3db8ac0;  1 drivers
v0x55a1f2f6a200_0 .net "sum", 0 0, L_0x55a1f3db8310;  1 drivers
S_0x55a1f2f63190 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2fc9020;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2f08750_0 .net "a", 15 0, L_0x55a1f3dc4010;  1 drivers
v0x55a1f2f08830_0 .net "b", 15 0, L_0x55a1f3dc4100;  1 drivers
v0x55a1f2f09b80_0 .net "ca", 15 0, L_0x55a1f3dc3db0;  1 drivers
v0x55a1f2f09c50_0 .net "cin", 15 0, L_0x55a1f3dc41f0;  1 drivers
v0x55a1f2f05800_0 .net "sum", 15 0, L_0x55a1f3dc3d10;  1 drivers
L_0x55a1f3dbbe20 .part L_0x55a1f3dc4010, 0, 4;
L_0x55a1f3dbbec0 .part L_0x55a1f3dc4100, 0, 4;
L_0x55a1f3dbbf60 .part L_0x55a1f3dc41f0, 0, 4;
L_0x55a1f3dbe6b0 .part L_0x55a1f3dc4010, 4, 4;
L_0x55a1f3dbe7a0 .part L_0x55a1f3dc4100, 4, 4;
L_0x55a1f3dbe890 .part L_0x55a1f3dc41f0, 4, 4;
L_0x55a1f3dc1030 .part L_0x55a1f3dc4010, 8, 4;
L_0x55a1f3dc10d0 .part L_0x55a1f3dc4100, 8, 4;
L_0x55a1f3dc11c0 .part L_0x55a1f3dc41f0, 8, 4;
L_0x55a1f3dc3910 .part L_0x55a1f3dc4010, 12, 4;
L_0x55a1f3dc3a40 .part L_0x55a1f3dc4100, 12, 4;
L_0x55a1f3dc3b70 .part L_0x55a1f3dc41f0, 12, 4;
L_0x55a1f3dc3d10 .concat8 [ 4 4 4 4], L_0x55a1f3dbbc10, L_0x55a1f3dbe4a0, L_0x55a1f3dc0e20, L_0x55a1f3dc3700;
L_0x55a1f3dc3db0 .concat8 [ 4 4 4 4], L_0x55a1f3dbbcb0, L_0x55a1f3dbe540, L_0x55a1f3dc0ec0, L_0x55a1f3dc37a0;
S_0x55a1f2f5a6c0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2f63190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f4bf70_0 .net "a", 3 0, L_0x55a1f3dbbe20;  1 drivers
v0x55a1f2f4c070_0 .net "b", 3 0, L_0x55a1f3dbbec0;  1 drivers
v0x55a1f2f4d300_0 .net "ca", 3 0, L_0x55a1f3dbbcb0;  1 drivers
v0x55a1f2f4d3f0_0 .net "cin", 3 0, L_0x55a1f3dbbf60;  1 drivers
v0x55a1f2f41840_0 .net "sum", 3 0, L_0x55a1f3dbbc10;  1 drivers
L_0x55a1f3db9c90 .part L_0x55a1f3dbbe20, 0, 1;
L_0x55a1f3db9dc0 .part L_0x55a1f3dbbec0, 0, 1;
L_0x55a1f3db9ef0 .part L_0x55a1f3dbbf60, 0, 1;
L_0x55a1f3dba4c0 .part L_0x55a1f3dbbe20, 1, 1;
L_0x55a1f3dba5f0 .part L_0x55a1f3dbbec0, 1, 1;
L_0x55a1f3dba720 .part L_0x55a1f3dbbf60, 1, 1;
L_0x55a1f3dbade0 .part L_0x55a1f3dbbe20, 2, 1;
L_0x55a1f3dbaf10 .part L_0x55a1f3dbbec0, 2, 1;
L_0x55a1f3dbb090 .part L_0x55a1f3dbbf60, 2, 1;
L_0x55a1f3dbb660 .part L_0x55a1f3dbbe20, 3, 1;
L_0x55a1f3dbb820 .part L_0x55a1f3dbbec0, 3, 1;
L_0x55a1f3dbb9e0 .part L_0x55a1f3dbbf60, 3, 1;
L_0x55a1f3dbbc10 .concat8 [ 1 1 1 1], L_0x55a1f3db8c80, L_0x55a1f3dba090, L_0x55a1f3dba8c0, L_0x55a1f3dbb230;
L_0x55a1f3dbbcb0 .concat8 [ 1 1 1 1], L_0x55a1f3db9b80, L_0x55a1f3dba3b0, L_0x55a1f3dbacd0, L_0x55a1f3dbb550;
S_0x55a1f2f60620 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f5a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3db9290 .functor XOR 1, L_0x55a1f3db9c90, L_0x55a1f3db9dc0, C4<0>, C4<0>;
L_0x55a1f3db8c80 .functor XOR 1, L_0x55a1f3db9290, L_0x55a1f3db9ef0, C4<0>, C4<0>;
L_0x55a1f3db9830 .functor AND 1, L_0x55a1f3db9c90, L_0x55a1f3db9dc0, C4<1>, C4<1>;
L_0x55a1f3db9940 .functor AND 1, L_0x55a1f3db9c90, L_0x55a1f3db9ef0, C4<1>, C4<1>;
L_0x55a1f3db9a00 .functor OR 1, L_0x55a1f3db9830, L_0x55a1f3db9940, C4<0>, C4<0>;
L_0x55a1f3db9b10 .functor AND 1, L_0x55a1f3db9ef0, L_0x55a1f3db9dc0, C4<1>, C4<1>;
L_0x55a1f3db9b80 .functor OR 1, L_0x55a1f3db9a00, L_0x55a1f3db9b10, C4<0>, C4<0>;
v0x55a1f2f60240_0 .net *"_s0", 0 0, L_0x55a1f3db9290;  1 drivers
v0x55a1f2f60300_0 .net *"_s10", 0 0, L_0x55a1f3db9b10;  1 drivers
v0x55a1f2f5d6d0_0 .net *"_s4", 0 0, L_0x55a1f3db9830;  1 drivers
v0x55a1f2f5d7c0_0 .net *"_s6", 0 0, L_0x55a1f3db9940;  1 drivers
v0x55a1f2f5d2f0_0 .net *"_s8", 0 0, L_0x55a1f3db9a00;  1 drivers
v0x55a1f2f5a340_0 .net "a", 0 0, L_0x55a1f3db9c90;  1 drivers
v0x55a1f2f5a400_0 .net "b", 0 0, L_0x55a1f3db9dc0;  1 drivers
v0x55a1f2f61670_0 .net "ca", 0 0, L_0x55a1f3db9b80;  1 drivers
v0x55a1f2f61710_0 .net "cin", 0 0, L_0x55a1f3db9ef0;  1 drivers
v0x55a1f2f62aa0_0 .net "sum", 0 0, L_0x55a1f3db8c80;  1 drivers
S_0x55a1f2f5e720 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f5a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dba020 .functor XOR 1, L_0x55a1f3dba4c0, L_0x55a1f3dba5f0, C4<0>, C4<0>;
L_0x55a1f3dba090 .functor XOR 1, L_0x55a1f3dba020, L_0x55a1f3dba720, C4<0>, C4<0>;
L_0x55a1f3dba100 .functor AND 1, L_0x55a1f3dba4c0, L_0x55a1f3dba5f0, C4<1>, C4<1>;
L_0x55a1f3dba170 .functor AND 1, L_0x55a1f3dba4c0, L_0x55a1f3dba720, C4<1>, C4<1>;
L_0x55a1f3dba230 .functor OR 1, L_0x55a1f3dba100, L_0x55a1f3dba170, C4<0>, C4<0>;
L_0x55a1f3dba340 .functor AND 1, L_0x55a1f3dba720, L_0x55a1f3dba5f0, C4<1>, C4<1>;
L_0x55a1f3dba3b0 .functor OR 1, L_0x55a1f3dba230, L_0x55a1f3dba340, C4<0>, C4<0>;
v0x55a1f2f5fb50_0 .net *"_s0", 0 0, L_0x55a1f3dba020;  1 drivers
v0x55a1f2f5fc30_0 .net *"_s10", 0 0, L_0x55a1f3dba340;  1 drivers
v0x55a1f2f5b7d0_0 .net *"_s4", 0 0, L_0x55a1f3dba100;  1 drivers
v0x55a1f2f5b8a0_0 .net *"_s6", 0 0, L_0x55a1f3dba170;  1 drivers
v0x55a1f2f5cc00_0 .net *"_s8", 0 0, L_0x55a1f3dba230;  1 drivers
v0x55a1f2f588c0_0 .net "a", 0 0, L_0x55a1f3dba4c0;  1 drivers
v0x55a1f2f58980_0 .net "b", 0 0, L_0x55a1f3dba5f0;  1 drivers
v0x55a1f2f59c50_0 .net "ca", 0 0, L_0x55a1f3dba3b0;  1 drivers
v0x55a1f2f59cf0_0 .net "cin", 0 0, L_0x55a1f3dba720;  1 drivers
v0x55a1f2f4e190_0 .net "sum", 0 0, L_0x55a1f3dba090;  1 drivers
S_0x55a1f2f56c20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f5a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dba850 .functor XOR 1, L_0x55a1f3dbade0, L_0x55a1f3dbaf10, C4<0>, C4<0>;
L_0x55a1f3dba8c0 .functor XOR 1, L_0x55a1f3dba850, L_0x55a1f3dbb090, C4<0>, C4<0>;
L_0x55a1f3dba980 .functor AND 1, L_0x55a1f3dbade0, L_0x55a1f3dbaf10, C4<1>, C4<1>;
L_0x55a1f3dbaa90 .functor AND 1, L_0x55a1f3dbade0, L_0x55a1f3dbb090, C4<1>, C4<1>;
L_0x55a1f3dbab50 .functor OR 1, L_0x55a1f3dba980, L_0x55a1f3dbaa90, C4<0>, C4<0>;
L_0x55a1f3dbac60 .functor AND 1, L_0x55a1f3dbb090, L_0x55a1f3dbaf10, C4<1>, C4<1>;
L_0x55a1f3dbacd0 .functor OR 1, L_0x55a1f3dbab50, L_0x55a1f3dbac60, C4<0>, C4<0>;
v0x55a1f2f56840_0 .net *"_s0", 0 0, L_0x55a1f3dba850;  1 drivers
v0x55a1f2f56900_0 .net *"_s10", 0 0, L_0x55a1f3dbac60;  1 drivers
v0x55a1f2f4dd70_0 .net *"_s4", 0 0, L_0x55a1f3dba980;  1 drivers
v0x55a1f2f4de60_0 .net *"_s6", 0 0, L_0x55a1f3dbaa90;  1 drivers
v0x55a1f2f53cd0_0 .net *"_s8", 0 0, L_0x55a1f3dbab50;  1 drivers
v0x55a1f2f538f0_0 .net "a", 0 0, L_0x55a1f3dbade0;  1 drivers
v0x55a1f2f539b0_0 .net "b", 0 0, L_0x55a1f3dbaf10;  1 drivers
v0x55a1f2f50d80_0 .net "ca", 0 0, L_0x55a1f3dbacd0;  1 drivers
v0x55a1f2f50e20_0 .net "cin", 0 0, L_0x55a1f3dbb090;  1 drivers
v0x55a1f2f509a0_0 .net "sum", 0 0, L_0x55a1f3dba8c0;  1 drivers
S_0x55a1f2f4d9f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f5a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbb1c0 .functor XOR 1, L_0x55a1f3dbb660, L_0x55a1f3dbb820, C4<0>, C4<0>;
L_0x55a1f3dbb230 .functor XOR 1, L_0x55a1f3dbb1c0, L_0x55a1f3dbb9e0, C4<0>, C4<0>;
L_0x55a1f3dbb2a0 .functor AND 1, L_0x55a1f3dbb660, L_0x55a1f3dbb820, C4<1>, C4<1>;
L_0x55a1f3dbb310 .functor AND 1, L_0x55a1f3dbb660, L_0x55a1f3dbb9e0, C4<1>, C4<1>;
L_0x55a1f3dbb3d0 .functor OR 1, L_0x55a1f3dbb2a0, L_0x55a1f3dbb310, C4<0>, C4<0>;
L_0x55a1f3dbb4e0 .functor AND 1, L_0x55a1f3dbb9e0, L_0x55a1f3dbb820, C4<1>, C4<1>;
L_0x55a1f3dbb550 .functor OR 1, L_0x55a1f3dbb3d0, L_0x55a1f3dbb4e0, C4<0>, C4<0>;
v0x55a1f2f54d20_0 .net *"_s0", 0 0, L_0x55a1f3dbb1c0;  1 drivers
v0x55a1f2f54e00_0 .net *"_s10", 0 0, L_0x55a1f3dbb4e0;  1 drivers
v0x55a1f2f56150_0 .net *"_s4", 0 0, L_0x55a1f3dbb2a0;  1 drivers
v0x55a1f2f56220_0 .net *"_s6", 0 0, L_0x55a1f3dbb310;  1 drivers
v0x55a1f2f51dd0_0 .net *"_s8", 0 0, L_0x55a1f3dbb3d0;  1 drivers
v0x55a1f2f53200_0 .net "a", 0 0, L_0x55a1f3dbb660;  1 drivers
v0x55a1f2f532c0_0 .net "b", 0 0, L_0x55a1f3dbb820;  1 drivers
v0x55a1f2f4ee80_0 .net "ca", 0 0, L_0x55a1f3dbb550;  1 drivers
v0x55a1f2f4ef20_0 .net "cin", 0 0, L_0x55a1f3dbb9e0;  1 drivers
v0x55a1f2f502b0_0 .net "sum", 0 0, L_0x55a1f3dbb230;  1 drivers
S_0x55a1f2f4a2d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2f63190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f35af0_0 .net "a", 3 0, L_0x55a1f3dbe6b0;  1 drivers
v0x55a1f2f35bf0_0 .net "b", 3 0, L_0x55a1f3dbe7a0;  1 drivers
v0x55a1f2f36f20_0 .net "ca", 3 0, L_0x55a1f3dbe540;  1 drivers
v0x55a1f2f37010_0 .net "cin", 3 0, L_0x55a1f3dbe890;  1 drivers
v0x55a1f2f32be0_0 .net "sum", 3 0, L_0x55a1f3dbe4a0;  1 drivers
L_0x55a1f3dbc520 .part L_0x55a1f3dbe6b0, 0, 1;
L_0x55a1f3dbc650 .part L_0x55a1f3dbe7a0, 0, 1;
L_0x55a1f3dbc780 .part L_0x55a1f3dbe890, 0, 1;
L_0x55a1f3dbcd50 .part L_0x55a1f3dbe6b0, 1, 1;
L_0x55a1f3dbce80 .part L_0x55a1f3dbe7a0, 1, 1;
L_0x55a1f3dbcfb0 .part L_0x55a1f3dbe890, 1, 1;
L_0x55a1f3dbd670 .part L_0x55a1f3dbe6b0, 2, 1;
L_0x55a1f3dbd7a0 .part L_0x55a1f3dbe7a0, 2, 1;
L_0x55a1f3dbd920 .part L_0x55a1f3dbe890, 2, 1;
L_0x55a1f3dbdef0 .part L_0x55a1f3dbe6b0, 3, 1;
L_0x55a1f3dbe0b0 .part L_0x55a1f3dbe7a0, 3, 1;
L_0x55a1f3dbe270 .part L_0x55a1f3dbe890, 3, 1;
L_0x55a1f3dbe4a0 .concat8 [ 1 1 1 1], L_0x55a1f3dbc000, L_0x55a1f3dbc920, L_0x55a1f3dbd150, L_0x55a1f3dbdac0;
L_0x55a1f3dbe540 .concat8 [ 1 1 1 1], L_0x55a1f3dbc410, L_0x55a1f3dbcc40, L_0x55a1f3dbd560, L_0x55a1f3dbdde0;
S_0x55a1f2f49ef0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f4a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbbba0 .functor XOR 1, L_0x55a1f3dbc520, L_0x55a1f3dbc650, C4<0>, C4<0>;
L_0x55a1f3dbc000 .functor XOR 1, L_0x55a1f3dbbba0, L_0x55a1f3dbc780, C4<0>, C4<0>;
L_0x55a1f3dbc0c0 .functor AND 1, L_0x55a1f3dbc520, L_0x55a1f3dbc650, C4<1>, C4<1>;
L_0x55a1f3dbc1d0 .functor AND 1, L_0x55a1f3dbc520, L_0x55a1f3dbc780, C4<1>, C4<1>;
L_0x55a1f3dbc290 .functor OR 1, L_0x55a1f3dbc0c0, L_0x55a1f3dbc1d0, C4<0>, C4<0>;
L_0x55a1f3dbc3a0 .functor AND 1, L_0x55a1f3dbc780, L_0x55a1f3dbc650, C4<1>, C4<1>;
L_0x55a1f3dbc410 .functor OR 1, L_0x55a1f3dbc290, L_0x55a1f3dbc3a0, C4<0>, C4<0>;
v0x55a1f2f41420_0 .net *"_s0", 0 0, L_0x55a1f3dbbba0;  1 drivers
v0x55a1f2f414e0_0 .net *"_s10", 0 0, L_0x55a1f3dbc3a0;  1 drivers
v0x55a1f2f47380_0 .net *"_s4", 0 0, L_0x55a1f3dbc0c0;  1 drivers
v0x55a1f2f47470_0 .net *"_s6", 0 0, L_0x55a1f3dbc1d0;  1 drivers
v0x55a1f2f46fa0_0 .net *"_s8", 0 0, L_0x55a1f3dbc290;  1 drivers
v0x55a1f2f44430_0 .net "a", 0 0, L_0x55a1f3dbc520;  1 drivers
v0x55a1f2f444f0_0 .net "b", 0 0, L_0x55a1f3dbc650;  1 drivers
v0x55a1f2f44050_0 .net "ca", 0 0, L_0x55a1f3dbc410;  1 drivers
v0x55a1f2f440f0_0 .net "cin", 0 0, L_0x55a1f3dbc780;  1 drivers
v0x55a1f2f410a0_0 .net "sum", 0 0, L_0x55a1f3dbc000;  1 drivers
S_0x55a1f2f483d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f4a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbc8b0 .functor XOR 1, L_0x55a1f3dbcd50, L_0x55a1f3dbce80, C4<0>, C4<0>;
L_0x55a1f3dbc920 .functor XOR 1, L_0x55a1f3dbc8b0, L_0x55a1f3dbcfb0, C4<0>, C4<0>;
L_0x55a1f3dbc990 .functor AND 1, L_0x55a1f3dbcd50, L_0x55a1f3dbce80, C4<1>, C4<1>;
L_0x55a1f3dbca00 .functor AND 1, L_0x55a1f3dbcd50, L_0x55a1f3dbcfb0, C4<1>, C4<1>;
L_0x55a1f3dbcac0 .functor OR 1, L_0x55a1f3dbc990, L_0x55a1f3dbca00, C4<0>, C4<0>;
L_0x55a1f3dbcbd0 .functor AND 1, L_0x55a1f3dbcfb0, L_0x55a1f3dbce80, C4<1>, C4<1>;
L_0x55a1f3dbcc40 .functor OR 1, L_0x55a1f3dbcac0, L_0x55a1f3dbcbd0, C4<0>, C4<0>;
v0x55a1f2f49800_0 .net *"_s0", 0 0, L_0x55a1f3dbc8b0;  1 drivers
v0x55a1f2f498e0_0 .net *"_s10", 0 0, L_0x55a1f3dbcbd0;  1 drivers
v0x55a1f2f45480_0 .net *"_s4", 0 0, L_0x55a1f3dbc990;  1 drivers
v0x55a1f2f45550_0 .net *"_s6", 0 0, L_0x55a1f3dbca00;  1 drivers
v0x55a1f2f468b0_0 .net *"_s8", 0 0, L_0x55a1f3dbcac0;  1 drivers
v0x55a1f2f42530_0 .net "a", 0 0, L_0x55a1f3dbcd50;  1 drivers
v0x55a1f2f425f0_0 .net "b", 0 0, L_0x55a1f3dbce80;  1 drivers
v0x55a1f2f43960_0 .net "ca", 0 0, L_0x55a1f3dbcc40;  1 drivers
v0x55a1f2f43a00_0 .net "cin", 0 0, L_0x55a1f3dbcfb0;  1 drivers
v0x55a1f2f3f620_0 .net "sum", 0 0, L_0x55a1f3dbc920;  1 drivers
S_0x55a1f2f409b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f4a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbd0e0 .functor XOR 1, L_0x55a1f3dbd670, L_0x55a1f3dbd7a0, C4<0>, C4<0>;
L_0x55a1f3dbd150 .functor XOR 1, L_0x55a1f3dbd0e0, L_0x55a1f3dbd920, C4<0>, C4<0>;
L_0x55a1f3dbd210 .functor AND 1, L_0x55a1f3dbd670, L_0x55a1f3dbd7a0, C4<1>, C4<1>;
L_0x55a1f3dbd320 .functor AND 1, L_0x55a1f3dbd670, L_0x55a1f3dbd920, C4<1>, C4<1>;
L_0x55a1f3dbd3e0 .functor OR 1, L_0x55a1f3dbd210, L_0x55a1f3dbd320, C4<0>, C4<0>;
L_0x55a1f3dbd4f0 .functor AND 1, L_0x55a1f3dbd920, L_0x55a1f3dbd7a0, C4<1>, C4<1>;
L_0x55a1f3dbd560 .functor OR 1, L_0x55a1f3dbd3e0, L_0x55a1f3dbd4f0, C4<0>, C4<0>;
v0x55a1f2f34e00_0 .net *"_s0", 0 0, L_0x55a1f3dbd0e0;  1 drivers
v0x55a1f2f34ec0_0 .net *"_s10", 0 0, L_0x55a1f3dbd4f0;  1 drivers
v0x55a1f2f3d890_0 .net *"_s4", 0 0, L_0x55a1f3dbd210;  1 drivers
v0x55a1f2f3d980_0 .net *"_s6", 0 0, L_0x55a1f3dbd320;  1 drivers
v0x55a1f2f3d4b0_0 .net *"_s8", 0 0, L_0x55a1f3dbd3e0;  1 drivers
v0x55a1f2f349e0_0 .net "a", 0 0, L_0x55a1f3dbd670;  1 drivers
v0x55a1f2f34aa0_0 .net "b", 0 0, L_0x55a1f3dbd7a0;  1 drivers
v0x55a1f2f3a940_0 .net "ca", 0 0, L_0x55a1f3dbd560;  1 drivers
v0x55a1f2f3a9e0_0 .net "cin", 0 0, L_0x55a1f3dbd920;  1 drivers
v0x55a1f2f3a560_0 .net "sum", 0 0, L_0x55a1f3dbd150;  1 drivers
S_0x55a1f2f379f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f4a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbda50 .functor XOR 1, L_0x55a1f3dbdef0, L_0x55a1f3dbe0b0, C4<0>, C4<0>;
L_0x55a1f3dbdac0 .functor XOR 1, L_0x55a1f3dbda50, L_0x55a1f3dbe270, C4<0>, C4<0>;
L_0x55a1f3dbdb30 .functor AND 1, L_0x55a1f3dbdef0, L_0x55a1f3dbe0b0, C4<1>, C4<1>;
L_0x55a1f3dbdba0 .functor AND 1, L_0x55a1f3dbdef0, L_0x55a1f3dbe270, C4<1>, C4<1>;
L_0x55a1f3dbdc60 .functor OR 1, L_0x55a1f3dbdb30, L_0x55a1f3dbdba0, C4<0>, C4<0>;
L_0x55a1f3dbdd70 .functor AND 1, L_0x55a1f3dbe270, L_0x55a1f3dbe0b0, C4<1>, C4<1>;
L_0x55a1f3dbdde0 .functor OR 1, L_0x55a1f3dbdc60, L_0x55a1f3dbdd70, C4<0>, C4<0>;
v0x55a1f2f37610_0 .net *"_s0", 0 0, L_0x55a1f3dbda50;  1 drivers
v0x55a1f2f376f0_0 .net *"_s10", 0 0, L_0x55a1f3dbdd70;  1 drivers
v0x55a1f2f34660_0 .net *"_s4", 0 0, L_0x55a1f3dbdb30;  1 drivers
v0x55a1f2f34730_0 .net *"_s6", 0 0, L_0x55a1f3dbdba0;  1 drivers
v0x55a1f2f3b990_0 .net *"_s8", 0 0, L_0x55a1f3dbdc60;  1 drivers
v0x55a1f2f3cdc0_0 .net "a", 0 0, L_0x55a1f3dbdef0;  1 drivers
v0x55a1f2f3ce80_0 .net "b", 0 0, L_0x55a1f3dbe0b0;  1 drivers
v0x55a1f2f38a40_0 .net "ca", 0 0, L_0x55a1f3dbdde0;  1 drivers
v0x55a1f2f38ae0_0 .net "cin", 0 0, L_0x55a1f3dbe270;  1 drivers
v0x55a1f2f39e70_0 .net "sum", 0 0, L_0x55a1f3dbdac0;  1 drivers
S_0x55a1f2f33f70 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2f63190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f1a7b0_0 .net "a", 3 0, L_0x55a1f3dc1030;  1 drivers
v0x55a1f2f1a8b0_0 .net "b", 3 0, L_0x55a1f3dc10d0;  1 drivers
v0x55a1f2f21ae0_0 .net "ca", 3 0, L_0x55a1f3dc0ec0;  1 drivers
v0x55a1f2f21bd0_0 .net "cin", 3 0, L_0x55a1f3dc11c0;  1 drivers
v0x55a1f2f22f10_0 .net "sum", 3 0, L_0x55a1f3dc0e20;  1 drivers
L_0x55a1f3dbeea0 .part L_0x55a1f3dc1030, 0, 1;
L_0x55a1f3dbefd0 .part L_0x55a1f3dc10d0, 0, 1;
L_0x55a1f3dbf100 .part L_0x55a1f3dc11c0, 0, 1;
L_0x55a1f3dbf6d0 .part L_0x55a1f3dc1030, 1, 1;
L_0x55a1f3dbf800 .part L_0x55a1f3dc10d0, 1, 1;
L_0x55a1f3dbf930 .part L_0x55a1f3dc11c0, 1, 1;
L_0x55a1f3dbfff0 .part L_0x55a1f3dc1030, 2, 1;
L_0x55a1f3dc0120 .part L_0x55a1f3dc10d0, 2, 1;
L_0x55a1f3dc02a0 .part L_0x55a1f3dc11c0, 2, 1;
L_0x55a1f3dc0870 .part L_0x55a1f3dc1030, 3, 1;
L_0x55a1f3dc0a30 .part L_0x55a1f3dc10d0, 3, 1;
L_0x55a1f3dc0bf0 .part L_0x55a1f3dc11c0, 3, 1;
L_0x55a1f3dc0e20 .concat8 [ 1 1 1 1], L_0x55a1f3dbe980, L_0x55a1f3dbf2a0, L_0x55a1f3dbfad0, L_0x55a1f3dc0440;
L_0x55a1f3dc0ec0 .concat8 [ 1 1 1 1], L_0x55a1f3dbed90, L_0x55a1f3dbf5c0, L_0x55a1f3dbfee0, L_0x55a1f3dc0760;
S_0x55a1f2f31670 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f33f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbe430 .functor XOR 1, L_0x55a1f3dbeea0, L_0x55a1f3dbefd0, C4<0>, C4<0>;
L_0x55a1f3dbe980 .functor XOR 1, L_0x55a1f3dbe430, L_0x55a1f3dbf100, C4<0>, C4<0>;
L_0x55a1f3dbea40 .functor AND 1, L_0x55a1f3dbeea0, L_0x55a1f3dbefd0, C4<1>, C4<1>;
L_0x55a1f3dbeb50 .functor AND 1, L_0x55a1f3dbeea0, L_0x55a1f3dbf100, C4<1>, C4<1>;
L_0x55a1f3dbec10 .functor OR 1, L_0x55a1f3dbea40, L_0x55a1f3dbeb50, C4<0>, C4<0>;
L_0x55a1f3dbed20 .functor AND 1, L_0x55a1f3dbf100, L_0x55a1f3dbefd0, C4<1>, C4<1>;
L_0x55a1f3dbed90 .functor OR 1, L_0x55a1f3dbec10, L_0x55a1f3dbed20, C4<0>, C4<0>;
v0x55a1f2f24d20_0 .net *"_s0", 0 0, L_0x55a1f3dbe430;  1 drivers
v0x55a1f2f24dc0_0 .net *"_s10", 0 0, L_0x55a1f3dbed20;  1 drivers
v0x55a1f2f183d0_0 .net *"_s4", 0 0, L_0x55a1f3dbea40;  1 drivers
v0x55a1f2f184a0_0 .net *"_s6", 0 0, L_0x55a1f3dbeb50;  1 drivers
v0x55a1f2f278a0_0 .net *"_s8", 0 0, L_0x55a1f3dbec10;  1 drivers
v0x55a1f2f30330_0 .net "a", 0 0, L_0x55a1f3dbeea0;  1 drivers
v0x55a1f2f303f0_0 .net "b", 0 0, L_0x55a1f3dbefd0;  1 drivers
v0x55a1f2f2ff50_0 .net "ca", 0 0, L_0x55a1f3dbed90;  1 drivers
v0x55a1f2f2fff0_0 .net "cin", 0 0, L_0x55a1f3dbf100;  1 drivers
v0x55a1f2f27480_0 .net "sum", 0 0, L_0x55a1f3dbe980;  1 drivers
S_0x55a1f2f2d3e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f33f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbf230 .functor XOR 1, L_0x55a1f3dbf6d0, L_0x55a1f3dbf800, C4<0>, C4<0>;
L_0x55a1f3dbf2a0 .functor XOR 1, L_0x55a1f3dbf230, L_0x55a1f3dbf930, C4<0>, C4<0>;
L_0x55a1f3dbf310 .functor AND 1, L_0x55a1f3dbf6d0, L_0x55a1f3dbf800, C4<1>, C4<1>;
L_0x55a1f3dbf380 .functor AND 1, L_0x55a1f3dbf6d0, L_0x55a1f3dbf930, C4<1>, C4<1>;
L_0x55a1f3dbf440 .functor OR 1, L_0x55a1f3dbf310, L_0x55a1f3dbf380, C4<0>, C4<0>;
L_0x55a1f3dbf550 .functor AND 1, L_0x55a1f3dbf930, L_0x55a1f3dbf800, C4<1>, C4<1>;
L_0x55a1f3dbf5c0 .functor OR 1, L_0x55a1f3dbf440, L_0x55a1f3dbf550, C4<0>, C4<0>;
v0x55a1f2f2d000_0 .net *"_s0", 0 0, L_0x55a1f3dbf230;  1 drivers
v0x55a1f2f2d0e0_0 .net *"_s10", 0 0, L_0x55a1f3dbf550;  1 drivers
v0x55a1f2f2a490_0 .net *"_s4", 0 0, L_0x55a1f3dbf310;  1 drivers
v0x55a1f2f2a560_0 .net *"_s6", 0 0, L_0x55a1f3dbf380;  1 drivers
v0x55a1f2f2a0b0_0 .net *"_s8", 0 0, L_0x55a1f3dbf440;  1 drivers
v0x55a1f2f27100_0 .net "a", 0 0, L_0x55a1f3dbf6d0;  1 drivers
v0x55a1f2f271c0_0 .net "b", 0 0, L_0x55a1f3dbf800;  1 drivers
v0x55a1f2f2e430_0 .net "ca", 0 0, L_0x55a1f3dbf5c0;  1 drivers
v0x55a1f2f2e4d0_0 .net "cin", 0 0, L_0x55a1f3dbf930;  1 drivers
v0x55a1f2f2f860_0 .net "sum", 0 0, L_0x55a1f3dbf2a0;  1 drivers
S_0x55a1f2f2b4e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f33f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dbfa60 .functor XOR 1, L_0x55a1f3dbfff0, L_0x55a1f3dc0120, C4<0>, C4<0>;
L_0x55a1f3dbfad0 .functor XOR 1, L_0x55a1f3dbfa60, L_0x55a1f3dc02a0, C4<0>, C4<0>;
L_0x55a1f3dbfb90 .functor AND 1, L_0x55a1f3dbfff0, L_0x55a1f3dc0120, C4<1>, C4<1>;
L_0x55a1f3dbfca0 .functor AND 1, L_0x55a1f3dbfff0, L_0x55a1f3dc02a0, C4<1>, C4<1>;
L_0x55a1f3dbfd60 .functor OR 1, L_0x55a1f3dbfb90, L_0x55a1f3dbfca0, C4<0>, C4<0>;
L_0x55a1f3dbfe70 .functor AND 1, L_0x55a1f3dc02a0, L_0x55a1f3dc0120, C4<1>, C4<1>;
L_0x55a1f3dbfee0 .functor OR 1, L_0x55a1f3dbfd60, L_0x55a1f3dbfe70, C4<0>, C4<0>;
v0x55a1f2f2c910_0 .net *"_s0", 0 0, L_0x55a1f3dbfa60;  1 drivers
v0x55a1f2f2c9d0_0 .net *"_s10", 0 0, L_0x55a1f3dbfe70;  1 drivers
v0x55a1f2f28590_0 .net *"_s4", 0 0, L_0x55a1f3dbfb90;  1 drivers
v0x55a1f2f28680_0 .net *"_s6", 0 0, L_0x55a1f3dbfca0;  1 drivers
v0x55a1f2f299c0_0 .net *"_s8", 0 0, L_0x55a1f3dbfd60;  1 drivers
v0x55a1f2f25680_0 .net "a", 0 0, L_0x55a1f3dbfff0;  1 drivers
v0x55a1f2f25740_0 .net "b", 0 0, L_0x55a1f3dc0120;  1 drivers
v0x55a1f2f26a10_0 .net "ca", 0 0, L_0x55a1f3dbfee0;  1 drivers
v0x55a1f2f26ab0_0 .net "cin", 0 0, L_0x55a1f3dc02a0;  1 drivers
v0x55a1f2f1af50_0 .net "sum", 0 0, L_0x55a1f3dbfad0;  1 drivers
S_0x55a1f2f239e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f33f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc03d0 .functor XOR 1, L_0x55a1f3dc0870, L_0x55a1f3dc0a30, C4<0>, C4<0>;
L_0x55a1f3dc0440 .functor XOR 1, L_0x55a1f3dc03d0, L_0x55a1f3dc0bf0, C4<0>, C4<0>;
L_0x55a1f3dc04b0 .functor AND 1, L_0x55a1f3dc0870, L_0x55a1f3dc0a30, C4<1>, C4<1>;
L_0x55a1f3dc0520 .functor AND 1, L_0x55a1f3dc0870, L_0x55a1f3dc0bf0, C4<1>, C4<1>;
L_0x55a1f3dc05e0 .functor OR 1, L_0x55a1f3dc04b0, L_0x55a1f3dc0520, C4<0>, C4<0>;
L_0x55a1f3dc06f0 .functor AND 1, L_0x55a1f3dc0bf0, L_0x55a1f3dc0a30, C4<1>, C4<1>;
L_0x55a1f3dc0760 .functor OR 1, L_0x55a1f3dc05e0, L_0x55a1f3dc06f0, C4<0>, C4<0>;
v0x55a1f2f23600_0 .net *"_s0", 0 0, L_0x55a1f3dc03d0;  1 drivers
v0x55a1f2f236e0_0 .net *"_s10", 0 0, L_0x55a1f3dc06f0;  1 drivers
v0x55a1f2f1ab30_0 .net *"_s4", 0 0, L_0x55a1f3dc04b0;  1 drivers
v0x55a1f2f1ac00_0 .net *"_s6", 0 0, L_0x55a1f3dc0520;  1 drivers
v0x55a1f2f20a90_0 .net *"_s8", 0 0, L_0x55a1f3dc05e0;  1 drivers
v0x55a1f2f206b0_0 .net "a", 0 0, L_0x55a1f3dc0870;  1 drivers
v0x55a1f2f20770_0 .net "b", 0 0, L_0x55a1f3dc0a30;  1 drivers
v0x55a1f2f1db40_0 .net "ca", 0 0, L_0x55a1f3dc0760;  1 drivers
v0x55a1f2f1dbe0_0 .net "cin", 0 0, L_0x55a1f3dc0bf0;  1 drivers
v0x55a1f2f1d760_0 .net "sum", 0 0, L_0x55a1f3dc0440;  1 drivers
S_0x55a1f2f1eb90 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2f63190;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f047b0_0 .net "a", 3 0, L_0x55a1f3dc3910;  1 drivers
v0x55a1f2f048b0_0 .net "b", 3 0, L_0x55a1f3dc3a40;  1 drivers
v0x55a1f2f043d0_0 .net "ca", 3 0, L_0x55a1f3dc37a0;  1 drivers
v0x55a1f2f044c0_0 .net "cin", 3 0, L_0x55a1f3dc3b70;  1 drivers
v0x55a1f2f01420_0 .net "sum", 3 0, L_0x55a1f3dc3700;  1 drivers
L_0x55a1f3dc1780 .part L_0x55a1f3dc3910, 0, 1;
L_0x55a1f3dc18b0 .part L_0x55a1f3dc3a40, 0, 1;
L_0x55a1f3dc19e0 .part L_0x55a1f3dc3b70, 0, 1;
L_0x55a1f3dc1fb0 .part L_0x55a1f3dc3910, 1, 1;
L_0x55a1f3dc20e0 .part L_0x55a1f3dc3a40, 1, 1;
L_0x55a1f3dc2210 .part L_0x55a1f3dc3b70, 1, 1;
L_0x55a1f3dc28d0 .part L_0x55a1f3dc3910, 2, 1;
L_0x55a1f3dc2a00 .part L_0x55a1f3dc3a40, 2, 1;
L_0x55a1f3dc2b80 .part L_0x55a1f3dc3b70, 2, 1;
L_0x55a1f3dc3150 .part L_0x55a1f3dc3910, 3, 1;
L_0x55a1f3dc3310 .part L_0x55a1f3dc3a40, 3, 1;
L_0x55a1f3dc34d0 .part L_0x55a1f3dc3b70, 3, 1;
L_0x55a1f3dc3700 .concat8 [ 1 1 1 1], L_0x55a1f3dc1260, L_0x55a1f3dc1b80, L_0x55a1f3dc23b0, L_0x55a1f3dc2d20;
L_0x55a1f3dc37a0 .concat8 [ 1 1 1 1], L_0x55a1f3dc1670, L_0x55a1f3dc1ea0, L_0x55a1f3dc27c0, L_0x55a1f3dc3040;
S_0x55a1f2f1ffc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f1eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc0db0 .functor XOR 1, L_0x55a1f3dc1780, L_0x55a1f3dc18b0, C4<0>, C4<0>;
L_0x55a1f3dc1260 .functor XOR 1, L_0x55a1f3dc0db0, L_0x55a1f3dc19e0, C4<0>, C4<0>;
L_0x55a1f3dc1320 .functor AND 1, L_0x55a1f3dc1780, L_0x55a1f3dc18b0, C4<1>, C4<1>;
L_0x55a1f3dc1430 .functor AND 1, L_0x55a1f3dc1780, L_0x55a1f3dc19e0, C4<1>, C4<1>;
L_0x55a1f3dc14f0 .functor OR 1, L_0x55a1f3dc1320, L_0x55a1f3dc1430, C4<0>, C4<0>;
L_0x55a1f3dc1600 .functor AND 1, L_0x55a1f3dc19e0, L_0x55a1f3dc18b0, C4<1>, C4<1>;
L_0x55a1f3dc1670 .functor OR 1, L_0x55a1f3dc14f0, L_0x55a1f3dc1600, C4<0>, C4<0>;
v0x55a1f2f1bc40_0 .net *"_s0", 0 0, L_0x55a1f3dc0db0;  1 drivers
v0x55a1f2f1bd00_0 .net *"_s10", 0 0, L_0x55a1f3dc1600;  1 drivers
v0x55a1f2f1d070_0 .net *"_s4", 0 0, L_0x55a1f3dc1320;  1 drivers
v0x55a1f2f1d160_0 .net *"_s6", 0 0, L_0x55a1f3dc1430;  1 drivers
v0x55a1f2f18d30_0 .net *"_s8", 0 0, L_0x55a1f3dc14f0;  1 drivers
v0x55a1f2f1a0c0_0 .net "a", 0 0, L_0x55a1f3dc1780;  1 drivers
v0x55a1f2f1a180_0 .net "b", 0 0, L_0x55a1f3dc18b0;  1 drivers
v0x55a1f2f0e600_0 .net "ca", 0 0, L_0x55a1f3dc1670;  1 drivers
v0x55a1f2f0e6a0_0 .net "cin", 0 0, L_0x55a1f3dc19e0;  1 drivers
v0x55a1f2f17090_0 .net "sum", 0 0, L_0x55a1f3dc1260;  1 drivers
S_0x55a1f2f16cb0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f1eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc1b10 .functor XOR 1, L_0x55a1f3dc1fb0, L_0x55a1f3dc20e0, C4<0>, C4<0>;
L_0x55a1f3dc1b80 .functor XOR 1, L_0x55a1f3dc1b10, L_0x55a1f3dc2210, C4<0>, C4<0>;
L_0x55a1f3dc1bf0 .functor AND 1, L_0x55a1f3dc1fb0, L_0x55a1f3dc20e0, C4<1>, C4<1>;
L_0x55a1f3dc1c60 .functor AND 1, L_0x55a1f3dc1fb0, L_0x55a1f3dc2210, C4<1>, C4<1>;
L_0x55a1f3dc1d20 .functor OR 1, L_0x55a1f3dc1bf0, L_0x55a1f3dc1c60, C4<0>, C4<0>;
L_0x55a1f3dc1e30 .functor AND 1, L_0x55a1f3dc2210, L_0x55a1f3dc20e0, C4<1>, C4<1>;
L_0x55a1f3dc1ea0 .functor OR 1, L_0x55a1f3dc1d20, L_0x55a1f3dc1e30, C4<0>, C4<0>;
v0x55a1f2f0e1e0_0 .net *"_s0", 0 0, L_0x55a1f3dc1b10;  1 drivers
v0x55a1f2f0e2c0_0 .net *"_s10", 0 0, L_0x55a1f3dc1e30;  1 drivers
v0x55a1f2f14140_0 .net *"_s4", 0 0, L_0x55a1f3dc1bf0;  1 drivers
v0x55a1f2f14210_0 .net *"_s6", 0 0, L_0x55a1f3dc1c60;  1 drivers
v0x55a1f2f13d60_0 .net *"_s8", 0 0, L_0x55a1f3dc1d20;  1 drivers
v0x55a1f2f111f0_0 .net "a", 0 0, L_0x55a1f3dc1fb0;  1 drivers
v0x55a1f2f112b0_0 .net "b", 0 0, L_0x55a1f3dc20e0;  1 drivers
v0x55a1f2f10e10_0 .net "ca", 0 0, L_0x55a1f3dc1ea0;  1 drivers
v0x55a1f2f10eb0_0 .net "cin", 0 0, L_0x55a1f3dc2210;  1 drivers
v0x55a1f2f0de60_0 .net "sum", 0 0, L_0x55a1f3dc1b80;  1 drivers
S_0x55a1f2f15190 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f1eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc2340 .functor XOR 1, L_0x55a1f3dc28d0, L_0x55a1f3dc2a00, C4<0>, C4<0>;
L_0x55a1f3dc23b0 .functor XOR 1, L_0x55a1f3dc2340, L_0x55a1f3dc2b80, C4<0>, C4<0>;
L_0x55a1f3dc2470 .functor AND 1, L_0x55a1f3dc28d0, L_0x55a1f3dc2a00, C4<1>, C4<1>;
L_0x55a1f3dc2580 .functor AND 1, L_0x55a1f3dc28d0, L_0x55a1f3dc2b80, C4<1>, C4<1>;
L_0x55a1f3dc2640 .functor OR 1, L_0x55a1f3dc2470, L_0x55a1f3dc2580, C4<0>, C4<0>;
L_0x55a1f3dc2750 .functor AND 1, L_0x55a1f3dc2b80, L_0x55a1f3dc2a00, C4<1>, C4<1>;
L_0x55a1f3dc27c0 .functor OR 1, L_0x55a1f3dc2640, L_0x55a1f3dc2750, C4<0>, C4<0>;
v0x55a1f2f165c0_0 .net *"_s0", 0 0, L_0x55a1f3dc2340;  1 drivers
v0x55a1f2f16680_0 .net *"_s10", 0 0, L_0x55a1f3dc2750;  1 drivers
v0x55a1f2f12240_0 .net *"_s4", 0 0, L_0x55a1f3dc2470;  1 drivers
v0x55a1f2f12330_0 .net *"_s6", 0 0, L_0x55a1f3dc2580;  1 drivers
v0x55a1f2f13670_0 .net *"_s8", 0 0, L_0x55a1f3dc2640;  1 drivers
v0x55a1f2f0f2f0_0 .net "a", 0 0, L_0x55a1f3dc28d0;  1 drivers
v0x55a1f2f0f3b0_0 .net "b", 0 0, L_0x55a1f3dc2a00;  1 drivers
v0x55a1f2f10720_0 .net "ca", 0 0, L_0x55a1f3dc27c0;  1 drivers
v0x55a1f2f107c0_0 .net "cin", 0 0, L_0x55a1f3dc2b80;  1 drivers
v0x55a1f2f0c3e0_0 .net "sum", 0 0, L_0x55a1f3dc23b0;  1 drivers
S_0x55a1f2f0d770 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f1eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc2cb0 .functor XOR 1, L_0x55a1f3dc3150, L_0x55a1f3dc3310, C4<0>, C4<0>;
L_0x55a1f3dc2d20 .functor XOR 1, L_0x55a1f3dc2cb0, L_0x55a1f3dc34d0, C4<0>, C4<0>;
L_0x55a1f3dc2d90 .functor AND 1, L_0x55a1f3dc3150, L_0x55a1f3dc3310, C4<1>, C4<1>;
L_0x55a1f3dc2e00 .functor AND 1, L_0x55a1f3dc3150, L_0x55a1f3dc34d0, C4<1>, C4<1>;
L_0x55a1f3dc2ec0 .functor OR 1, L_0x55a1f3dc2d90, L_0x55a1f3dc2e00, C4<0>, C4<0>;
L_0x55a1f3dc2fd0 .functor AND 1, L_0x55a1f3dc34d0, L_0x55a1f3dc3310, C4<1>, C4<1>;
L_0x55a1f3dc3040 .functor OR 1, L_0x55a1f3dc2ec0, L_0x55a1f3dc2fd0, C4<0>, C4<0>;
v0x55a1f2f01bc0_0 .net *"_s0", 0 0, L_0x55a1f3dc2cb0;  1 drivers
v0x55a1f2f01ca0_0 .net *"_s10", 0 0, L_0x55a1f3dc2fd0;  1 drivers
v0x55a1f2f0a650_0 .net *"_s4", 0 0, L_0x55a1f3dc2d90;  1 drivers
v0x55a1f2f0a720_0 .net *"_s6", 0 0, L_0x55a1f3dc2e00;  1 drivers
v0x55a1f2f0a270_0 .net *"_s8", 0 0, L_0x55a1f3dc2ec0;  1 drivers
v0x55a1f2f017a0_0 .net "a", 0 0, L_0x55a1f3dc3150;  1 drivers
v0x55a1f2f01860_0 .net "b", 0 0, L_0x55a1f3dc3310;  1 drivers
v0x55a1f2f07700_0 .net "ca", 0 0, L_0x55a1f3dc3040;  1 drivers
v0x55a1f2f077a0_0 .net "cin", 0 0, L_0x55a1f3dc34d0;  1 drivers
v0x55a1f2f07320_0 .net "sum", 0 0, L_0x55a1f3dc2d20;  1 drivers
S_0x55a1f2ee4390 .scope module, "a_12" "sixtyBitAdder" 10 90, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e2020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2d744f0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e2020;  1 drivers
L_0x7fcc609e2068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2d745d0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e2068;  1 drivers
v0x55a1f2d74110_0 .net "a", 64 0, L_0x55a1f3df13a0;  1 drivers
v0x55a1f2d741d0_0 .net "b", 64 0, L_0x55a1f3df15f0;  1 drivers
v0x55a1f2d715a0_0 .net "ca", 64 0, L_0x55a1f3df11c0;  1 drivers
v0x55a1f2d71680_0 .net "cin", 64 0, L_0x55a1f3df1690;  1 drivers
v0x55a1f2d711c0_0 .net "sum", 64 0, L_0x55a1f3df1030;  1 drivers
L_0x55a1f3ddaf20 .part L_0x55a1f3df13a0, 0, 32;
L_0x55a1f3ddafc0 .part L_0x55a1f3df15f0, 0, 32;
L_0x55a1f3ddb060 .part L_0x55a1f3df1690, 0, 32;
L_0x55a1f3df0d60 .part L_0x55a1f3df13a0, 32, 32;
L_0x55a1f3df0e50 .part L_0x55a1f3df15f0, 32, 32;
L_0x55a1f3df0f40 .part L_0x55a1f3df1690, 32, 32;
L_0x55a1f3df1030 .concat8 [ 32 32 1 0], L_0x55a1f3ddac50, L_0x55a1f3df0a90, L_0x7fcc609e2068;
L_0x55a1f3df11c0 .concat8 [ 1 32 32 0], L_0x7fcc609e2020, L_0x55a1f3ddad90, L_0x55a1f3df0bd0;
S_0x55a1f2ef3860 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2ee4390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2e31df0_0 .net "a", 31 0, L_0x55a1f3ddaf20;  1 drivers
v0x55a1f2e31ed0_0 .net "b", 31 0, L_0x55a1f3ddafc0;  1 drivers
v0x55a1f2e3a880_0 .net "ca", 31 0, L_0x55a1f3ddad90;  1 drivers
v0x55a1f2e3a940_0 .net "cin", 31 0, L_0x55a1f3ddb060;  1 drivers
v0x55a1f2e3a4a0_0 .net "sum", 31 0, L_0x55a1f3ddac50;  1 drivers
L_0x55a1f3dcfb70 .part L_0x55a1f3ddaf20, 0, 16;
L_0x55a1f3dcfc10 .part L_0x55a1f3ddafc0, 0, 16;
L_0x55a1f3dcfcb0 .part L_0x55a1f3ddb060, 0, 16;
L_0x55a1f3dda980 .part L_0x55a1f3ddaf20, 16, 16;
L_0x55a1f3ddaa70 .part L_0x55a1f3ddafc0, 16, 16;
L_0x55a1f3ddab60 .part L_0x55a1f3ddb060, 16, 16;
L_0x55a1f3ddac50 .concat8 [ 16 16 0 0], L_0x55a1f3dcf870, L_0x55a1f3dda680;
L_0x55a1f3ddad90 .concat8 [ 16 16 0 0], L_0x55a1f3dcf910, L_0x55a1f3dda720;
S_0x55a1f2efc2f0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2ef3860;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2e9a110_0 .net "a", 15 0, L_0x55a1f3dcfb70;  1 drivers
v0x55a1f2e9a1f0_0 .net "b", 15 0, L_0x55a1f3dcfc10;  1 drivers
v0x55a1f2ea14d0_0 .net "ca", 15 0, L_0x55a1f3dcf910;  1 drivers
v0x55a1f2ea15c0_0 .net "cin", 15 0, L_0x55a1f3dcfcb0;  1 drivers
v0x55a1f2ea2900_0 .net "sum", 15 0, L_0x55a1f3dcf870;  1 drivers
L_0x55a1f3dc7680 .part L_0x55a1f3dcfb70, 0, 4;
L_0x55a1f3dc7720 .part L_0x55a1f3dcfc10, 0, 4;
L_0x55a1f3dc77c0 .part L_0x55a1f3dcfcb0, 0, 4;
L_0x55a1f3dca010 .part L_0x55a1f3dcfb70, 4, 4;
L_0x55a1f3dca100 .part L_0x55a1f3dcfc10, 4, 4;
L_0x55a1f3dca1f0 .part L_0x55a1f3dcfcb0, 4, 4;
L_0x55a1f3dccad0 .part L_0x55a1f3dcfb70, 8, 4;
L_0x55a1f3dccb70 .part L_0x55a1f3dcfc10, 8, 4;
L_0x55a1f3dccc60 .part L_0x55a1f3dcfcb0, 8, 4;
L_0x55a1f3dcf470 .part L_0x55a1f3dcfb70, 12, 4;
L_0x55a1f3dcf5a0 .part L_0x55a1f3dcfc10, 12, 4;
L_0x55a1f3dcf6d0 .part L_0x55a1f3dcfcb0, 12, 4;
L_0x55a1f3dcf870 .concat8 [ 4 4 4 4], L_0x55a1f3dc7470, L_0x55a1f3dc9e00, L_0x55a1f3dcc8c0, L_0x55a1f3dcf260;
L_0x55a1f3dcf910 .concat8 [ 4 4 4 4], L_0x55a1f3dc7510, L_0x55a1f3dc9ea0, L_0x55a1f3dcc960, L_0x55a1f3dcf300;
S_0x55a1f2efbf10 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2efc2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ee9030_0 .net "a", 3 0, L_0x55a1f3dc7680;  1 drivers
v0x55a1f2ee9130_0 .net "b", 3 0, L_0x55a1f3dc7720;  1 drivers
v0x55a1f2ee4cf0_0 .net "ca", 3 0, L_0x55a1f3dc7510;  1 drivers
v0x55a1f2ee4de0_0 .net "cin", 3 0, L_0x55a1f3dc77c0;  1 drivers
v0x55a1f2ee6080_0 .net "sum", 3 0, L_0x55a1f3dc7470;  1 drivers
L_0x55a1f3dc5430 .part L_0x55a1f3dc7680, 0, 1;
L_0x55a1f3dc5560 .part L_0x55a1f3dc7720, 0, 1;
L_0x55a1f3dc5690 .part L_0x55a1f3dc77c0, 0, 1;
L_0x55a1f3dc5ca0 .part L_0x55a1f3dc7680, 1, 1;
L_0x55a1f3dc5dd0 .part L_0x55a1f3dc7720, 1, 1;
L_0x55a1f3dc5f00 .part L_0x55a1f3dc77c0, 1, 1;
L_0x55a1f3dc6640 .part L_0x55a1f3dc7680, 2, 1;
L_0x55a1f3dc6770 .part L_0x55a1f3dc7720, 2, 1;
L_0x55a1f3dc68f0 .part L_0x55a1f3dc77c0, 2, 1;
L_0x55a1f3dc6ec0 .part L_0x55a1f3dc7680, 3, 1;
L_0x55a1f3dc7080 .part L_0x55a1f3dc7720, 3, 1;
L_0x55a1f3dc7240 .part L_0x55a1f3dc77c0, 3, 1;
L_0x55a1f3dc7470 .concat8 [ 1 1 1 1], L_0x55a1f3dc3690, L_0x55a1f3dc5830, L_0x55a1f3dc60e0, L_0x55a1f3dc6a90;
L_0x55a1f3dc7510 .concat8 [ 1 1 1 1], L_0x55a1f3dc5320, L_0x55a1f3dc5b90, L_0x55a1f3dc6530, L_0x55a1f3dc6db0;
S_0x55a1f2ef3440 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2efbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc3ca0 .functor XOR 1, L_0x55a1f3dc5430, L_0x55a1f3dc5560, C4<0>, C4<0>;
L_0x55a1f3dc3690 .functor XOR 1, L_0x55a1f3dc3ca0, L_0x55a1f3dc5690, C4<0>, C4<0>;
L_0x55a1f3dc4fd0 .functor AND 1, L_0x55a1f3dc5430, L_0x55a1f3dc5560, C4<1>, C4<1>;
L_0x55a1f3dc50e0 .functor AND 1, L_0x55a1f3dc5430, L_0x55a1f3dc5690, C4<1>, C4<1>;
L_0x55a1f3dc51a0 .functor OR 1, L_0x55a1f3dc4fd0, L_0x55a1f3dc50e0, C4<0>, C4<0>;
L_0x55a1f3dc52b0 .functor AND 1, L_0x55a1f3dc5690, L_0x55a1f3dc5560, C4<1>, C4<1>;
L_0x55a1f3dc5320 .functor OR 1, L_0x55a1f3dc51a0, L_0x55a1f3dc52b0, C4<0>, C4<0>;
v0x55a1f2ef93a0_0 .net *"_s0", 0 0, L_0x55a1f3dc3ca0;  1 drivers
v0x55a1f2ef9480_0 .net *"_s10", 0 0, L_0x55a1f3dc52b0;  1 drivers
v0x55a1f2ef8fc0_0 .net *"_s4", 0 0, L_0x55a1f3dc4fd0;  1 drivers
v0x55a1f2ef9090_0 .net *"_s6", 0 0, L_0x55a1f3dc50e0;  1 drivers
v0x55a1f2ef6450_0 .net *"_s8", 0 0, L_0x55a1f3dc51a0;  1 drivers
v0x55a1f2ef6070_0 .net "a", 0 0, L_0x55a1f3dc5430;  1 drivers
v0x55a1f2ef6130_0 .net "b", 0 0, L_0x55a1f3dc5560;  1 drivers
v0x55a1f2ef30c0_0 .net "ca", 0 0, L_0x55a1f3dc5320;  1 drivers
v0x55a1f2ef3160_0 .net "cin", 0 0, L_0x55a1f3dc5690;  1 drivers
v0x55a1f2efa3f0_0 .net "sum", 0 0, L_0x55a1f3dc3690;  1 drivers
S_0x55a1f2efb820 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2efbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc57c0 .functor XOR 1, L_0x55a1f3dc5ca0, L_0x55a1f3dc5dd0, C4<0>, C4<0>;
L_0x55a1f3dc5830 .functor XOR 1, L_0x55a1f3dc57c0, L_0x55a1f3dc5f00, C4<0>, C4<0>;
L_0x55a1f3dc58a0 .functor AND 1, L_0x55a1f3dc5ca0, L_0x55a1f3dc5dd0, C4<1>, C4<1>;
L_0x55a1f3dc5910 .functor AND 1, L_0x55a1f3dc5ca0, L_0x55a1f3dc5f00, C4<1>, C4<1>;
L_0x55a1f3dc59d0 .functor OR 1, L_0x55a1f3dc58a0, L_0x55a1f3dc5910, C4<0>, C4<0>;
L_0x55a1f3dc5ae0 .functor AND 1, L_0x55a1f3dc5f00, L_0x55a1f3dc5dd0, C4<1>, C4<1>;
L_0x55a1f3dc5b90 .functor OR 1, L_0x55a1f3dc59d0, L_0x55a1f3dc5ae0, C4<0>, C4<0>;
v0x55a1f2ef74a0_0 .net *"_s0", 0 0, L_0x55a1f3dc57c0;  1 drivers
v0x55a1f2ef7580_0 .net *"_s10", 0 0, L_0x55a1f3dc5ae0;  1 drivers
v0x55a1f2ef88d0_0 .net *"_s4", 0 0, L_0x55a1f3dc58a0;  1 drivers
v0x55a1f2ef89a0_0 .net *"_s6", 0 0, L_0x55a1f3dc5910;  1 drivers
v0x55a1f2ef4550_0 .net *"_s8", 0 0, L_0x55a1f3dc59d0;  1 drivers
v0x55a1f2ef5980_0 .net "a", 0 0, L_0x55a1f3dc5ca0;  1 drivers
v0x55a1f2ef5a40_0 .net "b", 0 0, L_0x55a1f3dc5dd0;  1 drivers
v0x55a1f2ef1640_0 .net "ca", 0 0, L_0x55a1f3dc5b90;  1 drivers
v0x55a1f2ef16e0_0 .net "cin", 0 0, L_0x55a1f3dc5f00;  1 drivers
v0x55a1f2ef29d0_0 .net "sum", 0 0, L_0x55a1f3dc5830;  1 drivers
S_0x55a1f2ee6f10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2efbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc6070 .functor XOR 1, L_0x55a1f3dc6640, L_0x55a1f3dc6770, C4<0>, C4<0>;
L_0x55a1f3dc60e0 .functor XOR 1, L_0x55a1f3dc6070, L_0x55a1f3dc68f0, C4<0>, C4<0>;
L_0x55a1f3dc61a0 .functor AND 1, L_0x55a1f3dc6640, L_0x55a1f3dc6770, C4<1>, C4<1>;
L_0x55a1f3dc62b0 .functor AND 1, L_0x55a1f3dc6640, L_0x55a1f3dc68f0, C4<1>, C4<1>;
L_0x55a1f3dc6370 .functor OR 1, L_0x55a1f3dc61a0, L_0x55a1f3dc62b0, C4<0>, C4<0>;
L_0x55a1f3dc6480 .functor AND 1, L_0x55a1f3dc68f0, L_0x55a1f3dc6770, C4<1>, C4<1>;
L_0x55a1f3dc6530 .functor OR 1, L_0x55a1f3dc6370, L_0x55a1f3dc6480, C4<0>, C4<0>;
v0x55a1f2eef9a0_0 .net *"_s0", 0 0, L_0x55a1f3dc6070;  1 drivers
v0x55a1f2eefa60_0 .net *"_s10", 0 0, L_0x55a1f3dc6480;  1 drivers
v0x55a1f2eef5c0_0 .net *"_s4", 0 0, L_0x55a1f3dc61a0;  1 drivers
v0x55a1f2eef6b0_0 .net *"_s6", 0 0, L_0x55a1f3dc62b0;  1 drivers
v0x55a1f2ee6af0_0 .net *"_s8", 0 0, L_0x55a1f3dc6370;  1 drivers
v0x55a1f2eeca50_0 .net "a", 0 0, L_0x55a1f3dc6640;  1 drivers
v0x55a1f2eecb10_0 .net "b", 0 0, L_0x55a1f3dc6770;  1 drivers
v0x55a1f2eec670_0 .net "ca", 0 0, L_0x55a1f3dc6530;  1 drivers
v0x55a1f2eec710_0 .net "cin", 0 0, L_0x55a1f3dc68f0;  1 drivers
v0x55a1f2ee9b00_0 .net "sum", 0 0, L_0x55a1f3dc60e0;  1 drivers
S_0x55a1f2ee9720 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2efbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc6a20 .functor XOR 1, L_0x55a1f3dc6ec0, L_0x55a1f3dc7080, C4<0>, C4<0>;
L_0x55a1f3dc6a90 .functor XOR 1, L_0x55a1f3dc6a20, L_0x55a1f3dc7240, C4<0>, C4<0>;
L_0x55a1f3dc6b00 .functor AND 1, L_0x55a1f3dc6ec0, L_0x55a1f3dc7080, C4<1>, C4<1>;
L_0x55a1f3dc6b70 .functor AND 1, L_0x55a1f3dc6ec0, L_0x55a1f3dc7240, C4<1>, C4<1>;
L_0x55a1f3dc6c30 .functor OR 1, L_0x55a1f3dc6b00, L_0x55a1f3dc6b70, C4<0>, C4<0>;
L_0x55a1f3dc6d40 .functor AND 1, L_0x55a1f3dc7240, L_0x55a1f3dc7080, C4<1>, C4<1>;
L_0x55a1f3dc6db0 .functor OR 1, L_0x55a1f3dc6c30, L_0x55a1f3dc6d40, C4<0>, C4<0>;
v0x55a1f2ee6770_0 .net *"_s0", 0 0, L_0x55a1f3dc6a20;  1 drivers
v0x55a1f2ee6850_0 .net *"_s10", 0 0, L_0x55a1f3dc6d40;  1 drivers
v0x55a1f2eedaa0_0 .net *"_s4", 0 0, L_0x55a1f3dc6b00;  1 drivers
v0x55a1f2eedb70_0 .net *"_s6", 0 0, L_0x55a1f3dc6b70;  1 drivers
v0x55a1f2eeeed0_0 .net *"_s8", 0 0, L_0x55a1f3dc6c30;  1 drivers
v0x55a1f2eeab50_0 .net "a", 0 0, L_0x55a1f3dc6ec0;  1 drivers
v0x55a1f2eeac10_0 .net "b", 0 0, L_0x55a1f3dc7080;  1 drivers
v0x55a1f2eebf80_0 .net "ca", 0 0, L_0x55a1f3dc6db0;  1 drivers
v0x55a1f2eec020_0 .net "cin", 0 0, L_0x55a1f3dc7240;  1 drivers
v0x55a1f2ee7c00_0 .net "sum", 0 0, L_0x55a1f3dc6a90;  1 drivers
S_0x55a1f2eda5c0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2efc2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ed2bf0_0 .net "a", 3 0, L_0x55a1f3dca010;  1 drivers
v0x55a1f2ed2cf0_0 .net "b", 3 0, L_0x55a1f3dca100;  1 drivers
v0x55a1f2ece870_0 .net "ca", 3 0, L_0x55a1f3dc9ea0;  1 drivers
v0x55a1f2ece960_0 .net "cin", 3 0, L_0x55a1f3dca1f0;  1 drivers
v0x55a1f2ecfca0_0 .net "sum", 3 0, L_0x55a1f3dc9e00;  1 drivers
L_0x55a1f3dc7dc0 .part L_0x55a1f3dca010, 0, 1;
L_0x55a1f3dc7ef0 .part L_0x55a1f3dca100, 0, 1;
L_0x55a1f3dc8020 .part L_0x55a1f3dca1f0, 0, 1;
L_0x55a1f3dc8630 .part L_0x55a1f3dca010, 1, 1;
L_0x55a1f3dc8760 .part L_0x55a1f3dca100, 1, 1;
L_0x55a1f3dc8890 .part L_0x55a1f3dca1f0, 1, 1;
L_0x55a1f3dc8fd0 .part L_0x55a1f3dca010, 2, 1;
L_0x55a1f3dc9100 .part L_0x55a1f3dca100, 2, 1;
L_0x55a1f3dc9280 .part L_0x55a1f3dca1f0, 2, 1;
L_0x55a1f3dc9850 .part L_0x55a1f3dca010, 3, 1;
L_0x55a1f3dc9a10 .part L_0x55a1f3dca100, 3, 1;
L_0x55a1f3dc9bd0 .part L_0x55a1f3dca1f0, 3, 1;
L_0x55a1f3dc9e00 .concat8 [ 1 1 1 1], L_0x55a1f3dc7860, L_0x55a1f3dc81c0, L_0x55a1f3dc8a70, L_0x55a1f3dc9420;
L_0x55a1f3dc9ea0 .concat8 [ 1 1 1 1], L_0x55a1f3dc7cb0, L_0x55a1f3dc8520, L_0x55a1f3dc8ec0, L_0x55a1f3dc9740;
S_0x55a1f2ee3050 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2eda5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc7400 .functor XOR 1, L_0x55a1f3dc7dc0, L_0x55a1f3dc7ef0, C4<0>, C4<0>;
L_0x55a1f3dc7860 .functor XOR 1, L_0x55a1f3dc7400, L_0x55a1f3dc8020, C4<0>, C4<0>;
L_0x55a1f3dc7920 .functor AND 1, L_0x55a1f3dc7dc0, L_0x55a1f3dc7ef0, C4<1>, C4<1>;
L_0x55a1f3dc7a30 .functor AND 1, L_0x55a1f3dc7dc0, L_0x55a1f3dc8020, C4<1>, C4<1>;
L_0x55a1f3dc7af0 .functor OR 1, L_0x55a1f3dc7920, L_0x55a1f3dc7a30, C4<0>, C4<0>;
L_0x55a1f3dc7c00 .functor AND 1, L_0x55a1f3dc8020, L_0x55a1f3dc7ef0, C4<1>, C4<1>;
L_0x55a1f3dc7cb0 .functor OR 1, L_0x55a1f3dc7af0, L_0x55a1f3dc7c00, C4<0>, C4<0>;
v0x55a1f2ee2c70_0 .net *"_s0", 0 0, L_0x55a1f3dc7400;  1 drivers
v0x55a1f2ee2d30_0 .net *"_s10", 0 0, L_0x55a1f3dc7c00;  1 drivers
v0x55a1f2eda1a0_0 .net *"_s4", 0 0, L_0x55a1f3dc7920;  1 drivers
v0x55a1f2eda290_0 .net *"_s6", 0 0, L_0x55a1f3dc7a30;  1 drivers
v0x55a1f2ee0100_0 .net *"_s8", 0 0, L_0x55a1f3dc7af0;  1 drivers
v0x55a1f2edfd20_0 .net "a", 0 0, L_0x55a1f3dc7dc0;  1 drivers
v0x55a1f2edfde0_0 .net "b", 0 0, L_0x55a1f3dc7ef0;  1 drivers
v0x55a1f2edd1b0_0 .net "ca", 0 0, L_0x55a1f3dc7cb0;  1 drivers
v0x55a1f2edd270_0 .net "cin", 0 0, L_0x55a1f3dc8020;  1 drivers
v0x55a1f2edcdd0_0 .net "sum", 0 0, L_0x55a1f3dc7860;  1 drivers
S_0x55a1f2ed9e20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2eda5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc8150 .functor XOR 1, L_0x55a1f3dc8630, L_0x55a1f3dc8760, C4<0>, C4<0>;
L_0x55a1f3dc81c0 .functor XOR 1, L_0x55a1f3dc8150, L_0x55a1f3dc8890, C4<0>, C4<0>;
L_0x55a1f3dc8230 .functor AND 1, L_0x55a1f3dc8630, L_0x55a1f3dc8760, C4<1>, C4<1>;
L_0x55a1f3dc82a0 .functor AND 1, L_0x55a1f3dc8630, L_0x55a1f3dc8890, C4<1>, C4<1>;
L_0x55a1f3dc8360 .functor OR 1, L_0x55a1f3dc8230, L_0x55a1f3dc82a0, C4<0>, C4<0>;
L_0x55a1f3dc8470 .functor AND 1, L_0x55a1f3dc8890, L_0x55a1f3dc8760, C4<1>, C4<1>;
L_0x55a1f3dc8520 .functor OR 1, L_0x55a1f3dc8360, L_0x55a1f3dc8470, C4<0>, C4<0>;
v0x55a1f2ee1150_0 .net *"_s0", 0 0, L_0x55a1f3dc8150;  1 drivers
v0x55a1f2ee1230_0 .net *"_s10", 0 0, L_0x55a1f3dc8470;  1 drivers
v0x55a1f2ee2580_0 .net *"_s4", 0 0, L_0x55a1f3dc8230;  1 drivers
v0x55a1f2ee2670_0 .net *"_s6", 0 0, L_0x55a1f3dc82a0;  1 drivers
v0x55a1f2ede200_0 .net *"_s8", 0 0, L_0x55a1f3dc8360;  1 drivers
v0x55a1f2edf630_0 .net "a", 0 0, L_0x55a1f3dc8630;  1 drivers
v0x55a1f2edf6f0_0 .net "b", 0 0, L_0x55a1f3dc8760;  1 drivers
v0x55a1f2edb2b0_0 .net "ca", 0 0, L_0x55a1f3dc8520;  1 drivers
v0x55a1f2edb350_0 .net "cin", 0 0, L_0x55a1f3dc8890;  1 drivers
v0x55a1f2edc6e0_0 .net "sum", 0 0, L_0x55a1f3dc81c0;  1 drivers
S_0x55a1f2ed83a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2eda5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc8a00 .functor XOR 1, L_0x55a1f3dc8fd0, L_0x55a1f3dc9100, C4<0>, C4<0>;
L_0x55a1f3dc8a70 .functor XOR 1, L_0x55a1f3dc8a00, L_0x55a1f3dc9280, C4<0>, C4<0>;
L_0x55a1f3dc8b30 .functor AND 1, L_0x55a1f3dc8fd0, L_0x55a1f3dc9100, C4<1>, C4<1>;
L_0x55a1f3dc8c40 .functor AND 1, L_0x55a1f3dc8fd0, L_0x55a1f3dc9280, C4<1>, C4<1>;
L_0x55a1f3dc8d00 .functor OR 1, L_0x55a1f3dc8b30, L_0x55a1f3dc8c40, C4<0>, C4<0>;
L_0x55a1f3dc8e10 .functor AND 1, L_0x55a1f3dc9280, L_0x55a1f3dc9100, C4<1>, C4<1>;
L_0x55a1f3dc8ec0 .functor OR 1, L_0x55a1f3dc8d00, L_0x55a1f3dc8e10, C4<0>, C4<0>;
v0x55a1f2ed9730_0 .net *"_s0", 0 0, L_0x55a1f3dc8a00;  1 drivers
v0x55a1f2ed97f0_0 .net *"_s10", 0 0, L_0x55a1f3dc8e10;  1 drivers
v0x55a1f2ecdb80_0 .net *"_s4", 0 0, L_0x55a1f3dc8b30;  1 drivers
v0x55a1f2ecdc70_0 .net *"_s6", 0 0, L_0x55a1f3dc8c40;  1 drivers
v0x55a1f2ed6610_0 .net *"_s8", 0 0, L_0x55a1f3dc8d00;  1 drivers
v0x55a1f2ed6230_0 .net "a", 0 0, L_0x55a1f3dc8fd0;  1 drivers
v0x55a1f2ed62f0_0 .net "b", 0 0, L_0x55a1f3dc9100;  1 drivers
v0x55a1f2ecd760_0 .net "ca", 0 0, L_0x55a1f3dc8ec0;  1 drivers
v0x55a1f2ecd820_0 .net "cin", 0 0, L_0x55a1f3dc9280;  1 drivers
v0x55a1f2ed36c0_0 .net "sum", 0 0, L_0x55a1f3dc8a70;  1 drivers
S_0x55a1f2ed32e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2eda5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc93b0 .functor XOR 1, L_0x55a1f3dc9850, L_0x55a1f3dc9a10, C4<0>, C4<0>;
L_0x55a1f3dc9420 .functor XOR 1, L_0x55a1f3dc93b0, L_0x55a1f3dc9bd0, C4<0>, C4<0>;
L_0x55a1f3dc9490 .functor AND 1, L_0x55a1f3dc9850, L_0x55a1f3dc9a10, C4<1>, C4<1>;
L_0x55a1f3dc9500 .functor AND 1, L_0x55a1f3dc9850, L_0x55a1f3dc9bd0, C4<1>, C4<1>;
L_0x55a1f3dc95c0 .functor OR 1, L_0x55a1f3dc9490, L_0x55a1f3dc9500, C4<0>, C4<0>;
L_0x55a1f3dc96d0 .functor AND 1, L_0x55a1f3dc9bd0, L_0x55a1f3dc9a10, C4<1>, C4<1>;
L_0x55a1f3dc9740 .functor OR 1, L_0x55a1f3dc95c0, L_0x55a1f3dc96d0, C4<0>, C4<0>;
v0x55a1f2ed0770_0 .net *"_s0", 0 0, L_0x55a1f3dc93b0;  1 drivers
v0x55a1f2ed0850_0 .net *"_s10", 0 0, L_0x55a1f3dc96d0;  1 drivers
v0x55a1f2ed0390_0 .net *"_s4", 0 0, L_0x55a1f3dc9490;  1 drivers
v0x55a1f2ed0480_0 .net *"_s6", 0 0, L_0x55a1f3dc9500;  1 drivers
v0x55a1f2ecd3e0_0 .net *"_s8", 0 0, L_0x55a1f3dc95c0;  1 drivers
v0x55a1f2ed4710_0 .net "a", 0 0, L_0x55a1f3dc9850;  1 drivers
v0x55a1f2ed47d0_0 .net "b", 0 0, L_0x55a1f3dc9a10;  1 drivers
v0x55a1f2ed5b40_0 .net "ca", 0 0, L_0x55a1f3dc9740;  1 drivers
v0x55a1f2ed5be0_0 .net "cin", 0 0, L_0x55a1f3dc9bd0;  1 drivers
v0x55a1f2ed17c0_0 .net "sum", 0 0, L_0x55a1f3dc9420;  1 drivers
S_0x55a1f2ecb960 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2efc2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2eb64e0_0 .net "a", 3 0, L_0x55a1f3dccad0;  1 drivers
v0x55a1f2eb65e0_0 .net "b", 3 0, L_0x55a1f3dccb70;  1 drivers
v0x55a1f2eb3530_0 .net "ca", 3 0, L_0x55a1f3dcc960;  1 drivers
v0x55a1f2eb3620_0 .net "cin", 3 0, L_0x55a1f3dccc60;  1 drivers
v0x55a1f2eba860_0 .net "sum", 3 0, L_0x55a1f3dcc8c0;  1 drivers
L_0x55a1f3dca880 .part L_0x55a1f3dccad0, 0, 1;
L_0x55a1f3dca9b0 .part L_0x55a1f3dccb70, 0, 1;
L_0x55a1f3dcaae0 .part L_0x55a1f3dccc60, 0, 1;
L_0x55a1f3dcb0f0 .part L_0x55a1f3dccad0, 1, 1;
L_0x55a1f3dcb220 .part L_0x55a1f3dccb70, 1, 1;
L_0x55a1f3dcb350 .part L_0x55a1f3dccc60, 1, 1;
L_0x55a1f3dcba90 .part L_0x55a1f3dccad0, 2, 1;
L_0x55a1f3dcbbc0 .part L_0x55a1f3dccb70, 2, 1;
L_0x55a1f3dcbd40 .part L_0x55a1f3dccc60, 2, 1;
L_0x55a1f3dcc310 .part L_0x55a1f3dccad0, 3, 1;
L_0x55a1f3dcc4d0 .part L_0x55a1f3dccb70, 3, 1;
L_0x55a1f3dcc690 .part L_0x55a1f3dccc60, 3, 1;
L_0x55a1f3dcc8c0 .concat8 [ 1 1 1 1], L_0x55a1f3dca320, L_0x55a1f3dcac80, L_0x55a1f3dcb530, L_0x55a1f3dcbee0;
L_0x55a1f3dcc960 .concat8 [ 1 1 1 1], L_0x55a1f3dca770, L_0x55a1f3dcafe0, L_0x55a1f3dcb980, L_0x55a1f3dcc200;
S_0x55a1f2ecccf0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ecb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dc9d90 .functor XOR 1, L_0x55a1f3dca880, L_0x55a1f3dca9b0, C4<0>, C4<0>;
L_0x55a1f3dca320 .functor XOR 1, L_0x55a1f3dc9d90, L_0x55a1f3dcaae0, C4<0>, C4<0>;
L_0x55a1f3dca3e0 .functor AND 1, L_0x55a1f3dca880, L_0x55a1f3dca9b0, C4<1>, C4<1>;
L_0x55a1f3dca4f0 .functor AND 1, L_0x55a1f3dca880, L_0x55a1f3dcaae0, C4<1>, C4<1>;
L_0x55a1f3dca5b0 .functor OR 1, L_0x55a1f3dca3e0, L_0x55a1f3dca4f0, C4<0>, C4<0>;
L_0x55a1f3dca6c0 .functor AND 1, L_0x55a1f3dcaae0, L_0x55a1f3dca9b0, C4<1>, C4<1>;
L_0x55a1f3dca770 .functor OR 1, L_0x55a1f3dca5b0, L_0x55a1f3dca6c0, C4<0>, C4<0>;
v0x55a1f2eca3f0_0 .net *"_s0", 0 0, L_0x55a1f3dc9d90;  1 drivers
v0x55a1f2eca490_0 .net *"_s10", 0 0, L_0x55a1f3dca6c0;  1 drivers
v0x55a1f2ebdaa0_0 .net *"_s4", 0 0, L_0x55a1f3dca3e0;  1 drivers
v0x55a1f2ebdb90_0 .net *"_s6", 0 0, L_0x55a1f3dca4f0;  1 drivers
v0x55a1f2eb1150_0 .net *"_s8", 0 0, L_0x55a1f3dca5b0;  1 drivers
v0x55a1f2ec0620_0 .net "a", 0 0, L_0x55a1f3dca880;  1 drivers
v0x55a1f2ec06e0_0 .net "b", 0 0, L_0x55a1f3dca9b0;  1 drivers
v0x55a1f2ec90b0_0 .net "ca", 0 0, L_0x55a1f3dca770;  1 drivers
v0x55a1f2ec9150_0 .net "cin", 0 0, L_0x55a1f3dcaae0;  1 drivers
v0x55a1f2ec8cd0_0 .net "sum", 0 0, L_0x55a1f3dca320;  1 drivers
S_0x55a1f2ec0200 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ecb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcac10 .functor XOR 1, L_0x55a1f3dcb0f0, L_0x55a1f3dcb220, C4<0>, C4<0>;
L_0x55a1f3dcac80 .functor XOR 1, L_0x55a1f3dcac10, L_0x55a1f3dcb350, C4<0>, C4<0>;
L_0x55a1f3dcacf0 .functor AND 1, L_0x55a1f3dcb0f0, L_0x55a1f3dcb220, C4<1>, C4<1>;
L_0x55a1f3dcad60 .functor AND 1, L_0x55a1f3dcb0f0, L_0x55a1f3dcb350, C4<1>, C4<1>;
L_0x55a1f3dcae20 .functor OR 1, L_0x55a1f3dcacf0, L_0x55a1f3dcad60, C4<0>, C4<0>;
L_0x55a1f3dcaf30 .functor AND 1, L_0x55a1f3dcb350, L_0x55a1f3dcb220, C4<1>, C4<1>;
L_0x55a1f3dcafe0 .functor OR 1, L_0x55a1f3dcae20, L_0x55a1f3dcaf30, C4<0>, C4<0>;
v0x55a1f2ec6160_0 .net *"_s0", 0 0, L_0x55a1f3dcac10;  1 drivers
v0x55a1f2ec6240_0 .net *"_s10", 0 0, L_0x55a1f3dcaf30;  1 drivers
v0x55a1f2ec5d80_0 .net *"_s4", 0 0, L_0x55a1f3dcacf0;  1 drivers
v0x55a1f2ec5e50_0 .net *"_s6", 0 0, L_0x55a1f3dcad60;  1 drivers
v0x55a1f2ec3210_0 .net *"_s8", 0 0, L_0x55a1f3dcae20;  1 drivers
v0x55a1f2ec2e30_0 .net "a", 0 0, L_0x55a1f3dcb0f0;  1 drivers
v0x55a1f2ec2ef0_0 .net "b", 0 0, L_0x55a1f3dcb220;  1 drivers
v0x55a1f2ebfe80_0 .net "ca", 0 0, L_0x55a1f3dcafe0;  1 drivers
v0x55a1f2ebff20_0 .net "cin", 0 0, L_0x55a1f3dcb350;  1 drivers
v0x55a1f2ec71b0_0 .net "sum", 0 0, L_0x55a1f3dcac80;  1 drivers
S_0x55a1f2ec85e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ecb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcb4c0 .functor XOR 1, L_0x55a1f3dcba90, L_0x55a1f3dcbbc0, C4<0>, C4<0>;
L_0x55a1f3dcb530 .functor XOR 1, L_0x55a1f3dcb4c0, L_0x55a1f3dcbd40, C4<0>, C4<0>;
L_0x55a1f3dcb5f0 .functor AND 1, L_0x55a1f3dcba90, L_0x55a1f3dcbbc0, C4<1>, C4<1>;
L_0x55a1f3dcb700 .functor AND 1, L_0x55a1f3dcba90, L_0x55a1f3dcbd40, C4<1>, C4<1>;
L_0x55a1f3dcb7c0 .functor OR 1, L_0x55a1f3dcb5f0, L_0x55a1f3dcb700, C4<0>, C4<0>;
L_0x55a1f3dcb8d0 .functor AND 1, L_0x55a1f3dcbd40, L_0x55a1f3dcbbc0, C4<1>, C4<1>;
L_0x55a1f3dcb980 .functor OR 1, L_0x55a1f3dcb7c0, L_0x55a1f3dcb8d0, C4<0>, C4<0>;
v0x55a1f2ec4260_0 .net *"_s0", 0 0, L_0x55a1f3dcb4c0;  1 drivers
v0x55a1f2ec4320_0 .net *"_s10", 0 0, L_0x55a1f3dcb8d0;  1 drivers
v0x55a1f2ec5690_0 .net *"_s4", 0 0, L_0x55a1f3dcb5f0;  1 drivers
v0x55a1f2ec5780_0 .net *"_s6", 0 0, L_0x55a1f3dcb700;  1 drivers
v0x55a1f2ec1310_0 .net *"_s8", 0 0, L_0x55a1f3dcb7c0;  1 drivers
v0x55a1f2ec2740_0 .net "a", 0 0, L_0x55a1f3dcba90;  1 drivers
v0x55a1f2ec2800_0 .net "b", 0 0, L_0x55a1f3dcbbc0;  1 drivers
v0x55a1f2ebe400_0 .net "ca", 0 0, L_0x55a1f3dcb980;  1 drivers
v0x55a1f2ebe4a0_0 .net "cin", 0 0, L_0x55a1f3dcbd40;  1 drivers
v0x55a1f2ebf790_0 .net "sum", 0 0, L_0x55a1f3dcb530;  1 drivers
S_0x55a1f2eb3cd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ecb960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcbe70 .functor XOR 1, L_0x55a1f3dcc310, L_0x55a1f3dcc4d0, C4<0>, C4<0>;
L_0x55a1f3dcbee0 .functor XOR 1, L_0x55a1f3dcbe70, L_0x55a1f3dcc690, C4<0>, C4<0>;
L_0x55a1f3dcbf50 .functor AND 1, L_0x55a1f3dcc310, L_0x55a1f3dcc4d0, C4<1>, C4<1>;
L_0x55a1f3dcbfc0 .functor AND 1, L_0x55a1f3dcc310, L_0x55a1f3dcc690, C4<1>, C4<1>;
L_0x55a1f3dcc080 .functor OR 1, L_0x55a1f3dcbf50, L_0x55a1f3dcbfc0, C4<0>, C4<0>;
L_0x55a1f3dcc190 .functor AND 1, L_0x55a1f3dcc690, L_0x55a1f3dcc4d0, C4<1>, C4<1>;
L_0x55a1f3dcc200 .functor OR 1, L_0x55a1f3dcc080, L_0x55a1f3dcc190, C4<0>, C4<0>;
v0x55a1f2ebc760_0 .net *"_s0", 0 0, L_0x55a1f3dcbe70;  1 drivers
v0x55a1f2ebc840_0 .net *"_s10", 0 0, L_0x55a1f3dcc190;  1 drivers
v0x55a1f2ebc380_0 .net *"_s4", 0 0, L_0x55a1f3dcbf50;  1 drivers
v0x55a1f2ebc450_0 .net *"_s6", 0 0, L_0x55a1f3dcbfc0;  1 drivers
v0x55a1f2eb38b0_0 .net *"_s8", 0 0, L_0x55a1f3dcc080;  1 drivers
v0x55a1f2eb9810_0 .net "a", 0 0, L_0x55a1f3dcc310;  1 drivers
v0x55a1f2eb98d0_0 .net "b", 0 0, L_0x55a1f3dcc4d0;  1 drivers
v0x55a1f2eb9430_0 .net "ca", 0 0, L_0x55a1f3dcc200;  1 drivers
v0x55a1f2eb94d0_0 .net "cin", 0 0, L_0x55a1f3dcc690;  1 drivers
v0x55a1f2eb68c0_0 .net "sum", 0 0, L_0x55a1f3dcbee0;  1 drivers
S_0x55a1f2ebbc90 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2efc2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ea00a0_0 .net "a", 3 0, L_0x55a1f3dcf470;  1 drivers
v0x55a1f2ea01a0_0 .net "b", 3 0, L_0x55a1f3dcf5a0;  1 drivers
v0x55a1f2e9d530_0 .net "ca", 3 0, L_0x55a1f3dcf300;  1 drivers
v0x55a1f2e9d620_0 .net "cin", 3 0, L_0x55a1f3dcf6d0;  1 drivers
v0x55a1f2e9d150_0 .net "sum", 3 0, L_0x55a1f3dcf260;  1 drivers
L_0x55a1f3dcd220 .part L_0x55a1f3dcf470, 0, 1;
L_0x55a1f3dcd350 .part L_0x55a1f3dcf5a0, 0, 1;
L_0x55a1f3dcd480 .part L_0x55a1f3dcf6d0, 0, 1;
L_0x55a1f3dcda90 .part L_0x55a1f3dcf470, 1, 1;
L_0x55a1f3dcdbc0 .part L_0x55a1f3dcf5a0, 1, 1;
L_0x55a1f3dcdcf0 .part L_0x55a1f3dcf6d0, 1, 1;
L_0x55a1f3dce430 .part L_0x55a1f3dcf470, 2, 1;
L_0x55a1f3dce560 .part L_0x55a1f3dcf5a0, 2, 1;
L_0x55a1f3dce6e0 .part L_0x55a1f3dcf6d0, 2, 1;
L_0x55a1f3dcecb0 .part L_0x55a1f3dcf470, 3, 1;
L_0x55a1f3dcee70 .part L_0x55a1f3dcf5a0, 3, 1;
L_0x55a1f3dcf030 .part L_0x55a1f3dcf6d0, 3, 1;
L_0x55a1f3dcf260 .concat8 [ 1 1 1 1], L_0x55a1f3dccd00, L_0x55a1f3dcd620, L_0x55a1f3dcded0, L_0x55a1f3dce880;
L_0x55a1f3dcf300 .concat8 [ 1 1 1 1], L_0x55a1f3dcd110, L_0x55a1f3dcd980, L_0x55a1f3dce320, L_0x55a1f3dceba0;
S_0x55a1f2eb7910 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ebbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcc850 .functor XOR 1, L_0x55a1f3dcd220, L_0x55a1f3dcd350, C4<0>, C4<0>;
L_0x55a1f3dccd00 .functor XOR 1, L_0x55a1f3dcc850, L_0x55a1f3dcd480, C4<0>, C4<0>;
L_0x55a1f3dccdc0 .functor AND 1, L_0x55a1f3dcd220, L_0x55a1f3dcd350, C4<1>, C4<1>;
L_0x55a1f3dcced0 .functor AND 1, L_0x55a1f3dcd220, L_0x55a1f3dcd480, C4<1>, C4<1>;
L_0x55a1f3dccf90 .functor OR 1, L_0x55a1f3dccdc0, L_0x55a1f3dcced0, C4<0>, C4<0>;
L_0x55a1f3dcd0a0 .functor AND 1, L_0x55a1f3dcd480, L_0x55a1f3dcd350, C4<1>, C4<1>;
L_0x55a1f3dcd110 .functor OR 1, L_0x55a1f3dccf90, L_0x55a1f3dcd0a0, C4<0>, C4<0>;
v0x55a1f2eb8d40_0 .net *"_s0", 0 0, L_0x55a1f3dcc850;  1 drivers
v0x55a1f2eb8de0_0 .net *"_s10", 0 0, L_0x55a1f3dcd0a0;  1 drivers
v0x55a1f2eb49c0_0 .net *"_s4", 0 0, L_0x55a1f3dccdc0;  1 drivers
v0x55a1f2eb4ab0_0 .net *"_s6", 0 0, L_0x55a1f3dcced0;  1 drivers
v0x55a1f2eb5df0_0 .net *"_s8", 0 0, L_0x55a1f3dccf90;  1 drivers
v0x55a1f2eb1ab0_0 .net "a", 0 0, L_0x55a1f3dcd220;  1 drivers
v0x55a1f2eb1b70_0 .net "b", 0 0, L_0x55a1f3dcd350;  1 drivers
v0x55a1f2eb2e40_0 .net "ca", 0 0, L_0x55a1f3dcd110;  1 drivers
v0x55a1f2eb2ee0_0 .net "cin", 0 0, L_0x55a1f3dcd480;  1 drivers
v0x55a1f2ea7380_0 .net "sum", 0 0, L_0x55a1f3dccd00;  1 drivers
S_0x55a1f2eafe10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ebbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcd5b0 .functor XOR 1, L_0x55a1f3dcda90, L_0x55a1f3dcdbc0, C4<0>, C4<0>;
L_0x55a1f3dcd620 .functor XOR 1, L_0x55a1f3dcd5b0, L_0x55a1f3dcdcf0, C4<0>, C4<0>;
L_0x55a1f3dcd690 .functor AND 1, L_0x55a1f3dcda90, L_0x55a1f3dcdbc0, C4<1>, C4<1>;
L_0x55a1f3dcd700 .functor AND 1, L_0x55a1f3dcda90, L_0x55a1f3dcdcf0, C4<1>, C4<1>;
L_0x55a1f3dcd7c0 .functor OR 1, L_0x55a1f3dcd690, L_0x55a1f3dcd700, C4<0>, C4<0>;
L_0x55a1f3dcd8d0 .functor AND 1, L_0x55a1f3dcdcf0, L_0x55a1f3dcdbc0, C4<1>, C4<1>;
L_0x55a1f3dcd980 .functor OR 1, L_0x55a1f3dcd7c0, L_0x55a1f3dcd8d0, C4<0>, C4<0>;
v0x55a1f2eafa30_0 .net *"_s0", 0 0, L_0x55a1f3dcd5b0;  1 drivers
v0x55a1f2eafb10_0 .net *"_s10", 0 0, L_0x55a1f3dcd8d0;  1 drivers
v0x55a1f2ea6f60_0 .net *"_s4", 0 0, L_0x55a1f3dcd690;  1 drivers
v0x55a1f2ea7030_0 .net *"_s6", 0 0, L_0x55a1f3dcd700;  1 drivers
v0x55a1f2eacec0_0 .net *"_s8", 0 0, L_0x55a1f3dcd7c0;  1 drivers
v0x55a1f2eacae0_0 .net "a", 0 0, L_0x55a1f3dcda90;  1 drivers
v0x55a1f2eacba0_0 .net "b", 0 0, L_0x55a1f3dcdbc0;  1 drivers
v0x55a1f2ea9f70_0 .net "ca", 0 0, L_0x55a1f3dcd980;  1 drivers
v0x55a1f2eaa010_0 .net "cin", 0 0, L_0x55a1f3dcdcf0;  1 drivers
v0x55a1f2ea9b90_0 .net "sum", 0 0, L_0x55a1f3dcd620;  1 drivers
S_0x55a1f2ea6be0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ebbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcde60 .functor XOR 1, L_0x55a1f3dce430, L_0x55a1f3dce560, C4<0>, C4<0>;
L_0x55a1f3dcded0 .functor XOR 1, L_0x55a1f3dcde60, L_0x55a1f3dce6e0, C4<0>, C4<0>;
L_0x55a1f3dcdf90 .functor AND 1, L_0x55a1f3dce430, L_0x55a1f3dce560, C4<1>, C4<1>;
L_0x55a1f3dce0a0 .functor AND 1, L_0x55a1f3dce430, L_0x55a1f3dce6e0, C4<1>, C4<1>;
L_0x55a1f3dce160 .functor OR 1, L_0x55a1f3dcdf90, L_0x55a1f3dce0a0, C4<0>, C4<0>;
L_0x55a1f3dce270 .functor AND 1, L_0x55a1f3dce6e0, L_0x55a1f3dce560, C4<1>, C4<1>;
L_0x55a1f3dce320 .functor OR 1, L_0x55a1f3dce160, L_0x55a1f3dce270, C4<0>, C4<0>;
v0x55a1f2eadf10_0 .net *"_s0", 0 0, L_0x55a1f3dcde60;  1 drivers
v0x55a1f2eadfd0_0 .net *"_s10", 0 0, L_0x55a1f3dce270;  1 drivers
v0x55a1f2eaf340_0 .net *"_s4", 0 0, L_0x55a1f3dcdf90;  1 drivers
v0x55a1f2eaf430_0 .net *"_s6", 0 0, L_0x55a1f3dce0a0;  1 drivers
v0x55a1f2eaafc0_0 .net *"_s8", 0 0, L_0x55a1f3dce160;  1 drivers
v0x55a1f2eac3f0_0 .net "a", 0 0, L_0x55a1f3dce430;  1 drivers
v0x55a1f2eac4b0_0 .net "b", 0 0, L_0x55a1f3dce560;  1 drivers
v0x55a1f2ea8070_0 .net "ca", 0 0, L_0x55a1f3dce320;  1 drivers
v0x55a1f2ea8110_0 .net "cin", 0 0, L_0x55a1f3dce6e0;  1 drivers
v0x55a1f2ea94a0_0 .net "sum", 0 0, L_0x55a1f3dcded0;  1 drivers
S_0x55a1f2ea5160 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ebbc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dce810 .functor XOR 1, L_0x55a1f3dcecb0, L_0x55a1f3dcee70, C4<0>, C4<0>;
L_0x55a1f3dce880 .functor XOR 1, L_0x55a1f3dce810, L_0x55a1f3dcf030, C4<0>, C4<0>;
L_0x55a1f3dce8f0 .functor AND 1, L_0x55a1f3dcecb0, L_0x55a1f3dcee70, C4<1>, C4<1>;
L_0x55a1f3dce960 .functor AND 1, L_0x55a1f3dcecb0, L_0x55a1f3dcf030, C4<1>, C4<1>;
L_0x55a1f3dcea20 .functor OR 1, L_0x55a1f3dce8f0, L_0x55a1f3dce960, C4<0>, C4<0>;
L_0x55a1f3dceb30 .functor AND 1, L_0x55a1f3dcf030, L_0x55a1f3dcee70, C4<1>, C4<1>;
L_0x55a1f3dceba0 .functor OR 1, L_0x55a1f3dcea20, L_0x55a1f3dceb30, C4<0>, C4<0>;
v0x55a1f2ea64f0_0 .net *"_s0", 0 0, L_0x55a1f3dce810;  1 drivers
v0x55a1f2ea65d0_0 .net *"_s10", 0 0, L_0x55a1f3dceb30;  1 drivers
v0x55a1f2e9a940_0 .net *"_s4", 0 0, L_0x55a1f3dce8f0;  1 drivers
v0x55a1f2e9aa10_0 .net *"_s6", 0 0, L_0x55a1f3dce960;  1 drivers
v0x55a1f2ea33d0_0 .net *"_s8", 0 0, L_0x55a1f3dcea20;  1 drivers
v0x55a1f2ea2ff0_0 .net "a", 0 0, L_0x55a1f3dcecb0;  1 drivers
v0x55a1f2ea30b0_0 .net "b", 0 0, L_0x55a1f3dcee70;  1 drivers
v0x55a1f2e9a520_0 .net "ca", 0 0, L_0x55a1f3dceba0;  1 drivers
v0x55a1f2e9a5c0_0 .net "cin", 0 0, L_0x55a1f3dcf030;  1 drivers
v0x55a1f2ea0480_0 .net "sum", 0 0, L_0x55a1f3dce880;  1 drivers
S_0x55a1f2e9e580 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2ef3860;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2e40950_0 .net "a", 15 0, L_0x55a1f3dda980;  1 drivers
v0x55a1f2e40a30_0 .net "b", 15 0, L_0x55a1f3ddaa70;  1 drivers
v0x55a1f2e3c610_0 .net "ca", 15 0, L_0x55a1f3dda720;  1 drivers
v0x55a1f2e3c6d0_0 .net "cin", 15 0, L_0x55a1f3ddab60;  1 drivers
v0x55a1f2e3d9a0_0 .net "sum", 15 0, L_0x55a1f3dda680;  1 drivers
L_0x55a1f3dd2490 .part L_0x55a1f3dda980, 0, 4;
L_0x55a1f3dd2530 .part L_0x55a1f3ddaa70, 0, 4;
L_0x55a1f3dd25d0 .part L_0x55a1f3ddab60, 0, 4;
L_0x55a1f3dd4e20 .part L_0x55a1f3dda980, 4, 4;
L_0x55a1f3dd4f10 .part L_0x55a1f3ddaa70, 4, 4;
L_0x55a1f3dd5000 .part L_0x55a1f3ddab60, 4, 4;
L_0x55a1f3dd78e0 .part L_0x55a1f3dda980, 8, 4;
L_0x55a1f3dd7980 .part L_0x55a1f3ddaa70, 8, 4;
L_0x55a1f3dd7a70 .part L_0x55a1f3ddab60, 8, 4;
L_0x55a1f3dda280 .part L_0x55a1f3dda980, 12, 4;
L_0x55a1f3dda3b0 .part L_0x55a1f3ddaa70, 12, 4;
L_0x55a1f3dda4e0 .part L_0x55a1f3ddab60, 12, 4;
L_0x55a1f3dda680 .concat8 [ 4 4 4 4], L_0x55a1f3dd2280, L_0x55a1f3dd4c10, L_0x55a1f3dd76d0, L_0x55a1f3dda070;
L_0x55a1f3dda720 .concat8 [ 4 4 4 4], L_0x55a1f3dd2320, L_0x55a1f3dd4cb0, L_0x55a1f3dd7770, L_0x55a1f3dda110;
S_0x55a1f2e9f9b0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2e9e580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e83f10_0 .net "a", 3 0, L_0x55a1f3dd2490;  1 drivers
v0x55a1f2e84010_0 .net "b", 3 0, L_0x55a1f3dd2530;  1 drivers
v0x55a1f2e83b30_0 .net "ca", 3 0, L_0x55a1f3dd2320;  1 drivers
v0x55a1f2e83c20_0 .net "cin", 3 0, L_0x55a1f3dd25d0;  1 drivers
v0x55a1f2e80fc0_0 .net "sum", 3 0, L_0x55a1f3dd2280;  1 drivers
L_0x55a1f3dd0240 .part L_0x55a1f3dd2490, 0, 1;
L_0x55a1f3dd0370 .part L_0x55a1f3dd2530, 0, 1;
L_0x55a1f3dd04a0 .part L_0x55a1f3dd25d0, 0, 1;
L_0x55a1f3dd0ab0 .part L_0x55a1f3dd2490, 1, 1;
L_0x55a1f3dd0be0 .part L_0x55a1f3dd2530, 1, 1;
L_0x55a1f3dd0d10 .part L_0x55a1f3dd25d0, 1, 1;
L_0x55a1f3dd1450 .part L_0x55a1f3dd2490, 2, 1;
L_0x55a1f3dd1580 .part L_0x55a1f3dd2530, 2, 1;
L_0x55a1f3dd1700 .part L_0x55a1f3dd25d0, 2, 1;
L_0x55a1f3dd1cd0 .part L_0x55a1f3dd2490, 3, 1;
L_0x55a1f3dd1e90 .part L_0x55a1f3dd2530, 3, 1;
L_0x55a1f3dd2050 .part L_0x55a1f3dd25d0, 3, 1;
L_0x55a1f3dd2280 .concat8 [ 1 1 1 1], L_0x55a1f3dcf1f0, L_0x55a1f3dd0640, L_0x55a1f3dd0ef0, L_0x55a1f3dd18a0;
L_0x55a1f3dd2320 .concat8 [ 1 1 1 1], L_0x55a1f3dd0130, L_0x55a1f3dd09a0, L_0x55a1f3dd1340, L_0x55a1f3dd1bc0;
S_0x55a1f2e9b630 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e9f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dcf800 .functor XOR 1, L_0x55a1f3dd0240, L_0x55a1f3dd0370, C4<0>, C4<0>;
L_0x55a1f3dcf1f0 .functor XOR 1, L_0x55a1f3dcf800, L_0x55a1f3dd04a0, C4<0>, C4<0>;
L_0x55a1f3dcfda0 .functor AND 1, L_0x55a1f3dd0240, L_0x55a1f3dd0370, C4<1>, C4<1>;
L_0x55a1f3dcfeb0 .functor AND 1, L_0x55a1f3dd0240, L_0x55a1f3dd04a0, C4<1>, C4<1>;
L_0x55a1f3dcff70 .functor OR 1, L_0x55a1f3dcfda0, L_0x55a1f3dcfeb0, C4<0>, C4<0>;
L_0x55a1f3dd0080 .functor AND 1, L_0x55a1f3dd04a0, L_0x55a1f3dd0370, C4<1>, C4<1>;
L_0x55a1f3dd0130 .functor OR 1, L_0x55a1f3dcff70, L_0x55a1f3dd0080, C4<0>, C4<0>;
v0x55a1f2e9ca60_0 .net *"_s0", 0 0, L_0x55a1f3dcf800;  1 drivers
v0x55a1f2e9cb00_0 .net *"_s10", 0 0, L_0x55a1f3dd0080;  1 drivers
v0x55a1f2e985f0_0 .net *"_s4", 0 0, L_0x55a1f3dcfda0;  1 drivers
v0x55a1f2e986e0_0 .net *"_s6", 0 0, L_0x55a1f3dcfeb0;  1 drivers
v0x55a1f2e99a20_0 .net *"_s8", 0 0, L_0x55a1f3dcff70;  1 drivers
v0x55a1f2e881a0_0 .net "a", 0 0, L_0x55a1f3dd0240;  1 drivers
v0x55a1f2e88260_0 .net "b", 0 0, L_0x55a1f3dd0370;  1 drivers
v0x55a1f2e7b850_0 .net "ca", 0 0, L_0x55a1f3dd0130;  1 drivers
v0x55a1f2e7b8f0_0 .net "cin", 0 0, L_0x55a1f3dd04a0;  1 drivers
v0x55a1f2e8ad20_0 .net "sum", 0 0, L_0x55a1f3dcf1f0;  1 drivers
S_0x55a1f2e937b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e9f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd05d0 .functor XOR 1, L_0x55a1f3dd0ab0, L_0x55a1f3dd0be0, C4<0>, C4<0>;
L_0x55a1f3dd0640 .functor XOR 1, L_0x55a1f3dd05d0, L_0x55a1f3dd0d10, C4<0>, C4<0>;
L_0x55a1f3dd06b0 .functor AND 1, L_0x55a1f3dd0ab0, L_0x55a1f3dd0be0, C4<1>, C4<1>;
L_0x55a1f3dd0720 .functor AND 1, L_0x55a1f3dd0ab0, L_0x55a1f3dd0d10, C4<1>, C4<1>;
L_0x55a1f3dd07e0 .functor OR 1, L_0x55a1f3dd06b0, L_0x55a1f3dd0720, C4<0>, C4<0>;
L_0x55a1f3dd08f0 .functor AND 1, L_0x55a1f3dd0d10, L_0x55a1f3dd0be0, C4<1>, C4<1>;
L_0x55a1f3dd09a0 .functor OR 1, L_0x55a1f3dd07e0, L_0x55a1f3dd08f0, C4<0>, C4<0>;
v0x55a1f2e933d0_0 .net *"_s0", 0 0, L_0x55a1f3dd05d0;  1 drivers
v0x55a1f2e934b0_0 .net *"_s10", 0 0, L_0x55a1f3dd08f0;  1 drivers
v0x55a1f2e8a900_0 .net *"_s4", 0 0, L_0x55a1f3dd06b0;  1 drivers
v0x55a1f2e8a9d0_0 .net *"_s6", 0 0, L_0x55a1f3dd0720;  1 drivers
v0x55a1f2e90860_0 .net *"_s8", 0 0, L_0x55a1f3dd07e0;  1 drivers
v0x55a1f2e90940_0 .net "a", 0 0, L_0x55a1f3dd0ab0;  1 drivers
v0x55a1f2e90480_0 .net "b", 0 0, L_0x55a1f3dd0be0;  1 drivers
v0x55a1f2e90540_0 .net "ca", 0 0, L_0x55a1f3dd09a0;  1 drivers
v0x55a1f2e8d910_0 .net "cin", 0 0, L_0x55a1f3dd0d10;  1 drivers
v0x55a1f2e8d9b0_0 .net "sum", 0 0, L_0x55a1f3dd0640;  1 drivers
S_0x55a1f2e8d530 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e9f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd0e80 .functor XOR 1, L_0x55a1f3dd1450, L_0x55a1f3dd1580, C4<0>, C4<0>;
L_0x55a1f3dd0ef0 .functor XOR 1, L_0x55a1f3dd0e80, L_0x55a1f3dd1700, C4<0>, C4<0>;
L_0x55a1f3dd0fb0 .functor AND 1, L_0x55a1f3dd1450, L_0x55a1f3dd1580, C4<1>, C4<1>;
L_0x55a1f3dd10c0 .functor AND 1, L_0x55a1f3dd1450, L_0x55a1f3dd1700, C4<1>, C4<1>;
L_0x55a1f3dd1180 .functor OR 1, L_0x55a1f3dd0fb0, L_0x55a1f3dd10c0, C4<0>, C4<0>;
L_0x55a1f3dd1290 .functor AND 1, L_0x55a1f3dd1700, L_0x55a1f3dd1580, C4<1>, C4<1>;
L_0x55a1f3dd1340 .functor OR 1, L_0x55a1f3dd1180, L_0x55a1f3dd1290, C4<0>, C4<0>;
v0x55a1f2e8a580_0 .net *"_s0", 0 0, L_0x55a1f3dd0e80;  1 drivers
v0x55a1f2e8a640_0 .net *"_s10", 0 0, L_0x55a1f3dd1290;  1 drivers
v0x55a1f2e918b0_0 .net *"_s4", 0 0, L_0x55a1f3dd0fb0;  1 drivers
v0x55a1f2e919a0_0 .net *"_s6", 0 0, L_0x55a1f3dd10c0;  1 drivers
v0x55a1f2e92ce0_0 .net *"_s8", 0 0, L_0x55a1f3dd1180;  1 drivers
v0x55a1f2e8e960_0 .net "a", 0 0, L_0x55a1f3dd1450;  1 drivers
v0x55a1f2e8ea20_0 .net "b", 0 0, L_0x55a1f3dd1580;  1 drivers
v0x55a1f2e8fd90_0 .net "ca", 0 0, L_0x55a1f3dd1340;  1 drivers
v0x55a1f2e8fe50_0 .net "cin", 0 0, L_0x55a1f3dd1700;  1 drivers
v0x55a1f2e8ba10_0 .net "sum", 0 0, L_0x55a1f3dd0ef0;  1 drivers
S_0x55a1f2e8ce40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e9f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd1830 .functor XOR 1, L_0x55a1f3dd1cd0, L_0x55a1f3dd1e90, C4<0>, C4<0>;
L_0x55a1f3dd18a0 .functor XOR 1, L_0x55a1f3dd1830, L_0x55a1f3dd2050, C4<0>, C4<0>;
L_0x55a1f3dd1910 .functor AND 1, L_0x55a1f3dd1cd0, L_0x55a1f3dd1e90, C4<1>, C4<1>;
L_0x55a1f3dd1980 .functor AND 1, L_0x55a1f3dd1cd0, L_0x55a1f3dd2050, C4<1>, C4<1>;
L_0x55a1f3dd1a40 .functor OR 1, L_0x55a1f3dd1910, L_0x55a1f3dd1980, C4<0>, C4<0>;
L_0x55a1f3dd1b50 .functor AND 1, L_0x55a1f3dd2050, L_0x55a1f3dd1e90, C4<1>, C4<1>;
L_0x55a1f3dd1bc0 .functor OR 1, L_0x55a1f3dd1a40, L_0x55a1f3dd1b50, C4<0>, C4<0>;
v0x55a1f2e88b00_0 .net *"_s0", 0 0, L_0x55a1f3dd1830;  1 drivers
v0x55a1f2e88be0_0 .net *"_s10", 0 0, L_0x55a1f3dd1b50;  1 drivers
v0x55a1f2e89e90_0 .net *"_s4", 0 0, L_0x55a1f3dd1910;  1 drivers
v0x55a1f2e89f80_0 .net *"_s6", 0 0, L_0x55a1f3dd1980;  1 drivers
v0x55a1f2e7e3d0_0 .net *"_s8", 0 0, L_0x55a1f3dd1a40;  1 drivers
v0x55a1f2e86e60_0 .net "a", 0 0, L_0x55a1f3dd1cd0;  1 drivers
v0x55a1f2e86f20_0 .net "b", 0 0, L_0x55a1f3dd1e90;  1 drivers
v0x55a1f2e86a80_0 .net "ca", 0 0, L_0x55a1f3dd1bc0;  1 drivers
v0x55a1f2e86b20_0 .net "cin", 0 0, L_0x55a1f3dd2050;  1 drivers
v0x55a1f2e7dfb0_0 .net "sum", 0 0, L_0x55a1f3dd18a0;  1 drivers
S_0x55a1f2e80be0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2e9e580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e6d6f0_0 .net "a", 3 0, L_0x55a1f3dd4e20;  1 drivers
v0x55a1f2e6d7f0_0 .net "b", 3 0, L_0x55a1f3dd4f10;  1 drivers
v0x55a1f2e64c20_0 .net "ca", 3 0, L_0x55a1f3dd4cb0;  1 drivers
v0x55a1f2e64d10_0 .net "cin", 3 0, L_0x55a1f3dd5000;  1 drivers
v0x55a1f2e6ab80_0 .net "sum", 3 0, L_0x55a1f3dd4c10;  1 drivers
L_0x55a1f3dd2bd0 .part L_0x55a1f3dd4e20, 0, 1;
L_0x55a1f3dd2d00 .part L_0x55a1f3dd4f10, 0, 1;
L_0x55a1f3dd2e30 .part L_0x55a1f3dd5000, 0, 1;
L_0x55a1f3dd3440 .part L_0x55a1f3dd4e20, 1, 1;
L_0x55a1f3dd3570 .part L_0x55a1f3dd4f10, 1, 1;
L_0x55a1f3dd36a0 .part L_0x55a1f3dd5000, 1, 1;
L_0x55a1f3dd3de0 .part L_0x55a1f3dd4e20, 2, 1;
L_0x55a1f3dd3f10 .part L_0x55a1f3dd4f10, 2, 1;
L_0x55a1f3dd4090 .part L_0x55a1f3dd5000, 2, 1;
L_0x55a1f3dd4660 .part L_0x55a1f3dd4e20, 3, 1;
L_0x55a1f3dd4820 .part L_0x55a1f3dd4f10, 3, 1;
L_0x55a1f3dd49e0 .part L_0x55a1f3dd5000, 3, 1;
L_0x55a1f3dd4c10 .concat8 [ 1 1 1 1], L_0x55a1f3dd2670, L_0x55a1f3dd2fd0, L_0x55a1f3dd3880, L_0x55a1f3dd4230;
L_0x55a1f3dd4cb0 .concat8 [ 1 1 1 1], L_0x55a1f3dd2ac0, L_0x55a1f3dd3330, L_0x55a1f3dd3cd0, L_0x55a1f3dd4550;
S_0x55a1f2e7dc30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e80be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd2210 .functor XOR 1, L_0x55a1f3dd2bd0, L_0x55a1f3dd2d00, C4<0>, C4<0>;
L_0x55a1f3dd2670 .functor XOR 1, L_0x55a1f3dd2210, L_0x55a1f3dd2e30, C4<0>, C4<0>;
L_0x55a1f3dd2730 .functor AND 1, L_0x55a1f3dd2bd0, L_0x55a1f3dd2d00, C4<1>, C4<1>;
L_0x55a1f3dd2840 .functor AND 1, L_0x55a1f3dd2bd0, L_0x55a1f3dd2e30, C4<1>, C4<1>;
L_0x55a1f3dd2900 .functor OR 1, L_0x55a1f3dd2730, L_0x55a1f3dd2840, C4<0>, C4<0>;
L_0x55a1f3dd2a10 .functor AND 1, L_0x55a1f3dd2e30, L_0x55a1f3dd2d00, C4<1>, C4<1>;
L_0x55a1f3dd2ac0 .functor OR 1, L_0x55a1f3dd2900, L_0x55a1f3dd2a10, C4<0>, C4<0>;
v0x55a1f2e84f60_0 .net *"_s0", 0 0, L_0x55a1f3dd2210;  1 drivers
v0x55a1f2e85000_0 .net *"_s10", 0 0, L_0x55a1f3dd2a10;  1 drivers
v0x55a1f2e86390_0 .net *"_s4", 0 0, L_0x55a1f3dd2730;  1 drivers
v0x55a1f2e86480_0 .net *"_s6", 0 0, L_0x55a1f3dd2840;  1 drivers
v0x55a1f2e82010_0 .net *"_s8", 0 0, L_0x55a1f3dd2900;  1 drivers
v0x55a1f2e83440_0 .net "a", 0 0, L_0x55a1f3dd2bd0;  1 drivers
v0x55a1f2e83500_0 .net "b", 0 0, L_0x55a1f3dd2d00;  1 drivers
v0x55a1f2e7f0c0_0 .net "ca", 0 0, L_0x55a1f3dd2ac0;  1 drivers
v0x55a1f2e7f160_0 .net "cin", 0 0, L_0x55a1f3dd2e30;  1 drivers
v0x55a1f2e804f0_0 .net "sum", 0 0, L_0x55a1f3dd2670;  1 drivers
S_0x55a1f2e7c1b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e80be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd2f60 .functor XOR 1, L_0x55a1f3dd3440, L_0x55a1f3dd3570, C4<0>, C4<0>;
L_0x55a1f3dd2fd0 .functor XOR 1, L_0x55a1f3dd2f60, L_0x55a1f3dd36a0, C4<0>, C4<0>;
L_0x55a1f3dd3040 .functor AND 1, L_0x55a1f3dd3440, L_0x55a1f3dd3570, C4<1>, C4<1>;
L_0x55a1f3dd30b0 .functor AND 1, L_0x55a1f3dd3440, L_0x55a1f3dd36a0, C4<1>, C4<1>;
L_0x55a1f3dd3170 .functor OR 1, L_0x55a1f3dd3040, L_0x55a1f3dd30b0, C4<0>, C4<0>;
L_0x55a1f3dd3280 .functor AND 1, L_0x55a1f3dd36a0, L_0x55a1f3dd3570, C4<1>, C4<1>;
L_0x55a1f3dd3330 .functor OR 1, L_0x55a1f3dd3170, L_0x55a1f3dd3280, C4<0>, C4<0>;
v0x55a1f2e7d540_0 .net *"_s0", 0 0, L_0x55a1f3dd2f60;  1 drivers
v0x55a1f2e7d620_0 .net *"_s10", 0 0, L_0x55a1f3dd3280;  1 drivers
v0x55a1f2e71a80_0 .net *"_s4", 0 0, L_0x55a1f3dd3040;  1 drivers
v0x55a1f2e71b50_0 .net *"_s6", 0 0, L_0x55a1f3dd30b0;  1 drivers
v0x55a1f2e7a510_0 .net *"_s8", 0 0, L_0x55a1f3dd3170;  1 drivers
v0x55a1f2e7a130_0 .net "a", 0 0, L_0x55a1f3dd3440;  1 drivers
v0x55a1f2e7a1f0_0 .net "b", 0 0, L_0x55a1f3dd3570;  1 drivers
v0x55a1f2e71660_0 .net "ca", 0 0, L_0x55a1f3dd3330;  1 drivers
v0x55a1f2e71700_0 .net "cin", 0 0, L_0x55a1f3dd36a0;  1 drivers
v0x55a1f2e775c0_0 .net "sum", 0 0, L_0x55a1f3dd2fd0;  1 drivers
S_0x55a1f2e771e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e80be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd3810 .functor XOR 1, L_0x55a1f3dd3de0, L_0x55a1f3dd3f10, C4<0>, C4<0>;
L_0x55a1f3dd3880 .functor XOR 1, L_0x55a1f3dd3810, L_0x55a1f3dd4090, C4<0>, C4<0>;
L_0x55a1f3dd3940 .functor AND 1, L_0x55a1f3dd3de0, L_0x55a1f3dd3f10, C4<1>, C4<1>;
L_0x55a1f3dd3a50 .functor AND 1, L_0x55a1f3dd3de0, L_0x55a1f3dd4090, C4<1>, C4<1>;
L_0x55a1f3dd3b10 .functor OR 1, L_0x55a1f3dd3940, L_0x55a1f3dd3a50, C4<0>, C4<0>;
L_0x55a1f3dd3c20 .functor AND 1, L_0x55a1f3dd4090, L_0x55a1f3dd3f10, C4<1>, C4<1>;
L_0x55a1f3dd3cd0 .functor OR 1, L_0x55a1f3dd3b10, L_0x55a1f3dd3c20, C4<0>, C4<0>;
v0x55a1f2e74670_0 .net *"_s0", 0 0, L_0x55a1f3dd3810;  1 drivers
v0x55a1f2e74730_0 .net *"_s10", 0 0, L_0x55a1f3dd3c20;  1 drivers
v0x55a1f2e74290_0 .net *"_s4", 0 0, L_0x55a1f3dd3940;  1 drivers
v0x55a1f2e74380_0 .net *"_s6", 0 0, L_0x55a1f3dd3a50;  1 drivers
v0x55a1f2e712e0_0 .net *"_s8", 0 0, L_0x55a1f3dd3b10;  1 drivers
v0x55a1f2e78610_0 .net "a", 0 0, L_0x55a1f3dd3de0;  1 drivers
v0x55a1f2e786d0_0 .net "b", 0 0, L_0x55a1f3dd3f10;  1 drivers
v0x55a1f2e79a40_0 .net "ca", 0 0, L_0x55a1f3dd3cd0;  1 drivers
v0x55a1f2e79ae0_0 .net "cin", 0 0, L_0x55a1f3dd4090;  1 drivers
v0x55a1f2e756c0_0 .net "sum", 0 0, L_0x55a1f3dd3880;  1 drivers
S_0x55a1f2e76af0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e80be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd41c0 .functor XOR 1, L_0x55a1f3dd4660, L_0x55a1f3dd4820, C4<0>, C4<0>;
L_0x55a1f3dd4230 .functor XOR 1, L_0x55a1f3dd41c0, L_0x55a1f3dd49e0, C4<0>, C4<0>;
L_0x55a1f3dd42a0 .functor AND 1, L_0x55a1f3dd4660, L_0x55a1f3dd4820, C4<1>, C4<1>;
L_0x55a1f3dd4310 .functor AND 1, L_0x55a1f3dd4660, L_0x55a1f3dd49e0, C4<1>, C4<1>;
L_0x55a1f3dd43d0 .functor OR 1, L_0x55a1f3dd42a0, L_0x55a1f3dd4310, C4<0>, C4<0>;
L_0x55a1f3dd44e0 .functor AND 1, L_0x55a1f3dd49e0, L_0x55a1f3dd4820, C4<1>, C4<1>;
L_0x55a1f3dd4550 .functor OR 1, L_0x55a1f3dd43d0, L_0x55a1f3dd44e0, C4<0>, C4<0>;
v0x55a1f2e72770_0 .net *"_s0", 0 0, L_0x55a1f3dd41c0;  1 drivers
v0x55a1f2e72850_0 .net *"_s10", 0 0, L_0x55a1f3dd44e0;  1 drivers
v0x55a1f2e73ba0_0 .net *"_s4", 0 0, L_0x55a1f3dd42a0;  1 drivers
v0x55a1f2e73c70_0 .net *"_s6", 0 0, L_0x55a1f3dd4310;  1 drivers
v0x55a1f2e6f860_0 .net *"_s8", 0 0, L_0x55a1f3dd43d0;  1 drivers
v0x55a1f2e70bf0_0 .net "a", 0 0, L_0x55a1f3dd4660;  1 drivers
v0x55a1f2e70cb0_0 .net "b", 0 0, L_0x55a1f3dd4820;  1 drivers
v0x55a1f2e65040_0 .net "ca", 0 0, L_0x55a1f3dd4550;  1 drivers
v0x55a1f2e650e0_0 .net "cin", 0 0, L_0x55a1f3dd49e0;  1 drivers
v0x55a1f2e6dad0_0 .net "sum", 0 0, L_0x55a1f3dd4230;  1 drivers
S_0x55a1f2e6a7a0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2e9e580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e587c0_0 .net "a", 3 0, L_0x55a1f3dd78e0;  1 drivers
v0x55a1f2e588c0_0 .net "b", 3 0, L_0x55a1f3dd7980;  1 drivers
v0x55a1f2e59bf0_0 .net "ca", 3 0, L_0x55a1f3dd7770;  1 drivers
v0x55a1f2e59ce0_0 .net "cin", 3 0, L_0x55a1f3dd7a70;  1 drivers
v0x55a1f2e558b0_0 .net "sum", 3 0, L_0x55a1f3dd76d0;  1 drivers
L_0x55a1f3dd5690 .part L_0x55a1f3dd78e0, 0, 1;
L_0x55a1f3dd57c0 .part L_0x55a1f3dd7980, 0, 1;
L_0x55a1f3dd58f0 .part L_0x55a1f3dd7a70, 0, 1;
L_0x55a1f3dd5f00 .part L_0x55a1f3dd78e0, 1, 1;
L_0x55a1f3dd6030 .part L_0x55a1f3dd7980, 1, 1;
L_0x55a1f3dd6160 .part L_0x55a1f3dd7a70, 1, 1;
L_0x55a1f3dd68a0 .part L_0x55a1f3dd78e0, 2, 1;
L_0x55a1f3dd69d0 .part L_0x55a1f3dd7980, 2, 1;
L_0x55a1f3dd6b50 .part L_0x55a1f3dd7a70, 2, 1;
L_0x55a1f3dd7120 .part L_0x55a1f3dd78e0, 3, 1;
L_0x55a1f3dd72e0 .part L_0x55a1f3dd7980, 3, 1;
L_0x55a1f3dd74a0 .part L_0x55a1f3dd7a70, 3, 1;
L_0x55a1f3dd76d0 .concat8 [ 1 1 1 1], L_0x55a1f3dd5130, L_0x55a1f3dd5a90, L_0x55a1f3dd6340, L_0x55a1f3dd6cf0;
L_0x55a1f3dd7770 .concat8 [ 1 1 1 1], L_0x55a1f3dd5580, L_0x55a1f3dd5df0, L_0x55a1f3dd6790, L_0x55a1f3dd7010;
S_0x55a1f2e67c30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e6a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd4ba0 .functor XOR 1, L_0x55a1f3dd5690, L_0x55a1f3dd57c0, C4<0>, C4<0>;
L_0x55a1f3dd5130 .functor XOR 1, L_0x55a1f3dd4ba0, L_0x55a1f3dd58f0, C4<0>, C4<0>;
L_0x55a1f3dd51f0 .functor AND 1, L_0x55a1f3dd5690, L_0x55a1f3dd57c0, C4<1>, C4<1>;
L_0x55a1f3dd5300 .functor AND 1, L_0x55a1f3dd5690, L_0x55a1f3dd58f0, C4<1>, C4<1>;
L_0x55a1f3dd53c0 .functor OR 1, L_0x55a1f3dd51f0, L_0x55a1f3dd5300, C4<0>, C4<0>;
L_0x55a1f3dd54d0 .functor AND 1, L_0x55a1f3dd58f0, L_0x55a1f3dd57c0, C4<1>, C4<1>;
L_0x55a1f3dd5580 .functor OR 1, L_0x55a1f3dd53c0, L_0x55a1f3dd54d0, C4<0>, C4<0>;
v0x55a1f2e67850_0 .net *"_s0", 0 0, L_0x55a1f3dd4ba0;  1 drivers
v0x55a1f2e678f0_0 .net *"_s10", 0 0, L_0x55a1f3dd54d0;  1 drivers
v0x55a1f2e648a0_0 .net *"_s4", 0 0, L_0x55a1f3dd51f0;  1 drivers
v0x55a1f2e64990_0 .net *"_s6", 0 0, L_0x55a1f3dd5300;  1 drivers
v0x55a1f2e6bbd0_0 .net *"_s8", 0 0, L_0x55a1f3dd53c0;  1 drivers
v0x55a1f2e6d000_0 .net "a", 0 0, L_0x55a1f3dd5690;  1 drivers
v0x55a1f2e6d0c0_0 .net "b", 0 0, L_0x55a1f3dd57c0;  1 drivers
v0x55a1f2e68c80_0 .net "ca", 0 0, L_0x55a1f3dd5580;  1 drivers
v0x55a1f2e68d20_0 .net "cin", 0 0, L_0x55a1f3dd58f0;  1 drivers
v0x55a1f2e6a0b0_0 .net "sum", 0 0, L_0x55a1f3dd5130;  1 drivers
S_0x55a1f2e65d30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e6a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd5a20 .functor XOR 1, L_0x55a1f3dd5f00, L_0x55a1f3dd6030, C4<0>, C4<0>;
L_0x55a1f3dd5a90 .functor XOR 1, L_0x55a1f3dd5a20, L_0x55a1f3dd6160, C4<0>, C4<0>;
L_0x55a1f3dd5b00 .functor AND 1, L_0x55a1f3dd5f00, L_0x55a1f3dd6030, C4<1>, C4<1>;
L_0x55a1f3dd5b70 .functor AND 1, L_0x55a1f3dd5f00, L_0x55a1f3dd6160, C4<1>, C4<1>;
L_0x55a1f3dd5c30 .functor OR 1, L_0x55a1f3dd5b00, L_0x55a1f3dd5b70, C4<0>, C4<0>;
L_0x55a1f3dd5d40 .functor AND 1, L_0x55a1f3dd6160, L_0x55a1f3dd6030, C4<1>, C4<1>;
L_0x55a1f3dd5df0 .functor OR 1, L_0x55a1f3dd5c30, L_0x55a1f3dd5d40, C4<0>, C4<0>;
v0x55a1f2e67160_0 .net *"_s0", 0 0, L_0x55a1f3dd5a20;  1 drivers
v0x55a1f2e67240_0 .net *"_s10", 0 0, L_0x55a1f3dd5d40;  1 drivers
v0x55a1f2e62e20_0 .net *"_s4", 0 0, L_0x55a1f3dd5b00;  1 drivers
v0x55a1f2e62ef0_0 .net *"_s6", 0 0, L_0x55a1f3dd5b70;  1 drivers
v0x55a1f2e641b0_0 .net *"_s8", 0 0, L_0x55a1f3dd5c30;  1 drivers
v0x55a1f2e64290_0 .net "a", 0 0, L_0x55a1f3dd5f00;  1 drivers
v0x55a1f2e618a0_0 .net "b", 0 0, L_0x55a1f3dd6030;  1 drivers
v0x55a1f2e61960_0 .net "ca", 0 0, L_0x55a1f3dd5df0;  1 drivers
v0x55a1f2e54f50_0 .net "cin", 0 0, L_0x55a1f3dd6160;  1 drivers
v0x55a1f2e54ff0_0 .net "sum", 0 0, L_0x55a1f3dd5a90;  1 drivers
S_0x55a1f2e48600 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e6a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd62d0 .functor XOR 1, L_0x55a1f3dd68a0, L_0x55a1f3dd69d0, C4<0>, C4<0>;
L_0x55a1f3dd6340 .functor XOR 1, L_0x55a1f3dd62d0, L_0x55a1f3dd6b50, C4<0>, C4<0>;
L_0x55a1f3dd6400 .functor AND 1, L_0x55a1f3dd68a0, L_0x55a1f3dd69d0, C4<1>, C4<1>;
L_0x55a1f3dd6510 .functor AND 1, L_0x55a1f3dd68a0, L_0x55a1f3dd6b50, C4<1>, C4<1>;
L_0x55a1f3dd65d0 .functor OR 1, L_0x55a1f3dd6400, L_0x55a1f3dd6510, C4<0>, C4<0>;
L_0x55a1f3dd66e0 .functor AND 1, L_0x55a1f3dd6b50, L_0x55a1f3dd69d0, C4<1>, C4<1>;
L_0x55a1f3dd6790 .functor OR 1, L_0x55a1f3dd65d0, L_0x55a1f3dd66e0, C4<0>, C4<0>;
v0x55a1f2e57ad0_0 .net *"_s0", 0 0, L_0x55a1f3dd62d0;  1 drivers
v0x55a1f2e57b90_0 .net *"_s10", 0 0, L_0x55a1f3dd66e0;  1 drivers
v0x55a1f2e60560_0 .net *"_s4", 0 0, L_0x55a1f3dd6400;  1 drivers
v0x55a1f2e60650_0 .net *"_s6", 0 0, L_0x55a1f3dd6510;  1 drivers
v0x55a1f2e60180_0 .net *"_s8", 0 0, L_0x55a1f3dd65d0;  1 drivers
v0x55a1f2e576b0_0 .net "a", 0 0, L_0x55a1f3dd68a0;  1 drivers
v0x55a1f2e57770_0 .net "b", 0 0, L_0x55a1f3dd69d0;  1 drivers
v0x55a1f2e5d610_0 .net "ca", 0 0, L_0x55a1f3dd6790;  1 drivers
v0x55a1f2e5d6d0_0 .net "cin", 0 0, L_0x55a1f3dd6b50;  1 drivers
v0x55a1f2e5d230_0 .net "sum", 0 0, L_0x55a1f3dd6340;  1 drivers
S_0x55a1f2e5a6c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e6a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd6c80 .functor XOR 1, L_0x55a1f3dd7120, L_0x55a1f3dd72e0, C4<0>, C4<0>;
L_0x55a1f3dd6cf0 .functor XOR 1, L_0x55a1f3dd6c80, L_0x55a1f3dd74a0, C4<0>, C4<0>;
L_0x55a1f3dd6d60 .functor AND 1, L_0x55a1f3dd7120, L_0x55a1f3dd72e0, C4<1>, C4<1>;
L_0x55a1f3dd6dd0 .functor AND 1, L_0x55a1f3dd7120, L_0x55a1f3dd74a0, C4<1>, C4<1>;
L_0x55a1f3dd6e90 .functor OR 1, L_0x55a1f3dd6d60, L_0x55a1f3dd6dd0, C4<0>, C4<0>;
L_0x55a1f3dd6fa0 .functor AND 1, L_0x55a1f3dd74a0, L_0x55a1f3dd72e0, C4<1>, C4<1>;
L_0x55a1f3dd7010 .functor OR 1, L_0x55a1f3dd6e90, L_0x55a1f3dd6fa0, C4<0>, C4<0>;
v0x55a1f2e5a2e0_0 .net *"_s0", 0 0, L_0x55a1f3dd6c80;  1 drivers
v0x55a1f2e5a3c0_0 .net *"_s10", 0 0, L_0x55a1f3dd6fa0;  1 drivers
v0x55a1f2e57330_0 .net *"_s4", 0 0, L_0x55a1f3dd6d60;  1 drivers
v0x55a1f2e57420_0 .net *"_s6", 0 0, L_0x55a1f3dd6dd0;  1 drivers
v0x55a1f2e5e660_0 .net *"_s8", 0 0, L_0x55a1f3dd6e90;  1 drivers
v0x55a1f2e5fa90_0 .net "a", 0 0, L_0x55a1f3dd7120;  1 drivers
v0x55a1f2e5fb50_0 .net "b", 0 0, L_0x55a1f3dd72e0;  1 drivers
v0x55a1f2e5b710_0 .net "ca", 0 0, L_0x55a1f3dd7010;  1 drivers
v0x55a1f2e5b7b0_0 .net "cin", 0 0, L_0x55a1f3dd74a0;  1 drivers
v0x55a1f2e5cb40_0 .net "sum", 0 0, L_0x55a1f3dd6cf0;  1 drivers
S_0x55a1f2e56c40 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2e9e580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e42470_0 .net "a", 3 0, L_0x55a1f3dda280;  1 drivers
v0x55a1f2e42570_0 .net "b", 3 0, L_0x55a1f3dda3b0;  1 drivers
v0x55a1f2e438a0_0 .net "ca", 3 0, L_0x55a1f3dda110;  1 drivers
v0x55a1f2e43990_0 .net "cin", 3 0, L_0x55a1f3dda4e0;  1 drivers
v0x55a1f2e3f520_0 .net "sum", 3 0, L_0x55a1f3dda070;  1 drivers
L_0x55a1f3dd8030 .part L_0x55a1f3dda280, 0, 1;
L_0x55a1f3dd8160 .part L_0x55a1f3dda3b0, 0, 1;
L_0x55a1f3dd8290 .part L_0x55a1f3dda4e0, 0, 1;
L_0x55a1f3dd88a0 .part L_0x55a1f3dda280, 1, 1;
L_0x55a1f3dd89d0 .part L_0x55a1f3dda3b0, 1, 1;
L_0x55a1f3dd8b00 .part L_0x55a1f3dda4e0, 1, 1;
L_0x55a1f3dd9240 .part L_0x55a1f3dda280, 2, 1;
L_0x55a1f3dd9370 .part L_0x55a1f3dda3b0, 2, 1;
L_0x55a1f3dd94f0 .part L_0x55a1f3dda4e0, 2, 1;
L_0x55a1f3dd9ac0 .part L_0x55a1f3dda280, 3, 1;
L_0x55a1f3dd9c80 .part L_0x55a1f3dda3b0, 3, 1;
L_0x55a1f3dd9e40 .part L_0x55a1f3dda4e0, 3, 1;
L_0x55a1f3dda070 .concat8 [ 1 1 1 1], L_0x55a1f3dd7b10, L_0x55a1f3dd8430, L_0x55a1f3dd8ce0, L_0x55a1f3dd9690;
L_0x55a1f3dda110 .concat8 [ 1 1 1 1], L_0x55a1f3dd7f20, L_0x55a1f3dd8790, L_0x55a1f3dd9130, L_0x55a1f3dd99b0;
S_0x55a1f2e4b180 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e56c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd7660 .functor XOR 1, L_0x55a1f3dd8030, L_0x55a1f3dd8160, C4<0>, C4<0>;
L_0x55a1f3dd7b10 .functor XOR 1, L_0x55a1f3dd7660, L_0x55a1f3dd8290, C4<0>, C4<0>;
L_0x55a1f3dd7bd0 .functor AND 1, L_0x55a1f3dd8030, L_0x55a1f3dd8160, C4<1>, C4<1>;
L_0x55a1f3dd7ce0 .functor AND 1, L_0x55a1f3dd8030, L_0x55a1f3dd8290, C4<1>, C4<1>;
L_0x55a1f3dd7da0 .functor OR 1, L_0x55a1f3dd7bd0, L_0x55a1f3dd7ce0, C4<0>, C4<0>;
L_0x55a1f3dd7eb0 .functor AND 1, L_0x55a1f3dd8290, L_0x55a1f3dd8160, C4<1>, C4<1>;
L_0x55a1f3dd7f20 .functor OR 1, L_0x55a1f3dd7da0, L_0x55a1f3dd7eb0, C4<0>, C4<0>;
v0x55a1f2e53c10_0 .net *"_s0", 0 0, L_0x55a1f3dd7660;  1 drivers
v0x55a1f2e53cb0_0 .net *"_s10", 0 0, L_0x55a1f3dd7eb0;  1 drivers
v0x55a1f2e53830_0 .net *"_s4", 0 0, L_0x55a1f3dd7bd0;  1 drivers
v0x55a1f2e53920_0 .net *"_s6", 0 0, L_0x55a1f3dd7ce0;  1 drivers
v0x55a1f2e4ad60_0 .net *"_s8", 0 0, L_0x55a1f3dd7da0;  1 drivers
v0x55a1f2e50cc0_0 .net "a", 0 0, L_0x55a1f3dd8030;  1 drivers
v0x55a1f2e50d80_0 .net "b", 0 0, L_0x55a1f3dd8160;  1 drivers
v0x55a1f2e508e0_0 .net "ca", 0 0, L_0x55a1f3dd7f20;  1 drivers
v0x55a1f2e50980_0 .net "cin", 0 0, L_0x55a1f3dd8290;  1 drivers
v0x55a1f2e4dd70_0 .net "sum", 0 0, L_0x55a1f3dd7b10;  1 drivers
S_0x55a1f2e4d990 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e56c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd83c0 .functor XOR 1, L_0x55a1f3dd88a0, L_0x55a1f3dd89d0, C4<0>, C4<0>;
L_0x55a1f3dd8430 .functor XOR 1, L_0x55a1f3dd83c0, L_0x55a1f3dd8b00, C4<0>, C4<0>;
L_0x55a1f3dd84a0 .functor AND 1, L_0x55a1f3dd88a0, L_0x55a1f3dd89d0, C4<1>, C4<1>;
L_0x55a1f3dd8510 .functor AND 1, L_0x55a1f3dd88a0, L_0x55a1f3dd8b00, C4<1>, C4<1>;
L_0x55a1f3dd85d0 .functor OR 1, L_0x55a1f3dd84a0, L_0x55a1f3dd8510, C4<0>, C4<0>;
L_0x55a1f3dd86e0 .functor AND 1, L_0x55a1f3dd8b00, L_0x55a1f3dd89d0, C4<1>, C4<1>;
L_0x55a1f3dd8790 .functor OR 1, L_0x55a1f3dd85d0, L_0x55a1f3dd86e0, C4<0>, C4<0>;
v0x55a1f2e4a9e0_0 .net *"_s0", 0 0, L_0x55a1f3dd83c0;  1 drivers
v0x55a1f2e4aac0_0 .net *"_s10", 0 0, L_0x55a1f3dd86e0;  1 drivers
v0x55a1f2e51d10_0 .net *"_s4", 0 0, L_0x55a1f3dd84a0;  1 drivers
v0x55a1f2e51de0_0 .net *"_s6", 0 0, L_0x55a1f3dd8510;  1 drivers
v0x55a1f2e53140_0 .net *"_s8", 0 0, L_0x55a1f3dd85d0;  1 drivers
v0x55a1f2e4edc0_0 .net "a", 0 0, L_0x55a1f3dd88a0;  1 drivers
v0x55a1f2e4ee80_0 .net "b", 0 0, L_0x55a1f3dd89d0;  1 drivers
v0x55a1f2e501f0_0 .net "ca", 0 0, L_0x55a1f3dd8790;  1 drivers
v0x55a1f2e50290_0 .net "cin", 0 0, L_0x55a1f3dd8b00;  1 drivers
v0x55a1f2e4be70_0 .net "sum", 0 0, L_0x55a1f3dd8430;  1 drivers
S_0x55a1f2e4d2a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e56c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd8c70 .functor XOR 1, L_0x55a1f3dd9240, L_0x55a1f3dd9370, C4<0>, C4<0>;
L_0x55a1f3dd8ce0 .functor XOR 1, L_0x55a1f3dd8c70, L_0x55a1f3dd94f0, C4<0>, C4<0>;
L_0x55a1f3dd8da0 .functor AND 1, L_0x55a1f3dd9240, L_0x55a1f3dd9370, C4<1>, C4<1>;
L_0x55a1f3dd8eb0 .functor AND 1, L_0x55a1f3dd9240, L_0x55a1f3dd94f0, C4<1>, C4<1>;
L_0x55a1f3dd8f70 .functor OR 1, L_0x55a1f3dd8da0, L_0x55a1f3dd8eb0, C4<0>, C4<0>;
L_0x55a1f3dd9080 .functor AND 1, L_0x55a1f3dd94f0, L_0x55a1f3dd9370, C4<1>, C4<1>;
L_0x55a1f3dd9130 .functor OR 1, L_0x55a1f3dd8f70, L_0x55a1f3dd9080, C4<0>, C4<0>;
v0x55a1f2e48f60_0 .net *"_s0", 0 0, L_0x55a1f3dd8c70;  1 drivers
v0x55a1f2e49020_0 .net *"_s10", 0 0, L_0x55a1f3dd9080;  1 drivers
v0x55a1f2e4a2f0_0 .net *"_s4", 0 0, L_0x55a1f3dd8da0;  1 drivers
v0x55a1f2e4a3e0_0 .net *"_s6", 0 0, L_0x55a1f3dd8eb0;  1 drivers
v0x55a1f2e3e830_0 .net *"_s8", 0 0, L_0x55a1f3dd8f70;  1 drivers
v0x55a1f2e472c0_0 .net "a", 0 0, L_0x55a1f3dd9240;  1 drivers
v0x55a1f2e47380_0 .net "b", 0 0, L_0x55a1f3dd9370;  1 drivers
v0x55a1f2e46ee0_0 .net "ca", 0 0, L_0x55a1f3dd9130;  1 drivers
v0x55a1f2e46f80_0 .net "cin", 0 0, L_0x55a1f3dd94f0;  1 drivers
v0x55a1f2e3e410_0 .net "sum", 0 0, L_0x55a1f3dd8ce0;  1 drivers
S_0x55a1f2e44370 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e56c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dd9620 .functor XOR 1, L_0x55a1f3dd9ac0, L_0x55a1f3dd9c80, C4<0>, C4<0>;
L_0x55a1f3dd9690 .functor XOR 1, L_0x55a1f3dd9620, L_0x55a1f3dd9e40, C4<0>, C4<0>;
L_0x55a1f3dd9700 .functor AND 1, L_0x55a1f3dd9ac0, L_0x55a1f3dd9c80, C4<1>, C4<1>;
L_0x55a1f3dd9770 .functor AND 1, L_0x55a1f3dd9ac0, L_0x55a1f3dd9e40, C4<1>, C4<1>;
L_0x55a1f3dd9830 .functor OR 1, L_0x55a1f3dd9700, L_0x55a1f3dd9770, C4<0>, C4<0>;
L_0x55a1f3dd9940 .functor AND 1, L_0x55a1f3dd9e40, L_0x55a1f3dd9c80, C4<1>, C4<1>;
L_0x55a1f3dd99b0 .functor OR 1, L_0x55a1f3dd9830, L_0x55a1f3dd9940, C4<0>, C4<0>;
v0x55a1f2e43f90_0 .net *"_s0", 0 0, L_0x55a1f3dd9620;  1 drivers
v0x55a1f2e44070_0 .net *"_s10", 0 0, L_0x55a1f3dd9940;  1 drivers
v0x55a1f2e41420_0 .net *"_s4", 0 0, L_0x55a1f3dd9700;  1 drivers
v0x55a1f2e414f0_0 .net *"_s6", 0 0, L_0x55a1f3dd9770;  1 drivers
v0x55a1f2e41040_0 .net *"_s8", 0 0, L_0x55a1f3dd9830;  1 drivers
v0x55a1f2e3e090_0 .net "a", 0 0, L_0x55a1f3dd9ac0;  1 drivers
v0x55a1f2e3e150_0 .net "b", 0 0, L_0x55a1f3dd9c80;  1 drivers
v0x55a1f2e453c0_0 .net "ca", 0 0, L_0x55a1f3dd99b0;  1 drivers
v0x55a1f2e45460_0 .net "cin", 0 0, L_0x55a1f3dd9e40;  1 drivers
v0x55a1f2e467f0_0 .net "sum", 0 0, L_0x55a1f3dd9690;  1 drivers
S_0x55a1f2e319d0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2ee4390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2d77440_0 .net "a", 31 0, L_0x55a1f3df0d60;  1 drivers
v0x55a1f2d77520_0 .net "b", 31 0, L_0x55a1f3df0e50;  1 drivers
v0x55a1f2d77060_0 .net "ca", 31 0, L_0x55a1f3df0bd0;  1 drivers
v0x55a1f2d77120_0 .net "cin", 31 0, L_0x55a1f3df0f40;  1 drivers
v0x55a1f2d6e590_0 .net "sum", 31 0, L_0x55a1f3df0a90;  1 drivers
L_0x55a1f3de5970 .part L_0x55a1f3df0d60, 0, 16;
L_0x55a1f3de5a10 .part L_0x55a1f3df0e50, 0, 16;
L_0x55a1f3de5ab0 .part L_0x55a1f3df0f40, 0, 16;
L_0x55a1f3df0780 .part L_0x55a1f3df0d60, 16, 16;
L_0x55a1f3df0870 .part L_0x55a1f3df0e50, 16, 16;
L_0x55a1f3df0960 .part L_0x55a1f3df0f40, 16, 16;
L_0x55a1f3df0a90 .concat8 [ 16 16 0 0], L_0x55a1f3de5670, L_0x55a1f3df0480;
L_0x55a1f3df0bd0 .concat8 [ 16 16 0 0], L_0x55a1f3de5710, L_0x55a1f3df0520;
S_0x55a1f2e37930 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2e319d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2dd6e10_0 .net "a", 15 0, L_0x55a1f3de5970;  1 drivers
v0x55a1f2dd6ef0_0 .net "b", 15 0, L_0x55a1f3de5a10;  1 drivers
v0x55a1f2dde140_0 .net "ca", 15 0, L_0x55a1f3de5710;  1 drivers
v0x55a1f2dde230_0 .net "cin", 15 0, L_0x55a1f3de5ab0;  1 drivers
v0x55a1f2ddf570_0 .net "sum", 15 0, L_0x55a1f3de5670;  1 drivers
L_0x55a1f3ddd740 .part L_0x55a1f3de5970, 0, 4;
L_0x55a1f3ddd7e0 .part L_0x55a1f3de5a10, 0, 4;
L_0x55a1f3ddd880 .part L_0x55a1f3de5ab0, 0, 4;
L_0x55a1f3ddffd0 .part L_0x55a1f3de5970, 4, 4;
L_0x55a1f3de00c0 .part L_0x55a1f3de5a10, 4, 4;
L_0x55a1f3de01b0 .part L_0x55a1f3de5ab0, 4, 4;
L_0x55a1f3de2950 .part L_0x55a1f3de5970, 8, 4;
L_0x55a1f3de29f0 .part L_0x55a1f3de5a10, 8, 4;
L_0x55a1f3de2ae0 .part L_0x55a1f3de5ab0, 8, 4;
L_0x55a1f3de5270 .part L_0x55a1f3de5970, 12, 4;
L_0x55a1f3de53a0 .part L_0x55a1f3de5a10, 12, 4;
L_0x55a1f3de54d0 .part L_0x55a1f3de5ab0, 12, 4;
L_0x55a1f3de5670 .concat8 [ 4 4 4 4], L_0x55a1f3ddd530, L_0x55a1f3ddfdc0, L_0x55a1f3de2740, L_0x55a1f3de5060;
L_0x55a1f3de5710 .concat8 [ 4 4 4 4], L_0x55a1f3ddd5d0, L_0x55a1f3ddfe60, L_0x55a1f3de27e0, L_0x55a1f3de5100;
S_0x55a1f2e37550 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2e37930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e25bb0_0 .net "a", 3 0, L_0x55a1f3ddd740;  1 drivers
v0x55a1f2e25cb0_0 .net "b", 3 0, L_0x55a1f3ddd7e0;  1 drivers
v0x55a1f2e21870_0 .net "ca", 3 0, L_0x55a1f3ddd5d0;  1 drivers
v0x55a1f2e21960_0 .net "cin", 3 0, L_0x55a1f3ddd880;  1 drivers
v0x55a1f2e22c00_0 .net "sum", 3 0, L_0x55a1f3ddd530;  1 drivers
L_0x55a1f3ddb5b0 .part L_0x55a1f3ddd740, 0, 1;
L_0x55a1f3ddb6e0 .part L_0x55a1f3ddd7e0, 0, 1;
L_0x55a1f3ddb810 .part L_0x55a1f3ddd880, 0, 1;
L_0x55a1f3ddbde0 .part L_0x55a1f3ddd740, 1, 1;
L_0x55a1f3ddbf10 .part L_0x55a1f3ddd7e0, 1, 1;
L_0x55a1f3ddc040 .part L_0x55a1f3ddd880, 1, 1;
L_0x55a1f3ddc700 .part L_0x55a1f3ddd740, 2, 1;
L_0x55a1f3ddc830 .part L_0x55a1f3ddd7e0, 2, 1;
L_0x55a1f3ddc9b0 .part L_0x55a1f3ddd880, 2, 1;
L_0x55a1f3ddcf80 .part L_0x55a1f3ddd740, 3, 1;
L_0x55a1f3ddd140 .part L_0x55a1f3ddd7e0, 3, 1;
L_0x55a1f3ddd300 .part L_0x55a1f3ddd880, 3, 1;
L_0x55a1f3ddd530 .concat8 [ 1 1 1 1], L_0x55a1f3dda000, L_0x55a1f3ddb9b0, L_0x55a1f3ddc1e0, L_0x55a1f3ddcb50;
L_0x55a1f3ddd5d0 .concat8 [ 1 1 1 1], L_0x55a1f3ddb4a0, L_0x55a1f3ddbcd0, L_0x55a1f3ddc5f0, L_0x55a1f3ddce70;
S_0x55a1f2e349e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dda610 .functor XOR 1, L_0x55a1f3ddb5b0, L_0x55a1f3ddb6e0, C4<0>, C4<0>;
L_0x55a1f3dda000 .functor XOR 1, L_0x55a1f3dda610, L_0x55a1f3ddb810, C4<0>, C4<0>;
L_0x55a1f3ddb150 .functor AND 1, L_0x55a1f3ddb5b0, L_0x55a1f3ddb6e0, C4<1>, C4<1>;
L_0x55a1f3ddb260 .functor AND 1, L_0x55a1f3ddb5b0, L_0x55a1f3ddb810, C4<1>, C4<1>;
L_0x55a1f3ddb320 .functor OR 1, L_0x55a1f3ddb150, L_0x55a1f3ddb260, C4<0>, C4<0>;
L_0x55a1f3ddb430 .functor AND 1, L_0x55a1f3ddb810, L_0x55a1f3ddb6e0, C4<1>, C4<1>;
L_0x55a1f3ddb4a0 .functor OR 1, L_0x55a1f3ddb320, L_0x55a1f3ddb430, C4<0>, C4<0>;
v0x55a1f2e34600_0 .net *"_s0", 0 0, L_0x55a1f3dda610;  1 drivers
v0x55a1f2e346a0_0 .net *"_s10", 0 0, L_0x55a1f3ddb430;  1 drivers
v0x55a1f2e31650_0 .net *"_s4", 0 0, L_0x55a1f3ddb150;  1 drivers
v0x55a1f2e31720_0 .net *"_s6", 0 0, L_0x55a1f3ddb260;  1 drivers
v0x55a1f2e38980_0 .net *"_s8", 0 0, L_0x55a1f3ddb320;  1 drivers
v0x55a1f2e39db0_0 .net "a", 0 0, L_0x55a1f3ddb5b0;  1 drivers
v0x55a1f2e39e70_0 .net "b", 0 0, L_0x55a1f3ddb6e0;  1 drivers
v0x55a1f2e35a30_0 .net "ca", 0 0, L_0x55a1f3ddb4a0;  1 drivers
v0x55a1f2e35ad0_0 .net "cin", 0 0, L_0x55a1f3ddb810;  1 drivers
v0x55a1f2e36e60_0 .net "sum", 0 0, L_0x55a1f3dda000;  1 drivers
S_0x55a1f2e32ae0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddb940 .functor XOR 1, L_0x55a1f3ddbde0, L_0x55a1f3ddbf10, C4<0>, C4<0>;
L_0x55a1f3ddb9b0 .functor XOR 1, L_0x55a1f3ddb940, L_0x55a1f3ddc040, C4<0>, C4<0>;
L_0x55a1f3ddba20 .functor AND 1, L_0x55a1f3ddbde0, L_0x55a1f3ddbf10, C4<1>, C4<1>;
L_0x55a1f3ddba90 .functor AND 1, L_0x55a1f3ddbde0, L_0x55a1f3ddc040, C4<1>, C4<1>;
L_0x55a1f3ddbb50 .functor OR 1, L_0x55a1f3ddba20, L_0x55a1f3ddba90, C4<0>, C4<0>;
L_0x55a1f3ddbc60 .functor AND 1, L_0x55a1f3ddc040, L_0x55a1f3ddbf10, C4<1>, C4<1>;
L_0x55a1f3ddbcd0 .functor OR 1, L_0x55a1f3ddbb50, L_0x55a1f3ddbc60, C4<0>, C4<0>;
v0x55a1f2e33f10_0 .net *"_s0", 0 0, L_0x55a1f3ddb940;  1 drivers
v0x55a1f2e33ff0_0 .net *"_s10", 0 0, L_0x55a1f3ddbc60;  1 drivers
v0x55a1f2e2fb30_0 .net *"_s4", 0 0, L_0x55a1f3ddba20;  1 drivers
v0x55a1f2e2fc00_0 .net *"_s6", 0 0, L_0x55a1f3ddba90;  1 drivers
v0x55a1f2e30f60_0 .net *"_s8", 0 0, L_0x55a1f3ddbb50;  1 drivers
v0x55a1f2e2e3d0_0 .net "a", 0 0, L_0x55a1f3ddbde0;  1 drivers
v0x55a1f2e2e490_0 .net "b", 0 0, L_0x55a1f3ddbf10;  1 drivers
v0x55a1f2e20f10_0 .net "ca", 0 0, L_0x55a1f3ddbcd0;  1 drivers
v0x55a1f2e20fb0_0 .net "cin", 0 0, L_0x55a1f3ddc040;  1 drivers
v0x55a1f2e145c0_0 .net "sum", 0 0, L_0x55a1f3ddb9b0;  1 drivers
S_0x55a1f2e23a90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddc170 .functor XOR 1, L_0x55a1f3ddc700, L_0x55a1f3ddc830, C4<0>, C4<0>;
L_0x55a1f3ddc1e0 .functor XOR 1, L_0x55a1f3ddc170, L_0x55a1f3ddc9b0, C4<0>, C4<0>;
L_0x55a1f3ddc2a0 .functor AND 1, L_0x55a1f3ddc700, L_0x55a1f3ddc830, C4<1>, C4<1>;
L_0x55a1f3ddc3b0 .functor AND 1, L_0x55a1f3ddc700, L_0x55a1f3ddc9b0, C4<1>, C4<1>;
L_0x55a1f3ddc470 .functor OR 1, L_0x55a1f3ddc2a0, L_0x55a1f3ddc3b0, C4<0>, C4<0>;
L_0x55a1f3ddc580 .functor AND 1, L_0x55a1f3ddc9b0, L_0x55a1f3ddc830, C4<1>, C4<1>;
L_0x55a1f3ddc5f0 .functor OR 1, L_0x55a1f3ddc470, L_0x55a1f3ddc580, C4<0>, C4<0>;
v0x55a1f2e2c520_0 .net *"_s0", 0 0, L_0x55a1f3ddc170;  1 drivers
v0x55a1f2e2c5e0_0 .net *"_s10", 0 0, L_0x55a1f3ddc580;  1 drivers
v0x55a1f2e2c140_0 .net *"_s4", 0 0, L_0x55a1f3ddc2a0;  1 drivers
v0x55a1f2e2c230_0 .net *"_s6", 0 0, L_0x55a1f3ddc3b0;  1 drivers
v0x55a1f2e23670_0 .net *"_s8", 0 0, L_0x55a1f3ddc470;  1 drivers
v0x55a1f2e295d0_0 .net "a", 0 0, L_0x55a1f3ddc700;  1 drivers
v0x55a1f2e29690_0 .net "b", 0 0, L_0x55a1f3ddc830;  1 drivers
v0x55a1f2e291f0_0 .net "ca", 0 0, L_0x55a1f3ddc5f0;  1 drivers
v0x55a1f2e29290_0 .net "cin", 0 0, L_0x55a1f3ddc9b0;  1 drivers
v0x55a1f2e26680_0 .net "sum", 0 0, L_0x55a1f3ddc1e0;  1 drivers
S_0x55a1f2e262a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddcae0 .functor XOR 1, L_0x55a1f3ddcf80, L_0x55a1f3ddd140, C4<0>, C4<0>;
L_0x55a1f3ddcb50 .functor XOR 1, L_0x55a1f3ddcae0, L_0x55a1f3ddd300, C4<0>, C4<0>;
L_0x55a1f3ddcbc0 .functor AND 1, L_0x55a1f3ddcf80, L_0x55a1f3ddd140, C4<1>, C4<1>;
L_0x55a1f3ddcc30 .functor AND 1, L_0x55a1f3ddcf80, L_0x55a1f3ddd300, C4<1>, C4<1>;
L_0x55a1f3ddccf0 .functor OR 1, L_0x55a1f3ddcbc0, L_0x55a1f3ddcc30, C4<0>, C4<0>;
L_0x55a1f3ddce00 .functor AND 1, L_0x55a1f3ddd300, L_0x55a1f3ddd140, C4<1>, C4<1>;
L_0x55a1f3ddce70 .functor OR 1, L_0x55a1f3ddccf0, L_0x55a1f3ddce00, C4<0>, C4<0>;
v0x55a1f2e232f0_0 .net *"_s0", 0 0, L_0x55a1f3ddcae0;  1 drivers
v0x55a1f2e233d0_0 .net *"_s10", 0 0, L_0x55a1f3ddce00;  1 drivers
v0x55a1f2e2a620_0 .net *"_s4", 0 0, L_0x55a1f3ddcbc0;  1 drivers
v0x55a1f2e2a6f0_0 .net *"_s6", 0 0, L_0x55a1f3ddcc30;  1 drivers
v0x55a1f2e2ba50_0 .net *"_s8", 0 0, L_0x55a1f3ddccf0;  1 drivers
v0x55a1f2e276d0_0 .net "a", 0 0, L_0x55a1f3ddcf80;  1 drivers
v0x55a1f2e27790_0 .net "b", 0 0, L_0x55a1f3ddd140;  1 drivers
v0x55a1f2e28b00_0 .net "ca", 0 0, L_0x55a1f3ddce70;  1 drivers
v0x55a1f2e28ba0_0 .net "cin", 0 0, L_0x55a1f3ddd300;  1 drivers
v0x55a1f2e24780_0 .net "sum", 0 0, L_0x55a1f3ddcb50;  1 drivers
S_0x55a1f2e17140 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2e37930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e0f860_0 .net "a", 3 0, L_0x55a1f3ddffd0;  1 drivers
v0x55a1f2e0f960_0 .net "b", 3 0, L_0x55a1f3de00c0;  1 drivers
v0x55a1f2e0b4e0_0 .net "ca", 3 0, L_0x55a1f3ddfe60;  1 drivers
v0x55a1f2e0b5d0_0 .net "cin", 3 0, L_0x55a1f3de01b0;  1 drivers
v0x55a1f2e0c910_0 .net "sum", 3 0, L_0x55a1f3ddfdc0;  1 drivers
L_0x55a1f3ddde40 .part L_0x55a1f3ddffd0, 0, 1;
L_0x55a1f3dddf70 .part L_0x55a1f3de00c0, 0, 1;
L_0x55a1f3dde0a0 .part L_0x55a1f3de01b0, 0, 1;
L_0x55a1f3dde670 .part L_0x55a1f3ddffd0, 1, 1;
L_0x55a1f3dde7a0 .part L_0x55a1f3de00c0, 1, 1;
L_0x55a1f3dde8d0 .part L_0x55a1f3de01b0, 1, 1;
L_0x55a1f3ddef90 .part L_0x55a1f3ddffd0, 2, 1;
L_0x55a1f3ddf0c0 .part L_0x55a1f3de00c0, 2, 1;
L_0x55a1f3ddf240 .part L_0x55a1f3de01b0, 2, 1;
L_0x55a1f3ddf810 .part L_0x55a1f3ddffd0, 3, 1;
L_0x55a1f3ddf9d0 .part L_0x55a1f3de00c0, 3, 1;
L_0x55a1f3ddfb90 .part L_0x55a1f3de01b0, 3, 1;
L_0x55a1f3ddfdc0 .concat8 [ 1 1 1 1], L_0x55a1f3ddd920, L_0x55a1f3dde240, L_0x55a1f3ddea70, L_0x55a1f3ddf3e0;
L_0x55a1f3ddfe60 .concat8 [ 1 1 1 1], L_0x55a1f3dddd30, L_0x55a1f3dde560, L_0x55a1f3ddee80, L_0x55a1f3ddf700;
S_0x55a1f2e1fbd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e17140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddd4c0 .functor XOR 1, L_0x55a1f3ddde40, L_0x55a1f3dddf70, C4<0>, C4<0>;
L_0x55a1f3ddd920 .functor XOR 1, L_0x55a1f3ddd4c0, L_0x55a1f3dde0a0, C4<0>, C4<0>;
L_0x55a1f3ddd9e0 .functor AND 1, L_0x55a1f3ddde40, L_0x55a1f3dddf70, C4<1>, C4<1>;
L_0x55a1f3dddaf0 .functor AND 1, L_0x55a1f3ddde40, L_0x55a1f3dde0a0, C4<1>, C4<1>;
L_0x55a1f3dddbb0 .functor OR 1, L_0x55a1f3ddd9e0, L_0x55a1f3dddaf0, C4<0>, C4<0>;
L_0x55a1f3dddcc0 .functor AND 1, L_0x55a1f3dde0a0, L_0x55a1f3dddf70, C4<1>, C4<1>;
L_0x55a1f3dddd30 .functor OR 1, L_0x55a1f3dddbb0, L_0x55a1f3dddcc0, C4<0>, C4<0>;
v0x55a1f2e1f7f0_0 .net *"_s0", 0 0, L_0x55a1f3ddd4c0;  1 drivers
v0x55a1f2e1f890_0 .net *"_s10", 0 0, L_0x55a1f3dddcc0;  1 drivers
v0x55a1f2e16d20_0 .net *"_s4", 0 0, L_0x55a1f3ddd9e0;  1 drivers
v0x55a1f2e16e10_0 .net *"_s6", 0 0, L_0x55a1f3dddaf0;  1 drivers
v0x55a1f2e1cc80_0 .net *"_s8", 0 0, L_0x55a1f3dddbb0;  1 drivers
v0x55a1f2e1c8a0_0 .net "a", 0 0, L_0x55a1f3ddde40;  1 drivers
v0x55a1f2e1c960_0 .net "b", 0 0, L_0x55a1f3dddf70;  1 drivers
v0x55a1f2e19d30_0 .net "ca", 0 0, L_0x55a1f3dddd30;  1 drivers
v0x55a1f2e19dd0_0 .net "cin", 0 0, L_0x55a1f3dde0a0;  1 drivers
v0x55a1f2e19950_0 .net "sum", 0 0, L_0x55a1f3ddd920;  1 drivers
S_0x55a1f2e169a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e17140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dde1d0 .functor XOR 1, L_0x55a1f3dde670, L_0x55a1f3dde7a0, C4<0>, C4<0>;
L_0x55a1f3dde240 .functor XOR 1, L_0x55a1f3dde1d0, L_0x55a1f3dde8d0, C4<0>, C4<0>;
L_0x55a1f3dde2b0 .functor AND 1, L_0x55a1f3dde670, L_0x55a1f3dde7a0, C4<1>, C4<1>;
L_0x55a1f3dde320 .functor AND 1, L_0x55a1f3dde670, L_0x55a1f3dde8d0, C4<1>, C4<1>;
L_0x55a1f3dde3e0 .functor OR 1, L_0x55a1f3dde2b0, L_0x55a1f3dde320, C4<0>, C4<0>;
L_0x55a1f3dde4f0 .functor AND 1, L_0x55a1f3dde8d0, L_0x55a1f3dde7a0, C4<1>, C4<1>;
L_0x55a1f3dde560 .functor OR 1, L_0x55a1f3dde3e0, L_0x55a1f3dde4f0, C4<0>, C4<0>;
v0x55a1f2e1dcd0_0 .net *"_s0", 0 0, L_0x55a1f3dde1d0;  1 drivers
v0x55a1f2e1ddb0_0 .net *"_s10", 0 0, L_0x55a1f3dde4f0;  1 drivers
v0x55a1f2e1f100_0 .net *"_s4", 0 0, L_0x55a1f3dde2b0;  1 drivers
v0x55a1f2e1f1d0_0 .net *"_s6", 0 0, L_0x55a1f3dde320;  1 drivers
v0x55a1f2e1ad80_0 .net *"_s8", 0 0, L_0x55a1f3dde3e0;  1 drivers
v0x55a1f2e1c1b0_0 .net "a", 0 0, L_0x55a1f3dde670;  1 drivers
v0x55a1f2e1c270_0 .net "b", 0 0, L_0x55a1f3dde7a0;  1 drivers
v0x55a1f2e17e30_0 .net "ca", 0 0, L_0x55a1f3dde560;  1 drivers
v0x55a1f2e17ed0_0 .net "cin", 0 0, L_0x55a1f3dde8d0;  1 drivers
v0x55a1f2e19260_0 .net "sum", 0 0, L_0x55a1f3dde240;  1 drivers
S_0x55a1f2e14f20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e17140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddea00 .functor XOR 1, L_0x55a1f3ddef90, L_0x55a1f3ddf0c0, C4<0>, C4<0>;
L_0x55a1f3ddea70 .functor XOR 1, L_0x55a1f3ddea00, L_0x55a1f3ddf240, C4<0>, C4<0>;
L_0x55a1f3ddeb30 .functor AND 1, L_0x55a1f3ddef90, L_0x55a1f3ddf0c0, C4<1>, C4<1>;
L_0x55a1f3ddec40 .functor AND 1, L_0x55a1f3ddef90, L_0x55a1f3ddf240, C4<1>, C4<1>;
L_0x55a1f3dded00 .functor OR 1, L_0x55a1f3ddeb30, L_0x55a1f3ddec40, C4<0>, C4<0>;
L_0x55a1f3ddee10 .functor AND 1, L_0x55a1f3ddf240, L_0x55a1f3ddf0c0, C4<1>, C4<1>;
L_0x55a1f3ddee80 .functor OR 1, L_0x55a1f3dded00, L_0x55a1f3ddee10, C4<0>, C4<0>;
v0x55a1f2e162b0_0 .net *"_s0", 0 0, L_0x55a1f3ddea00;  1 drivers
v0x55a1f2e16370_0 .net *"_s10", 0 0, L_0x55a1f3ddee10;  1 drivers
v0x55a1f2e0a7f0_0 .net *"_s4", 0 0, L_0x55a1f3ddeb30;  1 drivers
v0x55a1f2e0a8e0_0 .net *"_s6", 0 0, L_0x55a1f3ddec40;  1 drivers
v0x55a1f2e13280_0 .net *"_s8", 0 0, L_0x55a1f3dded00;  1 drivers
v0x55a1f2e12ea0_0 .net "a", 0 0, L_0x55a1f3ddef90;  1 drivers
v0x55a1f2e12f60_0 .net "b", 0 0, L_0x55a1f3ddf0c0;  1 drivers
v0x55a1f2e0a3d0_0 .net "ca", 0 0, L_0x55a1f3ddee80;  1 drivers
v0x55a1f2e0a470_0 .net "cin", 0 0, L_0x55a1f3ddf240;  1 drivers
v0x55a1f2e10330_0 .net "sum", 0 0, L_0x55a1f3ddea70;  1 drivers
S_0x55a1f2e0ff50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e17140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddf370 .functor XOR 1, L_0x55a1f3ddf810, L_0x55a1f3ddf9d0, C4<0>, C4<0>;
L_0x55a1f3ddf3e0 .functor XOR 1, L_0x55a1f3ddf370, L_0x55a1f3ddfb90, C4<0>, C4<0>;
L_0x55a1f3ddf450 .functor AND 1, L_0x55a1f3ddf810, L_0x55a1f3ddf9d0, C4<1>, C4<1>;
L_0x55a1f3ddf4c0 .functor AND 1, L_0x55a1f3ddf810, L_0x55a1f3ddfb90, C4<1>, C4<1>;
L_0x55a1f3ddf580 .functor OR 1, L_0x55a1f3ddf450, L_0x55a1f3ddf4c0, C4<0>, C4<0>;
L_0x55a1f3ddf690 .functor AND 1, L_0x55a1f3ddfb90, L_0x55a1f3ddf9d0, C4<1>, C4<1>;
L_0x55a1f3ddf700 .functor OR 1, L_0x55a1f3ddf580, L_0x55a1f3ddf690, C4<0>, C4<0>;
v0x55a1f2e0d3e0_0 .net *"_s0", 0 0, L_0x55a1f3ddf370;  1 drivers
v0x55a1f2e0d4c0_0 .net *"_s10", 0 0, L_0x55a1f3ddf690;  1 drivers
v0x55a1f2e0d000_0 .net *"_s4", 0 0, L_0x55a1f3ddf450;  1 drivers
v0x55a1f2e0d0d0_0 .net *"_s6", 0 0, L_0x55a1f3ddf4c0;  1 drivers
v0x55a1f2e0a050_0 .net *"_s8", 0 0, L_0x55a1f3ddf580;  1 drivers
v0x55a1f2e11380_0 .net "a", 0 0, L_0x55a1f3ddf810;  1 drivers
v0x55a1f2e11440_0 .net "b", 0 0, L_0x55a1f3ddf9d0;  1 drivers
v0x55a1f2e127b0_0 .net "ca", 0 0, L_0x55a1f3ddf700;  1 drivers
v0x55a1f2e12850_0 .net "cin", 0 0, L_0x55a1f3ddfb90;  1 drivers
v0x55a1f2e0e430_0 .net "sum", 0 0, L_0x55a1f3ddf3e0;  1 drivers
S_0x55a1f2e085d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2e37930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2df3060_0 .net "a", 3 0, L_0x55a1f3de2950;  1 drivers
v0x55a1f2df3160_0 .net "b", 3 0, L_0x55a1f3de29f0;  1 drivers
v0x55a1f2df00b0_0 .net "ca", 3 0, L_0x55a1f3de27e0;  1 drivers
v0x55a1f2df01a0_0 .net "cin", 3 0, L_0x55a1f3de2ae0;  1 drivers
v0x55a1f2df73e0_0 .net "sum", 3 0, L_0x55a1f3de2740;  1 drivers
L_0x55a1f3de07c0 .part L_0x55a1f3de2950, 0, 1;
L_0x55a1f3de08f0 .part L_0x55a1f3de29f0, 0, 1;
L_0x55a1f3de0a20 .part L_0x55a1f3de2ae0, 0, 1;
L_0x55a1f3de0ff0 .part L_0x55a1f3de2950, 1, 1;
L_0x55a1f3de1120 .part L_0x55a1f3de29f0, 1, 1;
L_0x55a1f3de1250 .part L_0x55a1f3de2ae0, 1, 1;
L_0x55a1f3de1910 .part L_0x55a1f3de2950, 2, 1;
L_0x55a1f3de1a40 .part L_0x55a1f3de29f0, 2, 1;
L_0x55a1f3de1bc0 .part L_0x55a1f3de2ae0, 2, 1;
L_0x55a1f3de2190 .part L_0x55a1f3de2950, 3, 1;
L_0x55a1f3de2350 .part L_0x55a1f3de29f0, 3, 1;
L_0x55a1f3de2510 .part L_0x55a1f3de2ae0, 3, 1;
L_0x55a1f3de2740 .concat8 [ 1 1 1 1], L_0x55a1f3de02a0, L_0x55a1f3de0bc0, L_0x55a1f3de13f0, L_0x55a1f3de1d60;
L_0x55a1f3de27e0 .concat8 [ 1 1 1 1], L_0x55a1f3de06b0, L_0x55a1f3de0ee0, L_0x55a1f3de1800, L_0x55a1f3de2080;
S_0x55a1f2e09960 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ddfd50 .functor XOR 1, L_0x55a1f3de07c0, L_0x55a1f3de08f0, C4<0>, C4<0>;
L_0x55a1f3de02a0 .functor XOR 1, L_0x55a1f3ddfd50, L_0x55a1f3de0a20, C4<0>, C4<0>;
L_0x55a1f3de0360 .functor AND 1, L_0x55a1f3de07c0, L_0x55a1f3de08f0, C4<1>, C4<1>;
L_0x55a1f3de0470 .functor AND 1, L_0x55a1f3de07c0, L_0x55a1f3de0a20, C4<1>, C4<1>;
L_0x55a1f3de0530 .functor OR 1, L_0x55a1f3de0360, L_0x55a1f3de0470, C4<0>, C4<0>;
L_0x55a1f3de0640 .functor AND 1, L_0x55a1f3de0a20, L_0x55a1f3de08f0, C4<1>, C4<1>;
L_0x55a1f3de06b0 .functor OR 1, L_0x55a1f3de0530, L_0x55a1f3de0640, C4<0>, C4<0>;
v0x55a1f2dfddb0_0 .net *"_s0", 0 0, L_0x55a1f3ddfd50;  1 drivers
v0x55a1f2dfde50_0 .net *"_s10", 0 0, L_0x55a1f3de0640;  1 drivers
v0x55a1f2e06840_0 .net *"_s4", 0 0, L_0x55a1f3de0360;  1 drivers
v0x55a1f2e06930_0 .net *"_s6", 0 0, L_0x55a1f3de0470;  1 drivers
v0x55a1f2e06460_0 .net *"_s8", 0 0, L_0x55a1f3de0530;  1 drivers
v0x55a1f2dfd990_0 .net "a", 0 0, L_0x55a1f3de07c0;  1 drivers
v0x55a1f2dfda50_0 .net "b", 0 0, L_0x55a1f3de08f0;  1 drivers
v0x55a1f2e038f0_0 .net "ca", 0 0, L_0x55a1f3de06b0;  1 drivers
v0x55a1f2e03990_0 .net "cin", 0 0, L_0x55a1f3de0a20;  1 drivers
v0x55a1f2e03510_0 .net "sum", 0 0, L_0x55a1f3de02a0;  1 drivers
S_0x55a1f2e009a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de0b50 .functor XOR 1, L_0x55a1f3de0ff0, L_0x55a1f3de1120, C4<0>, C4<0>;
L_0x55a1f3de0bc0 .functor XOR 1, L_0x55a1f3de0b50, L_0x55a1f3de1250, C4<0>, C4<0>;
L_0x55a1f3de0c30 .functor AND 1, L_0x55a1f3de0ff0, L_0x55a1f3de1120, C4<1>, C4<1>;
L_0x55a1f3de0ca0 .functor AND 1, L_0x55a1f3de0ff0, L_0x55a1f3de1250, C4<1>, C4<1>;
L_0x55a1f3de0d60 .functor OR 1, L_0x55a1f3de0c30, L_0x55a1f3de0ca0, C4<0>, C4<0>;
L_0x55a1f3de0e70 .functor AND 1, L_0x55a1f3de1250, L_0x55a1f3de1120, C4<1>, C4<1>;
L_0x55a1f3de0ee0 .functor OR 1, L_0x55a1f3de0d60, L_0x55a1f3de0e70, C4<0>, C4<0>;
v0x55a1f2e005c0_0 .net *"_s0", 0 0, L_0x55a1f3de0b50;  1 drivers
v0x55a1f2e006a0_0 .net *"_s10", 0 0, L_0x55a1f3de0e70;  1 drivers
v0x55a1f2dfd610_0 .net *"_s4", 0 0, L_0x55a1f3de0c30;  1 drivers
v0x55a1f2dfd6e0_0 .net *"_s6", 0 0, L_0x55a1f3de0ca0;  1 drivers
v0x55a1f2e04940_0 .net *"_s8", 0 0, L_0x55a1f3de0d60;  1 drivers
v0x55a1f2e05d70_0 .net "a", 0 0, L_0x55a1f3de0ff0;  1 drivers
v0x55a1f2e05e30_0 .net "b", 0 0, L_0x55a1f3de1120;  1 drivers
v0x55a1f2e019f0_0 .net "ca", 0 0, L_0x55a1f3de0ee0;  1 drivers
v0x55a1f2e01a90_0 .net "cin", 0 0, L_0x55a1f3de1250;  1 drivers
v0x55a1f2e02e20_0 .net "sum", 0 0, L_0x55a1f3de0bc0;  1 drivers
S_0x55a1f2dfeaa0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de1380 .functor XOR 1, L_0x55a1f3de1910, L_0x55a1f3de1a40, C4<0>, C4<0>;
L_0x55a1f3de13f0 .functor XOR 1, L_0x55a1f3de1380, L_0x55a1f3de1bc0, C4<0>, C4<0>;
L_0x55a1f3de14b0 .functor AND 1, L_0x55a1f3de1910, L_0x55a1f3de1a40, C4<1>, C4<1>;
L_0x55a1f3de15c0 .functor AND 1, L_0x55a1f3de1910, L_0x55a1f3de1bc0, C4<1>, C4<1>;
L_0x55a1f3de1680 .functor OR 1, L_0x55a1f3de14b0, L_0x55a1f3de15c0, C4<0>, C4<0>;
L_0x55a1f3de1790 .functor AND 1, L_0x55a1f3de1bc0, L_0x55a1f3de1a40, C4<1>, C4<1>;
L_0x55a1f3de1800 .functor OR 1, L_0x55a1f3de1680, L_0x55a1f3de1790, C4<0>, C4<0>;
v0x55a1f2dffed0_0 .net *"_s0", 0 0, L_0x55a1f3de1380;  1 drivers
v0x55a1f2dfff90_0 .net *"_s10", 0 0, L_0x55a1f3de1790;  1 drivers
v0x55a1f2dfbb90_0 .net *"_s4", 0 0, L_0x55a1f3de14b0;  1 drivers
v0x55a1f2dfbc80_0 .net *"_s6", 0 0, L_0x55a1f3de15c0;  1 drivers
v0x55a1f2dfcf20_0 .net *"_s8", 0 0, L_0x55a1f3de1680;  1 drivers
v0x55a1f2dfa620_0 .net "a", 0 0, L_0x55a1f3de1910;  1 drivers
v0x55a1f2dfa6e0_0 .net "b", 0 0, L_0x55a1f3de1a40;  1 drivers
v0x55a1f2dedcd0_0 .net "ca", 0 0, L_0x55a1f3de1800;  1 drivers
v0x55a1f2dedd70_0 .net "cin", 0 0, L_0x55a1f3de1bc0;  1 drivers
v0x55a1f2de1380_0 .net "sum", 0 0, L_0x55a1f3de13f0;  1 drivers
S_0x55a1f2df0850 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e085d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de1cf0 .functor XOR 1, L_0x55a1f3de2190, L_0x55a1f3de2350, C4<0>, C4<0>;
L_0x55a1f3de1d60 .functor XOR 1, L_0x55a1f3de1cf0, L_0x55a1f3de2510, C4<0>, C4<0>;
L_0x55a1f3de1dd0 .functor AND 1, L_0x55a1f3de2190, L_0x55a1f3de2350, C4<1>, C4<1>;
L_0x55a1f3de1e40 .functor AND 1, L_0x55a1f3de2190, L_0x55a1f3de2510, C4<1>, C4<1>;
L_0x55a1f3de1f00 .functor OR 1, L_0x55a1f3de1dd0, L_0x55a1f3de1e40, C4<0>, C4<0>;
L_0x55a1f3de2010 .functor AND 1, L_0x55a1f3de2510, L_0x55a1f3de2350, C4<1>, C4<1>;
L_0x55a1f3de2080 .functor OR 1, L_0x55a1f3de1f00, L_0x55a1f3de2010, C4<0>, C4<0>;
v0x55a1f2df92e0_0 .net *"_s0", 0 0, L_0x55a1f3de1cf0;  1 drivers
v0x55a1f2df93c0_0 .net *"_s10", 0 0, L_0x55a1f3de2010;  1 drivers
v0x55a1f2df8f00_0 .net *"_s4", 0 0, L_0x55a1f3de1dd0;  1 drivers
v0x55a1f2df8fd0_0 .net *"_s6", 0 0, L_0x55a1f3de1e40;  1 drivers
v0x55a1f2df0430_0 .net *"_s8", 0 0, L_0x55a1f3de1f00;  1 drivers
v0x55a1f2df6390_0 .net "a", 0 0, L_0x55a1f3de2190;  1 drivers
v0x55a1f2df6450_0 .net "b", 0 0, L_0x55a1f3de2350;  1 drivers
v0x55a1f2df5fb0_0 .net "ca", 0 0, L_0x55a1f3de2080;  1 drivers
v0x55a1f2df6050_0 .net "cin", 0 0, L_0x55a1f3de2510;  1 drivers
v0x55a1f2df3440_0 .net "sum", 0 0, L_0x55a1f3de1d60;  1 drivers
S_0x55a1f2df8810 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2e37930;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ddcd10_0 .net "a", 3 0, L_0x55a1f3de5270;  1 drivers
v0x55a1f2ddce10_0 .net "b", 3 0, L_0x55a1f3de53a0;  1 drivers
v0x55a1f2dda1a0_0 .net "ca", 3 0, L_0x55a1f3de5100;  1 drivers
v0x55a1f2dda290_0 .net "cin", 3 0, L_0x55a1f3de54d0;  1 drivers
v0x55a1f2dd9dc0_0 .net "sum", 3 0, L_0x55a1f3de5060;  1 drivers
L_0x55a1f3de30a0 .part L_0x55a1f3de5270, 0, 1;
L_0x55a1f3de31d0 .part L_0x55a1f3de53a0, 0, 1;
L_0x55a1f3de3300 .part L_0x55a1f3de54d0, 0, 1;
L_0x55a1f3de38d0 .part L_0x55a1f3de5270, 1, 1;
L_0x55a1f3de3a00 .part L_0x55a1f3de53a0, 1, 1;
L_0x55a1f3de3b30 .part L_0x55a1f3de54d0, 1, 1;
L_0x55a1f3de4230 .part L_0x55a1f3de5270, 2, 1;
L_0x55a1f3de4360 .part L_0x55a1f3de53a0, 2, 1;
L_0x55a1f3de44e0 .part L_0x55a1f3de54d0, 2, 1;
L_0x55a1f3de4ab0 .part L_0x55a1f3de5270, 3, 1;
L_0x55a1f3de4c70 .part L_0x55a1f3de53a0, 3, 1;
L_0x55a1f3de4e30 .part L_0x55a1f3de54d0, 3, 1;
L_0x55a1f3de5060 .concat8 [ 1 1 1 1], L_0x55a1f3de2b80, L_0x55a1f3de34a0, L_0x55a1f3de3cd0, L_0x55a1f3de4680;
L_0x55a1f3de5100 .concat8 [ 1 1 1 1], L_0x55a1f3de2f90, L_0x55a1f3de37c0, L_0x55a1f3de4120, L_0x55a1f3de49a0;
S_0x55a1f2df4490 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2df8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de26d0 .functor XOR 1, L_0x55a1f3de30a0, L_0x55a1f3de31d0, C4<0>, C4<0>;
L_0x55a1f3de2b80 .functor XOR 1, L_0x55a1f3de26d0, L_0x55a1f3de3300, C4<0>, C4<0>;
L_0x55a1f3de2c40 .functor AND 1, L_0x55a1f3de30a0, L_0x55a1f3de31d0, C4<1>, C4<1>;
L_0x55a1f3de2d50 .functor AND 1, L_0x55a1f3de30a0, L_0x55a1f3de3300, C4<1>, C4<1>;
L_0x55a1f3de2e10 .functor OR 1, L_0x55a1f3de2c40, L_0x55a1f3de2d50, C4<0>, C4<0>;
L_0x55a1f3de2f20 .functor AND 1, L_0x55a1f3de3300, L_0x55a1f3de31d0, C4<1>, C4<1>;
L_0x55a1f3de2f90 .functor OR 1, L_0x55a1f3de2e10, L_0x55a1f3de2f20, C4<0>, C4<0>;
v0x55a1f2df58c0_0 .net *"_s0", 0 0, L_0x55a1f3de26d0;  1 drivers
v0x55a1f2df5960_0 .net *"_s10", 0 0, L_0x55a1f3de2f20;  1 drivers
v0x55a1f2df1540_0 .net *"_s4", 0 0, L_0x55a1f3de2c40;  1 drivers
v0x55a1f2df1630_0 .net *"_s6", 0 0, L_0x55a1f3de2d50;  1 drivers
v0x55a1f2df2970_0 .net *"_s8", 0 0, L_0x55a1f3de2e10;  1 drivers
v0x55a1f2dee630_0 .net "a", 0 0, L_0x55a1f3de30a0;  1 drivers
v0x55a1f2dee6f0_0 .net "b", 0 0, L_0x55a1f3de31d0;  1 drivers
v0x55a1f2def9c0_0 .net "ca", 0 0, L_0x55a1f3de2f90;  1 drivers
v0x55a1f2defa60_0 .net "cin", 0 0, L_0x55a1f3de3300;  1 drivers
v0x55a1f2de3f00_0 .net "sum", 0 0, L_0x55a1f3de2b80;  1 drivers
S_0x55a1f2dec990 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2df8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de3430 .functor XOR 1, L_0x55a1f3de38d0, L_0x55a1f3de3a00, C4<0>, C4<0>;
L_0x55a1f3de34a0 .functor XOR 1, L_0x55a1f3de3430, L_0x55a1f3de3b30, C4<0>, C4<0>;
L_0x55a1f3de3510 .functor AND 1, L_0x55a1f3de38d0, L_0x55a1f3de3a00, C4<1>, C4<1>;
L_0x55a1f3de3580 .functor AND 1, L_0x55a1f3de38d0, L_0x55a1f3de3b30, C4<1>, C4<1>;
L_0x55a1f3de3640 .functor OR 1, L_0x55a1f3de3510, L_0x55a1f3de3580, C4<0>, C4<0>;
L_0x55a1f3de3750 .functor AND 1, L_0x55a1f3de3b30, L_0x55a1f3de3a00, C4<1>, C4<1>;
L_0x55a1f3de37c0 .functor OR 1, L_0x55a1f3de3640, L_0x55a1f3de3750, C4<0>, C4<0>;
v0x55a1f2dec5b0_0 .net *"_s0", 0 0, L_0x55a1f3de3430;  1 drivers
v0x55a1f2dec690_0 .net *"_s10", 0 0, L_0x55a1f3de3750;  1 drivers
v0x55a1f2de3ae0_0 .net *"_s4", 0 0, L_0x55a1f3de3510;  1 drivers
v0x55a1f2de3bb0_0 .net *"_s6", 0 0, L_0x55a1f3de3580;  1 drivers
v0x55a1f2de9a40_0 .net *"_s8", 0 0, L_0x55a1f3de3640;  1 drivers
v0x55a1f2de9660_0 .net "a", 0 0, L_0x55a1f3de38d0;  1 drivers
v0x55a1f2de9720_0 .net "b", 0 0, L_0x55a1f3de3a00;  1 drivers
v0x55a1f2de6af0_0 .net "ca", 0 0, L_0x55a1f3de37c0;  1 drivers
v0x55a1f2de6b90_0 .net "cin", 0 0, L_0x55a1f3de3b30;  1 drivers
v0x55a1f2de6710_0 .net "sum", 0 0, L_0x55a1f3de34a0;  1 drivers
S_0x55a1f2de3760 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2df8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de3c60 .functor XOR 1, L_0x55a1f3de4230, L_0x55a1f3de4360, C4<0>, C4<0>;
L_0x55a1f3de3cd0 .functor XOR 1, L_0x55a1f3de3c60, L_0x55a1f3de44e0, C4<0>, C4<0>;
L_0x55a1f3de3d90 .functor AND 1, L_0x55a1f3de4230, L_0x55a1f3de4360, C4<1>, C4<1>;
L_0x55a1f3de3ea0 .functor AND 1, L_0x55a1f3de4230, L_0x55a1f3de44e0, C4<1>, C4<1>;
L_0x55a1f3de3f60 .functor OR 1, L_0x55a1f3de3d90, L_0x55a1f3de3ea0, C4<0>, C4<0>;
L_0x55a1f3de4070 .functor AND 1, L_0x55a1f3de44e0, L_0x55a1f3de4360, C4<1>, C4<1>;
L_0x55a1f3de4120 .functor OR 1, L_0x55a1f3de3f60, L_0x55a1f3de4070, C4<0>, C4<0>;
v0x55a1f2deaa90_0 .net *"_s0", 0 0, L_0x55a1f3de3c60;  1 drivers
v0x55a1f2deab50_0 .net *"_s10", 0 0, L_0x55a1f3de4070;  1 drivers
v0x55a1f2debec0_0 .net *"_s4", 0 0, L_0x55a1f3de3d90;  1 drivers
v0x55a1f2debfb0_0 .net *"_s6", 0 0, L_0x55a1f3de3ea0;  1 drivers
v0x55a1f2de7b40_0 .net *"_s8", 0 0, L_0x55a1f3de3f60;  1 drivers
v0x55a1f2de8f70_0 .net "a", 0 0, L_0x55a1f3de4230;  1 drivers
v0x55a1f2de9030_0 .net "b", 0 0, L_0x55a1f3de4360;  1 drivers
v0x55a1f2de4bf0_0 .net "ca", 0 0, L_0x55a1f3de4120;  1 drivers
v0x55a1f2de4c90_0 .net "cin", 0 0, L_0x55a1f3de44e0;  1 drivers
v0x55a1f2de6020_0 .net "sum", 0 0, L_0x55a1f3de3cd0;  1 drivers
S_0x55a1f2de1ce0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2df8810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de4610 .functor XOR 1, L_0x55a1f3de4ab0, L_0x55a1f3de4c70, C4<0>, C4<0>;
L_0x55a1f3de4680 .functor XOR 1, L_0x55a1f3de4610, L_0x55a1f3de4e30, C4<0>, C4<0>;
L_0x55a1f3de46f0 .functor AND 1, L_0x55a1f3de4ab0, L_0x55a1f3de4c70, C4<1>, C4<1>;
L_0x55a1f3de4760 .functor AND 1, L_0x55a1f3de4ab0, L_0x55a1f3de4e30, C4<1>, C4<1>;
L_0x55a1f3de4820 .functor OR 1, L_0x55a1f3de46f0, L_0x55a1f3de4760, C4<0>, C4<0>;
L_0x55a1f3de4930 .functor AND 1, L_0x55a1f3de4e30, L_0x55a1f3de4c70, C4<1>, C4<1>;
L_0x55a1f3de49a0 .functor OR 1, L_0x55a1f3de4820, L_0x55a1f3de4930, C4<0>, C4<0>;
v0x55a1f2de3070_0 .net *"_s0", 0 0, L_0x55a1f3de4610;  1 drivers
v0x55a1f2de3150_0 .net *"_s10", 0 0, L_0x55a1f3de4930;  1 drivers
v0x55a1f2dd75b0_0 .net *"_s4", 0 0, L_0x55a1f3de46f0;  1 drivers
v0x55a1f2dd7680_0 .net *"_s6", 0 0, L_0x55a1f3de4760;  1 drivers
v0x55a1f2de0040_0 .net *"_s8", 0 0, L_0x55a1f3de4820;  1 drivers
v0x55a1f2ddfc60_0 .net "a", 0 0, L_0x55a1f3de4ab0;  1 drivers
v0x55a1f2ddfd20_0 .net "b", 0 0, L_0x55a1f3de4c70;  1 drivers
v0x55a1f2dd7190_0 .net "ca", 0 0, L_0x55a1f3de49a0;  1 drivers
v0x55a1f2dd7230_0 .net "cin", 0 0, L_0x55a1f3de4e30;  1 drivers
v0x55a1f2ddd0f0_0 .net "sum", 0 0, L_0x55a1f3de4680;  1 drivers
S_0x55a1f2ddb1f0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2e319d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2d790e0_0 .net "a", 15 0, L_0x55a1f3df0780;  1 drivers
v0x55a1f2d791c0_0 .net "b", 15 0, L_0x55a1f3df0870;  1 drivers
v0x55a1f2d7a470_0 .net "ca", 15 0, L_0x55a1f3df0520;  1 drivers
v0x55a1f2d7a530_0 .net "cin", 15 0, L_0x55a1f3df0960;  1 drivers
v0x55a1f2d6e9b0_0 .net "sum", 15 0, L_0x55a1f3df0480;  1 drivers
L_0x55a1f3de8290 .part L_0x55a1f3df0780, 0, 4;
L_0x55a1f3de8330 .part L_0x55a1f3df0870, 0, 4;
L_0x55a1f3de83d0 .part L_0x55a1f3df0960, 0, 4;
L_0x55a1f3deac20 .part L_0x55a1f3df0780, 4, 4;
L_0x55a1f3dead10 .part L_0x55a1f3df0870, 4, 4;
L_0x55a1f3deae00 .part L_0x55a1f3df0960, 4, 4;
L_0x55a1f3ded6e0 .part L_0x55a1f3df0780, 8, 4;
L_0x55a1f3ded780 .part L_0x55a1f3df0870, 8, 4;
L_0x55a1f3ded870 .part L_0x55a1f3df0960, 8, 4;
L_0x55a1f3df0080 .part L_0x55a1f3df0780, 12, 4;
L_0x55a1f3df01b0 .part L_0x55a1f3df0870, 12, 4;
L_0x55a1f3df02e0 .part L_0x55a1f3df0960, 12, 4;
L_0x55a1f3df0480 .concat8 [ 4 4 4 4], L_0x55a1f3de8080, L_0x55a1f3deaa10, L_0x55a1f3ded4d0, L_0x55a1f3defe70;
L_0x55a1f3df0520 .concat8 [ 4 4 4 4], L_0x55a1f3de8120, L_0x55a1f3deaab0, L_0x55a1f3ded570, L_0x55a1f3deff10;
S_0x55a1f2ddc620 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2ddb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2dc05f0_0 .net "a", 3 0, L_0x55a1f3de8290;  1 drivers
v0x55a1f2dc06f0_0 .net "b", 3 0, L_0x55a1f3de8330;  1 drivers
v0x55a1f2dbda80_0 .net "ca", 3 0, L_0x55a1f3de8120;  1 drivers
v0x55a1f2dbdb70_0 .net "cin", 3 0, L_0x55a1f3de83d0;  1 drivers
v0x55a1f2dbd6a0_0 .net "sum", 3 0, L_0x55a1f3de8080;  1 drivers
L_0x55a1f3de6040 .part L_0x55a1f3de8290, 0, 1;
L_0x55a1f3de6170 .part L_0x55a1f3de8330, 0, 1;
L_0x55a1f3de62a0 .part L_0x55a1f3de83d0, 0, 1;
L_0x55a1f3de68b0 .part L_0x55a1f3de8290, 1, 1;
L_0x55a1f3de69e0 .part L_0x55a1f3de8330, 1, 1;
L_0x55a1f3de6b10 .part L_0x55a1f3de83d0, 1, 1;
L_0x55a1f3de7250 .part L_0x55a1f3de8290, 2, 1;
L_0x55a1f3de7380 .part L_0x55a1f3de8330, 2, 1;
L_0x55a1f3de7500 .part L_0x55a1f3de83d0, 2, 1;
L_0x55a1f3de7ad0 .part L_0x55a1f3de8290, 3, 1;
L_0x55a1f3de7c90 .part L_0x55a1f3de8330, 3, 1;
L_0x55a1f3de7e50 .part L_0x55a1f3de83d0, 3, 1;
L_0x55a1f3de8080 .concat8 [ 1 1 1 1], L_0x55a1f3de4ff0, L_0x55a1f3de6440, L_0x55a1f3de6cf0, L_0x55a1f3de76a0;
L_0x55a1f3de8120 .concat8 [ 1 1 1 1], L_0x55a1f3de5f30, L_0x55a1f3de67a0, L_0x55a1f3de7140, L_0x55a1f3de79c0;
S_0x55a1f2dd82a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ddc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de5600 .functor XOR 1, L_0x55a1f3de6040, L_0x55a1f3de6170, C4<0>, C4<0>;
L_0x55a1f3de4ff0 .functor XOR 1, L_0x55a1f3de5600, L_0x55a1f3de62a0, C4<0>, C4<0>;
L_0x55a1f3de5ba0 .functor AND 1, L_0x55a1f3de6040, L_0x55a1f3de6170, C4<1>, C4<1>;
L_0x55a1f3de5cb0 .functor AND 1, L_0x55a1f3de6040, L_0x55a1f3de62a0, C4<1>, C4<1>;
L_0x55a1f3de5d70 .functor OR 1, L_0x55a1f3de5ba0, L_0x55a1f3de5cb0, C4<0>, C4<0>;
L_0x55a1f3de5e80 .functor AND 1, L_0x55a1f3de62a0, L_0x55a1f3de6170, C4<1>, C4<1>;
L_0x55a1f3de5f30 .functor OR 1, L_0x55a1f3de5d70, L_0x55a1f3de5e80, C4<0>, C4<0>;
v0x55a1f2dd96d0_0 .net *"_s0", 0 0, L_0x55a1f3de5600;  1 drivers
v0x55a1f2dd9770_0 .net *"_s10", 0 0, L_0x55a1f3de5e80;  1 drivers
v0x55a1f2dd5390_0 .net *"_s4", 0 0, L_0x55a1f3de5ba0;  1 drivers
v0x55a1f2dd5480_0 .net *"_s6", 0 0, L_0x55a1f3de5cb0;  1 drivers
v0x55a1f2dd6720_0 .net *"_s8", 0 0, L_0x55a1f3de5d70;  1 drivers
v0x55a1f2dcab70_0 .net "a", 0 0, L_0x55a1f3de6040;  1 drivers
v0x55a1f2dcac30_0 .net "b", 0 0, L_0x55a1f3de6170;  1 drivers
v0x55a1f2dd3600_0 .net "ca", 0 0, L_0x55a1f3de5f30;  1 drivers
v0x55a1f2dd36a0_0 .net "cin", 0 0, L_0x55a1f3de62a0;  1 drivers
v0x55a1f2dd3220_0 .net "sum", 0 0, L_0x55a1f3de4ff0;  1 drivers
S_0x55a1f2dca750 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ddc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de63d0 .functor XOR 1, L_0x55a1f3de68b0, L_0x55a1f3de69e0, C4<0>, C4<0>;
L_0x55a1f3de6440 .functor XOR 1, L_0x55a1f3de63d0, L_0x55a1f3de6b10, C4<0>, C4<0>;
L_0x55a1f3de64b0 .functor AND 1, L_0x55a1f3de68b0, L_0x55a1f3de69e0, C4<1>, C4<1>;
L_0x55a1f3de6520 .functor AND 1, L_0x55a1f3de68b0, L_0x55a1f3de6b10, C4<1>, C4<1>;
L_0x55a1f3de65e0 .functor OR 1, L_0x55a1f3de64b0, L_0x55a1f3de6520, C4<0>, C4<0>;
L_0x55a1f3de66f0 .functor AND 1, L_0x55a1f3de6b10, L_0x55a1f3de69e0, C4<1>, C4<1>;
L_0x55a1f3de67a0 .functor OR 1, L_0x55a1f3de65e0, L_0x55a1f3de66f0, C4<0>, C4<0>;
v0x55a1f2dd06b0_0 .net *"_s0", 0 0, L_0x55a1f3de63d0;  1 drivers
v0x55a1f2dd0790_0 .net *"_s10", 0 0, L_0x55a1f3de66f0;  1 drivers
v0x55a1f2dd02d0_0 .net *"_s4", 0 0, L_0x55a1f3de64b0;  1 drivers
v0x55a1f2dd03a0_0 .net *"_s6", 0 0, L_0x55a1f3de6520;  1 drivers
v0x55a1f2dcd760_0 .net *"_s8", 0 0, L_0x55a1f3de65e0;  1 drivers
v0x55a1f2dcd380_0 .net "a", 0 0, L_0x55a1f3de68b0;  1 drivers
v0x55a1f2dcd440_0 .net "b", 0 0, L_0x55a1f3de69e0;  1 drivers
v0x55a1f2dca340_0 .net "ca", 0 0, L_0x55a1f3de67a0;  1 drivers
v0x55a1f2dca3e0_0 .net "cin", 0 0, L_0x55a1f3de6b10;  1 drivers
v0x55a1f2dd1700_0 .net "sum", 0 0, L_0x55a1f3de6440;  1 drivers
S_0x55a1f2dd2b30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ddc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de6c80 .functor XOR 1, L_0x55a1f3de7250, L_0x55a1f3de7380, C4<0>, C4<0>;
L_0x55a1f3de6cf0 .functor XOR 1, L_0x55a1f3de6c80, L_0x55a1f3de7500, C4<0>, C4<0>;
L_0x55a1f3de6db0 .functor AND 1, L_0x55a1f3de7250, L_0x55a1f3de7380, C4<1>, C4<1>;
L_0x55a1f3de6ec0 .functor AND 1, L_0x55a1f3de7250, L_0x55a1f3de7500, C4<1>, C4<1>;
L_0x55a1f3de6f80 .functor OR 1, L_0x55a1f3de6db0, L_0x55a1f3de6ec0, C4<0>, C4<0>;
L_0x55a1f3de7090 .functor AND 1, L_0x55a1f3de7500, L_0x55a1f3de7380, C4<1>, C4<1>;
L_0x55a1f3de7140 .functor OR 1, L_0x55a1f3de6f80, L_0x55a1f3de7090, C4<0>, C4<0>;
v0x55a1f2dce7b0_0 .net *"_s0", 0 0, L_0x55a1f3de6c80;  1 drivers
v0x55a1f2dce870_0 .net *"_s10", 0 0, L_0x55a1f3de7090;  1 drivers
v0x55a1f2dcfbe0_0 .net *"_s4", 0 0, L_0x55a1f3de6db0;  1 drivers
v0x55a1f2dcfcd0_0 .net *"_s6", 0 0, L_0x55a1f3de6ec0;  1 drivers
v0x55a1f2dcb860_0 .net *"_s8", 0 0, L_0x55a1f3de6f80;  1 drivers
v0x55a1f2dccc90_0 .net "a", 0 0, L_0x55a1f3de7250;  1 drivers
v0x55a1f2dccd50_0 .net "b", 0 0, L_0x55a1f3de7380;  1 drivers
v0x55a1f2dc8820_0 .net "ca", 0 0, L_0x55a1f3de7140;  1 drivers
v0x55a1f2dc88c0_0 .net "cin", 0 0, L_0x55a1f3de7500;  1 drivers
v0x55a1f2dc9c50_0 .net "sum", 0 0, L_0x55a1f3de6cf0;  1 drivers
S_0x55a1f2db8310 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ddc620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de7630 .functor XOR 1, L_0x55a1f3de7ad0, L_0x55a1f3de7c90, C4<0>, C4<0>;
L_0x55a1f3de76a0 .functor XOR 1, L_0x55a1f3de7630, L_0x55a1f3de7e50, C4<0>, C4<0>;
L_0x55a1f3de7710 .functor AND 1, L_0x55a1f3de7ad0, L_0x55a1f3de7c90, C4<1>, C4<1>;
L_0x55a1f3de7780 .functor AND 1, L_0x55a1f3de7ad0, L_0x55a1f3de7e50, C4<1>, C4<1>;
L_0x55a1f3de7840 .functor OR 1, L_0x55a1f3de7710, L_0x55a1f3de7780, C4<0>, C4<0>;
L_0x55a1f3de7950 .functor AND 1, L_0x55a1f3de7e50, L_0x55a1f3de7c90, C4<1>, C4<1>;
L_0x55a1f3de79c0 .functor OR 1, L_0x55a1f3de7840, L_0x55a1f3de7950, C4<0>, C4<0>;
v0x55a1f2dab9c0_0 .net *"_s0", 0 0, L_0x55a1f3de7630;  1 drivers
v0x55a1f2dabaa0_0 .net *"_s10", 0 0, L_0x55a1f3de7950;  1 drivers
v0x55a1f2dbae90_0 .net *"_s4", 0 0, L_0x55a1f3de7710;  1 drivers
v0x55a1f2dbaf60_0 .net *"_s6", 0 0, L_0x55a1f3de7780;  1 drivers
v0x55a1f2dc3920_0 .net *"_s8", 0 0, L_0x55a1f3de7840;  1 drivers
v0x55a1f2dc3540_0 .net "a", 0 0, L_0x55a1f3de7ad0;  1 drivers
v0x55a1f2dc3600_0 .net "b", 0 0, L_0x55a1f3de7c90;  1 drivers
v0x55a1f2dbaa70_0 .net "ca", 0 0, L_0x55a1f3de79c0;  1 drivers
v0x55a1f2dbab10_0 .net "cin", 0 0, L_0x55a1f3de7e50;  1 drivers
v0x55a1f2dc09d0_0 .net "sum", 0 0, L_0x55a1f3de76a0;  1 drivers
S_0x55a1f2dba6f0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2ddb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2da17d0_0 .net "a", 3 0, L_0x55a1f3deac20;  1 drivers
v0x55a1f2da18d0_0 .net "b", 3 0, L_0x55a1f3dead10;  1 drivers
v0x55a1f2da7730_0 .net "ca", 3 0, L_0x55a1f3deaab0;  1 drivers
v0x55a1f2da7820_0 .net "cin", 3 0, L_0x55a1f3deae00;  1 drivers
v0x55a1f2da7350_0 .net "sum", 3 0, L_0x55a1f3deaa10;  1 drivers
L_0x55a1f3de89d0 .part L_0x55a1f3deac20, 0, 1;
L_0x55a1f3de8b00 .part L_0x55a1f3dead10, 0, 1;
L_0x55a1f3de8c30 .part L_0x55a1f3deae00, 0, 1;
L_0x55a1f3de9240 .part L_0x55a1f3deac20, 1, 1;
L_0x55a1f3de9370 .part L_0x55a1f3dead10, 1, 1;
L_0x55a1f3de94a0 .part L_0x55a1f3deae00, 1, 1;
L_0x55a1f3de9be0 .part L_0x55a1f3deac20, 2, 1;
L_0x55a1f3de9d10 .part L_0x55a1f3dead10, 2, 1;
L_0x55a1f3de9e90 .part L_0x55a1f3deae00, 2, 1;
L_0x55a1f3dea460 .part L_0x55a1f3deac20, 3, 1;
L_0x55a1f3dea620 .part L_0x55a1f3dead10, 3, 1;
L_0x55a1f3dea7e0 .part L_0x55a1f3deae00, 3, 1;
L_0x55a1f3deaa10 .concat8 [ 1 1 1 1], L_0x55a1f3de8470, L_0x55a1f3de8dd0, L_0x55a1f3de9680, L_0x55a1f3dea030;
L_0x55a1f3deaab0 .concat8 [ 1 1 1 1], L_0x55a1f3de88c0, L_0x55a1f3de9130, L_0x55a1f3de9ad0, L_0x55a1f3dea350;
S_0x55a1f2dc1a20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2dba6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de8010 .functor XOR 1, L_0x55a1f3de89d0, L_0x55a1f3de8b00, C4<0>, C4<0>;
L_0x55a1f3de8470 .functor XOR 1, L_0x55a1f3de8010, L_0x55a1f3de8c30, C4<0>, C4<0>;
L_0x55a1f3de8530 .functor AND 1, L_0x55a1f3de89d0, L_0x55a1f3de8b00, C4<1>, C4<1>;
L_0x55a1f3de8640 .functor AND 1, L_0x55a1f3de89d0, L_0x55a1f3de8c30, C4<1>, C4<1>;
L_0x55a1f3de8700 .functor OR 1, L_0x55a1f3de8530, L_0x55a1f3de8640, C4<0>, C4<0>;
L_0x55a1f3de8810 .functor AND 1, L_0x55a1f3de8c30, L_0x55a1f3de8b00, C4<1>, C4<1>;
L_0x55a1f3de88c0 .functor OR 1, L_0x55a1f3de8700, L_0x55a1f3de8810, C4<0>, C4<0>;
v0x55a1f2dc2e50_0 .net *"_s0", 0 0, L_0x55a1f3de8010;  1 drivers
v0x55a1f2dc2ef0_0 .net *"_s10", 0 0, L_0x55a1f3de8810;  1 drivers
v0x55a1f2dbead0_0 .net *"_s4", 0 0, L_0x55a1f3de8530;  1 drivers
v0x55a1f2dbebc0_0 .net *"_s6", 0 0, L_0x55a1f3de8640;  1 drivers
v0x55a1f2dbff00_0 .net *"_s8", 0 0, L_0x55a1f3de8700;  1 drivers
v0x55a1f2dbbb80_0 .net "a", 0 0, L_0x55a1f3de89d0;  1 drivers
v0x55a1f2dbbc40_0 .net "b", 0 0, L_0x55a1f3de8b00;  1 drivers
v0x55a1f2dbcfb0_0 .net "ca", 0 0, L_0x55a1f3de88c0;  1 drivers
v0x55a1f2dbd050_0 .net "cin", 0 0, L_0x55a1f3de8c30;  1 drivers
v0x55a1f2db8c70_0 .net "sum", 0 0, L_0x55a1f3de8470;  1 drivers
S_0x55a1f2dba000 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2dba6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de8d60 .functor XOR 1, L_0x55a1f3de9240, L_0x55a1f3de9370, C4<0>, C4<0>;
L_0x55a1f3de8dd0 .functor XOR 1, L_0x55a1f3de8d60, L_0x55a1f3de94a0, C4<0>, C4<0>;
L_0x55a1f3de8e40 .functor AND 1, L_0x55a1f3de9240, L_0x55a1f3de9370, C4<1>, C4<1>;
L_0x55a1f3de8eb0 .functor AND 1, L_0x55a1f3de9240, L_0x55a1f3de94a0, C4<1>, C4<1>;
L_0x55a1f3de8f70 .functor OR 1, L_0x55a1f3de8e40, L_0x55a1f3de8eb0, C4<0>, C4<0>;
L_0x55a1f3de9080 .functor AND 1, L_0x55a1f3de94a0, L_0x55a1f3de9370, C4<1>, C4<1>;
L_0x55a1f3de9130 .functor OR 1, L_0x55a1f3de8f70, L_0x55a1f3de9080, C4<0>, C4<0>;
v0x55a1f2dae540_0 .net *"_s0", 0 0, L_0x55a1f3de8d60;  1 drivers
v0x55a1f2dae620_0 .net *"_s10", 0 0, L_0x55a1f3de9080;  1 drivers
v0x55a1f2db6fd0_0 .net *"_s4", 0 0, L_0x55a1f3de8e40;  1 drivers
v0x55a1f2db70a0_0 .net *"_s6", 0 0, L_0x55a1f3de8eb0;  1 drivers
v0x55a1f2db6bf0_0 .net *"_s8", 0 0, L_0x55a1f3de8f70;  1 drivers
v0x55a1f2dae120_0 .net "a", 0 0, L_0x55a1f3de9240;  1 drivers
v0x55a1f2dae1e0_0 .net "b", 0 0, L_0x55a1f3de9370;  1 drivers
v0x55a1f2db4080_0 .net "ca", 0 0, L_0x55a1f3de9130;  1 drivers
v0x55a1f2db4120_0 .net "cin", 0 0, L_0x55a1f3de94a0;  1 drivers
v0x55a1f2db3ca0_0 .net "sum", 0 0, L_0x55a1f3de8dd0;  1 drivers
S_0x55a1f2db1130 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2dba6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de9610 .functor XOR 1, L_0x55a1f3de9be0, L_0x55a1f3de9d10, C4<0>, C4<0>;
L_0x55a1f3de9680 .functor XOR 1, L_0x55a1f3de9610, L_0x55a1f3de9e90, C4<0>, C4<0>;
L_0x55a1f3de9740 .functor AND 1, L_0x55a1f3de9be0, L_0x55a1f3de9d10, C4<1>, C4<1>;
L_0x55a1f3de9850 .functor AND 1, L_0x55a1f3de9be0, L_0x55a1f3de9e90, C4<1>, C4<1>;
L_0x55a1f3de9910 .functor OR 1, L_0x55a1f3de9740, L_0x55a1f3de9850, C4<0>, C4<0>;
L_0x55a1f3de9a20 .functor AND 1, L_0x55a1f3de9e90, L_0x55a1f3de9d10, C4<1>, C4<1>;
L_0x55a1f3de9ad0 .functor OR 1, L_0x55a1f3de9910, L_0x55a1f3de9a20, C4<0>, C4<0>;
v0x55a1f2db0d50_0 .net *"_s0", 0 0, L_0x55a1f3de9610;  1 drivers
v0x55a1f2db0e10_0 .net *"_s10", 0 0, L_0x55a1f3de9a20;  1 drivers
v0x55a1f2dadda0_0 .net *"_s4", 0 0, L_0x55a1f3de9740;  1 drivers
v0x55a1f2dade90_0 .net *"_s6", 0 0, L_0x55a1f3de9850;  1 drivers
v0x55a1f2db50d0_0 .net *"_s8", 0 0, L_0x55a1f3de9910;  1 drivers
v0x55a1f2db6500_0 .net "a", 0 0, L_0x55a1f3de9be0;  1 drivers
v0x55a1f2db65c0_0 .net "b", 0 0, L_0x55a1f3de9d10;  1 drivers
v0x55a1f2db2180_0 .net "ca", 0 0, L_0x55a1f3de9ad0;  1 drivers
v0x55a1f2db2220_0 .net "cin", 0 0, L_0x55a1f3de9e90;  1 drivers
v0x55a1f2db35b0_0 .net "sum", 0 0, L_0x55a1f3de9680;  1 drivers
S_0x55a1f2daf230 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2dba6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3de9fc0 .functor XOR 1, L_0x55a1f3dea460, L_0x55a1f3dea620, C4<0>, C4<0>;
L_0x55a1f3dea030 .functor XOR 1, L_0x55a1f3de9fc0, L_0x55a1f3dea7e0, C4<0>, C4<0>;
L_0x55a1f3dea0a0 .functor AND 1, L_0x55a1f3dea460, L_0x55a1f3dea620, C4<1>, C4<1>;
L_0x55a1f3dea110 .functor AND 1, L_0x55a1f3dea460, L_0x55a1f3dea7e0, C4<1>, C4<1>;
L_0x55a1f3dea1d0 .functor OR 1, L_0x55a1f3dea0a0, L_0x55a1f3dea110, C4<0>, C4<0>;
L_0x55a1f3dea2e0 .functor AND 1, L_0x55a1f3dea7e0, L_0x55a1f3dea620, C4<1>, C4<1>;
L_0x55a1f3dea350 .functor OR 1, L_0x55a1f3dea1d0, L_0x55a1f3dea2e0, C4<0>, C4<0>;
v0x55a1f2db0660_0 .net *"_s0", 0 0, L_0x55a1f3de9fc0;  1 drivers
v0x55a1f2db0740_0 .net *"_s10", 0 0, L_0x55a1f3dea2e0;  1 drivers
v0x55a1f2dac320_0 .net *"_s4", 0 0, L_0x55a1f3dea0a0;  1 drivers
v0x55a1f2dac3f0_0 .net *"_s6", 0 0, L_0x55a1f3dea110;  1 drivers
v0x55a1f2dad6b0_0 .net *"_s8", 0 0, L_0x55a1f3dea1d0;  1 drivers
v0x55a1f2da1bf0_0 .net "a", 0 0, L_0x55a1f3dea460;  1 drivers
v0x55a1f2da1cb0_0 .net "b", 0 0, L_0x55a1f3dea620;  1 drivers
v0x55a1f2daa680_0 .net "ca", 0 0, L_0x55a1f3dea350;  1 drivers
v0x55a1f2daa720_0 .net "cin", 0 0, L_0x55a1f3dea7e0;  1 drivers
v0x55a1f2daa2a0_0 .net "sum", 0 0, L_0x55a1f3dea030;  1 drivers
S_0x55a1f2da47e0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2ddb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d91a20_0 .net "a", 3 0, L_0x55a1f3ded6e0;  1 drivers
v0x55a1f2d91b20_0 .net "b", 3 0, L_0x55a1f3ded780;  1 drivers
v0x55a1f2d850d0_0 .net "ca", 3 0, L_0x55a1f3ded570;  1 drivers
v0x55a1f2d851c0_0 .net "cin", 3 0, L_0x55a1f3ded870;  1 drivers
v0x55a1f2d78780_0 .net "sum", 3 0, L_0x55a1f3ded4d0;  1 drivers
L_0x55a1f3deb490 .part L_0x55a1f3ded6e0, 0, 1;
L_0x55a1f3deb5c0 .part L_0x55a1f3ded780, 0, 1;
L_0x55a1f3deb6f0 .part L_0x55a1f3ded870, 0, 1;
L_0x55a1f3debd00 .part L_0x55a1f3ded6e0, 1, 1;
L_0x55a1f3debe30 .part L_0x55a1f3ded780, 1, 1;
L_0x55a1f3debf60 .part L_0x55a1f3ded870, 1, 1;
L_0x55a1f3dec6a0 .part L_0x55a1f3ded6e0, 2, 1;
L_0x55a1f3dec7d0 .part L_0x55a1f3ded780, 2, 1;
L_0x55a1f3dec950 .part L_0x55a1f3ded870, 2, 1;
L_0x55a1f3decf20 .part L_0x55a1f3ded6e0, 3, 1;
L_0x55a1f3ded0e0 .part L_0x55a1f3ded780, 3, 1;
L_0x55a1f3ded2a0 .part L_0x55a1f3ded870, 3, 1;
L_0x55a1f3ded4d0 .concat8 [ 1 1 1 1], L_0x55a1f3deaf30, L_0x55a1f3deb890, L_0x55a1f3dec140, L_0x55a1f3decaf0;
L_0x55a1f3ded570 .concat8 [ 1 1 1 1], L_0x55a1f3deb380, L_0x55a1f3debbf0, L_0x55a1f3dec590, L_0x55a1f3dece10;
S_0x55a1f2da4400 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2da47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dea9a0 .functor XOR 1, L_0x55a1f3deb490, L_0x55a1f3deb5c0, C4<0>, C4<0>;
L_0x55a1f3deaf30 .functor XOR 1, L_0x55a1f3dea9a0, L_0x55a1f3deb6f0, C4<0>, C4<0>;
L_0x55a1f3deaff0 .functor AND 1, L_0x55a1f3deb490, L_0x55a1f3deb5c0, C4<1>, C4<1>;
L_0x55a1f3deb100 .functor AND 1, L_0x55a1f3deb490, L_0x55a1f3deb6f0, C4<1>, C4<1>;
L_0x55a1f3deb1c0 .functor OR 1, L_0x55a1f3deaff0, L_0x55a1f3deb100, C4<0>, C4<0>;
L_0x55a1f3deb2d0 .functor AND 1, L_0x55a1f3deb6f0, L_0x55a1f3deb5c0, C4<1>, C4<1>;
L_0x55a1f3deb380 .functor OR 1, L_0x55a1f3deb1c0, L_0x55a1f3deb2d0, C4<0>, C4<0>;
v0x55a1f2da1450_0 .net *"_s0", 0 0, L_0x55a1f3dea9a0;  1 drivers
v0x55a1f2da14f0_0 .net *"_s10", 0 0, L_0x55a1f3deb2d0;  1 drivers
v0x55a1f2da8780_0 .net *"_s4", 0 0, L_0x55a1f3deaff0;  1 drivers
v0x55a1f2da8870_0 .net *"_s6", 0 0, L_0x55a1f3deb100;  1 drivers
v0x55a1f2da9bb0_0 .net *"_s8", 0 0, L_0x55a1f3deb1c0;  1 drivers
v0x55a1f2da5830_0 .net "a", 0 0, L_0x55a1f3deb490;  1 drivers
v0x55a1f2da58f0_0 .net "b", 0 0, L_0x55a1f3deb5c0;  1 drivers
v0x55a1f2da6c60_0 .net "ca", 0 0, L_0x55a1f3deb380;  1 drivers
v0x55a1f2da6d00_0 .net "cin", 0 0, L_0x55a1f3deb6f0;  1 drivers
v0x55a1f2da28e0_0 .net "sum", 0 0, L_0x55a1f3deaf30;  1 drivers
S_0x55a1f2da3d10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2da47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3deb820 .functor XOR 1, L_0x55a1f3debd00, L_0x55a1f3debe30, C4<0>, C4<0>;
L_0x55a1f3deb890 .functor XOR 1, L_0x55a1f3deb820, L_0x55a1f3debf60, C4<0>, C4<0>;
L_0x55a1f3deb900 .functor AND 1, L_0x55a1f3debd00, L_0x55a1f3debe30, C4<1>, C4<1>;
L_0x55a1f3deb970 .functor AND 1, L_0x55a1f3debd00, L_0x55a1f3debf60, C4<1>, C4<1>;
L_0x55a1f3deba30 .functor OR 1, L_0x55a1f3deb900, L_0x55a1f3deb970, C4<0>, C4<0>;
L_0x55a1f3debb40 .functor AND 1, L_0x55a1f3debf60, L_0x55a1f3debe30, C4<1>, C4<1>;
L_0x55a1f3debbf0 .functor OR 1, L_0x55a1f3deba30, L_0x55a1f3debb40, C4<0>, C4<0>;
v0x55a1f2d9f9d0_0 .net *"_s0", 0 0, L_0x55a1f3deb820;  1 drivers
v0x55a1f2d9fab0_0 .net *"_s10", 0 0, L_0x55a1f3debb40;  1 drivers
v0x55a1f2da0d60_0 .net *"_s4", 0 0, L_0x55a1f3deb900;  1 drivers
v0x55a1f2da0e30_0 .net *"_s6", 0 0, L_0x55a1f3deb970;  1 drivers
v0x55a1f2d951b0_0 .net *"_s8", 0 0, L_0x55a1f3deba30;  1 drivers
v0x55a1f2d95290_0 .net "a", 0 0, L_0x55a1f3debd00;  1 drivers
v0x55a1f2d9dc40_0 .net "b", 0 0, L_0x55a1f3debe30;  1 drivers
v0x55a1f2d9dd00_0 .net "ca", 0 0, L_0x55a1f3debbf0;  1 drivers
v0x55a1f2d9d860_0 .net "cin", 0 0, L_0x55a1f3debf60;  1 drivers
v0x55a1f2d9d900_0 .net "sum", 0 0, L_0x55a1f3deb890;  1 drivers
S_0x55a1f2d94d90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2da47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dec0d0 .functor XOR 1, L_0x55a1f3dec6a0, L_0x55a1f3dec7d0, C4<0>, C4<0>;
L_0x55a1f3dec140 .functor XOR 1, L_0x55a1f3dec0d0, L_0x55a1f3dec950, C4<0>, C4<0>;
L_0x55a1f3dec200 .functor AND 1, L_0x55a1f3dec6a0, L_0x55a1f3dec7d0, C4<1>, C4<1>;
L_0x55a1f3dec310 .functor AND 1, L_0x55a1f3dec6a0, L_0x55a1f3dec950, C4<1>, C4<1>;
L_0x55a1f3dec3d0 .functor OR 1, L_0x55a1f3dec200, L_0x55a1f3dec310, C4<0>, C4<0>;
L_0x55a1f3dec4e0 .functor AND 1, L_0x55a1f3dec950, L_0x55a1f3dec7d0, C4<1>, C4<1>;
L_0x55a1f3dec590 .functor OR 1, L_0x55a1f3dec3d0, L_0x55a1f3dec4e0, C4<0>, C4<0>;
v0x55a1f2d9acf0_0 .net *"_s0", 0 0, L_0x55a1f3dec0d0;  1 drivers
v0x55a1f2d9adb0_0 .net *"_s10", 0 0, L_0x55a1f3dec4e0;  1 drivers
v0x55a1f2d9a910_0 .net *"_s4", 0 0, L_0x55a1f3dec200;  1 drivers
v0x55a1f2d9aa00_0 .net *"_s6", 0 0, L_0x55a1f3dec310;  1 drivers
v0x55a1f2d97da0_0 .net *"_s8", 0 0, L_0x55a1f3dec3d0;  1 drivers
v0x55a1f2d979c0_0 .net "a", 0 0, L_0x55a1f3dec6a0;  1 drivers
v0x55a1f2d97a80_0 .net "b", 0 0, L_0x55a1f3dec7d0;  1 drivers
v0x55a1f2d94a10_0 .net "ca", 0 0, L_0x55a1f3dec590;  1 drivers
v0x55a1f2d94ad0_0 .net "cin", 0 0, L_0x55a1f3dec950;  1 drivers
v0x55a1f2d9bd40_0 .net "sum", 0 0, L_0x55a1f3dec140;  1 drivers
S_0x55a1f2d9d170 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2da47e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3deca80 .functor XOR 1, L_0x55a1f3decf20, L_0x55a1f3ded0e0, C4<0>, C4<0>;
L_0x55a1f3decaf0 .functor XOR 1, L_0x55a1f3deca80, L_0x55a1f3ded2a0, C4<0>, C4<0>;
L_0x55a1f3decb60 .functor AND 1, L_0x55a1f3decf20, L_0x55a1f3ded0e0, C4<1>, C4<1>;
L_0x55a1f3decbd0 .functor AND 1, L_0x55a1f3decf20, L_0x55a1f3ded2a0, C4<1>, C4<1>;
L_0x55a1f3decc90 .functor OR 1, L_0x55a1f3decb60, L_0x55a1f3decbd0, C4<0>, C4<0>;
L_0x55a1f3decda0 .functor AND 1, L_0x55a1f3ded2a0, L_0x55a1f3ded0e0, C4<1>, C4<1>;
L_0x55a1f3dece10 .functor OR 1, L_0x55a1f3decc90, L_0x55a1f3decda0, C4<0>, C4<0>;
v0x55a1f2d98df0_0 .net *"_s0", 0 0, L_0x55a1f3deca80;  1 drivers
v0x55a1f2d98ed0_0 .net *"_s10", 0 0, L_0x55a1f3decda0;  1 drivers
v0x55a1f2d9a220_0 .net *"_s4", 0 0, L_0x55a1f3decb60;  1 drivers
v0x55a1f2d9a310_0 .net *"_s6", 0 0, L_0x55a1f3decbd0;  1 drivers
v0x55a1f2d95ea0_0 .net *"_s8", 0 0, L_0x55a1f3decc90;  1 drivers
v0x55a1f2d972d0_0 .net "a", 0 0, L_0x55a1f3decf20;  1 drivers
v0x55a1f2d97390_0 .net "b", 0 0, L_0x55a1f3ded0e0;  1 drivers
v0x55a1f2d92f90_0 .net "ca", 0 0, L_0x55a1f3dece10;  1 drivers
v0x55a1f2d93030_0 .net "cin", 0 0, L_0x55a1f3ded2a0;  1 drivers
v0x55a1f2d94320_0 .net "sum", 0 0, L_0x55a1f3decaf0;  1 drivers
S_0x55a1f2d87c50 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2ddb1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d80370_0 .net "a", 3 0, L_0x55a1f3df0080;  1 drivers
v0x55a1f2d80470_0 .net "b", 3 0, L_0x55a1f3df01b0;  1 drivers
v0x55a1f2d7bff0_0 .net "ca", 3 0, L_0x55a1f3deff10;  1 drivers
v0x55a1f2d7c0e0_0 .net "cin", 3 0, L_0x55a1f3df02e0;  1 drivers
v0x55a1f2d7d420_0 .net "sum", 3 0, L_0x55a1f3defe70;  1 drivers
L_0x55a1f3dede30 .part L_0x55a1f3df0080, 0, 1;
L_0x55a1f3dedf60 .part L_0x55a1f3df01b0, 0, 1;
L_0x55a1f3dee090 .part L_0x55a1f3df02e0, 0, 1;
L_0x55a1f3dee6a0 .part L_0x55a1f3df0080, 1, 1;
L_0x55a1f3dee7d0 .part L_0x55a1f3df01b0, 1, 1;
L_0x55a1f3dee900 .part L_0x55a1f3df02e0, 1, 1;
L_0x55a1f3def040 .part L_0x55a1f3df0080, 2, 1;
L_0x55a1f3def170 .part L_0x55a1f3df01b0, 2, 1;
L_0x55a1f3def2f0 .part L_0x55a1f3df02e0, 2, 1;
L_0x55a1f3def8c0 .part L_0x55a1f3df0080, 3, 1;
L_0x55a1f3defa80 .part L_0x55a1f3df01b0, 3, 1;
L_0x55a1f3defc40 .part L_0x55a1f3df02e0, 3, 1;
L_0x55a1f3defe70 .concat8 [ 1 1 1 1], L_0x55a1f3ded910, L_0x55a1f3dee230, L_0x55a1f3deeae0, L_0x55a1f3def490;
L_0x55a1f3deff10 .concat8 [ 1 1 1 1], L_0x55a1f3dedd20, L_0x55a1f3dee590, L_0x55a1f3deef30, L_0x55a1f3def7b0;
S_0x55a1f2d906e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d87c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ded460 .functor XOR 1, L_0x55a1f3dede30, L_0x55a1f3dedf60, C4<0>, C4<0>;
L_0x55a1f3ded910 .functor XOR 1, L_0x55a1f3ded460, L_0x55a1f3dee090, C4<0>, C4<0>;
L_0x55a1f3ded9d0 .functor AND 1, L_0x55a1f3dede30, L_0x55a1f3dedf60, C4<1>, C4<1>;
L_0x55a1f3dedae0 .functor AND 1, L_0x55a1f3dede30, L_0x55a1f3dee090, C4<1>, C4<1>;
L_0x55a1f3dedba0 .functor OR 1, L_0x55a1f3ded9d0, L_0x55a1f3dedae0, C4<0>, C4<0>;
L_0x55a1f3dedcb0 .functor AND 1, L_0x55a1f3dee090, L_0x55a1f3dedf60, C4<1>, C4<1>;
L_0x55a1f3dedd20 .functor OR 1, L_0x55a1f3dedba0, L_0x55a1f3dedcb0, C4<0>, C4<0>;
v0x55a1f2d90300_0 .net *"_s0", 0 0, L_0x55a1f3ded460;  1 drivers
v0x55a1f2d903a0_0 .net *"_s10", 0 0, L_0x55a1f3dedcb0;  1 drivers
v0x55a1f2d87830_0 .net *"_s4", 0 0, L_0x55a1f3ded9d0;  1 drivers
v0x55a1f2d87920_0 .net *"_s6", 0 0, L_0x55a1f3dedae0;  1 drivers
v0x55a1f2d8d790_0 .net *"_s8", 0 0, L_0x55a1f3dedba0;  1 drivers
v0x55a1f2d8d3b0_0 .net "a", 0 0, L_0x55a1f3dede30;  1 drivers
v0x55a1f2d8d470_0 .net "b", 0 0, L_0x55a1f3dedf60;  1 drivers
v0x55a1f2d8a840_0 .net "ca", 0 0, L_0x55a1f3dedd20;  1 drivers
v0x55a1f2d8a8e0_0 .net "cin", 0 0, L_0x55a1f3dee090;  1 drivers
v0x55a1f2d8a460_0 .net "sum", 0 0, L_0x55a1f3ded910;  1 drivers
S_0x55a1f2d874b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d87c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dee1c0 .functor XOR 1, L_0x55a1f3dee6a0, L_0x55a1f3dee7d0, C4<0>, C4<0>;
L_0x55a1f3dee230 .functor XOR 1, L_0x55a1f3dee1c0, L_0x55a1f3dee900, C4<0>, C4<0>;
L_0x55a1f3dee2a0 .functor AND 1, L_0x55a1f3dee6a0, L_0x55a1f3dee7d0, C4<1>, C4<1>;
L_0x55a1f3dee310 .functor AND 1, L_0x55a1f3dee6a0, L_0x55a1f3dee900, C4<1>, C4<1>;
L_0x55a1f3dee3d0 .functor OR 1, L_0x55a1f3dee2a0, L_0x55a1f3dee310, C4<0>, C4<0>;
L_0x55a1f3dee4e0 .functor AND 1, L_0x55a1f3dee900, L_0x55a1f3dee7d0, C4<1>, C4<1>;
L_0x55a1f3dee590 .functor OR 1, L_0x55a1f3dee3d0, L_0x55a1f3dee4e0, C4<0>, C4<0>;
v0x55a1f2d8e7e0_0 .net *"_s0", 0 0, L_0x55a1f3dee1c0;  1 drivers
v0x55a1f2d8e8c0_0 .net *"_s10", 0 0, L_0x55a1f3dee4e0;  1 drivers
v0x55a1f2d8fc10_0 .net *"_s4", 0 0, L_0x55a1f3dee2a0;  1 drivers
v0x55a1f2d8fce0_0 .net *"_s6", 0 0, L_0x55a1f3dee310;  1 drivers
v0x55a1f2d8b890_0 .net *"_s8", 0 0, L_0x55a1f3dee3d0;  1 drivers
v0x55a1f2d8ccc0_0 .net "a", 0 0, L_0x55a1f3dee6a0;  1 drivers
v0x55a1f2d8cd80_0 .net "b", 0 0, L_0x55a1f3dee7d0;  1 drivers
v0x55a1f2d88940_0 .net "ca", 0 0, L_0x55a1f3dee590;  1 drivers
v0x55a1f2d889e0_0 .net "cin", 0 0, L_0x55a1f3dee900;  1 drivers
v0x55a1f2d89d70_0 .net "sum", 0 0, L_0x55a1f3dee230;  1 drivers
S_0x55a1f2d85a30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d87c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3deea70 .functor XOR 1, L_0x55a1f3def040, L_0x55a1f3def170, C4<0>, C4<0>;
L_0x55a1f3deeae0 .functor XOR 1, L_0x55a1f3deea70, L_0x55a1f3def2f0, C4<0>, C4<0>;
L_0x55a1f3deeba0 .functor AND 1, L_0x55a1f3def040, L_0x55a1f3def170, C4<1>, C4<1>;
L_0x55a1f3deecb0 .functor AND 1, L_0x55a1f3def040, L_0x55a1f3def2f0, C4<1>, C4<1>;
L_0x55a1f3deed70 .functor OR 1, L_0x55a1f3deeba0, L_0x55a1f3deecb0, C4<0>, C4<0>;
L_0x55a1f3deee80 .functor AND 1, L_0x55a1f3def2f0, L_0x55a1f3def170, C4<1>, C4<1>;
L_0x55a1f3deef30 .functor OR 1, L_0x55a1f3deed70, L_0x55a1f3deee80, C4<0>, C4<0>;
v0x55a1f2d86dc0_0 .net *"_s0", 0 0, L_0x55a1f3deea70;  1 drivers
v0x55a1f2d86e80_0 .net *"_s10", 0 0, L_0x55a1f3deee80;  1 drivers
v0x55a1f2d7b300_0 .net *"_s4", 0 0, L_0x55a1f3deeba0;  1 drivers
v0x55a1f2d7b3f0_0 .net *"_s6", 0 0, L_0x55a1f3deecb0;  1 drivers
v0x55a1f2d83d90_0 .net *"_s8", 0 0, L_0x55a1f3deed70;  1 drivers
v0x55a1f2d839b0_0 .net "a", 0 0, L_0x55a1f3def040;  1 drivers
v0x55a1f2d83a70_0 .net "b", 0 0, L_0x55a1f3def170;  1 drivers
v0x55a1f2d7aee0_0 .net "ca", 0 0, L_0x55a1f3deef30;  1 drivers
v0x55a1f2d7af80_0 .net "cin", 0 0, L_0x55a1f3def2f0;  1 drivers
v0x55a1f2d80e40_0 .net "sum", 0 0, L_0x55a1f3deeae0;  1 drivers
S_0x55a1f2d80a60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d87c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3def420 .functor XOR 1, L_0x55a1f3def8c0, L_0x55a1f3defa80, C4<0>, C4<0>;
L_0x55a1f3def490 .functor XOR 1, L_0x55a1f3def420, L_0x55a1f3defc40, C4<0>, C4<0>;
L_0x55a1f3def500 .functor AND 1, L_0x55a1f3def8c0, L_0x55a1f3defa80, C4<1>, C4<1>;
L_0x55a1f3def570 .functor AND 1, L_0x55a1f3def8c0, L_0x55a1f3defc40, C4<1>, C4<1>;
L_0x55a1f3def630 .functor OR 1, L_0x55a1f3def500, L_0x55a1f3def570, C4<0>, C4<0>;
L_0x55a1f3def740 .functor AND 1, L_0x55a1f3defc40, L_0x55a1f3defa80, C4<1>, C4<1>;
L_0x55a1f3def7b0 .functor OR 1, L_0x55a1f3def630, L_0x55a1f3def740, C4<0>, C4<0>;
v0x55a1f2d7def0_0 .net *"_s0", 0 0, L_0x55a1f3def420;  1 drivers
v0x55a1f2d7dfd0_0 .net *"_s10", 0 0, L_0x55a1f3def740;  1 drivers
v0x55a1f2d7db10_0 .net *"_s4", 0 0, L_0x55a1f3def500;  1 drivers
v0x55a1f2d7dbe0_0 .net *"_s6", 0 0, L_0x55a1f3def570;  1 drivers
v0x55a1f2d7ab60_0 .net *"_s8", 0 0, L_0x55a1f3def630;  1 drivers
v0x55a1f2d81e90_0 .net "a", 0 0, L_0x55a1f3def8c0;  1 drivers
v0x55a1f2d81f50_0 .net "b", 0 0, L_0x55a1f3defa80;  1 drivers
v0x55a1f2d832c0_0 .net "ca", 0 0, L_0x55a1f3def7b0;  1 drivers
v0x55a1f2d83360_0 .net "cin", 0 0, L_0x55a1f3defc40;  1 drivers
v0x55a1f2d7ef40_0 .net "sum", 0 0, L_0x55a1f3def490;  1 drivers
S_0x55a1f2d6e210 .scope module, "a_13" "sixtyBitAdder" 10 98, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e20b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2be8b50_0 .net/2u *"_s2", 0 0, L_0x7fcc609e20b0;  1 drivers
L_0x7fcc609e20f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2be8c30_0 .net/2u *"_s6", 0 0, L_0x7fcc609e20f8;  1 drivers
v0x55a1f2be8770_0 .net "a", 64 0, L_0x55a1f3e1df90;  1 drivers
v0x55a1f2be8830_0 .net "b", 64 0, L_0x55a1f3e1e030;  1 drivers
v0x55a1f2be57c0_0 .net "ca", 64 0, L_0x55a1f3e1ddb0;  alias, 1 drivers
v0x55a1f2be58a0_0 .net "cin", 64 0, L_0x55a1f3df1a80;  1 drivers
v0x55a1f2becaf0_0 .net "sum", 64 0, L_0x55a1f3e1dc20;  alias, 1 drivers
L_0x55a1f3e07770 .part L_0x55a1f3e1df90, 0, 32;
L_0x55a1f3e07810 .part L_0x55a1f3e1e030, 0, 32;
L_0x55a1f3e078b0 .part L_0x55a1f3df1a80, 0, 32;
L_0x55a1f3e1d950 .part L_0x55a1f3e1df90, 32, 32;
L_0x55a1f3e1da40 .part L_0x55a1f3e1e030, 32, 32;
L_0x55a1f3e1db30 .part L_0x55a1f3df1a80, 32, 32;
L_0x55a1f3e1dc20 .concat8 [ 32 32 1 0], L_0x55a1f3e074a0, L_0x55a1f3e1d680, L_0x7fcc609e20f8;
L_0x55a1f3e1ddb0 .concat8 [ 1 32 32 0], L_0x7fcc609e20b0, L_0x55a1f3e075e0, L_0x55a1f3e1d7c0;
S_0x55a1f2d75540 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2d6e210;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2cac510_0 .net "a", 31 0, L_0x55a1f3e07770;  1 drivers
v0x55a1f2cac610_0 .net "b", 31 0, L_0x55a1f3e07810;  1 drivers
v0x55a1f2ca9560_0 .net "ca", 31 0, L_0x55a1f3e075e0;  1 drivers
v0x55a1f2ca9640_0 .net "cin", 31 0, L_0x55a1f3e078b0;  1 drivers
v0x55a1f2cb0890_0 .net "sum", 31 0, L_0x55a1f3e074a0;  1 drivers
L_0x55a1f3dfc7c0 .part L_0x55a1f3e07770, 0, 16;
L_0x55a1f3dfc860 .part L_0x55a1f3e07810, 0, 16;
L_0x55a1f3dfc900 .part L_0x55a1f3e078b0, 0, 16;
L_0x55a1f3e071d0 .part L_0x55a1f3e07770, 16, 16;
L_0x55a1f3e072c0 .part L_0x55a1f3e07810, 16, 16;
L_0x55a1f3e073b0 .part L_0x55a1f3e078b0, 16, 16;
L_0x55a1f3e074a0 .concat8 [ 16 16 0 0], L_0x55a1f3dfc4c0, L_0x55a1f3e06ed0;
L_0x55a1f3e075e0 .concat8 [ 16 16 0 0], L_0x55a1f3dfc560, L_0x55a1f3e06f70;
S_0x55a1f2d76970 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2d75540;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2d14d70_0 .net "a", 15 0, L_0x55a1f3dfc7c0;  1 drivers
v0x55a1f2d14e50_0 .net "b", 15 0, L_0x55a1f3dfc860;  1 drivers
v0x55a1f2d161a0_0 .net "ca", 15 0, L_0x55a1f3dfc560;  1 drivers
v0x55a1f2d16260_0 .net "cin", 15 0, L_0x55a1f3dfc900;  1 drivers
v0x55a1f2d11e60_0 .net "sum", 15 0, L_0x55a1f3dfc4c0;  1 drivers
L_0x55a1f3df42c0 .part L_0x55a1f3dfc7c0, 0, 4;
L_0x55a1f3df4360 .part L_0x55a1f3dfc860, 0, 4;
L_0x55a1f3df4400 .part L_0x55a1f3dfc900, 0, 4;
L_0x55a1f3df6c50 .part L_0x55a1f3dfc7c0, 4, 4;
L_0x55a1f3df6d40 .part L_0x55a1f3dfc860, 4, 4;
L_0x55a1f3df6e30 .part L_0x55a1f3dfc900, 4, 4;
L_0x55a1f3df9710 .part L_0x55a1f3dfc7c0, 8, 4;
L_0x55a1f3df97b0 .part L_0x55a1f3dfc860, 8, 4;
L_0x55a1f3df98a0 .part L_0x55a1f3dfc900, 8, 4;
L_0x55a1f3dfc0c0 .part L_0x55a1f3dfc7c0, 12, 4;
L_0x55a1f3dfc1f0 .part L_0x55a1f3dfc860, 12, 4;
L_0x55a1f3dfc320 .part L_0x55a1f3dfc900, 12, 4;
L_0x55a1f3dfc4c0 .concat8 [ 4 4 4 4], L_0x55a1f3df40b0, L_0x55a1f3df6a40, L_0x55a1f3df9500, L_0x55a1f3dfbeb0;
L_0x55a1f3dfc560 .concat8 [ 4 4 4 4], L_0x55a1f3df4150, L_0x55a1f3df6ae0, L_0x55a1f3df95a0, L_0x55a1f3dfbf50;
S_0x55a1f2d725f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2d76970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d537f0_0 .net "a", 3 0, L_0x55a1f3df42c0;  1 drivers
v0x55a1f2d538f0_0 .net "b", 3 0, L_0x55a1f3df4360;  1 drivers
v0x55a1f2d59750_0 .net "ca", 3 0, L_0x55a1f3df4150;  1 drivers
v0x55a1f2d59840_0 .net "cin", 3 0, L_0x55a1f3df4400;  1 drivers
v0x55a1f2d59370_0 .net "sum", 3 0, L_0x55a1f3df40b0;  1 drivers
L_0x55a1f3df2070 .part L_0x55a1f3df42c0, 0, 1;
L_0x55a1f3df21a0 .part L_0x55a1f3df4360, 0, 1;
L_0x55a1f3df22d0 .part L_0x55a1f3df4400, 0, 1;
L_0x55a1f3df28e0 .part L_0x55a1f3df42c0, 1, 1;
L_0x55a1f3df2a10 .part L_0x55a1f3df4360, 1, 1;
L_0x55a1f3df2b40 .part L_0x55a1f3df4400, 1, 1;
L_0x55a1f3df3280 .part L_0x55a1f3df42c0, 2, 1;
L_0x55a1f3df33b0 .part L_0x55a1f3df4360, 2, 1;
L_0x55a1f3df3530 .part L_0x55a1f3df4400, 2, 1;
L_0x55a1f3df3b00 .part L_0x55a1f3df42c0, 3, 1;
L_0x55a1f3df3cc0 .part L_0x55a1f3df4360, 3, 1;
L_0x55a1f3df3e80 .part L_0x55a1f3df4400, 3, 1;
L_0x55a1f3df40b0 .concat8 [ 1 1 1 1], L_0x55a1f3defe00, L_0x55a1f3df2470, L_0x55a1f3df2d20, L_0x55a1f3df36d0;
L_0x55a1f3df4150 .concat8 [ 1 1 1 1], L_0x55a1f3df1f60, L_0x55a1f3df27d0, L_0x55a1f3df3170, L_0x55a1f3df39f0;
S_0x55a1f2d73a20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d725f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df0410 .functor XOR 1, L_0x55a1f3df2070, L_0x55a1f3df21a0, C4<0>, C4<0>;
L_0x55a1f3defe00 .functor XOR 1, L_0x55a1f3df0410, L_0x55a1f3df22d0, C4<0>, C4<0>;
L_0x55a1f3df1c10 .functor AND 1, L_0x55a1f3df2070, L_0x55a1f3df21a0, C4<1>, C4<1>;
L_0x55a1f3df1d20 .functor AND 1, L_0x55a1f3df2070, L_0x55a1f3df22d0, C4<1>, C4<1>;
L_0x55a1f3df1de0 .functor OR 1, L_0x55a1f3df1c10, L_0x55a1f3df1d20, C4<0>, C4<0>;
L_0x55a1f3df1ef0 .functor AND 1, L_0x55a1f3df22d0, L_0x55a1f3df21a0, C4<1>, C4<1>;
L_0x55a1f3df1f60 .functor OR 1, L_0x55a1f3df1de0, L_0x55a1f3df1ef0, C4<0>, C4<0>;
v0x55a1f2d6f6a0_0 .net *"_s0", 0 0, L_0x55a1f3df0410;  1 drivers
v0x55a1f2d6f740_0 .net *"_s10", 0 0, L_0x55a1f3df1ef0;  1 drivers
v0x55a1f2d70ad0_0 .net *"_s4", 0 0, L_0x55a1f3df1c10;  1 drivers
v0x55a1f2d70ba0_0 .net *"_s6", 0 0, L_0x55a1f3df1d20;  1 drivers
v0x55a1f2d6c790_0 .net *"_s8", 0 0, L_0x55a1f3df1de0;  1 drivers
v0x55a1f2d6db20_0 .net "a", 0 0, L_0x55a1f3df2070;  1 drivers
v0x55a1f2d6dbe0_0 .net "b", 0 0, L_0x55a1f3df21a0;  1 drivers
v0x55a1f2d61f70_0 .net "ca", 0 0, L_0x55a1f3df1f60;  1 drivers
v0x55a1f2d62010_0 .net "cin", 0 0, L_0x55a1f3df22d0;  1 drivers
v0x55a1f2d6aa00_0 .net "sum", 0 0, L_0x55a1f3defe00;  1 drivers
S_0x55a1f2d6a620 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d725f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df2400 .functor XOR 1, L_0x55a1f3df28e0, L_0x55a1f3df2a10, C4<0>, C4<0>;
L_0x55a1f3df2470 .functor XOR 1, L_0x55a1f3df2400, L_0x55a1f3df2b40, C4<0>, C4<0>;
L_0x55a1f3df24e0 .functor AND 1, L_0x55a1f3df28e0, L_0x55a1f3df2a10, C4<1>, C4<1>;
L_0x55a1f3df2550 .functor AND 1, L_0x55a1f3df28e0, L_0x55a1f3df2b40, C4<1>, C4<1>;
L_0x55a1f3df2610 .functor OR 1, L_0x55a1f3df24e0, L_0x55a1f3df2550, C4<0>, C4<0>;
L_0x55a1f3df2720 .functor AND 1, L_0x55a1f3df2b40, L_0x55a1f3df2a10, C4<1>, C4<1>;
L_0x55a1f3df27d0 .functor OR 1, L_0x55a1f3df2610, L_0x55a1f3df2720, C4<0>, C4<0>;
v0x55a1f2d61b50_0 .net *"_s0", 0 0, L_0x55a1f3df2400;  1 drivers
v0x55a1f2d61c30_0 .net *"_s10", 0 0, L_0x55a1f3df2720;  1 drivers
v0x55a1f2d67ab0_0 .net *"_s4", 0 0, L_0x55a1f3df24e0;  1 drivers
v0x55a1f2d67b80_0 .net *"_s6", 0 0, L_0x55a1f3df2550;  1 drivers
v0x55a1f2d676d0_0 .net *"_s8", 0 0, L_0x55a1f3df2610;  1 drivers
v0x55a1f2d64b60_0 .net "a", 0 0, L_0x55a1f3df28e0;  1 drivers
v0x55a1f2d64c20_0 .net "b", 0 0, L_0x55a1f3df2a10;  1 drivers
v0x55a1f2d64780_0 .net "ca", 0 0, L_0x55a1f3df27d0;  1 drivers
v0x55a1f2d64820_0 .net "cin", 0 0, L_0x55a1f3df2b40;  1 drivers
v0x55a1f2d617d0_0 .net "sum", 0 0, L_0x55a1f3df2470;  1 drivers
S_0x55a1f2d68b00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d725f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df2cb0 .functor XOR 1, L_0x55a1f3df3280, L_0x55a1f3df33b0, C4<0>, C4<0>;
L_0x55a1f3df2d20 .functor XOR 1, L_0x55a1f3df2cb0, L_0x55a1f3df3530, C4<0>, C4<0>;
L_0x55a1f3df2de0 .functor AND 1, L_0x55a1f3df3280, L_0x55a1f3df33b0, C4<1>, C4<1>;
L_0x55a1f3df2ef0 .functor AND 1, L_0x55a1f3df3280, L_0x55a1f3df3530, C4<1>, C4<1>;
L_0x55a1f3df2fb0 .functor OR 1, L_0x55a1f3df2de0, L_0x55a1f3df2ef0, C4<0>, C4<0>;
L_0x55a1f3df30c0 .functor AND 1, L_0x55a1f3df3530, L_0x55a1f3df33b0, C4<1>, C4<1>;
L_0x55a1f3df3170 .functor OR 1, L_0x55a1f3df2fb0, L_0x55a1f3df30c0, C4<0>, C4<0>;
v0x55a1f2d69f30_0 .net *"_s0", 0 0, L_0x55a1f3df2cb0;  1 drivers
v0x55a1f2d69ff0_0 .net *"_s10", 0 0, L_0x55a1f3df30c0;  1 drivers
v0x55a1f2d65bb0_0 .net *"_s4", 0 0, L_0x55a1f3df2de0;  1 drivers
v0x55a1f2d65ca0_0 .net *"_s6", 0 0, L_0x55a1f3df2ef0;  1 drivers
v0x55a1f2d66fe0_0 .net *"_s8", 0 0, L_0x55a1f3df2fb0;  1 drivers
v0x55a1f2d62c60_0 .net "a", 0 0, L_0x55a1f3df3280;  1 drivers
v0x55a1f2d62d20_0 .net "b", 0 0, L_0x55a1f3df33b0;  1 drivers
v0x55a1f2d64090_0 .net "ca", 0 0, L_0x55a1f3df3170;  1 drivers
v0x55a1f2d64150_0 .net "cin", 0 0, L_0x55a1f3df3530;  1 drivers
v0x55a1f2d5fcb0_0 .net "sum", 0 0, L_0x55a1f3df2d20;  1 drivers
S_0x55a1f2d610e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d725f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df3660 .functor XOR 1, L_0x55a1f3df3b00, L_0x55a1f3df3cc0, C4<0>, C4<0>;
L_0x55a1f3df36d0 .functor XOR 1, L_0x55a1f3df3660, L_0x55a1f3df3e80, C4<0>, C4<0>;
L_0x55a1f3df3740 .functor AND 1, L_0x55a1f3df3b00, L_0x55a1f3df3cc0, C4<1>, C4<1>;
L_0x55a1f3df37b0 .functor AND 1, L_0x55a1f3df3b00, L_0x55a1f3df3e80, C4<1>, C4<1>;
L_0x55a1f3df3870 .functor OR 1, L_0x55a1f3df3740, L_0x55a1f3df37b0, C4<0>, C4<0>;
L_0x55a1f3df3980 .functor AND 1, L_0x55a1f3df3e80, L_0x55a1f3df3cc0, C4<1>, C4<1>;
L_0x55a1f3df39f0 .functor OR 1, L_0x55a1f3df3870, L_0x55a1f3df3980, C4<0>, C4<0>;
v0x55a1f2d5e550_0 .net *"_s0", 0 0, L_0x55a1f3df3660;  1 drivers
v0x55a1f2d5e630_0 .net *"_s10", 0 0, L_0x55a1f3df3980;  1 drivers
v0x55a1f2d51090_0 .net *"_s4", 0 0, L_0x55a1f3df3740;  1 drivers
v0x55a1f2d51180_0 .net *"_s6", 0 0, L_0x55a1f3df37b0;  1 drivers
v0x55a1f2d44740_0 .net *"_s8", 0 0, L_0x55a1f3df3870;  1 drivers
v0x55a1f2d53c10_0 .net "a", 0 0, L_0x55a1f3df3b00;  1 drivers
v0x55a1f2d53cd0_0 .net "b", 0 0, L_0x55a1f3df3cc0;  1 drivers
v0x55a1f2d5c6a0_0 .net "ca", 0 0, L_0x55a1f3df39f0;  1 drivers
v0x55a1f2d5c740_0 .net "cin", 0 0, L_0x55a1f3df3e80;  1 drivers
v0x55a1f2d5c2c0_0 .net "sum", 0 0, L_0x55a1f3df36d0;  1 drivers
S_0x55a1f2d56800 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2d76970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d43400_0 .net "a", 3 0, L_0x55a1f3df6c50;  1 drivers
v0x55a1f2d43500_0 .net "b", 3 0, L_0x55a1f3df6d40;  1 drivers
v0x55a1f2d43020_0 .net "ca", 3 0, L_0x55a1f3df6ae0;  1 drivers
v0x55a1f2d43110_0 .net "cin", 3 0, L_0x55a1f3df6e30;  1 drivers
v0x55a1f2d3a550_0 .net "sum", 3 0, L_0x55a1f3df6a40;  1 drivers
L_0x55a1f3df4a00 .part L_0x55a1f3df6c50, 0, 1;
L_0x55a1f3df4b30 .part L_0x55a1f3df6d40, 0, 1;
L_0x55a1f3df4c60 .part L_0x55a1f3df6e30, 0, 1;
L_0x55a1f3df5270 .part L_0x55a1f3df6c50, 1, 1;
L_0x55a1f3df53a0 .part L_0x55a1f3df6d40, 1, 1;
L_0x55a1f3df54d0 .part L_0x55a1f3df6e30, 1, 1;
L_0x55a1f3df5c10 .part L_0x55a1f3df6c50, 2, 1;
L_0x55a1f3df5d40 .part L_0x55a1f3df6d40, 2, 1;
L_0x55a1f3df5ec0 .part L_0x55a1f3df6e30, 2, 1;
L_0x55a1f3df6490 .part L_0x55a1f3df6c50, 3, 1;
L_0x55a1f3df6650 .part L_0x55a1f3df6d40, 3, 1;
L_0x55a1f3df6810 .part L_0x55a1f3df6e30, 3, 1;
L_0x55a1f3df6a40 .concat8 [ 1 1 1 1], L_0x55a1f3df44a0, L_0x55a1f3df4e00, L_0x55a1f3df56b0, L_0x55a1f3df6060;
L_0x55a1f3df6ae0 .concat8 [ 1 1 1 1], L_0x55a1f3df48f0, L_0x55a1f3df5160, L_0x55a1f3df5b00, L_0x55a1f3df6380;
S_0x55a1f2d56420 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d56800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df4040 .functor XOR 1, L_0x55a1f3df4a00, L_0x55a1f3df4b30, C4<0>, C4<0>;
L_0x55a1f3df44a0 .functor XOR 1, L_0x55a1f3df4040, L_0x55a1f3df4c60, C4<0>, C4<0>;
L_0x55a1f3df4560 .functor AND 1, L_0x55a1f3df4a00, L_0x55a1f3df4b30, C4<1>, C4<1>;
L_0x55a1f3df4670 .functor AND 1, L_0x55a1f3df4a00, L_0x55a1f3df4c60, C4<1>, C4<1>;
L_0x55a1f3df4730 .functor OR 1, L_0x55a1f3df4560, L_0x55a1f3df4670, C4<0>, C4<0>;
L_0x55a1f3df4840 .functor AND 1, L_0x55a1f3df4c60, L_0x55a1f3df4b30, C4<1>, C4<1>;
L_0x55a1f3df48f0 .functor OR 1, L_0x55a1f3df4730, L_0x55a1f3df4840, C4<0>, C4<0>;
v0x55a1f2d53470_0 .net *"_s0", 0 0, L_0x55a1f3df4040;  1 drivers
v0x55a1f2d53510_0 .net *"_s10", 0 0, L_0x55a1f3df4840;  1 drivers
v0x55a1f2d5a7a0_0 .net *"_s4", 0 0, L_0x55a1f3df4560;  1 drivers
v0x55a1f2d5a890_0 .net *"_s6", 0 0, L_0x55a1f3df4670;  1 drivers
v0x55a1f2d5bbd0_0 .net *"_s8", 0 0, L_0x55a1f3df4730;  1 drivers
v0x55a1f2d57850_0 .net "a", 0 0, L_0x55a1f3df4a00;  1 drivers
v0x55a1f2d57910_0 .net "b", 0 0, L_0x55a1f3df4b30;  1 drivers
v0x55a1f2d58c80_0 .net "ca", 0 0, L_0x55a1f3df48f0;  1 drivers
v0x55a1f2d58d20_0 .net "cin", 0 0, L_0x55a1f3df4c60;  1 drivers
v0x55a1f2d54900_0 .net "sum", 0 0, L_0x55a1f3df44a0;  1 drivers
S_0x55a1f2d55d30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d56800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df4d90 .functor XOR 1, L_0x55a1f3df5270, L_0x55a1f3df53a0, C4<0>, C4<0>;
L_0x55a1f3df4e00 .functor XOR 1, L_0x55a1f3df4d90, L_0x55a1f3df54d0, C4<0>, C4<0>;
L_0x55a1f3df4e70 .functor AND 1, L_0x55a1f3df5270, L_0x55a1f3df53a0, C4<1>, C4<1>;
L_0x55a1f3df4ee0 .functor AND 1, L_0x55a1f3df5270, L_0x55a1f3df54d0, C4<1>, C4<1>;
L_0x55a1f3df4fa0 .functor OR 1, L_0x55a1f3df4e70, L_0x55a1f3df4ee0, C4<0>, C4<0>;
L_0x55a1f3df50b0 .functor AND 1, L_0x55a1f3df54d0, L_0x55a1f3df53a0, C4<1>, C4<1>;
L_0x55a1f3df5160 .functor OR 1, L_0x55a1f3df4fa0, L_0x55a1f3df50b0, C4<0>, C4<0>;
v0x55a1f2d519f0_0 .net *"_s0", 0 0, L_0x55a1f3df4d90;  1 drivers
v0x55a1f2d51ad0_0 .net *"_s10", 0 0, L_0x55a1f3df50b0;  1 drivers
v0x55a1f2d52d80_0 .net *"_s4", 0 0, L_0x55a1f3df4e70;  1 drivers
v0x55a1f2d52e50_0 .net *"_s6", 0 0, L_0x55a1f3df4ee0;  1 drivers
v0x55a1f2d472c0_0 .net *"_s8", 0 0, L_0x55a1f3df4fa0;  1 drivers
v0x55a1f2d4fd50_0 .net "a", 0 0, L_0x55a1f3df5270;  1 drivers
v0x55a1f2d4fe10_0 .net "b", 0 0, L_0x55a1f3df53a0;  1 drivers
v0x55a1f2d4f970_0 .net "ca", 0 0, L_0x55a1f3df5160;  1 drivers
v0x55a1f2d4fa10_0 .net "cin", 0 0, L_0x55a1f3df54d0;  1 drivers
v0x55a1f2d46ea0_0 .net "sum", 0 0, L_0x55a1f3df4e00;  1 drivers
S_0x55a1f2d4ce00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d56800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df5640 .functor XOR 1, L_0x55a1f3df5c10, L_0x55a1f3df5d40, C4<0>, C4<0>;
L_0x55a1f3df56b0 .functor XOR 1, L_0x55a1f3df5640, L_0x55a1f3df5ec0, C4<0>, C4<0>;
L_0x55a1f3df5770 .functor AND 1, L_0x55a1f3df5c10, L_0x55a1f3df5d40, C4<1>, C4<1>;
L_0x55a1f3df5880 .functor AND 1, L_0x55a1f3df5c10, L_0x55a1f3df5ec0, C4<1>, C4<1>;
L_0x55a1f3df5940 .functor OR 1, L_0x55a1f3df5770, L_0x55a1f3df5880, C4<0>, C4<0>;
L_0x55a1f3df5a50 .functor AND 1, L_0x55a1f3df5ec0, L_0x55a1f3df5d40, C4<1>, C4<1>;
L_0x55a1f3df5b00 .functor OR 1, L_0x55a1f3df5940, L_0x55a1f3df5a50, C4<0>, C4<0>;
v0x55a1f2d4ca20_0 .net *"_s0", 0 0, L_0x55a1f3df5640;  1 drivers
v0x55a1f2d4cae0_0 .net *"_s10", 0 0, L_0x55a1f3df5a50;  1 drivers
v0x55a1f2d49eb0_0 .net *"_s4", 0 0, L_0x55a1f3df5770;  1 drivers
v0x55a1f2d49fa0_0 .net *"_s6", 0 0, L_0x55a1f3df5880;  1 drivers
v0x55a1f2d49ad0_0 .net *"_s8", 0 0, L_0x55a1f3df5940;  1 drivers
v0x55a1f2d46b20_0 .net "a", 0 0, L_0x55a1f3df5c10;  1 drivers
v0x55a1f2d46be0_0 .net "b", 0 0, L_0x55a1f3df5d40;  1 drivers
v0x55a1f2d4de50_0 .net "ca", 0 0, L_0x55a1f3df5b00;  1 drivers
v0x55a1f2d4def0_0 .net "cin", 0 0, L_0x55a1f3df5ec0;  1 drivers
v0x55a1f2d4f280_0 .net "sum", 0 0, L_0x55a1f3df56b0;  1 drivers
S_0x55a1f2d4af00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d56800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df5ff0 .functor XOR 1, L_0x55a1f3df6490, L_0x55a1f3df6650, C4<0>, C4<0>;
L_0x55a1f3df6060 .functor XOR 1, L_0x55a1f3df5ff0, L_0x55a1f3df6810, C4<0>, C4<0>;
L_0x55a1f3df60d0 .functor AND 1, L_0x55a1f3df6490, L_0x55a1f3df6650, C4<1>, C4<1>;
L_0x55a1f3df6140 .functor AND 1, L_0x55a1f3df6490, L_0x55a1f3df6810, C4<1>, C4<1>;
L_0x55a1f3df6200 .functor OR 1, L_0x55a1f3df60d0, L_0x55a1f3df6140, C4<0>, C4<0>;
L_0x55a1f3df6310 .functor AND 1, L_0x55a1f3df6810, L_0x55a1f3df6650, C4<1>, C4<1>;
L_0x55a1f3df6380 .functor OR 1, L_0x55a1f3df6200, L_0x55a1f3df6310, C4<0>, C4<0>;
v0x55a1f2d4c330_0 .net *"_s0", 0 0, L_0x55a1f3df5ff0;  1 drivers
v0x55a1f2d4c410_0 .net *"_s10", 0 0, L_0x55a1f3df6310;  1 drivers
v0x55a1f2d47fb0_0 .net *"_s4", 0 0, L_0x55a1f3df60d0;  1 drivers
v0x55a1f2d48080_0 .net *"_s6", 0 0, L_0x55a1f3df6140;  1 drivers
v0x55a1f2d493e0_0 .net *"_s8", 0 0, L_0x55a1f3df6200;  1 drivers
v0x55a1f2d450a0_0 .net "a", 0 0, L_0x55a1f3df6490;  1 drivers
v0x55a1f2d45160_0 .net "b", 0 0, L_0x55a1f3df6650;  1 drivers
v0x55a1f2d46430_0 .net "ca", 0 0, L_0x55a1f3df6380;  1 drivers
v0x55a1f2d464d0_0 .net "cin", 0 0, L_0x55a1f3df6810;  1 drivers
v0x55a1f2d3a970_0 .net "sum", 0 0, L_0x55a1f3df6060;  1 drivers
S_0x55a1f2d404b0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2d76970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d2bd10_0 .net "a", 3 0, L_0x55a1f3df9710;  1 drivers
v0x55a1f2d2be10_0 .net "b", 3 0, L_0x55a1f3df97b0;  1 drivers
v0x55a1f2d2d0a0_0 .net "ca", 3 0, L_0x55a1f3df95a0;  1 drivers
v0x55a1f2d2d190_0 .net "cin", 3 0, L_0x55a1f3df98a0;  1 drivers
v0x55a1f2d2a7a0_0 .net "sum", 3 0, L_0x55a1f3df9500;  1 drivers
L_0x55a1f3df74c0 .part L_0x55a1f3df9710, 0, 1;
L_0x55a1f3df75f0 .part L_0x55a1f3df97b0, 0, 1;
L_0x55a1f3df7720 .part L_0x55a1f3df98a0, 0, 1;
L_0x55a1f3df7d30 .part L_0x55a1f3df9710, 1, 1;
L_0x55a1f3df7e60 .part L_0x55a1f3df97b0, 1, 1;
L_0x55a1f3df7f90 .part L_0x55a1f3df98a0, 1, 1;
L_0x55a1f3df86d0 .part L_0x55a1f3df9710, 2, 1;
L_0x55a1f3df8800 .part L_0x55a1f3df97b0, 2, 1;
L_0x55a1f3df8980 .part L_0x55a1f3df98a0, 2, 1;
L_0x55a1f3df8f50 .part L_0x55a1f3df9710, 3, 1;
L_0x55a1f3df9110 .part L_0x55a1f3df97b0, 3, 1;
L_0x55a1f3df92d0 .part L_0x55a1f3df98a0, 3, 1;
L_0x55a1f3df9500 .concat8 [ 1 1 1 1], L_0x55a1f3df6f60, L_0x55a1f3df78c0, L_0x55a1f3df8170, L_0x55a1f3df8b20;
L_0x55a1f3df95a0 .concat8 [ 1 1 1 1], L_0x55a1f3df73b0, L_0x55a1f3df7c20, L_0x55a1f3df85c0, L_0x55a1f3df8e40;
S_0x55a1f2d400d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d404b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df69d0 .functor XOR 1, L_0x55a1f3df74c0, L_0x55a1f3df75f0, C4<0>, C4<0>;
L_0x55a1f3df6f60 .functor XOR 1, L_0x55a1f3df69d0, L_0x55a1f3df7720, C4<0>, C4<0>;
L_0x55a1f3df7020 .functor AND 1, L_0x55a1f3df74c0, L_0x55a1f3df75f0, C4<1>, C4<1>;
L_0x55a1f3df7130 .functor AND 1, L_0x55a1f3df74c0, L_0x55a1f3df7720, C4<1>, C4<1>;
L_0x55a1f3df71f0 .functor OR 1, L_0x55a1f3df7020, L_0x55a1f3df7130, C4<0>, C4<0>;
L_0x55a1f3df7300 .functor AND 1, L_0x55a1f3df7720, L_0x55a1f3df75f0, C4<1>, C4<1>;
L_0x55a1f3df73b0 .functor OR 1, L_0x55a1f3df71f0, L_0x55a1f3df7300, C4<0>, C4<0>;
v0x55a1f2d3d560_0 .net *"_s0", 0 0, L_0x55a1f3df69d0;  1 drivers
v0x55a1f2d3d600_0 .net *"_s10", 0 0, L_0x55a1f3df7300;  1 drivers
v0x55a1f2d3d180_0 .net *"_s4", 0 0, L_0x55a1f3df7020;  1 drivers
v0x55a1f2d3d270_0 .net *"_s6", 0 0, L_0x55a1f3df7130;  1 drivers
v0x55a1f2d3a1d0_0 .net *"_s8", 0 0, L_0x55a1f3df71f0;  1 drivers
v0x55a1f2d41500_0 .net "a", 0 0, L_0x55a1f3df74c0;  1 drivers
v0x55a1f2d415c0_0 .net "b", 0 0, L_0x55a1f3df75f0;  1 drivers
v0x55a1f2d42930_0 .net "ca", 0 0, L_0x55a1f3df73b0;  1 drivers
v0x55a1f2d429d0_0 .net "cin", 0 0, L_0x55a1f3df7720;  1 drivers
v0x55a1f2d3e5b0_0 .net "sum", 0 0, L_0x55a1f3df6f60;  1 drivers
S_0x55a1f2d3f9e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d404b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df7850 .functor XOR 1, L_0x55a1f3df7d30, L_0x55a1f3df7e60, C4<0>, C4<0>;
L_0x55a1f3df78c0 .functor XOR 1, L_0x55a1f3df7850, L_0x55a1f3df7f90, C4<0>, C4<0>;
L_0x55a1f3df7930 .functor AND 1, L_0x55a1f3df7d30, L_0x55a1f3df7e60, C4<1>, C4<1>;
L_0x55a1f3df79a0 .functor AND 1, L_0x55a1f3df7d30, L_0x55a1f3df7f90, C4<1>, C4<1>;
L_0x55a1f3df7a60 .functor OR 1, L_0x55a1f3df7930, L_0x55a1f3df79a0, C4<0>, C4<0>;
L_0x55a1f3df7b70 .functor AND 1, L_0x55a1f3df7f90, L_0x55a1f3df7e60, C4<1>, C4<1>;
L_0x55a1f3df7c20 .functor OR 1, L_0x55a1f3df7a60, L_0x55a1f3df7b70, C4<0>, C4<0>;
v0x55a1f2d3b660_0 .net *"_s0", 0 0, L_0x55a1f3df7850;  1 drivers
v0x55a1f2d3b740_0 .net *"_s10", 0 0, L_0x55a1f3df7b70;  1 drivers
v0x55a1f2d3ca90_0 .net *"_s4", 0 0, L_0x55a1f3df7930;  1 drivers
v0x55a1f2d3cb60_0 .net *"_s6", 0 0, L_0x55a1f3df79a0;  1 drivers
v0x55a1f2d38750_0 .net *"_s8", 0 0, L_0x55a1f3df7a60;  1 drivers
v0x55a1f2d38830_0 .net "a", 0 0, L_0x55a1f3df7d30;  1 drivers
v0x55a1f2d39ae0_0 .net "b", 0 0, L_0x55a1f3df7e60;  1 drivers
v0x55a1f2d39ba0_0 .net "ca", 0 0, L_0x55a1f3df7c20;  1 drivers
v0x55a1f2d2df30_0 .net "cin", 0 0, L_0x55a1f3df7f90;  1 drivers
v0x55a1f2d2dfd0_0 .net "sum", 0 0, L_0x55a1f3df78c0;  1 drivers
S_0x55a1f2d369c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d404b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df8100 .functor XOR 1, L_0x55a1f3df86d0, L_0x55a1f3df8800, C4<0>, C4<0>;
L_0x55a1f3df8170 .functor XOR 1, L_0x55a1f3df8100, L_0x55a1f3df8980, C4<0>, C4<0>;
L_0x55a1f3df8230 .functor AND 1, L_0x55a1f3df86d0, L_0x55a1f3df8800, C4<1>, C4<1>;
L_0x55a1f3df8340 .functor AND 1, L_0x55a1f3df86d0, L_0x55a1f3df8980, C4<1>, C4<1>;
L_0x55a1f3df8400 .functor OR 1, L_0x55a1f3df8230, L_0x55a1f3df8340, C4<0>, C4<0>;
L_0x55a1f3df8510 .functor AND 1, L_0x55a1f3df8980, L_0x55a1f3df8800, C4<1>, C4<1>;
L_0x55a1f3df85c0 .functor OR 1, L_0x55a1f3df8400, L_0x55a1f3df8510, C4<0>, C4<0>;
v0x55a1f2d365e0_0 .net *"_s0", 0 0, L_0x55a1f3df8100;  1 drivers
v0x55a1f2d366a0_0 .net *"_s10", 0 0, L_0x55a1f3df8510;  1 drivers
v0x55a1f2d2db10_0 .net *"_s4", 0 0, L_0x55a1f3df8230;  1 drivers
v0x55a1f2d2dc00_0 .net *"_s6", 0 0, L_0x55a1f3df8340;  1 drivers
v0x55a1f2d33a70_0 .net *"_s8", 0 0, L_0x55a1f3df8400;  1 drivers
v0x55a1f2d33690_0 .net "a", 0 0, L_0x55a1f3df86d0;  1 drivers
v0x55a1f2d33750_0 .net "b", 0 0, L_0x55a1f3df8800;  1 drivers
v0x55a1f2d30b20_0 .net "ca", 0 0, L_0x55a1f3df85c0;  1 drivers
v0x55a1f2d30be0_0 .net "cin", 0 0, L_0x55a1f3df8980;  1 drivers
v0x55a1f2d30740_0 .net "sum", 0 0, L_0x55a1f3df8170;  1 drivers
S_0x55a1f2d2d790 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d404b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df8ab0 .functor XOR 1, L_0x55a1f3df8f50, L_0x55a1f3df9110, C4<0>, C4<0>;
L_0x55a1f3df8b20 .functor XOR 1, L_0x55a1f3df8ab0, L_0x55a1f3df92d0, C4<0>, C4<0>;
L_0x55a1f3df8b90 .functor AND 1, L_0x55a1f3df8f50, L_0x55a1f3df9110, C4<1>, C4<1>;
L_0x55a1f3df8c00 .functor AND 1, L_0x55a1f3df8f50, L_0x55a1f3df92d0, C4<1>, C4<1>;
L_0x55a1f3df8cc0 .functor OR 1, L_0x55a1f3df8b90, L_0x55a1f3df8c00, C4<0>, C4<0>;
L_0x55a1f3df8dd0 .functor AND 1, L_0x55a1f3df92d0, L_0x55a1f3df9110, C4<1>, C4<1>;
L_0x55a1f3df8e40 .functor OR 1, L_0x55a1f3df8cc0, L_0x55a1f3df8dd0, C4<0>, C4<0>;
v0x55a1f2d34ac0_0 .net *"_s0", 0 0, L_0x55a1f3df8ab0;  1 drivers
v0x55a1f2d34ba0_0 .net *"_s10", 0 0, L_0x55a1f3df8dd0;  1 drivers
v0x55a1f2d35ef0_0 .net *"_s4", 0 0, L_0x55a1f3df8b90;  1 drivers
v0x55a1f2d35fe0_0 .net *"_s6", 0 0, L_0x55a1f3df8c00;  1 drivers
v0x55a1f2d31b70_0 .net *"_s8", 0 0, L_0x55a1f3df8cc0;  1 drivers
v0x55a1f2d32fa0_0 .net "a", 0 0, L_0x55a1f3df8f50;  1 drivers
v0x55a1f2d33060_0 .net "b", 0 0, L_0x55a1f3df9110;  1 drivers
v0x55a1f2d2ec20_0 .net "ca", 0 0, L_0x55a1f3df8e40;  1 drivers
v0x55a1f2d2ecc0_0 .net "cin", 0 0, L_0x55a1f3df92d0;  1 drivers
v0x55a1f2d30050_0 .net "sum", 0 0, L_0x55a1f3df8b20;  1 drivers
S_0x55a1f2d1de50 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2d76970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2d1c040_0 .net "a", 3 0, L_0x55a1f3dfc0c0;  1 drivers
v0x55a1f2d1c140_0 .net "b", 3 0, L_0x55a1f3dfc1f0;  1 drivers
v0x55a1f2d17cc0_0 .net "ca", 3 0, L_0x55a1f3dfbf50;  1 drivers
v0x55a1f2d17db0_0 .net "cin", 3 0, L_0x55a1f3dfc320;  1 drivers
v0x55a1f2d190f0_0 .net "sum", 3 0, L_0x55a1f3dfbeb0;  1 drivers
L_0x55a1f3df9e60 .part L_0x55a1f3dfc0c0, 0, 1;
L_0x55a1f3df9f90 .part L_0x55a1f3dfc1f0, 0, 1;
L_0x55a1f3dfa0c0 .part L_0x55a1f3dfc320, 0, 1;
L_0x55a1f3dfa6d0 .part L_0x55a1f3dfc0c0, 1, 1;
L_0x55a1f3dfa800 .part L_0x55a1f3dfc1f0, 1, 1;
L_0x55a1f3dfa930 .part L_0x55a1f3dfc320, 1, 1;
L_0x55a1f3dfb020 .part L_0x55a1f3dfc0c0, 2, 1;
L_0x55a1f3dfb150 .part L_0x55a1f3dfc1f0, 2, 1;
L_0x55a1f3dfb2d0 .part L_0x55a1f3dfc320, 2, 1;
L_0x55a1f3dfb8a0 .part L_0x55a1f3dfc0c0, 3, 1;
L_0x55a1f3dfbac0 .part L_0x55a1f3dfc1f0, 3, 1;
L_0x55a1f3dfbc80 .part L_0x55a1f3dfc320, 3, 1;
L_0x55a1f3dfbeb0 .concat8 [ 1 1 1 1], L_0x55a1f3df9940, L_0x55a1f3dfa260, L_0x55a1f3dfab10, L_0x55a1f3dfb470;
L_0x55a1f3dfbf50 .concat8 [ 1 1 1 1], L_0x55a1f3df9d50, L_0x55a1f3dfa5c0, L_0x55a1f3dfaf60, L_0x55a1f3dfb790;
S_0x55a1f2d11500 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d1de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3df9490 .functor XOR 1, L_0x55a1f3df9e60, L_0x55a1f3df9f90, C4<0>, C4<0>;
L_0x55a1f3df9940 .functor XOR 1, L_0x55a1f3df9490, L_0x55a1f3dfa0c0, C4<0>, C4<0>;
L_0x55a1f3df9a00 .functor AND 1, L_0x55a1f3df9e60, L_0x55a1f3df9f90, C4<1>, C4<1>;
L_0x55a1f3df9b10 .functor AND 1, L_0x55a1f3df9e60, L_0x55a1f3dfa0c0, C4<1>, C4<1>;
L_0x55a1f3df9bd0 .functor OR 1, L_0x55a1f3df9a00, L_0x55a1f3df9b10, C4<0>, C4<0>;
L_0x55a1f3df9ce0 .functor AND 1, L_0x55a1f3dfa0c0, L_0x55a1f3df9f90, C4<1>, C4<1>;
L_0x55a1f3df9d50 .functor OR 1, L_0x55a1f3df9bd0, L_0x55a1f3df9ce0, C4<0>, C4<0>;
v0x55a1f2d209d0_0 .net *"_s0", 0 0, L_0x55a1f3df9490;  1 drivers
v0x55a1f2d20a70_0 .net *"_s10", 0 0, L_0x55a1f3df9ce0;  1 drivers
v0x55a1f2d29460_0 .net *"_s4", 0 0, L_0x55a1f3df9a00;  1 drivers
v0x55a1f2d29550_0 .net *"_s6", 0 0, L_0x55a1f3df9b10;  1 drivers
v0x55a1f2d29080_0 .net *"_s8", 0 0, L_0x55a1f3df9bd0;  1 drivers
v0x55a1f2d205b0_0 .net "a", 0 0, L_0x55a1f3df9e60;  1 drivers
v0x55a1f2d20670_0 .net "b", 0 0, L_0x55a1f3df9f90;  1 drivers
v0x55a1f2d26510_0 .net "ca", 0 0, L_0x55a1f3df9d50;  1 drivers
v0x55a1f2d265b0_0 .net "cin", 0 0, L_0x55a1f3dfa0c0;  1 drivers
v0x55a1f2d26130_0 .net "sum", 0 0, L_0x55a1f3df9940;  1 drivers
S_0x55a1f2d235c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d1de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfa1f0 .functor XOR 1, L_0x55a1f3dfa6d0, L_0x55a1f3dfa800, C4<0>, C4<0>;
L_0x55a1f3dfa260 .functor XOR 1, L_0x55a1f3dfa1f0, L_0x55a1f3dfa930, C4<0>, C4<0>;
L_0x55a1f3dfa2d0 .functor AND 1, L_0x55a1f3dfa6d0, L_0x55a1f3dfa800, C4<1>, C4<1>;
L_0x55a1f3dfa340 .functor AND 1, L_0x55a1f3dfa6d0, L_0x55a1f3dfa930, C4<1>, C4<1>;
L_0x55a1f3dfa400 .functor OR 1, L_0x55a1f3dfa2d0, L_0x55a1f3dfa340, C4<0>, C4<0>;
L_0x55a1f3dfa510 .functor AND 1, L_0x55a1f3dfa930, L_0x55a1f3dfa800, C4<1>, C4<1>;
L_0x55a1f3dfa5c0 .functor OR 1, L_0x55a1f3dfa400, L_0x55a1f3dfa510, C4<0>, C4<0>;
v0x55a1f2d231e0_0 .net *"_s0", 0 0, L_0x55a1f3dfa1f0;  1 drivers
v0x55a1f2d232c0_0 .net *"_s10", 0 0, L_0x55a1f3dfa510;  1 drivers
v0x55a1f2d20230_0 .net *"_s4", 0 0, L_0x55a1f3dfa2d0;  1 drivers
v0x55a1f2d20300_0 .net *"_s6", 0 0, L_0x55a1f3dfa340;  1 drivers
v0x55a1f2d27560_0 .net *"_s8", 0 0, L_0x55a1f3dfa400;  1 drivers
v0x55a1f2d28990_0 .net "a", 0 0, L_0x55a1f3dfa6d0;  1 drivers
v0x55a1f2d28a50_0 .net "b", 0 0, L_0x55a1f3dfa800;  1 drivers
v0x55a1f2d24610_0 .net "ca", 0 0, L_0x55a1f3dfa5c0;  1 drivers
v0x55a1f2d246b0_0 .net "cin", 0 0, L_0x55a1f3dfa930;  1 drivers
v0x55a1f2d25a40_0 .net "sum", 0 0, L_0x55a1f3dfa260;  1 drivers
S_0x55a1f2d216c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d1de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfaaa0 .functor XOR 1, L_0x55a1f3dfb020, L_0x55a1f3dfb150, C4<0>, C4<0>;
L_0x55a1f3dfab10 .functor XOR 1, L_0x55a1f3dfaaa0, L_0x55a1f3dfb2d0, C4<0>, C4<0>;
L_0x55a1f3dfabd0 .functor AND 1, L_0x55a1f3dfb020, L_0x55a1f3dfb150, C4<1>, C4<1>;
L_0x55a1f3dface0 .functor AND 1, L_0x55a1f3dfb020, L_0x55a1f3dfb2d0, C4<1>, C4<1>;
L_0x55a1f3dfada0 .functor OR 1, L_0x55a1f3dfabd0, L_0x55a1f3dface0, C4<0>, C4<0>;
L_0x55a1f3dfaeb0 .functor AND 1, L_0x55a1f3dfb2d0, L_0x55a1f3dfb150, C4<1>, C4<1>;
L_0x55a1f3dfaf60 .functor OR 1, L_0x55a1f3dfada0, L_0x55a1f3dfaeb0, C4<0>, C4<0>;
v0x55a1f2d22af0_0 .net *"_s0", 0 0, L_0x55a1f3dfaaa0;  1 drivers
v0x55a1f2d22bb0_0 .net *"_s10", 0 0, L_0x55a1f3dfaeb0;  1 drivers
v0x55a1f2d1e7b0_0 .net *"_s4", 0 0, L_0x55a1f3dfabd0;  1 drivers
v0x55a1f2d1e8a0_0 .net *"_s6", 0 0, L_0x55a1f3dface0;  1 drivers
v0x55a1f2d1fb40_0 .net *"_s8", 0 0, L_0x55a1f3dfada0;  1 drivers
v0x55a1f2d14080_0 .net "a", 0 0, L_0x55a1f3dfb020;  1 drivers
v0x55a1f2d14140_0 .net "b", 0 0, L_0x55a1f3dfb150;  1 drivers
v0x55a1f2d1cb10_0 .net "ca", 0 0, L_0x55a1f3dfaf60;  1 drivers
v0x55a1f2d1cbb0_0 .net "cin", 0 0, L_0x55a1f3dfb2d0;  1 drivers
v0x55a1f2d1c730_0 .net "sum", 0 0, L_0x55a1f3dfab10;  1 drivers
S_0x55a1f2d13c60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d1de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfb400 .functor XOR 1, L_0x55a1f3dfb8a0, L_0x55a1f3dfbac0, C4<0>, C4<0>;
L_0x55a1f3dfb470 .functor XOR 1, L_0x55a1f3dfb400, L_0x55a1f3dfbc80, C4<0>, C4<0>;
L_0x55a1f3dfb4e0 .functor AND 1, L_0x55a1f3dfb8a0, L_0x55a1f3dfbac0, C4<1>, C4<1>;
L_0x55a1f3dfb550 .functor AND 1, L_0x55a1f3dfb8a0, L_0x55a1f3dfbc80, C4<1>, C4<1>;
L_0x55a1f3dfb610 .functor OR 1, L_0x55a1f3dfb4e0, L_0x55a1f3dfb550, C4<0>, C4<0>;
L_0x55a1f3dfb720 .functor AND 1, L_0x55a1f3dfbc80, L_0x55a1f3dfbac0, C4<1>, C4<1>;
L_0x55a1f3dfb790 .functor OR 1, L_0x55a1f3dfb610, L_0x55a1f3dfb720, C4<0>, C4<0>;
v0x55a1f2d19bc0_0 .net *"_s0", 0 0, L_0x55a1f3dfb400;  1 drivers
v0x55a1f2d19ca0_0 .net *"_s10", 0 0, L_0x55a1f3dfb720;  1 drivers
v0x55a1f2d197e0_0 .net *"_s4", 0 0, L_0x55a1f3dfb4e0;  1 drivers
v0x55a1f2d198b0_0 .net *"_s6", 0 0, L_0x55a1f3dfb550;  1 drivers
v0x55a1f2d16c70_0 .net *"_s8", 0 0, L_0x55a1f3dfb610;  1 drivers
v0x55a1f2d16890_0 .net "a", 0 0, L_0x55a1f3dfb8a0;  1 drivers
v0x55a1f2d16950_0 .net "b", 0 0, L_0x55a1f3dfbac0;  1 drivers
v0x55a1f2d138e0_0 .net "ca", 0 0, L_0x55a1f3dfb790;  1 drivers
v0x55a1f2d13980_0 .net "cin", 0 0, L_0x55a1f3dfbc80;  1 drivers
v0x55a1f2d1ac10_0 .net "sum", 0 0, L_0x55a1f3dfb470;  1 drivers
S_0x55a1f2d131f0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2d75540;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2caf840_0 .net "a", 15 0, L_0x55a1f3e071d0;  1 drivers
v0x55a1f2caf920_0 .net "b", 15 0, L_0x55a1f3e072c0;  1 drivers
v0x55a1f2caf460_0 .net "ca", 15 0, L_0x55a1f3e06f70;  1 drivers
v0x55a1f2caf550_0 .net "cin", 15 0, L_0x55a1f3e073b0;  1 drivers
v0x55a1f2cac8f0_0 .net "sum", 15 0, L_0x55a1f3e06ed0;  1 drivers
L_0x55a1f3dfefe0 .part L_0x55a1f3e071d0, 0, 4;
L_0x55a1f3dff080 .part L_0x55a1f3e072c0, 0, 4;
L_0x55a1f3dff120 .part L_0x55a1f3e073b0, 0, 4;
L_0x55a1f3e01870 .part L_0x55a1f3e071d0, 4, 4;
L_0x55a1f3e01960 .part L_0x55a1f3e072c0, 4, 4;
L_0x55a1f3e01a50 .part L_0x55a1f3e073b0, 4, 4;
L_0x55a1f3e041f0 .part L_0x55a1f3e071d0, 8, 4;
L_0x55a1f3e04290 .part L_0x55a1f3e072c0, 8, 4;
L_0x55a1f3e04380 .part L_0x55a1f3e073b0, 8, 4;
L_0x55a1f3e06ad0 .part L_0x55a1f3e071d0, 12, 4;
L_0x55a1f3e06c00 .part L_0x55a1f3e072c0, 12, 4;
L_0x55a1f3e06d30 .part L_0x55a1f3e073b0, 12, 4;
L_0x55a1f3e06ed0 .concat8 [ 4 4 4 4], L_0x55a1f3dfedd0, L_0x55a1f3e01660, L_0x55a1f3e03fe0, L_0x55a1f3e068c0;
L_0x55a1f3e06f70 .concat8 [ 4 4 4 4], L_0x55a1f3dfee70, L_0x55a1f3e01700, L_0x55a1f3e04080, L_0x55a1f3e06960;
S_0x55a1f2d07730 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2d131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cffd60_0 .net "a", 3 0, L_0x55a1f3dfefe0;  1 drivers
v0x55a1f2cffe60_0 .net "b", 3 0, L_0x55a1f3dff080;  1 drivers
v0x55a1f2cfb9e0_0 .net "ca", 3 0, L_0x55a1f3dfee70;  1 drivers
v0x55a1f2cfbad0_0 .net "cin", 3 0, L_0x55a1f3dff120;  1 drivers
v0x55a1f2cfce10_0 .net "sum", 3 0, L_0x55a1f3dfedd0;  1 drivers
L_0x55a1f3dfce50 .part L_0x55a1f3dfefe0, 0, 1;
L_0x55a1f3dfcf80 .part L_0x55a1f3dff080, 0, 1;
L_0x55a1f3dfd0b0 .part L_0x55a1f3dff120, 0, 1;
L_0x55a1f3dfd680 .part L_0x55a1f3dfefe0, 1, 1;
L_0x55a1f3dfd7b0 .part L_0x55a1f3dff080, 1, 1;
L_0x55a1f3dfd8e0 .part L_0x55a1f3dff120, 1, 1;
L_0x55a1f3dfdfa0 .part L_0x55a1f3dfefe0, 2, 1;
L_0x55a1f3dfe0d0 .part L_0x55a1f3dff080, 2, 1;
L_0x55a1f3dfe250 .part L_0x55a1f3dff120, 2, 1;
L_0x55a1f3dfe820 .part L_0x55a1f3dfefe0, 3, 1;
L_0x55a1f3dfe9e0 .part L_0x55a1f3dff080, 3, 1;
L_0x55a1f3dfeba0 .part L_0x55a1f3dff120, 3, 1;
L_0x55a1f3dfedd0 .concat8 [ 1 1 1 1], L_0x55a1f3dfbe40, L_0x55a1f3dfd250, L_0x55a1f3dfda80, L_0x55a1f3dfe3f0;
L_0x55a1f3dfee70 .concat8 [ 1 1 1 1], L_0x55a1f3dfcd40, L_0x55a1f3dfd570, L_0x55a1f3dfde90, L_0x55a1f3dfe710;
S_0x55a1f2d101c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d07730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfc450 .functor XOR 1, L_0x55a1f3dfce50, L_0x55a1f3dfcf80, C4<0>, C4<0>;
L_0x55a1f3dfbe40 .functor XOR 1, L_0x55a1f3dfc450, L_0x55a1f3dfd0b0, C4<0>, C4<0>;
L_0x55a1f3dfc9f0 .functor AND 1, L_0x55a1f3dfce50, L_0x55a1f3dfcf80, C4<1>, C4<1>;
L_0x55a1f3dfcb00 .functor AND 1, L_0x55a1f3dfce50, L_0x55a1f3dfd0b0, C4<1>, C4<1>;
L_0x55a1f3dfcbc0 .functor OR 1, L_0x55a1f3dfc9f0, L_0x55a1f3dfcb00, C4<0>, C4<0>;
L_0x55a1f3dfccd0 .functor AND 1, L_0x55a1f3dfd0b0, L_0x55a1f3dfcf80, C4<1>, C4<1>;
L_0x55a1f3dfcd40 .functor OR 1, L_0x55a1f3dfcbc0, L_0x55a1f3dfccd0, C4<0>, C4<0>;
v0x55a1f2d0fde0_0 .net *"_s0", 0 0, L_0x55a1f3dfc450;  1 drivers
v0x55a1f2d0fe80_0 .net *"_s10", 0 0, L_0x55a1f3dfccd0;  1 drivers
v0x55a1f2d07310_0 .net *"_s4", 0 0, L_0x55a1f3dfc9f0;  1 drivers
v0x55a1f2d07400_0 .net *"_s6", 0 0, L_0x55a1f3dfcb00;  1 drivers
v0x55a1f2d0d270_0 .net *"_s8", 0 0, L_0x55a1f3dfcbc0;  1 drivers
v0x55a1f2d0ce90_0 .net "a", 0 0, L_0x55a1f3dfce50;  1 drivers
v0x55a1f2d0cf50_0 .net "b", 0 0, L_0x55a1f3dfcf80;  1 drivers
v0x55a1f2d0a320_0 .net "ca", 0 0, L_0x55a1f3dfcd40;  1 drivers
v0x55a1f2d0a3c0_0 .net "cin", 0 0, L_0x55a1f3dfd0b0;  1 drivers
v0x55a1f2d09f40_0 .net "sum", 0 0, L_0x55a1f3dfbe40;  1 drivers
S_0x55a1f2d06f90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d07730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfd1e0 .functor XOR 1, L_0x55a1f3dfd680, L_0x55a1f3dfd7b0, C4<0>, C4<0>;
L_0x55a1f3dfd250 .functor XOR 1, L_0x55a1f3dfd1e0, L_0x55a1f3dfd8e0, C4<0>, C4<0>;
L_0x55a1f3dfd2c0 .functor AND 1, L_0x55a1f3dfd680, L_0x55a1f3dfd7b0, C4<1>, C4<1>;
L_0x55a1f3dfd330 .functor AND 1, L_0x55a1f3dfd680, L_0x55a1f3dfd8e0, C4<1>, C4<1>;
L_0x55a1f3dfd3f0 .functor OR 1, L_0x55a1f3dfd2c0, L_0x55a1f3dfd330, C4<0>, C4<0>;
L_0x55a1f3dfd500 .functor AND 1, L_0x55a1f3dfd8e0, L_0x55a1f3dfd7b0, C4<1>, C4<1>;
L_0x55a1f3dfd570 .functor OR 1, L_0x55a1f3dfd3f0, L_0x55a1f3dfd500, C4<0>, C4<0>;
v0x55a1f2d0e2c0_0 .net *"_s0", 0 0, L_0x55a1f3dfd1e0;  1 drivers
v0x55a1f2d0e3a0_0 .net *"_s10", 0 0, L_0x55a1f3dfd500;  1 drivers
v0x55a1f2d0f6f0_0 .net *"_s4", 0 0, L_0x55a1f3dfd2c0;  1 drivers
v0x55a1f2d0f7c0_0 .net *"_s6", 0 0, L_0x55a1f3dfd330;  1 drivers
v0x55a1f2d0b370_0 .net *"_s8", 0 0, L_0x55a1f3dfd3f0;  1 drivers
v0x55a1f2d0c7a0_0 .net "a", 0 0, L_0x55a1f3dfd680;  1 drivers
v0x55a1f2d0c860_0 .net "b", 0 0, L_0x55a1f3dfd7b0;  1 drivers
v0x55a1f2d08420_0 .net "ca", 0 0, L_0x55a1f3dfd570;  1 drivers
v0x55a1f2d084c0_0 .net "cin", 0 0, L_0x55a1f3dfd8e0;  1 drivers
v0x55a1f2d09850_0 .net "sum", 0 0, L_0x55a1f3dfd250;  1 drivers
S_0x55a1f2d05510 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d07730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfda10 .functor XOR 1, L_0x55a1f3dfdfa0, L_0x55a1f3dfe0d0, C4<0>, C4<0>;
L_0x55a1f3dfda80 .functor XOR 1, L_0x55a1f3dfda10, L_0x55a1f3dfe250, C4<0>, C4<0>;
L_0x55a1f3dfdb40 .functor AND 1, L_0x55a1f3dfdfa0, L_0x55a1f3dfe0d0, C4<1>, C4<1>;
L_0x55a1f3dfdc50 .functor AND 1, L_0x55a1f3dfdfa0, L_0x55a1f3dfe250, C4<1>, C4<1>;
L_0x55a1f3dfdd10 .functor OR 1, L_0x55a1f3dfdb40, L_0x55a1f3dfdc50, C4<0>, C4<0>;
L_0x55a1f3dfde20 .functor AND 1, L_0x55a1f3dfe250, L_0x55a1f3dfe0d0, C4<1>, C4<1>;
L_0x55a1f3dfde90 .functor OR 1, L_0x55a1f3dfdd10, L_0x55a1f3dfde20, C4<0>, C4<0>;
v0x55a1f2d068a0_0 .net *"_s0", 0 0, L_0x55a1f3dfda10;  1 drivers
v0x55a1f2d06960_0 .net *"_s10", 0 0, L_0x55a1f3dfde20;  1 drivers
v0x55a1f2cfacf0_0 .net *"_s4", 0 0, L_0x55a1f3dfdb40;  1 drivers
v0x55a1f2cfade0_0 .net *"_s6", 0 0, L_0x55a1f3dfdc50;  1 drivers
v0x55a1f2d03780_0 .net *"_s8", 0 0, L_0x55a1f3dfdd10;  1 drivers
v0x55a1f2d033a0_0 .net "a", 0 0, L_0x55a1f3dfdfa0;  1 drivers
v0x55a1f2d03460_0 .net "b", 0 0, L_0x55a1f3dfe0d0;  1 drivers
v0x55a1f2cfa8d0_0 .net "ca", 0 0, L_0x55a1f3dfde90;  1 drivers
v0x55a1f2cfa970_0 .net "cin", 0 0, L_0x55a1f3dfe250;  1 drivers
v0x55a1f2d00830_0 .net "sum", 0 0, L_0x55a1f3dfda80;  1 drivers
S_0x55a1f2d00450 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d07730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfe380 .functor XOR 1, L_0x55a1f3dfe820, L_0x55a1f3dfe9e0, C4<0>, C4<0>;
L_0x55a1f3dfe3f0 .functor XOR 1, L_0x55a1f3dfe380, L_0x55a1f3dfeba0, C4<0>, C4<0>;
L_0x55a1f3dfe460 .functor AND 1, L_0x55a1f3dfe820, L_0x55a1f3dfe9e0, C4<1>, C4<1>;
L_0x55a1f3dfe4d0 .functor AND 1, L_0x55a1f3dfe820, L_0x55a1f3dfeba0, C4<1>, C4<1>;
L_0x55a1f3dfe590 .functor OR 1, L_0x55a1f3dfe460, L_0x55a1f3dfe4d0, C4<0>, C4<0>;
L_0x55a1f3dfe6a0 .functor AND 1, L_0x55a1f3dfeba0, L_0x55a1f3dfe9e0, C4<1>, C4<1>;
L_0x55a1f3dfe710 .functor OR 1, L_0x55a1f3dfe590, L_0x55a1f3dfe6a0, C4<0>, C4<0>;
v0x55a1f2cfd8e0_0 .net *"_s0", 0 0, L_0x55a1f3dfe380;  1 drivers
v0x55a1f2cfd9c0_0 .net *"_s10", 0 0, L_0x55a1f3dfe6a0;  1 drivers
v0x55a1f2cfd500_0 .net *"_s4", 0 0, L_0x55a1f3dfe460;  1 drivers
v0x55a1f2cfd5d0_0 .net *"_s6", 0 0, L_0x55a1f3dfe4d0;  1 drivers
v0x55a1f2cfa4c0_0 .net *"_s8", 0 0, L_0x55a1f3dfe590;  1 drivers
v0x55a1f2d01880_0 .net "a", 0 0, L_0x55a1f3dfe820;  1 drivers
v0x55a1f2d01940_0 .net "b", 0 0, L_0x55a1f3dfe9e0;  1 drivers
v0x55a1f2d02cb0_0 .net "ca", 0 0, L_0x55a1f3dfe710;  1 drivers
v0x55a1f2d02d50_0 .net "cin", 0 0, L_0x55a1f3dfeba0;  1 drivers
v0x55a1f2cfe930_0 .net "sum", 0 0, L_0x55a1f3dfe3f0;  1 drivers
S_0x55a1f2cf8a40 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2d131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cdc7a0_0 .net "a", 3 0, L_0x55a1f3e01870;  1 drivers
v0x55a1f2cdc8a0_0 .net "b", 3 0, L_0x55a1f3e01960;  1 drivers
v0x55a1f2ce3ad0_0 .net "ca", 3 0, L_0x55a1f3e01700;  1 drivers
v0x55a1f2ce3bc0_0 .net "cin", 3 0, L_0x55a1f3e01a50;  1 drivers
v0x55a1f2ce4f00_0 .net "sum", 3 0, L_0x55a1f3e01660;  1 drivers
L_0x55a1f3dff6e0 .part L_0x55a1f3e01870, 0, 1;
L_0x55a1f3dff810 .part L_0x55a1f3e01960, 0, 1;
L_0x55a1f3dff940 .part L_0x55a1f3e01a50, 0, 1;
L_0x55a1f3dfff10 .part L_0x55a1f3e01870, 1, 1;
L_0x55a1f3e00040 .part L_0x55a1f3e01960, 1, 1;
L_0x55a1f3e00170 .part L_0x55a1f3e01a50, 1, 1;
L_0x55a1f3e00830 .part L_0x55a1f3e01870, 2, 1;
L_0x55a1f3e00960 .part L_0x55a1f3e01960, 2, 1;
L_0x55a1f3e00ae0 .part L_0x55a1f3e01a50, 2, 1;
L_0x55a1f3e010b0 .part L_0x55a1f3e01870, 3, 1;
L_0x55a1f3e01270 .part L_0x55a1f3e01960, 3, 1;
L_0x55a1f3e01430 .part L_0x55a1f3e01a50, 3, 1;
L_0x55a1f3e01660 .concat8 [ 1 1 1 1], L_0x55a1f3dff1c0, L_0x55a1f3dffae0, L_0x55a1f3e00310, L_0x55a1f3e00c80;
L_0x55a1f3e01700 .concat8 [ 1 1 1 1], L_0x55a1f3dff5d0, L_0x55a1f3dffe00, L_0x55a1f3e00720, L_0x55a1f3e00fa0;
S_0x55a1f2cf9dd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2cf8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dfed60 .functor XOR 1, L_0x55a1f3dff6e0, L_0x55a1f3dff810, C4<0>, C4<0>;
L_0x55a1f3dff1c0 .functor XOR 1, L_0x55a1f3dfed60, L_0x55a1f3dff940, C4<0>, C4<0>;
L_0x55a1f3dff280 .functor AND 1, L_0x55a1f3dff6e0, L_0x55a1f3dff810, C4<1>, C4<1>;
L_0x55a1f3dff390 .functor AND 1, L_0x55a1f3dff6e0, L_0x55a1f3dff940, C4<1>, C4<1>;
L_0x55a1f3dff450 .functor OR 1, L_0x55a1f3dff280, L_0x55a1f3dff390, C4<0>, C4<0>;
L_0x55a1f3dff560 .functor AND 1, L_0x55a1f3dff940, L_0x55a1f3dff810, C4<1>, C4<1>;
L_0x55a1f3dff5d0 .functor OR 1, L_0x55a1f3dff450, L_0x55a1f3dff560, C4<0>, C4<0>;
v0x55a1f2ce6d10_0 .net *"_s0", 0 0, L_0x55a1f3dfed60;  1 drivers
v0x55a1f2ce6db0_0 .net *"_s10", 0 0, L_0x55a1f3dff560;  1 drivers
v0x55a1f2cda3c0_0 .net *"_s4", 0 0, L_0x55a1f3dff280;  1 drivers
v0x55a1f2cda4b0_0 .net *"_s6", 0 0, L_0x55a1f3dff390;  1 drivers
v0x55a1f2ce9890_0 .net *"_s8", 0 0, L_0x55a1f3dff450;  1 drivers
v0x55a1f2cf2320_0 .net "a", 0 0, L_0x55a1f3dff6e0;  1 drivers
v0x55a1f2cf23e0_0 .net "b", 0 0, L_0x55a1f3dff810;  1 drivers
v0x55a1f2cf1f40_0 .net "ca", 0 0, L_0x55a1f3dff5d0;  1 drivers
v0x55a1f2cf1fe0_0 .net "cin", 0 0, L_0x55a1f3dff940;  1 drivers
v0x55a1f2ce9470_0 .net "sum", 0 0, L_0x55a1f3dff1c0;  1 drivers
S_0x55a1f2cef3d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2cf8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3dffa70 .functor XOR 1, L_0x55a1f3dfff10, L_0x55a1f3e00040, C4<0>, C4<0>;
L_0x55a1f3dffae0 .functor XOR 1, L_0x55a1f3dffa70, L_0x55a1f3e00170, C4<0>, C4<0>;
L_0x55a1f3dffb50 .functor AND 1, L_0x55a1f3dfff10, L_0x55a1f3e00040, C4<1>, C4<1>;
L_0x55a1f3dffbc0 .functor AND 1, L_0x55a1f3dfff10, L_0x55a1f3e00170, C4<1>, C4<1>;
L_0x55a1f3dffc80 .functor OR 1, L_0x55a1f3dffb50, L_0x55a1f3dffbc0, C4<0>, C4<0>;
L_0x55a1f3dffd90 .functor AND 1, L_0x55a1f3e00170, L_0x55a1f3e00040, C4<1>, C4<1>;
L_0x55a1f3dffe00 .functor OR 1, L_0x55a1f3dffc80, L_0x55a1f3dffd90, C4<0>, C4<0>;
v0x55a1f2ceeff0_0 .net *"_s0", 0 0, L_0x55a1f3dffa70;  1 drivers
v0x55a1f2cef0d0_0 .net *"_s10", 0 0, L_0x55a1f3dffd90;  1 drivers
v0x55a1f2cec480_0 .net *"_s4", 0 0, L_0x55a1f3dffb50;  1 drivers
v0x55a1f2cec550_0 .net *"_s6", 0 0, L_0x55a1f3dffbc0;  1 drivers
v0x55a1f2cec0a0_0 .net *"_s8", 0 0, L_0x55a1f3dffc80;  1 drivers
v0x55a1f2ce90f0_0 .net "a", 0 0, L_0x55a1f3dfff10;  1 drivers
v0x55a1f2ce91b0_0 .net "b", 0 0, L_0x55a1f3e00040;  1 drivers
v0x55a1f2cf0420_0 .net "ca", 0 0, L_0x55a1f3dffe00;  1 drivers
v0x55a1f2cf04c0_0 .net "cin", 0 0, L_0x55a1f3e00170;  1 drivers
v0x55a1f2cf1850_0 .net "sum", 0 0, L_0x55a1f3dffae0;  1 drivers
S_0x55a1f2ced4d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2cf8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e002a0 .functor XOR 1, L_0x55a1f3e00830, L_0x55a1f3e00960, C4<0>, C4<0>;
L_0x55a1f3e00310 .functor XOR 1, L_0x55a1f3e002a0, L_0x55a1f3e00ae0, C4<0>, C4<0>;
L_0x55a1f3e003d0 .functor AND 1, L_0x55a1f3e00830, L_0x55a1f3e00960, C4<1>, C4<1>;
L_0x55a1f3e004e0 .functor AND 1, L_0x55a1f3e00830, L_0x55a1f3e00ae0, C4<1>, C4<1>;
L_0x55a1f3e005a0 .functor OR 1, L_0x55a1f3e003d0, L_0x55a1f3e004e0, C4<0>, C4<0>;
L_0x55a1f3e006b0 .functor AND 1, L_0x55a1f3e00ae0, L_0x55a1f3e00960, C4<1>, C4<1>;
L_0x55a1f3e00720 .functor OR 1, L_0x55a1f3e005a0, L_0x55a1f3e006b0, C4<0>, C4<0>;
v0x55a1f2cee900_0 .net *"_s0", 0 0, L_0x55a1f3e002a0;  1 drivers
v0x55a1f2cee9c0_0 .net *"_s10", 0 0, L_0x55a1f3e006b0;  1 drivers
v0x55a1f2cea580_0 .net *"_s4", 0 0, L_0x55a1f3e003d0;  1 drivers
v0x55a1f2cea670_0 .net *"_s6", 0 0, L_0x55a1f3e004e0;  1 drivers
v0x55a1f2ceb9b0_0 .net *"_s8", 0 0, L_0x55a1f3e005a0;  1 drivers
v0x55a1f2ce7670_0 .net "a", 0 0, L_0x55a1f3e00830;  1 drivers
v0x55a1f2ce7730_0 .net "b", 0 0, L_0x55a1f3e00960;  1 drivers
v0x55a1f2ce8a00_0 .net "ca", 0 0, L_0x55a1f3e00720;  1 drivers
v0x55a1f2ce8aa0_0 .net "cin", 0 0, L_0x55a1f3e00ae0;  1 drivers
v0x55a1f2cdcf40_0 .net "sum", 0 0, L_0x55a1f3e00310;  1 drivers
S_0x55a1f2ce59d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2cf8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e00c10 .functor XOR 1, L_0x55a1f3e010b0, L_0x55a1f3e01270, C4<0>, C4<0>;
L_0x55a1f3e00c80 .functor XOR 1, L_0x55a1f3e00c10, L_0x55a1f3e01430, C4<0>, C4<0>;
L_0x55a1f3e00cf0 .functor AND 1, L_0x55a1f3e010b0, L_0x55a1f3e01270, C4<1>, C4<1>;
L_0x55a1f3e00d60 .functor AND 1, L_0x55a1f3e010b0, L_0x55a1f3e01430, C4<1>, C4<1>;
L_0x55a1f3e00e20 .functor OR 1, L_0x55a1f3e00cf0, L_0x55a1f3e00d60, C4<0>, C4<0>;
L_0x55a1f3e00f30 .functor AND 1, L_0x55a1f3e01430, L_0x55a1f3e01270, C4<1>, C4<1>;
L_0x55a1f3e00fa0 .functor OR 1, L_0x55a1f3e00e20, L_0x55a1f3e00f30, C4<0>, C4<0>;
v0x55a1f2ce55f0_0 .net *"_s0", 0 0, L_0x55a1f3e00c10;  1 drivers
v0x55a1f2ce56d0_0 .net *"_s10", 0 0, L_0x55a1f3e00f30;  1 drivers
v0x55a1f2cdcb20_0 .net *"_s4", 0 0, L_0x55a1f3e00cf0;  1 drivers
v0x55a1f2cdcbf0_0 .net *"_s6", 0 0, L_0x55a1f3e00d60;  1 drivers
v0x55a1f2ce2a80_0 .net *"_s8", 0 0, L_0x55a1f3e00e20;  1 drivers
v0x55a1f2ce26a0_0 .net "a", 0 0, L_0x55a1f3e010b0;  1 drivers
v0x55a1f2ce2760_0 .net "b", 0 0, L_0x55a1f3e01270;  1 drivers
v0x55a1f2cdfb30_0 .net "ca", 0 0, L_0x55a1f3e00fa0;  1 drivers
v0x55a1f2cdfbd0_0 .net "cin", 0 0, L_0x55a1f3e01430;  1 drivers
v0x55a1f2cdf750_0 .net "sum", 0 0, L_0x55a1f3e00c80;  1 drivers
S_0x55a1f2ce0b80 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2d131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cc67a0_0 .net "a", 3 0, L_0x55a1f3e041f0;  1 drivers
v0x55a1f2cc68a0_0 .net "b", 3 0, L_0x55a1f3e04290;  1 drivers
v0x55a1f2cc63c0_0 .net "ca", 3 0, L_0x55a1f3e04080;  1 drivers
v0x55a1f2cc64b0_0 .net "cin", 3 0, L_0x55a1f3e04380;  1 drivers
v0x55a1f2cc3410_0 .net "sum", 3 0, L_0x55a1f3e03fe0;  1 drivers
L_0x55a1f3e02060 .part L_0x55a1f3e041f0, 0, 1;
L_0x55a1f3e02190 .part L_0x55a1f3e04290, 0, 1;
L_0x55a1f3e022c0 .part L_0x55a1f3e04380, 0, 1;
L_0x55a1f3e02890 .part L_0x55a1f3e041f0, 1, 1;
L_0x55a1f3e029c0 .part L_0x55a1f3e04290, 1, 1;
L_0x55a1f3e02af0 .part L_0x55a1f3e04380, 1, 1;
L_0x55a1f3e031b0 .part L_0x55a1f3e041f0, 2, 1;
L_0x55a1f3e032e0 .part L_0x55a1f3e04290, 2, 1;
L_0x55a1f3e03460 .part L_0x55a1f3e04380, 2, 1;
L_0x55a1f3e03a30 .part L_0x55a1f3e041f0, 3, 1;
L_0x55a1f3e03bf0 .part L_0x55a1f3e04290, 3, 1;
L_0x55a1f3e03db0 .part L_0x55a1f3e04380, 3, 1;
L_0x55a1f3e03fe0 .concat8 [ 1 1 1 1], L_0x55a1f3e01b40, L_0x55a1f3e02460, L_0x55a1f3e02c90, L_0x55a1f3e03600;
L_0x55a1f3e04080 .concat8 [ 1 1 1 1], L_0x55a1f3e01f50, L_0x55a1f3e02780, L_0x55a1f3e030a0, L_0x55a1f3e03920;
S_0x55a1f2ce1fb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ce0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e015f0 .functor XOR 1, L_0x55a1f3e02060, L_0x55a1f3e02190, C4<0>, C4<0>;
L_0x55a1f3e01b40 .functor XOR 1, L_0x55a1f3e015f0, L_0x55a1f3e022c0, C4<0>, C4<0>;
L_0x55a1f3e01c00 .functor AND 1, L_0x55a1f3e02060, L_0x55a1f3e02190, C4<1>, C4<1>;
L_0x55a1f3e01d10 .functor AND 1, L_0x55a1f3e02060, L_0x55a1f3e022c0, C4<1>, C4<1>;
L_0x55a1f3e01dd0 .functor OR 1, L_0x55a1f3e01c00, L_0x55a1f3e01d10, C4<0>, C4<0>;
L_0x55a1f3e01ee0 .functor AND 1, L_0x55a1f3e022c0, L_0x55a1f3e02190, C4<1>, C4<1>;
L_0x55a1f3e01f50 .functor OR 1, L_0x55a1f3e01dd0, L_0x55a1f3e01ee0, C4<0>, C4<0>;
v0x55a1f2cddc30_0 .net *"_s0", 0 0, L_0x55a1f3e015f0;  1 drivers
v0x55a1f2cddcd0_0 .net *"_s10", 0 0, L_0x55a1f3e01ee0;  1 drivers
v0x55a1f2cdf060_0 .net *"_s4", 0 0, L_0x55a1f3e01c00;  1 drivers
v0x55a1f2cdf150_0 .net *"_s6", 0 0, L_0x55a1f3e01d10;  1 drivers
v0x55a1f2cdad20_0 .net *"_s8", 0 0, L_0x55a1f3e01dd0;  1 drivers
v0x55a1f2cdc0b0_0 .net "a", 0 0, L_0x55a1f3e02060;  1 drivers
v0x55a1f2cdc170_0 .net "b", 0 0, L_0x55a1f3e02190;  1 drivers
v0x55a1f2cd05f0_0 .net "ca", 0 0, L_0x55a1f3e01f50;  1 drivers
v0x55a1f2cd0690_0 .net "cin", 0 0, L_0x55a1f3e022c0;  1 drivers
v0x55a1f2cd9080_0 .net "sum", 0 0, L_0x55a1f3e01b40;  1 drivers
S_0x55a1f2cd8ca0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ce0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e023f0 .functor XOR 1, L_0x55a1f3e02890, L_0x55a1f3e029c0, C4<0>, C4<0>;
L_0x55a1f3e02460 .functor XOR 1, L_0x55a1f3e023f0, L_0x55a1f3e02af0, C4<0>, C4<0>;
L_0x55a1f3e024d0 .functor AND 1, L_0x55a1f3e02890, L_0x55a1f3e029c0, C4<1>, C4<1>;
L_0x55a1f3e02540 .functor AND 1, L_0x55a1f3e02890, L_0x55a1f3e02af0, C4<1>, C4<1>;
L_0x55a1f3e02600 .functor OR 1, L_0x55a1f3e024d0, L_0x55a1f3e02540, C4<0>, C4<0>;
L_0x55a1f3e02710 .functor AND 1, L_0x55a1f3e02af0, L_0x55a1f3e029c0, C4<1>, C4<1>;
L_0x55a1f3e02780 .functor OR 1, L_0x55a1f3e02600, L_0x55a1f3e02710, C4<0>, C4<0>;
v0x55a1f2cd01d0_0 .net *"_s0", 0 0, L_0x55a1f3e023f0;  1 drivers
v0x55a1f2cd02b0_0 .net *"_s10", 0 0, L_0x55a1f3e02710;  1 drivers
v0x55a1f2cd6130_0 .net *"_s4", 0 0, L_0x55a1f3e024d0;  1 drivers
v0x55a1f2cd6200_0 .net *"_s6", 0 0, L_0x55a1f3e02540;  1 drivers
v0x55a1f2cd5d50_0 .net *"_s8", 0 0, L_0x55a1f3e02600;  1 drivers
v0x55a1f2cd31e0_0 .net "a", 0 0, L_0x55a1f3e02890;  1 drivers
v0x55a1f2cd32a0_0 .net "b", 0 0, L_0x55a1f3e029c0;  1 drivers
v0x55a1f2cd2e00_0 .net "ca", 0 0, L_0x55a1f3e02780;  1 drivers
v0x55a1f2cd2ea0_0 .net "cin", 0 0, L_0x55a1f3e02af0;  1 drivers
v0x55a1f2ccfe50_0 .net "sum", 0 0, L_0x55a1f3e02460;  1 drivers
S_0x55a1f2cd7180 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ce0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e02c20 .functor XOR 1, L_0x55a1f3e031b0, L_0x55a1f3e032e0, C4<0>, C4<0>;
L_0x55a1f3e02c90 .functor XOR 1, L_0x55a1f3e02c20, L_0x55a1f3e03460, C4<0>, C4<0>;
L_0x55a1f3e02d50 .functor AND 1, L_0x55a1f3e031b0, L_0x55a1f3e032e0, C4<1>, C4<1>;
L_0x55a1f3e02e60 .functor AND 1, L_0x55a1f3e031b0, L_0x55a1f3e03460, C4<1>, C4<1>;
L_0x55a1f3e02f20 .functor OR 1, L_0x55a1f3e02d50, L_0x55a1f3e02e60, C4<0>, C4<0>;
L_0x55a1f3e03030 .functor AND 1, L_0x55a1f3e03460, L_0x55a1f3e032e0, C4<1>, C4<1>;
L_0x55a1f3e030a0 .functor OR 1, L_0x55a1f3e02f20, L_0x55a1f3e03030, C4<0>, C4<0>;
v0x55a1f2cd85b0_0 .net *"_s0", 0 0, L_0x55a1f3e02c20;  1 drivers
v0x55a1f2cd8670_0 .net *"_s10", 0 0, L_0x55a1f3e03030;  1 drivers
v0x55a1f2cd4230_0 .net *"_s4", 0 0, L_0x55a1f3e02d50;  1 drivers
v0x55a1f2cd4320_0 .net *"_s6", 0 0, L_0x55a1f3e02e60;  1 drivers
v0x55a1f2cd5660_0 .net *"_s8", 0 0, L_0x55a1f3e02f20;  1 drivers
v0x55a1f2cd12e0_0 .net "a", 0 0, L_0x55a1f3e031b0;  1 drivers
v0x55a1f2cd13a0_0 .net "b", 0 0, L_0x55a1f3e032e0;  1 drivers
v0x55a1f2cd2710_0 .net "ca", 0 0, L_0x55a1f3e030a0;  1 drivers
v0x55a1f2cd27b0_0 .net "cin", 0 0, L_0x55a1f3e03460;  1 drivers
v0x55a1f2cce3d0_0 .net "sum", 0 0, L_0x55a1f3e02c90;  1 drivers
S_0x55a1f2ccf760 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ce0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e03590 .functor XOR 1, L_0x55a1f3e03a30, L_0x55a1f3e03bf0, C4<0>, C4<0>;
L_0x55a1f3e03600 .functor XOR 1, L_0x55a1f3e03590, L_0x55a1f3e03db0, C4<0>, C4<0>;
L_0x55a1f3e03670 .functor AND 1, L_0x55a1f3e03a30, L_0x55a1f3e03bf0, C4<1>, C4<1>;
L_0x55a1f3e036e0 .functor AND 1, L_0x55a1f3e03a30, L_0x55a1f3e03db0, C4<1>, C4<1>;
L_0x55a1f3e037a0 .functor OR 1, L_0x55a1f3e03670, L_0x55a1f3e036e0, C4<0>, C4<0>;
L_0x55a1f3e038b0 .functor AND 1, L_0x55a1f3e03db0, L_0x55a1f3e03bf0, C4<1>, C4<1>;
L_0x55a1f3e03920 .functor OR 1, L_0x55a1f3e037a0, L_0x55a1f3e038b0, C4<0>, C4<0>;
v0x55a1f2cc3bb0_0 .net *"_s0", 0 0, L_0x55a1f3e03590;  1 drivers
v0x55a1f2cc3c90_0 .net *"_s10", 0 0, L_0x55a1f3e038b0;  1 drivers
v0x55a1f2ccc640_0 .net *"_s4", 0 0, L_0x55a1f3e03670;  1 drivers
v0x55a1f2ccc710_0 .net *"_s6", 0 0, L_0x55a1f3e036e0;  1 drivers
v0x55a1f2ccc260_0 .net *"_s8", 0 0, L_0x55a1f3e037a0;  1 drivers
v0x55a1f2cc3790_0 .net "a", 0 0, L_0x55a1f3e03a30;  1 drivers
v0x55a1f2cc3850_0 .net "b", 0 0, L_0x55a1f3e03bf0;  1 drivers
v0x55a1f2cc96f0_0 .net "ca", 0 0, L_0x55a1f3e03920;  1 drivers
v0x55a1f2cc9790_0 .net "cin", 0 0, L_0x55a1f3e03db0;  1 drivers
v0x55a1f2cc9310_0 .net "sum", 0 0, L_0x55a1f3e03600;  1 drivers
S_0x55a1f2cca740 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2d131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cb2790_0 .net "a", 3 0, L_0x55a1f3e06ad0;  1 drivers
v0x55a1f2cb2890_0 .net "b", 3 0, L_0x55a1f3e06c00;  1 drivers
v0x55a1f2cb23b0_0 .net "ca", 3 0, L_0x55a1f3e06960;  1 drivers
v0x55a1f2cb24a0_0 .net "cin", 3 0, L_0x55a1f3e06d30;  1 drivers
v0x55a1f2ca98e0_0 .net "sum", 3 0, L_0x55a1f3e068c0;  1 drivers
L_0x55a1f3e04940 .part L_0x55a1f3e06ad0, 0, 1;
L_0x55a1f3e04a70 .part L_0x55a1f3e06c00, 0, 1;
L_0x55a1f3e04ba0 .part L_0x55a1f3e06d30, 0, 1;
L_0x55a1f3e05170 .part L_0x55a1f3e06ad0, 1, 1;
L_0x55a1f3e052a0 .part L_0x55a1f3e06c00, 1, 1;
L_0x55a1f3e053d0 .part L_0x55a1f3e06d30, 1, 1;
L_0x55a1f3e05a90 .part L_0x55a1f3e06ad0, 2, 1;
L_0x55a1f3e05bc0 .part L_0x55a1f3e06c00, 2, 1;
L_0x55a1f3e05d40 .part L_0x55a1f3e06d30, 2, 1;
L_0x55a1f3e06310 .part L_0x55a1f3e06ad0, 3, 1;
L_0x55a1f3e064d0 .part L_0x55a1f3e06c00, 3, 1;
L_0x55a1f3e06690 .part L_0x55a1f3e06d30, 3, 1;
L_0x55a1f3e068c0 .concat8 [ 1 1 1 1], L_0x55a1f3e04420, L_0x55a1f3e04d40, L_0x55a1f3e05570, L_0x55a1f3e05ee0;
L_0x55a1f3e06960 .concat8 [ 1 1 1 1], L_0x55a1f3e04830, L_0x55a1f3e05060, L_0x55a1f3e05980, L_0x55a1f3e06200;
S_0x55a1f2ccbb70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2cca740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e03f70 .functor XOR 1, L_0x55a1f3e04940, L_0x55a1f3e04a70, C4<0>, C4<0>;
L_0x55a1f3e04420 .functor XOR 1, L_0x55a1f3e03f70, L_0x55a1f3e04ba0, C4<0>, C4<0>;
L_0x55a1f3e044e0 .functor AND 1, L_0x55a1f3e04940, L_0x55a1f3e04a70, C4<1>, C4<1>;
L_0x55a1f3e045f0 .functor AND 1, L_0x55a1f3e04940, L_0x55a1f3e04ba0, C4<1>, C4<1>;
L_0x55a1f3e046b0 .functor OR 1, L_0x55a1f3e044e0, L_0x55a1f3e045f0, C4<0>, C4<0>;
L_0x55a1f3e047c0 .functor AND 1, L_0x55a1f3e04ba0, L_0x55a1f3e04a70, C4<1>, C4<1>;
L_0x55a1f3e04830 .functor OR 1, L_0x55a1f3e046b0, L_0x55a1f3e047c0, C4<0>, C4<0>;
v0x55a1f2cc77f0_0 .net *"_s0", 0 0, L_0x55a1f3e03f70;  1 drivers
v0x55a1f2cc7890_0 .net *"_s10", 0 0, L_0x55a1f3e047c0;  1 drivers
v0x55a1f2cc8c20_0 .net *"_s4", 0 0, L_0x55a1f3e044e0;  1 drivers
v0x55a1f2cc8d10_0 .net *"_s6", 0 0, L_0x55a1f3e045f0;  1 drivers
v0x55a1f2cc48a0_0 .net *"_s8", 0 0, L_0x55a1f3e046b0;  1 drivers
v0x55a1f2cc5cd0_0 .net "a", 0 0, L_0x55a1f3e04940;  1 drivers
v0x55a1f2cc5d90_0 .net "b", 0 0, L_0x55a1f3e04a70;  1 drivers
v0x55a1f2cc1990_0 .net "ca", 0 0, L_0x55a1f3e04830;  1 drivers
v0x55a1f2cc1a30_0 .net "cin", 0 0, L_0x55a1f3e04ba0;  1 drivers
v0x55a1f2cc2d20_0 .net "sum", 0 0, L_0x55a1f3e04420;  1 drivers
S_0x55a1f2cc0420 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2cca740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e04cd0 .functor XOR 1, L_0x55a1f3e05170, L_0x55a1f3e052a0, C4<0>, C4<0>;
L_0x55a1f3e04d40 .functor XOR 1, L_0x55a1f3e04cd0, L_0x55a1f3e053d0, C4<0>, C4<0>;
L_0x55a1f3e04db0 .functor AND 1, L_0x55a1f3e05170, L_0x55a1f3e052a0, C4<1>, C4<1>;
L_0x55a1f3e04e20 .functor AND 1, L_0x55a1f3e05170, L_0x55a1f3e053d0, C4<1>, C4<1>;
L_0x55a1f3e04ee0 .functor OR 1, L_0x55a1f3e04db0, L_0x55a1f3e04e20, C4<0>, C4<0>;
L_0x55a1f3e04ff0 .functor AND 1, L_0x55a1f3e053d0, L_0x55a1f3e052a0, C4<1>, C4<1>;
L_0x55a1f3e05060 .functor OR 1, L_0x55a1f3e04ee0, L_0x55a1f3e04ff0, C4<0>, C4<0>;
v0x55a1f2cb3ad0_0 .net *"_s0", 0 0, L_0x55a1f3e04cd0;  1 drivers
v0x55a1f2cb3bb0_0 .net *"_s10", 0 0, L_0x55a1f3e04ff0;  1 drivers
v0x55a1f2ca7180_0 .net *"_s4", 0 0, L_0x55a1f3e04db0;  1 drivers
v0x55a1f2ca7250_0 .net *"_s6", 0 0, L_0x55a1f3e04e20;  1 drivers
v0x55a1f2cb6650_0 .net *"_s8", 0 0, L_0x55a1f3e04ee0;  1 drivers
v0x55a1f2cbf0e0_0 .net "a", 0 0, L_0x55a1f3e05170;  1 drivers
v0x55a1f2cbf1a0_0 .net "b", 0 0, L_0x55a1f3e052a0;  1 drivers
v0x55a1f2cbed00_0 .net "ca", 0 0, L_0x55a1f3e05060;  1 drivers
v0x55a1f2cbeda0_0 .net "cin", 0 0, L_0x55a1f3e053d0;  1 drivers
v0x55a1f2cb6230_0 .net "sum", 0 0, L_0x55a1f3e04d40;  1 drivers
S_0x55a1f2cbc190 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2cca740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e05500 .functor XOR 1, L_0x55a1f3e05a90, L_0x55a1f3e05bc0, C4<0>, C4<0>;
L_0x55a1f3e05570 .functor XOR 1, L_0x55a1f3e05500, L_0x55a1f3e05d40, C4<0>, C4<0>;
L_0x55a1f3e05630 .functor AND 1, L_0x55a1f3e05a90, L_0x55a1f3e05bc0, C4<1>, C4<1>;
L_0x55a1f3e05740 .functor AND 1, L_0x55a1f3e05a90, L_0x55a1f3e05d40, C4<1>, C4<1>;
L_0x55a1f3e05800 .functor OR 1, L_0x55a1f3e05630, L_0x55a1f3e05740, C4<0>, C4<0>;
L_0x55a1f3e05910 .functor AND 1, L_0x55a1f3e05d40, L_0x55a1f3e05bc0, C4<1>, C4<1>;
L_0x55a1f3e05980 .functor OR 1, L_0x55a1f3e05800, L_0x55a1f3e05910, C4<0>, C4<0>;
v0x55a1f2cbbdb0_0 .net *"_s0", 0 0, L_0x55a1f3e05500;  1 drivers
v0x55a1f2cbbe70_0 .net *"_s10", 0 0, L_0x55a1f3e05910;  1 drivers
v0x55a1f2cb9240_0 .net *"_s4", 0 0, L_0x55a1f3e05630;  1 drivers
v0x55a1f2cb9330_0 .net *"_s6", 0 0, L_0x55a1f3e05740;  1 drivers
v0x55a1f2cb8e60_0 .net *"_s8", 0 0, L_0x55a1f3e05800;  1 drivers
v0x55a1f2cb5eb0_0 .net "a", 0 0, L_0x55a1f3e05a90;  1 drivers
v0x55a1f2cb5f70_0 .net "b", 0 0, L_0x55a1f3e05bc0;  1 drivers
v0x55a1f2cbd1e0_0 .net "ca", 0 0, L_0x55a1f3e05980;  1 drivers
v0x55a1f2cbd280_0 .net "cin", 0 0, L_0x55a1f3e05d40;  1 drivers
v0x55a1f2cbe610_0 .net "sum", 0 0, L_0x55a1f3e05570;  1 drivers
S_0x55a1f2cba290 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2cca740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e05e70 .functor XOR 1, L_0x55a1f3e06310, L_0x55a1f3e064d0, C4<0>, C4<0>;
L_0x55a1f3e05ee0 .functor XOR 1, L_0x55a1f3e05e70, L_0x55a1f3e06690, C4<0>, C4<0>;
L_0x55a1f3e05f50 .functor AND 1, L_0x55a1f3e06310, L_0x55a1f3e064d0, C4<1>, C4<1>;
L_0x55a1f3e05fc0 .functor AND 1, L_0x55a1f3e06310, L_0x55a1f3e06690, C4<1>, C4<1>;
L_0x55a1f3e06080 .functor OR 1, L_0x55a1f3e05f50, L_0x55a1f3e05fc0, C4<0>, C4<0>;
L_0x55a1f3e06190 .functor AND 1, L_0x55a1f3e06690, L_0x55a1f3e064d0, C4<1>, C4<1>;
L_0x55a1f3e06200 .functor OR 1, L_0x55a1f3e06080, L_0x55a1f3e06190, C4<0>, C4<0>;
v0x55a1f2cbb6c0_0 .net *"_s0", 0 0, L_0x55a1f3e05e70;  1 drivers
v0x55a1f2cbb7a0_0 .net *"_s10", 0 0, L_0x55a1f3e06190;  1 drivers
v0x55a1f2cb7340_0 .net *"_s4", 0 0, L_0x55a1f3e05f50;  1 drivers
v0x55a1f2cb7410_0 .net *"_s6", 0 0, L_0x55a1f3e05fc0;  1 drivers
v0x55a1f2cb8770_0 .net *"_s8", 0 0, L_0x55a1f3e06080;  1 drivers
v0x55a1f2cb4430_0 .net "a", 0 0, L_0x55a1f3e06310;  1 drivers
v0x55a1f2cb44f0_0 .net "b", 0 0, L_0x55a1f3e064d0;  1 drivers
v0x55a1f2cb57c0_0 .net "ca", 0 0, L_0x55a1f3e06200;  1 drivers
v0x55a1f2cb5860_0 .net "cin", 0 0, L_0x55a1f3e06690;  1 drivers
v0x55a1f2ca9d00_0 .net "sum", 0 0, L_0x55a1f3e05ee0;  1 drivers
S_0x55a1f2cb1cc0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2d6e210;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2be5b40_0 .net "a", 31 0, L_0x55a1f3e1d950;  1 drivers
v0x55a1f2be5c20_0 .net "b", 31 0, L_0x55a1f3e1da40;  1 drivers
v0x55a1f2bebaa0_0 .net "ca", 31 0, L_0x55a1f3e1d7c0;  1 drivers
v0x55a1f2bebb60_0 .net "cin", 31 0, L_0x55a1f3e1db30;  1 drivers
v0x55a1f2beb6c0_0 .net "sum", 31 0, L_0x55a1f3e1d680;  1 drivers
L_0x55a1f3e12540 .part L_0x55a1f3e1d950, 0, 16;
L_0x55a1f3e125e0 .part L_0x55a1f3e1da40, 0, 16;
L_0x55a1f3e12680 .part L_0x55a1f3e1db30, 0, 16;
L_0x55a1f3e1d3b0 .part L_0x55a1f3e1d950, 16, 16;
L_0x55a1f3e1d4a0 .part L_0x55a1f3e1da40, 16, 16;
L_0x55a1f3e1d590 .part L_0x55a1f3e1db30, 16, 16;
L_0x55a1f3e1d680 .concat8 [ 16 16 0 0], L_0x55a1f3e12240, L_0x55a1f3e1d0b0;
L_0x55a1f3e1d7c0 .concat8 [ 16 16 0 0], L_0x55a1f3e122e0, L_0x55a1f3e1d150;
S_0x55a1f2cad940 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2cb1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2c500c0_0 .net "a", 15 0, L_0x55a1f3e12540;  1 drivers
v0x55a1f2c501a0_0 .net "b", 15 0, L_0x55a1f3e125e0;  1 drivers
v0x55a1f2c514f0_0 .net "ca", 15 0, L_0x55a1f3e122e0;  1 drivers
v0x55a1f2c515b0_0 .net "cin", 15 0, L_0x55a1f3e12680;  1 drivers
v0x55a1f2c4d1b0_0 .net "sum", 15 0, L_0x55a1f3e12240;  1 drivers
L_0x55a1f3e0a050 .part L_0x55a1f3e12540, 0, 4;
L_0x55a1f3e0a0f0 .part L_0x55a1f3e125e0, 0, 4;
L_0x55a1f3e0a190 .part L_0x55a1f3e12680, 0, 4;
L_0x55a1f3e0c9e0 .part L_0x55a1f3e12540, 4, 4;
L_0x55a1f3e0cad0 .part L_0x55a1f3e125e0, 4, 4;
L_0x55a1f3e0cbc0 .part L_0x55a1f3e12680, 4, 4;
L_0x55a1f3e0f4a0 .part L_0x55a1f3e12540, 8, 4;
L_0x55a1f3e0f540 .part L_0x55a1f3e125e0, 8, 4;
L_0x55a1f3e0f630 .part L_0x55a1f3e12680, 8, 4;
L_0x55a1f3e11e40 .part L_0x55a1f3e12540, 12, 4;
L_0x55a1f3e11f70 .part L_0x55a1f3e125e0, 12, 4;
L_0x55a1f3e120a0 .part L_0x55a1f3e12680, 12, 4;
L_0x55a1f3e12240 .concat8 [ 4 4 4 4], L_0x55a1f3e09e40, L_0x55a1f3e0c7d0, L_0x55a1f3e0f290, L_0x55a1f3e11c30;
L_0x55a1f3e122e0 .concat8 [ 4 4 4 4], L_0x55a1f3e09ee0, L_0x55a1f3e0c870, L_0x55a1f3e0f330, L_0x55a1f3e11cd0;
S_0x55a1f2caed70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2cad940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c93560_0 .net "a", 3 0, L_0x55a1f3e0a050;  1 drivers
v0x55a1f2c93660_0 .net "b", 3 0, L_0x55a1f3e0a0f0;  1 drivers
v0x55a1f2c93180_0 .net "ca", 3 0, L_0x55a1f3e09ee0;  1 drivers
v0x55a1f2c93270_0 .net "cin", 3 0, L_0x55a1f3e0a190;  1 drivers
v0x55a1f2c901d0_0 .net "sum", 3 0, L_0x55a1f3e09e40;  1 drivers
L_0x55a1f3e07e00 .part L_0x55a1f3e0a050, 0, 1;
L_0x55a1f3e07f30 .part L_0x55a1f3e0a0f0, 0, 1;
L_0x55a1f3e08060 .part L_0x55a1f3e0a190, 0, 1;
L_0x55a1f3e08670 .part L_0x55a1f3e0a050, 1, 1;
L_0x55a1f3e087a0 .part L_0x55a1f3e0a0f0, 1, 1;
L_0x55a1f3e088d0 .part L_0x55a1f3e0a190, 1, 1;
L_0x55a1f3e09010 .part L_0x55a1f3e0a050, 2, 1;
L_0x55a1f3e09140 .part L_0x55a1f3e0a0f0, 2, 1;
L_0x55a1f3e092c0 .part L_0x55a1f3e0a190, 2, 1;
L_0x55a1f3e09890 .part L_0x55a1f3e0a050, 3, 1;
L_0x55a1f3e09a50 .part L_0x55a1f3e0a0f0, 3, 1;
L_0x55a1f3e09c10 .part L_0x55a1f3e0a190, 3, 1;
L_0x55a1f3e09e40 .concat8 [ 1 1 1 1], L_0x55a1f3e06850, L_0x55a1f3e08200, L_0x55a1f3e08ab0, L_0x55a1f3e09460;
L_0x55a1f3e09ee0 .concat8 [ 1 1 1 1], L_0x55a1f3e07cf0, L_0x55a1f3e08560, L_0x55a1f3e08f00, L_0x55a1f3e09780;
S_0x55a1f2caa9f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2caed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e06e60 .functor XOR 1, L_0x55a1f3e07e00, L_0x55a1f3e07f30, C4<0>, C4<0>;
L_0x55a1f3e06850 .functor XOR 1, L_0x55a1f3e06e60, L_0x55a1f3e08060, C4<0>, C4<0>;
L_0x55a1f3e079a0 .functor AND 1, L_0x55a1f3e07e00, L_0x55a1f3e07f30, C4<1>, C4<1>;
L_0x55a1f3e07ab0 .functor AND 1, L_0x55a1f3e07e00, L_0x55a1f3e08060, C4<1>, C4<1>;
L_0x55a1f3e07b70 .functor OR 1, L_0x55a1f3e079a0, L_0x55a1f3e07ab0, C4<0>, C4<0>;
L_0x55a1f3e07c80 .functor AND 1, L_0x55a1f3e08060, L_0x55a1f3e07f30, C4<1>, C4<1>;
L_0x55a1f3e07cf0 .functor OR 1, L_0x55a1f3e07b70, L_0x55a1f3e07c80, C4<0>, C4<0>;
v0x55a1f2cabe20_0 .net *"_s0", 0 0, L_0x55a1f3e06e60;  1 drivers
v0x55a1f2cabec0_0 .net *"_s10", 0 0, L_0x55a1f3e07c80;  1 drivers
v0x55a1f2ca7ae0_0 .net *"_s4", 0 0, L_0x55a1f3e079a0;  1 drivers
v0x55a1f2ca7bd0_0 .net *"_s6", 0 0, L_0x55a1f3e07ab0;  1 drivers
v0x55a1f2ca8e70_0 .net *"_s8", 0 0, L_0x55a1f3e07b70;  1 drivers
v0x55a1f2c9d3b0_0 .net "a", 0 0, L_0x55a1f3e07e00;  1 drivers
v0x55a1f2c9d470_0 .net "b", 0 0, L_0x55a1f3e07f30;  1 drivers
v0x55a1f2ca5e40_0 .net "ca", 0 0, L_0x55a1f3e07cf0;  1 drivers
v0x55a1f2ca5ee0_0 .net "cin", 0 0, L_0x55a1f3e08060;  1 drivers
v0x55a1f2ca5a60_0 .net "sum", 0 0, L_0x55a1f3e06850;  1 drivers
S_0x55a1f2c9cf90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2caed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e08190 .functor XOR 1, L_0x55a1f3e08670, L_0x55a1f3e087a0, C4<0>, C4<0>;
L_0x55a1f3e08200 .functor XOR 1, L_0x55a1f3e08190, L_0x55a1f3e088d0, C4<0>, C4<0>;
L_0x55a1f3e08270 .functor AND 1, L_0x55a1f3e08670, L_0x55a1f3e087a0, C4<1>, C4<1>;
L_0x55a1f3e082e0 .functor AND 1, L_0x55a1f3e08670, L_0x55a1f3e088d0, C4<1>, C4<1>;
L_0x55a1f3e083a0 .functor OR 1, L_0x55a1f3e08270, L_0x55a1f3e082e0, C4<0>, C4<0>;
L_0x55a1f3e084b0 .functor AND 1, L_0x55a1f3e088d0, L_0x55a1f3e087a0, C4<1>, C4<1>;
L_0x55a1f3e08560 .functor OR 1, L_0x55a1f3e083a0, L_0x55a1f3e084b0, C4<0>, C4<0>;
v0x55a1f2ca2ef0_0 .net *"_s0", 0 0, L_0x55a1f3e08190;  1 drivers
v0x55a1f2ca2fd0_0 .net *"_s10", 0 0, L_0x55a1f3e084b0;  1 drivers
v0x55a1f2ca2b10_0 .net *"_s4", 0 0, L_0x55a1f3e08270;  1 drivers
v0x55a1f2ca2be0_0 .net *"_s6", 0 0, L_0x55a1f3e082e0;  1 drivers
v0x55a1f2c9ffa0_0 .net *"_s8", 0 0, L_0x55a1f3e083a0;  1 drivers
v0x55a1f2ca0080_0 .net "a", 0 0, L_0x55a1f3e08670;  1 drivers
v0x55a1f2c9fbc0_0 .net "b", 0 0, L_0x55a1f3e087a0;  1 drivers
v0x55a1f2c9fc80_0 .net "ca", 0 0, L_0x55a1f3e08560;  1 drivers
v0x55a1f2c9cc10_0 .net "cin", 0 0, L_0x55a1f3e088d0;  1 drivers
v0x55a1f2c9ccb0_0 .net "sum", 0 0, L_0x55a1f3e08200;  1 drivers
S_0x55a1f2ca3f40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2caed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e08a40 .functor XOR 1, L_0x55a1f3e09010, L_0x55a1f3e09140, C4<0>, C4<0>;
L_0x55a1f3e08ab0 .functor XOR 1, L_0x55a1f3e08a40, L_0x55a1f3e092c0, C4<0>, C4<0>;
L_0x55a1f3e08b70 .functor AND 1, L_0x55a1f3e09010, L_0x55a1f3e09140, C4<1>, C4<1>;
L_0x55a1f3e08c80 .functor AND 1, L_0x55a1f3e09010, L_0x55a1f3e092c0, C4<1>, C4<1>;
L_0x55a1f3e08d40 .functor OR 1, L_0x55a1f3e08b70, L_0x55a1f3e08c80, C4<0>, C4<0>;
L_0x55a1f3e08e50 .functor AND 1, L_0x55a1f3e092c0, L_0x55a1f3e09140, C4<1>, C4<1>;
L_0x55a1f3e08f00 .functor OR 1, L_0x55a1f3e08d40, L_0x55a1f3e08e50, C4<0>, C4<0>;
v0x55a1f2ca5370_0 .net *"_s0", 0 0, L_0x55a1f3e08a40;  1 drivers
v0x55a1f2ca5430_0 .net *"_s10", 0 0, L_0x55a1f3e08e50;  1 drivers
v0x55a1f2ca0ff0_0 .net *"_s4", 0 0, L_0x55a1f3e08b70;  1 drivers
v0x55a1f2ca10e0_0 .net *"_s6", 0 0, L_0x55a1f3e08c80;  1 drivers
v0x55a1f2ca2420_0 .net *"_s8", 0 0, L_0x55a1f3e08d40;  1 drivers
v0x55a1f2c9e0a0_0 .net "a", 0 0, L_0x55a1f3e09010;  1 drivers
v0x55a1f2c9e160_0 .net "b", 0 0, L_0x55a1f3e09140;  1 drivers
v0x55a1f2c9f4d0_0 .net "ca", 0 0, L_0x55a1f3e08f00;  1 drivers
v0x55a1f2c9f590_0 .net "cin", 0 0, L_0x55a1f3e092c0;  1 drivers
v0x55a1f2c9b190_0 .net "sum", 0 0, L_0x55a1f3e08ab0;  1 drivers
S_0x55a1f2c9c520 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2caed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e093f0 .functor XOR 1, L_0x55a1f3e09890, L_0x55a1f3e09a50, C4<0>, C4<0>;
L_0x55a1f3e09460 .functor XOR 1, L_0x55a1f3e093f0, L_0x55a1f3e09c10, C4<0>, C4<0>;
L_0x55a1f3e094d0 .functor AND 1, L_0x55a1f3e09890, L_0x55a1f3e09a50, C4<1>, C4<1>;
L_0x55a1f3e09540 .functor AND 1, L_0x55a1f3e09890, L_0x55a1f3e09c10, C4<1>, C4<1>;
L_0x55a1f3e09600 .functor OR 1, L_0x55a1f3e094d0, L_0x55a1f3e09540, C4<0>, C4<0>;
L_0x55a1f3e09710 .functor AND 1, L_0x55a1f3e09c10, L_0x55a1f3e09a50, C4<1>, C4<1>;
L_0x55a1f3e09780 .functor OR 1, L_0x55a1f3e09600, L_0x55a1f3e09710, C4<0>, C4<0>;
v0x55a1f2c90970_0 .net *"_s0", 0 0, L_0x55a1f3e093f0;  1 drivers
v0x55a1f2c90a50_0 .net *"_s10", 0 0, L_0x55a1f3e09710;  1 drivers
v0x55a1f2c99400_0 .net *"_s4", 0 0, L_0x55a1f3e094d0;  1 drivers
v0x55a1f2c994f0_0 .net *"_s6", 0 0, L_0x55a1f3e09540;  1 drivers
v0x55a1f2c99020_0 .net *"_s8", 0 0, L_0x55a1f3e09600;  1 drivers
v0x55a1f2c90550_0 .net "a", 0 0, L_0x55a1f3e09890;  1 drivers
v0x55a1f2c90610_0 .net "b", 0 0, L_0x55a1f3e09a50;  1 drivers
v0x55a1f2c964b0_0 .net "ca", 0 0, L_0x55a1f3e09780;  1 drivers
v0x55a1f2c96550_0 .net "cin", 0 0, L_0x55a1f3e09c10;  1 drivers
v0x55a1f2c960d0_0 .net "sum", 0 0, L_0x55a1f3e09460;  1 drivers
S_0x55a1f2c97500 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2cad940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c7e750_0 .net "a", 3 0, L_0x55a1f3e0c9e0;  1 drivers
v0x55a1f2c7e850_0 .net "b", 3 0, L_0x55a1f3e0cad0;  1 drivers
v0x55a1f2c7e370_0 .net "ca", 3 0, L_0x55a1f3e0c870;  1 drivers
v0x55a1f2c7e460_0 .net "cin", 3 0, L_0x55a1f3e0cbc0;  1 drivers
v0x55a1f2c758a0_0 .net "sum", 3 0, L_0x55a1f3e0c7d0;  1 drivers
L_0x55a1f3e0a790 .part L_0x55a1f3e0c9e0, 0, 1;
L_0x55a1f3e0a8c0 .part L_0x55a1f3e0cad0, 0, 1;
L_0x55a1f3e0a9f0 .part L_0x55a1f3e0cbc0, 0, 1;
L_0x55a1f3e0b000 .part L_0x55a1f3e0c9e0, 1, 1;
L_0x55a1f3e0b130 .part L_0x55a1f3e0cad0, 1, 1;
L_0x55a1f3e0b260 .part L_0x55a1f3e0cbc0, 1, 1;
L_0x55a1f3e0b9a0 .part L_0x55a1f3e0c9e0, 2, 1;
L_0x55a1f3e0bad0 .part L_0x55a1f3e0cad0, 2, 1;
L_0x55a1f3e0bc50 .part L_0x55a1f3e0cbc0, 2, 1;
L_0x55a1f3e0c220 .part L_0x55a1f3e0c9e0, 3, 1;
L_0x55a1f3e0c3e0 .part L_0x55a1f3e0cad0, 3, 1;
L_0x55a1f3e0c5a0 .part L_0x55a1f3e0cbc0, 3, 1;
L_0x55a1f3e0c7d0 .concat8 [ 1 1 1 1], L_0x55a1f3e0a230, L_0x55a1f3e0ab90, L_0x55a1f3e0b440, L_0x55a1f3e0bdf0;
L_0x55a1f3e0c870 .concat8 [ 1 1 1 1], L_0x55a1f3e0a680, L_0x55a1f3e0aef0, L_0x55a1f3e0b890, L_0x55a1f3e0c110;
S_0x55a1f2c98930 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c97500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e09dd0 .functor XOR 1, L_0x55a1f3e0a790, L_0x55a1f3e0a8c0, C4<0>, C4<0>;
L_0x55a1f3e0a230 .functor XOR 1, L_0x55a1f3e09dd0, L_0x55a1f3e0a9f0, C4<0>, C4<0>;
L_0x55a1f3e0a2f0 .functor AND 1, L_0x55a1f3e0a790, L_0x55a1f3e0a8c0, C4<1>, C4<1>;
L_0x55a1f3e0a400 .functor AND 1, L_0x55a1f3e0a790, L_0x55a1f3e0a9f0, C4<1>, C4<1>;
L_0x55a1f3e0a4c0 .functor OR 1, L_0x55a1f3e0a2f0, L_0x55a1f3e0a400, C4<0>, C4<0>;
L_0x55a1f3e0a5d0 .functor AND 1, L_0x55a1f3e0a9f0, L_0x55a1f3e0a8c0, C4<1>, C4<1>;
L_0x55a1f3e0a680 .functor OR 1, L_0x55a1f3e0a4c0, L_0x55a1f3e0a5d0, C4<0>, C4<0>;
v0x55a1f2c945b0_0 .net *"_s0", 0 0, L_0x55a1f3e09dd0;  1 drivers
v0x55a1f2c94650_0 .net *"_s10", 0 0, L_0x55a1f3e0a5d0;  1 drivers
v0x55a1f2c959e0_0 .net *"_s4", 0 0, L_0x55a1f3e0a2f0;  1 drivers
v0x55a1f2c95ad0_0 .net *"_s6", 0 0, L_0x55a1f3e0a400;  1 drivers
v0x55a1f2c91660_0 .net *"_s8", 0 0, L_0x55a1f3e0a4c0;  1 drivers
v0x55a1f2c92a90_0 .net "a", 0 0, L_0x55a1f3e0a790;  1 drivers
v0x55a1f2c92b50_0 .net "b", 0 0, L_0x55a1f3e0a8c0;  1 drivers
v0x55a1f2c8e6b0_0 .net "ca", 0 0, L_0x55a1f3e0a680;  1 drivers
v0x55a1f2c8e750_0 .net "cin", 0 0, L_0x55a1f3e0a9f0;  1 drivers
v0x55a1f2c8fae0_0 .net "sum", 0 0, L_0x55a1f3e0a230;  1 drivers
S_0x55a1f2c8cf50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c97500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0ab20 .functor XOR 1, L_0x55a1f3e0b000, L_0x55a1f3e0b130, C4<0>, C4<0>;
L_0x55a1f3e0ab90 .functor XOR 1, L_0x55a1f3e0ab20, L_0x55a1f3e0b260, C4<0>, C4<0>;
L_0x55a1f3e0ac00 .functor AND 1, L_0x55a1f3e0b000, L_0x55a1f3e0b130, C4<1>, C4<1>;
L_0x55a1f3e0ac70 .functor AND 1, L_0x55a1f3e0b000, L_0x55a1f3e0b260, C4<1>, C4<1>;
L_0x55a1f3e0ad30 .functor OR 1, L_0x55a1f3e0ac00, L_0x55a1f3e0ac70, C4<0>, C4<0>;
L_0x55a1f3e0ae40 .functor AND 1, L_0x55a1f3e0b260, L_0x55a1f3e0b130, C4<1>, C4<1>;
L_0x55a1f3e0aef0 .functor OR 1, L_0x55a1f3e0ad30, L_0x55a1f3e0ae40, C4<0>, C4<0>;
v0x55a1f2c7fa90_0 .net *"_s0", 0 0, L_0x55a1f3e0ab20;  1 drivers
v0x55a1f2c7fb70_0 .net *"_s10", 0 0, L_0x55a1f3e0ae40;  1 drivers
v0x55a1f2c73140_0 .net *"_s4", 0 0, L_0x55a1f3e0ac00;  1 drivers
v0x55a1f2c73210_0 .net *"_s6", 0 0, L_0x55a1f3e0ac70;  1 drivers
v0x55a1f2c82610_0 .net *"_s8", 0 0, L_0x55a1f3e0ad30;  1 drivers
v0x55a1f2c8b0a0_0 .net "a", 0 0, L_0x55a1f3e0b000;  1 drivers
v0x55a1f2c8b160_0 .net "b", 0 0, L_0x55a1f3e0b130;  1 drivers
v0x55a1f2c8acc0_0 .net "ca", 0 0, L_0x55a1f3e0aef0;  1 drivers
v0x55a1f2c8ad60_0 .net "cin", 0 0, L_0x55a1f3e0b260;  1 drivers
v0x55a1f2c821f0_0 .net "sum", 0 0, L_0x55a1f3e0ab90;  1 drivers
S_0x55a1f2c88150 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c97500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0b3d0 .functor XOR 1, L_0x55a1f3e0b9a0, L_0x55a1f3e0bad0, C4<0>, C4<0>;
L_0x55a1f3e0b440 .functor XOR 1, L_0x55a1f3e0b3d0, L_0x55a1f3e0bc50, C4<0>, C4<0>;
L_0x55a1f3e0b500 .functor AND 1, L_0x55a1f3e0b9a0, L_0x55a1f3e0bad0, C4<1>, C4<1>;
L_0x55a1f3e0b610 .functor AND 1, L_0x55a1f3e0b9a0, L_0x55a1f3e0bc50, C4<1>, C4<1>;
L_0x55a1f3e0b6d0 .functor OR 1, L_0x55a1f3e0b500, L_0x55a1f3e0b610, C4<0>, C4<0>;
L_0x55a1f3e0b7e0 .functor AND 1, L_0x55a1f3e0bc50, L_0x55a1f3e0bad0, C4<1>, C4<1>;
L_0x55a1f3e0b890 .functor OR 1, L_0x55a1f3e0b6d0, L_0x55a1f3e0b7e0, C4<0>, C4<0>;
v0x55a1f2c87d70_0 .net *"_s0", 0 0, L_0x55a1f3e0b3d0;  1 drivers
v0x55a1f2c87e30_0 .net *"_s10", 0 0, L_0x55a1f3e0b7e0;  1 drivers
v0x55a1f2c85200_0 .net *"_s4", 0 0, L_0x55a1f3e0b500;  1 drivers
v0x55a1f2c852f0_0 .net *"_s6", 0 0, L_0x55a1f3e0b610;  1 drivers
v0x55a1f2c84e20_0 .net *"_s8", 0 0, L_0x55a1f3e0b6d0;  1 drivers
v0x55a1f2c81e70_0 .net "a", 0 0, L_0x55a1f3e0b9a0;  1 drivers
v0x55a1f2c81f30_0 .net "b", 0 0, L_0x55a1f3e0bad0;  1 drivers
v0x55a1f2c891a0_0 .net "ca", 0 0, L_0x55a1f3e0b890;  1 drivers
v0x55a1f2c89240_0 .net "cin", 0 0, L_0x55a1f3e0bc50;  1 drivers
v0x55a1f2c8a5d0_0 .net "sum", 0 0, L_0x55a1f3e0b440;  1 drivers
S_0x55a1f2c86250 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c97500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0bd80 .functor XOR 1, L_0x55a1f3e0c220, L_0x55a1f3e0c3e0, C4<0>, C4<0>;
L_0x55a1f3e0bdf0 .functor XOR 1, L_0x55a1f3e0bd80, L_0x55a1f3e0c5a0, C4<0>, C4<0>;
L_0x55a1f3e0be60 .functor AND 1, L_0x55a1f3e0c220, L_0x55a1f3e0c3e0, C4<1>, C4<1>;
L_0x55a1f3e0bed0 .functor AND 1, L_0x55a1f3e0c220, L_0x55a1f3e0c5a0, C4<1>, C4<1>;
L_0x55a1f3e0bf90 .functor OR 1, L_0x55a1f3e0be60, L_0x55a1f3e0bed0, C4<0>, C4<0>;
L_0x55a1f3e0c0a0 .functor AND 1, L_0x55a1f3e0c5a0, L_0x55a1f3e0c3e0, C4<1>, C4<1>;
L_0x55a1f3e0c110 .functor OR 1, L_0x55a1f3e0bf90, L_0x55a1f3e0c0a0, C4<0>, C4<0>;
v0x55a1f2c87680_0 .net *"_s0", 0 0, L_0x55a1f3e0bd80;  1 drivers
v0x55a1f2c87760_0 .net *"_s10", 0 0, L_0x55a1f3e0c0a0;  1 drivers
v0x55a1f2c83300_0 .net *"_s4", 0 0, L_0x55a1f3e0be60;  1 drivers
v0x55a1f2c833d0_0 .net *"_s6", 0 0, L_0x55a1f3e0bed0;  1 drivers
v0x55a1f2c84730_0 .net *"_s8", 0 0, L_0x55a1f3e0bf90;  1 drivers
v0x55a1f2c803f0_0 .net "a", 0 0, L_0x55a1f3e0c220;  1 drivers
v0x55a1f2c804b0_0 .net "b", 0 0, L_0x55a1f3e0c3e0;  1 drivers
v0x55a1f2c81780_0 .net "ca", 0 0, L_0x55a1f3e0c110;  1 drivers
v0x55a1f2c81820_0 .net "cin", 0 0, L_0x55a1f3e0c5a0;  1 drivers
v0x55a1f2c75cc0_0 .net "sum", 0 0, L_0x55a1f3e0bdf0;  1 drivers
S_0x55a1f2c7b800 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2cad940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c67150_0 .net "a", 3 0, L_0x55a1f3e0f4a0;  1 drivers
v0x55a1f2c67250_0 .net "b", 3 0, L_0x55a1f3e0f540;  1 drivers
v0x55a1f2c684e0_0 .net "ca", 3 0, L_0x55a1f3e0f330;  1 drivers
v0x55a1f2c685d0_0 .net "cin", 3 0, L_0x55a1f3e0f630;  1 drivers
v0x55a1f2c5c930_0 .net "sum", 3 0, L_0x55a1f3e0f290;  1 drivers
L_0x55a1f3e0d250 .part L_0x55a1f3e0f4a0, 0, 1;
L_0x55a1f3e0d380 .part L_0x55a1f3e0f540, 0, 1;
L_0x55a1f3e0d4b0 .part L_0x55a1f3e0f630, 0, 1;
L_0x55a1f3e0dac0 .part L_0x55a1f3e0f4a0, 1, 1;
L_0x55a1f3e0dbf0 .part L_0x55a1f3e0f540, 1, 1;
L_0x55a1f3e0dd20 .part L_0x55a1f3e0f630, 1, 1;
L_0x55a1f3e0e460 .part L_0x55a1f3e0f4a0, 2, 1;
L_0x55a1f3e0e590 .part L_0x55a1f3e0f540, 2, 1;
L_0x55a1f3e0e710 .part L_0x55a1f3e0f630, 2, 1;
L_0x55a1f3e0ece0 .part L_0x55a1f3e0f4a0, 3, 1;
L_0x55a1f3e0eea0 .part L_0x55a1f3e0f540, 3, 1;
L_0x55a1f3e0f060 .part L_0x55a1f3e0f630, 3, 1;
L_0x55a1f3e0f290 .concat8 [ 1 1 1 1], L_0x55a1f3e0ccf0, L_0x55a1f3e0d650, L_0x55a1f3e0df00, L_0x55a1f3e0e8b0;
L_0x55a1f3e0f330 .concat8 [ 1 1 1 1], L_0x55a1f3e0d140, L_0x55a1f3e0d9b0, L_0x55a1f3e0e350, L_0x55a1f3e0ebd0;
S_0x55a1f2c7b420 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c7b800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0c760 .functor XOR 1, L_0x55a1f3e0d250, L_0x55a1f3e0d380, C4<0>, C4<0>;
L_0x55a1f3e0ccf0 .functor XOR 1, L_0x55a1f3e0c760, L_0x55a1f3e0d4b0, C4<0>, C4<0>;
L_0x55a1f3e0cdb0 .functor AND 1, L_0x55a1f3e0d250, L_0x55a1f3e0d380, C4<1>, C4<1>;
L_0x55a1f3e0cec0 .functor AND 1, L_0x55a1f3e0d250, L_0x55a1f3e0d4b0, C4<1>, C4<1>;
L_0x55a1f3e0cf80 .functor OR 1, L_0x55a1f3e0cdb0, L_0x55a1f3e0cec0, C4<0>, C4<0>;
L_0x55a1f3e0d090 .functor AND 1, L_0x55a1f3e0d4b0, L_0x55a1f3e0d380, C4<1>, C4<1>;
L_0x55a1f3e0d140 .functor OR 1, L_0x55a1f3e0cf80, L_0x55a1f3e0d090, C4<0>, C4<0>;
v0x55a1f2c788b0_0 .net *"_s0", 0 0, L_0x55a1f3e0c760;  1 drivers
v0x55a1f2c78950_0 .net *"_s10", 0 0, L_0x55a1f3e0d090;  1 drivers
v0x55a1f2c784d0_0 .net *"_s4", 0 0, L_0x55a1f3e0cdb0;  1 drivers
v0x55a1f2c785c0_0 .net *"_s6", 0 0, L_0x55a1f3e0cec0;  1 drivers
v0x55a1f2c75520_0 .net *"_s8", 0 0, L_0x55a1f3e0cf80;  1 drivers
v0x55a1f2c7c850_0 .net "a", 0 0, L_0x55a1f3e0d250;  1 drivers
v0x55a1f2c7c910_0 .net "b", 0 0, L_0x55a1f3e0d380;  1 drivers
v0x55a1f2c7dc80_0 .net "ca", 0 0, L_0x55a1f3e0d140;  1 drivers
v0x55a1f2c7dd20_0 .net "cin", 0 0, L_0x55a1f3e0d4b0;  1 drivers
v0x55a1f2c79900_0 .net "sum", 0 0, L_0x55a1f3e0ccf0;  1 drivers
S_0x55a1f2c7ad30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c7b800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0d5e0 .functor XOR 1, L_0x55a1f3e0dac0, L_0x55a1f3e0dbf0, C4<0>, C4<0>;
L_0x55a1f3e0d650 .functor XOR 1, L_0x55a1f3e0d5e0, L_0x55a1f3e0dd20, C4<0>, C4<0>;
L_0x55a1f3e0d6c0 .functor AND 1, L_0x55a1f3e0dac0, L_0x55a1f3e0dbf0, C4<1>, C4<1>;
L_0x55a1f3e0d730 .functor AND 1, L_0x55a1f3e0dac0, L_0x55a1f3e0dd20, C4<1>, C4<1>;
L_0x55a1f3e0d7f0 .functor OR 1, L_0x55a1f3e0d6c0, L_0x55a1f3e0d730, C4<0>, C4<0>;
L_0x55a1f3e0d900 .functor AND 1, L_0x55a1f3e0dd20, L_0x55a1f3e0dbf0, C4<1>, C4<1>;
L_0x55a1f3e0d9b0 .functor OR 1, L_0x55a1f3e0d7f0, L_0x55a1f3e0d900, C4<0>, C4<0>;
v0x55a1f2c769b0_0 .net *"_s0", 0 0, L_0x55a1f3e0d5e0;  1 drivers
v0x55a1f2c76a90_0 .net *"_s10", 0 0, L_0x55a1f3e0d900;  1 drivers
v0x55a1f2c77de0_0 .net *"_s4", 0 0, L_0x55a1f3e0d6c0;  1 drivers
v0x55a1f2c77eb0_0 .net *"_s6", 0 0, L_0x55a1f3e0d730;  1 drivers
v0x55a1f2c73aa0_0 .net *"_s8", 0 0, L_0x55a1f3e0d7f0;  1 drivers
v0x55a1f2c73b80_0 .net "a", 0 0, L_0x55a1f3e0dac0;  1 drivers
v0x55a1f2c74e30_0 .net "b", 0 0, L_0x55a1f3e0dbf0;  1 drivers
v0x55a1f2c74ef0_0 .net "ca", 0 0, L_0x55a1f3e0d9b0;  1 drivers
v0x55a1f2c69370_0 .net "cin", 0 0, L_0x55a1f3e0dd20;  1 drivers
v0x55a1f2c69410_0 .net "sum", 0 0, L_0x55a1f3e0d650;  1 drivers
S_0x55a1f2c71e00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c7b800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0de90 .functor XOR 1, L_0x55a1f3e0e460, L_0x55a1f3e0e590, C4<0>, C4<0>;
L_0x55a1f3e0df00 .functor XOR 1, L_0x55a1f3e0de90, L_0x55a1f3e0e710, C4<0>, C4<0>;
L_0x55a1f3e0dfc0 .functor AND 1, L_0x55a1f3e0e460, L_0x55a1f3e0e590, C4<1>, C4<1>;
L_0x55a1f3e0e0d0 .functor AND 1, L_0x55a1f3e0e460, L_0x55a1f3e0e710, C4<1>, C4<1>;
L_0x55a1f3e0e190 .functor OR 1, L_0x55a1f3e0dfc0, L_0x55a1f3e0e0d0, C4<0>, C4<0>;
L_0x55a1f3e0e2a0 .functor AND 1, L_0x55a1f3e0e710, L_0x55a1f3e0e590, C4<1>, C4<1>;
L_0x55a1f3e0e350 .functor OR 1, L_0x55a1f3e0e190, L_0x55a1f3e0e2a0, C4<0>, C4<0>;
v0x55a1f2c71a20_0 .net *"_s0", 0 0, L_0x55a1f3e0de90;  1 drivers
v0x55a1f2c71ae0_0 .net *"_s10", 0 0, L_0x55a1f3e0e2a0;  1 drivers
v0x55a1f2c68f50_0 .net *"_s4", 0 0, L_0x55a1f3e0dfc0;  1 drivers
v0x55a1f2c69040_0 .net *"_s6", 0 0, L_0x55a1f3e0e0d0;  1 drivers
v0x55a1f2c6eeb0_0 .net *"_s8", 0 0, L_0x55a1f3e0e190;  1 drivers
v0x55a1f2c6ead0_0 .net "a", 0 0, L_0x55a1f3e0e460;  1 drivers
v0x55a1f2c6eb90_0 .net "b", 0 0, L_0x55a1f3e0e590;  1 drivers
v0x55a1f2c6bf60_0 .net "ca", 0 0, L_0x55a1f3e0e350;  1 drivers
v0x55a1f2c6c020_0 .net "cin", 0 0, L_0x55a1f3e0e710;  1 drivers
v0x55a1f2c6bb80_0 .net "sum", 0 0, L_0x55a1f3e0df00;  1 drivers
S_0x55a1f2c68bd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c7b800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0e840 .functor XOR 1, L_0x55a1f3e0ece0, L_0x55a1f3e0eea0, C4<0>, C4<0>;
L_0x55a1f3e0e8b0 .functor XOR 1, L_0x55a1f3e0e840, L_0x55a1f3e0f060, C4<0>, C4<0>;
L_0x55a1f3e0e920 .functor AND 1, L_0x55a1f3e0ece0, L_0x55a1f3e0eea0, C4<1>, C4<1>;
L_0x55a1f3e0e990 .functor AND 1, L_0x55a1f3e0ece0, L_0x55a1f3e0f060, C4<1>, C4<1>;
L_0x55a1f3e0ea50 .functor OR 1, L_0x55a1f3e0e920, L_0x55a1f3e0e990, C4<0>, C4<0>;
L_0x55a1f3e0eb60 .functor AND 1, L_0x55a1f3e0f060, L_0x55a1f3e0eea0, C4<1>, C4<1>;
L_0x55a1f3e0ebd0 .functor OR 1, L_0x55a1f3e0ea50, L_0x55a1f3e0eb60, C4<0>, C4<0>;
v0x55a1f2c6ff00_0 .net *"_s0", 0 0, L_0x55a1f3e0e840;  1 drivers
v0x55a1f2c6ffe0_0 .net *"_s10", 0 0, L_0x55a1f3e0eb60;  1 drivers
v0x55a1f2c71330_0 .net *"_s4", 0 0, L_0x55a1f3e0e920;  1 drivers
v0x55a1f2c71420_0 .net *"_s6", 0 0, L_0x55a1f3e0e990;  1 drivers
v0x55a1f2c6cfb0_0 .net *"_s8", 0 0, L_0x55a1f3e0ea50;  1 drivers
v0x55a1f2c6e3e0_0 .net "a", 0 0, L_0x55a1f3e0ece0;  1 drivers
v0x55a1f2c6e4a0_0 .net "b", 0 0, L_0x55a1f3e0eea0;  1 drivers
v0x55a1f2c6a060_0 .net "ca", 0 0, L_0x55a1f3e0ebd0;  1 drivers
v0x55a1f2c6a100_0 .net "cin", 0 0, L_0x55a1f3e0f060;  1 drivers
v0x55a1f2c6b490_0 .net "sum", 0 0, L_0x55a1f3e0e8b0;  1 drivers
S_0x55a1f2c653c0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2cad940;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c57390_0 .net "a", 3 0, L_0x55a1f3e11e40;  1 drivers
v0x55a1f2c57490_0 .net "b", 3 0, L_0x55a1f3e11f70;  1 drivers
v0x55a1f2c53010_0 .net "ca", 3 0, L_0x55a1f3e11cd0;  1 drivers
v0x55a1f2c53100_0 .net "cin", 3 0, L_0x55a1f3e120a0;  1 drivers
v0x55a1f2c54440_0 .net "sum", 3 0, L_0x55a1f3e11c30;  1 drivers
L_0x55a1f3e0fbf0 .part L_0x55a1f3e11e40, 0, 1;
L_0x55a1f3e0fd20 .part L_0x55a1f3e11f70, 0, 1;
L_0x55a1f3e0fe50 .part L_0x55a1f3e120a0, 0, 1;
L_0x55a1f3e10460 .part L_0x55a1f3e11e40, 1, 1;
L_0x55a1f3e10590 .part L_0x55a1f3e11f70, 1, 1;
L_0x55a1f3e106c0 .part L_0x55a1f3e120a0, 1, 1;
L_0x55a1f3e10e00 .part L_0x55a1f3e11e40, 2, 1;
L_0x55a1f3e10f30 .part L_0x55a1f3e11f70, 2, 1;
L_0x55a1f3e110b0 .part L_0x55a1f3e120a0, 2, 1;
L_0x55a1f3e11680 .part L_0x55a1f3e11e40, 3, 1;
L_0x55a1f3e11840 .part L_0x55a1f3e11f70, 3, 1;
L_0x55a1f3e11a00 .part L_0x55a1f3e120a0, 3, 1;
L_0x55a1f3e11c30 .concat8 [ 1 1 1 1], L_0x55a1f3e0f6d0, L_0x55a1f3e0fff0, L_0x55a1f3e108a0, L_0x55a1f3e11250;
L_0x55a1f3e11cd0 .concat8 [ 1 1 1 1], L_0x55a1f3e0fae0, L_0x55a1f3e10350, L_0x55a1f3e10cf0, L_0x55a1f3e11570;
S_0x55a1f2c64fe0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c653c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0f220 .functor XOR 1, L_0x55a1f3e0fbf0, L_0x55a1f3e0fd20, C4<0>, C4<0>;
L_0x55a1f3e0f6d0 .functor XOR 1, L_0x55a1f3e0f220, L_0x55a1f3e0fe50, C4<0>, C4<0>;
L_0x55a1f3e0f790 .functor AND 1, L_0x55a1f3e0fbf0, L_0x55a1f3e0fd20, C4<1>, C4<1>;
L_0x55a1f3e0f8a0 .functor AND 1, L_0x55a1f3e0fbf0, L_0x55a1f3e0fe50, C4<1>, C4<1>;
L_0x55a1f3e0f960 .functor OR 1, L_0x55a1f3e0f790, L_0x55a1f3e0f8a0, C4<0>, C4<0>;
L_0x55a1f3e0fa70 .functor AND 1, L_0x55a1f3e0fe50, L_0x55a1f3e0fd20, C4<1>, C4<1>;
L_0x55a1f3e0fae0 .functor OR 1, L_0x55a1f3e0f960, L_0x55a1f3e0fa70, C4<0>, C4<0>;
v0x55a1f2c5c510_0 .net *"_s0", 0 0, L_0x55a1f3e0f220;  1 drivers
v0x55a1f2c5c5b0_0 .net *"_s10", 0 0, L_0x55a1f3e0fa70;  1 drivers
v0x55a1f2c62470_0 .net *"_s4", 0 0, L_0x55a1f3e0f790;  1 drivers
v0x55a1f2c62560_0 .net *"_s6", 0 0, L_0x55a1f3e0f8a0;  1 drivers
v0x55a1f2c62090_0 .net *"_s8", 0 0, L_0x55a1f3e0f960;  1 drivers
v0x55a1f2c5f520_0 .net "a", 0 0, L_0x55a1f3e0fbf0;  1 drivers
v0x55a1f2c5f5e0_0 .net "b", 0 0, L_0x55a1f3e0fd20;  1 drivers
v0x55a1f2c5f140_0 .net "ca", 0 0, L_0x55a1f3e0fae0;  1 drivers
v0x55a1f2c5f1e0_0 .net "cin", 0 0, L_0x55a1f3e0fe50;  1 drivers
v0x55a1f2c5c190_0 .net "sum", 0 0, L_0x55a1f3e0f6d0;  1 drivers
S_0x55a1f2c634c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c653c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e0ff80 .functor XOR 1, L_0x55a1f3e10460, L_0x55a1f3e10590, C4<0>, C4<0>;
L_0x55a1f3e0fff0 .functor XOR 1, L_0x55a1f3e0ff80, L_0x55a1f3e106c0, C4<0>, C4<0>;
L_0x55a1f3e10060 .functor AND 1, L_0x55a1f3e10460, L_0x55a1f3e10590, C4<1>, C4<1>;
L_0x55a1f3e100d0 .functor AND 1, L_0x55a1f3e10460, L_0x55a1f3e106c0, C4<1>, C4<1>;
L_0x55a1f3e10190 .functor OR 1, L_0x55a1f3e10060, L_0x55a1f3e100d0, C4<0>, C4<0>;
L_0x55a1f3e102a0 .functor AND 1, L_0x55a1f3e106c0, L_0x55a1f3e10590, C4<1>, C4<1>;
L_0x55a1f3e10350 .functor OR 1, L_0x55a1f3e10190, L_0x55a1f3e102a0, C4<0>, C4<0>;
v0x55a1f2c648f0_0 .net *"_s0", 0 0, L_0x55a1f3e0ff80;  1 drivers
v0x55a1f2c649d0_0 .net *"_s10", 0 0, L_0x55a1f3e102a0;  1 drivers
v0x55a1f2c60570_0 .net *"_s4", 0 0, L_0x55a1f3e10060;  1 drivers
v0x55a1f2c60640_0 .net *"_s6", 0 0, L_0x55a1f3e100d0;  1 drivers
v0x55a1f2c619a0_0 .net *"_s8", 0 0, L_0x55a1f3e10190;  1 drivers
v0x55a1f2c5d620_0 .net "a", 0 0, L_0x55a1f3e10460;  1 drivers
v0x55a1f2c5d6e0_0 .net "b", 0 0, L_0x55a1f3e10590;  1 drivers
v0x55a1f2c5ea50_0 .net "ca", 0 0, L_0x55a1f3e10350;  1 drivers
v0x55a1f2c5eaf0_0 .net "cin", 0 0, L_0x55a1f3e106c0;  1 drivers
v0x55a1f2c5a710_0 .net "sum", 0 0, L_0x55a1f3e0fff0;  1 drivers
S_0x55a1f2c5baa0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c653c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e10830 .functor XOR 1, L_0x55a1f3e10e00, L_0x55a1f3e10f30, C4<0>, C4<0>;
L_0x55a1f3e108a0 .functor XOR 1, L_0x55a1f3e10830, L_0x55a1f3e110b0, C4<0>, C4<0>;
L_0x55a1f3e10960 .functor AND 1, L_0x55a1f3e10e00, L_0x55a1f3e10f30, C4<1>, C4<1>;
L_0x55a1f3e10a70 .functor AND 1, L_0x55a1f3e10e00, L_0x55a1f3e110b0, C4<1>, C4<1>;
L_0x55a1f3e10b30 .functor OR 1, L_0x55a1f3e10960, L_0x55a1f3e10a70, C4<0>, C4<0>;
L_0x55a1f3e10c40 .functor AND 1, L_0x55a1f3e110b0, L_0x55a1f3e10f30, C4<1>, C4<1>;
L_0x55a1f3e10cf0 .functor OR 1, L_0x55a1f3e10b30, L_0x55a1f3e10c40, C4<0>, C4<0>;
v0x55a1f2c591a0_0 .net *"_s0", 0 0, L_0x55a1f3e10830;  1 drivers
v0x55a1f2c59260_0 .net *"_s10", 0 0, L_0x55a1f3e10c40;  1 drivers
v0x55a1f2c4c850_0 .net *"_s4", 0 0, L_0x55a1f3e10960;  1 drivers
v0x55a1f2c4c940_0 .net *"_s6", 0 0, L_0x55a1f3e10a70;  1 drivers
v0x55a1f2c3ff00_0 .net *"_s8", 0 0, L_0x55a1f3e10b30;  1 drivers
v0x55a1f2c4f3d0_0 .net "a", 0 0, L_0x55a1f3e10e00;  1 drivers
v0x55a1f2c4f490_0 .net "b", 0 0, L_0x55a1f3e10f30;  1 drivers
v0x55a1f2c57e60_0 .net "ca", 0 0, L_0x55a1f3e10cf0;  1 drivers
v0x55a1f2c57f00_0 .net "cin", 0 0, L_0x55a1f3e110b0;  1 drivers
v0x55a1f2c57a80_0 .net "sum", 0 0, L_0x55a1f3e108a0;  1 drivers
S_0x55a1f2c4efb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c653c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e111e0 .functor XOR 1, L_0x55a1f3e11680, L_0x55a1f3e11840, C4<0>, C4<0>;
L_0x55a1f3e11250 .functor XOR 1, L_0x55a1f3e111e0, L_0x55a1f3e11a00, C4<0>, C4<0>;
L_0x55a1f3e112c0 .functor AND 1, L_0x55a1f3e11680, L_0x55a1f3e11840, C4<1>, C4<1>;
L_0x55a1f3e11330 .functor AND 1, L_0x55a1f3e11680, L_0x55a1f3e11a00, C4<1>, C4<1>;
L_0x55a1f3e113f0 .functor OR 1, L_0x55a1f3e112c0, L_0x55a1f3e11330, C4<0>, C4<0>;
L_0x55a1f3e11500 .functor AND 1, L_0x55a1f3e11a00, L_0x55a1f3e11840, C4<1>, C4<1>;
L_0x55a1f3e11570 .functor OR 1, L_0x55a1f3e113f0, L_0x55a1f3e11500, C4<0>, C4<0>;
v0x55a1f2c54f10_0 .net *"_s0", 0 0, L_0x55a1f3e111e0;  1 drivers
v0x55a1f2c54ff0_0 .net *"_s10", 0 0, L_0x55a1f3e11500;  1 drivers
v0x55a1f2c54b30_0 .net *"_s4", 0 0, L_0x55a1f3e112c0;  1 drivers
v0x55a1f2c54c00_0 .net *"_s6", 0 0, L_0x55a1f3e11330;  1 drivers
v0x55a1f2c51fc0_0 .net *"_s8", 0 0, L_0x55a1f3e113f0;  1 drivers
v0x55a1f2c51be0_0 .net "a", 0 0, L_0x55a1f3e11680;  1 drivers
v0x55a1f2c51ca0_0 .net "b", 0 0, L_0x55a1f3e11840;  1 drivers
v0x55a1f2c4ec30_0 .net "ca", 0 0, L_0x55a1f3e11570;  1 drivers
v0x55a1f2c4ecd0_0 .net "cin", 0 0, L_0x55a1f3e11a00;  1 drivers
v0x55a1f2c55f60_0 .net "sum", 0 0, L_0x55a1f3e11250;  1 drivers
S_0x55a1f2c4e540 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2cb1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2be5f60_0 .net "a", 15 0, L_0x55a1f3e1d3b0;  1 drivers
v0x55a1f2be6040_0 .net "b", 15 0, L_0x55a1f3e1d4a0;  1 drivers
v0x55a1f2bee9f0_0 .net "ca", 15 0, L_0x55a1f3e1d150;  1 drivers
v0x55a1f2beeab0_0 .net "cin", 15 0, L_0x55a1f3e1d590;  1 drivers
v0x55a1f2bee610_0 .net "sum", 15 0, L_0x55a1f3e1d0b0;  1 drivers
L_0x55a1f3e14e60 .part L_0x55a1f3e1d3b0, 0, 4;
L_0x55a1f3e14f00 .part L_0x55a1f3e1d4a0, 0, 4;
L_0x55a1f3e14fa0 .part L_0x55a1f3e1d590, 0, 4;
L_0x55a1f3e177f0 .part L_0x55a1f3e1d3b0, 4, 4;
L_0x55a1f3e178e0 .part L_0x55a1f3e1d4a0, 4, 4;
L_0x55a1f3e179d0 .part L_0x55a1f3e1d590, 4, 4;
L_0x55a1f3e1a2b0 .part L_0x55a1f3e1d3b0, 8, 4;
L_0x55a1f3e1a350 .part L_0x55a1f3e1d4a0, 8, 4;
L_0x55a1f3e1a440 .part L_0x55a1f3e1d590, 8, 4;
L_0x55a1f3e1ccb0 .part L_0x55a1f3e1d3b0, 12, 4;
L_0x55a1f3e1cde0 .part L_0x55a1f3e1d4a0, 12, 4;
L_0x55a1f3e1cf10 .part L_0x55a1f3e1d590, 12, 4;
L_0x55a1f3e1d0b0 .concat8 [ 4 4 4 4], L_0x55a1f3e14c50, L_0x55a1f3e175e0, L_0x55a1f3e1a0a0, L_0x55a1f3e1ca50;
L_0x55a1f3e1d150 .concat8 [ 4 4 4 4], L_0x55a1f3e14cf0, L_0x55a1f3e17680, L_0x55a1f3e1a140, L_0x55a1f3e1caf0;
S_0x55a1f2c42a80 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2c4e540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c39d70_0 .net "a", 3 0, L_0x55a1f3e14e60;  1 drivers
v0x55a1f2c39e70_0 .net "b", 3 0, L_0x55a1f3e14f00;  1 drivers
v0x55a1f2c3b1a0_0 .net "ca", 3 0, L_0x55a1f3e14cf0;  1 drivers
v0x55a1f2c3b290_0 .net "cin", 3 0, L_0x55a1f3e14fa0;  1 drivers
v0x55a1f2c36e20_0 .net "sum", 3 0, L_0x55a1f3e14c50;  1 drivers
L_0x55a1f3e12c10 .part L_0x55a1f3e14e60, 0, 1;
L_0x55a1f3e12d40 .part L_0x55a1f3e14f00, 0, 1;
L_0x55a1f3e12e70 .part L_0x55a1f3e14fa0, 0, 1;
L_0x55a1f3e13480 .part L_0x55a1f3e14e60, 1, 1;
L_0x55a1f3e135b0 .part L_0x55a1f3e14f00, 1, 1;
L_0x55a1f3e136e0 .part L_0x55a1f3e14fa0, 1, 1;
L_0x55a1f3e13e20 .part L_0x55a1f3e14e60, 2, 1;
L_0x55a1f3e13f50 .part L_0x55a1f3e14f00, 2, 1;
L_0x55a1f3e140d0 .part L_0x55a1f3e14fa0, 2, 1;
L_0x55a1f3e146a0 .part L_0x55a1f3e14e60, 3, 1;
L_0x55a1f3e14860 .part L_0x55a1f3e14f00, 3, 1;
L_0x55a1f3e14a20 .part L_0x55a1f3e14fa0, 3, 1;
L_0x55a1f3e14c50 .concat8 [ 1 1 1 1], L_0x55a1f3e11bc0, L_0x55a1f3e13010, L_0x55a1f3e138c0, L_0x55a1f3e14270;
L_0x55a1f3e14cf0 .concat8 [ 1 1 1 1], L_0x55a1f3e12b00, L_0x55a1f3e13370, L_0x55a1f3e13d10, L_0x55a1f3e14590;
S_0x55a1f2c4b510 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c42a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e121d0 .functor XOR 1, L_0x55a1f3e12c10, L_0x55a1f3e12d40, C4<0>, C4<0>;
L_0x55a1f3e11bc0 .functor XOR 1, L_0x55a1f3e121d0, L_0x55a1f3e12e70, C4<0>, C4<0>;
L_0x55a1f3e12770 .functor AND 1, L_0x55a1f3e12c10, L_0x55a1f3e12d40, C4<1>, C4<1>;
L_0x55a1f3e12880 .functor AND 1, L_0x55a1f3e12c10, L_0x55a1f3e12e70, C4<1>, C4<1>;
L_0x55a1f3e12940 .functor OR 1, L_0x55a1f3e12770, L_0x55a1f3e12880, C4<0>, C4<0>;
L_0x55a1f3e12a50 .functor AND 1, L_0x55a1f3e12e70, L_0x55a1f3e12d40, C4<1>, C4<1>;
L_0x55a1f3e12b00 .functor OR 1, L_0x55a1f3e12940, L_0x55a1f3e12a50, C4<0>, C4<0>;
v0x55a1f2c4b130_0 .net *"_s0", 0 0, L_0x55a1f3e121d0;  1 drivers
v0x55a1f2c4b1d0_0 .net *"_s10", 0 0, L_0x55a1f3e12a50;  1 drivers
v0x55a1f2c42660_0 .net *"_s4", 0 0, L_0x55a1f3e12770;  1 drivers
v0x55a1f2c42750_0 .net *"_s6", 0 0, L_0x55a1f3e12880;  1 drivers
v0x55a1f2c485c0_0 .net *"_s8", 0 0, L_0x55a1f3e12940;  1 drivers
v0x55a1f2c481e0_0 .net "a", 0 0, L_0x55a1f3e12c10;  1 drivers
v0x55a1f2c482a0_0 .net "b", 0 0, L_0x55a1f3e12d40;  1 drivers
v0x55a1f2c45670_0 .net "ca", 0 0, L_0x55a1f3e12b00;  1 drivers
v0x55a1f2c45710_0 .net "cin", 0 0, L_0x55a1f3e12e70;  1 drivers
v0x55a1f2c45290_0 .net "sum", 0 0, L_0x55a1f3e11bc0;  1 drivers
S_0x55a1f2c422e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c42a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e12fa0 .functor XOR 1, L_0x55a1f3e13480, L_0x55a1f3e135b0, C4<0>, C4<0>;
L_0x55a1f3e13010 .functor XOR 1, L_0x55a1f3e12fa0, L_0x55a1f3e136e0, C4<0>, C4<0>;
L_0x55a1f3e13080 .functor AND 1, L_0x55a1f3e13480, L_0x55a1f3e135b0, C4<1>, C4<1>;
L_0x55a1f3e130f0 .functor AND 1, L_0x55a1f3e13480, L_0x55a1f3e136e0, C4<1>, C4<1>;
L_0x55a1f3e131b0 .functor OR 1, L_0x55a1f3e13080, L_0x55a1f3e130f0, C4<0>, C4<0>;
L_0x55a1f3e132c0 .functor AND 1, L_0x55a1f3e136e0, L_0x55a1f3e135b0, C4<1>, C4<1>;
L_0x55a1f3e13370 .functor OR 1, L_0x55a1f3e131b0, L_0x55a1f3e132c0, C4<0>, C4<0>;
v0x55a1f2c49610_0 .net *"_s0", 0 0, L_0x55a1f3e12fa0;  1 drivers
v0x55a1f2c496f0_0 .net *"_s10", 0 0, L_0x55a1f3e132c0;  1 drivers
v0x55a1f2c4aa40_0 .net *"_s4", 0 0, L_0x55a1f3e13080;  1 drivers
v0x55a1f2c4ab10_0 .net *"_s6", 0 0, L_0x55a1f3e130f0;  1 drivers
v0x55a1f2c466c0_0 .net *"_s8", 0 0, L_0x55a1f3e131b0;  1 drivers
v0x55a1f2c467a0_0 .net "a", 0 0, L_0x55a1f3e13480;  1 drivers
v0x55a1f2c47af0_0 .net "b", 0 0, L_0x55a1f3e135b0;  1 drivers
v0x55a1f2c47bb0_0 .net "ca", 0 0, L_0x55a1f3e13370;  1 drivers
v0x55a1f2c43770_0 .net "cin", 0 0, L_0x55a1f3e136e0;  1 drivers
v0x55a1f2c43810_0 .net "sum", 0 0, L_0x55a1f3e13010;  1 drivers
S_0x55a1f2c44ba0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c42a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e13850 .functor XOR 1, L_0x55a1f3e13e20, L_0x55a1f3e13f50, C4<0>, C4<0>;
L_0x55a1f3e138c0 .functor XOR 1, L_0x55a1f3e13850, L_0x55a1f3e140d0, C4<0>, C4<0>;
L_0x55a1f3e13980 .functor AND 1, L_0x55a1f3e13e20, L_0x55a1f3e13f50, C4<1>, C4<1>;
L_0x55a1f3e13a90 .functor AND 1, L_0x55a1f3e13e20, L_0x55a1f3e140d0, C4<1>, C4<1>;
L_0x55a1f3e13b50 .functor OR 1, L_0x55a1f3e13980, L_0x55a1f3e13a90, C4<0>, C4<0>;
L_0x55a1f3e13c60 .functor AND 1, L_0x55a1f3e140d0, L_0x55a1f3e13f50, C4<1>, C4<1>;
L_0x55a1f3e13d10 .functor OR 1, L_0x55a1f3e13b50, L_0x55a1f3e13c60, C4<0>, C4<0>;
v0x55a1f2c40860_0 .net *"_s0", 0 0, L_0x55a1f3e13850;  1 drivers
v0x55a1f2c40920_0 .net *"_s10", 0 0, L_0x55a1f3e13c60;  1 drivers
v0x55a1f2c41bf0_0 .net *"_s4", 0 0, L_0x55a1f3e13980;  1 drivers
v0x55a1f2c41ce0_0 .net *"_s6", 0 0, L_0x55a1f3e13a90;  1 drivers
v0x55a1f2c36130_0 .net *"_s8", 0 0, L_0x55a1f3e13b50;  1 drivers
v0x55a1f2c3ebc0_0 .net "a", 0 0, L_0x55a1f3e13e20;  1 drivers
v0x55a1f2c3ec80_0 .net "b", 0 0, L_0x55a1f3e13f50;  1 drivers
v0x55a1f2c3e7e0_0 .net "ca", 0 0, L_0x55a1f3e13d10;  1 drivers
v0x55a1f2c3e8a0_0 .net "cin", 0 0, L_0x55a1f3e140d0;  1 drivers
v0x55a1f2c35d10_0 .net "sum", 0 0, L_0x55a1f3e138c0;  1 drivers
S_0x55a1f2c3bc70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c42a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e14200 .functor XOR 1, L_0x55a1f3e146a0, L_0x55a1f3e14860, C4<0>, C4<0>;
L_0x55a1f3e14270 .functor XOR 1, L_0x55a1f3e14200, L_0x55a1f3e14a20, C4<0>, C4<0>;
L_0x55a1f3e142e0 .functor AND 1, L_0x55a1f3e146a0, L_0x55a1f3e14860, C4<1>, C4<1>;
L_0x55a1f3e14350 .functor AND 1, L_0x55a1f3e146a0, L_0x55a1f3e14a20, C4<1>, C4<1>;
L_0x55a1f3e14410 .functor OR 1, L_0x55a1f3e142e0, L_0x55a1f3e14350, C4<0>, C4<0>;
L_0x55a1f3e14520 .functor AND 1, L_0x55a1f3e14a20, L_0x55a1f3e14860, C4<1>, C4<1>;
L_0x55a1f3e14590 .functor OR 1, L_0x55a1f3e14410, L_0x55a1f3e14520, C4<0>, C4<0>;
v0x55a1f2c3b890_0 .net *"_s0", 0 0, L_0x55a1f3e14200;  1 drivers
v0x55a1f2c3b970_0 .net *"_s10", 0 0, L_0x55a1f3e14520;  1 drivers
v0x55a1f2c38d20_0 .net *"_s4", 0 0, L_0x55a1f3e142e0;  1 drivers
v0x55a1f2c38e10_0 .net *"_s6", 0 0, L_0x55a1f3e14350;  1 drivers
v0x55a1f2c38940_0 .net *"_s8", 0 0, L_0x55a1f3e14410;  1 drivers
v0x55a1f2c35990_0 .net "a", 0 0, L_0x55a1f3e146a0;  1 drivers
v0x55a1f2c35a50_0 .net "b", 0 0, L_0x55a1f3e14860;  1 drivers
v0x55a1f2c3ccc0_0 .net "ca", 0 0, L_0x55a1f3e14590;  1 drivers
v0x55a1f2c3cd60_0 .net "cin", 0 0, L_0x55a1f3e14a20;  1 drivers
v0x55a1f2c3e0f0_0 .net "sum", 0 0, L_0x55a1f3e14270;  1 drivers
S_0x55a1f2c38250 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2c4e540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c1e900_0 .net "a", 3 0, L_0x55a1f3e177f0;  1 drivers
v0x55a1f2c1ea00_0 .net "b", 3 0, L_0x55a1f3e178e0;  1 drivers
v0x55a1f2c1bd90_0 .net "ca", 3 0, L_0x55a1f3e17680;  1 drivers
v0x55a1f2c1be80_0 .net "cin", 3 0, L_0x55a1f3e179d0;  1 drivers
v0x55a1f2c1b9b0_0 .net "sum", 3 0, L_0x55a1f3e175e0;  1 drivers
L_0x55a1f3e155a0 .part L_0x55a1f3e177f0, 0, 1;
L_0x55a1f3e156d0 .part L_0x55a1f3e178e0, 0, 1;
L_0x55a1f3e15800 .part L_0x55a1f3e179d0, 0, 1;
L_0x55a1f3e15e10 .part L_0x55a1f3e177f0, 1, 1;
L_0x55a1f3e15f40 .part L_0x55a1f3e178e0, 1, 1;
L_0x55a1f3e16070 .part L_0x55a1f3e179d0, 1, 1;
L_0x55a1f3e167b0 .part L_0x55a1f3e177f0, 2, 1;
L_0x55a1f3e168e0 .part L_0x55a1f3e178e0, 2, 1;
L_0x55a1f3e16a60 .part L_0x55a1f3e179d0, 2, 1;
L_0x55a1f3e17030 .part L_0x55a1f3e177f0, 3, 1;
L_0x55a1f3e171f0 .part L_0x55a1f3e178e0, 3, 1;
L_0x55a1f3e173b0 .part L_0x55a1f3e179d0, 3, 1;
L_0x55a1f3e175e0 .concat8 [ 1 1 1 1], L_0x55a1f3e15040, L_0x55a1f3e159a0, L_0x55a1f3e16250, L_0x55a1f3e16c00;
L_0x55a1f3e17680 .concat8 [ 1 1 1 1], L_0x55a1f3e15490, L_0x55a1f3e15d00, L_0x55a1f3e166a0, L_0x55a1f3e16f20;
S_0x55a1f2c33f10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c38250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e14be0 .functor XOR 1, L_0x55a1f3e155a0, L_0x55a1f3e156d0, C4<0>, C4<0>;
L_0x55a1f3e15040 .functor XOR 1, L_0x55a1f3e14be0, L_0x55a1f3e15800, C4<0>, C4<0>;
L_0x55a1f3e15100 .functor AND 1, L_0x55a1f3e155a0, L_0x55a1f3e156d0, C4<1>, C4<1>;
L_0x55a1f3e15210 .functor AND 1, L_0x55a1f3e155a0, L_0x55a1f3e15800, C4<1>, C4<1>;
L_0x55a1f3e152d0 .functor OR 1, L_0x55a1f3e15100, L_0x55a1f3e15210, C4<0>, C4<0>;
L_0x55a1f3e153e0 .functor AND 1, L_0x55a1f3e15800, L_0x55a1f3e156d0, C4<1>, C4<1>;
L_0x55a1f3e15490 .functor OR 1, L_0x55a1f3e152d0, L_0x55a1f3e153e0, C4<0>, C4<0>;
v0x55a1f2c352a0_0 .net *"_s0", 0 0, L_0x55a1f3e14be0;  1 drivers
v0x55a1f2c35340_0 .net *"_s10", 0 0, L_0x55a1f3e153e0;  1 drivers
v0x55a1f2c296f0_0 .net *"_s4", 0 0, L_0x55a1f3e15100;  1 drivers
v0x55a1f2c297e0_0 .net *"_s6", 0 0, L_0x55a1f3e15210;  1 drivers
v0x55a1f2c32180_0 .net *"_s8", 0 0, L_0x55a1f3e152d0;  1 drivers
v0x55a1f2c31da0_0 .net "a", 0 0, L_0x55a1f3e155a0;  1 drivers
v0x55a1f2c31e60_0 .net "b", 0 0, L_0x55a1f3e156d0;  1 drivers
v0x55a1f2c292d0_0 .net "ca", 0 0, L_0x55a1f3e15490;  1 drivers
v0x55a1f2c29370_0 .net "cin", 0 0, L_0x55a1f3e15800;  1 drivers
v0x55a1f2c2f230_0 .net "sum", 0 0, L_0x55a1f3e15040;  1 drivers
S_0x55a1f2c2ee50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c38250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e15930 .functor XOR 1, L_0x55a1f3e15e10, L_0x55a1f3e15f40, C4<0>, C4<0>;
L_0x55a1f3e159a0 .functor XOR 1, L_0x55a1f3e15930, L_0x55a1f3e16070, C4<0>, C4<0>;
L_0x55a1f3e15a10 .functor AND 1, L_0x55a1f3e15e10, L_0x55a1f3e15f40, C4<1>, C4<1>;
L_0x55a1f3e15a80 .functor AND 1, L_0x55a1f3e15e10, L_0x55a1f3e16070, C4<1>, C4<1>;
L_0x55a1f3e15b40 .functor OR 1, L_0x55a1f3e15a10, L_0x55a1f3e15a80, C4<0>, C4<0>;
L_0x55a1f3e15c50 .functor AND 1, L_0x55a1f3e16070, L_0x55a1f3e15f40, C4<1>, C4<1>;
L_0x55a1f3e15d00 .functor OR 1, L_0x55a1f3e15b40, L_0x55a1f3e15c50, C4<0>, C4<0>;
v0x55a1f2c2c2e0_0 .net *"_s0", 0 0, L_0x55a1f3e15930;  1 drivers
v0x55a1f2c2c3c0_0 .net *"_s10", 0 0, L_0x55a1f3e15c50;  1 drivers
v0x55a1f2c2bf00_0 .net *"_s4", 0 0, L_0x55a1f3e15a10;  1 drivers
v0x55a1f2c2bfd0_0 .net *"_s6", 0 0, L_0x55a1f3e15a80;  1 drivers
v0x55a1f2c28f50_0 .net *"_s8", 0 0, L_0x55a1f3e15b40;  1 drivers
v0x55a1f2c30280_0 .net "a", 0 0, L_0x55a1f3e15e10;  1 drivers
v0x55a1f2c30340_0 .net "b", 0 0, L_0x55a1f3e15f40;  1 drivers
v0x55a1f2c316b0_0 .net "ca", 0 0, L_0x55a1f3e15d00;  1 drivers
v0x55a1f2c31750_0 .net "cin", 0 0, L_0x55a1f3e16070;  1 drivers
v0x55a1f2c2d330_0 .net "sum", 0 0, L_0x55a1f3e159a0;  1 drivers
S_0x55a1f2c2e760 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c38250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e161e0 .functor XOR 1, L_0x55a1f3e167b0, L_0x55a1f3e168e0, C4<0>, C4<0>;
L_0x55a1f3e16250 .functor XOR 1, L_0x55a1f3e161e0, L_0x55a1f3e16a60, C4<0>, C4<0>;
L_0x55a1f3e16310 .functor AND 1, L_0x55a1f3e167b0, L_0x55a1f3e168e0, C4<1>, C4<1>;
L_0x55a1f3e16420 .functor AND 1, L_0x55a1f3e167b0, L_0x55a1f3e16a60, C4<1>, C4<1>;
L_0x55a1f3e164e0 .functor OR 1, L_0x55a1f3e16310, L_0x55a1f3e16420, C4<0>, C4<0>;
L_0x55a1f3e165f0 .functor AND 1, L_0x55a1f3e16a60, L_0x55a1f3e168e0, C4<1>, C4<1>;
L_0x55a1f3e166a0 .functor OR 1, L_0x55a1f3e164e0, L_0x55a1f3e165f0, C4<0>, C4<0>;
v0x55a1f2c2a3e0_0 .net *"_s0", 0 0, L_0x55a1f3e161e0;  1 drivers
v0x55a1f2c2a4a0_0 .net *"_s10", 0 0, L_0x55a1f3e165f0;  1 drivers
v0x55a1f2c2b810_0 .net *"_s4", 0 0, L_0x55a1f3e16310;  1 drivers
v0x55a1f2c2b900_0 .net *"_s6", 0 0, L_0x55a1f3e16420;  1 drivers
v0x55a1f2c27430_0 .net *"_s8", 0 0, L_0x55a1f3e164e0;  1 drivers
v0x55a1f2c28860_0 .net "a", 0 0, L_0x55a1f3e167b0;  1 drivers
v0x55a1f2c28920_0 .net "b", 0 0, L_0x55a1f3e168e0;  1 drivers
v0x55a1f2a85920_0 .net "ca", 0 0, L_0x55a1f3e166a0;  1 drivers
v0x55a1f2a859c0_0 .net "cin", 0 0, L_0x55a1f3e16a60;  1 drivers
v0x55a1f2a85300_0 .net "sum", 0 0, L_0x55a1f3e16250;  1 drivers
S_0x55a1f2c16620 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c38250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e16b90 .functor XOR 1, L_0x55a1f3e17030, L_0x55a1f3e171f0, C4<0>, C4<0>;
L_0x55a1f3e16c00 .functor XOR 1, L_0x55a1f3e16b90, L_0x55a1f3e173b0, C4<0>, C4<0>;
L_0x55a1f3e16c70 .functor AND 1, L_0x55a1f3e17030, L_0x55a1f3e171f0, C4<1>, C4<1>;
L_0x55a1f3e16ce0 .functor AND 1, L_0x55a1f3e17030, L_0x55a1f3e173b0, C4<1>, C4<1>;
L_0x55a1f3e16da0 .functor OR 1, L_0x55a1f3e16c70, L_0x55a1f3e16ce0, C4<0>, C4<0>;
L_0x55a1f3e16eb0 .functor AND 1, L_0x55a1f3e173b0, L_0x55a1f3e171f0, C4<1>, C4<1>;
L_0x55a1f3e16f20 .functor OR 1, L_0x55a1f3e16da0, L_0x55a1f3e16eb0, C4<0>, C4<0>;
v0x55a1f2c09cd0_0 .net *"_s0", 0 0, L_0x55a1f3e16b90;  1 drivers
v0x55a1f2c09db0_0 .net *"_s10", 0 0, L_0x55a1f3e16eb0;  1 drivers
v0x55a1f2c191a0_0 .net *"_s4", 0 0, L_0x55a1f3e16c70;  1 drivers
v0x55a1f2c19270_0 .net *"_s6", 0 0, L_0x55a1f3e16ce0;  1 drivers
v0x55a1f2c21c30_0 .net *"_s8", 0 0, L_0x55a1f3e16da0;  1 drivers
v0x55a1f2c21850_0 .net "a", 0 0, L_0x55a1f3e17030;  1 drivers
v0x55a1f2c21910_0 .net "b", 0 0, L_0x55a1f3e171f0;  1 drivers
v0x55a1f2c18d80_0 .net "ca", 0 0, L_0x55a1f3e16f20;  1 drivers
v0x55a1f2c18e20_0 .net "cin", 0 0, L_0x55a1f3e173b0;  1 drivers
v0x55a1f2c1ece0_0 .net "sum", 0 0, L_0x55a1f3e16c00;  1 drivers
S_0x55a1f2c18a00 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2c4e540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c085b0_0 .net "a", 3 0, L_0x55a1f3e1a2b0;  1 drivers
v0x55a1f2c086b0_0 .net "b", 3 0, L_0x55a1f3e1a350;  1 drivers
v0x55a1f2bffae0_0 .net "ca", 3 0, L_0x55a1f3e1a140;  1 drivers
v0x55a1f2bffbd0_0 .net "cin", 3 0, L_0x55a1f3e1a440;  1 drivers
v0x55a1f2c05a40_0 .net "sum", 3 0, L_0x55a1f3e1a0a0;  1 drivers
L_0x55a1f3e18060 .part L_0x55a1f3e1a2b0, 0, 1;
L_0x55a1f3e18190 .part L_0x55a1f3e1a350, 0, 1;
L_0x55a1f3e182c0 .part L_0x55a1f3e1a440, 0, 1;
L_0x55a1f3e188d0 .part L_0x55a1f3e1a2b0, 1, 1;
L_0x55a1f3e18a00 .part L_0x55a1f3e1a350, 1, 1;
L_0x55a1f3e18b30 .part L_0x55a1f3e1a440, 1, 1;
L_0x55a1f3e19270 .part L_0x55a1f3e1a2b0, 2, 1;
L_0x55a1f3e193a0 .part L_0x55a1f3e1a350, 2, 1;
L_0x55a1f3e19520 .part L_0x55a1f3e1a440, 2, 1;
L_0x55a1f3e19af0 .part L_0x55a1f3e1a2b0, 3, 1;
L_0x55a1f3e19cb0 .part L_0x55a1f3e1a350, 3, 1;
L_0x55a1f3e19e70 .part L_0x55a1f3e1a440, 3, 1;
L_0x55a1f3e1a0a0 .concat8 [ 1 1 1 1], L_0x55a1f3e17b00, L_0x55a1f3e18460, L_0x55a1f3e18d10, L_0x55a1f3e196c0;
L_0x55a1f3e1a140 .concat8 [ 1 1 1 1], L_0x55a1f3e17f50, L_0x55a1f3e187c0, L_0x55a1f3e19160, L_0x55a1f3e199e0;
S_0x55a1f2c1fd30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c18a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e17570 .functor XOR 1, L_0x55a1f3e18060, L_0x55a1f3e18190, C4<0>, C4<0>;
L_0x55a1f3e17b00 .functor XOR 1, L_0x55a1f3e17570, L_0x55a1f3e182c0, C4<0>, C4<0>;
L_0x55a1f3e17bc0 .functor AND 1, L_0x55a1f3e18060, L_0x55a1f3e18190, C4<1>, C4<1>;
L_0x55a1f3e17cd0 .functor AND 1, L_0x55a1f3e18060, L_0x55a1f3e182c0, C4<1>, C4<1>;
L_0x55a1f3e17d90 .functor OR 1, L_0x55a1f3e17bc0, L_0x55a1f3e17cd0, C4<0>, C4<0>;
L_0x55a1f3e17ea0 .functor AND 1, L_0x55a1f3e182c0, L_0x55a1f3e18190, C4<1>, C4<1>;
L_0x55a1f3e17f50 .functor OR 1, L_0x55a1f3e17d90, L_0x55a1f3e17ea0, C4<0>, C4<0>;
v0x55a1f2c21160_0 .net *"_s0", 0 0, L_0x55a1f3e17570;  1 drivers
v0x55a1f2c21200_0 .net *"_s10", 0 0, L_0x55a1f3e17ea0;  1 drivers
v0x55a1f2c1cde0_0 .net *"_s4", 0 0, L_0x55a1f3e17bc0;  1 drivers
v0x55a1f2c1ced0_0 .net *"_s6", 0 0, L_0x55a1f3e17cd0;  1 drivers
v0x55a1f2c1e210_0 .net *"_s8", 0 0, L_0x55a1f3e17d90;  1 drivers
v0x55a1f2c19e90_0 .net "a", 0 0, L_0x55a1f3e18060;  1 drivers
v0x55a1f2c19f50_0 .net "b", 0 0, L_0x55a1f3e18190;  1 drivers
v0x55a1f2c1b2c0_0 .net "ca", 0 0, L_0x55a1f3e17f50;  1 drivers
v0x55a1f2c1b360_0 .net "cin", 0 0, L_0x55a1f3e182c0;  1 drivers
v0x55a1f2c16f80_0 .net "sum", 0 0, L_0x55a1f3e17b00;  1 drivers
S_0x55a1f2c18310 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c18a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e183f0 .functor XOR 1, L_0x55a1f3e188d0, L_0x55a1f3e18a00, C4<0>, C4<0>;
L_0x55a1f3e18460 .functor XOR 1, L_0x55a1f3e183f0, L_0x55a1f3e18b30, C4<0>, C4<0>;
L_0x55a1f3e184d0 .functor AND 1, L_0x55a1f3e188d0, L_0x55a1f3e18a00, C4<1>, C4<1>;
L_0x55a1f3e18540 .functor AND 1, L_0x55a1f3e188d0, L_0x55a1f3e18b30, C4<1>, C4<1>;
L_0x55a1f3e18600 .functor OR 1, L_0x55a1f3e184d0, L_0x55a1f3e18540, C4<0>, C4<0>;
L_0x55a1f3e18710 .functor AND 1, L_0x55a1f3e18b30, L_0x55a1f3e18a00, C4<1>, C4<1>;
L_0x55a1f3e187c0 .functor OR 1, L_0x55a1f3e18600, L_0x55a1f3e18710, C4<0>, C4<0>;
v0x55a1f2c0c850_0 .net *"_s0", 0 0, L_0x55a1f3e183f0;  1 drivers
v0x55a1f2c0c930_0 .net *"_s10", 0 0, L_0x55a1f3e18710;  1 drivers
v0x55a1f2c152e0_0 .net *"_s4", 0 0, L_0x55a1f3e184d0;  1 drivers
v0x55a1f2c153b0_0 .net *"_s6", 0 0, L_0x55a1f3e18540;  1 drivers
v0x55a1f2c14f00_0 .net *"_s8", 0 0, L_0x55a1f3e18600;  1 drivers
v0x55a1f2c14fe0_0 .net "a", 0 0, L_0x55a1f3e188d0;  1 drivers
v0x55a1f2c0c430_0 .net "b", 0 0, L_0x55a1f3e18a00;  1 drivers
v0x55a1f2c0c4f0_0 .net "ca", 0 0, L_0x55a1f3e187c0;  1 drivers
v0x55a1f2c12390_0 .net "cin", 0 0, L_0x55a1f3e18b30;  1 drivers
v0x55a1f2c12430_0 .net "sum", 0 0, L_0x55a1f3e18460;  1 drivers
S_0x55a1f2c11fb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c18a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e18ca0 .functor XOR 1, L_0x55a1f3e19270, L_0x55a1f3e193a0, C4<0>, C4<0>;
L_0x55a1f3e18d10 .functor XOR 1, L_0x55a1f3e18ca0, L_0x55a1f3e19520, C4<0>, C4<0>;
L_0x55a1f3e18dd0 .functor AND 1, L_0x55a1f3e19270, L_0x55a1f3e193a0, C4<1>, C4<1>;
L_0x55a1f3e18ee0 .functor AND 1, L_0x55a1f3e19270, L_0x55a1f3e19520, C4<1>, C4<1>;
L_0x55a1f3e18fa0 .functor OR 1, L_0x55a1f3e18dd0, L_0x55a1f3e18ee0, C4<0>, C4<0>;
L_0x55a1f3e190b0 .functor AND 1, L_0x55a1f3e19520, L_0x55a1f3e193a0, C4<1>, C4<1>;
L_0x55a1f3e19160 .functor OR 1, L_0x55a1f3e18fa0, L_0x55a1f3e190b0, C4<0>, C4<0>;
v0x55a1f2c0f440_0 .net *"_s0", 0 0, L_0x55a1f3e18ca0;  1 drivers
v0x55a1f2c0f500_0 .net *"_s10", 0 0, L_0x55a1f3e190b0;  1 drivers
v0x55a1f2c0f060_0 .net *"_s4", 0 0, L_0x55a1f3e18dd0;  1 drivers
v0x55a1f2c0f150_0 .net *"_s6", 0 0, L_0x55a1f3e18ee0;  1 drivers
v0x55a1f2c0c0b0_0 .net *"_s8", 0 0, L_0x55a1f3e18fa0;  1 drivers
v0x55a1f2c133e0_0 .net "a", 0 0, L_0x55a1f3e19270;  1 drivers
v0x55a1f2c134a0_0 .net "b", 0 0, L_0x55a1f3e193a0;  1 drivers
v0x55a1f2c14810_0 .net "ca", 0 0, L_0x55a1f3e19160;  1 drivers
v0x55a1f2c148d0_0 .net "cin", 0 0, L_0x55a1f3e19520;  1 drivers
v0x55a1f2c10490_0 .net "sum", 0 0, L_0x55a1f3e18d10;  1 drivers
S_0x55a1f2c118c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c18a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e19650 .functor XOR 1, L_0x55a1f3e19af0, L_0x55a1f3e19cb0, C4<0>, C4<0>;
L_0x55a1f3e196c0 .functor XOR 1, L_0x55a1f3e19650, L_0x55a1f3e19e70, C4<0>, C4<0>;
L_0x55a1f3e19730 .functor AND 1, L_0x55a1f3e19af0, L_0x55a1f3e19cb0, C4<1>, C4<1>;
L_0x55a1f3e197a0 .functor AND 1, L_0x55a1f3e19af0, L_0x55a1f3e19e70, C4<1>, C4<1>;
L_0x55a1f3e19860 .functor OR 1, L_0x55a1f3e19730, L_0x55a1f3e197a0, C4<0>, C4<0>;
L_0x55a1f3e19970 .functor AND 1, L_0x55a1f3e19e70, L_0x55a1f3e19cb0, C4<1>, C4<1>;
L_0x55a1f3e199e0 .functor OR 1, L_0x55a1f3e19860, L_0x55a1f3e19970, C4<0>, C4<0>;
v0x55a1f2c0d540_0 .net *"_s0", 0 0, L_0x55a1f3e19650;  1 drivers
v0x55a1f2c0d620_0 .net *"_s10", 0 0, L_0x55a1f3e19970;  1 drivers
v0x55a1f2c0e970_0 .net *"_s4", 0 0, L_0x55a1f3e19730;  1 drivers
v0x55a1f2c0ea60_0 .net *"_s6", 0 0, L_0x55a1f3e197a0;  1 drivers
v0x55a1f2c0a630_0 .net *"_s8", 0 0, L_0x55a1f3e19860;  1 drivers
v0x55a1f2c0b9c0_0 .net "a", 0 0, L_0x55a1f3e19af0;  1 drivers
v0x55a1f2c0ba80_0 .net "b", 0 0, L_0x55a1f3e19cb0;  1 drivers
v0x55a1f2bfff00_0 .net "ca", 0 0, L_0x55a1f3e199e0;  1 drivers
v0x55a1f2bfffa0_0 .net "cin", 0 0, L_0x55a1f3e19e70;  1 drivers
v0x55a1f2c08990_0 .net "sum", 0 0, L_0x55a1f3e196c0;  1 drivers
S_0x55a1f2c05660 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2c4e540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2befd30_0 .net "a", 3 0, L_0x55a1f3e1ccb0;  1 drivers
v0x55a1f2befe30_0 .net "b", 3 0, L_0x55a1f3e1cde0;  1 drivers
v0x55a1f2be33e0_0 .net "ca", 3 0, L_0x55a1f3e1caf0;  1 drivers
v0x55a1f2be34d0_0 .net "cin", 3 0, L_0x55a1f3e1cf10;  1 drivers
v0x55a1f2bd6a90_0 .net "sum", 3 0, L_0x55a1f3e1ca50;  1 drivers
L_0x55a1f3e1aa00 .part L_0x55a1f3e1ccb0, 0, 1;
L_0x55a1f3e1ab30 .part L_0x55a1f3e1cde0, 0, 1;
L_0x55a1f3e1ac60 .part L_0x55a1f3e1cf10, 0, 1;
L_0x55a1f3e1b270 .part L_0x55a1f3e1ccb0, 1, 1;
L_0x55a1f3e1b3a0 .part L_0x55a1f3e1cde0, 1, 1;
L_0x55a1f3e1b4d0 .part L_0x55a1f3e1cf10, 1, 1;
L_0x55a1f3e1bc10 .part L_0x55a1f3e1ccb0, 2, 1;
L_0x55a1f3e1bd40 .part L_0x55a1f3e1cde0, 2, 1;
L_0x55a1f3e1bec0 .part L_0x55a1f3e1cf10, 2, 1;
L_0x55a1f3e1c440 .part L_0x55a1f3e1ccb0, 3, 1;
L_0x55a1f3e1c660 .part L_0x55a1f3e1cde0, 3, 1;
L_0x55a1f3e1c820 .part L_0x55a1f3e1cf10, 3, 1;
L_0x55a1f3e1ca50 .concat8 [ 1 1 1 1], L_0x55a1f3e1a4e0, L_0x55a1f3e1ae00, L_0x55a1f3e1b6b0, L_0x55a1f3e1c060;
L_0x55a1f3e1caf0 .concat8 [ 1 1 1 1], L_0x55a1f3e1a8f0, L_0x55a1f3e1b160, L_0x55a1f3e1bb00, L_0x55a1f3e1c330;
S_0x55a1f2c02af0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c05660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1a030 .functor XOR 1, L_0x55a1f3e1aa00, L_0x55a1f3e1ab30, C4<0>, C4<0>;
L_0x55a1f3e1a4e0 .functor XOR 1, L_0x55a1f3e1a030, L_0x55a1f3e1ac60, C4<0>, C4<0>;
L_0x55a1f3e1a5a0 .functor AND 1, L_0x55a1f3e1aa00, L_0x55a1f3e1ab30, C4<1>, C4<1>;
L_0x55a1f3e1a6b0 .functor AND 1, L_0x55a1f3e1aa00, L_0x55a1f3e1ac60, C4<1>, C4<1>;
L_0x55a1f3e1a770 .functor OR 1, L_0x55a1f3e1a5a0, L_0x55a1f3e1a6b0, C4<0>, C4<0>;
L_0x55a1f3e1a880 .functor AND 1, L_0x55a1f3e1ac60, L_0x55a1f3e1ab30, C4<1>, C4<1>;
L_0x55a1f3e1a8f0 .functor OR 1, L_0x55a1f3e1a770, L_0x55a1f3e1a880, C4<0>, C4<0>;
v0x55a1f2c02710_0 .net *"_s0", 0 0, L_0x55a1f3e1a030;  1 drivers
v0x55a1f2c027b0_0 .net *"_s10", 0 0, L_0x55a1f3e1a880;  1 drivers
v0x55a1f2bff760_0 .net *"_s4", 0 0, L_0x55a1f3e1a5a0;  1 drivers
v0x55a1f2bff850_0 .net *"_s6", 0 0, L_0x55a1f3e1a6b0;  1 drivers
v0x55a1f2c06a90_0 .net *"_s8", 0 0, L_0x55a1f3e1a770;  1 drivers
v0x55a1f2c07ec0_0 .net "a", 0 0, L_0x55a1f3e1aa00;  1 drivers
v0x55a1f2c07f80_0 .net "b", 0 0, L_0x55a1f3e1ab30;  1 drivers
v0x55a1f2c03b40_0 .net "ca", 0 0, L_0x55a1f3e1a8f0;  1 drivers
v0x55a1f2c03be0_0 .net "cin", 0 0, L_0x55a1f3e1ac60;  1 drivers
v0x55a1f2c04f70_0 .net "sum", 0 0, L_0x55a1f3e1a4e0;  1 drivers
S_0x55a1f2c00bf0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c05660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1ad90 .functor XOR 1, L_0x55a1f3e1b270, L_0x55a1f3e1b3a0, C4<0>, C4<0>;
L_0x55a1f3e1ae00 .functor XOR 1, L_0x55a1f3e1ad90, L_0x55a1f3e1b4d0, C4<0>, C4<0>;
L_0x55a1f3e1ae70 .functor AND 1, L_0x55a1f3e1b270, L_0x55a1f3e1b3a0, C4<1>, C4<1>;
L_0x55a1f3e1aee0 .functor AND 1, L_0x55a1f3e1b270, L_0x55a1f3e1b4d0, C4<1>, C4<1>;
L_0x55a1f3e1afa0 .functor OR 1, L_0x55a1f3e1ae70, L_0x55a1f3e1aee0, C4<0>, C4<0>;
L_0x55a1f3e1b0b0 .functor AND 1, L_0x55a1f3e1b4d0, L_0x55a1f3e1b3a0, C4<1>, C4<1>;
L_0x55a1f3e1b160 .functor OR 1, L_0x55a1f3e1afa0, L_0x55a1f3e1b0b0, C4<0>, C4<0>;
v0x55a1f2c02020_0 .net *"_s0", 0 0, L_0x55a1f3e1ad90;  1 drivers
v0x55a1f2c02100_0 .net *"_s10", 0 0, L_0x55a1f3e1b0b0;  1 drivers
v0x55a1f2bfdce0_0 .net *"_s4", 0 0, L_0x55a1f3e1ae70;  1 drivers
v0x55a1f2bfddb0_0 .net *"_s6", 0 0, L_0x55a1f3e1aee0;  1 drivers
v0x55a1f2bff070_0 .net *"_s8", 0 0, L_0x55a1f3e1afa0;  1 drivers
v0x55a1f2bf34c0_0 .net "a", 0 0, L_0x55a1f3e1b270;  1 drivers
v0x55a1f2bf3580_0 .net "b", 0 0, L_0x55a1f3e1b3a0;  1 drivers
v0x55a1f2bfbf50_0 .net "ca", 0 0, L_0x55a1f3e1b160;  1 drivers
v0x55a1f2bfbff0_0 .net "cin", 0 0, L_0x55a1f3e1b4d0;  1 drivers
v0x55a1f2bfbb70_0 .net "sum", 0 0, L_0x55a1f3e1ae00;  1 drivers
S_0x55a1f2bf30a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c05660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1b640 .functor XOR 1, L_0x55a1f3e1bc10, L_0x55a1f3e1bd40, C4<0>, C4<0>;
L_0x55a1f3e1b6b0 .functor XOR 1, L_0x55a1f3e1b640, L_0x55a1f3e1bec0, C4<0>, C4<0>;
L_0x55a1f3e1b770 .functor AND 1, L_0x55a1f3e1bc10, L_0x55a1f3e1bd40, C4<1>, C4<1>;
L_0x55a1f3e1b880 .functor AND 1, L_0x55a1f3e1bc10, L_0x55a1f3e1bec0, C4<1>, C4<1>;
L_0x55a1f3e1b940 .functor OR 1, L_0x55a1f3e1b770, L_0x55a1f3e1b880, C4<0>, C4<0>;
L_0x55a1f3e1ba50 .functor AND 1, L_0x55a1f3e1bec0, L_0x55a1f3e1bd40, C4<1>, C4<1>;
L_0x55a1f3e1bb00 .functor OR 1, L_0x55a1f3e1b940, L_0x55a1f3e1ba50, C4<0>, C4<0>;
v0x55a1f2bf9000_0 .net *"_s0", 0 0, L_0x55a1f3e1b640;  1 drivers
v0x55a1f2bf90c0_0 .net *"_s10", 0 0, L_0x55a1f3e1ba50;  1 drivers
v0x55a1f2bf8c20_0 .net *"_s4", 0 0, L_0x55a1f3e1b770;  1 drivers
v0x55a1f2bf8d10_0 .net *"_s6", 0 0, L_0x55a1f3e1b880;  1 drivers
v0x55a1f2bf60b0_0 .net *"_s8", 0 0, L_0x55a1f3e1b940;  1 drivers
v0x55a1f2bf5cd0_0 .net "a", 0 0, L_0x55a1f3e1bc10;  1 drivers
v0x55a1f2bf5d90_0 .net "b", 0 0, L_0x55a1f3e1bd40;  1 drivers
v0x55a1f2bf2d20_0 .net "ca", 0 0, L_0x55a1f3e1bb00;  1 drivers
v0x55a1f2bf2dc0_0 .net "cin", 0 0, L_0x55a1f3e1bec0;  1 drivers
v0x55a1f2bfa050_0 .net "sum", 0 0, L_0x55a1f3e1b6b0;  1 drivers
S_0x55a1f2bfb480 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c05660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1bff0 .functor XOR 1, L_0x55a1f3e1c440, L_0x55a1f3e1c660, C4<0>, C4<0>;
L_0x55a1f3e1c060 .functor XOR 1, L_0x55a1f3e1bff0, L_0x55a1f3e1c820, C4<0>, C4<0>;
L_0x55a1f3e1c0d0 .functor AND 1, L_0x55a1f3e1c440, L_0x55a1f3e1c660, C4<1>, C4<1>;
L_0x55a1f3e1c140 .functor AND 1, L_0x55a1f3e1c440, L_0x55a1f3e1c820, C4<1>, C4<1>;
L_0x55a1f3e1c1b0 .functor OR 1, L_0x55a1f3e1c0d0, L_0x55a1f3e1c140, C4<0>, C4<0>;
L_0x55a1f3e1c2c0 .functor AND 1, L_0x55a1f3e1c820, L_0x55a1f3e1c660, C4<1>, C4<1>;
L_0x55a1f3e1c330 .functor OR 1, L_0x55a1f3e1c1b0, L_0x55a1f3e1c2c0, C4<0>, C4<0>;
v0x55a1f2bf7100_0 .net *"_s0", 0 0, L_0x55a1f3e1bff0;  1 drivers
v0x55a1f2bf71e0_0 .net *"_s10", 0 0, L_0x55a1f3e1c2c0;  1 drivers
v0x55a1f2bf8530_0 .net *"_s4", 0 0, L_0x55a1f3e1c0d0;  1 drivers
v0x55a1f2bf8600_0 .net *"_s6", 0 0, L_0x55a1f3e1c140;  1 drivers
v0x55a1f2bf41b0_0 .net *"_s8", 0 0, L_0x55a1f3e1c1b0;  1 drivers
v0x55a1f2bf55e0_0 .net "a", 0 0, L_0x55a1f3e1c440;  1 drivers
v0x55a1f2bf56a0_0 .net "b", 0 0, L_0x55a1f3e1c660;  1 drivers
v0x55a1f2bf12a0_0 .net "ca", 0 0, L_0x55a1f3e1c330;  1 drivers
v0x55a1f2bf1340_0 .net "cin", 0 0, L_0x55a1f3e1c820;  1 drivers
v0x55a1f2bf2630_0 .net "sum", 0 0, L_0x55a1f3e1c060;  1 drivers
S_0x55a1f2bedf20 .scope module, "a_14" "sixtyBitAdder" 10 106, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e2140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2a53870_0 .net/2u *"_s2", 0 0, L_0x7fcc609e2140;  1 drivers
L_0x7fcc609e2188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2a53950_0 .net/2u *"_s6", 0 0, L_0x7fcc609e2188;  1 drivers
v0x55a1f2a5c300_0 .net "a", 64 0, v0x55a1f39055d0_0;  alias, 1 drivers
v0x55a1f2a5c3c0_0 .net "b", 64 0, L_0x55a1f3e4a1a0;  1 drivers
v0x55a1f2a5bf20_0 .net "ca", 64 0, L_0x55a1f3e49fc0;  alias, 1 drivers
v0x55a1f2a5c000_0 .net "cin", 64 0, v0x55a1f39056a0_0;  alias, 1 drivers
v0x55a1f2a53450_0 .net "sum", 64 0, L_0x55a1f3e49e80;  alias, 1 drivers
L_0x55a1f3e33e10 .part v0x55a1f39055d0_0, 0, 32;
L_0x55a1f3e33eb0 .part L_0x55a1f3e4a1a0, 0, 32;
L_0x55a1f3e33f50 .part v0x55a1f39056a0_0, 0, 32;
L_0x55a1f3e49b80 .part v0x55a1f39055d0_0, 32, 32;
L_0x55a1f3e49cb0 .part L_0x55a1f3e4a1a0, 32, 32;
L_0x55a1f3e49d50 .part v0x55a1f39056a0_0, 32, 32;
L_0x55a1f3e49e80 .concat8 [ 32 32 1 0], L_0x55a1f3e33b40, L_0x55a1f3e498b0, L_0x7fcc609e2188;
L_0x55a1f3e49fc0 .concat8 [ 1 32 32 0], L_0x7fcc609e2140, L_0x55a1f3e33c80, L_0x55a1f3e499f0;
S_0x55a1f2be9ba0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2bedf20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2b28770_0 .net "a", 31 0, L_0x55a1f3e33e10;  1 drivers
v0x55a1f2b28850_0 .net "b", 31 0, L_0x55a1f3e33eb0;  1 drivers
v0x55a1f2b243f0_0 .net "ca", 31 0, L_0x55a1f3e33c80;  1 drivers
v0x55a1f2b244b0_0 .net "cin", 31 0, L_0x55a1f3e33f50;  1 drivers
v0x55a1f2b25820_0 .net "sum", 31 0, L_0x55a1f3e33b40;  1 drivers
L_0x55a1f3e28a20 .part L_0x55a1f3e33e10, 0, 16;
L_0x55a1f3e28ac0 .part L_0x55a1f3e33eb0, 0, 16;
L_0x55a1f3e28b60 .part L_0x55a1f3e33f50, 0, 16;
L_0x55a1f3e33830 .part L_0x55a1f3e33e10, 16, 16;
L_0x55a1f3e33920 .part L_0x55a1f3e33eb0, 16, 16;
L_0x55a1f3e33a10 .part L_0x55a1f3e33f50, 16, 16;
L_0x55a1f3e33b40 .concat8 [ 16 16 0 0], L_0x55a1f3e28720, L_0x55a1f3e33530;
L_0x55a1f3e33c80 .concat8 [ 16 16 0 0], L_0x55a1f3e287c0, L_0x55a1f3e335d0;
S_0x55a1f2beafd0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2be9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2b7c160_0 .net "a", 15 0, L_0x55a1f3e28a20;  1 drivers
v0x55a1f2b7c240_0 .net "b", 15 0, L_0x55a1f3e28ac0;  1 drivers
v0x55a1f2b6f810_0 .net "ca", 15 0, L_0x55a1f3e287c0;  1 drivers
v0x55a1f2b6f8d0_0 .net "cin", 15 0, L_0x55a1f3e28b60;  1 drivers
v0x55a1f2b7ece0_0 .net "sum", 15 0, L_0x55a1f3e28720;  1 drivers
L_0x55a1f3e20830 .part L_0x55a1f3e28a20, 0, 4;
L_0x55a1f3e208d0 .part L_0x55a1f3e28ac0, 0, 4;
L_0x55a1f3e20970 .part L_0x55a1f3e28b60, 0, 4;
L_0x55a1f3e230c0 .part L_0x55a1f3e28a20, 4, 4;
L_0x55a1f3e231b0 .part L_0x55a1f3e28ac0, 4, 4;
L_0x55a1f3e232a0 .part L_0x55a1f3e28b60, 4, 4;
L_0x55a1f3e25a40 .part L_0x55a1f3e28a20, 8, 4;
L_0x55a1f3e25ae0 .part L_0x55a1f3e28ac0, 8, 4;
L_0x55a1f3e25bd0 .part L_0x55a1f3e28b60, 8, 4;
L_0x55a1f3e28320 .part L_0x55a1f3e28a20, 12, 4;
L_0x55a1f3e28450 .part L_0x55a1f3e28ac0, 12, 4;
L_0x55a1f3e28580 .part L_0x55a1f3e28b60, 12, 4;
L_0x55a1f3e28720 .concat8 [ 4 4 4 4], L_0x55a1f3e20620, L_0x55a1f3e22eb0, L_0x55a1f3e25830, L_0x55a1f3e28110;
L_0x55a1f3e287c0 .concat8 [ 4 4 4 4], L_0x55a1f3e206c0, L_0x55a1f3e22f50, L_0x55a1f3e258d0, L_0x55a1f3e281b0;
S_0x55a1f2be6c50 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2beafd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2bcc520_0 .net "a", 3 0, L_0x55a1f3e20830;  1 drivers
v0x55a1f2bcc620_0 .net "b", 3 0, L_0x55a1f3e208d0;  1 drivers
v0x55a1f2bd3850_0 .net "ca", 3 0, L_0x55a1f3e206c0;  1 drivers
v0x55a1f2bd3940_0 .net "cin", 3 0, L_0x55a1f3e20970;  1 drivers
v0x55a1f2bd4c80_0 .net "sum", 3 0, L_0x55a1f3e20620;  1 drivers
L_0x55a1f3e1e6a0 .part L_0x55a1f3e20830, 0, 1;
L_0x55a1f3e1e7d0 .part L_0x55a1f3e208d0, 0, 1;
L_0x55a1f3e1e900 .part L_0x55a1f3e20970, 0, 1;
L_0x55a1f3e1eed0 .part L_0x55a1f3e20830, 1, 1;
L_0x55a1f3e1f000 .part L_0x55a1f3e208d0, 1, 1;
L_0x55a1f3e1f130 .part L_0x55a1f3e20970, 1, 1;
L_0x55a1f3e1f7f0 .part L_0x55a1f3e20830, 2, 1;
L_0x55a1f3e1f920 .part L_0x55a1f3e208d0, 2, 1;
L_0x55a1f3e1faa0 .part L_0x55a1f3e20970, 2, 1;
L_0x55a1f3e20070 .part L_0x55a1f3e20830, 3, 1;
L_0x55a1f3e20230 .part L_0x55a1f3e208d0, 3, 1;
L_0x55a1f3e203f0 .part L_0x55a1f3e20970, 3, 1;
L_0x55a1f3e20620 .concat8 [ 1 1 1 1], L_0x55a1f3e1c9e0, L_0x55a1f3e1eaa0, L_0x55a1f3e1f2d0, L_0x55a1f3e1fc40;
L_0x55a1f3e206c0 .concat8 [ 1 1 1 1], L_0x55a1f3e1e590, L_0x55a1f3e1edc0, L_0x55a1f3e1f6e0, L_0x55a1f3e1ff60;
S_0x55a1f2be8080 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2be6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1d040 .functor XOR 1, L_0x55a1f3e1e6a0, L_0x55a1f3e1e7d0, C4<0>, C4<0>;
L_0x55a1f3e1c9e0 .functor XOR 1, L_0x55a1f3e1d040, L_0x55a1f3e1e900, C4<0>, C4<0>;
L_0x55a1f3df1b20 .functor AND 1, L_0x55a1f3e1e6a0, L_0x55a1f3e1e7d0, C4<1>, C4<1>;
L_0x55a1f3e1e350 .functor AND 1, L_0x55a1f3e1e6a0, L_0x55a1f3e1e900, C4<1>, C4<1>;
L_0x55a1f3e1e410 .functor OR 1, L_0x55a1f3df1b20, L_0x55a1f3e1e350, C4<0>, C4<0>;
L_0x55a1f3e1e520 .functor AND 1, L_0x55a1f3e1e900, L_0x55a1f3e1e7d0, C4<1>, C4<1>;
L_0x55a1f3e1e590 .functor OR 1, L_0x55a1f3e1e410, L_0x55a1f3e1e520, C4<0>, C4<0>;
v0x55a1f2be3d40_0 .net *"_s0", 0 0, L_0x55a1f3e1d040;  1 drivers
v0x55a1f2be3de0_0 .net *"_s10", 0 0, L_0x55a1f3e1e520;  1 drivers
v0x55a1f2be50d0_0 .net *"_s4", 0 0, L_0x55a1f3df1b20;  1 drivers
v0x55a1f2be51a0_0 .net *"_s6", 0 0, L_0x55a1f3e1e350;  1 drivers
v0x55a1f2bd9610_0 .net *"_s8", 0 0, L_0x55a1f3e1e410;  1 drivers
v0x55a1f2be20a0_0 .net "a", 0 0, L_0x55a1f3e1e6a0;  1 drivers
v0x55a1f2be2160_0 .net "b", 0 0, L_0x55a1f3e1e7d0;  1 drivers
v0x55a1f2be1cc0_0 .net "ca", 0 0, L_0x55a1f3e1e590;  1 drivers
v0x55a1f2be1d60_0 .net "cin", 0 0, L_0x55a1f3e1e900;  1 drivers
v0x55a1f2bd91f0_0 .net "sum", 0 0, L_0x55a1f3e1c9e0;  1 drivers
S_0x55a1f2bdf150 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2be6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1ea30 .functor XOR 1, L_0x55a1f3e1eed0, L_0x55a1f3e1f000, C4<0>, C4<0>;
L_0x55a1f3e1eaa0 .functor XOR 1, L_0x55a1f3e1ea30, L_0x55a1f3e1f130, C4<0>, C4<0>;
L_0x55a1f3e1eb10 .functor AND 1, L_0x55a1f3e1eed0, L_0x55a1f3e1f000, C4<1>, C4<1>;
L_0x55a1f3e1eb80 .functor AND 1, L_0x55a1f3e1eed0, L_0x55a1f3e1f130, C4<1>, C4<1>;
L_0x55a1f3e1ec40 .functor OR 1, L_0x55a1f3e1eb10, L_0x55a1f3e1eb80, C4<0>, C4<0>;
L_0x55a1f3e1ed50 .functor AND 1, L_0x55a1f3e1f130, L_0x55a1f3e1f000, C4<1>, C4<1>;
L_0x55a1f3e1edc0 .functor OR 1, L_0x55a1f3e1ec40, L_0x55a1f3e1ed50, C4<0>, C4<0>;
v0x55a1f2bded70_0 .net *"_s0", 0 0, L_0x55a1f3e1ea30;  1 drivers
v0x55a1f2bdee50_0 .net *"_s10", 0 0, L_0x55a1f3e1ed50;  1 drivers
v0x55a1f2bdc200_0 .net *"_s4", 0 0, L_0x55a1f3e1eb10;  1 drivers
v0x55a1f2bdc2d0_0 .net *"_s6", 0 0, L_0x55a1f3e1eb80;  1 drivers
v0x55a1f2bdbe20_0 .net *"_s8", 0 0, L_0x55a1f3e1ec40;  1 drivers
v0x55a1f2bd8e70_0 .net "a", 0 0, L_0x55a1f3e1eed0;  1 drivers
v0x55a1f2bd8f30_0 .net "b", 0 0, L_0x55a1f3e1f000;  1 drivers
v0x55a1f2be01a0_0 .net "ca", 0 0, L_0x55a1f3e1edc0;  1 drivers
v0x55a1f2be0240_0 .net "cin", 0 0, L_0x55a1f3e1f130;  1 drivers
v0x55a1f2be15d0_0 .net "sum", 0 0, L_0x55a1f3e1eaa0;  1 drivers
S_0x55a1f2bdd250 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2be6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1f260 .functor XOR 1, L_0x55a1f3e1f7f0, L_0x55a1f3e1f920, C4<0>, C4<0>;
L_0x55a1f3e1f2d0 .functor XOR 1, L_0x55a1f3e1f260, L_0x55a1f3e1faa0, C4<0>, C4<0>;
L_0x55a1f3e1f390 .functor AND 1, L_0x55a1f3e1f7f0, L_0x55a1f3e1f920, C4<1>, C4<1>;
L_0x55a1f3e1f4a0 .functor AND 1, L_0x55a1f3e1f7f0, L_0x55a1f3e1faa0, C4<1>, C4<1>;
L_0x55a1f3e1f560 .functor OR 1, L_0x55a1f3e1f390, L_0x55a1f3e1f4a0, C4<0>, C4<0>;
L_0x55a1f3e1f670 .functor AND 1, L_0x55a1f3e1faa0, L_0x55a1f3e1f920, C4<1>, C4<1>;
L_0x55a1f3e1f6e0 .functor OR 1, L_0x55a1f3e1f560, L_0x55a1f3e1f670, C4<0>, C4<0>;
v0x55a1f2bde680_0 .net *"_s0", 0 0, L_0x55a1f3e1f260;  1 drivers
v0x55a1f2bde740_0 .net *"_s10", 0 0, L_0x55a1f3e1f670;  1 drivers
v0x55a1f2bda300_0 .net *"_s4", 0 0, L_0x55a1f3e1f390;  1 drivers
v0x55a1f2bda3f0_0 .net *"_s6", 0 0, L_0x55a1f3e1f4a0;  1 drivers
v0x55a1f2bdb730_0 .net *"_s8", 0 0, L_0x55a1f3e1f560;  1 drivers
v0x55a1f2bd73f0_0 .net "a", 0 0, L_0x55a1f3e1f7f0;  1 drivers
v0x55a1f2bd74b0_0 .net "b", 0 0, L_0x55a1f3e1f920;  1 drivers
v0x55a1f2bd8780_0 .net "ca", 0 0, L_0x55a1f3e1f6e0;  1 drivers
v0x55a1f2bd8840_0 .net "cin", 0 0, L_0x55a1f3e1faa0;  1 drivers
v0x55a1f2bcccc0_0 .net "sum", 0 0, L_0x55a1f3e1f2d0;  1 drivers
S_0x55a1f2bd5750 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2be6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e1fbd0 .functor XOR 1, L_0x55a1f3e20070, L_0x55a1f3e20230, C4<0>, C4<0>;
L_0x55a1f3e1fc40 .functor XOR 1, L_0x55a1f3e1fbd0, L_0x55a1f3e203f0, C4<0>, C4<0>;
L_0x55a1f3e1fcb0 .functor AND 1, L_0x55a1f3e20070, L_0x55a1f3e20230, C4<1>, C4<1>;
L_0x55a1f3e1fd20 .functor AND 1, L_0x55a1f3e20070, L_0x55a1f3e203f0, C4<1>, C4<1>;
L_0x55a1f3e1fde0 .functor OR 1, L_0x55a1f3e1fcb0, L_0x55a1f3e1fd20, C4<0>, C4<0>;
L_0x55a1f3e1fef0 .functor AND 1, L_0x55a1f3e203f0, L_0x55a1f3e20230, C4<1>, C4<1>;
L_0x55a1f3e1ff60 .functor OR 1, L_0x55a1f3e1fde0, L_0x55a1f3e1fef0, C4<0>, C4<0>;
v0x55a1f2bd5370_0 .net *"_s0", 0 0, L_0x55a1f3e1fbd0;  1 drivers
v0x55a1f2bd5450_0 .net *"_s10", 0 0, L_0x55a1f3e1fef0;  1 drivers
v0x55a1f2bcc8a0_0 .net *"_s4", 0 0, L_0x55a1f3e1fcb0;  1 drivers
v0x55a1f2bcc990_0 .net *"_s6", 0 0, L_0x55a1f3e1fd20;  1 drivers
v0x55a1f2bd2800_0 .net *"_s8", 0 0, L_0x55a1f3e1fde0;  1 drivers
v0x55a1f2bd2420_0 .net "a", 0 0, L_0x55a1f3e20070;  1 drivers
v0x55a1f2bd24e0_0 .net "b", 0 0, L_0x55a1f3e20230;  1 drivers
v0x55a1f2bcf8b0_0 .net "ca", 0 0, L_0x55a1f3e1ff60;  1 drivers
v0x55a1f2bcf950_0 .net "cin", 0 0, L_0x55a1f3e203f0;  1 drivers
v0x55a1f2bcf4d0_0 .net "sum", 0 0, L_0x55a1f3e1fc40;  1 drivers
S_0x55a1f2bd0900 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2beafd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2bb1b00_0 .net "a", 3 0, L_0x55a1f3e230c0;  1 drivers
v0x55a1f2bb1c00_0 .net "b", 3 0, L_0x55a1f3e231b0;  1 drivers
v0x55a1f2bb7a60_0 .net "ca", 3 0, L_0x55a1f3e22f50;  1 drivers
v0x55a1f2bb7b50_0 .net "cin", 3 0, L_0x55a1f3e232a0;  1 drivers
v0x55a1f2bb7680_0 .net "sum", 3 0, L_0x55a1f3e22eb0;  1 drivers
L_0x55a1f3e20f30 .part L_0x55a1f3e230c0, 0, 1;
L_0x55a1f3e21060 .part L_0x55a1f3e231b0, 0, 1;
L_0x55a1f3e21190 .part L_0x55a1f3e232a0, 0, 1;
L_0x55a1f3e21760 .part L_0x55a1f3e230c0, 1, 1;
L_0x55a1f3e21890 .part L_0x55a1f3e231b0, 1, 1;
L_0x55a1f3e219c0 .part L_0x55a1f3e232a0, 1, 1;
L_0x55a1f3e22080 .part L_0x55a1f3e230c0, 2, 1;
L_0x55a1f3e221b0 .part L_0x55a1f3e231b0, 2, 1;
L_0x55a1f3e22330 .part L_0x55a1f3e232a0, 2, 1;
L_0x55a1f3e22900 .part L_0x55a1f3e230c0, 3, 1;
L_0x55a1f3e22ac0 .part L_0x55a1f3e231b0, 3, 1;
L_0x55a1f3e22c80 .part L_0x55a1f3e232a0, 3, 1;
L_0x55a1f3e22eb0 .concat8 [ 1 1 1 1], L_0x55a1f3e20a10, L_0x55a1f3e21330, L_0x55a1f3e21b60, L_0x55a1f3e224d0;
L_0x55a1f3e22f50 .concat8 [ 1 1 1 1], L_0x55a1f3e20e20, L_0x55a1f3e21650, L_0x55a1f3e21f70, L_0x55a1f3e227f0;
S_0x55a1f2bd1d30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2bd0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e205b0 .functor XOR 1, L_0x55a1f3e20f30, L_0x55a1f3e21060, C4<0>, C4<0>;
L_0x55a1f3e20a10 .functor XOR 1, L_0x55a1f3e205b0, L_0x55a1f3e21190, C4<0>, C4<0>;
L_0x55a1f3e20ad0 .functor AND 1, L_0x55a1f3e20f30, L_0x55a1f3e21060, C4<1>, C4<1>;
L_0x55a1f3e20be0 .functor AND 1, L_0x55a1f3e20f30, L_0x55a1f3e21190, C4<1>, C4<1>;
L_0x55a1f3e20ca0 .functor OR 1, L_0x55a1f3e20ad0, L_0x55a1f3e20be0, C4<0>, C4<0>;
L_0x55a1f3e20db0 .functor AND 1, L_0x55a1f3e21190, L_0x55a1f3e21060, C4<1>, C4<1>;
L_0x55a1f3e20e20 .functor OR 1, L_0x55a1f3e20ca0, L_0x55a1f3e20db0, C4<0>, C4<0>;
v0x55a1f2bcd9b0_0 .net *"_s0", 0 0, L_0x55a1f3e205b0;  1 drivers
v0x55a1f2bcda50_0 .net *"_s10", 0 0, L_0x55a1f3e20db0;  1 drivers
v0x55a1f2bcede0_0 .net *"_s4", 0 0, L_0x55a1f3e20ad0;  1 drivers
v0x55a1f2bceed0_0 .net *"_s6", 0 0, L_0x55a1f3e20be0;  1 drivers
v0x55a1f2bcaaa0_0 .net *"_s8", 0 0, L_0x55a1f3e20ca0;  1 drivers
v0x55a1f2bcbe30_0 .net "a", 0 0, L_0x55a1f3e20f30;  1 drivers
v0x55a1f2bcbef0_0 .net "b", 0 0, L_0x55a1f3e21060;  1 drivers
v0x55a1f2bc0280_0 .net "ca", 0 0, L_0x55a1f3e20e20;  1 drivers
v0x55a1f2bc0320_0 .net "cin", 0 0, L_0x55a1f3e21190;  1 drivers
v0x55a1f2bc8d10_0 .net "sum", 0 0, L_0x55a1f3e20a10;  1 drivers
S_0x55a1f2bc8930 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2bd0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e212c0 .functor XOR 1, L_0x55a1f3e21760, L_0x55a1f3e21890, C4<0>, C4<0>;
L_0x55a1f3e21330 .functor XOR 1, L_0x55a1f3e212c0, L_0x55a1f3e219c0, C4<0>, C4<0>;
L_0x55a1f3e213a0 .functor AND 1, L_0x55a1f3e21760, L_0x55a1f3e21890, C4<1>, C4<1>;
L_0x55a1f3e21410 .functor AND 1, L_0x55a1f3e21760, L_0x55a1f3e219c0, C4<1>, C4<1>;
L_0x55a1f3e214d0 .functor OR 1, L_0x55a1f3e213a0, L_0x55a1f3e21410, C4<0>, C4<0>;
L_0x55a1f3e215e0 .functor AND 1, L_0x55a1f3e219c0, L_0x55a1f3e21890, C4<1>, C4<1>;
L_0x55a1f3e21650 .functor OR 1, L_0x55a1f3e214d0, L_0x55a1f3e215e0, C4<0>, C4<0>;
v0x55a1f2bbfe60_0 .net *"_s0", 0 0, L_0x55a1f3e212c0;  1 drivers
v0x55a1f2bbff40_0 .net *"_s10", 0 0, L_0x55a1f3e215e0;  1 drivers
v0x55a1f2bc5dc0_0 .net *"_s4", 0 0, L_0x55a1f3e213a0;  1 drivers
v0x55a1f2bc5e90_0 .net *"_s6", 0 0, L_0x55a1f3e21410;  1 drivers
v0x55a1f2bc59e0_0 .net *"_s8", 0 0, L_0x55a1f3e214d0;  1 drivers
v0x55a1f2bc2e70_0 .net "a", 0 0, L_0x55a1f3e21760;  1 drivers
v0x55a1f2bc2f30_0 .net "b", 0 0, L_0x55a1f3e21890;  1 drivers
v0x55a1f2bc2a90_0 .net "ca", 0 0, L_0x55a1f3e21650;  1 drivers
v0x55a1f2bc2b30_0 .net "cin", 0 0, L_0x55a1f3e219c0;  1 drivers
v0x55a1f2bbfae0_0 .net "sum", 0 0, L_0x55a1f3e21330;  1 drivers
S_0x55a1f2bc6e10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2bd0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e21af0 .functor XOR 1, L_0x55a1f3e22080, L_0x55a1f3e221b0, C4<0>, C4<0>;
L_0x55a1f3e21b60 .functor XOR 1, L_0x55a1f3e21af0, L_0x55a1f3e22330, C4<0>, C4<0>;
L_0x55a1f3e21c20 .functor AND 1, L_0x55a1f3e22080, L_0x55a1f3e221b0, C4<1>, C4<1>;
L_0x55a1f3e21d30 .functor AND 1, L_0x55a1f3e22080, L_0x55a1f3e22330, C4<1>, C4<1>;
L_0x55a1f3e21df0 .functor OR 1, L_0x55a1f3e21c20, L_0x55a1f3e21d30, C4<0>, C4<0>;
L_0x55a1f3e21f00 .functor AND 1, L_0x55a1f3e22330, L_0x55a1f3e221b0, C4<1>, C4<1>;
L_0x55a1f3e21f70 .functor OR 1, L_0x55a1f3e21df0, L_0x55a1f3e21f00, C4<0>, C4<0>;
v0x55a1f2bc8240_0 .net *"_s0", 0 0, L_0x55a1f3e21af0;  1 drivers
v0x55a1f2bc8300_0 .net *"_s10", 0 0, L_0x55a1f3e21f00;  1 drivers
v0x55a1f2bc3ec0_0 .net *"_s4", 0 0, L_0x55a1f3e21c20;  1 drivers
v0x55a1f2bc3fb0_0 .net *"_s6", 0 0, L_0x55a1f3e21d30;  1 drivers
v0x55a1f2bc52f0_0 .net *"_s8", 0 0, L_0x55a1f3e21df0;  1 drivers
v0x55a1f2bc0f70_0 .net "a", 0 0, L_0x55a1f3e22080;  1 drivers
v0x55a1f2bc1030_0 .net "b", 0 0, L_0x55a1f3e221b0;  1 drivers
v0x55a1f2bc23a0_0 .net "ca", 0 0, L_0x55a1f3e21f70;  1 drivers
v0x55a1f2bc2440_0 .net "cin", 0 0, L_0x55a1f3e22330;  1 drivers
v0x55a1f2bbdfc0_0 .net "sum", 0 0, L_0x55a1f3e21b60;  1 drivers
S_0x55a1f2bbf3f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2bd0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e22460 .functor XOR 1, L_0x55a1f3e22900, L_0x55a1f3e22ac0, C4<0>, C4<0>;
L_0x55a1f3e224d0 .functor XOR 1, L_0x55a1f3e22460, L_0x55a1f3e22c80, C4<0>, C4<0>;
L_0x55a1f3e22540 .functor AND 1, L_0x55a1f3e22900, L_0x55a1f3e22ac0, C4<1>, C4<1>;
L_0x55a1f3e225b0 .functor AND 1, L_0x55a1f3e22900, L_0x55a1f3e22c80, C4<1>, C4<1>;
L_0x55a1f3e22670 .functor OR 1, L_0x55a1f3e22540, L_0x55a1f3e225b0, C4<0>, C4<0>;
L_0x55a1f3e22780 .functor AND 1, L_0x55a1f3e22c80, L_0x55a1f3e22ac0, C4<1>, C4<1>;
L_0x55a1f3e227f0 .functor OR 1, L_0x55a1f3e22670, L_0x55a1f3e22780, C4<0>, C4<0>;
v0x55a1f2bbc860_0 .net *"_s0", 0 0, L_0x55a1f3e22460;  1 drivers
v0x55a1f2bbc940_0 .net *"_s10", 0 0, L_0x55a1f3e22780;  1 drivers
v0x55a1f2baf3a0_0 .net *"_s4", 0 0, L_0x55a1f3e22540;  1 drivers
v0x55a1f2baf470_0 .net *"_s6", 0 0, L_0x55a1f3e225b0;  1 drivers
v0x55a1f2ba2a50_0 .net *"_s8", 0 0, L_0x55a1f3e22670;  1 drivers
v0x55a1f2bb1f20_0 .net "a", 0 0, L_0x55a1f3e22900;  1 drivers
v0x55a1f2bb1fe0_0 .net "b", 0 0, L_0x55a1f3e22ac0;  1 drivers
v0x55a1f2bba9b0_0 .net "ca", 0 0, L_0x55a1f3e227f0;  1 drivers
v0x55a1f2bbaa50_0 .net "cin", 0 0, L_0x55a1f3e22c80;  1 drivers
v0x55a1f2bba5d0_0 .net "sum", 0 0, L_0x55a1f3e224d0;  1 drivers
S_0x55a1f2bb4b10 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2beafd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b98c80_0 .net "a", 3 0, L_0x55a1f3e25a40;  1 drivers
v0x55a1f2b98d80_0 .net "b", 3 0, L_0x55a1f3e25ae0;  1 drivers
v0x55a1f2ba1710_0 .net "ca", 3 0, L_0x55a1f3e258d0;  1 drivers
v0x55a1f2ba1800_0 .net "cin", 3 0, L_0x55a1f3e25bd0;  1 drivers
v0x55a1f2ba1330_0 .net "sum", 3 0, L_0x55a1f3e25830;  1 drivers
L_0x55a1f3e238b0 .part L_0x55a1f3e25a40, 0, 1;
L_0x55a1f3e239e0 .part L_0x55a1f3e25ae0, 0, 1;
L_0x55a1f3e23b10 .part L_0x55a1f3e25bd0, 0, 1;
L_0x55a1f3e240e0 .part L_0x55a1f3e25a40, 1, 1;
L_0x55a1f3e24210 .part L_0x55a1f3e25ae0, 1, 1;
L_0x55a1f3e24340 .part L_0x55a1f3e25bd0, 1, 1;
L_0x55a1f3e24a00 .part L_0x55a1f3e25a40, 2, 1;
L_0x55a1f3e24b30 .part L_0x55a1f3e25ae0, 2, 1;
L_0x55a1f3e24cb0 .part L_0x55a1f3e25bd0, 2, 1;
L_0x55a1f3e25280 .part L_0x55a1f3e25a40, 3, 1;
L_0x55a1f3e25440 .part L_0x55a1f3e25ae0, 3, 1;
L_0x55a1f3e25600 .part L_0x55a1f3e25bd0, 3, 1;
L_0x55a1f3e25830 .concat8 [ 1 1 1 1], L_0x55a1f3e23390, L_0x55a1f3e23cb0, L_0x55a1f3e244e0, L_0x55a1f3e24e50;
L_0x55a1f3e258d0 .concat8 [ 1 1 1 1], L_0x55a1f3e237a0, L_0x55a1f3e23fd0, L_0x55a1f3e248f0, L_0x55a1f3e25170;
S_0x55a1f2bb4730 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2bb4b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e22e40 .functor XOR 1, L_0x55a1f3e238b0, L_0x55a1f3e239e0, C4<0>, C4<0>;
L_0x55a1f3e23390 .functor XOR 1, L_0x55a1f3e22e40, L_0x55a1f3e23b10, C4<0>, C4<0>;
L_0x55a1f3e23450 .functor AND 1, L_0x55a1f3e238b0, L_0x55a1f3e239e0, C4<1>, C4<1>;
L_0x55a1f3e23560 .functor AND 1, L_0x55a1f3e238b0, L_0x55a1f3e23b10, C4<1>, C4<1>;
L_0x55a1f3e23620 .functor OR 1, L_0x55a1f3e23450, L_0x55a1f3e23560, C4<0>, C4<0>;
L_0x55a1f3e23730 .functor AND 1, L_0x55a1f3e23b10, L_0x55a1f3e239e0, C4<1>, C4<1>;
L_0x55a1f3e237a0 .functor OR 1, L_0x55a1f3e23620, L_0x55a1f3e23730, C4<0>, C4<0>;
v0x55a1f2bb1780_0 .net *"_s0", 0 0, L_0x55a1f3e22e40;  1 drivers
v0x55a1f2bb1820_0 .net *"_s10", 0 0, L_0x55a1f3e23730;  1 drivers
v0x55a1f2bb8ab0_0 .net *"_s4", 0 0, L_0x55a1f3e23450;  1 drivers
v0x55a1f2bb8ba0_0 .net *"_s6", 0 0, L_0x55a1f3e23560;  1 drivers
v0x55a1f2bb9ee0_0 .net *"_s8", 0 0, L_0x55a1f3e23620;  1 drivers
v0x55a1f2bb5b60_0 .net "a", 0 0, L_0x55a1f3e238b0;  1 drivers
v0x55a1f2bb5c20_0 .net "b", 0 0, L_0x55a1f3e239e0;  1 drivers
v0x55a1f2bb6f90_0 .net "ca", 0 0, L_0x55a1f3e237a0;  1 drivers
v0x55a1f2bb7030_0 .net "cin", 0 0, L_0x55a1f3e23b10;  1 drivers
v0x55a1f2bb2c10_0 .net "sum", 0 0, L_0x55a1f3e23390;  1 drivers
S_0x55a1f2bb4040 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2bb4b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e23c40 .functor XOR 1, L_0x55a1f3e240e0, L_0x55a1f3e24210, C4<0>, C4<0>;
L_0x55a1f3e23cb0 .functor XOR 1, L_0x55a1f3e23c40, L_0x55a1f3e24340, C4<0>, C4<0>;
L_0x55a1f3e23d20 .functor AND 1, L_0x55a1f3e240e0, L_0x55a1f3e24210, C4<1>, C4<1>;
L_0x55a1f3e23d90 .functor AND 1, L_0x55a1f3e240e0, L_0x55a1f3e24340, C4<1>, C4<1>;
L_0x55a1f3e23e50 .functor OR 1, L_0x55a1f3e23d20, L_0x55a1f3e23d90, C4<0>, C4<0>;
L_0x55a1f3e23f60 .functor AND 1, L_0x55a1f3e24340, L_0x55a1f3e24210, C4<1>, C4<1>;
L_0x55a1f3e23fd0 .functor OR 1, L_0x55a1f3e23e50, L_0x55a1f3e23f60, C4<0>, C4<0>;
v0x55a1f2bafd00_0 .net *"_s0", 0 0, L_0x55a1f3e23c40;  1 drivers
v0x55a1f2bafde0_0 .net *"_s10", 0 0, L_0x55a1f3e23f60;  1 drivers
v0x55a1f2bb1090_0 .net *"_s4", 0 0, L_0x55a1f3e23d20;  1 drivers
v0x55a1f2bb1160_0 .net *"_s6", 0 0, L_0x55a1f3e23d90;  1 drivers
v0x55a1f2ba55d0_0 .net *"_s8", 0 0, L_0x55a1f3e23e50;  1 drivers
v0x55a1f2ba56b0_0 .net "a", 0 0, L_0x55a1f3e240e0;  1 drivers
v0x55a1f2bae060_0 .net "b", 0 0, L_0x55a1f3e24210;  1 drivers
v0x55a1f2bae120_0 .net "ca", 0 0, L_0x55a1f3e23fd0;  1 drivers
v0x55a1f2badc80_0 .net "cin", 0 0, L_0x55a1f3e24340;  1 drivers
v0x55a1f2badd20_0 .net "sum", 0 0, L_0x55a1f3e23cb0;  1 drivers
S_0x55a1f2ba51b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2bb4b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e24470 .functor XOR 1, L_0x55a1f3e24a00, L_0x55a1f3e24b30, C4<0>, C4<0>;
L_0x55a1f3e244e0 .functor XOR 1, L_0x55a1f3e24470, L_0x55a1f3e24cb0, C4<0>, C4<0>;
L_0x55a1f3e245a0 .functor AND 1, L_0x55a1f3e24a00, L_0x55a1f3e24b30, C4<1>, C4<1>;
L_0x55a1f3e246b0 .functor AND 1, L_0x55a1f3e24a00, L_0x55a1f3e24cb0, C4<1>, C4<1>;
L_0x55a1f3e24770 .functor OR 1, L_0x55a1f3e245a0, L_0x55a1f3e246b0, C4<0>, C4<0>;
L_0x55a1f3e24880 .functor AND 1, L_0x55a1f3e24cb0, L_0x55a1f3e24b30, C4<1>, C4<1>;
L_0x55a1f3e248f0 .functor OR 1, L_0x55a1f3e24770, L_0x55a1f3e24880, C4<0>, C4<0>;
v0x55a1f2bab110_0 .net *"_s0", 0 0, L_0x55a1f3e24470;  1 drivers
v0x55a1f2bab1d0_0 .net *"_s10", 0 0, L_0x55a1f3e24880;  1 drivers
v0x55a1f2baad30_0 .net *"_s4", 0 0, L_0x55a1f3e245a0;  1 drivers
v0x55a1f2baae20_0 .net *"_s6", 0 0, L_0x55a1f3e246b0;  1 drivers
v0x55a1f2ba81c0_0 .net *"_s8", 0 0, L_0x55a1f3e24770;  1 drivers
v0x55a1f2ba7de0_0 .net "a", 0 0, L_0x55a1f3e24a00;  1 drivers
v0x55a1f2ba7ea0_0 .net "b", 0 0, L_0x55a1f3e24b30;  1 drivers
v0x55a1f2ba4e30_0 .net "ca", 0 0, L_0x55a1f3e248f0;  1 drivers
v0x55a1f2ba4ef0_0 .net "cin", 0 0, L_0x55a1f3e24cb0;  1 drivers
v0x55a1f2bac160_0 .net "sum", 0 0, L_0x55a1f3e244e0;  1 drivers
S_0x55a1f2bad590 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2bb4b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e24de0 .functor XOR 1, L_0x55a1f3e25280, L_0x55a1f3e25440, C4<0>, C4<0>;
L_0x55a1f3e24e50 .functor XOR 1, L_0x55a1f3e24de0, L_0x55a1f3e25600, C4<0>, C4<0>;
L_0x55a1f3e24ec0 .functor AND 1, L_0x55a1f3e25280, L_0x55a1f3e25440, C4<1>, C4<1>;
L_0x55a1f3e24f30 .functor AND 1, L_0x55a1f3e25280, L_0x55a1f3e25600, C4<1>, C4<1>;
L_0x55a1f3e24ff0 .functor OR 1, L_0x55a1f3e24ec0, L_0x55a1f3e24f30, C4<0>, C4<0>;
L_0x55a1f3e25100 .functor AND 1, L_0x55a1f3e25600, L_0x55a1f3e25440, C4<1>, C4<1>;
L_0x55a1f3e25170 .functor OR 1, L_0x55a1f3e24ff0, L_0x55a1f3e25100, C4<0>, C4<0>;
v0x55a1f2ba9210_0 .net *"_s0", 0 0, L_0x55a1f3e24de0;  1 drivers
v0x55a1f2ba92f0_0 .net *"_s10", 0 0, L_0x55a1f3e25100;  1 drivers
v0x55a1f2baa640_0 .net *"_s4", 0 0, L_0x55a1f3e24ec0;  1 drivers
v0x55a1f2baa730_0 .net *"_s6", 0 0, L_0x55a1f3e24f30;  1 drivers
v0x55a1f2ba62c0_0 .net *"_s8", 0 0, L_0x55a1f3e24ff0;  1 drivers
v0x55a1f2ba76f0_0 .net "a", 0 0, L_0x55a1f3e25280;  1 drivers
v0x55a1f2ba77b0_0 .net "b", 0 0, L_0x55a1f3e25440;  1 drivers
v0x55a1f2ba33b0_0 .net "ca", 0 0, L_0x55a1f3e25170;  1 drivers
v0x55a1f2ba3450_0 .net "cin", 0 0, L_0x55a1f3e25600;  1 drivers
v0x55a1f2ba4740_0 .net "sum", 0 0, L_0x55a1f3e24e50;  1 drivers
S_0x55a1f2b98860 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2beafd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b8a020_0 .net "a", 3 0, L_0x55a1f3e28320;  1 drivers
v0x55a1f2b8a120_0 .net "b", 3 0, L_0x55a1f3e28450;  1 drivers
v0x55a1f2b8b3b0_0 .net "ca", 3 0, L_0x55a1f3e281b0;  1 drivers
v0x55a1f2b8b470_0 .net "cin", 3 0, L_0x55a1f3e28580;  1 drivers
v0x55a1f2b88ab0_0 .net "sum", 3 0, L_0x55a1f3e28110;  1 drivers
L_0x55a1f3e26190 .part L_0x55a1f3e28320, 0, 1;
L_0x55a1f3e262c0 .part L_0x55a1f3e28450, 0, 1;
L_0x55a1f3e263f0 .part L_0x55a1f3e28580, 0, 1;
L_0x55a1f3e269c0 .part L_0x55a1f3e28320, 1, 1;
L_0x55a1f3e26af0 .part L_0x55a1f3e28450, 1, 1;
L_0x55a1f3e26c20 .part L_0x55a1f3e28580, 1, 1;
L_0x55a1f3e272e0 .part L_0x55a1f3e28320, 2, 1;
L_0x55a1f3e27410 .part L_0x55a1f3e28450, 2, 1;
L_0x55a1f3e27590 .part L_0x55a1f3e28580, 2, 1;
L_0x55a1f3e27b60 .part L_0x55a1f3e28320, 3, 1;
L_0x55a1f3e27d20 .part L_0x55a1f3e28450, 3, 1;
L_0x55a1f3e27ee0 .part L_0x55a1f3e28580, 3, 1;
L_0x55a1f3e28110 .concat8 [ 1 1 1 1], L_0x55a1f3e25c70, L_0x55a1f3e26590, L_0x55a1f3e26dc0, L_0x55a1f3e27730;
L_0x55a1f3e281b0 .concat8 [ 1 1 1 1], L_0x55a1f3e26080, L_0x55a1f3e268b0, L_0x55a1f3e271d0, L_0x55a1f3e27a50;
S_0x55a1f2b9e7c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b98860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e257c0 .functor XOR 1, L_0x55a1f3e26190, L_0x55a1f3e262c0, C4<0>, C4<0>;
L_0x55a1f3e25c70 .functor XOR 1, L_0x55a1f3e257c0, L_0x55a1f3e263f0, C4<0>, C4<0>;
L_0x55a1f3e25d30 .functor AND 1, L_0x55a1f3e26190, L_0x55a1f3e262c0, C4<1>, C4<1>;
L_0x55a1f3e25e40 .functor AND 1, L_0x55a1f3e26190, L_0x55a1f3e263f0, C4<1>, C4<1>;
L_0x55a1f3e25f00 .functor OR 1, L_0x55a1f3e25d30, L_0x55a1f3e25e40, C4<0>, C4<0>;
L_0x55a1f3e26010 .functor AND 1, L_0x55a1f3e263f0, L_0x55a1f3e262c0, C4<1>, C4<1>;
L_0x55a1f3e26080 .functor OR 1, L_0x55a1f3e25f00, L_0x55a1f3e26010, C4<0>, C4<0>;
v0x55a1f2b9e3e0_0 .net *"_s0", 0 0, L_0x55a1f3e257c0;  1 drivers
v0x55a1f2b9e480_0 .net *"_s10", 0 0, L_0x55a1f3e26010;  1 drivers
v0x55a1f2b9b870_0 .net *"_s4", 0 0, L_0x55a1f3e25d30;  1 drivers
v0x55a1f2b9b960_0 .net *"_s6", 0 0, L_0x55a1f3e25e40;  1 drivers
v0x55a1f2b9b490_0 .net *"_s8", 0 0, L_0x55a1f3e25f00;  1 drivers
v0x55a1f2b984e0_0 .net "a", 0 0, L_0x55a1f3e26190;  1 drivers
v0x55a1f2b985a0_0 .net "b", 0 0, L_0x55a1f3e262c0;  1 drivers
v0x55a1f2b9f810_0 .net "ca", 0 0, L_0x55a1f3e26080;  1 drivers
v0x55a1f2b9f8b0_0 .net "cin", 0 0, L_0x55a1f3e263f0;  1 drivers
v0x55a1f2ba0c40_0 .net "sum", 0 0, L_0x55a1f3e25c70;  1 drivers
S_0x55a1f2b9c8c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b98860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e26520 .functor XOR 1, L_0x55a1f3e269c0, L_0x55a1f3e26af0, C4<0>, C4<0>;
L_0x55a1f3e26590 .functor XOR 1, L_0x55a1f3e26520, L_0x55a1f3e26c20, C4<0>, C4<0>;
L_0x55a1f3e26600 .functor AND 1, L_0x55a1f3e269c0, L_0x55a1f3e26af0, C4<1>, C4<1>;
L_0x55a1f3e26670 .functor AND 1, L_0x55a1f3e269c0, L_0x55a1f3e26c20, C4<1>, C4<1>;
L_0x55a1f3e26730 .functor OR 1, L_0x55a1f3e26600, L_0x55a1f3e26670, C4<0>, C4<0>;
L_0x55a1f3e26840 .functor AND 1, L_0x55a1f3e26c20, L_0x55a1f3e26af0, C4<1>, C4<1>;
L_0x55a1f3e268b0 .functor OR 1, L_0x55a1f3e26730, L_0x55a1f3e26840, C4<0>, C4<0>;
v0x55a1f2b9dcf0_0 .net *"_s0", 0 0, L_0x55a1f3e26520;  1 drivers
v0x55a1f2b9ddd0_0 .net *"_s10", 0 0, L_0x55a1f3e26840;  1 drivers
v0x55a1f2b99970_0 .net *"_s4", 0 0, L_0x55a1f3e26600;  1 drivers
v0x55a1f2b99a40_0 .net *"_s6", 0 0, L_0x55a1f3e26670;  1 drivers
v0x55a1f2b9ada0_0 .net *"_s8", 0 0, L_0x55a1f3e26730;  1 drivers
v0x55a1f2b96a60_0 .net "a", 0 0, L_0x55a1f3e269c0;  1 drivers
v0x55a1f2b96b20_0 .net "b", 0 0, L_0x55a1f3e26af0;  1 drivers
v0x55a1f2b97df0_0 .net "ca", 0 0, L_0x55a1f3e268b0;  1 drivers
v0x55a1f2b97e90_0 .net "cin", 0 0, L_0x55a1f3e26c20;  1 drivers
v0x55a1f2b8c240_0 .net "sum", 0 0, L_0x55a1f3e26590;  1 drivers
S_0x55a1f2b94cd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b98860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e26d50 .functor XOR 1, L_0x55a1f3e272e0, L_0x55a1f3e27410, C4<0>, C4<0>;
L_0x55a1f3e26dc0 .functor XOR 1, L_0x55a1f3e26d50, L_0x55a1f3e27590, C4<0>, C4<0>;
L_0x55a1f3e26e80 .functor AND 1, L_0x55a1f3e272e0, L_0x55a1f3e27410, C4<1>, C4<1>;
L_0x55a1f3e26f90 .functor AND 1, L_0x55a1f3e272e0, L_0x55a1f3e27590, C4<1>, C4<1>;
L_0x55a1f3e27050 .functor OR 1, L_0x55a1f3e26e80, L_0x55a1f3e26f90, C4<0>, C4<0>;
L_0x55a1f3e27160 .functor AND 1, L_0x55a1f3e27590, L_0x55a1f3e27410, C4<1>, C4<1>;
L_0x55a1f3e271d0 .functor OR 1, L_0x55a1f3e27050, L_0x55a1f3e27160, C4<0>, C4<0>;
v0x55a1f2b948f0_0 .net *"_s0", 0 0, L_0x55a1f3e26d50;  1 drivers
v0x55a1f2b949b0_0 .net *"_s10", 0 0, L_0x55a1f3e27160;  1 drivers
v0x55a1f2b8be20_0 .net *"_s4", 0 0, L_0x55a1f3e26e80;  1 drivers
v0x55a1f2b8bf10_0 .net *"_s6", 0 0, L_0x55a1f3e26f90;  1 drivers
v0x55a1f2b91d80_0 .net *"_s8", 0 0, L_0x55a1f3e27050;  1 drivers
v0x55a1f2b919a0_0 .net "a", 0 0, L_0x55a1f3e272e0;  1 drivers
v0x55a1f2b91a60_0 .net "b", 0 0, L_0x55a1f3e27410;  1 drivers
v0x55a1f2b8ee30_0 .net "ca", 0 0, L_0x55a1f3e271d0;  1 drivers
v0x55a1f2b8eed0_0 .net "cin", 0 0, L_0x55a1f3e27590;  1 drivers
v0x55a1f2b8eb00_0 .net "sum", 0 0, L_0x55a1f3e26dc0;  1 drivers
S_0x55a1f2b8baa0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b98860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e276c0 .functor XOR 1, L_0x55a1f3e27b60, L_0x55a1f3e27d20, C4<0>, C4<0>;
L_0x55a1f3e27730 .functor XOR 1, L_0x55a1f3e276c0, L_0x55a1f3e27ee0, C4<0>, C4<0>;
L_0x55a1f3e277a0 .functor AND 1, L_0x55a1f3e27b60, L_0x55a1f3e27d20, C4<1>, C4<1>;
L_0x55a1f3e27810 .functor AND 1, L_0x55a1f3e27b60, L_0x55a1f3e27ee0, C4<1>, C4<1>;
L_0x55a1f3e278d0 .functor OR 1, L_0x55a1f3e277a0, L_0x55a1f3e27810, C4<0>, C4<0>;
L_0x55a1f3e279e0 .functor AND 1, L_0x55a1f3e27ee0, L_0x55a1f3e27d20, C4<1>, C4<1>;
L_0x55a1f3e27a50 .functor OR 1, L_0x55a1f3e278d0, L_0x55a1f3e279e0, C4<0>, C4<0>;
v0x55a1f2b92dd0_0 .net *"_s0", 0 0, L_0x55a1f3e276c0;  1 drivers
v0x55a1f2b92e90_0 .net *"_s10", 0 0, L_0x55a1f3e279e0;  1 drivers
v0x55a1f2b94200_0 .net *"_s4", 0 0, L_0x55a1f3e277a0;  1 drivers
v0x55a1f2b942f0_0 .net *"_s6", 0 0, L_0x55a1f3e27810;  1 drivers
v0x55a1f2b8fe80_0 .net *"_s8", 0 0, L_0x55a1f3e278d0;  1 drivers
v0x55a1f2b912b0_0 .net "a", 0 0, L_0x55a1f3e27b60;  1 drivers
v0x55a1f2b91370_0 .net "b", 0 0, L_0x55a1f3e27d20;  1 drivers
v0x55a1f2b8cf30_0 .net "ca", 0 0, L_0x55a1f3e27a50;  1 drivers
v0x55a1f2b8cfd0_0 .net "cin", 0 0, L_0x55a1f3e27ee0;  1 drivers
v0x55a1f2b8e410_0 .net "sum", 0 0, L_0x55a1f3e27730;  1 drivers
S_0x55a1f2b87770 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2be9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2b2a290_0 .net "a", 15 0, L_0x55a1f3e33830;  1 drivers
v0x55a1f2b2a370_0 .net "b", 15 0, L_0x55a1f3e33920;  1 drivers
v0x55a1f2b2b6c0_0 .net "ca", 15 0, L_0x55a1f3e335d0;  1 drivers
v0x55a1f2b2b780_0 .net "cin", 15 0, L_0x55a1f3e33a10;  1 drivers
v0x55a1f2b27340_0 .net "sum", 15 0, L_0x55a1f3e33530;  1 drivers
L_0x55a1f3e2b340 .part L_0x55a1f3e33830, 0, 4;
L_0x55a1f3e2b3e0 .part L_0x55a1f3e33920, 0, 4;
L_0x55a1f3e2b480 .part L_0x55a1f3e33a10, 0, 4;
L_0x55a1f3e2dcd0 .part L_0x55a1f3e33830, 4, 4;
L_0x55a1f3e2ddc0 .part L_0x55a1f3e33920, 4, 4;
L_0x55a1f3e2deb0 .part L_0x55a1f3e33a10, 4, 4;
L_0x55a1f3e30790 .part L_0x55a1f3e33830, 8, 4;
L_0x55a1f3e30830 .part L_0x55a1f3e33920, 8, 4;
L_0x55a1f3e30920 .part L_0x55a1f3e33a10, 8, 4;
L_0x55a1f3e33130 .part L_0x55a1f3e33830, 12, 4;
L_0x55a1f3e33260 .part L_0x55a1f3e33920, 12, 4;
L_0x55a1f3e33390 .part L_0x55a1f3e33a10, 12, 4;
L_0x55a1f3e33530 .concat8 [ 4 4 4 4], L_0x55a1f3e2b130, L_0x55a1f3e2dac0, L_0x55a1f3e30580, L_0x55a1f3e32f20;
L_0x55a1f3e335d0 .concat8 [ 4 4 4 4], L_0x55a1f3e2b1d0, L_0x55a1f3e2db60, L_0x55a1f3e30620, L_0x55a1f3e32fc0;
S_0x55a1f2b87390 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2b87770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b744b0_0 .net "a", 3 0, L_0x55a1f3e2b340;  1 drivers
v0x55a1f2b745b0_0 .net "b", 3 0, L_0x55a1f3e2b3e0;  1 drivers
v0x55a1f2b70170_0 .net "ca", 3 0, L_0x55a1f3e2b1d0;  1 drivers
v0x55a1f2b70230_0 .net "cin", 3 0, L_0x55a1f3e2b480;  1 drivers
v0x55a1f2b71500_0 .net "sum", 3 0, L_0x55a1f3e2b130;  1 drivers
L_0x55a1f3e290f0 .part L_0x55a1f3e2b340, 0, 1;
L_0x55a1f3e29220 .part L_0x55a1f3e2b3e0, 0, 1;
L_0x55a1f3e29350 .part L_0x55a1f3e2b480, 0, 1;
L_0x55a1f3e29960 .part L_0x55a1f3e2b340, 1, 1;
L_0x55a1f3e29a90 .part L_0x55a1f3e2b3e0, 1, 1;
L_0x55a1f3e29bc0 .part L_0x55a1f3e2b480, 1, 1;
L_0x55a1f3e2a300 .part L_0x55a1f3e2b340, 2, 1;
L_0x55a1f3e2a430 .part L_0x55a1f3e2b3e0, 2, 1;
L_0x55a1f3e2a5b0 .part L_0x55a1f3e2b480, 2, 1;
L_0x55a1f3e2ab80 .part L_0x55a1f3e2b340, 3, 1;
L_0x55a1f3e2ad40 .part L_0x55a1f3e2b3e0, 3, 1;
L_0x55a1f3e2af00 .part L_0x55a1f3e2b480, 3, 1;
L_0x55a1f3e2b130 .concat8 [ 1 1 1 1], L_0x55a1f3e280a0, L_0x55a1f3e294f0, L_0x55a1f3e29da0, L_0x55a1f3e2a750;
L_0x55a1f3e2b1d0 .concat8 [ 1 1 1 1], L_0x55a1f3e28fe0, L_0x55a1f3e29850, L_0x55a1f3e2a1f0, L_0x55a1f3e2aa70;
S_0x55a1f2b7e8c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b87390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e286b0 .functor XOR 1, L_0x55a1f3e290f0, L_0x55a1f3e29220, C4<0>, C4<0>;
L_0x55a1f3e280a0 .functor XOR 1, L_0x55a1f3e286b0, L_0x55a1f3e29350, C4<0>, C4<0>;
L_0x55a1f3e28c50 .functor AND 1, L_0x55a1f3e290f0, L_0x55a1f3e29220, C4<1>, C4<1>;
L_0x55a1f3e28d60 .functor AND 1, L_0x55a1f3e290f0, L_0x55a1f3e29350, C4<1>, C4<1>;
L_0x55a1f3e28e20 .functor OR 1, L_0x55a1f3e28c50, L_0x55a1f3e28d60, C4<0>, C4<0>;
L_0x55a1f3e28f30 .functor AND 1, L_0x55a1f3e29350, L_0x55a1f3e29220, C4<1>, C4<1>;
L_0x55a1f3e28fe0 .functor OR 1, L_0x55a1f3e28e20, L_0x55a1f3e28f30, C4<0>, C4<0>;
v0x55a1f2b84820_0 .net *"_s0", 0 0, L_0x55a1f3e286b0;  1 drivers
v0x55a1f2b848c0_0 .net *"_s10", 0 0, L_0x55a1f3e28f30;  1 drivers
v0x55a1f2b84440_0 .net *"_s4", 0 0, L_0x55a1f3e28c50;  1 drivers
v0x55a1f2b84530_0 .net *"_s6", 0 0, L_0x55a1f3e28d60;  1 drivers
v0x55a1f2b818d0_0 .net *"_s8", 0 0, L_0x55a1f3e28e20;  1 drivers
v0x55a1f2b814f0_0 .net "a", 0 0, L_0x55a1f3e290f0;  1 drivers
v0x55a1f2b815b0_0 .net "b", 0 0, L_0x55a1f3e29220;  1 drivers
v0x55a1f2b7e540_0 .net "ca", 0 0, L_0x55a1f3e28fe0;  1 drivers
v0x55a1f2b7e5e0_0 .net "cin", 0 0, L_0x55a1f3e29350;  1 drivers
v0x55a1f2b85920_0 .net "sum", 0 0, L_0x55a1f3e280a0;  1 drivers
S_0x55a1f2b86ca0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b87390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e29480 .functor XOR 1, L_0x55a1f3e29960, L_0x55a1f3e29a90, C4<0>, C4<0>;
L_0x55a1f3e294f0 .functor XOR 1, L_0x55a1f3e29480, L_0x55a1f3e29bc0, C4<0>, C4<0>;
L_0x55a1f3e29560 .functor AND 1, L_0x55a1f3e29960, L_0x55a1f3e29a90, C4<1>, C4<1>;
L_0x55a1f3e295d0 .functor AND 1, L_0x55a1f3e29960, L_0x55a1f3e29bc0, C4<1>, C4<1>;
L_0x55a1f3e29690 .functor OR 1, L_0x55a1f3e29560, L_0x55a1f3e295d0, C4<0>, C4<0>;
L_0x55a1f3e297a0 .functor AND 1, L_0x55a1f3e29bc0, L_0x55a1f3e29a90, C4<1>, C4<1>;
L_0x55a1f3e29850 .functor OR 1, L_0x55a1f3e29690, L_0x55a1f3e297a0, C4<0>, C4<0>;
v0x55a1f2b82920_0 .net *"_s0", 0 0, L_0x55a1f3e29480;  1 drivers
v0x55a1f2b82a00_0 .net *"_s10", 0 0, L_0x55a1f3e297a0;  1 drivers
v0x55a1f2b83d50_0 .net *"_s4", 0 0, L_0x55a1f3e29560;  1 drivers
v0x55a1f2b83e20_0 .net *"_s6", 0 0, L_0x55a1f3e295d0;  1 drivers
v0x55a1f2b7f9d0_0 .net *"_s8", 0 0, L_0x55a1f3e29690;  1 drivers
v0x55a1f2b7fab0_0 .net "a", 0 0, L_0x55a1f3e29960;  1 drivers
v0x55a1f2b80e00_0 .net "b", 0 0, L_0x55a1f3e29a90;  1 drivers
v0x55a1f2b80ec0_0 .net "ca", 0 0, L_0x55a1f3e29850;  1 drivers
v0x55a1f2b7cac0_0 .net "cin", 0 0, L_0x55a1f3e29bc0;  1 drivers
v0x55a1f2b7de50_0 .net "sum", 0 0, L_0x55a1f3e294f0;  1 drivers
S_0x55a1f2b72390 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b87390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e29d30 .functor XOR 1, L_0x55a1f3e2a300, L_0x55a1f3e2a430, C4<0>, C4<0>;
L_0x55a1f3e29da0 .functor XOR 1, L_0x55a1f3e29d30, L_0x55a1f3e2a5b0, C4<0>, C4<0>;
L_0x55a1f3e29e60 .functor AND 1, L_0x55a1f3e2a300, L_0x55a1f3e2a430, C4<1>, C4<1>;
L_0x55a1f3e29f70 .functor AND 1, L_0x55a1f3e2a300, L_0x55a1f3e2a5b0, C4<1>, C4<1>;
L_0x55a1f3e2a030 .functor OR 1, L_0x55a1f3e29e60, L_0x55a1f3e29f70, C4<0>, C4<0>;
L_0x55a1f3e2a140 .functor AND 1, L_0x55a1f3e2a5b0, L_0x55a1f3e2a430, C4<1>, C4<1>;
L_0x55a1f3e2a1f0 .functor OR 1, L_0x55a1f3e2a030, L_0x55a1f3e2a140, C4<0>, C4<0>;
v0x55a1f2b7ae20_0 .net *"_s0", 0 0, L_0x55a1f3e29d30;  1 drivers
v0x55a1f2b7aee0_0 .net *"_s10", 0 0, L_0x55a1f3e2a140;  1 drivers
v0x55a1f2b7aa40_0 .net *"_s4", 0 0, L_0x55a1f3e29e60;  1 drivers
v0x55a1f2b7ab30_0 .net *"_s6", 0 0, L_0x55a1f3e29f70;  1 drivers
v0x55a1f2b71f70_0 .net *"_s8", 0 0, L_0x55a1f3e2a030;  1 drivers
v0x55a1f2b77ed0_0 .net "a", 0 0, L_0x55a1f3e2a300;  1 drivers
v0x55a1f2b77f90_0 .net "b", 0 0, L_0x55a1f3e2a430;  1 drivers
v0x55a1f2b77af0_0 .net "ca", 0 0, L_0x55a1f3e2a1f0;  1 drivers
v0x55a1f2b77bb0_0 .net "cin", 0 0, L_0x55a1f3e2a5b0;  1 drivers
v0x55a1f2b75030_0 .net "sum", 0 0, L_0x55a1f3e29da0;  1 drivers
S_0x55a1f2b74ba0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b87390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2a6e0 .functor XOR 1, L_0x55a1f3e2ab80, L_0x55a1f3e2ad40, C4<0>, C4<0>;
L_0x55a1f3e2a750 .functor XOR 1, L_0x55a1f3e2a6e0, L_0x55a1f3e2af00, C4<0>, C4<0>;
L_0x55a1f3e2a7c0 .functor AND 1, L_0x55a1f3e2ab80, L_0x55a1f3e2ad40, C4<1>, C4<1>;
L_0x55a1f3e2a830 .functor AND 1, L_0x55a1f3e2ab80, L_0x55a1f3e2af00, C4<1>, C4<1>;
L_0x55a1f3e2a8f0 .functor OR 1, L_0x55a1f3e2a7c0, L_0x55a1f3e2a830, C4<0>, C4<0>;
L_0x55a1f3e2aa00 .functor AND 1, L_0x55a1f3e2af00, L_0x55a1f3e2ad40, C4<1>, C4<1>;
L_0x55a1f3e2aa70 .functor OR 1, L_0x55a1f3e2a8f0, L_0x55a1f3e2aa00, C4<0>, C4<0>;
v0x55a1f2b71bf0_0 .net *"_s0", 0 0, L_0x55a1f3e2a6e0;  1 drivers
v0x55a1f2b71cd0_0 .net *"_s10", 0 0, L_0x55a1f3e2aa00;  1 drivers
v0x55a1f2b78f20_0 .net *"_s4", 0 0, L_0x55a1f3e2a7c0;  1 drivers
v0x55a1f2b78ff0_0 .net *"_s6", 0 0, L_0x55a1f3e2a830;  1 drivers
v0x55a1f2b7a350_0 .net *"_s8", 0 0, L_0x55a1f3e2a8f0;  1 drivers
v0x55a1f2b7a430_0 .net "a", 0 0, L_0x55a1f3e2ab80;  1 drivers
v0x55a1f2b75fd0_0 .net "b", 0 0, L_0x55a1f3e2ad40;  1 drivers
v0x55a1f2b76090_0 .net "ca", 0 0, L_0x55a1f3e2aa70;  1 drivers
v0x55a1f2b77400_0 .net "cin", 0 0, L_0x55a1f3e2af00;  1 drivers
v0x55a1f2b73080_0 .net "sum", 0 0, L_0x55a1f3e2a750;  1 drivers
S_0x55a1f2b65a40 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2b87770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b5e070_0 .net "a", 3 0, L_0x55a1f3e2dcd0;  1 drivers
v0x55a1f2b5e170_0 .net "b", 3 0, L_0x55a1f3e2ddc0;  1 drivers
v0x55a1f2b59cf0_0 .net "ca", 3 0, L_0x55a1f3e2db60;  1 drivers
v0x55a1f2b59db0_0 .net "cin", 3 0, L_0x55a1f3e2deb0;  1 drivers
v0x55a1f2b5b120_0 .net "sum", 3 0, L_0x55a1f3e2dac0;  1 drivers
L_0x55a1f3e2ba80 .part L_0x55a1f3e2dcd0, 0, 1;
L_0x55a1f3e2bbb0 .part L_0x55a1f3e2ddc0, 0, 1;
L_0x55a1f3e2bce0 .part L_0x55a1f3e2deb0, 0, 1;
L_0x55a1f3e2c2f0 .part L_0x55a1f3e2dcd0, 1, 1;
L_0x55a1f3e2c420 .part L_0x55a1f3e2ddc0, 1, 1;
L_0x55a1f3e2c550 .part L_0x55a1f3e2deb0, 1, 1;
L_0x55a1f3e2cc90 .part L_0x55a1f3e2dcd0, 2, 1;
L_0x55a1f3e2cdc0 .part L_0x55a1f3e2ddc0, 2, 1;
L_0x55a1f3e2cf40 .part L_0x55a1f3e2deb0, 2, 1;
L_0x55a1f3e2d510 .part L_0x55a1f3e2dcd0, 3, 1;
L_0x55a1f3e2d6d0 .part L_0x55a1f3e2ddc0, 3, 1;
L_0x55a1f3e2d890 .part L_0x55a1f3e2deb0, 3, 1;
L_0x55a1f3e2dac0 .concat8 [ 1 1 1 1], L_0x55a1f3e2b520, L_0x55a1f3e2be80, L_0x55a1f3e2c730, L_0x55a1f3e2d0e0;
L_0x55a1f3e2db60 .concat8 [ 1 1 1 1], L_0x55a1f3e2b970, L_0x55a1f3e2c1e0, L_0x55a1f3e2cb80, L_0x55a1f3e2d400;
S_0x55a1f2b6e4d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b65a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2b0c0 .functor XOR 1, L_0x55a1f3e2ba80, L_0x55a1f3e2bbb0, C4<0>, C4<0>;
L_0x55a1f3e2b520 .functor XOR 1, L_0x55a1f3e2b0c0, L_0x55a1f3e2bce0, C4<0>, C4<0>;
L_0x55a1f3e2b5e0 .functor AND 1, L_0x55a1f3e2ba80, L_0x55a1f3e2bbb0, C4<1>, C4<1>;
L_0x55a1f3e2b6f0 .functor AND 1, L_0x55a1f3e2ba80, L_0x55a1f3e2bce0, C4<1>, C4<1>;
L_0x55a1f3e2b7b0 .functor OR 1, L_0x55a1f3e2b5e0, L_0x55a1f3e2b6f0, C4<0>, C4<0>;
L_0x55a1f3e2b8c0 .functor AND 1, L_0x55a1f3e2bce0, L_0x55a1f3e2bbb0, C4<1>, C4<1>;
L_0x55a1f3e2b970 .functor OR 1, L_0x55a1f3e2b7b0, L_0x55a1f3e2b8c0, C4<0>, C4<0>;
v0x55a1f2b6e0f0_0 .net *"_s0", 0 0, L_0x55a1f3e2b0c0;  1 drivers
v0x55a1f2b6e190_0 .net *"_s10", 0 0, L_0x55a1f3e2b8c0;  1 drivers
v0x55a1f2b65620_0 .net *"_s4", 0 0, L_0x55a1f3e2b5e0;  1 drivers
v0x55a1f2b65710_0 .net *"_s6", 0 0, L_0x55a1f3e2b6f0;  1 drivers
v0x55a1f2b6b580_0 .net *"_s8", 0 0, L_0x55a1f3e2b7b0;  1 drivers
v0x55a1f2b6b1a0_0 .net "a", 0 0, L_0x55a1f3e2ba80;  1 drivers
v0x55a1f2b6b260_0 .net "b", 0 0, L_0x55a1f3e2bbb0;  1 drivers
v0x55a1f2b68630_0 .net "ca", 0 0, L_0x55a1f3e2b970;  1 drivers
v0x55a1f2b686d0_0 .net "cin", 0 0, L_0x55a1f3e2bce0;  1 drivers
v0x55a1f2b68300_0 .net "sum", 0 0, L_0x55a1f3e2b520;  1 drivers
S_0x55a1f2b652a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b65a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2be10 .functor XOR 1, L_0x55a1f3e2c2f0, L_0x55a1f3e2c420, C4<0>, C4<0>;
L_0x55a1f3e2be80 .functor XOR 1, L_0x55a1f3e2be10, L_0x55a1f3e2c550, C4<0>, C4<0>;
L_0x55a1f3e2bef0 .functor AND 1, L_0x55a1f3e2c2f0, L_0x55a1f3e2c420, C4<1>, C4<1>;
L_0x55a1f3e2bf60 .functor AND 1, L_0x55a1f3e2c2f0, L_0x55a1f3e2c550, C4<1>, C4<1>;
L_0x55a1f3e2c020 .functor OR 1, L_0x55a1f3e2bef0, L_0x55a1f3e2bf60, C4<0>, C4<0>;
L_0x55a1f3e2c130 .functor AND 1, L_0x55a1f3e2c550, L_0x55a1f3e2c420, C4<1>, C4<1>;
L_0x55a1f3e2c1e0 .functor OR 1, L_0x55a1f3e2c020, L_0x55a1f3e2c130, C4<0>, C4<0>;
v0x55a1f2b6c5d0_0 .net *"_s0", 0 0, L_0x55a1f3e2be10;  1 drivers
v0x55a1f2b6c690_0 .net *"_s10", 0 0, L_0x55a1f3e2c130;  1 drivers
v0x55a1f2b6da00_0 .net *"_s4", 0 0, L_0x55a1f3e2bef0;  1 drivers
v0x55a1f2b6daf0_0 .net *"_s6", 0 0, L_0x55a1f3e2bf60;  1 drivers
v0x55a1f2b69680_0 .net *"_s8", 0 0, L_0x55a1f3e2c020;  1 drivers
v0x55a1f2b6aab0_0 .net "a", 0 0, L_0x55a1f3e2c2f0;  1 drivers
v0x55a1f2b6ab70_0 .net "b", 0 0, L_0x55a1f3e2c420;  1 drivers
v0x55a1f2b66730_0 .net "ca", 0 0, L_0x55a1f3e2c1e0;  1 drivers
v0x55a1f2b667f0_0 .net "cin", 0 0, L_0x55a1f3e2c550;  1 drivers
v0x55a1f2b67c10_0 .net "sum", 0 0, L_0x55a1f3e2be80;  1 drivers
S_0x55a1f2b63820 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b65a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2c6c0 .functor XOR 1, L_0x55a1f3e2cc90, L_0x55a1f3e2cdc0, C4<0>, C4<0>;
L_0x55a1f3e2c730 .functor XOR 1, L_0x55a1f3e2c6c0, L_0x55a1f3e2cf40, C4<0>, C4<0>;
L_0x55a1f3e2c7f0 .functor AND 1, L_0x55a1f3e2cc90, L_0x55a1f3e2cdc0, C4<1>, C4<1>;
L_0x55a1f3e2c900 .functor AND 1, L_0x55a1f3e2cc90, L_0x55a1f3e2cf40, C4<1>, C4<1>;
L_0x55a1f3e2c9c0 .functor OR 1, L_0x55a1f3e2c7f0, L_0x55a1f3e2c900, C4<0>, C4<0>;
L_0x55a1f3e2cad0 .functor AND 1, L_0x55a1f3e2cf40, L_0x55a1f3e2cdc0, C4<1>, C4<1>;
L_0x55a1f3e2cb80 .functor OR 1, L_0x55a1f3e2c9c0, L_0x55a1f3e2cad0, C4<0>, C4<0>;
v0x55a1f2b64bb0_0 .net *"_s0", 0 0, L_0x55a1f3e2c6c0;  1 drivers
v0x55a1f2b64c70_0 .net *"_s10", 0 0, L_0x55a1f3e2cad0;  1 drivers
v0x55a1f2b59000_0 .net *"_s4", 0 0, L_0x55a1f3e2c7f0;  1 drivers
v0x55a1f2b590f0_0 .net *"_s6", 0 0, L_0x55a1f3e2c900;  1 drivers
v0x55a1f2b61a90_0 .net *"_s8", 0 0, L_0x55a1f3e2c9c0;  1 drivers
v0x55a1f2b616b0_0 .net "a", 0 0, L_0x55a1f3e2cc90;  1 drivers
v0x55a1f2b61770_0 .net "b", 0 0, L_0x55a1f3e2cdc0;  1 drivers
v0x55a1f2b58be0_0 .net "ca", 0 0, L_0x55a1f3e2cb80;  1 drivers
v0x55a1f2b58c80_0 .net "cin", 0 0, L_0x55a1f3e2cf40;  1 drivers
v0x55a1f2b5ebf0_0 .net "sum", 0 0, L_0x55a1f3e2c730;  1 drivers
S_0x55a1f2b5e760 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b65a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2d070 .functor XOR 1, L_0x55a1f3e2d510, L_0x55a1f3e2d6d0, C4<0>, C4<0>;
L_0x55a1f3e2d0e0 .functor XOR 1, L_0x55a1f3e2d070, L_0x55a1f3e2d890, C4<0>, C4<0>;
L_0x55a1f3e2d150 .functor AND 1, L_0x55a1f3e2d510, L_0x55a1f3e2d6d0, C4<1>, C4<1>;
L_0x55a1f3e2d1c0 .functor AND 1, L_0x55a1f3e2d510, L_0x55a1f3e2d890, C4<1>, C4<1>;
L_0x55a1f3e2d280 .functor OR 1, L_0x55a1f3e2d150, L_0x55a1f3e2d1c0, C4<0>, C4<0>;
L_0x55a1f3e2d390 .functor AND 1, L_0x55a1f3e2d890, L_0x55a1f3e2d6d0, C4<1>, C4<1>;
L_0x55a1f3e2d400 .functor OR 1, L_0x55a1f3e2d280, L_0x55a1f3e2d390, C4<0>, C4<0>;
v0x55a1f2b5bbf0_0 .net *"_s0", 0 0, L_0x55a1f3e2d070;  1 drivers
v0x55a1f2b5bcd0_0 .net *"_s10", 0 0, L_0x55a1f3e2d390;  1 drivers
v0x55a1f2b5b810_0 .net *"_s4", 0 0, L_0x55a1f3e2d150;  1 drivers
v0x55a1f2b5b8d0_0 .net *"_s6", 0 0, L_0x55a1f3e2d1c0;  1 drivers
v0x55a1f2b587d0_0 .net *"_s8", 0 0, L_0x55a1f3e2d280;  1 drivers
v0x55a1f2b5fb90_0 .net "a", 0 0, L_0x55a1f3e2d510;  1 drivers
v0x55a1f2b5fc50_0 .net "b", 0 0, L_0x55a1f3e2d6d0;  1 drivers
v0x55a1f2b60fc0_0 .net "ca", 0 0, L_0x55a1f3e2d400;  1 drivers
v0x55a1f2b61060_0 .net "cin", 0 0, L_0x55a1f3e2d890;  1 drivers
v0x55a1f2b5ccf0_0 .net "sum", 0 0, L_0x55a1f3e2d0e0;  1 drivers
S_0x55a1f2b56cb0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2b87770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b3c2f0_0 .net "a", 3 0, L_0x55a1f3e30790;  1 drivers
v0x55a1f2b3c3f0_0 .net "b", 3 0, L_0x55a1f3e30830;  1 drivers
v0x55a1f2b43620_0 .net "ca", 3 0, L_0x55a1f3e30620;  1 drivers
v0x55a1f2b436e0_0 .net "cin", 3 0, L_0x55a1f3e30920;  1 drivers
v0x55a1f2b44a50_0 .net "sum", 3 0, L_0x55a1f3e30580;  1 drivers
L_0x55a1f3e2e540 .part L_0x55a1f3e30790, 0, 1;
L_0x55a1f3e2e670 .part L_0x55a1f3e30830, 0, 1;
L_0x55a1f3e2e7a0 .part L_0x55a1f3e30920, 0, 1;
L_0x55a1f3e2edb0 .part L_0x55a1f3e30790, 1, 1;
L_0x55a1f3e2eee0 .part L_0x55a1f3e30830, 1, 1;
L_0x55a1f3e2f010 .part L_0x55a1f3e30920, 1, 1;
L_0x55a1f3e2f750 .part L_0x55a1f3e30790, 2, 1;
L_0x55a1f3e2f880 .part L_0x55a1f3e30830, 2, 1;
L_0x55a1f3e2fa00 .part L_0x55a1f3e30920, 2, 1;
L_0x55a1f3e2ffd0 .part L_0x55a1f3e30790, 3, 1;
L_0x55a1f3e30190 .part L_0x55a1f3e30830, 3, 1;
L_0x55a1f3e30350 .part L_0x55a1f3e30920, 3, 1;
L_0x55a1f3e30580 .concat8 [ 1 1 1 1], L_0x55a1f3e2dfe0, L_0x55a1f3e2e940, L_0x55a1f3e2f1f0, L_0x55a1f3e2fba0;
L_0x55a1f3e30620 .concat8 [ 1 1 1 1], L_0x55a1f3e2e430, L_0x55a1f3e2eca0, L_0x55a1f3e2f640, L_0x55a1f3e2fec0;
S_0x55a1f2b580e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b56cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2da50 .functor XOR 1, L_0x55a1f3e2e540, L_0x55a1f3e2e670, C4<0>, C4<0>;
L_0x55a1f3e2dfe0 .functor XOR 1, L_0x55a1f3e2da50, L_0x55a1f3e2e7a0, C4<0>, C4<0>;
L_0x55a1f3e2e0a0 .functor AND 1, L_0x55a1f3e2e540, L_0x55a1f3e2e670, C4<1>, C4<1>;
L_0x55a1f3e2e1b0 .functor AND 1, L_0x55a1f3e2e540, L_0x55a1f3e2e7a0, C4<1>, C4<1>;
L_0x55a1f3e2e270 .functor OR 1, L_0x55a1f3e2e0a0, L_0x55a1f3e2e1b0, C4<0>, C4<0>;
L_0x55a1f3e2e380 .functor AND 1, L_0x55a1f3e2e7a0, L_0x55a1f3e2e670, C4<1>, C4<1>;
L_0x55a1f3e2e430 .functor OR 1, L_0x55a1f3e2e270, L_0x55a1f3e2e380, C4<0>, C4<0>;
v0x55a1f2b46860_0 .net *"_s0", 0 0, L_0x55a1f3e2da50;  1 drivers
v0x55a1f2b46900_0 .net *"_s10", 0 0, L_0x55a1f3e2e380;  1 drivers
v0x55a1f2b39f10_0 .net *"_s4", 0 0, L_0x55a1f3e2e0a0;  1 drivers
v0x55a1f2b3a000_0 .net *"_s6", 0 0, L_0x55a1f3e2e1b0;  1 drivers
v0x55a1f2b493e0_0 .net *"_s8", 0 0, L_0x55a1f3e2e270;  1 drivers
v0x55a1f2b51e70_0 .net "a", 0 0, L_0x55a1f3e2e540;  1 drivers
v0x55a1f2b51f30_0 .net "b", 0 0, L_0x55a1f3e2e670;  1 drivers
v0x55a1f2b51a90_0 .net "ca", 0 0, L_0x55a1f3e2e430;  1 drivers
v0x55a1f2b51b30_0 .net "cin", 0 0, L_0x55a1f3e2e7a0;  1 drivers
v0x55a1f2b48fc0_0 .net "sum", 0 0, L_0x55a1f3e2dfe0;  1 drivers
S_0x55a1f2b4ef20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b56cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2e8d0 .functor XOR 1, L_0x55a1f3e2edb0, L_0x55a1f3e2eee0, C4<0>, C4<0>;
L_0x55a1f3e2e940 .functor XOR 1, L_0x55a1f3e2e8d0, L_0x55a1f3e2f010, C4<0>, C4<0>;
L_0x55a1f3e2e9b0 .functor AND 1, L_0x55a1f3e2edb0, L_0x55a1f3e2eee0, C4<1>, C4<1>;
L_0x55a1f3e2ea20 .functor AND 1, L_0x55a1f3e2edb0, L_0x55a1f3e2f010, C4<1>, C4<1>;
L_0x55a1f3e2eae0 .functor OR 1, L_0x55a1f3e2e9b0, L_0x55a1f3e2ea20, C4<0>, C4<0>;
L_0x55a1f3e2ebf0 .functor AND 1, L_0x55a1f3e2f010, L_0x55a1f3e2eee0, C4<1>, C4<1>;
L_0x55a1f3e2eca0 .functor OR 1, L_0x55a1f3e2eae0, L_0x55a1f3e2ebf0, C4<0>, C4<0>;
v0x55a1f2b4eb40_0 .net *"_s0", 0 0, L_0x55a1f3e2e8d0;  1 drivers
v0x55a1f2b4ec20_0 .net *"_s10", 0 0, L_0x55a1f3e2ebf0;  1 drivers
v0x55a1f2b4bfd0_0 .net *"_s4", 0 0, L_0x55a1f3e2e9b0;  1 drivers
v0x55a1f2b4c0a0_0 .net *"_s6", 0 0, L_0x55a1f3e2ea20;  1 drivers
v0x55a1f2b4bbf0_0 .net *"_s8", 0 0, L_0x55a1f3e2eae0;  1 drivers
v0x55a1f2b4bcd0_0 .net "a", 0 0, L_0x55a1f3e2edb0;  1 drivers
v0x55a1f2b48c40_0 .net "b", 0 0, L_0x55a1f3e2eee0;  1 drivers
v0x55a1f2b48d00_0 .net "ca", 0 0, L_0x55a1f3e2eca0;  1 drivers
v0x55a1f2b4ff70_0 .net "cin", 0 0, L_0x55a1f3e2f010;  1 drivers
v0x55a1f2b513a0_0 .net "sum", 0 0, L_0x55a1f3e2e940;  1 drivers
S_0x55a1f2b4d020 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b56cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2f180 .functor XOR 1, L_0x55a1f3e2f750, L_0x55a1f3e2f880, C4<0>, C4<0>;
L_0x55a1f3e2f1f0 .functor XOR 1, L_0x55a1f3e2f180, L_0x55a1f3e2fa00, C4<0>, C4<0>;
L_0x55a1f3e2f2b0 .functor AND 1, L_0x55a1f3e2f750, L_0x55a1f3e2f880, C4<1>, C4<1>;
L_0x55a1f3e2f3c0 .functor AND 1, L_0x55a1f3e2f750, L_0x55a1f3e2fa00, C4<1>, C4<1>;
L_0x55a1f3e2f480 .functor OR 1, L_0x55a1f3e2f2b0, L_0x55a1f3e2f3c0, C4<0>, C4<0>;
L_0x55a1f3e2f590 .functor AND 1, L_0x55a1f3e2fa00, L_0x55a1f3e2f880, C4<1>, C4<1>;
L_0x55a1f3e2f640 .functor OR 1, L_0x55a1f3e2f480, L_0x55a1f3e2f590, C4<0>, C4<0>;
v0x55a1f2b4e450_0 .net *"_s0", 0 0, L_0x55a1f3e2f180;  1 drivers
v0x55a1f2b4e510_0 .net *"_s10", 0 0, L_0x55a1f3e2f590;  1 drivers
v0x55a1f2b4a0d0_0 .net *"_s4", 0 0, L_0x55a1f3e2f2b0;  1 drivers
v0x55a1f2b4a1c0_0 .net *"_s6", 0 0, L_0x55a1f3e2f3c0;  1 drivers
v0x55a1f2b4b500_0 .net *"_s8", 0 0, L_0x55a1f3e2f480;  1 drivers
v0x55a1f2b471c0_0 .net "a", 0 0, L_0x55a1f3e2f750;  1 drivers
v0x55a1f2b47280_0 .net "b", 0 0, L_0x55a1f3e2f880;  1 drivers
v0x55a1f2b48550_0 .net "ca", 0 0, L_0x55a1f3e2f640;  1 drivers
v0x55a1f2b485f0_0 .net "cin", 0 0, L_0x55a1f3e2fa00;  1 drivers
v0x55a1f2b3cb40_0 .net "sum", 0 0, L_0x55a1f3e2f1f0;  1 drivers
S_0x55a1f2b45520 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b56cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e2fb30 .functor XOR 1, L_0x55a1f3e2ffd0, L_0x55a1f3e30190, C4<0>, C4<0>;
L_0x55a1f3e2fba0 .functor XOR 1, L_0x55a1f3e2fb30, L_0x55a1f3e30350, C4<0>, C4<0>;
L_0x55a1f3e2fc10 .functor AND 1, L_0x55a1f3e2ffd0, L_0x55a1f3e30190, C4<1>, C4<1>;
L_0x55a1f3e2fc80 .functor AND 1, L_0x55a1f3e2ffd0, L_0x55a1f3e30350, C4<1>, C4<1>;
L_0x55a1f3e2fd40 .functor OR 1, L_0x55a1f3e2fc10, L_0x55a1f3e2fc80, C4<0>, C4<0>;
L_0x55a1f3e2fe50 .functor AND 1, L_0x55a1f3e30350, L_0x55a1f3e30190, C4<1>, C4<1>;
L_0x55a1f3e2fec0 .functor OR 1, L_0x55a1f3e2fd40, L_0x55a1f3e2fe50, C4<0>, C4<0>;
v0x55a1f2b45140_0 .net *"_s0", 0 0, L_0x55a1f3e2fb30;  1 drivers
v0x55a1f2b45220_0 .net *"_s10", 0 0, L_0x55a1f3e2fe50;  1 drivers
v0x55a1f2b3c670_0 .net *"_s4", 0 0, L_0x55a1f3e2fc10;  1 drivers
v0x55a1f2b3c730_0 .net *"_s6", 0 0, L_0x55a1f3e2fc80;  1 drivers
v0x55a1f2b425d0_0 .net *"_s8", 0 0, L_0x55a1f3e2fd40;  1 drivers
v0x55a1f2b421f0_0 .net "a", 0 0, L_0x55a1f3e2ffd0;  1 drivers
v0x55a1f2b422b0_0 .net "b", 0 0, L_0x55a1f3e30190;  1 drivers
v0x55a1f2b3f680_0 .net "ca", 0 0, L_0x55a1f3e2fec0;  1 drivers
v0x55a1f2b3f720_0 .net "cin", 0 0, L_0x55a1f3e30350;  1 drivers
v0x55a1f2b3f350_0 .net "sum", 0 0, L_0x55a1f3e2fba0;  1 drivers
S_0x55a1f2b406d0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2b87770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b262f0_0 .net "a", 3 0, L_0x55a1f3e33130;  1 drivers
v0x55a1f2b263f0_0 .net "b", 3 0, L_0x55a1f3e33260;  1 drivers
v0x55a1f2b25f10_0 .net "ca", 3 0, L_0x55a1f3e32fc0;  1 drivers
v0x55a1f2b25fd0_0 .net "cin", 3 0, L_0x55a1f3e33390;  1 drivers
v0x55a1f2b22f60_0 .net "sum", 3 0, L_0x55a1f3e32f20;  1 drivers
L_0x55a1f3e30ee0 .part L_0x55a1f3e33130, 0, 1;
L_0x55a1f3e31010 .part L_0x55a1f3e33260, 0, 1;
L_0x55a1f3e31140 .part L_0x55a1f3e33390, 0, 1;
L_0x55a1f3e31750 .part L_0x55a1f3e33130, 1, 1;
L_0x55a1f3e31880 .part L_0x55a1f3e33260, 1, 1;
L_0x55a1f3e319b0 .part L_0x55a1f3e33390, 1, 1;
L_0x55a1f3e320f0 .part L_0x55a1f3e33130, 2, 1;
L_0x55a1f3e32220 .part L_0x55a1f3e33260, 2, 1;
L_0x55a1f3e323a0 .part L_0x55a1f3e33390, 2, 1;
L_0x55a1f3e32970 .part L_0x55a1f3e33130, 3, 1;
L_0x55a1f3e32b30 .part L_0x55a1f3e33260, 3, 1;
L_0x55a1f3e32cf0 .part L_0x55a1f3e33390, 3, 1;
L_0x55a1f3e32f20 .concat8 [ 1 1 1 1], L_0x55a1f3e309c0, L_0x55a1f3e312e0, L_0x55a1f3e31b90, L_0x55a1f3e32540;
L_0x55a1f3e32fc0 .concat8 [ 1 1 1 1], L_0x55a1f3e30dd0, L_0x55a1f3e31640, L_0x55a1f3e31fe0, L_0x55a1f3e32860;
S_0x55a1f2b41b00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b406d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e30510 .functor XOR 1, L_0x55a1f3e30ee0, L_0x55a1f3e31010, C4<0>, C4<0>;
L_0x55a1f3e309c0 .functor XOR 1, L_0x55a1f3e30510, L_0x55a1f3e31140, C4<0>, C4<0>;
L_0x55a1f3e30a80 .functor AND 1, L_0x55a1f3e30ee0, L_0x55a1f3e31010, C4<1>, C4<1>;
L_0x55a1f3e30b90 .functor AND 1, L_0x55a1f3e30ee0, L_0x55a1f3e31140, C4<1>, C4<1>;
L_0x55a1f3e30c50 .functor OR 1, L_0x55a1f3e30a80, L_0x55a1f3e30b90, C4<0>, C4<0>;
L_0x55a1f3e30d60 .functor AND 1, L_0x55a1f3e31140, L_0x55a1f3e31010, C4<1>, C4<1>;
L_0x55a1f3e30dd0 .functor OR 1, L_0x55a1f3e30c50, L_0x55a1f3e30d60, C4<0>, C4<0>;
v0x55a1f2b3d780_0 .net *"_s0", 0 0, L_0x55a1f3e30510;  1 drivers
v0x55a1f2b3d820_0 .net *"_s10", 0 0, L_0x55a1f3e30d60;  1 drivers
v0x55a1f2b3ebb0_0 .net *"_s4", 0 0, L_0x55a1f3e30a80;  1 drivers
v0x55a1f2b3eca0_0 .net *"_s6", 0 0, L_0x55a1f3e30b90;  1 drivers
v0x55a1f2b3a870_0 .net *"_s8", 0 0, L_0x55a1f3e30c50;  1 drivers
v0x55a1f2b3bc00_0 .net "a", 0 0, L_0x55a1f3e30ee0;  1 drivers
v0x55a1f2b3bcc0_0 .net "b", 0 0, L_0x55a1f3e31010;  1 drivers
v0x55a1f2b30140_0 .net "ca", 0 0, L_0x55a1f3e30dd0;  1 drivers
v0x55a1f2b301e0_0 .net "cin", 0 0, L_0x55a1f3e31140;  1 drivers
v0x55a1f2b38c80_0 .net "sum", 0 0, L_0x55a1f3e309c0;  1 drivers
S_0x55a1f2b387f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b406d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e31270 .functor XOR 1, L_0x55a1f3e31750, L_0x55a1f3e31880, C4<0>, C4<0>;
L_0x55a1f3e312e0 .functor XOR 1, L_0x55a1f3e31270, L_0x55a1f3e319b0, C4<0>, C4<0>;
L_0x55a1f3e31350 .functor AND 1, L_0x55a1f3e31750, L_0x55a1f3e31880, C4<1>, C4<1>;
L_0x55a1f3e313c0 .functor AND 1, L_0x55a1f3e31750, L_0x55a1f3e319b0, C4<1>, C4<1>;
L_0x55a1f3e31480 .functor OR 1, L_0x55a1f3e31350, L_0x55a1f3e313c0, C4<0>, C4<0>;
L_0x55a1f3e31590 .functor AND 1, L_0x55a1f3e319b0, L_0x55a1f3e31880, C4<1>, C4<1>;
L_0x55a1f3e31640 .functor OR 1, L_0x55a1f3e31480, L_0x55a1f3e31590, C4<0>, C4<0>;
v0x55a1f2b2fd20_0 .net *"_s0", 0 0, L_0x55a1f3e31270;  1 drivers
v0x55a1f2b2fde0_0 .net *"_s10", 0 0, L_0x55a1f3e31590;  1 drivers
v0x55a1f2b35c80_0 .net *"_s4", 0 0, L_0x55a1f3e31350;  1 drivers
v0x55a1f2b35d70_0 .net *"_s6", 0 0, L_0x55a1f3e313c0;  1 drivers
v0x55a1f2b358a0_0 .net *"_s8", 0 0, L_0x55a1f3e31480;  1 drivers
v0x55a1f2b32d30_0 .net "a", 0 0, L_0x55a1f3e31750;  1 drivers
v0x55a1f2b32df0_0 .net "b", 0 0, L_0x55a1f3e31880;  1 drivers
v0x55a1f2b32950_0 .net "ca", 0 0, L_0x55a1f3e31640;  1 drivers
v0x55a1f2b32a10_0 .net "cin", 0 0, L_0x55a1f3e319b0;  1 drivers
v0x55a1f2b2fa50_0 .net "sum", 0 0, L_0x55a1f3e312e0;  1 drivers
S_0x55a1f2b36cd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b406d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e31b20 .functor XOR 1, L_0x55a1f3e320f0, L_0x55a1f3e32220, C4<0>, C4<0>;
L_0x55a1f3e31b90 .functor XOR 1, L_0x55a1f3e31b20, L_0x55a1f3e323a0, C4<0>, C4<0>;
L_0x55a1f3e31c50 .functor AND 1, L_0x55a1f3e320f0, L_0x55a1f3e32220, C4<1>, C4<1>;
L_0x55a1f3e31d60 .functor AND 1, L_0x55a1f3e320f0, L_0x55a1f3e323a0, C4<1>, C4<1>;
L_0x55a1f3e31e20 .functor OR 1, L_0x55a1f3e31c50, L_0x55a1f3e31d60, C4<0>, C4<0>;
L_0x55a1f3e31f30 .functor AND 1, L_0x55a1f3e323a0, L_0x55a1f3e32220, C4<1>, C4<1>;
L_0x55a1f3e31fe0 .functor OR 1, L_0x55a1f3e31e20, L_0x55a1f3e31f30, C4<0>, C4<0>;
v0x55a1f2b38100_0 .net *"_s0", 0 0, L_0x55a1f3e31b20;  1 drivers
v0x55a1f2b381c0_0 .net *"_s10", 0 0, L_0x55a1f3e31f30;  1 drivers
v0x55a1f2b33d80_0 .net *"_s4", 0 0, L_0x55a1f3e31c50;  1 drivers
v0x55a1f2b33e70_0 .net *"_s6", 0 0, L_0x55a1f3e31d60;  1 drivers
v0x55a1f2b351b0_0 .net *"_s8", 0 0, L_0x55a1f3e31e20;  1 drivers
v0x55a1f2b30e30_0 .net "a", 0 0, L_0x55a1f3e320f0;  1 drivers
v0x55a1f2b30ef0_0 .net "b", 0 0, L_0x55a1f3e32220;  1 drivers
v0x55a1f2b32260_0 .net "ca", 0 0, L_0x55a1f3e31fe0;  1 drivers
v0x55a1f2b32300_0 .net "cin", 0 0, L_0x55a1f3e323a0;  1 drivers
v0x55a1f2b2dfd0_0 .net "sum", 0 0, L_0x55a1f3e31b90;  1 drivers
S_0x55a1f2b2f2b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b406d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e324d0 .functor XOR 1, L_0x55a1f3e32970, L_0x55a1f3e32b30, C4<0>, C4<0>;
L_0x55a1f3e32540 .functor XOR 1, L_0x55a1f3e324d0, L_0x55a1f3e32cf0, C4<0>, C4<0>;
L_0x55a1f3e325b0 .functor AND 1, L_0x55a1f3e32970, L_0x55a1f3e32b30, C4<1>, C4<1>;
L_0x55a1f3e32620 .functor AND 1, L_0x55a1f3e32970, L_0x55a1f3e32cf0, C4<1>, C4<1>;
L_0x55a1f3e326e0 .functor OR 1, L_0x55a1f3e325b0, L_0x55a1f3e32620, C4<0>, C4<0>;
L_0x55a1f3e327f0 .functor AND 1, L_0x55a1f3e32cf0, L_0x55a1f3e32b30, C4<1>, C4<1>;
L_0x55a1f3e32860 .functor OR 1, L_0x55a1f3e326e0, L_0x55a1f3e327f0, C4<0>, C4<0>;
v0x55a1f2b23700_0 .net *"_s0", 0 0, L_0x55a1f3e324d0;  1 drivers
v0x55a1f2b237e0_0 .net *"_s10", 0 0, L_0x55a1f3e327f0;  1 drivers
v0x55a1f2b2c190_0 .net *"_s4", 0 0, L_0x55a1f3e325b0;  1 drivers
v0x55a1f2b2c250_0 .net *"_s6", 0 0, L_0x55a1f3e32620;  1 drivers
v0x55a1f2b2bdb0_0 .net *"_s8", 0 0, L_0x55a1f3e326e0;  1 drivers
v0x55a1f2b232e0_0 .net "a", 0 0, L_0x55a1f3e32970;  1 drivers
v0x55a1f2b233a0_0 .net "b", 0 0, L_0x55a1f3e32b30;  1 drivers
v0x55a1f2b29240_0 .net "ca", 0 0, L_0x55a1f3e32860;  1 drivers
v0x55a1f2b292e0_0 .net "cin", 0 0, L_0x55a1f3e32cf0;  1 drivers
v0x55a1f2b28f10_0 .net "sum", 0 0, L_0x55a1f3e32540;  1 drivers
S_0x55a1f2b214e0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2bedf20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2a623d0_0 .net "a", 31 0, L_0x55a1f3e49b80;  1 drivers
v0x55a1f2a624b0_0 .net "b", 31 0, L_0x55a1f3e49cb0;  1 drivers
v0x55a1f2a5e090_0 .net "ca", 31 0, L_0x55a1f3e499f0;  1 drivers
v0x55a1f2a5e150_0 .net "cin", 31 0, L_0x55a1f3e49d50;  1 drivers
v0x55a1f2a5f420_0 .net "sum", 31 0, L_0x55a1f3e498b0;  1 drivers
L_0x55a1f3e3eb50 .part L_0x55a1f3e49b80, 0, 16;
L_0x55a1f3e3ebf0 .part L_0x55a1f3e49cb0, 0, 16;
L_0x55a1f3e3ec90 .part L_0x55a1f3e49d50, 0, 16;
L_0x55a1f3e495a0 .part L_0x55a1f3e49b80, 16, 16;
L_0x55a1f3e49690 .part L_0x55a1f3e49cb0, 16, 16;
L_0x55a1f3e49780 .part L_0x55a1f3e49d50, 16, 16;
L_0x55a1f3e498b0 .concat8 [ 16 16 0 0], L_0x55a1f3e3e850, L_0x55a1f3e492a0;
L_0x55a1f3e499f0 .concat8 [ 16 16 0 0], L_0x55a1f3e3e8f0, L_0x55a1f3e49340;
S_0x55a1f2b22870 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2b214e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2abc060_0 .net "a", 15 0, L_0x55a1f3e3eb50;  1 drivers
v0x55a1f2abc140_0 .net "b", 15 0, L_0x55a1f3e3ebf0;  1 drivers
v0x55a1f2ac1fc0_0 .net "ca", 15 0, L_0x55a1f3e3e8f0;  1 drivers
v0x55a1f2ac2080_0 .net "cin", 15 0, L_0x55a1f3e3ec90;  1 drivers
v0x55a1f2ac1be0_0 .net "sum", 15 0, L_0x55a1f3e3e850;  1 drivers
L_0x55a1f3e366f0 .part L_0x55a1f3e3eb50, 0, 4;
L_0x55a1f3e36790 .part L_0x55a1f3e3ebf0, 0, 4;
L_0x55a1f3e36830 .part L_0x55a1f3e3ec90, 0, 4;
L_0x55a1f3e39080 .part L_0x55a1f3e3eb50, 4, 4;
L_0x55a1f3e39170 .part L_0x55a1f3e3ebf0, 4, 4;
L_0x55a1f3e39260 .part L_0x55a1f3e3ec90, 4, 4;
L_0x55a1f3e3bb40 .part L_0x55a1f3e3eb50, 8, 4;
L_0x55a1f3e3bbe0 .part L_0x55a1f3e3ebf0, 8, 4;
L_0x55a1f3e3bcd0 .part L_0x55a1f3e3ec90, 8, 4;
L_0x55a1f3e3e450 .part L_0x55a1f3e3eb50, 12, 4;
L_0x55a1f3e3e580 .part L_0x55a1f3e3ebf0, 12, 4;
L_0x55a1f3e3e6b0 .part L_0x55a1f3e3ec90, 12, 4;
L_0x55a1f3e3e850 .concat8 [ 4 4 4 4], L_0x55a1f3e364e0, L_0x55a1f3e38e70, L_0x55a1f3e3b930, L_0x55a1f3e3e240;
L_0x55a1f3e3e8f0 .concat8 [ 4 4 4 4], L_0x55a1f3e36580, L_0x55a1f3e38f10, L_0x55a1f3e3b9d0, L_0x55a1f3e3e2e0;
S_0x55a1f2b1ff70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2b22870;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b103e0_0 .net "a", 3 0, L_0x55a1f3e366f0;  1 drivers
v0x55a1f2b104e0_0 .net "b", 3 0, L_0x55a1f3e36790;  1 drivers
v0x55a1f2b11810_0 .net "ca", 3 0, L_0x55a1f3e36580;  1 drivers
v0x55a1f2b11900_0 .net "cin", 3 0, L_0x55a1f3e36830;  1 drivers
v0x55a1f2b0d490_0 .net "sum", 3 0, L_0x55a1f3e364e0;  1 drivers
L_0x55a1f3e344a0 .part L_0x55a1f3e366f0, 0, 1;
L_0x55a1f3e345d0 .part L_0x55a1f3e36790, 0, 1;
L_0x55a1f3e34700 .part L_0x55a1f3e36830, 0, 1;
L_0x55a1f3e34d10 .part L_0x55a1f3e366f0, 1, 1;
L_0x55a1f3e34e40 .part L_0x55a1f3e36790, 1, 1;
L_0x55a1f3e34f70 .part L_0x55a1f3e36830, 1, 1;
L_0x55a1f3e356b0 .part L_0x55a1f3e366f0, 2, 1;
L_0x55a1f3e357e0 .part L_0x55a1f3e36790, 2, 1;
L_0x55a1f3e35960 .part L_0x55a1f3e36830, 2, 1;
L_0x55a1f3e35f30 .part L_0x55a1f3e366f0, 3, 1;
L_0x55a1f3e360f0 .part L_0x55a1f3e36790, 3, 1;
L_0x55a1f3e362b0 .part L_0x55a1f3e36830, 3, 1;
L_0x55a1f3e364e0 .concat8 [ 1 1 1 1], L_0x55a1f3e32eb0, L_0x55a1f3e348a0, L_0x55a1f3e35150, L_0x55a1f3e35b00;
L_0x55a1f3e36580 .concat8 [ 1 1 1 1], L_0x55a1f3e34390, L_0x55a1f3e34c00, L_0x55a1f3e355a0, L_0x55a1f3e35e20;
S_0x55a1f2b13620 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e334c0 .functor XOR 1, L_0x55a1f3e344a0, L_0x55a1f3e345d0, C4<0>, C4<0>;
L_0x55a1f3e32eb0 .functor XOR 1, L_0x55a1f3e334c0, L_0x55a1f3e34700, C4<0>, C4<0>;
L_0x55a1f3e34040 .functor AND 1, L_0x55a1f3e344a0, L_0x55a1f3e345d0, C4<1>, C4<1>;
L_0x55a1f3e34150 .functor AND 1, L_0x55a1f3e344a0, L_0x55a1f3e34700, C4<1>, C4<1>;
L_0x55a1f3e34210 .functor OR 1, L_0x55a1f3e34040, L_0x55a1f3e34150, C4<0>, C4<0>;
L_0x55a1f3e34320 .functor AND 1, L_0x55a1f3e34700, L_0x55a1f3e345d0, C4<1>, C4<1>;
L_0x55a1f3e34390 .functor OR 1, L_0x55a1f3e34210, L_0x55a1f3e34320, C4<0>, C4<0>;
v0x55a1f2b06cd0_0 .net *"_s0", 0 0, L_0x55a1f3e334c0;  1 drivers
v0x55a1f2b06d70_0 .net *"_s10", 0 0, L_0x55a1f3e34320;  1 drivers
v0x55a1f2b161a0_0 .net *"_s4", 0 0, L_0x55a1f3e34040;  1 drivers
v0x55a1f2b16270_0 .net *"_s6", 0 0, L_0x55a1f3e34150;  1 drivers
v0x55a1f2b1ec30_0 .net *"_s8", 0 0, L_0x55a1f3e34210;  1 drivers
v0x55a1f2b1e850_0 .net "a", 0 0, L_0x55a1f3e344a0;  1 drivers
v0x55a1f2b1e910_0 .net "b", 0 0, L_0x55a1f3e345d0;  1 drivers
v0x55a1f2b15d80_0 .net "ca", 0 0, L_0x55a1f3e34390;  1 drivers
v0x55a1f2b15e20_0 .net "cin", 0 0, L_0x55a1f3e34700;  1 drivers
v0x55a1f2b1bce0_0 .net "sum", 0 0, L_0x55a1f3e32eb0;  1 drivers
S_0x55a1f2b1b900 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e34830 .functor XOR 1, L_0x55a1f3e34d10, L_0x55a1f3e34e40, C4<0>, C4<0>;
L_0x55a1f3e348a0 .functor XOR 1, L_0x55a1f3e34830, L_0x55a1f3e34f70, C4<0>, C4<0>;
L_0x55a1f3e34910 .functor AND 1, L_0x55a1f3e34d10, L_0x55a1f3e34e40, C4<1>, C4<1>;
L_0x55a1f3e34980 .functor AND 1, L_0x55a1f3e34d10, L_0x55a1f3e34f70, C4<1>, C4<1>;
L_0x55a1f3e34a40 .functor OR 1, L_0x55a1f3e34910, L_0x55a1f3e34980, C4<0>, C4<0>;
L_0x55a1f3e34b50 .functor AND 1, L_0x55a1f3e34f70, L_0x55a1f3e34e40, C4<1>, C4<1>;
L_0x55a1f3e34c00 .functor OR 1, L_0x55a1f3e34a40, L_0x55a1f3e34b50, C4<0>, C4<0>;
v0x55a1f2b18d90_0 .net *"_s0", 0 0, L_0x55a1f3e34830;  1 drivers
v0x55a1f2b18e70_0 .net *"_s10", 0 0, L_0x55a1f3e34b50;  1 drivers
v0x55a1f2b189b0_0 .net *"_s4", 0 0, L_0x55a1f3e34910;  1 drivers
v0x55a1f2b18a80_0 .net *"_s6", 0 0, L_0x55a1f3e34980;  1 drivers
v0x55a1f2b15a00_0 .net *"_s8", 0 0, L_0x55a1f3e34a40;  1 drivers
v0x55a1f2b1cd30_0 .net "a", 0 0, L_0x55a1f3e34d10;  1 drivers
v0x55a1f2b1cdf0_0 .net "b", 0 0, L_0x55a1f3e34e40;  1 drivers
v0x55a1f2b1e160_0 .net "ca", 0 0, L_0x55a1f3e34c00;  1 drivers
v0x55a1f2b1e200_0 .net "cin", 0 0, L_0x55a1f3e34f70;  1 drivers
v0x55a1f2b19de0_0 .net "sum", 0 0, L_0x55a1f3e348a0;  1 drivers
S_0x55a1f2b1b210 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e350e0 .functor XOR 1, L_0x55a1f3e356b0, L_0x55a1f3e357e0, C4<0>, C4<0>;
L_0x55a1f3e35150 .functor XOR 1, L_0x55a1f3e350e0, L_0x55a1f3e35960, C4<0>, C4<0>;
L_0x55a1f3e35210 .functor AND 1, L_0x55a1f3e356b0, L_0x55a1f3e357e0, C4<1>, C4<1>;
L_0x55a1f3e35320 .functor AND 1, L_0x55a1f3e356b0, L_0x55a1f3e35960, C4<1>, C4<1>;
L_0x55a1f3e353e0 .functor OR 1, L_0x55a1f3e35210, L_0x55a1f3e35320, C4<0>, C4<0>;
L_0x55a1f3e354f0 .functor AND 1, L_0x55a1f3e35960, L_0x55a1f3e357e0, C4<1>, C4<1>;
L_0x55a1f3e355a0 .functor OR 1, L_0x55a1f3e353e0, L_0x55a1f3e354f0, C4<0>, C4<0>;
v0x55a1f2b16e90_0 .net *"_s0", 0 0, L_0x55a1f3e350e0;  1 drivers
v0x55a1f2b16f50_0 .net *"_s10", 0 0, L_0x55a1f3e354f0;  1 drivers
v0x55a1f2b182c0_0 .net *"_s4", 0 0, L_0x55a1f3e35210;  1 drivers
v0x55a1f2b183b0_0 .net *"_s6", 0 0, L_0x55a1f3e35320;  1 drivers
v0x55a1f2b13f80_0 .net *"_s8", 0 0, L_0x55a1f3e353e0;  1 drivers
v0x55a1f2b15310_0 .net "a", 0 0, L_0x55a1f3e356b0;  1 drivers
v0x55a1f2b153d0_0 .net "b", 0 0, L_0x55a1f3e357e0;  1 drivers
v0x55a1f2b09850_0 .net "ca", 0 0, L_0x55a1f3e355a0;  1 drivers
v0x55a1f2b098f0_0 .net "cin", 0 0, L_0x55a1f3e35960;  1 drivers
v0x55a1f2b12390_0 .net "sum", 0 0, L_0x55a1f3e35150;  1 drivers
S_0x55a1f2b11f00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b1ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e35a90 .functor XOR 1, L_0x55a1f3e35f30, L_0x55a1f3e360f0, C4<0>, C4<0>;
L_0x55a1f3e35b00 .functor XOR 1, L_0x55a1f3e35a90, L_0x55a1f3e362b0, C4<0>, C4<0>;
L_0x55a1f3e35b70 .functor AND 1, L_0x55a1f3e35f30, L_0x55a1f3e360f0, C4<1>, C4<1>;
L_0x55a1f3e35be0 .functor AND 1, L_0x55a1f3e35f30, L_0x55a1f3e362b0, C4<1>, C4<1>;
L_0x55a1f3e35ca0 .functor OR 1, L_0x55a1f3e35b70, L_0x55a1f3e35be0, C4<0>, C4<0>;
L_0x55a1f3e35db0 .functor AND 1, L_0x55a1f3e362b0, L_0x55a1f3e360f0, C4<1>, C4<1>;
L_0x55a1f3e35e20 .functor OR 1, L_0x55a1f3e35ca0, L_0x55a1f3e35db0, C4<0>, C4<0>;
v0x55a1f2b09430_0 .net *"_s0", 0 0, L_0x55a1f3e35a90;  1 drivers
v0x55a1f2b09510_0 .net *"_s10", 0 0, L_0x55a1f3e35db0;  1 drivers
v0x55a1f2b0f390_0 .net *"_s4", 0 0, L_0x55a1f3e35b70;  1 drivers
v0x55a1f2b0f480_0 .net *"_s6", 0 0, L_0x55a1f3e35be0;  1 drivers
v0x55a1f2b0efb0_0 .net *"_s8", 0 0, L_0x55a1f3e35ca0;  1 drivers
v0x55a1f2b0c440_0 .net "a", 0 0, L_0x55a1f3e35f30;  1 drivers
v0x55a1f2b0c500_0 .net "b", 0 0, L_0x55a1f3e360f0;  1 drivers
v0x55a1f2b0c060_0 .net "ca", 0 0, L_0x55a1f3e35e20;  1 drivers
v0x55a1f2b0c100_0 .net "cin", 0 0, L_0x55a1f3e362b0;  1 drivers
v0x55a1f2b09160_0 .net "sum", 0 0, L_0x55a1f3e35b00;  1 drivers
S_0x55a1f2b0e8c0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2b22870;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2af2cd0_0 .net "a", 3 0, L_0x55a1f3e39080;  1 drivers
v0x55a1f2af2dd0_0 .net "b", 3 0, L_0x55a1f3e39170;  1 drivers
v0x55a1f2aefd20_0 .net "ca", 3 0, L_0x55a1f3e38f10;  1 drivers
v0x55a1f2aefde0_0 .net "cin", 3 0, L_0x55a1f3e39260;  1 drivers
v0x55a1f2af7050_0 .net "sum", 3 0, L_0x55a1f3e38e70;  1 drivers
L_0x55a1f3e36e30 .part L_0x55a1f3e39080, 0, 1;
L_0x55a1f3e36f60 .part L_0x55a1f3e39170, 0, 1;
L_0x55a1f3e37090 .part L_0x55a1f3e39260, 0, 1;
L_0x55a1f3e376a0 .part L_0x55a1f3e39080, 1, 1;
L_0x55a1f3e377d0 .part L_0x55a1f3e39170, 1, 1;
L_0x55a1f3e37900 .part L_0x55a1f3e39260, 1, 1;
L_0x55a1f3e38040 .part L_0x55a1f3e39080, 2, 1;
L_0x55a1f3e38170 .part L_0x55a1f3e39170, 2, 1;
L_0x55a1f3e382f0 .part L_0x55a1f3e39260, 2, 1;
L_0x55a1f3e388c0 .part L_0x55a1f3e39080, 3, 1;
L_0x55a1f3e38a80 .part L_0x55a1f3e39170, 3, 1;
L_0x55a1f3e38c40 .part L_0x55a1f3e39260, 3, 1;
L_0x55a1f3e38e70 .concat8 [ 1 1 1 1], L_0x55a1f3e368d0, L_0x55a1f3e37230, L_0x55a1f3e37ae0, L_0x55a1f3e38490;
L_0x55a1f3e38f10 .concat8 [ 1 1 1 1], L_0x55a1f3e36d20, L_0x55a1f3e37590, L_0x55a1f3e37f30, L_0x55a1f3e387b0;
S_0x55a1f2b0a540 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b0e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e36470 .functor XOR 1, L_0x55a1f3e36e30, L_0x55a1f3e36f60, C4<0>, C4<0>;
L_0x55a1f3e368d0 .functor XOR 1, L_0x55a1f3e36470, L_0x55a1f3e37090, C4<0>, C4<0>;
L_0x55a1f3e36990 .functor AND 1, L_0x55a1f3e36e30, L_0x55a1f3e36f60, C4<1>, C4<1>;
L_0x55a1f3e36aa0 .functor AND 1, L_0x55a1f3e36e30, L_0x55a1f3e37090, C4<1>, C4<1>;
L_0x55a1f3e36b60 .functor OR 1, L_0x55a1f3e36990, L_0x55a1f3e36aa0, C4<0>, C4<0>;
L_0x55a1f3e36c70 .functor AND 1, L_0x55a1f3e37090, L_0x55a1f3e36f60, C4<1>, C4<1>;
L_0x55a1f3e36d20 .functor OR 1, L_0x55a1f3e36b60, L_0x55a1f3e36c70, C4<0>, C4<0>;
v0x55a1f2b0b970_0 .net *"_s0", 0 0, L_0x55a1f3e36470;  1 drivers
v0x55a1f2b0ba10_0 .net *"_s10", 0 0, L_0x55a1f3e36c70;  1 drivers
v0x55a1f2b07630_0 .net *"_s4", 0 0, L_0x55a1f3e36990;  1 drivers
v0x55a1f2b07700_0 .net *"_s6", 0 0, L_0x55a1f3e36aa0;  1 drivers
v0x55a1f2b089c0_0 .net *"_s8", 0 0, L_0x55a1f3e36b60;  1 drivers
v0x55a1f2afcf00_0 .net "a", 0 0, L_0x55a1f3e36e30;  1 drivers
v0x55a1f2afcfc0_0 .net "b", 0 0, L_0x55a1f3e36f60;  1 drivers
v0x55a1f2b05990_0 .net "ca", 0 0, L_0x55a1f3e36d20;  1 drivers
v0x55a1f2b05a30_0 .net "cin", 0 0, L_0x55a1f3e37090;  1 drivers
v0x55a1f2b055b0_0 .net "sum", 0 0, L_0x55a1f3e368d0;  1 drivers
S_0x55a1f2afcae0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b0e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e371c0 .functor XOR 1, L_0x55a1f3e376a0, L_0x55a1f3e377d0, C4<0>, C4<0>;
L_0x55a1f3e37230 .functor XOR 1, L_0x55a1f3e371c0, L_0x55a1f3e37900, C4<0>, C4<0>;
L_0x55a1f3e372a0 .functor AND 1, L_0x55a1f3e376a0, L_0x55a1f3e377d0, C4<1>, C4<1>;
L_0x55a1f3e37310 .functor AND 1, L_0x55a1f3e376a0, L_0x55a1f3e37900, C4<1>, C4<1>;
L_0x55a1f3e373d0 .functor OR 1, L_0x55a1f3e372a0, L_0x55a1f3e37310, C4<0>, C4<0>;
L_0x55a1f3e374e0 .functor AND 1, L_0x55a1f3e37900, L_0x55a1f3e377d0, C4<1>, C4<1>;
L_0x55a1f3e37590 .functor OR 1, L_0x55a1f3e373d0, L_0x55a1f3e374e0, C4<0>, C4<0>;
v0x55a1f2b02a40_0 .net *"_s0", 0 0, L_0x55a1f3e371c0;  1 drivers
v0x55a1f2b02b20_0 .net *"_s10", 0 0, L_0x55a1f3e374e0;  1 drivers
v0x55a1f2b02660_0 .net *"_s4", 0 0, L_0x55a1f3e372a0;  1 drivers
v0x55a1f2b02730_0 .net *"_s6", 0 0, L_0x55a1f3e37310;  1 drivers
v0x55a1f2affaf0_0 .net *"_s8", 0 0, L_0x55a1f3e373d0;  1 drivers
v0x55a1f2aff710_0 .net "a", 0 0, L_0x55a1f3e376a0;  1 drivers
v0x55a1f2aff7d0_0 .net "b", 0 0, L_0x55a1f3e377d0;  1 drivers
v0x55a1f2afc760_0 .net "ca", 0 0, L_0x55a1f3e37590;  1 drivers
v0x55a1f2afc800_0 .net "cin", 0 0, L_0x55a1f3e37900;  1 drivers
v0x55a1f2b03a90_0 .net "sum", 0 0, L_0x55a1f3e37230;  1 drivers
S_0x55a1f2b04ec0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b0e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e37a70 .functor XOR 1, L_0x55a1f3e38040, L_0x55a1f3e38170, C4<0>, C4<0>;
L_0x55a1f3e37ae0 .functor XOR 1, L_0x55a1f3e37a70, L_0x55a1f3e382f0, C4<0>, C4<0>;
L_0x55a1f3e37ba0 .functor AND 1, L_0x55a1f3e38040, L_0x55a1f3e38170, C4<1>, C4<1>;
L_0x55a1f3e37cb0 .functor AND 1, L_0x55a1f3e38040, L_0x55a1f3e382f0, C4<1>, C4<1>;
L_0x55a1f3e37d70 .functor OR 1, L_0x55a1f3e37ba0, L_0x55a1f3e37cb0, C4<0>, C4<0>;
L_0x55a1f3e37e80 .functor AND 1, L_0x55a1f3e382f0, L_0x55a1f3e38170, C4<1>, C4<1>;
L_0x55a1f3e37f30 .functor OR 1, L_0x55a1f3e37d70, L_0x55a1f3e37e80, C4<0>, C4<0>;
v0x55a1f2b00b40_0 .net *"_s0", 0 0, L_0x55a1f3e37a70;  1 drivers
v0x55a1f2b00c00_0 .net *"_s10", 0 0, L_0x55a1f3e37e80;  1 drivers
v0x55a1f2b01f70_0 .net *"_s4", 0 0, L_0x55a1f3e37ba0;  1 drivers
v0x55a1f2b02060_0 .net *"_s6", 0 0, L_0x55a1f3e37cb0;  1 drivers
v0x55a1f2afdbf0_0 .net *"_s8", 0 0, L_0x55a1f3e37d70;  1 drivers
v0x55a1f2aff020_0 .net "a", 0 0, L_0x55a1f3e38040;  1 drivers
v0x55a1f2aff0e0_0 .net "b", 0 0, L_0x55a1f3e38170;  1 drivers
v0x55a1f2aface0_0 .net "ca", 0 0, L_0x55a1f3e37f30;  1 drivers
v0x55a1f2afad80_0 .net "cin", 0 0, L_0x55a1f3e382f0;  1 drivers
v0x55a1f2afc120_0 .net "sum", 0 0, L_0x55a1f3e37ae0;  1 drivers
S_0x55a1f2af04c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b0e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e38420 .functor XOR 1, L_0x55a1f3e388c0, L_0x55a1f3e38a80, C4<0>, C4<0>;
L_0x55a1f3e38490 .functor XOR 1, L_0x55a1f3e38420, L_0x55a1f3e38c40, C4<0>, C4<0>;
L_0x55a1f3e38500 .functor AND 1, L_0x55a1f3e388c0, L_0x55a1f3e38a80, C4<1>, C4<1>;
L_0x55a1f3e38570 .functor AND 1, L_0x55a1f3e388c0, L_0x55a1f3e38c40, C4<1>, C4<1>;
L_0x55a1f3e38630 .functor OR 1, L_0x55a1f3e38500, L_0x55a1f3e38570, C4<0>, C4<0>;
L_0x55a1f3e38740 .functor AND 1, L_0x55a1f3e38c40, L_0x55a1f3e38a80, C4<1>, C4<1>;
L_0x55a1f3e387b0 .functor OR 1, L_0x55a1f3e38630, L_0x55a1f3e38740, C4<0>, C4<0>;
v0x55a1f2af8f50_0 .net *"_s0", 0 0, L_0x55a1f3e38420;  1 drivers
v0x55a1f2af9010_0 .net *"_s10", 0 0, L_0x55a1f3e38740;  1 drivers
v0x55a1f2af8b70_0 .net *"_s4", 0 0, L_0x55a1f3e38500;  1 drivers
v0x55a1f2af8c60_0 .net *"_s6", 0 0, L_0x55a1f3e38570;  1 drivers
v0x55a1f2af00a0_0 .net *"_s8", 0 0, L_0x55a1f3e38630;  1 drivers
v0x55a1f2af6000_0 .net "a", 0 0, L_0x55a1f3e388c0;  1 drivers
v0x55a1f2af60c0_0 .net "b", 0 0, L_0x55a1f3e38a80;  1 drivers
v0x55a1f2af5c20_0 .net "ca", 0 0, L_0x55a1f3e387b0;  1 drivers
v0x55a1f2af5ce0_0 .net "cin", 0 0, L_0x55a1f3e38c40;  1 drivers
v0x55a1f2af3160_0 .net "sum", 0 0, L_0x55a1f3e38490;  1 drivers
S_0x55a1f2af8480 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2b22870;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2addec0_0 .net "a", 3 0, L_0x55a1f3e3bb40;  1 drivers
v0x55a1f2addfc0_0 .net "b", 3 0, L_0x55a1f3e3bbe0;  1 drivers
v0x55a1f2ad53f0_0 .net "ca", 3 0, L_0x55a1f3e3b9d0;  1 drivers
v0x55a1f2ad54b0_0 .net "cin", 3 0, L_0x55a1f3e3bcd0;  1 drivers
v0x55a1f2adb350_0 .net "sum", 3 0, L_0x55a1f3e3b930;  1 drivers
L_0x55a1f3e398f0 .part L_0x55a1f3e3bb40, 0, 1;
L_0x55a1f3e39a20 .part L_0x55a1f3e3bbe0, 0, 1;
L_0x55a1f3e39b50 .part L_0x55a1f3e3bcd0, 0, 1;
L_0x55a1f3e3a160 .part L_0x55a1f3e3bb40, 1, 1;
L_0x55a1f3e3a290 .part L_0x55a1f3e3bbe0, 1, 1;
L_0x55a1f3e3a3c0 .part L_0x55a1f3e3bcd0, 1, 1;
L_0x55a1f3e3ab00 .part L_0x55a1f3e3bb40, 2, 1;
L_0x55a1f3e3ac30 .part L_0x55a1f3e3bbe0, 2, 1;
L_0x55a1f3e3adb0 .part L_0x55a1f3e3bcd0, 2, 1;
L_0x55a1f3e3b380 .part L_0x55a1f3e3bb40, 3, 1;
L_0x55a1f3e3b540 .part L_0x55a1f3e3bbe0, 3, 1;
L_0x55a1f3e3b700 .part L_0x55a1f3e3bcd0, 3, 1;
L_0x55a1f3e3b930 .concat8 [ 1 1 1 1], L_0x55a1f3e39390, L_0x55a1f3e39cf0, L_0x55a1f3e3a5a0, L_0x55a1f3e3af50;
L_0x55a1f3e3b9d0 .concat8 [ 1 1 1 1], L_0x55a1f3e397e0, L_0x55a1f3e3a050, L_0x55a1f3e3a9f0, L_0x55a1f3e3b270;
S_0x55a1f2af4100 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2af8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e38e00 .functor XOR 1, L_0x55a1f3e398f0, L_0x55a1f3e39a20, C4<0>, C4<0>;
L_0x55a1f3e39390 .functor XOR 1, L_0x55a1f3e38e00, L_0x55a1f3e39b50, C4<0>, C4<0>;
L_0x55a1f3e39450 .functor AND 1, L_0x55a1f3e398f0, L_0x55a1f3e39a20, C4<1>, C4<1>;
L_0x55a1f3e39560 .functor AND 1, L_0x55a1f3e398f0, L_0x55a1f3e39b50, C4<1>, C4<1>;
L_0x55a1f3e39620 .functor OR 1, L_0x55a1f3e39450, L_0x55a1f3e39560, C4<0>, C4<0>;
L_0x55a1f3e39730 .functor AND 1, L_0x55a1f3e39b50, L_0x55a1f3e39a20, C4<1>, C4<1>;
L_0x55a1f3e397e0 .functor OR 1, L_0x55a1f3e39620, L_0x55a1f3e39730, C4<0>, C4<0>;
v0x55a1f2af5530_0 .net *"_s0", 0 0, L_0x55a1f3e38e00;  1 drivers
v0x55a1f2af55d0_0 .net *"_s10", 0 0, L_0x55a1f3e39730;  1 drivers
v0x55a1f2af11b0_0 .net *"_s4", 0 0, L_0x55a1f3e39450;  1 drivers
v0x55a1f2af12a0_0 .net *"_s6", 0 0, L_0x55a1f3e39560;  1 drivers
v0x55a1f2af25e0_0 .net *"_s8", 0 0, L_0x55a1f3e39620;  1 drivers
v0x55a1f2aee200_0 .net "a", 0 0, L_0x55a1f3e398f0;  1 drivers
v0x55a1f2aee2c0_0 .net "b", 0 0, L_0x55a1f3e39a20;  1 drivers
v0x55a1f2aef630_0 .net "ca", 0 0, L_0x55a1f3e397e0;  1 drivers
v0x55a1f2aef6d0_0 .net "cin", 0 0, L_0x55a1f3e39b50;  1 drivers
v0x55a1f2aecb50_0 .net "sum", 0 0, L_0x55a1f3e39390;  1 drivers
S_0x55a1f2adf5e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2af8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e39c80 .functor XOR 1, L_0x55a1f3e3a160, L_0x55a1f3e3a290, C4<0>, C4<0>;
L_0x55a1f3e39cf0 .functor XOR 1, L_0x55a1f3e39c80, L_0x55a1f3e3a3c0, C4<0>, C4<0>;
L_0x55a1f3e39d60 .functor AND 1, L_0x55a1f3e3a160, L_0x55a1f3e3a290, C4<1>, C4<1>;
L_0x55a1f3e39dd0 .functor AND 1, L_0x55a1f3e3a160, L_0x55a1f3e3a3c0, C4<1>, C4<1>;
L_0x55a1f3e39e90 .functor OR 1, L_0x55a1f3e39d60, L_0x55a1f3e39dd0, C4<0>, C4<0>;
L_0x55a1f3e39fa0 .functor AND 1, L_0x55a1f3e3a3c0, L_0x55a1f3e3a290, C4<1>, C4<1>;
L_0x55a1f3e3a050 .functor OR 1, L_0x55a1f3e39e90, L_0x55a1f3e39fa0, C4<0>, C4<0>;
v0x55a1f2ad2c90_0 .net *"_s0", 0 0, L_0x55a1f3e39c80;  1 drivers
v0x55a1f2ad2d50_0 .net *"_s10", 0 0, L_0x55a1f3e39fa0;  1 drivers
v0x55a1f2ae2160_0 .net *"_s4", 0 0, L_0x55a1f3e39d60;  1 drivers
v0x55a1f2ae2250_0 .net *"_s6", 0 0, L_0x55a1f3e39dd0;  1 drivers
v0x55a1f2aeabf0_0 .net *"_s8", 0 0, L_0x55a1f3e39e90;  1 drivers
v0x55a1f2aea810_0 .net "a", 0 0, L_0x55a1f3e3a160;  1 drivers
v0x55a1f2aea8d0_0 .net "b", 0 0, L_0x55a1f3e3a290;  1 drivers
v0x55a1f2ae1d40_0 .net "ca", 0 0, L_0x55a1f3e3a050;  1 drivers
v0x55a1f2ae1e00_0 .net "cin", 0 0, L_0x55a1f3e3a3c0;  1 drivers
v0x55a1f2ae7d50_0 .net "sum", 0 0, L_0x55a1f3e39cf0;  1 drivers
S_0x55a1f2ae78c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2af8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3a530 .functor XOR 1, L_0x55a1f3e3ab00, L_0x55a1f3e3ac30, C4<0>, C4<0>;
L_0x55a1f3e3a5a0 .functor XOR 1, L_0x55a1f3e3a530, L_0x55a1f3e3adb0, C4<0>, C4<0>;
L_0x55a1f3e3a660 .functor AND 1, L_0x55a1f3e3ab00, L_0x55a1f3e3ac30, C4<1>, C4<1>;
L_0x55a1f3e3a770 .functor AND 1, L_0x55a1f3e3ab00, L_0x55a1f3e3adb0, C4<1>, C4<1>;
L_0x55a1f3e3a830 .functor OR 1, L_0x55a1f3e3a660, L_0x55a1f3e3a770, C4<0>, C4<0>;
L_0x55a1f3e3a940 .functor AND 1, L_0x55a1f3e3adb0, L_0x55a1f3e3ac30, C4<1>, C4<1>;
L_0x55a1f3e3a9f0 .functor OR 1, L_0x55a1f3e3a830, L_0x55a1f3e3a940, C4<0>, C4<0>;
v0x55a1f2ae4d50_0 .net *"_s0", 0 0, L_0x55a1f3e3a530;  1 drivers
v0x55a1f2ae4e10_0 .net *"_s10", 0 0, L_0x55a1f3e3a940;  1 drivers
v0x55a1f2ae4970_0 .net *"_s4", 0 0, L_0x55a1f3e3a660;  1 drivers
v0x55a1f2ae4a60_0 .net *"_s6", 0 0, L_0x55a1f3e3a770;  1 drivers
v0x55a1f2ae19c0_0 .net *"_s8", 0 0, L_0x55a1f3e3a830;  1 drivers
v0x55a1f2ae8cf0_0 .net "a", 0 0, L_0x55a1f3e3ab00;  1 drivers
v0x55a1f2ae8db0_0 .net "b", 0 0, L_0x55a1f3e3ac30;  1 drivers
v0x55a1f2aea120_0 .net "ca", 0 0, L_0x55a1f3e3a9f0;  1 drivers
v0x55a1f2aea1c0_0 .net "cin", 0 0, L_0x55a1f3e3adb0;  1 drivers
v0x55a1f2ae5e50_0 .net "sum", 0 0, L_0x55a1f3e3a5a0;  1 drivers
S_0x55a1f2ae71d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2af8480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3aee0 .functor XOR 1, L_0x55a1f3e3b380, L_0x55a1f3e3b540, C4<0>, C4<0>;
L_0x55a1f3e3af50 .functor XOR 1, L_0x55a1f3e3aee0, L_0x55a1f3e3b700, C4<0>, C4<0>;
L_0x55a1f3e3afc0 .functor AND 1, L_0x55a1f3e3b380, L_0x55a1f3e3b540, C4<1>, C4<1>;
L_0x55a1f3e3b030 .functor AND 1, L_0x55a1f3e3b380, L_0x55a1f3e3b700, C4<1>, C4<1>;
L_0x55a1f3e3b0f0 .functor OR 1, L_0x55a1f3e3afc0, L_0x55a1f3e3b030, C4<0>, C4<0>;
L_0x55a1f3e3b200 .functor AND 1, L_0x55a1f3e3b700, L_0x55a1f3e3b540, C4<1>, C4<1>;
L_0x55a1f3e3b270 .functor OR 1, L_0x55a1f3e3b0f0, L_0x55a1f3e3b200, C4<0>, C4<0>;
v0x55a1f2ae2e50_0 .net *"_s0", 0 0, L_0x55a1f3e3aee0;  1 drivers
v0x55a1f2ae2f30_0 .net *"_s10", 0 0, L_0x55a1f3e3b200;  1 drivers
v0x55a1f2ae4280_0 .net *"_s4", 0 0, L_0x55a1f3e3afc0;  1 drivers
v0x55a1f2ae4340_0 .net *"_s6", 0 0, L_0x55a1f3e3b030;  1 drivers
v0x55a1f2adff40_0 .net *"_s8", 0 0, L_0x55a1f3e3b0f0;  1 drivers
v0x55a1f2ae12d0_0 .net "a", 0 0, L_0x55a1f3e3b380;  1 drivers
v0x55a1f2ae1390_0 .net "b", 0 0, L_0x55a1f3e3b540;  1 drivers
v0x55a1f2ad5810_0 .net "ca", 0 0, L_0x55a1f3e3b270;  1 drivers
v0x55a1f2ad58b0_0 .net "cin", 0 0, L_0x55a1f3e3b700;  1 drivers
v0x55a1f2ade350_0 .net "sum", 0 0, L_0x55a1f3e3af50;  1 drivers
S_0x55a1f2adaf70 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2b22870;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2abc480_0 .net "a", 3 0, L_0x55a1f3e3e450;  1 drivers
v0x55a1f2abc580_0 .net "b", 3 0, L_0x55a1f3e3e580;  1 drivers
v0x55a1f2ac4f10_0 .net "ca", 3 0, L_0x55a1f3e3e2e0;  1 drivers
v0x55a1f2ac4fd0_0 .net "cin", 3 0, L_0x55a1f3e3e6b0;  1 drivers
v0x55a1f2ac4b30_0 .net "sum", 3 0, L_0x55a1f3e3e240;  1 drivers
L_0x55a1f3e3c290 .part L_0x55a1f3e3e450, 0, 1;
L_0x55a1f3e3c3c0 .part L_0x55a1f3e3e580, 0, 1;
L_0x55a1f3e3c4f0 .part L_0x55a1f3e3e6b0, 0, 1;
L_0x55a1f3e3cb00 .part L_0x55a1f3e3e450, 1, 1;
L_0x55a1f3e3cc30 .part L_0x55a1f3e3e580, 1, 1;
L_0x55a1f3e3cd60 .part L_0x55a1f3e3e6b0, 1, 1;
L_0x55a1f3e3d3c0 .part L_0x55a1f3e3e450, 2, 1;
L_0x55a1f3e3d4f0 .part L_0x55a1f3e3e580, 2, 1;
L_0x55a1f3e3d670 .part L_0x55a1f3e3e6b0, 2, 1;
L_0x55a1f3e3dc90 .part L_0x55a1f3e3e450, 3, 1;
L_0x55a1f3e3de50 .part L_0x55a1f3e3e580, 3, 1;
L_0x55a1f3e3e010 .part L_0x55a1f3e3e6b0, 3, 1;
L_0x55a1f3e3e240 .concat8 [ 1 1 1 1], L_0x55a1f3e3bd70, L_0x55a1f3e3c690, L_0x55a1f3e3cf40, L_0x55a1f3e3d810;
L_0x55a1f3e3e2e0 .concat8 [ 1 1 1 1], L_0x55a1f3e3c180, L_0x55a1f3e3c9f0, L_0x55a1f3e3d2b0, L_0x55a1f3e3db80;
S_0x55a1f2ad8400 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2adaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3b8c0 .functor XOR 1, L_0x55a1f3e3c290, L_0x55a1f3e3c3c0, C4<0>, C4<0>;
L_0x55a1f3e3bd70 .functor XOR 1, L_0x55a1f3e3b8c0, L_0x55a1f3e3c4f0, C4<0>, C4<0>;
L_0x55a1f3e3be30 .functor AND 1, L_0x55a1f3e3c290, L_0x55a1f3e3c3c0, C4<1>, C4<1>;
L_0x55a1f3e3bf40 .functor AND 1, L_0x55a1f3e3c290, L_0x55a1f3e3c4f0, C4<1>, C4<1>;
L_0x55a1f3e3c000 .functor OR 1, L_0x55a1f3e3be30, L_0x55a1f3e3bf40, C4<0>, C4<0>;
L_0x55a1f3e3c110 .functor AND 1, L_0x55a1f3e3c4f0, L_0x55a1f3e3c3c0, C4<1>, C4<1>;
L_0x55a1f3e3c180 .functor OR 1, L_0x55a1f3e3c000, L_0x55a1f3e3c110, C4<0>, C4<0>;
v0x55a1f2ad8020_0 .net *"_s0", 0 0, L_0x55a1f3e3b8c0;  1 drivers
v0x55a1f2ad80c0_0 .net *"_s10", 0 0, L_0x55a1f3e3c110;  1 drivers
v0x55a1f2ad5070_0 .net *"_s4", 0 0, L_0x55a1f3e3be30;  1 drivers
v0x55a1f2ad5160_0 .net *"_s6", 0 0, L_0x55a1f3e3bf40;  1 drivers
v0x55a1f2adc3a0_0 .net *"_s8", 0 0, L_0x55a1f3e3c000;  1 drivers
v0x55a1f2add7d0_0 .net "a", 0 0, L_0x55a1f3e3c290;  1 drivers
v0x55a1f2add890_0 .net "b", 0 0, L_0x55a1f3e3c3c0;  1 drivers
v0x55a1f2ad9450_0 .net "ca", 0 0, L_0x55a1f3e3c180;  1 drivers
v0x55a1f2ad94f0_0 .net "cin", 0 0, L_0x55a1f3e3c4f0;  1 drivers
v0x55a1f2ada930_0 .net "sum", 0 0, L_0x55a1f3e3bd70;  1 drivers
S_0x55a1f2ad6500 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2adaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3c620 .functor XOR 1, L_0x55a1f3e3cb00, L_0x55a1f3e3cc30, C4<0>, C4<0>;
L_0x55a1f3e3c690 .functor XOR 1, L_0x55a1f3e3c620, L_0x55a1f3e3cd60, C4<0>, C4<0>;
L_0x55a1f3e3c700 .functor AND 1, L_0x55a1f3e3cb00, L_0x55a1f3e3cc30, C4<1>, C4<1>;
L_0x55a1f3e3c770 .functor AND 1, L_0x55a1f3e3cb00, L_0x55a1f3e3cd60, C4<1>, C4<1>;
L_0x55a1f3e3c830 .functor OR 1, L_0x55a1f3e3c700, L_0x55a1f3e3c770, C4<0>, C4<0>;
L_0x55a1f3e3c940 .functor AND 1, L_0x55a1f3e3cd60, L_0x55a1f3e3cc30, C4<1>, C4<1>;
L_0x55a1f3e3c9f0 .functor OR 1, L_0x55a1f3e3c830, L_0x55a1f3e3c940, C4<0>, C4<0>;
v0x55a1f2ad7930_0 .net *"_s0", 0 0, L_0x55a1f3e3c620;  1 drivers
v0x55a1f2ad79f0_0 .net *"_s10", 0 0, L_0x55a1f3e3c940;  1 drivers
v0x55a1f2ad35f0_0 .net *"_s4", 0 0, L_0x55a1f3e3c700;  1 drivers
v0x55a1f2ad36e0_0 .net *"_s6", 0 0, L_0x55a1f3e3c770;  1 drivers
v0x55a1f2ad4980_0 .net *"_s8", 0 0, L_0x55a1f3e3c830;  1 drivers
v0x55a1f2ac8ec0_0 .net "a", 0 0, L_0x55a1f3e3cb00;  1 drivers
v0x55a1f2ac8f80_0 .net "b", 0 0, L_0x55a1f3e3cc30;  1 drivers
v0x55a1f2ad1950_0 .net "ca", 0 0, L_0x55a1f3e3c9f0;  1 drivers
v0x55a1f2ad1a10_0 .net "cin", 0 0, L_0x55a1f3e3cd60;  1 drivers
v0x55a1f2ad1620_0 .net "sum", 0 0, L_0x55a1f3e3c690;  1 drivers
S_0x55a1f2ac8aa0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2adaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3ced0 .functor XOR 1, L_0x55a1f3e3d3c0, L_0x55a1f3e3d4f0, C4<0>, C4<0>;
L_0x55a1f3e3cf40 .functor XOR 1, L_0x55a1f3e3ced0, L_0x55a1f3e3d670, C4<0>, C4<0>;
L_0x55a1f3e3cfb0 .functor AND 1, L_0x55a1f3e3d3c0, L_0x55a1f3e3d4f0, C4<1>, C4<1>;
L_0x55a1f3e3d070 .functor AND 1, L_0x55a1f3e3d3c0, L_0x55a1f3e3d670, C4<1>, C4<1>;
L_0x55a1f3e3d130 .functor OR 1, L_0x55a1f3e3cfb0, L_0x55a1f3e3d070, C4<0>, C4<0>;
L_0x55a1f3e3d240 .functor AND 1, L_0x55a1f3e3d670, L_0x55a1f3e3d4f0, C4<1>, C4<1>;
L_0x55a1f3e3d2b0 .functor OR 1, L_0x55a1f3e3d130, L_0x55a1f3e3d240, C4<0>, C4<0>;
v0x55a1f2acea00_0 .net *"_s0", 0 0, L_0x55a1f3e3ced0;  1 drivers
v0x55a1f2aceac0_0 .net *"_s10", 0 0, L_0x55a1f3e3d240;  1 drivers
v0x55a1f2ace620_0 .net *"_s4", 0 0, L_0x55a1f3e3cfb0;  1 drivers
v0x55a1f2ace710_0 .net *"_s6", 0 0, L_0x55a1f3e3d070;  1 drivers
v0x55a1f2acbab0_0 .net *"_s8", 0 0, L_0x55a1f3e3d130;  1 drivers
v0x55a1f2acb6d0_0 .net "a", 0 0, L_0x55a1f3e3d3c0;  1 drivers
v0x55a1f2acb790_0 .net "b", 0 0, L_0x55a1f3e3d4f0;  1 drivers
v0x55a1f2ac8720_0 .net "ca", 0 0, L_0x55a1f3e3d2b0;  1 drivers
v0x55a1f2ac87c0_0 .net "cin", 0 0, L_0x55a1f3e3d670;  1 drivers
v0x55a1f2acfb00_0 .net "sum", 0 0, L_0x55a1f3e3cf40;  1 drivers
S_0x55a1f2ad0e80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2adaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3d7a0 .functor XOR 1, L_0x55a1f3e3dc90, L_0x55a1f3e3de50, C4<0>, C4<0>;
L_0x55a1f3e3d810 .functor XOR 1, L_0x55a1f3e3d7a0, L_0x55a1f3e3e010, C4<0>, C4<0>;
L_0x55a1f3e3d880 .functor AND 1, L_0x55a1f3e3dc90, L_0x55a1f3e3de50, C4<1>, C4<1>;
L_0x55a1f3e3d940 .functor AND 1, L_0x55a1f3e3dc90, L_0x55a1f3e3e010, C4<1>, C4<1>;
L_0x55a1f3e3da00 .functor OR 1, L_0x55a1f3e3d880, L_0x55a1f3e3d940, C4<0>, C4<0>;
L_0x55a1f3e3db10 .functor AND 1, L_0x55a1f3e3e010, L_0x55a1f3e3de50, C4<1>, C4<1>;
L_0x55a1f3e3db80 .functor OR 1, L_0x55a1f3e3da00, L_0x55a1f3e3db10, C4<0>, C4<0>;
v0x55a1f2accb00_0 .net *"_s0", 0 0, L_0x55a1f3e3d7a0;  1 drivers
v0x55a1f2accbe0_0 .net *"_s10", 0 0, L_0x55a1f3e3db10;  1 drivers
v0x55a1f2acdf30_0 .net *"_s4", 0 0, L_0x55a1f3e3d880;  1 drivers
v0x55a1f2acdff0_0 .net *"_s6", 0 0, L_0x55a1f3e3d940;  1 drivers
v0x55a1f2ac9bb0_0 .net *"_s8", 0 0, L_0x55a1f3e3da00;  1 drivers
v0x55a1f2acafe0_0 .net "a", 0 0, L_0x55a1f3e3dc90;  1 drivers
v0x55a1f2acb0a0_0 .net "b", 0 0, L_0x55a1f3e3de50;  1 drivers
v0x55a1f2ac6ca0_0 .net "ca", 0 0, L_0x55a1f3e3db80;  1 drivers
v0x55a1f2ac6d40_0 .net "cin", 0 0, L_0x55a1f3e3e010;  1 drivers
v0x55a1f2ac80e0_0 .net "sum", 0 0, L_0x55a1f3e3d810;  1 drivers
S_0x55a1f2abf070 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2b214e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2a63ef0_0 .net "a", 15 0, L_0x55a1f3e495a0;  1 drivers
v0x55a1f2a63fd0_0 .net "b", 15 0, L_0x55a1f3e49690;  1 drivers
v0x55a1f2a65320_0 .net "ca", 15 0, L_0x55a1f3e49340;  1 drivers
v0x55a1f2a653e0_0 .net "cin", 15 0, L_0x55a1f3e49780;  1 drivers
v0x55a1f2a60fa0_0 .net "sum", 15 0, L_0x55a1f3e492a0;  1 drivers
L_0x55a1f3e41370 .part L_0x55a1f3e495a0, 0, 4;
L_0x55a1f3e41410 .part L_0x55a1f3e49690, 0, 4;
L_0x55a1f3e414b0 .part L_0x55a1f3e49780, 0, 4;
L_0x55a1f3e43c00 .part L_0x55a1f3e495a0, 4, 4;
L_0x55a1f3e43cf0 .part L_0x55a1f3e49690, 4, 4;
L_0x55a1f3e43de0 .part L_0x55a1f3e49780, 4, 4;
L_0x55a1f3e46580 .part L_0x55a1f3e495a0, 8, 4;
L_0x55a1f3e46620 .part L_0x55a1f3e49690, 8, 4;
L_0x55a1f3e46710 .part L_0x55a1f3e49780, 8, 4;
L_0x55a1f3e48ea0 .part L_0x55a1f3e495a0, 12, 4;
L_0x55a1f3e48fd0 .part L_0x55a1f3e49690, 12, 4;
L_0x55a1f3e49100 .part L_0x55a1f3e49780, 12, 4;
L_0x55a1f3e492a0 .concat8 [ 4 4 4 4], L_0x55a1f3e41160, L_0x55a1f3e439f0, L_0x55a1f3e46370, L_0x55a1f3e48c90;
L_0x55a1f3e49340 .concat8 [ 4 4 4 4], L_0x55a1f3e41200, L_0x55a1f3e43a90, L_0x55a1f3e46410, L_0x55a1f3e48d30;
S_0x55a1f2abec90 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2abf070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2aae090_0 .net "a", 3 0, L_0x55a1f3e41370;  1 drivers
v0x55a1f2aae190_0 .net "b", 3 0, L_0x55a1f3e41410;  1 drivers
v0x55a1f2aa25d0_0 .net "ca", 3 0, L_0x55a1f3e41200;  1 drivers
v0x55a1f2aa2690_0 .net "cin", 3 0, L_0x55a1f3e414b0;  1 drivers
v0x55a1f2aab060_0 .net "sum", 3 0, L_0x55a1f3e41160;  1 drivers
L_0x55a1f3e3f1e0 .part L_0x55a1f3e41370, 0, 1;
L_0x55a1f3e3f310 .part L_0x55a1f3e41410, 0, 1;
L_0x55a1f3e3f440 .part L_0x55a1f3e414b0, 0, 1;
L_0x55a1f3e3fa10 .part L_0x55a1f3e41370, 1, 1;
L_0x55a1f3e3fb40 .part L_0x55a1f3e41410, 1, 1;
L_0x55a1f3e3fc70 .part L_0x55a1f3e414b0, 1, 1;
L_0x55a1f3e40330 .part L_0x55a1f3e41370, 2, 1;
L_0x55a1f3e40460 .part L_0x55a1f3e41410, 2, 1;
L_0x55a1f3e405e0 .part L_0x55a1f3e414b0, 2, 1;
L_0x55a1f3e40bb0 .part L_0x55a1f3e41370, 3, 1;
L_0x55a1f3e40d70 .part L_0x55a1f3e41410, 3, 1;
L_0x55a1f3e40f30 .part L_0x55a1f3e414b0, 3, 1;
L_0x55a1f3e41160 .concat8 [ 1 1 1 1], L_0x55a1f3e3e1d0, L_0x55a1f3e3f5e0, L_0x55a1f3e3fe10, L_0x55a1f3e40780;
L_0x55a1f3e41200 .concat8 [ 1 1 1 1], L_0x55a1f3e3f0d0, L_0x55a1f3e3f900, L_0x55a1f3e40220, L_0x55a1f3e40aa0;
S_0x55a1f2abbce0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2abec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3e7e0 .functor XOR 1, L_0x55a1f3e3f1e0, L_0x55a1f3e3f310, C4<0>, C4<0>;
L_0x55a1f3e3e1d0 .functor XOR 1, L_0x55a1f3e3e7e0, L_0x55a1f3e3f440, C4<0>, C4<0>;
L_0x55a1f3e3ed80 .functor AND 1, L_0x55a1f3e3f1e0, L_0x55a1f3e3f310, C4<1>, C4<1>;
L_0x55a1f3e3ee90 .functor AND 1, L_0x55a1f3e3f1e0, L_0x55a1f3e3f440, C4<1>, C4<1>;
L_0x55a1f3e3ef50 .functor OR 1, L_0x55a1f3e3ed80, L_0x55a1f3e3ee90, C4<0>, C4<0>;
L_0x55a1f3e3f060 .functor AND 1, L_0x55a1f3e3f440, L_0x55a1f3e3f310, C4<1>, C4<1>;
L_0x55a1f3e3f0d0 .functor OR 1, L_0x55a1f3e3ef50, L_0x55a1f3e3f060, C4<0>, C4<0>;
v0x55a1f2ac3010_0 .net *"_s0", 0 0, L_0x55a1f3e3e7e0;  1 drivers
v0x55a1f2ac30b0_0 .net *"_s10", 0 0, L_0x55a1f3e3f060;  1 drivers
v0x55a1f2ac4440_0 .net *"_s4", 0 0, L_0x55a1f3e3ed80;  1 drivers
v0x55a1f2ac4530_0 .net *"_s6", 0 0, L_0x55a1f3e3ee90;  1 drivers
v0x55a1f2ac00c0_0 .net *"_s8", 0 0, L_0x55a1f3e3ef50;  1 drivers
v0x55a1f2ac14f0_0 .net "a", 0 0, L_0x55a1f3e3f1e0;  1 drivers
v0x55a1f2ac15b0_0 .net "b", 0 0, L_0x55a1f3e3f310;  1 drivers
v0x55a1f2abd170_0 .net "ca", 0 0, L_0x55a1f3e3f0d0;  1 drivers
v0x55a1f2abd210_0 .net "cin", 0 0, L_0x55a1f3e3f440;  1 drivers
v0x55a1f2abe5a0_0 .net "sum", 0 0, L_0x55a1f3e3e1d0;  1 drivers
S_0x55a1f2aba260 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2abec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3f570 .functor XOR 1, L_0x55a1f3e3fa10, L_0x55a1f3e3fb40, C4<0>, C4<0>;
L_0x55a1f3e3f5e0 .functor XOR 1, L_0x55a1f3e3f570, L_0x55a1f3e3fc70, C4<0>, C4<0>;
L_0x55a1f3e3f650 .functor AND 1, L_0x55a1f3e3fa10, L_0x55a1f3e3fb40, C4<1>, C4<1>;
L_0x55a1f3e3f6c0 .functor AND 1, L_0x55a1f3e3fa10, L_0x55a1f3e3fc70, C4<1>, C4<1>;
L_0x55a1f3e3f780 .functor OR 1, L_0x55a1f3e3f650, L_0x55a1f3e3f6c0, C4<0>, C4<0>;
L_0x55a1f3e3f890 .functor AND 1, L_0x55a1f3e3fc70, L_0x55a1f3e3fb40, C4<1>, C4<1>;
L_0x55a1f3e3f900 .functor OR 1, L_0x55a1f3e3f780, L_0x55a1f3e3f890, C4<0>, C4<0>;
v0x55a1f2abb5f0_0 .net *"_s0", 0 0, L_0x55a1f3e3f570;  1 drivers
v0x55a1f2abb6d0_0 .net *"_s10", 0 0, L_0x55a1f3e3f890;  1 drivers
v0x55a1f2ab8cf0_0 .net *"_s4", 0 0, L_0x55a1f3e3f650;  1 drivers
v0x55a1f2ab8dc0_0 .net *"_s6", 0 0, L_0x55a1f3e3f6c0;  1 drivers
v0x55a1f2aac3a0_0 .net *"_s8", 0 0, L_0x55a1f3e3f780;  1 drivers
v0x55a1f2aac480_0 .net "a", 0 0, L_0x55a1f3e3fa10;  1 drivers
v0x55a1f2a9fa50_0 .net "b", 0 0, L_0x55a1f3e3fb40;  1 drivers
v0x55a1f2a9fb10_0 .net "ca", 0 0, L_0x55a1f3e3f900;  1 drivers
v0x55a1f2aaef20_0 .net "cin", 0 0, L_0x55a1f3e3fc70;  1 drivers
v0x55a1f2ab79b0_0 .net "sum", 0 0, L_0x55a1f3e3f5e0;  1 drivers
S_0x55a1f2ab75d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2abec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e3fda0 .functor XOR 1, L_0x55a1f3e40330, L_0x55a1f3e40460, C4<0>, C4<0>;
L_0x55a1f3e3fe10 .functor XOR 1, L_0x55a1f3e3fda0, L_0x55a1f3e405e0, C4<0>, C4<0>;
L_0x55a1f3e3fed0 .functor AND 1, L_0x55a1f3e40330, L_0x55a1f3e40460, C4<1>, C4<1>;
L_0x55a1f3e3ffe0 .functor AND 1, L_0x55a1f3e40330, L_0x55a1f3e405e0, C4<1>, C4<1>;
L_0x55a1f3e400a0 .functor OR 1, L_0x55a1f3e3fed0, L_0x55a1f3e3ffe0, C4<0>, C4<0>;
L_0x55a1f3e401b0 .functor AND 1, L_0x55a1f3e405e0, L_0x55a1f3e40460, C4<1>, C4<1>;
L_0x55a1f3e40220 .functor OR 1, L_0x55a1f3e400a0, L_0x55a1f3e401b0, C4<0>, C4<0>;
v0x55a1f2aaeb00_0 .net *"_s0", 0 0, L_0x55a1f3e3fda0;  1 drivers
v0x55a1f2aaebc0_0 .net *"_s10", 0 0, L_0x55a1f3e401b0;  1 drivers
v0x55a1f2ab4a60_0 .net *"_s4", 0 0, L_0x55a1f3e3fed0;  1 drivers
v0x55a1f2ab4b50_0 .net *"_s6", 0 0, L_0x55a1f3e3ffe0;  1 drivers
v0x55a1f2ab4680_0 .net *"_s8", 0 0, L_0x55a1f3e400a0;  1 drivers
v0x55a1f2ab1b10_0 .net "a", 0 0, L_0x55a1f3e40330;  1 drivers
v0x55a1f2ab1bd0_0 .net "b", 0 0, L_0x55a1f3e40460;  1 drivers
v0x55a1f2ab1730_0 .net "ca", 0 0, L_0x55a1f3e40220;  1 drivers
v0x55a1f2ab17d0_0 .net "cin", 0 0, L_0x55a1f3e405e0;  1 drivers
v0x55a1f2aae830_0 .net "sum", 0 0, L_0x55a1f3e3fe10;  1 drivers
S_0x55a1f2ab5ab0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2abec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e40710 .functor XOR 1, L_0x55a1f3e40bb0, L_0x55a1f3e40d70, C4<0>, C4<0>;
L_0x55a1f3e40780 .functor XOR 1, L_0x55a1f3e40710, L_0x55a1f3e40f30, C4<0>, C4<0>;
L_0x55a1f3e407f0 .functor AND 1, L_0x55a1f3e40bb0, L_0x55a1f3e40d70, C4<1>, C4<1>;
L_0x55a1f3e40860 .functor AND 1, L_0x55a1f3e40bb0, L_0x55a1f3e40f30, C4<1>, C4<1>;
L_0x55a1f3e40920 .functor OR 1, L_0x55a1f3e407f0, L_0x55a1f3e40860, C4<0>, C4<0>;
L_0x55a1f3e40a30 .functor AND 1, L_0x55a1f3e40f30, L_0x55a1f3e40d70, C4<1>, C4<1>;
L_0x55a1f3e40aa0 .functor OR 1, L_0x55a1f3e40920, L_0x55a1f3e40a30, C4<0>, C4<0>;
v0x55a1f2ab6ee0_0 .net *"_s0", 0 0, L_0x55a1f3e40710;  1 drivers
v0x55a1f2ab6fc0_0 .net *"_s10", 0 0, L_0x55a1f3e40a30;  1 drivers
v0x55a1f2ab2b60_0 .net *"_s4", 0 0, L_0x55a1f3e407f0;  1 drivers
v0x55a1f2ab2c20_0 .net *"_s6", 0 0, L_0x55a1f3e40860;  1 drivers
v0x55a1f2ab3f90_0 .net *"_s8", 0 0, L_0x55a1f3e40920;  1 drivers
v0x55a1f2aafc10_0 .net "a", 0 0, L_0x55a1f3e40bb0;  1 drivers
v0x55a1f2aafcd0_0 .net "b", 0 0, L_0x55a1f3e40d70;  1 drivers
v0x55a1f2ab1040_0 .net "ca", 0 0, L_0x55a1f3e40aa0;  1 drivers
v0x55a1f2ab10e0_0 .net "cin", 0 0, L_0x55a1f3e40f30;  1 drivers
v0x55a1f2aacdb0_0 .net "sum", 0 0, L_0x55a1f3e40780;  1 drivers
S_0x55a1f2aaac80 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2abf070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a97da0_0 .net "a", 3 0, L_0x55a1f3e43c00;  1 drivers
v0x55a1f2a97ea0_0 .net "b", 3 0, L_0x55a1f3e43cf0;  1 drivers
v0x55a1f2a93a60_0 .net "ca", 3 0, L_0x55a1f3e43a90;  1 drivers
v0x55a1f2a93b20_0 .net "cin", 3 0, L_0x55a1f3e43de0;  1 drivers
v0x55a1f2a94df0_0 .net "sum", 3 0, L_0x55a1f3e439f0;  1 drivers
L_0x55a1f3e41a70 .part L_0x55a1f3e43c00, 0, 1;
L_0x55a1f3e41ba0 .part L_0x55a1f3e43cf0, 0, 1;
L_0x55a1f3e41cd0 .part L_0x55a1f3e43de0, 0, 1;
L_0x55a1f3e422a0 .part L_0x55a1f3e43c00, 1, 1;
L_0x55a1f3e423d0 .part L_0x55a1f3e43cf0, 1, 1;
L_0x55a1f3e42500 .part L_0x55a1f3e43de0, 1, 1;
L_0x55a1f3e42bc0 .part L_0x55a1f3e43c00, 2, 1;
L_0x55a1f3e42cf0 .part L_0x55a1f3e43cf0, 2, 1;
L_0x55a1f3e42e70 .part L_0x55a1f3e43de0, 2, 1;
L_0x55a1f3e43440 .part L_0x55a1f3e43c00, 3, 1;
L_0x55a1f3e43600 .part L_0x55a1f3e43cf0, 3, 1;
L_0x55a1f3e437c0 .part L_0x55a1f3e43de0, 3, 1;
L_0x55a1f3e439f0 .concat8 [ 1 1 1 1], L_0x55a1f3e41550, L_0x55a1f3e41e70, L_0x55a1f3e426a0, L_0x55a1f3e43010;
L_0x55a1f3e43a90 .concat8 [ 1 1 1 1], L_0x55a1f3e41960, L_0x55a1f3e42190, L_0x55a1f3e42ab0, L_0x55a1f3e43330;
S_0x55a1f2aa21b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2aaac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e410f0 .functor XOR 1, L_0x55a1f3e41a70, L_0x55a1f3e41ba0, C4<0>, C4<0>;
L_0x55a1f3e41550 .functor XOR 1, L_0x55a1f3e410f0, L_0x55a1f3e41cd0, C4<0>, C4<0>;
L_0x55a1f3e41610 .functor AND 1, L_0x55a1f3e41a70, L_0x55a1f3e41ba0, C4<1>, C4<1>;
L_0x55a1f3e41720 .functor AND 1, L_0x55a1f3e41a70, L_0x55a1f3e41cd0, C4<1>, C4<1>;
L_0x55a1f3e417e0 .functor OR 1, L_0x55a1f3e41610, L_0x55a1f3e41720, C4<0>, C4<0>;
L_0x55a1f3e418f0 .functor AND 1, L_0x55a1f3e41cd0, L_0x55a1f3e41ba0, C4<1>, C4<1>;
L_0x55a1f3e41960 .functor OR 1, L_0x55a1f3e417e0, L_0x55a1f3e418f0, C4<0>, C4<0>;
v0x55a1f2aa8110_0 .net *"_s0", 0 0, L_0x55a1f3e410f0;  1 drivers
v0x55a1f2aa81b0_0 .net *"_s10", 0 0, L_0x55a1f3e418f0;  1 drivers
v0x55a1f2aa7d30_0 .net *"_s4", 0 0, L_0x55a1f3e41610;  1 drivers
v0x55a1f2aa7e20_0 .net *"_s6", 0 0, L_0x55a1f3e41720;  1 drivers
v0x55a1f2aa51c0_0 .net *"_s8", 0 0, L_0x55a1f3e417e0;  1 drivers
v0x55a1f2aa4de0_0 .net "a", 0 0, L_0x55a1f3e41a70;  1 drivers
v0x55a1f2aa4ea0_0 .net "b", 0 0, L_0x55a1f3e41ba0;  1 drivers
v0x55a1f2aa1e30_0 .net "ca", 0 0, L_0x55a1f3e41960;  1 drivers
v0x55a1f2aa1ed0_0 .net "cin", 0 0, L_0x55a1f3e41cd0;  1 drivers
v0x55a1f2aa9210_0 .net "sum", 0 0, L_0x55a1f3e41550;  1 drivers
S_0x55a1f2aaa590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2aaac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e41e00 .functor XOR 1, L_0x55a1f3e422a0, L_0x55a1f3e423d0, C4<0>, C4<0>;
L_0x55a1f3e41e70 .functor XOR 1, L_0x55a1f3e41e00, L_0x55a1f3e42500, C4<0>, C4<0>;
L_0x55a1f3e41ee0 .functor AND 1, L_0x55a1f3e422a0, L_0x55a1f3e423d0, C4<1>, C4<1>;
L_0x55a1f3e41f50 .functor AND 1, L_0x55a1f3e422a0, L_0x55a1f3e42500, C4<1>, C4<1>;
L_0x55a1f3e42010 .functor OR 1, L_0x55a1f3e41ee0, L_0x55a1f3e41f50, C4<0>, C4<0>;
L_0x55a1f3e42120 .functor AND 1, L_0x55a1f3e42500, L_0x55a1f3e423d0, C4<1>, C4<1>;
L_0x55a1f3e42190 .functor OR 1, L_0x55a1f3e42010, L_0x55a1f3e42120, C4<0>, C4<0>;
v0x55a1f2aa6210_0 .net *"_s0", 0 0, L_0x55a1f3e41e00;  1 drivers
v0x55a1f2aa62d0_0 .net *"_s10", 0 0, L_0x55a1f3e42120;  1 drivers
v0x55a1f2aa7640_0 .net *"_s4", 0 0, L_0x55a1f3e41ee0;  1 drivers
v0x55a1f2aa7730_0 .net *"_s6", 0 0, L_0x55a1f3e41f50;  1 drivers
v0x55a1f2aa32c0_0 .net *"_s8", 0 0, L_0x55a1f3e42010;  1 drivers
v0x55a1f2aa46f0_0 .net "a", 0 0, L_0x55a1f3e422a0;  1 drivers
v0x55a1f2aa47b0_0 .net "b", 0 0, L_0x55a1f3e423d0;  1 drivers
v0x55a1f2aa03b0_0 .net "ca", 0 0, L_0x55a1f3e42190;  1 drivers
v0x55a1f2aa0470_0 .net "cin", 0 0, L_0x55a1f3e42500;  1 drivers
v0x55a1f2aa17f0_0 .net "sum", 0 0, L_0x55a1f3e41e70;  1 drivers
S_0x55a1f2a95c80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2aaac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e42630 .functor XOR 1, L_0x55a1f3e42bc0, L_0x55a1f3e42cf0, C4<0>, C4<0>;
L_0x55a1f3e426a0 .functor XOR 1, L_0x55a1f3e42630, L_0x55a1f3e42e70, C4<0>, C4<0>;
L_0x55a1f3e42760 .functor AND 1, L_0x55a1f3e42bc0, L_0x55a1f3e42cf0, C4<1>, C4<1>;
L_0x55a1f3e42870 .functor AND 1, L_0x55a1f3e42bc0, L_0x55a1f3e42e70, C4<1>, C4<1>;
L_0x55a1f3e42930 .functor OR 1, L_0x55a1f3e42760, L_0x55a1f3e42870, C4<0>, C4<0>;
L_0x55a1f3e42a40 .functor AND 1, L_0x55a1f3e42e70, L_0x55a1f3e42cf0, C4<1>, C4<1>;
L_0x55a1f3e42ab0 .functor OR 1, L_0x55a1f3e42930, L_0x55a1f3e42a40, C4<0>, C4<0>;
v0x55a1f2a9e710_0 .net *"_s0", 0 0, L_0x55a1f3e42630;  1 drivers
v0x55a1f2a9e7d0_0 .net *"_s10", 0 0, L_0x55a1f3e42a40;  1 drivers
v0x55a1f2a9e330_0 .net *"_s4", 0 0, L_0x55a1f3e42760;  1 drivers
v0x55a1f2a9e420_0 .net *"_s6", 0 0, L_0x55a1f3e42870;  1 drivers
v0x55a1f2a95860_0 .net *"_s8", 0 0, L_0x55a1f3e42930;  1 drivers
v0x55a1f2a9b7c0_0 .net "a", 0 0, L_0x55a1f3e42bc0;  1 drivers
v0x55a1f2a9b880_0 .net "b", 0 0, L_0x55a1f3e42cf0;  1 drivers
v0x55a1f2a9b3e0_0 .net "ca", 0 0, L_0x55a1f3e42ab0;  1 drivers
v0x55a1f2a9b480_0 .net "cin", 0 0, L_0x55a1f3e42e70;  1 drivers
v0x55a1f2a98920_0 .net "sum", 0 0, L_0x55a1f3e426a0;  1 drivers
S_0x55a1f2a98490 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2aaac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e42fa0 .functor XOR 1, L_0x55a1f3e43440, L_0x55a1f3e43600, C4<0>, C4<0>;
L_0x55a1f3e43010 .functor XOR 1, L_0x55a1f3e42fa0, L_0x55a1f3e437c0, C4<0>, C4<0>;
L_0x55a1f3e43080 .functor AND 1, L_0x55a1f3e43440, L_0x55a1f3e43600, C4<1>, C4<1>;
L_0x55a1f3e430f0 .functor AND 1, L_0x55a1f3e43440, L_0x55a1f3e437c0, C4<1>, C4<1>;
L_0x55a1f3e431b0 .functor OR 1, L_0x55a1f3e43080, L_0x55a1f3e430f0, C4<0>, C4<0>;
L_0x55a1f3e432c0 .functor AND 1, L_0x55a1f3e437c0, L_0x55a1f3e43600, C4<1>, C4<1>;
L_0x55a1f3e43330 .functor OR 1, L_0x55a1f3e431b0, L_0x55a1f3e432c0, C4<0>, C4<0>;
v0x55a1f2a954e0_0 .net *"_s0", 0 0, L_0x55a1f3e42fa0;  1 drivers
v0x55a1f2a955c0_0 .net *"_s10", 0 0, L_0x55a1f3e432c0;  1 drivers
v0x55a1f2a9c810_0 .net *"_s4", 0 0, L_0x55a1f3e43080;  1 drivers
v0x55a1f2a9c8d0_0 .net *"_s6", 0 0, L_0x55a1f3e430f0;  1 drivers
v0x55a1f2a9dc40_0 .net *"_s8", 0 0, L_0x55a1f3e431b0;  1 drivers
v0x55a1f2a998c0_0 .net "a", 0 0, L_0x55a1f3e43440;  1 drivers
v0x55a1f2a99980_0 .net "b", 0 0, L_0x55a1f3e43600;  1 drivers
v0x55a1f2a9acf0_0 .net "ca", 0 0, L_0x55a1f3e43330;  1 drivers
v0x55a1f2a9ad90_0 .net "cin", 0 0, L_0x55a1f3e437c0;  1 drivers
v0x55a1f2a96a20_0 .net "sum", 0 0, L_0x55a1f3e43010;  1 drivers
S_0x55a1f2a89240 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2abf070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a81510_0 .net "a", 3 0, L_0x55a1f3e46580;  1 drivers
v0x55a1f2a81610_0 .net "b", 3 0, L_0x55a1f3e46620;  1 drivers
v0x55a1f2a7d190_0 .net "ca", 3 0, L_0x55a1f3e46410;  1 drivers
v0x55a1f2a7d250_0 .net "cin", 3 0, L_0x55a1f3e46710;  1 drivers
v0x55a1f2a7e5c0_0 .net "sum", 3 0, L_0x55a1f3e46370;  1 drivers
L_0x55a1f3e443f0 .part L_0x55a1f3e46580, 0, 1;
L_0x55a1f3e44520 .part L_0x55a1f3e46620, 0, 1;
L_0x55a1f3e44650 .part L_0x55a1f3e46710, 0, 1;
L_0x55a1f3e44c20 .part L_0x55a1f3e46580, 1, 1;
L_0x55a1f3e44d50 .part L_0x55a1f3e46620, 1, 1;
L_0x55a1f3e44e80 .part L_0x55a1f3e46710, 1, 1;
L_0x55a1f3e45540 .part L_0x55a1f3e46580, 2, 1;
L_0x55a1f3e45670 .part L_0x55a1f3e46620, 2, 1;
L_0x55a1f3e457f0 .part L_0x55a1f3e46710, 2, 1;
L_0x55a1f3e45dc0 .part L_0x55a1f3e46580, 3, 1;
L_0x55a1f3e45f80 .part L_0x55a1f3e46620, 3, 1;
L_0x55a1f3e46140 .part L_0x55a1f3e46710, 3, 1;
L_0x55a1f3e46370 .concat8 [ 1 1 1 1], L_0x55a1f3e43ed0, L_0x55a1f3e447f0, L_0x55a1f3e45020, L_0x55a1f3e45990;
L_0x55a1f3e46410 .concat8 [ 1 1 1 1], L_0x55a1f3e442e0, L_0x55a1f3e44b10, L_0x55a1f3e45430, L_0x55a1f3e45cb0;
S_0x55a1f2a91cd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a89240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e43980 .functor XOR 1, L_0x55a1f3e443f0, L_0x55a1f3e44520, C4<0>, C4<0>;
L_0x55a1f3e43ed0 .functor XOR 1, L_0x55a1f3e43980, L_0x55a1f3e44650, C4<0>, C4<0>;
L_0x55a1f3e43f90 .functor AND 1, L_0x55a1f3e443f0, L_0x55a1f3e44520, C4<1>, C4<1>;
L_0x55a1f3e440a0 .functor AND 1, L_0x55a1f3e443f0, L_0x55a1f3e44650, C4<1>, C4<1>;
L_0x55a1f3e44160 .functor OR 1, L_0x55a1f3e43f90, L_0x55a1f3e440a0, C4<0>, C4<0>;
L_0x55a1f3e44270 .functor AND 1, L_0x55a1f3e44650, L_0x55a1f3e44520, C4<1>, C4<1>;
L_0x55a1f3e442e0 .functor OR 1, L_0x55a1f3e44160, L_0x55a1f3e44270, C4<0>, C4<0>;
v0x55a1f2a918f0_0 .net *"_s0", 0 0, L_0x55a1f3e43980;  1 drivers
v0x55a1f2a91990_0 .net *"_s10", 0 0, L_0x55a1f3e44270;  1 drivers
v0x55a1f2a88e20_0 .net *"_s4", 0 0, L_0x55a1f3e43f90;  1 drivers
v0x55a1f2a88f10_0 .net *"_s6", 0 0, L_0x55a1f3e440a0;  1 drivers
v0x55a1f2a8ed80_0 .net *"_s8", 0 0, L_0x55a1f3e44160;  1 drivers
v0x55a1f2a8e9a0_0 .net "a", 0 0, L_0x55a1f3e443f0;  1 drivers
v0x55a1f2a8ea60_0 .net "b", 0 0, L_0x55a1f3e44520;  1 drivers
v0x55a1f2a8be30_0 .net "ca", 0 0, L_0x55a1f3e442e0;  1 drivers
v0x55a1f2a8bed0_0 .net "cin", 0 0, L_0x55a1f3e44650;  1 drivers
v0x55a1f2a8ba50_0 .net "sum", 0 0, L_0x55a1f3e43ed0;  1 drivers
S_0x55a1f2a88a10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a89240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e44780 .functor XOR 1, L_0x55a1f3e44c20, L_0x55a1f3e44d50, C4<0>, C4<0>;
L_0x55a1f3e447f0 .functor XOR 1, L_0x55a1f3e44780, L_0x55a1f3e44e80, C4<0>, C4<0>;
L_0x55a1f3e44860 .functor AND 1, L_0x55a1f3e44c20, L_0x55a1f3e44d50, C4<1>, C4<1>;
L_0x55a1f3e448d0 .functor AND 1, L_0x55a1f3e44c20, L_0x55a1f3e44e80, C4<1>, C4<1>;
L_0x55a1f3e44990 .functor OR 1, L_0x55a1f3e44860, L_0x55a1f3e448d0, C4<0>, C4<0>;
L_0x55a1f3e44aa0 .functor AND 1, L_0x55a1f3e44e80, L_0x55a1f3e44d50, C4<1>, C4<1>;
L_0x55a1f3e44b10 .functor OR 1, L_0x55a1f3e44990, L_0x55a1f3e44aa0, C4<0>, C4<0>;
v0x55a1f2a8fdd0_0 .net *"_s0", 0 0, L_0x55a1f3e44780;  1 drivers
v0x55a1f2a8feb0_0 .net *"_s10", 0 0, L_0x55a1f3e44aa0;  1 drivers
v0x55a1f2a91200_0 .net *"_s4", 0 0, L_0x55a1f3e44860;  1 drivers
v0x55a1f2a912d0_0 .net *"_s6", 0 0, L_0x55a1f3e448d0;  1 drivers
v0x55a1f2a8ce80_0 .net *"_s8", 0 0, L_0x55a1f3e44990;  1 drivers
v0x55a1f2a8cf60_0 .net "a", 0 0, L_0x55a1f3e44c20;  1 drivers
v0x55a1f2a8e2b0_0 .net "b", 0 0, L_0x55a1f3e44d50;  1 drivers
v0x55a1f2a8e370_0 .net "ca", 0 0, L_0x55a1f3e44b10;  1 drivers
v0x55a1f2a89f30_0 .net "cin", 0 0, L_0x55a1f3e44e80;  1 drivers
v0x55a1f2a8b360_0 .net "sum", 0 0, L_0x55a1f3e447f0;  1 drivers
S_0x55a1f2a86ef0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a89240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e44fb0 .functor XOR 1, L_0x55a1f3e45540, L_0x55a1f3e45670, C4<0>, C4<0>;
L_0x55a1f3e45020 .functor XOR 1, L_0x55a1f3e44fb0, L_0x55a1f3e457f0, C4<0>, C4<0>;
L_0x55a1f3e450e0 .functor AND 1, L_0x55a1f3e45540, L_0x55a1f3e45670, C4<1>, C4<1>;
L_0x55a1f3e451f0 .functor AND 1, L_0x55a1f3e45540, L_0x55a1f3e457f0, C4<1>, C4<1>;
L_0x55a1f3e452b0 .functor OR 1, L_0x55a1f3e450e0, L_0x55a1f3e451f0, C4<0>, C4<0>;
L_0x55a1f3e453c0 .functor AND 1, L_0x55a1f3e457f0, L_0x55a1f3e45670, C4<1>, C4<1>;
L_0x55a1f3e45430 .functor OR 1, L_0x55a1f3e452b0, L_0x55a1f3e453c0, C4<0>, C4<0>;
v0x55a1f2a88320_0 .net *"_s0", 0 0, L_0x55a1f3e44fb0;  1 drivers
v0x55a1f2a883e0_0 .net *"_s10", 0 0, L_0x55a1f3e453c0;  1 drivers
v0x55a1f2a769d0_0 .net *"_s4", 0 0, L_0x55a1f3e450e0;  1 drivers
v0x55a1f2a76ac0_0 .net *"_s6", 0 0, L_0x55a1f3e451f0;  1 drivers
v0x55a1f2a6a080_0 .net *"_s8", 0 0, L_0x55a1f3e452b0;  1 drivers
v0x55a1f2a79550_0 .net "a", 0 0, L_0x55a1f3e45540;  1 drivers
v0x55a1f2a79610_0 .net "b", 0 0, L_0x55a1f3e45670;  1 drivers
v0x55a1f2a81fe0_0 .net "ca", 0 0, L_0x55a1f3e45430;  1 drivers
v0x55a1f2a82080_0 .net "cin", 0 0, L_0x55a1f3e457f0;  1 drivers
v0x55a1f2a81cb0_0 .net "sum", 0 0, L_0x55a1f3e45020;  1 drivers
S_0x55a1f2a79130 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a89240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e45920 .functor XOR 1, L_0x55a1f3e45dc0, L_0x55a1f3e45f80, C4<0>, C4<0>;
L_0x55a1f3e45990 .functor XOR 1, L_0x55a1f3e45920, L_0x55a1f3e46140, C4<0>, C4<0>;
L_0x55a1f3e45a00 .functor AND 1, L_0x55a1f3e45dc0, L_0x55a1f3e45f80, C4<1>, C4<1>;
L_0x55a1f3e45a70 .functor AND 1, L_0x55a1f3e45dc0, L_0x55a1f3e46140, C4<1>, C4<1>;
L_0x55a1f3e45b30 .functor OR 1, L_0x55a1f3e45a00, L_0x55a1f3e45a70, C4<0>, C4<0>;
L_0x55a1f3e45c40 .functor AND 1, L_0x55a1f3e46140, L_0x55a1f3e45f80, C4<1>, C4<1>;
L_0x55a1f3e45cb0 .functor OR 1, L_0x55a1f3e45b30, L_0x55a1f3e45c40, C4<0>, C4<0>;
v0x55a1f2a7f090_0 .net *"_s0", 0 0, L_0x55a1f3e45920;  1 drivers
v0x55a1f2a7f170_0 .net *"_s10", 0 0, L_0x55a1f3e45c40;  1 drivers
v0x55a1f2a7ecb0_0 .net *"_s4", 0 0, L_0x55a1f3e45a00;  1 drivers
v0x55a1f2a7ed70_0 .net *"_s6", 0 0, L_0x55a1f3e45a70;  1 drivers
v0x55a1f2a7c140_0 .net *"_s8", 0 0, L_0x55a1f3e45b30;  1 drivers
v0x55a1f2a7bd60_0 .net "a", 0 0, L_0x55a1f3e45dc0;  1 drivers
v0x55a1f2a7be20_0 .net "b", 0 0, L_0x55a1f3e45f80;  1 drivers
v0x55a1f2a78db0_0 .net "ca", 0 0, L_0x55a1f3e45cb0;  1 drivers
v0x55a1f2a78e50_0 .net "cin", 0 0, L_0x55a1f3e46140;  1 drivers
v0x55a1f2a80190_0 .net "sum", 0 0, L_0x55a1f3e45990;  1 drivers
S_0x55a1f2a7a240 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2abf070;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a5fb10_0 .net "a", 3 0, L_0x55a1f3e48ea0;  1 drivers
v0x55a1f2a5fc10_0 .net "b", 3 0, L_0x55a1f3e48fd0;  1 drivers
v0x55a1f2a66e40_0 .net "ca", 3 0, L_0x55a1f3e48d30;  1 drivers
v0x55a1f2a66f00_0 .net "cin", 3 0, L_0x55a1f3e49100;  1 drivers
v0x55a1f2a68270_0 .net "sum", 3 0, L_0x55a1f3e48c90;  1 drivers
L_0x55a1f3e46cd0 .part L_0x55a1f3e48ea0, 0, 1;
L_0x55a1f3e46e00 .part L_0x55a1f3e48fd0, 0, 1;
L_0x55a1f3e46f30 .part L_0x55a1f3e49100, 0, 1;
L_0x55a1f3e47500 .part L_0x55a1f3e48ea0, 1, 1;
L_0x55a1f3e47630 .part L_0x55a1f3e48fd0, 1, 1;
L_0x55a1f3e47760 .part L_0x55a1f3e49100, 1, 1;
L_0x55a1f3e47e60 .part L_0x55a1f3e48ea0, 2, 1;
L_0x55a1f3e47f90 .part L_0x55a1f3e48fd0, 2, 1;
L_0x55a1f3e48110 .part L_0x55a1f3e49100, 2, 1;
L_0x55a1f3e486e0 .part L_0x55a1f3e48ea0, 3, 1;
L_0x55a1f3e488a0 .part L_0x55a1f3e48fd0, 3, 1;
L_0x55a1f3e48a60 .part L_0x55a1f3e49100, 3, 1;
L_0x55a1f3e48c90 .concat8 [ 1 1 1 1], L_0x55a1f3e467b0, L_0x55a1f3e470d0, L_0x55a1f3e47900, L_0x55a1f3e482b0;
L_0x55a1f3e48d30 .concat8 [ 1 1 1 1], L_0x55a1f3e46bc0, L_0x55a1f3e473f0, L_0x55a1f3e47d50, L_0x55a1f3e485d0;
S_0x55a1f2a7b670 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a7a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e46300 .functor XOR 1, L_0x55a1f3e46cd0, L_0x55a1f3e46e00, C4<0>, C4<0>;
L_0x55a1f3e467b0 .functor XOR 1, L_0x55a1f3e46300, L_0x55a1f3e46f30, C4<0>, C4<0>;
L_0x55a1f3e46870 .functor AND 1, L_0x55a1f3e46cd0, L_0x55a1f3e46e00, C4<1>, C4<1>;
L_0x55a1f3e46980 .functor AND 1, L_0x55a1f3e46cd0, L_0x55a1f3e46f30, C4<1>, C4<1>;
L_0x55a1f3e46a40 .functor OR 1, L_0x55a1f3e46870, L_0x55a1f3e46980, C4<0>, C4<0>;
L_0x55a1f3e46b50 .functor AND 1, L_0x55a1f3e46f30, L_0x55a1f3e46e00, C4<1>, C4<1>;
L_0x55a1f3e46bc0 .functor OR 1, L_0x55a1f3e46a40, L_0x55a1f3e46b50, C4<0>, C4<0>;
v0x55a1f2a77330_0 .net *"_s0", 0 0, L_0x55a1f3e46300;  1 drivers
v0x55a1f2a773d0_0 .net *"_s10", 0 0, L_0x55a1f3e46b50;  1 drivers
v0x55a1f2a786c0_0 .net *"_s4", 0 0, L_0x55a1f3e46870;  1 drivers
v0x55a1f2a787b0_0 .net *"_s6", 0 0, L_0x55a1f3e46980;  1 drivers
v0x55a1f2a6cc00_0 .net *"_s8", 0 0, L_0x55a1f3e46a40;  1 drivers
v0x55a1f2a75690_0 .net "a", 0 0, L_0x55a1f3e46cd0;  1 drivers
v0x55a1f2a75750_0 .net "b", 0 0, L_0x55a1f3e46e00;  1 drivers
v0x55a1f2a752b0_0 .net "ca", 0 0, L_0x55a1f3e46bc0;  1 drivers
v0x55a1f2a75350_0 .net "cin", 0 0, L_0x55a1f3e46f30;  1 drivers
v0x55a1f2a6c890_0 .net "sum", 0 0, L_0x55a1f3e467b0;  1 drivers
S_0x55a1f2a72740 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a7a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e47060 .functor XOR 1, L_0x55a1f3e47500, L_0x55a1f3e47630, C4<0>, C4<0>;
L_0x55a1f3e470d0 .functor XOR 1, L_0x55a1f3e47060, L_0x55a1f3e47760, C4<0>, C4<0>;
L_0x55a1f3e47140 .functor AND 1, L_0x55a1f3e47500, L_0x55a1f3e47630, C4<1>, C4<1>;
L_0x55a1f3e471b0 .functor AND 1, L_0x55a1f3e47500, L_0x55a1f3e47760, C4<1>, C4<1>;
L_0x55a1f3e47270 .functor OR 1, L_0x55a1f3e47140, L_0x55a1f3e471b0, C4<0>, C4<0>;
L_0x55a1f3e47380 .functor AND 1, L_0x55a1f3e47760, L_0x55a1f3e47630, C4<1>, C4<1>;
L_0x55a1f3e473f0 .functor OR 1, L_0x55a1f3e47270, L_0x55a1f3e47380, C4<0>, C4<0>;
v0x55a1f2a72360_0 .net *"_s0", 0 0, L_0x55a1f3e47060;  1 drivers
v0x55a1f2a72420_0 .net *"_s10", 0 0, L_0x55a1f3e47380;  1 drivers
v0x55a1f2a6f7f0_0 .net *"_s4", 0 0, L_0x55a1f3e47140;  1 drivers
v0x55a1f2a6f8e0_0 .net *"_s6", 0 0, L_0x55a1f3e471b0;  1 drivers
v0x55a1f2a6f410_0 .net *"_s8", 0 0, L_0x55a1f3e47270;  1 drivers
v0x55a1f2a6c460_0 .net "a", 0 0, L_0x55a1f3e47500;  1 drivers
v0x55a1f2a6c520_0 .net "b", 0 0, L_0x55a1f3e47630;  1 drivers
v0x55a1f2a73790_0 .net "ca", 0 0, L_0x55a1f3e473f0;  1 drivers
v0x55a1f2a73850_0 .net "cin", 0 0, L_0x55a1f3e47760;  1 drivers
v0x55a1f2a74c70_0 .net "sum", 0 0, L_0x55a1f3e470d0;  1 drivers
S_0x55a1f2a70840 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a7a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e47890 .functor XOR 1, L_0x55a1f3e47e60, L_0x55a1f3e47f90, C4<0>, C4<0>;
L_0x55a1f3e47900 .functor XOR 1, L_0x55a1f3e47890, L_0x55a1f3e48110, C4<0>, C4<0>;
L_0x55a1f3e479c0 .functor AND 1, L_0x55a1f3e47e60, L_0x55a1f3e47f90, C4<1>, C4<1>;
L_0x55a1f3e47ad0 .functor AND 1, L_0x55a1f3e47e60, L_0x55a1f3e48110, C4<1>, C4<1>;
L_0x55a1f3e47b90 .functor OR 1, L_0x55a1f3e479c0, L_0x55a1f3e47ad0, C4<0>, C4<0>;
L_0x55a1f3e47ca0 .functor AND 1, L_0x55a1f3e48110, L_0x55a1f3e47f90, C4<1>, C4<1>;
L_0x55a1f3e47d50 .functor OR 1, L_0x55a1f3e47b90, L_0x55a1f3e47ca0, C4<0>, C4<0>;
v0x55a1f2a71c70_0 .net *"_s0", 0 0, L_0x55a1f3e47890;  1 drivers
v0x55a1f2a71d30_0 .net *"_s10", 0 0, L_0x55a1f3e47ca0;  1 drivers
v0x55a1f2a6d8f0_0 .net *"_s4", 0 0, L_0x55a1f3e479c0;  1 drivers
v0x55a1f2a6d9e0_0 .net *"_s6", 0 0, L_0x55a1f3e47ad0;  1 drivers
v0x55a1f2a6ed20_0 .net *"_s8", 0 0, L_0x55a1f3e47b90;  1 drivers
v0x55a1f2a6a9e0_0 .net "a", 0 0, L_0x55a1f3e47e60;  1 drivers
v0x55a1f2a6aaa0_0 .net "b", 0 0, L_0x55a1f3e47f90;  1 drivers
v0x55a1f2a6bd70_0 .net "ca", 0 0, L_0x55a1f3e47d50;  1 drivers
v0x55a1f2a6be10_0 .net "cin", 0 0, L_0x55a1f3e48110;  1 drivers
v0x55a1f2a60360_0 .net "sum", 0 0, L_0x55a1f3e47900;  1 drivers
S_0x55a1f2a68d40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a7a240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e48240 .functor XOR 1, L_0x55a1f3e486e0, L_0x55a1f3e488a0, C4<0>, C4<0>;
L_0x55a1f3e482b0 .functor XOR 1, L_0x55a1f3e48240, L_0x55a1f3e48a60, C4<0>, C4<0>;
L_0x55a1f3e48320 .functor AND 1, L_0x55a1f3e486e0, L_0x55a1f3e488a0, C4<1>, C4<1>;
L_0x55a1f3e48390 .functor AND 1, L_0x55a1f3e486e0, L_0x55a1f3e48a60, C4<1>, C4<1>;
L_0x55a1f3e48450 .functor OR 1, L_0x55a1f3e48320, L_0x55a1f3e48390, C4<0>, C4<0>;
L_0x55a1f3e48560 .functor AND 1, L_0x55a1f3e48a60, L_0x55a1f3e488a0, C4<1>, C4<1>;
L_0x55a1f3e485d0 .functor OR 1, L_0x55a1f3e48450, L_0x55a1f3e48560, C4<0>, C4<0>;
v0x55a1f2a68960_0 .net *"_s0", 0 0, L_0x55a1f3e48240;  1 drivers
v0x55a1f2a68a40_0 .net *"_s10", 0 0, L_0x55a1f3e48560;  1 drivers
v0x55a1f2a5fe90_0 .net *"_s4", 0 0, L_0x55a1f3e48320;  1 drivers
v0x55a1f2a5ff50_0 .net *"_s6", 0 0, L_0x55a1f3e48390;  1 drivers
v0x55a1f2a65df0_0 .net *"_s8", 0 0, L_0x55a1f3e48450;  1 drivers
v0x55a1f2a65a10_0 .net "a", 0 0, L_0x55a1f3e486e0;  1 drivers
v0x55a1f2a65ad0_0 .net "b", 0 0, L_0x55a1f3e488a0;  1 drivers
v0x55a1f2a62ea0_0 .net "ca", 0 0, L_0x55a1f3e485d0;  1 drivers
v0x55a1f2a62f40_0 .net "cin", 0 0, L_0x55a1f3e48a60;  1 drivers
v0x55a1f2a62b70_0 .net "sum", 0 0, L_0x55a1f3e482b0;  1 drivers
S_0x55a1f2a593b0 .scope module, "a_15" "sixtyBitAdder" 10 113, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e21d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f28ceeb0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e21d0;  1 drivers
L_0x7fcc609e2218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f28cef90_0 .net/2u *"_s6", 0 0, L_0x7fcc609e2218;  1 drivers
v0x55a1f28cbf00_0 .net "a", 64 0, v0x55a1f3906250_0;  alias, 1 drivers
v0x55a1f28cbfc0_0 .net "b", 64 0, L_0x55a1f3e76c80;  1 drivers
v0x55a1f28d3230_0 .net "ca", 64 0, L_0x55a1f3e76aa0;  alias, 1 drivers
v0x55a1f28d3310_0 .net "cin", 64 0, v0x55a1f3906320_0;  alias, 1 drivers
v0x55a1f28d4660_0 .net "sum", 64 0, L_0x55a1f3e76960;  alias, 1 drivers
L_0x55a1f3e605a0 .part v0x55a1f3906250_0, 0, 32;
L_0x55a1f3e60640 .part L_0x55a1f3e76c80, 0, 32;
L_0x55a1f3e606e0 .part v0x55a1f3906320_0, 0, 32;
L_0x55a1f3e76660 .part v0x55a1f3906250_0, 32, 32;
L_0x55a1f3e76790 .part L_0x55a1f3e76c80, 32, 32;
L_0x55a1f3e76830 .part v0x55a1f3906320_0, 32, 32;
L_0x55a1f3e76960 .concat8 [ 32 32 1 0], L_0x55a1f3e602d0, L_0x55a1f3e76390, L_0x7fcc609e2218;
L_0x55a1f3e76aa0 .concat8 [ 1 32 32 0], L_0x7fcc609e21d0, L_0x55a1f3e60410, L_0x55a1f3e764d0;
S_0x55a1f2a58fd0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2a593b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f29981c0_0 .net "a", 31 0, L_0x55a1f3e605a0;  1 drivers
v0x55a1f29982a0_0 .net "b", 31 0, L_0x55a1f3e60640;  1 drivers
v0x55a1f298f6f0_0 .net "ca", 31 0, L_0x55a1f3e60410;  1 drivers
v0x55a1f298f7b0_0 .net "cin", 31 0, L_0x55a1f3e606e0;  1 drivers
v0x55a1f2995650_0 .net "sum", 31 0, L_0x55a1f3e602d0;  1 drivers
L_0x55a1f3e55260 .part L_0x55a1f3e605a0, 0, 16;
L_0x55a1f3e55300 .part L_0x55a1f3e60640, 0, 16;
L_0x55a1f3e553a0 .part L_0x55a1f3e606e0, 0, 16;
L_0x55a1f3e60000 .part L_0x55a1f3e605a0, 16, 16;
L_0x55a1f3e600f0 .part L_0x55a1f3e60640, 16, 16;
L_0x55a1f3e601e0 .part L_0x55a1f3e606e0, 16, 16;
L_0x55a1f3e602d0 .concat8 [ 16 16 0 0], L_0x55a1f3e54f60, L_0x55a1f3e5fd00;
L_0x55a1f3e60410 .concat8 [ 16 16 0 0], L_0x55a1f3e55000, L_0x55a1f3e5fda0;
S_0x55a1f2a56460 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2a58fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2a00ff0_0 .net "a", 15 0, L_0x55a1f3e55260;  1 drivers
v0x55a1f2a010d0_0 .net "b", 15 0, L_0x55a1f3e55300;  1 drivers
v0x55a1f29fcc70_0 .net "ca", 15 0, L_0x55a1f3e55000;  1 drivers
v0x55a1f29fcd30_0 .net "cin", 15 0, L_0x55a1f3e553a0;  1 drivers
v0x55a1f29fe0a0_0 .net "sum", 15 0, L_0x55a1f3e54f60;  1 drivers
L_0x55a1f3e4ce30 .part L_0x55a1f3e55260, 0, 4;
L_0x55a1f3e4ced0 .part L_0x55a1f3e55300, 0, 4;
L_0x55a1f3e4cf70 .part L_0x55a1f3e553a0, 0, 4;
L_0x55a1f3e4f700 .part L_0x55a1f3e55260, 4, 4;
L_0x55a1f3e4f7f0 .part L_0x55a1f3e55300, 4, 4;
L_0x55a1f3e4f8e0 .part L_0x55a1f3e553a0, 4, 4;
L_0x55a1f3e521c0 .part L_0x55a1f3e55260, 8, 4;
L_0x55a1f3e52260 .part L_0x55a1f3e55300, 8, 4;
L_0x55a1f3e52350 .part L_0x55a1f3e553a0, 8, 4;
L_0x55a1f3e54b60 .part L_0x55a1f3e55260, 12, 4;
L_0x55a1f3e54c90 .part L_0x55a1f3e55300, 12, 4;
L_0x55a1f3e54dc0 .part L_0x55a1f3e553a0, 12, 4;
L_0x55a1f3e54f60 .concat8 [ 4 4 4 4], L_0x55a1f3e4cc20, L_0x55a1f3e4f4f0, L_0x55a1f3e51fb0, L_0x55a1f3e54950;
L_0x55a1f3e55000 .concat8 [ 4 4 4 4], L_0x55a1f3e4ccc0, L_0x55a1f3e4f590, L_0x55a1f3e52050, L_0x55a1f3e549f0;
S_0x55a1f2a56080 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2a56460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a45480_0 .net "a", 3 0, L_0x55a1f3e4ce30;  1 drivers
v0x55a1f2a45580_0 .net "b", 3 0, L_0x55a1f3e4ced0;  1 drivers
v0x55a1f2a399c0_0 .net "ca", 3 0, L_0x55a1f3e4ccc0;  1 drivers
v0x55a1f2a39a80_0 .net "cin", 3 0, L_0x55a1f3e4cf70;  1 drivers
v0x55a1f2a42450_0 .net "sum", 3 0, L_0x55a1f3e4cc20;  1 drivers
L_0x55a1f3e4ac50 .part L_0x55a1f3e4ce30, 0, 1;
L_0x55a1f3e4ad80 .part L_0x55a1f3e4ced0, 0, 1;
L_0x55a1f3e4aeb0 .part L_0x55a1f3e4cf70, 0, 1;
L_0x55a1f3e4b4d0 .part L_0x55a1f3e4ce30, 1, 1;
L_0x55a1f3e4b600 .part L_0x55a1f3e4ced0, 1, 1;
L_0x55a1f3e4b730 .part L_0x55a1f3e4cf70, 1, 1;
L_0x55a1f3e4bdf0 .part L_0x55a1f3e4ce30, 2, 1;
L_0x55a1f3e4bf20 .part L_0x55a1f3e4ced0, 2, 1;
L_0x55a1f3e4c0a0 .part L_0x55a1f3e4cf70, 2, 1;
L_0x55a1f3e4c670 .part L_0x55a1f3e4ce30, 3, 1;
L_0x55a1f3e4c830 .part L_0x55a1f3e4ced0, 3, 1;
L_0x55a1f3e4c9f0 .part L_0x55a1f3e4cf70, 3, 1;
L_0x55a1f3e4cc20 .concat8 [ 1 1 1 1], L_0x55a1f3e48c20, L_0x55a1f3e4b050, L_0x55a1f3e4b8d0, L_0x55a1f3e4c240;
L_0x55a1f3e4ccc0 .concat8 [ 1 1 1 1], L_0x55a1f3e4ab40, L_0x55a1f3e4b3c0, L_0x55a1f3e4bce0, L_0x55a1f3e4c560;
S_0x55a1f2a530d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a56080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e49230 .functor XOR 1, L_0x55a1f3e4ac50, L_0x55a1f3e4ad80, C4<0>, C4<0>;
L_0x55a1f3e48c20 .functor XOR 1, L_0x55a1f3e49230, L_0x55a1f3e4aeb0, C4<0>, C4<0>;
L_0x55a1f3e4a840 .functor AND 1, L_0x55a1f3e4ac50, L_0x55a1f3e4ad80, C4<1>, C4<1>;
L_0x55a1f3e4a900 .functor AND 1, L_0x55a1f3e4ac50, L_0x55a1f3e4aeb0, C4<1>, C4<1>;
L_0x55a1f3e4a9c0 .functor OR 1, L_0x55a1f3e4a840, L_0x55a1f3e4a900, C4<0>, C4<0>;
L_0x55a1f3e4aad0 .functor AND 1, L_0x55a1f3e4aeb0, L_0x55a1f3e4ad80, C4<1>, C4<1>;
L_0x55a1f3e4ab40 .functor OR 1, L_0x55a1f3e4a9c0, L_0x55a1f3e4aad0, C4<0>, C4<0>;
v0x55a1f2a5a400_0 .net *"_s0", 0 0, L_0x55a1f3e49230;  1 drivers
v0x55a1f2a5a4a0_0 .net *"_s10", 0 0, L_0x55a1f3e4aad0;  1 drivers
v0x55a1f2a5b830_0 .net *"_s4", 0 0, L_0x55a1f3e4a840;  1 drivers
v0x55a1f2a5b900_0 .net *"_s6", 0 0, L_0x55a1f3e4a900;  1 drivers
v0x55a1f2a574b0_0 .net *"_s8", 0 0, L_0x55a1f3e4a9c0;  1 drivers
v0x55a1f2a588e0_0 .net "a", 0 0, L_0x55a1f3e4ac50;  1 drivers
v0x55a1f2a589a0_0 .net "b", 0 0, L_0x55a1f3e4ad80;  1 drivers
v0x55a1f2a54560_0 .net "ca", 0 0, L_0x55a1f3e4ab40;  1 drivers
v0x55a1f2a54600_0 .net "cin", 0 0, L_0x55a1f3e4aeb0;  1 drivers
v0x55a1f2a55a40_0 .net "sum", 0 0, L_0x55a1f3e48c20;  1 drivers
S_0x55a1f2a51650 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a56080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4afe0 .functor XOR 1, L_0x55a1f3e4b4d0, L_0x55a1f3e4b600, C4<0>, C4<0>;
L_0x55a1f3e4b050 .functor XOR 1, L_0x55a1f3e4afe0, L_0x55a1f3e4b730, C4<0>, C4<0>;
L_0x55a1f3e4b0c0 .functor AND 1, L_0x55a1f3e4b4d0, L_0x55a1f3e4b600, C4<1>, C4<1>;
L_0x55a1f3e4b180 .functor AND 1, L_0x55a1f3e4b4d0, L_0x55a1f3e4b730, C4<1>, C4<1>;
L_0x55a1f3e4b240 .functor OR 1, L_0x55a1f3e4b0c0, L_0x55a1f3e4b180, C4<0>, C4<0>;
L_0x55a1f3e4b350 .functor AND 1, L_0x55a1f3e4b730, L_0x55a1f3e4b600, C4<1>, C4<1>;
L_0x55a1f3e4b3c0 .functor OR 1, L_0x55a1f3e4b240, L_0x55a1f3e4b350, C4<0>, C4<0>;
v0x55a1f2a529e0_0 .net *"_s0", 0 0, L_0x55a1f3e4afe0;  1 drivers
v0x55a1f2a52aa0_0 .net *"_s10", 0 0, L_0x55a1f3e4b350;  1 drivers
v0x55a1f2a500e0_0 .net *"_s4", 0 0, L_0x55a1f3e4b0c0;  1 drivers
v0x55a1f2a501d0_0 .net *"_s6", 0 0, L_0x55a1f3e4b180;  1 drivers
v0x55a1f2a43790_0 .net *"_s8", 0 0, L_0x55a1f3e4b240;  1 drivers
v0x55a1f2a36e40_0 .net "a", 0 0, L_0x55a1f3e4b4d0;  1 drivers
v0x55a1f2a36f00_0 .net "b", 0 0, L_0x55a1f3e4b600;  1 drivers
v0x55a1f2a46310_0 .net "ca", 0 0, L_0x55a1f3e4b3c0;  1 drivers
v0x55a1f2a463b0_0 .net "cin", 0 0, L_0x55a1f3e4b730;  1 drivers
v0x55a1f2a4ee50_0 .net "sum", 0 0, L_0x55a1f3e4b050;  1 drivers
S_0x55a1f2a4e9c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a56080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4b860 .functor XOR 1, L_0x55a1f3e4bdf0, L_0x55a1f3e4bf20, C4<0>, C4<0>;
L_0x55a1f3e4b8d0 .functor XOR 1, L_0x55a1f3e4b860, L_0x55a1f3e4c0a0, C4<0>, C4<0>;
L_0x55a1f3e4b990 .functor AND 1, L_0x55a1f3e4bdf0, L_0x55a1f3e4bf20, C4<1>, C4<1>;
L_0x55a1f3e4baa0 .functor AND 1, L_0x55a1f3e4bdf0, L_0x55a1f3e4c0a0, C4<1>, C4<1>;
L_0x55a1f3e4bb60 .functor OR 1, L_0x55a1f3e4b990, L_0x55a1f3e4baa0, C4<0>, C4<0>;
L_0x55a1f3e4bc70 .functor AND 1, L_0x55a1f3e4c0a0, L_0x55a1f3e4bf20, C4<1>, C4<1>;
L_0x55a1f3e4bce0 .functor OR 1, L_0x55a1f3e4bb60, L_0x55a1f3e4bc70, C4<0>, C4<0>;
v0x55a1f2a45ef0_0 .net *"_s0", 0 0, L_0x55a1f3e4b860;  1 drivers
v0x55a1f2a45f90_0 .net *"_s10", 0 0, L_0x55a1f3e4bc70;  1 drivers
v0x55a1f2a4be50_0 .net *"_s4", 0 0, L_0x55a1f3e4b990;  1 drivers
v0x55a1f2a4bf20_0 .net *"_s6", 0 0, L_0x55a1f3e4baa0;  1 drivers
v0x55a1f2a4ba70_0 .net *"_s8", 0 0, L_0x55a1f3e4bb60;  1 drivers
v0x55a1f2a4bb50_0 .net "a", 0 0, L_0x55a1f3e4bdf0;  1 drivers
v0x55a1f2a48f00_0 .net "b", 0 0, L_0x55a1f3e4bf20;  1 drivers
v0x55a1f2a48fc0_0 .net "ca", 0 0, L_0x55a1f3e4bce0;  1 drivers
v0x55a1f2a48b20_0 .net "cin", 0 0, L_0x55a1f3e4c0a0;  1 drivers
v0x55a1f2a45b70_0 .net "sum", 0 0, L_0x55a1f3e4b8d0;  1 drivers
S_0x55a1f2a4cea0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a56080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4c1d0 .functor XOR 1, L_0x55a1f3e4c670, L_0x55a1f3e4c830, C4<0>, C4<0>;
L_0x55a1f3e4c240 .functor XOR 1, L_0x55a1f3e4c1d0, L_0x55a1f3e4c9f0, C4<0>, C4<0>;
L_0x55a1f3e4c2b0 .functor AND 1, L_0x55a1f3e4c670, L_0x55a1f3e4c830, C4<1>, C4<1>;
L_0x55a1f3e4c320 .functor AND 1, L_0x55a1f3e4c670, L_0x55a1f3e4c9f0, C4<1>, C4<1>;
L_0x55a1f3e4c3e0 .functor OR 1, L_0x55a1f3e4c2b0, L_0x55a1f3e4c320, C4<0>, C4<0>;
L_0x55a1f3e4c4f0 .functor AND 1, L_0x55a1f3e4c9f0, L_0x55a1f3e4c830, C4<1>, C4<1>;
L_0x55a1f3e4c560 .functor OR 1, L_0x55a1f3e4c3e0, L_0x55a1f3e4c4f0, C4<0>, C4<0>;
v0x55a1f2a4e2d0_0 .net *"_s0", 0 0, L_0x55a1f3e4c1d0;  1 drivers
v0x55a1f2a4e3b0_0 .net *"_s10", 0 0, L_0x55a1f3e4c4f0;  1 drivers
v0x55a1f2a49f50_0 .net *"_s4", 0 0, L_0x55a1f3e4c2b0;  1 drivers
v0x55a1f2a4a020_0 .net *"_s6", 0 0, L_0x55a1f3e4c320;  1 drivers
v0x55a1f2a4b380_0 .net *"_s8", 0 0, L_0x55a1f3e4c3e0;  1 drivers
v0x55a1f2a4b460_0 .net "a", 0 0, L_0x55a1f3e4c670;  1 drivers
v0x55a1f2a47000_0 .net "b", 0 0, L_0x55a1f3e4c830;  1 drivers
v0x55a1f2a470c0_0 .net "ca", 0 0, L_0x55a1f3e4c560;  1 drivers
v0x55a1f2a48430_0 .net "cin", 0 0, L_0x55a1f3e4c9f0;  1 drivers
v0x55a1f2a440f0_0 .net "sum", 0 0, L_0x55a1f3e4c240;  1 drivers
S_0x55a1f2a42070 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2a56460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a2f190_0 .net "a", 3 0, L_0x55a1f3e4f700;  1 drivers
v0x55a1f2a2f290_0 .net "b", 3 0, L_0x55a1f3e4f7f0;  1 drivers
v0x55a1f2a2ae50_0 .net "ca", 3 0, L_0x55a1f3e4f590;  1 drivers
v0x55a1f2a2af10_0 .net "cin", 3 0, L_0x55a1f3e4f8e0;  1 drivers
v0x55a1f2a2c1e0_0 .net "sum", 3 0, L_0x55a1f3e4f4f0;  1 drivers
L_0x55a1f3e4d530 .part L_0x55a1f3e4f700, 0, 1;
L_0x55a1f3e4d660 .part L_0x55a1f3e4f7f0, 0, 1;
L_0x55a1f3e4d790 .part L_0x55a1f3e4f8e0, 0, 1;
L_0x55a1f3e4dd60 .part L_0x55a1f3e4f700, 1, 1;
L_0x55a1f3e4de90 .part L_0x55a1f3e4f7f0, 1, 1;
L_0x55a1f3e4dfc0 .part L_0x55a1f3e4f8e0, 1, 1;
L_0x55a1f3e4e6c0 .part L_0x55a1f3e4f700, 2, 1;
L_0x55a1f3e4e7f0 .part L_0x55a1f3e4f7f0, 2, 1;
L_0x55a1f3e4e970 .part L_0x55a1f3e4f8e0, 2, 1;
L_0x55a1f3e4ef40 .part L_0x55a1f3e4f700, 3, 1;
L_0x55a1f3e4f100 .part L_0x55a1f3e4f7f0, 3, 1;
L_0x55a1f3e4f2c0 .part L_0x55a1f3e4f8e0, 3, 1;
L_0x55a1f3e4f4f0 .concat8 [ 1 1 1 1], L_0x55a1f3e4d010, L_0x55a1f3e4d930, L_0x55a1f3e4e160, L_0x55a1f3e4eb10;
L_0x55a1f3e4f590 .concat8 [ 1 1 1 1], L_0x55a1f3e4d420, L_0x55a1f3e4dc50, L_0x55a1f3e4e5b0, L_0x55a1f3e4ee30;
S_0x55a1f2a395a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a42070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4cbb0 .functor XOR 1, L_0x55a1f3e4d530, L_0x55a1f3e4d660, C4<0>, C4<0>;
L_0x55a1f3e4d010 .functor XOR 1, L_0x55a1f3e4cbb0, L_0x55a1f3e4d790, C4<0>, C4<0>;
L_0x55a1f3e4d0d0 .functor AND 1, L_0x55a1f3e4d530, L_0x55a1f3e4d660, C4<1>, C4<1>;
L_0x55a1f3e4d1e0 .functor AND 1, L_0x55a1f3e4d530, L_0x55a1f3e4d790, C4<1>, C4<1>;
L_0x55a1f3e4d2a0 .functor OR 1, L_0x55a1f3e4d0d0, L_0x55a1f3e4d1e0, C4<0>, C4<0>;
L_0x55a1f3e4d3b0 .functor AND 1, L_0x55a1f3e4d790, L_0x55a1f3e4d660, C4<1>, C4<1>;
L_0x55a1f3e4d420 .functor OR 1, L_0x55a1f3e4d2a0, L_0x55a1f3e4d3b0, C4<0>, C4<0>;
v0x55a1f2a3f500_0 .net *"_s0", 0 0, L_0x55a1f3e4cbb0;  1 drivers
v0x55a1f2a3f5a0_0 .net *"_s10", 0 0, L_0x55a1f3e4d3b0;  1 drivers
v0x55a1f2a3f120_0 .net *"_s4", 0 0, L_0x55a1f3e4d0d0;  1 drivers
v0x55a1f2a3f210_0 .net *"_s6", 0 0, L_0x55a1f3e4d1e0;  1 drivers
v0x55a1f2a3c5b0_0 .net *"_s8", 0 0, L_0x55a1f3e4d2a0;  1 drivers
v0x55a1f2a3c1d0_0 .net "a", 0 0, L_0x55a1f3e4d530;  1 drivers
v0x55a1f2a3c290_0 .net "b", 0 0, L_0x55a1f3e4d660;  1 drivers
v0x55a1f2a39220_0 .net "ca", 0 0, L_0x55a1f3e4d420;  1 drivers
v0x55a1f2a392c0_0 .net "cin", 0 0, L_0x55a1f3e4d790;  1 drivers
v0x55a1f2a40600_0 .net "sum", 0 0, L_0x55a1f3e4d010;  1 drivers
S_0x55a1f2a41980 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a42070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4d8c0 .functor XOR 1, L_0x55a1f3e4dd60, L_0x55a1f3e4de90, C4<0>, C4<0>;
L_0x55a1f3e4d930 .functor XOR 1, L_0x55a1f3e4d8c0, L_0x55a1f3e4dfc0, C4<0>, C4<0>;
L_0x55a1f3e4d9a0 .functor AND 1, L_0x55a1f3e4dd60, L_0x55a1f3e4de90, C4<1>, C4<1>;
L_0x55a1f3e4da10 .functor AND 1, L_0x55a1f3e4dd60, L_0x55a1f3e4dfc0, C4<1>, C4<1>;
L_0x55a1f3e4dad0 .functor OR 1, L_0x55a1f3e4d9a0, L_0x55a1f3e4da10, C4<0>, C4<0>;
L_0x55a1f3e4dbe0 .functor AND 1, L_0x55a1f3e4dfc0, L_0x55a1f3e4de90, C4<1>, C4<1>;
L_0x55a1f3e4dc50 .functor OR 1, L_0x55a1f3e4dad0, L_0x55a1f3e4dbe0, C4<0>, C4<0>;
v0x55a1f2a3d600_0 .net *"_s0", 0 0, L_0x55a1f3e4d8c0;  1 drivers
v0x55a1f2a3d6c0_0 .net *"_s10", 0 0, L_0x55a1f3e4dbe0;  1 drivers
v0x55a1f2a3ea30_0 .net *"_s4", 0 0, L_0x55a1f3e4d9a0;  1 drivers
v0x55a1f2a3eb20_0 .net *"_s6", 0 0, L_0x55a1f3e4da10;  1 drivers
v0x55a1f2a3a6b0_0 .net *"_s8", 0 0, L_0x55a1f3e4dad0;  1 drivers
v0x55a1f2a3bae0_0 .net "a", 0 0, L_0x55a1f3e4dd60;  1 drivers
v0x55a1f2a3bba0_0 .net "b", 0 0, L_0x55a1f3e4de90;  1 drivers
v0x55a1f2a377a0_0 .net "ca", 0 0, L_0x55a1f3e4dc50;  1 drivers
v0x55a1f2a37860_0 .net "cin", 0 0, L_0x55a1f3e4dfc0;  1 drivers
v0x55a1f2a38be0_0 .net "sum", 0 0, L_0x55a1f3e4d930;  1 drivers
S_0x55a1f2a2d070 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a42070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4e0f0 .functor XOR 1, L_0x55a1f3e4e6c0, L_0x55a1f3e4e7f0, C4<0>, C4<0>;
L_0x55a1f3e4e160 .functor XOR 1, L_0x55a1f3e4e0f0, L_0x55a1f3e4e970, C4<0>, C4<0>;
L_0x55a1f3e4e220 .functor AND 1, L_0x55a1f3e4e6c0, L_0x55a1f3e4e7f0, C4<1>, C4<1>;
L_0x55a1f3e4e330 .functor AND 1, L_0x55a1f3e4e6c0, L_0x55a1f3e4e970, C4<1>, C4<1>;
L_0x55a1f3e4e3f0 .functor OR 1, L_0x55a1f3e4e220, L_0x55a1f3e4e330, C4<0>, C4<0>;
L_0x55a1f3e4e500 .functor AND 1, L_0x55a1f3e4e970, L_0x55a1f3e4e7f0, C4<1>, C4<1>;
L_0x55a1f3e4e5b0 .functor OR 1, L_0x55a1f3e4e3f0, L_0x55a1f3e4e500, C4<0>, C4<0>;
v0x55a1f2a35b00_0 .net *"_s0", 0 0, L_0x55a1f3e4e0f0;  1 drivers
v0x55a1f2a35bc0_0 .net *"_s10", 0 0, L_0x55a1f3e4e500;  1 drivers
v0x55a1f2a35720_0 .net *"_s4", 0 0, L_0x55a1f3e4e220;  1 drivers
v0x55a1f2a35810_0 .net *"_s6", 0 0, L_0x55a1f3e4e330;  1 drivers
v0x55a1f2a2cc50_0 .net *"_s8", 0 0, L_0x55a1f3e4e3f0;  1 drivers
v0x55a1f2a32bb0_0 .net "a", 0 0, L_0x55a1f3e4e6c0;  1 drivers
v0x55a1f2a32c70_0 .net "b", 0 0, L_0x55a1f3e4e7f0;  1 drivers
v0x55a1f2a327d0_0 .net "ca", 0 0, L_0x55a1f3e4e5b0;  1 drivers
v0x55a1f2a32870_0 .net "cin", 0 0, L_0x55a1f3e4e970;  1 drivers
v0x55a1f2a2fd10_0 .net "sum", 0 0, L_0x55a1f3e4e160;  1 drivers
S_0x55a1f2a2f880 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a42070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4eaa0 .functor XOR 1, L_0x55a1f3e4ef40, L_0x55a1f3e4f100, C4<0>, C4<0>;
L_0x55a1f3e4eb10 .functor XOR 1, L_0x55a1f3e4eaa0, L_0x55a1f3e4f2c0, C4<0>, C4<0>;
L_0x55a1f3e4eb80 .functor AND 1, L_0x55a1f3e4ef40, L_0x55a1f3e4f100, C4<1>, C4<1>;
L_0x55a1f3e4ebf0 .functor AND 1, L_0x55a1f3e4ef40, L_0x55a1f3e4f2c0, C4<1>, C4<1>;
L_0x55a1f3e4ecb0 .functor OR 1, L_0x55a1f3e4eb80, L_0x55a1f3e4ebf0, C4<0>, C4<0>;
L_0x55a1f3e4edc0 .functor AND 1, L_0x55a1f3e4f2c0, L_0x55a1f3e4f100, C4<1>, C4<1>;
L_0x55a1f3e4ee30 .functor OR 1, L_0x55a1f3e4ecb0, L_0x55a1f3e4edc0, C4<0>, C4<0>;
v0x55a1f2a2c8d0_0 .net *"_s0", 0 0, L_0x55a1f3e4eaa0;  1 drivers
v0x55a1f2a2c9b0_0 .net *"_s10", 0 0, L_0x55a1f3e4edc0;  1 drivers
v0x55a1f2a33c00_0 .net *"_s4", 0 0, L_0x55a1f3e4eb80;  1 drivers
v0x55a1f2a33cc0_0 .net *"_s6", 0 0, L_0x55a1f3e4ebf0;  1 drivers
v0x55a1f2a35030_0 .net *"_s8", 0 0, L_0x55a1f3e4ecb0;  1 drivers
v0x55a1f2a30cb0_0 .net "a", 0 0, L_0x55a1f3e4ef40;  1 drivers
v0x55a1f2a30d70_0 .net "b", 0 0, L_0x55a1f3e4f100;  1 drivers
v0x55a1f2a320e0_0 .net "ca", 0 0, L_0x55a1f3e4ee30;  1 drivers
v0x55a1f2a32180_0 .net "cin", 0 0, L_0x55a1f3e4f2c0;  1 drivers
v0x55a1f2a2de10_0 .net "sum", 0 0, L_0x55a1f3e4eb10;  1 drivers
S_0x55a1f2a20630 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2a56460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a18e60_0 .net "a", 3 0, L_0x55a1f3e521c0;  1 drivers
v0x55a1f2a18f60_0 .net "b", 3 0, L_0x55a1f3e52260;  1 drivers
v0x55a1f2a1a290_0 .net "ca", 3 0, L_0x55a1f3e52050;  1 drivers
v0x55a1f2a1a350_0 .net "cin", 3 0, L_0x55a1f3e52350;  1 drivers
v0x55a1f2a15f10_0 .net "sum", 3 0, L_0x55a1f3e51fb0;  1 drivers
L_0x55a1f3e4ff70 .part L_0x55a1f3e521c0, 0, 1;
L_0x55a1f3e500a0 .part L_0x55a1f3e52260, 0, 1;
L_0x55a1f3e501d0 .part L_0x55a1f3e52350, 0, 1;
L_0x55a1f3e507e0 .part L_0x55a1f3e521c0, 1, 1;
L_0x55a1f3e50910 .part L_0x55a1f3e52260, 1, 1;
L_0x55a1f3e50a40 .part L_0x55a1f3e52350, 1, 1;
L_0x55a1f3e51180 .part L_0x55a1f3e521c0, 2, 1;
L_0x55a1f3e512b0 .part L_0x55a1f3e52260, 2, 1;
L_0x55a1f3e51430 .part L_0x55a1f3e52350, 2, 1;
L_0x55a1f3e51a00 .part L_0x55a1f3e521c0, 3, 1;
L_0x55a1f3e51bc0 .part L_0x55a1f3e52260, 3, 1;
L_0x55a1f3e51d80 .part L_0x55a1f3e52350, 3, 1;
L_0x55a1f3e51fb0 .concat8 [ 1 1 1 1], L_0x55a1f3e4fa10, L_0x55a1f3e50370, L_0x55a1f3e50c20, L_0x55a1f3e515d0;
L_0x55a1f3e52050 .concat8 [ 1 1 1 1], L_0x55a1f3e4fe60, L_0x55a1f3e506d0, L_0x55a1f3e51070, L_0x55a1f3e518f0;
S_0x55a1f2a290c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a20630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e4f480 .functor XOR 1, L_0x55a1f3e4ff70, L_0x55a1f3e500a0, C4<0>, C4<0>;
L_0x55a1f3e4fa10 .functor XOR 1, L_0x55a1f3e4f480, L_0x55a1f3e501d0, C4<0>, C4<0>;
L_0x55a1f3e4fad0 .functor AND 1, L_0x55a1f3e4ff70, L_0x55a1f3e500a0, C4<1>, C4<1>;
L_0x55a1f3e4fbe0 .functor AND 1, L_0x55a1f3e4ff70, L_0x55a1f3e501d0, C4<1>, C4<1>;
L_0x55a1f3e4fca0 .functor OR 1, L_0x55a1f3e4fad0, L_0x55a1f3e4fbe0, C4<0>, C4<0>;
L_0x55a1f3e4fdb0 .functor AND 1, L_0x55a1f3e501d0, L_0x55a1f3e500a0, C4<1>, C4<1>;
L_0x55a1f3e4fe60 .functor OR 1, L_0x55a1f3e4fca0, L_0x55a1f3e4fdb0, C4<0>, C4<0>;
v0x55a1f2a28ce0_0 .net *"_s0", 0 0, L_0x55a1f3e4f480;  1 drivers
v0x55a1f2a28d80_0 .net *"_s10", 0 0, L_0x55a1f3e4fdb0;  1 drivers
v0x55a1f2a20210_0 .net *"_s4", 0 0, L_0x55a1f3e4fad0;  1 drivers
v0x55a1f2a20300_0 .net *"_s6", 0 0, L_0x55a1f3e4fbe0;  1 drivers
v0x55a1f2a26170_0 .net *"_s8", 0 0, L_0x55a1f3e4fca0;  1 drivers
v0x55a1f2a25d90_0 .net "a", 0 0, L_0x55a1f3e4ff70;  1 drivers
v0x55a1f2a25e50_0 .net "b", 0 0, L_0x55a1f3e500a0;  1 drivers
v0x55a1f2a23220_0 .net "ca", 0 0, L_0x55a1f3e4fe60;  1 drivers
v0x55a1f2a232c0_0 .net "cin", 0 0, L_0x55a1f3e501d0;  1 drivers
v0x55a1f2a22e40_0 .net "sum", 0 0, L_0x55a1f3e4fa10;  1 drivers
S_0x55a1f2a1fe90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a20630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e50300 .functor XOR 1, L_0x55a1f3e507e0, L_0x55a1f3e50910, C4<0>, C4<0>;
L_0x55a1f3e50370 .functor XOR 1, L_0x55a1f3e50300, L_0x55a1f3e50a40, C4<0>, C4<0>;
L_0x55a1f3e503e0 .functor AND 1, L_0x55a1f3e507e0, L_0x55a1f3e50910, C4<1>, C4<1>;
L_0x55a1f3e50450 .functor AND 1, L_0x55a1f3e507e0, L_0x55a1f3e50a40, C4<1>, C4<1>;
L_0x55a1f3e50510 .functor OR 1, L_0x55a1f3e503e0, L_0x55a1f3e50450, C4<0>, C4<0>;
L_0x55a1f3e50620 .functor AND 1, L_0x55a1f3e50a40, L_0x55a1f3e50910, C4<1>, C4<1>;
L_0x55a1f3e506d0 .functor OR 1, L_0x55a1f3e50510, L_0x55a1f3e50620, C4<0>, C4<0>;
v0x55a1f2a271c0_0 .net *"_s0", 0 0, L_0x55a1f3e50300;  1 drivers
v0x55a1f2a272a0_0 .net *"_s10", 0 0, L_0x55a1f3e50620;  1 drivers
v0x55a1f2a285f0_0 .net *"_s4", 0 0, L_0x55a1f3e503e0;  1 drivers
v0x55a1f2a286c0_0 .net *"_s6", 0 0, L_0x55a1f3e50450;  1 drivers
v0x55a1f2a24270_0 .net *"_s8", 0 0, L_0x55a1f3e50510;  1 drivers
v0x55a1f2a24350_0 .net "a", 0 0, L_0x55a1f3e507e0;  1 drivers
v0x55a1f2a256a0_0 .net "b", 0 0, L_0x55a1f3e50910;  1 drivers
v0x55a1f2a25760_0 .net "ca", 0 0, L_0x55a1f3e506d0;  1 drivers
v0x55a1f2a21320_0 .net "cin", 0 0, L_0x55a1f3e50a40;  1 drivers
v0x55a1f2a22750_0 .net "sum", 0 0, L_0x55a1f3e50370;  1 drivers
S_0x55a1f2a1e370 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a20630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e50bb0 .functor XOR 1, L_0x55a1f3e51180, L_0x55a1f3e512b0, C4<0>, C4<0>;
L_0x55a1f3e50c20 .functor XOR 1, L_0x55a1f3e50bb0, L_0x55a1f3e51430, C4<0>, C4<0>;
L_0x55a1f3e50ce0 .functor AND 1, L_0x55a1f3e51180, L_0x55a1f3e512b0, C4<1>, C4<1>;
L_0x55a1f3e50df0 .functor AND 1, L_0x55a1f3e51180, L_0x55a1f3e51430, C4<1>, C4<1>;
L_0x55a1f3e50eb0 .functor OR 1, L_0x55a1f3e50ce0, L_0x55a1f3e50df0, C4<0>, C4<0>;
L_0x55a1f3e50fc0 .functor AND 1, L_0x55a1f3e51430, L_0x55a1f3e512b0, C4<1>, C4<1>;
L_0x55a1f3e51070 .functor OR 1, L_0x55a1f3e50eb0, L_0x55a1f3e50fc0, C4<0>, C4<0>;
v0x55a1f2a1f7a0_0 .net *"_s0", 0 0, L_0x55a1f3e50bb0;  1 drivers
v0x55a1f2a1f860_0 .net *"_s10", 0 0, L_0x55a1f3e50fc0;  1 drivers
v0x55a1f2a1cc10_0 .net *"_s4", 0 0, L_0x55a1f3e50ce0;  1 drivers
v0x55a1f2a1cd00_0 .net *"_s6", 0 0, L_0x55a1f3e50df0;  1 drivers
v0x55a1f2a0f750_0 .net *"_s8", 0 0, L_0x55a1f3e50eb0;  1 drivers
v0x55a1f2a02e00_0 .net "a", 0 0, L_0x55a1f3e51180;  1 drivers
v0x55a1f2a02ec0_0 .net "b", 0 0, L_0x55a1f3e512b0;  1 drivers
v0x55a1f2a122d0_0 .net "ca", 0 0, L_0x55a1f3e51070;  1 drivers
v0x55a1f2a12370_0 .net "cin", 0 0, L_0x55a1f3e51430;  1 drivers
v0x55a1f2a1ae10_0 .net "sum", 0 0, L_0x55a1f3e50c20;  1 drivers
S_0x55a1f2a1a980 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a20630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e51560 .functor XOR 1, L_0x55a1f3e51a00, L_0x55a1f3e51bc0, C4<0>, C4<0>;
L_0x55a1f3e515d0 .functor XOR 1, L_0x55a1f3e51560, L_0x55a1f3e51d80, C4<0>, C4<0>;
L_0x55a1f3e51640 .functor AND 1, L_0x55a1f3e51a00, L_0x55a1f3e51bc0, C4<1>, C4<1>;
L_0x55a1f3e516b0 .functor AND 1, L_0x55a1f3e51a00, L_0x55a1f3e51d80, C4<1>, C4<1>;
L_0x55a1f3e51770 .functor OR 1, L_0x55a1f3e51640, L_0x55a1f3e516b0, C4<0>, C4<0>;
L_0x55a1f3e51880 .functor AND 1, L_0x55a1f3e51d80, L_0x55a1f3e51bc0, C4<1>, C4<1>;
L_0x55a1f3e518f0 .functor OR 1, L_0x55a1f3e51770, L_0x55a1f3e51880, C4<0>, C4<0>;
v0x55a1f2a11eb0_0 .net *"_s0", 0 0, L_0x55a1f3e51560;  1 drivers
v0x55a1f2a11f90_0 .net *"_s10", 0 0, L_0x55a1f3e51880;  1 drivers
v0x55a1f2a17e10_0 .net *"_s4", 0 0, L_0x55a1f3e51640;  1 drivers
v0x55a1f2a17ed0_0 .net *"_s6", 0 0, L_0x55a1f3e516b0;  1 drivers
v0x55a1f2a17a30_0 .net *"_s8", 0 0, L_0x55a1f3e51770;  1 drivers
v0x55a1f2a14ec0_0 .net "a", 0 0, L_0x55a1f3e51a00;  1 drivers
v0x55a1f2a14f80_0 .net "b", 0 0, L_0x55a1f3e51bc0;  1 drivers
v0x55a1f2a14ae0_0 .net "ca", 0 0, L_0x55a1f3e518f0;  1 drivers
v0x55a1f2a14b80_0 .net "cin", 0 0, L_0x55a1f3e51d80;  1 drivers
v0x55a1f2a11be0_0 .net "sum", 0 0, L_0x55a1f3e515d0;  1 drivers
S_0x55a1f2a17340 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2a56460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29fb840_0 .net "a", 3 0, L_0x55a1f3e54b60;  1 drivers
v0x55a1f29fb940_0 .net "b", 3 0, L_0x55a1f3e54c90;  1 drivers
v0x55a1f29f8890_0 .net "ca", 3 0, L_0x55a1f3e549f0;  1 drivers
v0x55a1f29f8950_0 .net "cin", 3 0, L_0x55a1f3e54dc0;  1 drivers
v0x55a1f29ffbc0_0 .net "sum", 3 0, L_0x55a1f3e54950;  1 drivers
L_0x55a1f3e52910 .part L_0x55a1f3e54b60, 0, 1;
L_0x55a1f3e52a40 .part L_0x55a1f3e54c90, 0, 1;
L_0x55a1f3e52b70 .part L_0x55a1f3e54dc0, 0, 1;
L_0x55a1f3e53180 .part L_0x55a1f3e54b60, 1, 1;
L_0x55a1f3e532b0 .part L_0x55a1f3e54c90, 1, 1;
L_0x55a1f3e533e0 .part L_0x55a1f3e54dc0, 1, 1;
L_0x55a1f3e53b20 .part L_0x55a1f3e54b60, 2, 1;
L_0x55a1f3e53c50 .part L_0x55a1f3e54c90, 2, 1;
L_0x55a1f3e53dd0 .part L_0x55a1f3e54dc0, 2, 1;
L_0x55a1f3e543a0 .part L_0x55a1f3e54b60, 3, 1;
L_0x55a1f3e54560 .part L_0x55a1f3e54c90, 3, 1;
L_0x55a1f3e54720 .part L_0x55a1f3e54dc0, 3, 1;
L_0x55a1f3e54950 .concat8 [ 1 1 1 1], L_0x55a1f3e523f0, L_0x55a1f3e52d10, L_0x55a1f3e535c0, L_0x55a1f3e53f70;
L_0x55a1f3e549f0 .concat8 [ 1 1 1 1], L_0x55a1f3e52800, L_0x55a1f3e53070, L_0x55a1f3e53a10, L_0x55a1f3e54290;
S_0x55a1f2a12fc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a17340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e51f40 .functor XOR 1, L_0x55a1f3e52910, L_0x55a1f3e52a40, C4<0>, C4<0>;
L_0x55a1f3e523f0 .functor XOR 1, L_0x55a1f3e51f40, L_0x55a1f3e52b70, C4<0>, C4<0>;
L_0x55a1f3e524b0 .functor AND 1, L_0x55a1f3e52910, L_0x55a1f3e52a40, C4<1>, C4<1>;
L_0x55a1f3e525c0 .functor AND 1, L_0x55a1f3e52910, L_0x55a1f3e52b70, C4<1>, C4<1>;
L_0x55a1f3e52680 .functor OR 1, L_0x55a1f3e524b0, L_0x55a1f3e525c0, C4<0>, C4<0>;
L_0x55a1f3e52790 .functor AND 1, L_0x55a1f3e52b70, L_0x55a1f3e52a40, C4<1>, C4<1>;
L_0x55a1f3e52800 .functor OR 1, L_0x55a1f3e52680, L_0x55a1f3e52790, C4<0>, C4<0>;
v0x55a1f2a143f0_0 .net *"_s0", 0 0, L_0x55a1f3e51f40;  1 drivers
v0x55a1f2a14490_0 .net *"_s10", 0 0, L_0x55a1f3e52790;  1 drivers
v0x55a1f2a100b0_0 .net *"_s4", 0 0, L_0x55a1f3e524b0;  1 drivers
v0x55a1f2a101a0_0 .net *"_s6", 0 0, L_0x55a1f3e525c0;  1 drivers
v0x55a1f2a11440_0 .net *"_s8", 0 0, L_0x55a1f3e52680;  1 drivers
v0x55a1f2a05980_0 .net "a", 0 0, L_0x55a1f3e52910;  1 drivers
v0x55a1f2a05a40_0 .net "b", 0 0, L_0x55a1f3e52a40;  1 drivers
v0x55a1f2a0e410_0 .net "ca", 0 0, L_0x55a1f3e52800;  1 drivers
v0x55a1f2a0e4b0_0 .net "cin", 0 0, L_0x55a1f3e52b70;  1 drivers
v0x55a1f2a0e0e0_0 .net "sum", 0 0, L_0x55a1f3e523f0;  1 drivers
S_0x55a1f2a05560 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a17340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e52ca0 .functor XOR 1, L_0x55a1f3e53180, L_0x55a1f3e532b0, C4<0>, C4<0>;
L_0x55a1f3e52d10 .functor XOR 1, L_0x55a1f3e52ca0, L_0x55a1f3e533e0, C4<0>, C4<0>;
L_0x55a1f3e52d80 .functor AND 1, L_0x55a1f3e53180, L_0x55a1f3e532b0, C4<1>, C4<1>;
L_0x55a1f3e52df0 .functor AND 1, L_0x55a1f3e53180, L_0x55a1f3e533e0, C4<1>, C4<1>;
L_0x55a1f3e52eb0 .functor OR 1, L_0x55a1f3e52d80, L_0x55a1f3e52df0, C4<0>, C4<0>;
L_0x55a1f3e52fc0 .functor AND 1, L_0x55a1f3e533e0, L_0x55a1f3e532b0, C4<1>, C4<1>;
L_0x55a1f3e53070 .functor OR 1, L_0x55a1f3e52eb0, L_0x55a1f3e52fc0, C4<0>, C4<0>;
v0x55a1f2a0b4c0_0 .net *"_s0", 0 0, L_0x55a1f3e52ca0;  1 drivers
v0x55a1f2a0b580_0 .net *"_s10", 0 0, L_0x55a1f3e52fc0;  1 drivers
v0x55a1f2a0b0e0_0 .net *"_s4", 0 0, L_0x55a1f3e52d80;  1 drivers
v0x55a1f2a0b1d0_0 .net *"_s6", 0 0, L_0x55a1f3e52df0;  1 drivers
v0x55a1f2a08570_0 .net *"_s8", 0 0, L_0x55a1f3e52eb0;  1 drivers
v0x55a1f2a08190_0 .net "a", 0 0, L_0x55a1f3e53180;  1 drivers
v0x55a1f2a08250_0 .net "b", 0 0, L_0x55a1f3e532b0;  1 drivers
v0x55a1f2a051e0_0 .net "ca", 0 0, L_0x55a1f3e53070;  1 drivers
v0x55a1f2a052a0_0 .net "cin", 0 0, L_0x55a1f3e533e0;  1 drivers
v0x55a1f2a0c5c0_0 .net "sum", 0 0, L_0x55a1f3e52d10;  1 drivers
S_0x55a1f2a0d940 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a17340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e53550 .functor XOR 1, L_0x55a1f3e53b20, L_0x55a1f3e53c50, C4<0>, C4<0>;
L_0x55a1f3e535c0 .functor XOR 1, L_0x55a1f3e53550, L_0x55a1f3e53dd0, C4<0>, C4<0>;
L_0x55a1f3e53680 .functor AND 1, L_0x55a1f3e53b20, L_0x55a1f3e53c50, C4<1>, C4<1>;
L_0x55a1f3e53790 .functor AND 1, L_0x55a1f3e53b20, L_0x55a1f3e53dd0, C4<1>, C4<1>;
L_0x55a1f3e53850 .functor OR 1, L_0x55a1f3e53680, L_0x55a1f3e53790, C4<0>, C4<0>;
L_0x55a1f3e53960 .functor AND 1, L_0x55a1f3e53dd0, L_0x55a1f3e53c50, C4<1>, C4<1>;
L_0x55a1f3e53a10 .functor OR 1, L_0x55a1f3e53850, L_0x55a1f3e53960, C4<0>, C4<0>;
v0x55a1f2a095c0_0 .net *"_s0", 0 0, L_0x55a1f3e53550;  1 drivers
v0x55a1f2a09680_0 .net *"_s10", 0 0, L_0x55a1f3e53960;  1 drivers
v0x55a1f2a0a9f0_0 .net *"_s4", 0 0, L_0x55a1f3e53680;  1 drivers
v0x55a1f2a0aae0_0 .net *"_s6", 0 0, L_0x55a1f3e53790;  1 drivers
v0x55a1f2a06670_0 .net *"_s8", 0 0, L_0x55a1f3e53850;  1 drivers
v0x55a1f2a07aa0_0 .net "a", 0 0, L_0x55a1f3e53b20;  1 drivers
v0x55a1f2a07b60_0 .net "b", 0 0, L_0x55a1f3e53c50;  1 drivers
v0x55a1f2a03760_0 .net "ca", 0 0, L_0x55a1f3e53a10;  1 drivers
v0x55a1f2a03800_0 .net "cin", 0 0, L_0x55a1f3e53dd0;  1 drivers
v0x55a1f2a04ba0_0 .net "sum", 0 0, L_0x55a1f3e535c0;  1 drivers
S_0x55a1f29f9030 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a17340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e53f00 .functor XOR 1, L_0x55a1f3e543a0, L_0x55a1f3e54560, C4<0>, C4<0>;
L_0x55a1f3e53f70 .functor XOR 1, L_0x55a1f3e53f00, L_0x55a1f3e54720, C4<0>, C4<0>;
L_0x55a1f3e53fe0 .functor AND 1, L_0x55a1f3e543a0, L_0x55a1f3e54560, C4<1>, C4<1>;
L_0x55a1f3e54050 .functor AND 1, L_0x55a1f3e543a0, L_0x55a1f3e54720, C4<1>, C4<1>;
L_0x55a1f3e54110 .functor OR 1, L_0x55a1f3e53fe0, L_0x55a1f3e54050, C4<0>, C4<0>;
L_0x55a1f3e54220 .functor AND 1, L_0x55a1f3e54720, L_0x55a1f3e54560, C4<1>, C4<1>;
L_0x55a1f3e54290 .functor OR 1, L_0x55a1f3e54110, L_0x55a1f3e54220, C4<0>, C4<0>;
v0x55a1f2a01ac0_0 .net *"_s0", 0 0, L_0x55a1f3e53f00;  1 drivers
v0x55a1f2a01ba0_0 .net *"_s10", 0 0, L_0x55a1f3e54220;  1 drivers
v0x55a1f2a016e0_0 .net *"_s4", 0 0, L_0x55a1f3e53fe0;  1 drivers
v0x55a1f2a017a0_0 .net *"_s6", 0 0, L_0x55a1f3e54050;  1 drivers
v0x55a1f29f8c10_0 .net *"_s8", 0 0, L_0x55a1f3e54110;  1 drivers
v0x55a1f29feb70_0 .net "a", 0 0, L_0x55a1f3e543a0;  1 drivers
v0x55a1f29fec30_0 .net "b", 0 0, L_0x55a1f3e54560;  1 drivers
v0x55a1f29fe790_0 .net "ca", 0 0, L_0x55a1f3e54290;  1 drivers
v0x55a1f29fe830_0 .net "cin", 0 0, L_0x55a1f3e54720;  1 drivers
v0x55a1f29fbcd0_0 .net "sum", 0 0, L_0x55a1f3e53f70;  1 drivers
S_0x55a1f29f9d20 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2a58fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f299b5d0_0 .net "a", 15 0, L_0x55a1f3e60000;  1 drivers
v0x55a1f299b6b0_0 .net "b", 15 0, L_0x55a1f3e600f0;  1 drivers
v0x55a1f298fb10_0 .net "ca", 15 0, L_0x55a1f3e5fda0;  1 drivers
v0x55a1f298fbd0_0 .net "cin", 15 0, L_0x55a1f3e601e0;  1 drivers
v0x55a1f29985a0_0 .net "sum", 15 0, L_0x55a1f3e5fd00;  1 drivers
L_0x55a1f3e57b80 .part L_0x55a1f3e60000, 0, 4;
L_0x55a1f3e57c20 .part L_0x55a1f3e600f0, 0, 4;
L_0x55a1f3e57cc0 .part L_0x55a1f3e601e0, 0, 4;
L_0x55a1f3e5a510 .part L_0x55a1f3e60000, 4, 4;
L_0x55a1f3e5a600 .part L_0x55a1f3e600f0, 4, 4;
L_0x55a1f3e5a6f0 .part L_0x55a1f3e601e0, 4, 4;
L_0x55a1f3e5cfd0 .part L_0x55a1f3e60000, 8, 4;
L_0x55a1f3e5d070 .part L_0x55a1f3e600f0, 8, 4;
L_0x55a1f3e5d160 .part L_0x55a1f3e601e0, 8, 4;
L_0x55a1f3e5f900 .part L_0x55a1f3e60000, 12, 4;
L_0x55a1f3e5fa30 .part L_0x55a1f3e600f0, 12, 4;
L_0x55a1f3e5fb60 .part L_0x55a1f3e601e0, 12, 4;
L_0x55a1f3e5fd00 .concat8 [ 4 4 4 4], L_0x55a1f3e57970, L_0x55a1f3e5a300, L_0x55a1f3e5cdc0, L_0x55a1f3e5f6f0;
L_0x55a1f3e5fda0 .concat8 [ 4 4 4 4], L_0x55a1f3e57a10, L_0x55a1f3e5a3a0, L_0x55a1f3e5ce60, L_0x55a1f3e5f790;
S_0x55a1f29fb150 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f29f9d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29e1c80_0 .net "a", 3 0, L_0x55a1f3e57b80;  1 drivers
v0x55a1f29e1d80_0 .net "b", 3 0, L_0x55a1f3e57c20;  1 drivers
v0x55a1f29e18a0_0 .net "ca", 3 0, L_0x55a1f3e57a10;  1 drivers
v0x55a1f29e1960_0 .net "cin", 3 0, L_0x55a1f3e57cc0;  1 drivers
v0x55a1f29de8f0_0 .net "sum", 3 0, L_0x55a1f3e57970;  1 drivers
L_0x55a1f3e55930 .part L_0x55a1f3e57b80, 0, 1;
L_0x55a1f3e55a60 .part L_0x55a1f3e57c20, 0, 1;
L_0x55a1f3e55b90 .part L_0x55a1f3e57cc0, 0, 1;
L_0x55a1f3e561a0 .part L_0x55a1f3e57b80, 1, 1;
L_0x55a1f3e562d0 .part L_0x55a1f3e57c20, 1, 1;
L_0x55a1f3e56400 .part L_0x55a1f3e57cc0, 1, 1;
L_0x55a1f3e56b40 .part L_0x55a1f3e57b80, 2, 1;
L_0x55a1f3e56c70 .part L_0x55a1f3e57c20, 2, 1;
L_0x55a1f3e56df0 .part L_0x55a1f3e57cc0, 2, 1;
L_0x55a1f3e573c0 .part L_0x55a1f3e57b80, 3, 1;
L_0x55a1f3e57580 .part L_0x55a1f3e57c20, 3, 1;
L_0x55a1f3e57740 .part L_0x55a1f3e57cc0, 3, 1;
L_0x55a1f3e57970 .concat8 [ 1 1 1 1], L_0x55a1f3e548e0, L_0x55a1f3e55d30, L_0x55a1f3e565e0, L_0x55a1f3e56f90;
L_0x55a1f3e57a10 .concat8 [ 1 1 1 1], L_0x55a1f3e55820, L_0x55a1f3e56090, L_0x55a1f3e56a30, L_0x55a1f3e572b0;
S_0x55a1f29f6e10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29fb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e54ef0 .functor XOR 1, L_0x55a1f3e55930, L_0x55a1f3e55a60, C4<0>, C4<0>;
L_0x55a1f3e548e0 .functor XOR 1, L_0x55a1f3e54ef0, L_0x55a1f3e55b90, C4<0>, C4<0>;
L_0x55a1f3e55490 .functor AND 1, L_0x55a1f3e55930, L_0x55a1f3e55a60, C4<1>, C4<1>;
L_0x55a1f3e555a0 .functor AND 1, L_0x55a1f3e55930, L_0x55a1f3e55b90, C4<1>, C4<1>;
L_0x55a1f3e55660 .functor OR 1, L_0x55a1f3e55490, L_0x55a1f3e555a0, C4<0>, C4<0>;
L_0x55a1f3e55770 .functor AND 1, L_0x55a1f3e55b90, L_0x55a1f3e55a60, C4<1>, C4<1>;
L_0x55a1f3e55820 .functor OR 1, L_0x55a1f3e55660, L_0x55a1f3e55770, C4<0>, C4<0>;
v0x55a1f29f81a0_0 .net *"_s0", 0 0, L_0x55a1f3e54ef0;  1 drivers
v0x55a1f29f8240_0 .net *"_s10", 0 0, L_0x55a1f3e55770;  1 drivers
v0x55a1f29ec5f0_0 .net *"_s4", 0 0, L_0x55a1f3e55490;  1 drivers
v0x55a1f29ec6e0_0 .net *"_s6", 0 0, L_0x55a1f3e555a0;  1 drivers
v0x55a1f29f5080_0 .net *"_s8", 0 0, L_0x55a1f3e55660;  1 drivers
v0x55a1f29f4ca0_0 .net "a", 0 0, L_0x55a1f3e55930;  1 drivers
v0x55a1f29f4d60_0 .net "b", 0 0, L_0x55a1f3e55a60;  1 drivers
v0x55a1f29ec1d0_0 .net "ca", 0 0, L_0x55a1f3e55820;  1 drivers
v0x55a1f29ec270_0 .net "cin", 0 0, L_0x55a1f3e55b90;  1 drivers
v0x55a1f29f21e0_0 .net "sum", 0 0, L_0x55a1f3e548e0;  1 drivers
S_0x55a1f29f1d50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29fb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e55cc0 .functor XOR 1, L_0x55a1f3e561a0, L_0x55a1f3e562d0, C4<0>, C4<0>;
L_0x55a1f3e55d30 .functor XOR 1, L_0x55a1f3e55cc0, L_0x55a1f3e56400, C4<0>, C4<0>;
L_0x55a1f3e55da0 .functor AND 1, L_0x55a1f3e561a0, L_0x55a1f3e562d0, C4<1>, C4<1>;
L_0x55a1f3e55e10 .functor AND 1, L_0x55a1f3e561a0, L_0x55a1f3e56400, C4<1>, C4<1>;
L_0x55a1f3e55ed0 .functor OR 1, L_0x55a1f3e55da0, L_0x55a1f3e55e10, C4<0>, C4<0>;
L_0x55a1f3e55fe0 .functor AND 1, L_0x55a1f3e56400, L_0x55a1f3e562d0, C4<1>, C4<1>;
L_0x55a1f3e56090 .functor OR 1, L_0x55a1f3e55ed0, L_0x55a1f3e55fe0, C4<0>, C4<0>;
v0x55a1f29ef1e0_0 .net *"_s0", 0 0, L_0x55a1f3e55cc0;  1 drivers
v0x55a1f29ef2c0_0 .net *"_s10", 0 0, L_0x55a1f3e55fe0;  1 drivers
v0x55a1f29eee00_0 .net *"_s4", 0 0, L_0x55a1f3e55da0;  1 drivers
v0x55a1f29eeed0_0 .net *"_s6", 0 0, L_0x55a1f3e55e10;  1 drivers
v0x55a1f29ebe50_0 .net *"_s8", 0 0, L_0x55a1f3e55ed0;  1 drivers
v0x55a1f29ebf30_0 .net "a", 0 0, L_0x55a1f3e561a0;  1 drivers
v0x55a1f29f3180_0 .net "b", 0 0, L_0x55a1f3e562d0;  1 drivers
v0x55a1f29f3240_0 .net "ca", 0 0, L_0x55a1f3e56090;  1 drivers
v0x55a1f29f45b0_0 .net "cin", 0 0, L_0x55a1f3e56400;  1 drivers
v0x55a1f29f0230_0 .net "sum", 0 0, L_0x55a1f3e55d30;  1 drivers
S_0x55a1f29f1660 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29fb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e56570 .functor XOR 1, L_0x55a1f3e56b40, L_0x55a1f3e56c70, C4<0>, C4<0>;
L_0x55a1f3e565e0 .functor XOR 1, L_0x55a1f3e56570, L_0x55a1f3e56df0, C4<0>, C4<0>;
L_0x55a1f3e566a0 .functor AND 1, L_0x55a1f3e56b40, L_0x55a1f3e56c70, C4<1>, C4<1>;
L_0x55a1f3e567b0 .functor AND 1, L_0x55a1f3e56b40, L_0x55a1f3e56df0, C4<1>, C4<1>;
L_0x55a1f3e56870 .functor OR 1, L_0x55a1f3e566a0, L_0x55a1f3e567b0, C4<0>, C4<0>;
L_0x55a1f3e56980 .functor AND 1, L_0x55a1f3e56df0, L_0x55a1f3e56c70, C4<1>, C4<1>;
L_0x55a1f3e56a30 .functor OR 1, L_0x55a1f3e56870, L_0x55a1f3e56980, C4<0>, C4<0>;
v0x55a1f29ed2e0_0 .net *"_s0", 0 0, L_0x55a1f3e56570;  1 drivers
v0x55a1f29ed3a0_0 .net *"_s10", 0 0, L_0x55a1f3e56980;  1 drivers
v0x55a1f29ee710_0 .net *"_s4", 0 0, L_0x55a1f3e566a0;  1 drivers
v0x55a1f29ee800_0 .net *"_s6", 0 0, L_0x55a1f3e567b0;  1 drivers
v0x55a1f29ea3d0_0 .net *"_s8", 0 0, L_0x55a1f3e56870;  1 drivers
v0x55a1f29eb760_0 .net "a", 0 0, L_0x55a1f3e56b40;  1 drivers
v0x55a1f29eb820_0 .net "b", 0 0, L_0x55a1f3e56c70;  1 drivers
v0x55a1f29e8e60_0 .net "ca", 0 0, L_0x55a1f3e56a30;  1 drivers
v0x55a1f29e8f20_0 .net "cin", 0 0, L_0x55a1f3e56df0;  1 drivers
v0x55a1f29dc5c0_0 .net "sum", 0 0, L_0x55a1f3e565e0;  1 drivers
S_0x55a1f29cfbc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29fb150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e56f20 .functor XOR 1, L_0x55a1f3e573c0, L_0x55a1f3e57580, C4<0>, C4<0>;
L_0x55a1f3e56f90 .functor XOR 1, L_0x55a1f3e56f20, L_0x55a1f3e57740, C4<0>, C4<0>;
L_0x55a1f3e57000 .functor AND 1, L_0x55a1f3e573c0, L_0x55a1f3e57580, C4<1>, C4<1>;
L_0x55a1f3e57070 .functor AND 1, L_0x55a1f3e573c0, L_0x55a1f3e57740, C4<1>, C4<1>;
L_0x55a1f3e57130 .functor OR 1, L_0x55a1f3e57000, L_0x55a1f3e57070, C4<0>, C4<0>;
L_0x55a1f3e57240 .functor AND 1, L_0x55a1f3e57740, L_0x55a1f3e57580, C4<1>, C4<1>;
L_0x55a1f3e572b0 .functor OR 1, L_0x55a1f3e57130, L_0x55a1f3e57240, C4<0>, C4<0>;
v0x55a1f29df090_0 .net *"_s0", 0 0, L_0x55a1f3e56f20;  1 drivers
v0x55a1f29df170_0 .net *"_s10", 0 0, L_0x55a1f3e57240;  1 drivers
v0x55a1f29e7b20_0 .net *"_s4", 0 0, L_0x55a1f3e57000;  1 drivers
v0x55a1f29e7bf0_0 .net *"_s6", 0 0, L_0x55a1f3e57070;  1 drivers
v0x55a1f29e7740_0 .net *"_s8", 0 0, L_0x55a1f3e57130;  1 drivers
v0x55a1f29e7820_0 .net "a", 0 0, L_0x55a1f3e573c0;  1 drivers
v0x55a1f29dec70_0 .net "b", 0 0, L_0x55a1f3e57580;  1 drivers
v0x55a1f29ded30_0 .net "ca", 0 0, L_0x55a1f3e572b0;  1 drivers
v0x55a1f29e4bd0_0 .net "cin", 0 0, L_0x55a1f3e57740;  1 drivers
v0x55a1f29e47f0_0 .net "sum", 0 0, L_0x55a1f3e56f90;  1 drivers
S_0x55a1f29e5c20 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f29f9d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29cb930_0 .net "a", 3 0, L_0x55a1f3e5a510;  1 drivers
v0x55a1f29cba30_0 .net "b", 3 0, L_0x55a1f3e5a600;  1 drivers
v0x55a1f29cb550_0 .net "ca", 3 0, L_0x55a1f3e5a3a0;  1 drivers
v0x55a1f29cb610_0 .net "cin", 3 0, L_0x55a1f3e5a6f0;  1 drivers
v0x55a1f29c89e0_0 .net "sum", 3 0, L_0x55a1f3e5a300;  1 drivers
L_0x55a1f3e582c0 .part L_0x55a1f3e5a510, 0, 1;
L_0x55a1f3e583f0 .part L_0x55a1f3e5a600, 0, 1;
L_0x55a1f3e58520 .part L_0x55a1f3e5a6f0, 0, 1;
L_0x55a1f3e58b30 .part L_0x55a1f3e5a510, 1, 1;
L_0x55a1f3e58c60 .part L_0x55a1f3e5a600, 1, 1;
L_0x55a1f3e58d90 .part L_0x55a1f3e5a6f0, 1, 1;
L_0x55a1f3e594d0 .part L_0x55a1f3e5a510, 2, 1;
L_0x55a1f3e59600 .part L_0x55a1f3e5a600, 2, 1;
L_0x55a1f3e59780 .part L_0x55a1f3e5a6f0, 2, 1;
L_0x55a1f3e59d50 .part L_0x55a1f3e5a510, 3, 1;
L_0x55a1f3e59f10 .part L_0x55a1f3e5a600, 3, 1;
L_0x55a1f3e5a0d0 .part L_0x55a1f3e5a6f0, 3, 1;
L_0x55a1f3e5a300 .concat8 [ 1 1 1 1], L_0x55a1f3e57d60, L_0x55a1f3e586c0, L_0x55a1f3e58f70, L_0x55a1f3e59920;
L_0x55a1f3e5a3a0 .concat8 [ 1 1 1 1], L_0x55a1f3e581b0, L_0x55a1f3e58a20, L_0x55a1f3e593c0, L_0x55a1f3e59c40;
S_0x55a1f29e7050 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29e5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e57900 .functor XOR 1, L_0x55a1f3e582c0, L_0x55a1f3e583f0, C4<0>, C4<0>;
L_0x55a1f3e57d60 .functor XOR 1, L_0x55a1f3e57900, L_0x55a1f3e58520, C4<0>, C4<0>;
L_0x55a1f3e57e20 .functor AND 1, L_0x55a1f3e582c0, L_0x55a1f3e583f0, C4<1>, C4<1>;
L_0x55a1f3e57f30 .functor AND 1, L_0x55a1f3e582c0, L_0x55a1f3e58520, C4<1>, C4<1>;
L_0x55a1f3e57ff0 .functor OR 1, L_0x55a1f3e57e20, L_0x55a1f3e57f30, C4<0>, C4<0>;
L_0x55a1f3e58100 .functor AND 1, L_0x55a1f3e58520, L_0x55a1f3e583f0, C4<1>, C4<1>;
L_0x55a1f3e581b0 .functor OR 1, L_0x55a1f3e57ff0, L_0x55a1f3e58100, C4<0>, C4<0>;
v0x55a1f29e2cd0_0 .net *"_s0", 0 0, L_0x55a1f3e57900;  1 drivers
v0x55a1f29e2d70_0 .net *"_s10", 0 0, L_0x55a1f3e58100;  1 drivers
v0x55a1f29e4100_0 .net *"_s4", 0 0, L_0x55a1f3e57e20;  1 drivers
v0x55a1f29e41f0_0 .net *"_s6", 0 0, L_0x55a1f3e57f30;  1 drivers
v0x55a1f29dfd80_0 .net *"_s8", 0 0, L_0x55a1f3e57ff0;  1 drivers
v0x55a1f29e11b0_0 .net "a", 0 0, L_0x55a1f3e582c0;  1 drivers
v0x55a1f29e1270_0 .net "b", 0 0, L_0x55a1f3e583f0;  1 drivers
v0x55a1f29dce70_0 .net "ca", 0 0, L_0x55a1f3e581b0;  1 drivers
v0x55a1f29dcf10_0 .net "cin", 0 0, L_0x55a1f3e58520;  1 drivers
v0x55a1f29de2b0_0 .net "sum", 0 0, L_0x55a1f3e57d60;  1 drivers
S_0x55a1f29d2740 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29e5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e58650 .functor XOR 1, L_0x55a1f3e58b30, L_0x55a1f3e58c60, C4<0>, C4<0>;
L_0x55a1f3e586c0 .functor XOR 1, L_0x55a1f3e58650, L_0x55a1f3e58d90, C4<0>, C4<0>;
L_0x55a1f3e58730 .functor AND 1, L_0x55a1f3e58b30, L_0x55a1f3e58c60, C4<1>, C4<1>;
L_0x55a1f3e587a0 .functor AND 1, L_0x55a1f3e58b30, L_0x55a1f3e58d90, C4<1>, C4<1>;
L_0x55a1f3e58860 .functor OR 1, L_0x55a1f3e58730, L_0x55a1f3e587a0, C4<0>, C4<0>;
L_0x55a1f3e58970 .functor AND 1, L_0x55a1f3e58d90, L_0x55a1f3e58c60, C4<1>, C4<1>;
L_0x55a1f3e58a20 .functor OR 1, L_0x55a1f3e58860, L_0x55a1f3e58970, C4<0>, C4<0>;
v0x55a1f29db1d0_0 .net *"_s0", 0 0, L_0x55a1f3e58650;  1 drivers
v0x55a1f29db290_0 .net *"_s10", 0 0, L_0x55a1f3e58970;  1 drivers
v0x55a1f29dadf0_0 .net *"_s4", 0 0, L_0x55a1f3e58730;  1 drivers
v0x55a1f29daee0_0 .net *"_s6", 0 0, L_0x55a1f3e587a0;  1 drivers
v0x55a1f29d2320_0 .net *"_s8", 0 0, L_0x55a1f3e58860;  1 drivers
v0x55a1f29d8280_0 .net "a", 0 0, L_0x55a1f3e58b30;  1 drivers
v0x55a1f29d8340_0 .net "b", 0 0, L_0x55a1f3e58c60;  1 drivers
v0x55a1f29d7ea0_0 .net "ca", 0 0, L_0x55a1f3e58a20;  1 drivers
v0x55a1f29d7f60_0 .net "cin", 0 0, L_0x55a1f3e58d90;  1 drivers
v0x55a1f29d53e0_0 .net "sum", 0 0, L_0x55a1f3e586c0;  1 drivers
S_0x55a1f29d4f50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29e5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e58f00 .functor XOR 1, L_0x55a1f3e594d0, L_0x55a1f3e59600, C4<0>, C4<0>;
L_0x55a1f3e58f70 .functor XOR 1, L_0x55a1f3e58f00, L_0x55a1f3e59780, C4<0>, C4<0>;
L_0x55a1f3e59030 .functor AND 1, L_0x55a1f3e594d0, L_0x55a1f3e59600, C4<1>, C4<1>;
L_0x55a1f3e59140 .functor AND 1, L_0x55a1f3e594d0, L_0x55a1f3e59780, C4<1>, C4<1>;
L_0x55a1f3e59200 .functor OR 1, L_0x55a1f3e59030, L_0x55a1f3e59140, C4<0>, C4<0>;
L_0x55a1f3e59310 .functor AND 1, L_0x55a1f3e59780, L_0x55a1f3e59600, C4<1>, C4<1>;
L_0x55a1f3e593c0 .functor OR 1, L_0x55a1f3e59200, L_0x55a1f3e59310, C4<0>, C4<0>;
v0x55a1f29d1fa0_0 .net *"_s0", 0 0, L_0x55a1f3e58f00;  1 drivers
v0x55a1f29d2060_0 .net *"_s10", 0 0, L_0x55a1f3e59310;  1 drivers
v0x55a1f29d92d0_0 .net *"_s4", 0 0, L_0x55a1f3e59030;  1 drivers
v0x55a1f29d93c0_0 .net *"_s6", 0 0, L_0x55a1f3e59140;  1 drivers
v0x55a1f29da700_0 .net *"_s8", 0 0, L_0x55a1f3e59200;  1 drivers
v0x55a1f29d6380_0 .net "a", 0 0, L_0x55a1f3e594d0;  1 drivers
v0x55a1f29d6440_0 .net "b", 0 0, L_0x55a1f3e59600;  1 drivers
v0x55a1f29d77b0_0 .net "ca", 0 0, L_0x55a1f3e593c0;  1 drivers
v0x55a1f29d7850_0 .net "cin", 0 0, L_0x55a1f3e59780;  1 drivers
v0x55a1f29d34e0_0 .net "sum", 0 0, L_0x55a1f3e58f70;  1 drivers
S_0x55a1f29d4860 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29e5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e598b0 .functor XOR 1, L_0x55a1f3e59d50, L_0x55a1f3e59f10, C4<0>, C4<0>;
L_0x55a1f3e59920 .functor XOR 1, L_0x55a1f3e598b0, L_0x55a1f3e5a0d0, C4<0>, C4<0>;
L_0x55a1f3e59990 .functor AND 1, L_0x55a1f3e59d50, L_0x55a1f3e59f10, C4<1>, C4<1>;
L_0x55a1f3e59a00 .functor AND 1, L_0x55a1f3e59d50, L_0x55a1f3e5a0d0, C4<1>, C4<1>;
L_0x55a1f3e59ac0 .functor OR 1, L_0x55a1f3e59990, L_0x55a1f3e59a00, C4<0>, C4<0>;
L_0x55a1f3e59bd0 .functor AND 1, L_0x55a1f3e5a0d0, L_0x55a1f3e59f10, C4<1>, C4<1>;
L_0x55a1f3e59c40 .functor OR 1, L_0x55a1f3e59ac0, L_0x55a1f3e59bd0, C4<0>, C4<0>;
v0x55a1f29d0520_0 .net *"_s0", 0 0, L_0x55a1f3e598b0;  1 drivers
v0x55a1f29d0600_0 .net *"_s10", 0 0, L_0x55a1f3e59bd0;  1 drivers
v0x55a1f29d18b0_0 .net *"_s4", 0 0, L_0x55a1f3e59990;  1 drivers
v0x55a1f29d1970_0 .net *"_s6", 0 0, L_0x55a1f3e59a00;  1 drivers
v0x55a1f29c5df0_0 .net *"_s8", 0 0, L_0x55a1f3e59ac0;  1 drivers
v0x55a1f29ce880_0 .net "a", 0 0, L_0x55a1f3e59d50;  1 drivers
v0x55a1f29ce940_0 .net "b", 0 0, L_0x55a1f3e59f10;  1 drivers
v0x55a1f29ce4a0_0 .net "ca", 0 0, L_0x55a1f3e59c40;  1 drivers
v0x55a1f29ce540_0 .net "cin", 0 0, L_0x55a1f3e5a0d0;  1 drivers
v0x55a1f29c5a80_0 .net "sum", 0 0, L_0x55a1f3e59920;  1 drivers
S_0x55a1f29c8600 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f29f9d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29a6230_0 .net "a", 3 0, L_0x55a1f3e5cfd0;  1 drivers
v0x55a1f29a6330_0 .net "b", 3 0, L_0x55a1f3e5d070;  1 drivers
v0x55a1f29998e0_0 .net "ca", 3 0, L_0x55a1f3e5ce60;  1 drivers
v0x55a1f29999a0_0 .net "cin", 3 0, L_0x55a1f3e5d160;  1 drivers
v0x55a1f29a8db0_0 .net "sum", 3 0, L_0x55a1f3e5cdc0;  1 drivers
L_0x55a1f3e5ad80 .part L_0x55a1f3e5cfd0, 0, 1;
L_0x55a1f3e5aeb0 .part L_0x55a1f3e5d070, 0, 1;
L_0x55a1f3e5afe0 .part L_0x55a1f3e5d160, 0, 1;
L_0x55a1f3e5b5f0 .part L_0x55a1f3e5cfd0, 1, 1;
L_0x55a1f3e5b720 .part L_0x55a1f3e5d070, 1, 1;
L_0x55a1f3e5b850 .part L_0x55a1f3e5d160, 1, 1;
L_0x55a1f3e5bf90 .part L_0x55a1f3e5cfd0, 2, 1;
L_0x55a1f3e5c0c0 .part L_0x55a1f3e5d070, 2, 1;
L_0x55a1f3e5c240 .part L_0x55a1f3e5d160, 2, 1;
L_0x55a1f3e5c810 .part L_0x55a1f3e5cfd0, 3, 1;
L_0x55a1f3e5c9d0 .part L_0x55a1f3e5d070, 3, 1;
L_0x55a1f3e5cb90 .part L_0x55a1f3e5d160, 3, 1;
L_0x55a1f3e5cdc0 .concat8 [ 1 1 1 1], L_0x55a1f3e5a820, L_0x55a1f3e5b180, L_0x55a1f3e5ba30, L_0x55a1f3e5c3e0;
L_0x55a1f3e5ce60 .concat8 [ 1 1 1 1], L_0x55a1f3e5ac70, L_0x55a1f3e5b4e0, L_0x55a1f3e5be80, L_0x55a1f3e5c700;
S_0x55a1f29c5650 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5a290 .functor XOR 1, L_0x55a1f3e5ad80, L_0x55a1f3e5aeb0, C4<0>, C4<0>;
L_0x55a1f3e5a820 .functor XOR 1, L_0x55a1f3e5a290, L_0x55a1f3e5afe0, C4<0>, C4<0>;
L_0x55a1f3e5a8e0 .functor AND 1, L_0x55a1f3e5ad80, L_0x55a1f3e5aeb0, C4<1>, C4<1>;
L_0x55a1f3e5a9f0 .functor AND 1, L_0x55a1f3e5ad80, L_0x55a1f3e5afe0, C4<1>, C4<1>;
L_0x55a1f3e5aab0 .functor OR 1, L_0x55a1f3e5a8e0, L_0x55a1f3e5a9f0, C4<0>, C4<0>;
L_0x55a1f3e5abc0 .functor AND 1, L_0x55a1f3e5afe0, L_0x55a1f3e5aeb0, C4<1>, C4<1>;
L_0x55a1f3e5ac70 .functor OR 1, L_0x55a1f3e5aab0, L_0x55a1f3e5abc0, C4<0>, C4<0>;
v0x55a1f29cc980_0 .net *"_s0", 0 0, L_0x55a1f3e5a290;  1 drivers
v0x55a1f29cca20_0 .net *"_s10", 0 0, L_0x55a1f3e5abc0;  1 drivers
v0x55a1f29cddb0_0 .net *"_s4", 0 0, L_0x55a1f3e5a8e0;  1 drivers
v0x55a1f29cdea0_0 .net *"_s6", 0 0, L_0x55a1f3e5a9f0;  1 drivers
v0x55a1f29c9a30_0 .net *"_s8", 0 0, L_0x55a1f3e5aab0;  1 drivers
v0x55a1f29cae60_0 .net "a", 0 0, L_0x55a1f3e5ad80;  1 drivers
v0x55a1f29caf20_0 .net "b", 0 0, L_0x55a1f3e5aeb0;  1 drivers
v0x55a1f29c6ae0_0 .net "ca", 0 0, L_0x55a1f3e5ac70;  1 drivers
v0x55a1f29c6b80_0 .net "cin", 0 0, L_0x55a1f3e5afe0;  1 drivers
v0x55a1f29c7f10_0 .net "sum", 0 0, L_0x55a1f3e5a820;  1 drivers
S_0x55a1f29c3bd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5b110 .functor XOR 1, L_0x55a1f3e5b5f0, L_0x55a1f3e5b720, C4<0>, C4<0>;
L_0x55a1f3e5b180 .functor XOR 1, L_0x55a1f3e5b110, L_0x55a1f3e5b850, C4<0>, C4<0>;
L_0x55a1f3e5b1f0 .functor AND 1, L_0x55a1f3e5b5f0, L_0x55a1f3e5b720, C4<1>, C4<1>;
L_0x55a1f3e5b260 .functor AND 1, L_0x55a1f3e5b5f0, L_0x55a1f3e5b850, C4<1>, C4<1>;
L_0x55a1f3e5b320 .functor OR 1, L_0x55a1f3e5b1f0, L_0x55a1f3e5b260, C4<0>, C4<0>;
L_0x55a1f3e5b430 .functor AND 1, L_0x55a1f3e5b850, L_0x55a1f3e5b720, C4<1>, C4<1>;
L_0x55a1f3e5b4e0 .functor OR 1, L_0x55a1f3e5b320, L_0x55a1f3e5b430, C4<0>, C4<0>;
v0x55a1f29c4f60_0 .net *"_s0", 0 0, L_0x55a1f3e5b110;  1 drivers
v0x55a1f29c5040_0 .net *"_s10", 0 0, L_0x55a1f3e5b430;  1 drivers
v0x55a1f29b93b0_0 .net *"_s4", 0 0, L_0x55a1f3e5b1f0;  1 drivers
v0x55a1f29b9480_0 .net *"_s6", 0 0, L_0x55a1f3e5b260;  1 drivers
v0x55a1f29c1e40_0 .net *"_s8", 0 0, L_0x55a1f3e5b320;  1 drivers
v0x55a1f29c1f20_0 .net "a", 0 0, L_0x55a1f3e5b5f0;  1 drivers
v0x55a1f29c1a60_0 .net "b", 0 0, L_0x55a1f3e5b720;  1 drivers
v0x55a1f29c1b20_0 .net "ca", 0 0, L_0x55a1f3e5b4e0;  1 drivers
v0x55a1f29b8f90_0 .net "cin", 0 0, L_0x55a1f3e5b850;  1 drivers
v0x55a1f29beef0_0 .net "sum", 0 0, L_0x55a1f3e5b180;  1 drivers
S_0x55a1f29beb10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5b9c0 .functor XOR 1, L_0x55a1f3e5bf90, L_0x55a1f3e5c0c0, C4<0>, C4<0>;
L_0x55a1f3e5ba30 .functor XOR 1, L_0x55a1f3e5b9c0, L_0x55a1f3e5c240, C4<0>, C4<0>;
L_0x55a1f3e5baf0 .functor AND 1, L_0x55a1f3e5bf90, L_0x55a1f3e5c0c0, C4<1>, C4<1>;
L_0x55a1f3e5bc00 .functor AND 1, L_0x55a1f3e5bf90, L_0x55a1f3e5c240, C4<1>, C4<1>;
L_0x55a1f3e5bcc0 .functor OR 1, L_0x55a1f3e5baf0, L_0x55a1f3e5bc00, C4<0>, C4<0>;
L_0x55a1f3e5bdd0 .functor AND 1, L_0x55a1f3e5c240, L_0x55a1f3e5c0c0, C4<1>, C4<1>;
L_0x55a1f3e5be80 .functor OR 1, L_0x55a1f3e5bcc0, L_0x55a1f3e5bdd0, C4<0>, C4<0>;
v0x55a1f29bbfa0_0 .net *"_s0", 0 0, L_0x55a1f3e5b9c0;  1 drivers
v0x55a1f29bc060_0 .net *"_s10", 0 0, L_0x55a1f3e5bdd0;  1 drivers
v0x55a1f29bbbc0_0 .net *"_s4", 0 0, L_0x55a1f3e5baf0;  1 drivers
v0x55a1f29bbcb0_0 .net *"_s6", 0 0, L_0x55a1f3e5bc00;  1 drivers
v0x55a1f29b8c10_0 .net *"_s8", 0 0, L_0x55a1f3e5bcc0;  1 drivers
v0x55a1f29bff40_0 .net "a", 0 0, L_0x55a1f3e5bf90;  1 drivers
v0x55a1f29c0000_0 .net "b", 0 0, L_0x55a1f3e5c0c0;  1 drivers
v0x55a1f29c1370_0 .net "ca", 0 0, L_0x55a1f3e5be80;  1 drivers
v0x55a1f29c1410_0 .net "cin", 0 0, L_0x55a1f3e5c240;  1 drivers
v0x55a1f29bd0a0_0 .net "sum", 0 0, L_0x55a1f3e5ba30;  1 drivers
S_0x55a1f29be420 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5c370 .functor XOR 1, L_0x55a1f3e5c810, L_0x55a1f3e5c9d0, C4<0>, C4<0>;
L_0x55a1f3e5c3e0 .functor XOR 1, L_0x55a1f3e5c370, L_0x55a1f3e5cb90, C4<0>, C4<0>;
L_0x55a1f3e5c450 .functor AND 1, L_0x55a1f3e5c810, L_0x55a1f3e5c9d0, C4<1>, C4<1>;
L_0x55a1f3e5c4c0 .functor AND 1, L_0x55a1f3e5c810, L_0x55a1f3e5cb90, C4<1>, C4<1>;
L_0x55a1f3e5c580 .functor OR 1, L_0x55a1f3e5c450, L_0x55a1f3e5c4c0, C4<0>, C4<0>;
L_0x55a1f3e5c690 .functor AND 1, L_0x55a1f3e5cb90, L_0x55a1f3e5c9d0, C4<1>, C4<1>;
L_0x55a1f3e5c700 .functor OR 1, L_0x55a1f3e5c580, L_0x55a1f3e5c690, C4<0>, C4<0>;
v0x55a1f29ba0a0_0 .net *"_s0", 0 0, L_0x55a1f3e5c370;  1 drivers
v0x55a1f29ba180_0 .net *"_s10", 0 0, L_0x55a1f3e5c690;  1 drivers
v0x55a1f29bb4d0_0 .net *"_s4", 0 0, L_0x55a1f3e5c450;  1 drivers
v0x55a1f29bb590_0 .net *"_s6", 0 0, L_0x55a1f3e5c4c0;  1 drivers
v0x55a1f29b70f0_0 .net *"_s8", 0 0, L_0x55a1f3e5c580;  1 drivers
v0x55a1f29b8520_0 .net "a", 0 0, L_0x55a1f3e5c810;  1 drivers
v0x55a1f29b85e0_0 .net "b", 0 0, L_0x55a1f3e5c9d0;  1 drivers
v0x55a1f28155d0_0 .net "ca", 0 0, L_0x55a1f3e5c700;  1 drivers
v0x55a1f2815670_0 .net "cin", 0 0, L_0x55a1f3e5cb90;  1 drivers
v0x55a1f2815060_0 .net "sum", 0 0, L_0x55a1f3e5c3e0;  1 drivers
S_0x55a1f29b1840 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f29f9d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f299d150_0 .net "a", 3 0, L_0x55a1f3e5f900;  1 drivers
v0x55a1f299d250_0 .net "b", 3 0, L_0x55a1f3e5fa30;  1 drivers
v0x55a1f299e580_0 .net "ca", 3 0, L_0x55a1f3e5f790;  1 drivers
v0x55a1f299e640_0 .net "cin", 3 0, L_0x55a1f3e5fb60;  1 drivers
v0x55a1f299a240_0 .net "sum", 3 0, L_0x55a1f3e5f6f0;  1 drivers
L_0x55a1f3e5d720 .part L_0x55a1f3e5f900, 0, 1;
L_0x55a1f3e5d850 .part L_0x55a1f3e5fa30, 0, 1;
L_0x55a1f3e5d980 .part L_0x55a1f3e5fb60, 0, 1;
L_0x55a1f3e5df90 .part L_0x55a1f3e5f900, 1, 1;
L_0x55a1f3e5e0c0 .part L_0x55a1f3e5fa30, 1, 1;
L_0x55a1f3e5e1f0 .part L_0x55a1f3e5fb60, 1, 1;
L_0x55a1f3e5e860 .part L_0x55a1f3e5f900, 2, 1;
L_0x55a1f3e5e990 .part L_0x55a1f3e5fa30, 2, 1;
L_0x55a1f3e5eb10 .part L_0x55a1f3e5fb60, 2, 1;
L_0x55a1f3e5f0e0 .part L_0x55a1f3e5f900, 3, 1;
L_0x55a1f3e5f300 .part L_0x55a1f3e5fa30, 3, 1;
L_0x55a1f3e5f4c0 .part L_0x55a1f3e5fb60, 3, 1;
L_0x55a1f3e5f6f0 .concat8 [ 1 1 1 1], L_0x55a1f3e5d200, L_0x55a1f3e5db20, L_0x55a1f3e5e390, L_0x55a1f3e5ecb0;
L_0x55a1f3e5f790 .concat8 [ 1 1 1 1], L_0x55a1f3e5d610, L_0x55a1f3e5de80, L_0x55a1f3e5e750, L_0x55a1f3e5efd0;
S_0x55a1f29b1460 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5cd50 .functor XOR 1, L_0x55a1f3e5d720, L_0x55a1f3e5d850, C4<0>, C4<0>;
L_0x55a1f3e5d200 .functor XOR 1, L_0x55a1f3e5cd50, L_0x55a1f3e5d980, C4<0>, C4<0>;
L_0x55a1f3e5d2c0 .functor AND 1, L_0x55a1f3e5d720, L_0x55a1f3e5d850, C4<1>, C4<1>;
L_0x55a1f3e5d3d0 .functor AND 1, L_0x55a1f3e5d720, L_0x55a1f3e5d980, C4<1>, C4<1>;
L_0x55a1f3e5d490 .functor OR 1, L_0x55a1f3e5d2c0, L_0x55a1f3e5d3d0, C4<0>, C4<0>;
L_0x55a1f3e5d5a0 .functor AND 1, L_0x55a1f3e5d980, L_0x55a1f3e5d850, C4<1>, C4<1>;
L_0x55a1f3e5d610 .functor OR 1, L_0x55a1f3e5d490, L_0x55a1f3e5d5a0, C4<0>, C4<0>;
v0x55a1f29a8990_0 .net *"_s0", 0 0, L_0x55a1f3e5cd50;  1 drivers
v0x55a1f29a8a30_0 .net *"_s10", 0 0, L_0x55a1f3e5d5a0;  1 drivers
v0x55a1f29ae8f0_0 .net *"_s4", 0 0, L_0x55a1f3e5d2c0;  1 drivers
v0x55a1f29ae9e0_0 .net *"_s6", 0 0, L_0x55a1f3e5d3d0;  1 drivers
v0x55a1f29ae510_0 .net *"_s8", 0 0, L_0x55a1f3e5d490;  1 drivers
v0x55a1f29ab9a0_0 .net "a", 0 0, L_0x55a1f3e5d720;  1 drivers
v0x55a1f29aba60_0 .net "b", 0 0, L_0x55a1f3e5d850;  1 drivers
v0x55a1f29ab5c0_0 .net "ca", 0 0, L_0x55a1f3e5d610;  1 drivers
v0x55a1f29ab660_0 .net "cin", 0 0, L_0x55a1f3e5d980;  1 drivers
v0x55a1f29a86c0_0 .net "sum", 0 0, L_0x55a1f3e5d200;  1 drivers
S_0x55a1f29af940 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5dab0 .functor XOR 1, L_0x55a1f3e5df90, L_0x55a1f3e5e0c0, C4<0>, C4<0>;
L_0x55a1f3e5db20 .functor XOR 1, L_0x55a1f3e5dab0, L_0x55a1f3e5e1f0, C4<0>, C4<0>;
L_0x55a1f3e5db90 .functor AND 1, L_0x55a1f3e5df90, L_0x55a1f3e5e0c0, C4<1>, C4<1>;
L_0x55a1f3e5dc00 .functor AND 1, L_0x55a1f3e5df90, L_0x55a1f3e5e1f0, C4<1>, C4<1>;
L_0x55a1f3e5dcc0 .functor OR 1, L_0x55a1f3e5db90, L_0x55a1f3e5dc00, C4<0>, C4<0>;
L_0x55a1f3e5ddd0 .functor AND 1, L_0x55a1f3e5e1f0, L_0x55a1f3e5e0c0, C4<1>, C4<1>;
L_0x55a1f3e5de80 .functor OR 1, L_0x55a1f3e5dcc0, L_0x55a1f3e5ddd0, C4<0>, C4<0>;
v0x55a1f29b0d70_0 .net *"_s0", 0 0, L_0x55a1f3e5dab0;  1 drivers
v0x55a1f29b0e30_0 .net *"_s10", 0 0, L_0x55a1f3e5ddd0;  1 drivers
v0x55a1f29ac9f0_0 .net *"_s4", 0 0, L_0x55a1f3e5db90;  1 drivers
v0x55a1f29acae0_0 .net *"_s6", 0 0, L_0x55a1f3e5dc00;  1 drivers
v0x55a1f29ade20_0 .net *"_s8", 0 0, L_0x55a1f3e5dcc0;  1 drivers
v0x55a1f29a9aa0_0 .net "a", 0 0, L_0x55a1f3e5df90;  1 drivers
v0x55a1f29a9b60_0 .net "b", 0 0, L_0x55a1f3e5e0c0;  1 drivers
v0x55a1f29aaed0_0 .net "ca", 0 0, L_0x55a1f3e5de80;  1 drivers
v0x55a1f29aaf90_0 .net "cin", 0 0, L_0x55a1f3e5e1f0;  1 drivers
v0x55a1f29a6c40_0 .net "sum", 0 0, L_0x55a1f3e5db20;  1 drivers
S_0x55a1f29a7f20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5e320 .functor XOR 1, L_0x55a1f3e5e860, L_0x55a1f3e5e990, C4<0>, C4<0>;
L_0x55a1f3e5e390 .functor XOR 1, L_0x55a1f3e5e320, L_0x55a1f3e5eb10, C4<0>, C4<0>;
L_0x55a1f3e5e400 .functor AND 1, L_0x55a1f3e5e860, L_0x55a1f3e5e990, C4<1>, C4<1>;
L_0x55a1f3e5e510 .functor AND 1, L_0x55a1f3e5e860, L_0x55a1f3e5eb10, C4<1>, C4<1>;
L_0x55a1f3e5e5d0 .functor OR 1, L_0x55a1f3e5e400, L_0x55a1f3e5e510, C4<0>, C4<0>;
L_0x55a1f3e5e6e0 .functor AND 1, L_0x55a1f3e5eb10, L_0x55a1f3e5e990, C4<1>, C4<1>;
L_0x55a1f3e5e750 .functor OR 1, L_0x55a1f3e5e5d0, L_0x55a1f3e5e6e0, C4<0>, C4<0>;
v0x55a1f299c460_0 .net *"_s0", 0 0, L_0x55a1f3e5e320;  1 drivers
v0x55a1f299c520_0 .net *"_s10", 0 0, L_0x55a1f3e5e6e0;  1 drivers
v0x55a1f29a4ef0_0 .net *"_s4", 0 0, L_0x55a1f3e5e400;  1 drivers
v0x55a1f29a4fe0_0 .net *"_s6", 0 0, L_0x55a1f3e5e510;  1 drivers
v0x55a1f29a4b10_0 .net *"_s8", 0 0, L_0x55a1f3e5e5d0;  1 drivers
v0x55a1f299c040_0 .net "a", 0 0, L_0x55a1f3e5e860;  1 drivers
v0x55a1f299c100_0 .net "b", 0 0, L_0x55a1f3e5e990;  1 drivers
v0x55a1f29a1fa0_0 .net "ca", 0 0, L_0x55a1f3e5e750;  1 drivers
v0x55a1f29a2040_0 .net "cin", 0 0, L_0x55a1f3e5eb10;  1 drivers
v0x55a1f29a1c70_0 .net "sum", 0 0, L_0x55a1f3e5e390;  1 drivers
S_0x55a1f299f050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5ec40 .functor XOR 1, L_0x55a1f3e5f0e0, L_0x55a1f3e5f300, C4<0>, C4<0>;
L_0x55a1f3e5ecb0 .functor XOR 1, L_0x55a1f3e5ec40, L_0x55a1f3e5f4c0, C4<0>, C4<0>;
L_0x55a1f3e5ed20 .functor AND 1, L_0x55a1f3e5f0e0, L_0x55a1f3e5f300, C4<1>, C4<1>;
L_0x55a1f3e5ed90 .functor AND 1, L_0x55a1f3e5f0e0, L_0x55a1f3e5f4c0, C4<1>, C4<1>;
L_0x55a1f3e5ee50 .functor OR 1, L_0x55a1f3e5ed20, L_0x55a1f3e5ed90, C4<0>, C4<0>;
L_0x55a1f3e5ef60 .functor AND 1, L_0x55a1f3e5f4c0, L_0x55a1f3e5f300, C4<1>, C4<1>;
L_0x55a1f3e5efd0 .functor OR 1, L_0x55a1f3e5ee50, L_0x55a1f3e5ef60, C4<0>, C4<0>;
v0x55a1f299ec70_0 .net *"_s0", 0 0, L_0x55a1f3e5ec40;  1 drivers
v0x55a1f299ed50_0 .net *"_s10", 0 0, L_0x55a1f3e5ef60;  1 drivers
v0x55a1f299bcc0_0 .net *"_s4", 0 0, L_0x55a1f3e5ed20;  1 drivers
v0x55a1f299bd80_0 .net *"_s6", 0 0, L_0x55a1f3e5ed90;  1 drivers
v0x55a1f29a2ff0_0 .net *"_s8", 0 0, L_0x55a1f3e5ee50;  1 drivers
v0x55a1f29a4420_0 .net "a", 0 0, L_0x55a1f3e5f0e0;  1 drivers
v0x55a1f29a44e0_0 .net "b", 0 0, L_0x55a1f3e5f300;  1 drivers
v0x55a1f29a00a0_0 .net "ca", 0 0, L_0x55a1f3e5efd0;  1 drivers
v0x55a1f29a0140_0 .net "cin", 0 0, L_0x55a1f3e5f4c0;  1 drivers
v0x55a1f29a1580_0 .net "sum", 0 0, L_0x55a1f3e5ecb0;  1 drivers
S_0x55a1f2995270 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2a593b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f28d21e0_0 .net "a", 31 0, L_0x55a1f3e76660;  1 drivers
v0x55a1f28d22c0_0 .net "b", 31 0, L_0x55a1f3e76790;  1 drivers
v0x55a1f28d1e00_0 .net "ca", 31 0, L_0x55a1f3e764d0;  1 drivers
v0x55a1f28d1ec0_0 .net "cin", 31 0, L_0x55a1f3e76830;  1 drivers
v0x55a1f28cf290_0 .net "sum", 31 0, L_0x55a1f3e76390;  1 drivers
L_0x55a1f3e6b270 .part L_0x55a1f3e76660, 0, 16;
L_0x55a1f3e6b310 .part L_0x55a1f3e76790, 0, 16;
L_0x55a1f3e6b3b0 .part L_0x55a1f3e76830, 0, 16;
L_0x55a1f3e76080 .part L_0x55a1f3e76660, 16, 16;
L_0x55a1f3e76170 .part L_0x55a1f3e76790, 16, 16;
L_0x55a1f3e76260 .part L_0x55a1f3e76830, 16, 16;
L_0x55a1f3e76390 .concat8 [ 16 16 0 0], L_0x55a1f3e6af70, L_0x55a1f3e75d80;
L_0x55a1f3e764d0 .concat8 [ 16 16 0 0], L_0x55a1f3e6b010, L_0x55a1f3e75e20;
S_0x55a1f2992700 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2995270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f293d1a0_0 .net "a", 15 0, L_0x55a1f3e6b270;  1 drivers
v0x55a1f293d280_0 .net "b", 15 0, L_0x55a1f3e6b310;  1 drivers
v0x55a1f2938e20_0 .net "ca", 15 0, L_0x55a1f3e6b010;  1 drivers
v0x55a1f2938ee0_0 .net "cin", 15 0, L_0x55a1f3e6b3b0;  1 drivers
v0x55a1f293a250_0 .net "sum", 15 0, L_0x55a1f3e6af70;  1 drivers
L_0x55a1f3e62dc0 .part L_0x55a1f3e6b270, 0, 4;
L_0x55a1f3e62e60 .part L_0x55a1f3e6b310, 0, 4;
L_0x55a1f3e62f00 .part L_0x55a1f3e6b3b0, 0, 4;
L_0x55a1f3e65710 .part L_0x55a1f3e6b270, 4, 4;
L_0x55a1f3e65800 .part L_0x55a1f3e6b310, 4, 4;
L_0x55a1f3e658f0 .part L_0x55a1f3e6b3b0, 4, 4;
L_0x55a1f3e681d0 .part L_0x55a1f3e6b270, 8, 4;
L_0x55a1f3e68270 .part L_0x55a1f3e6b310, 8, 4;
L_0x55a1f3e68360 .part L_0x55a1f3e6b3b0, 8, 4;
L_0x55a1f3e6ab70 .part L_0x55a1f3e6b270, 12, 4;
L_0x55a1f3e6aca0 .part L_0x55a1f3e6b310, 12, 4;
L_0x55a1f3e6add0 .part L_0x55a1f3e6b3b0, 12, 4;
L_0x55a1f3e6af70 .concat8 [ 4 4 4 4], L_0x55a1f3e62bb0, L_0x55a1f3e65500, L_0x55a1f3e67fc0, L_0x55a1f3e6a960;
L_0x55a1f3e6b010 .concat8 [ 4 4 4 4], L_0x55a1f3e62c50, L_0x55a1f3e655a0, L_0x55a1f3e68060, L_0x55a1f3e6aa00;
S_0x55a1f2992320 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2992700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29666a0_0 .net "a", 3 0, L_0x55a1f3e62dc0;  1 drivers
v0x55a1f29667a0_0 .net "b", 3 0, L_0x55a1f3e62e60;  1 drivers
v0x55a1f2975b70_0 .net "ca", 3 0, L_0x55a1f3e62c50;  1 drivers
v0x55a1f2975c30_0 .net "cin", 3 0, L_0x55a1f3e62f00;  1 drivers
v0x55a1f297e600_0 .net "sum", 3 0, L_0x55a1f3e62bb0;  1 drivers
L_0x55a1f3e60c30 .part L_0x55a1f3e62dc0, 0, 1;
L_0x55a1f3e60d60 .part L_0x55a1f3e62e60, 0, 1;
L_0x55a1f3e60e90 .part L_0x55a1f3e62f00, 0, 1;
L_0x55a1f3e61460 .part L_0x55a1f3e62dc0, 1, 1;
L_0x55a1f3e61590 .part L_0x55a1f3e62e60, 1, 1;
L_0x55a1f3e616c0 .part L_0x55a1f3e62f00, 1, 1;
L_0x55a1f3e61d80 .part L_0x55a1f3e62dc0, 2, 1;
L_0x55a1f3e61eb0 .part L_0x55a1f3e62e60, 2, 1;
L_0x55a1f3e62030 .part L_0x55a1f3e62f00, 2, 1;
L_0x55a1f3e62600 .part L_0x55a1f3e62dc0, 3, 1;
L_0x55a1f3e627c0 .part L_0x55a1f3e62e60, 3, 1;
L_0x55a1f3e62980 .part L_0x55a1f3e62f00, 3, 1;
L_0x55a1f3e62bb0 .concat8 [ 1 1 1 1], L_0x55a1f3e5f680, L_0x55a1f3e61030, L_0x55a1f3e61860, L_0x55a1f3e621d0;
L_0x55a1f3e62c50 .concat8 [ 1 1 1 1], L_0x55a1f3e60b20, L_0x55a1f3e61350, L_0x55a1f3e61c70, L_0x55a1f3e624f0;
S_0x55a1f298f370 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2992320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e5fc90 .functor XOR 1, L_0x55a1f3e60c30, L_0x55a1f3e60d60, C4<0>, C4<0>;
L_0x55a1f3e5f680 .functor XOR 1, L_0x55a1f3e5fc90, L_0x55a1f3e60e90, C4<0>, C4<0>;
L_0x55a1f3e607d0 .functor AND 1, L_0x55a1f3e60c30, L_0x55a1f3e60d60, C4<1>, C4<1>;
L_0x55a1f3e608e0 .functor AND 1, L_0x55a1f3e60c30, L_0x55a1f3e60e90, C4<1>, C4<1>;
L_0x55a1f3e609a0 .functor OR 1, L_0x55a1f3e607d0, L_0x55a1f3e608e0, C4<0>, C4<0>;
L_0x55a1f3e60ab0 .functor AND 1, L_0x55a1f3e60e90, L_0x55a1f3e60d60, C4<1>, C4<1>;
L_0x55a1f3e60b20 .functor OR 1, L_0x55a1f3e609a0, L_0x55a1f3e60ab0, C4<0>, C4<0>;
v0x55a1f29966a0_0 .net *"_s0", 0 0, L_0x55a1f3e5fc90;  1 drivers
v0x55a1f2996740_0 .net *"_s10", 0 0, L_0x55a1f3e60ab0;  1 drivers
v0x55a1f2997ad0_0 .net *"_s4", 0 0, L_0x55a1f3e607d0;  1 drivers
v0x55a1f2997bc0_0 .net *"_s6", 0 0, L_0x55a1f3e608e0;  1 drivers
v0x55a1f2993750_0 .net *"_s8", 0 0, L_0x55a1f3e609a0;  1 drivers
v0x55a1f2994b80_0 .net "a", 0 0, L_0x55a1f3e60c30;  1 drivers
v0x55a1f2994c40_0 .net "b", 0 0, L_0x55a1f3e60d60;  1 drivers
v0x55a1f2990800_0 .net "ca", 0 0, L_0x55a1f3e60b20;  1 drivers
v0x55a1f29908c0_0 .net "cin", 0 0, L_0x55a1f3e60e90;  1 drivers
v0x55a1f2991ce0_0 .net "sum", 0 0, L_0x55a1f3e5f680;  1 drivers
S_0x55a1f298d8f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2992320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e60fc0 .functor XOR 1, L_0x55a1f3e61460, L_0x55a1f3e61590, C4<0>, C4<0>;
L_0x55a1f3e61030 .functor XOR 1, L_0x55a1f3e60fc0, L_0x55a1f3e616c0, C4<0>, C4<0>;
L_0x55a1f3e610a0 .functor AND 1, L_0x55a1f3e61460, L_0x55a1f3e61590, C4<1>, C4<1>;
L_0x55a1f3e61110 .functor AND 1, L_0x55a1f3e61460, L_0x55a1f3e616c0, C4<1>, C4<1>;
L_0x55a1f3e611d0 .functor OR 1, L_0x55a1f3e610a0, L_0x55a1f3e61110, C4<0>, C4<0>;
L_0x55a1f3e612e0 .functor AND 1, L_0x55a1f3e616c0, L_0x55a1f3e61590, C4<1>, C4<1>;
L_0x55a1f3e61350 .functor OR 1, L_0x55a1f3e611d0, L_0x55a1f3e612e0, C4<0>, C4<0>;
v0x55a1f298ec80_0 .net *"_s0", 0 0, L_0x55a1f3e60fc0;  1 drivers
v0x55a1f298ed60_0 .net *"_s10", 0 0, L_0x55a1f3e612e0;  1 drivers
v0x55a1f29830d0_0 .net *"_s4", 0 0, L_0x55a1f3e610a0;  1 drivers
v0x55a1f29831c0_0 .net *"_s6", 0 0, L_0x55a1f3e61110;  1 drivers
v0x55a1f298bb60_0 .net *"_s8", 0 0, L_0x55a1f3e611d0;  1 drivers
v0x55a1f298b780_0 .net "a", 0 0, L_0x55a1f3e61460;  1 drivers
v0x55a1f298b840_0 .net "b", 0 0, L_0x55a1f3e61590;  1 drivers
v0x55a1f2982cb0_0 .net "ca", 0 0, L_0x55a1f3e61350;  1 drivers
v0x55a1f2982d50_0 .net "cin", 0 0, L_0x55a1f3e616c0;  1 drivers
v0x55a1f2988cc0_0 .net "sum", 0 0, L_0x55a1f3e61030;  1 drivers
S_0x55a1f2988830 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2992320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e617f0 .functor XOR 1, L_0x55a1f3e61d80, L_0x55a1f3e61eb0, C4<0>, C4<0>;
L_0x55a1f3e61860 .functor XOR 1, L_0x55a1f3e617f0, L_0x55a1f3e62030, C4<0>, C4<0>;
L_0x55a1f3e61920 .functor AND 1, L_0x55a1f3e61d80, L_0x55a1f3e61eb0, C4<1>, C4<1>;
L_0x55a1f3e61a30 .functor AND 1, L_0x55a1f3e61d80, L_0x55a1f3e62030, C4<1>, C4<1>;
L_0x55a1f3e61af0 .functor OR 1, L_0x55a1f3e61920, L_0x55a1f3e61a30, C4<0>, C4<0>;
L_0x55a1f3e61c00 .functor AND 1, L_0x55a1f3e62030, L_0x55a1f3e61eb0, C4<1>, C4<1>;
L_0x55a1f3e61c70 .functor OR 1, L_0x55a1f3e61af0, L_0x55a1f3e61c00, C4<0>, C4<0>;
v0x55a1f2985cc0_0 .net *"_s0", 0 0, L_0x55a1f3e617f0;  1 drivers
v0x55a1f2985d60_0 .net *"_s10", 0 0, L_0x55a1f3e61c00;  1 drivers
v0x55a1f29858e0_0 .net *"_s4", 0 0, L_0x55a1f3e61920;  1 drivers
v0x55a1f29859b0_0 .net *"_s6", 0 0, L_0x55a1f3e61a30;  1 drivers
v0x55a1f2982930_0 .net *"_s8", 0 0, L_0x55a1f3e61af0;  1 drivers
v0x55a1f2982a10_0 .net "a", 0 0, L_0x55a1f3e61d80;  1 drivers
v0x55a1f2989c60_0 .net "b", 0 0, L_0x55a1f3e61eb0;  1 drivers
v0x55a1f2989d20_0 .net "ca", 0 0, L_0x55a1f3e61c70;  1 drivers
v0x55a1f298b090_0 .net "cin", 0 0, L_0x55a1f3e62030;  1 drivers
v0x55a1f2986d10_0 .net "sum", 0 0, L_0x55a1f3e61860;  1 drivers
S_0x55a1f2988140 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2992320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e62160 .functor XOR 1, L_0x55a1f3e62600, L_0x55a1f3e627c0, C4<0>, C4<0>;
L_0x55a1f3e621d0 .functor XOR 1, L_0x55a1f3e62160, L_0x55a1f3e62980, C4<0>, C4<0>;
L_0x55a1f3e62240 .functor AND 1, L_0x55a1f3e62600, L_0x55a1f3e627c0, C4<1>, C4<1>;
L_0x55a1f3e622b0 .functor AND 1, L_0x55a1f3e62600, L_0x55a1f3e62980, C4<1>, C4<1>;
L_0x55a1f3e62370 .functor OR 1, L_0x55a1f3e62240, L_0x55a1f3e622b0, C4<0>, C4<0>;
L_0x55a1f3e62480 .functor AND 1, L_0x55a1f3e62980, L_0x55a1f3e627c0, C4<1>, C4<1>;
L_0x55a1f3e624f0 .functor OR 1, L_0x55a1f3e62370, L_0x55a1f3e62480, C4<0>, C4<0>;
v0x55a1f2983dc0_0 .net *"_s0", 0 0, L_0x55a1f3e62160;  1 drivers
v0x55a1f2983ea0_0 .net *"_s10", 0 0, L_0x55a1f3e62480;  1 drivers
v0x55a1f29851f0_0 .net *"_s4", 0 0, L_0x55a1f3e62240;  1 drivers
v0x55a1f29852c0_0 .net *"_s6", 0 0, L_0x55a1f3e622b0;  1 drivers
v0x55a1f2980eb0_0 .net *"_s8", 0 0, L_0x55a1f3e62370;  1 drivers
v0x55a1f2980f90_0 .net "a", 0 0, L_0x55a1f3e62600;  1 drivers
v0x55a1f2982240_0 .net "b", 0 0, L_0x55a1f3e627c0;  1 drivers
v0x55a1f2982300_0 .net "ca", 0 0, L_0x55a1f3e624f0;  1 drivers
v0x55a1f297f940_0 .net "cin", 0 0, L_0x55a1f3e62980;  1 drivers
v0x55a1f2972ff0_0 .net "sum", 0 0, L_0x55a1f3e621d0;  1 drivers
S_0x55a1f297e220 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2992700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f296b340_0 .net "a", 3 0, L_0x55a1f3e65710;  1 drivers
v0x55a1f296b440_0 .net "b", 3 0, L_0x55a1f3e65800;  1 drivers
v0x55a1f2967000_0 .net "ca", 3 0, L_0x55a1f3e655a0;  1 drivers
v0x55a1f29670c0_0 .net "cin", 3 0, L_0x55a1f3e658f0;  1 drivers
v0x55a1f2968390_0 .net "sum", 3 0, L_0x55a1f3e65500;  1 drivers
L_0x55a1f3e634c0 .part L_0x55a1f3e65710, 0, 1;
L_0x55a1f3e635f0 .part L_0x55a1f3e65800, 0, 1;
L_0x55a1f3e63720 .part L_0x55a1f3e658f0, 0, 1;
L_0x55a1f3e63d30 .part L_0x55a1f3e65710, 1, 1;
L_0x55a1f3e63e60 .part L_0x55a1f3e65800, 1, 1;
L_0x55a1f3e63f90 .part L_0x55a1f3e658f0, 1, 1;
L_0x55a1f3e646d0 .part L_0x55a1f3e65710, 2, 1;
L_0x55a1f3e64800 .part L_0x55a1f3e65800, 2, 1;
L_0x55a1f3e64980 .part L_0x55a1f3e658f0, 2, 1;
L_0x55a1f3e64f50 .part L_0x55a1f3e65710, 3, 1;
L_0x55a1f3e65110 .part L_0x55a1f3e65800, 3, 1;
L_0x55a1f3e652d0 .part L_0x55a1f3e658f0, 3, 1;
L_0x55a1f3e65500 .concat8 [ 1 1 1 1], L_0x55a1f3e62fa0, L_0x55a1f3e638c0, L_0x55a1f3e64170, L_0x55a1f3e64b20;
L_0x55a1f3e655a0 .concat8 [ 1 1 1 1], L_0x55a1f3e633b0, L_0x55a1f3e63c20, L_0x55a1f3e645c0, L_0x55a1f3e64e40;
S_0x55a1f2975750 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f297e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e62b40 .functor XOR 1, L_0x55a1f3e634c0, L_0x55a1f3e635f0, C4<0>, C4<0>;
L_0x55a1f3e62fa0 .functor XOR 1, L_0x55a1f3e62b40, L_0x55a1f3e63720, C4<0>, C4<0>;
L_0x55a1f3e63060 .functor AND 1, L_0x55a1f3e634c0, L_0x55a1f3e635f0, C4<1>, C4<1>;
L_0x55a1f3e63170 .functor AND 1, L_0x55a1f3e634c0, L_0x55a1f3e63720, C4<1>, C4<1>;
L_0x55a1f3e63230 .functor OR 1, L_0x55a1f3e63060, L_0x55a1f3e63170, C4<0>, C4<0>;
L_0x55a1f3e63340 .functor AND 1, L_0x55a1f3e63720, L_0x55a1f3e635f0, C4<1>, C4<1>;
L_0x55a1f3e633b0 .functor OR 1, L_0x55a1f3e63230, L_0x55a1f3e63340, C4<0>, C4<0>;
v0x55a1f297b6b0_0 .net *"_s0", 0 0, L_0x55a1f3e62b40;  1 drivers
v0x55a1f297b750_0 .net *"_s10", 0 0, L_0x55a1f3e63340;  1 drivers
v0x55a1f297b2d0_0 .net *"_s4", 0 0, L_0x55a1f3e63060;  1 drivers
v0x55a1f297b3c0_0 .net *"_s6", 0 0, L_0x55a1f3e63170;  1 drivers
v0x55a1f2978760_0 .net *"_s8", 0 0, L_0x55a1f3e63230;  1 drivers
v0x55a1f2978380_0 .net "a", 0 0, L_0x55a1f3e634c0;  1 drivers
v0x55a1f2978440_0 .net "b", 0 0, L_0x55a1f3e635f0;  1 drivers
v0x55a1f29753d0_0 .net "ca", 0 0, L_0x55a1f3e633b0;  1 drivers
v0x55a1f2975470_0 .net "cin", 0 0, L_0x55a1f3e63720;  1 drivers
v0x55a1f297c7b0_0 .net "sum", 0 0, L_0x55a1f3e62fa0;  1 drivers
S_0x55a1f297db30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f297e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e63850 .functor XOR 1, L_0x55a1f3e63d30, L_0x55a1f3e63e60, C4<0>, C4<0>;
L_0x55a1f3e638c0 .functor XOR 1, L_0x55a1f3e63850, L_0x55a1f3e63f90, C4<0>, C4<0>;
L_0x55a1f3e63930 .functor AND 1, L_0x55a1f3e63d30, L_0x55a1f3e63e60, C4<1>, C4<1>;
L_0x55a1f3e639a0 .functor AND 1, L_0x55a1f3e63d30, L_0x55a1f3e63f90, C4<1>, C4<1>;
L_0x55a1f3e63a60 .functor OR 1, L_0x55a1f3e63930, L_0x55a1f3e639a0, C4<0>, C4<0>;
L_0x55a1f3e63b70 .functor AND 1, L_0x55a1f3e63f90, L_0x55a1f3e63e60, C4<1>, C4<1>;
L_0x55a1f3e63c20 .functor OR 1, L_0x55a1f3e63a60, L_0x55a1f3e63b70, C4<0>, C4<0>;
v0x55a1f29797b0_0 .net *"_s0", 0 0, L_0x55a1f3e63850;  1 drivers
v0x55a1f2979870_0 .net *"_s10", 0 0, L_0x55a1f3e63b70;  1 drivers
v0x55a1f297abe0_0 .net *"_s4", 0 0, L_0x55a1f3e63930;  1 drivers
v0x55a1f297acd0_0 .net *"_s6", 0 0, L_0x55a1f3e639a0;  1 drivers
v0x55a1f2976860_0 .net *"_s8", 0 0, L_0x55a1f3e63a60;  1 drivers
v0x55a1f2977c90_0 .net "a", 0 0, L_0x55a1f3e63d30;  1 drivers
v0x55a1f2977d50_0 .net "b", 0 0, L_0x55a1f3e63e60;  1 drivers
v0x55a1f2973950_0 .net "ca", 0 0, L_0x55a1f3e63c20;  1 drivers
v0x55a1f2973a10_0 .net "cin", 0 0, L_0x55a1f3e63f90;  1 drivers
v0x55a1f2974d90_0 .net "sum", 0 0, L_0x55a1f3e638c0;  1 drivers
S_0x55a1f2969220 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f297e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e64100 .functor XOR 1, L_0x55a1f3e646d0, L_0x55a1f3e64800, C4<0>, C4<0>;
L_0x55a1f3e64170 .functor XOR 1, L_0x55a1f3e64100, L_0x55a1f3e64980, C4<0>, C4<0>;
L_0x55a1f3e64230 .functor AND 1, L_0x55a1f3e646d0, L_0x55a1f3e64800, C4<1>, C4<1>;
L_0x55a1f3e64340 .functor AND 1, L_0x55a1f3e646d0, L_0x55a1f3e64980, C4<1>, C4<1>;
L_0x55a1f3e64400 .functor OR 1, L_0x55a1f3e64230, L_0x55a1f3e64340, C4<0>, C4<0>;
L_0x55a1f3e64510 .functor AND 1, L_0x55a1f3e64980, L_0x55a1f3e64800, C4<1>, C4<1>;
L_0x55a1f3e645c0 .functor OR 1, L_0x55a1f3e64400, L_0x55a1f3e64510, C4<0>, C4<0>;
v0x55a1f2971cb0_0 .net *"_s0", 0 0, L_0x55a1f3e64100;  1 drivers
v0x55a1f2971d70_0 .net *"_s10", 0 0, L_0x55a1f3e64510;  1 drivers
v0x55a1f29718d0_0 .net *"_s4", 0 0, L_0x55a1f3e64230;  1 drivers
v0x55a1f29719c0_0 .net *"_s6", 0 0, L_0x55a1f3e64340;  1 drivers
v0x55a1f2968e00_0 .net *"_s8", 0 0, L_0x55a1f3e64400;  1 drivers
v0x55a1f296ed60_0 .net "a", 0 0, L_0x55a1f3e646d0;  1 drivers
v0x55a1f296ee20_0 .net "b", 0 0, L_0x55a1f3e64800;  1 drivers
v0x55a1f296e980_0 .net "ca", 0 0, L_0x55a1f3e645c0;  1 drivers
v0x55a1f296ea20_0 .net "cin", 0 0, L_0x55a1f3e64980;  1 drivers
v0x55a1f296bec0_0 .net "sum", 0 0, L_0x55a1f3e64170;  1 drivers
S_0x55a1f296ba30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f297e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e64ab0 .functor XOR 1, L_0x55a1f3e64f50, L_0x55a1f3e65110, C4<0>, C4<0>;
L_0x55a1f3e64b20 .functor XOR 1, L_0x55a1f3e64ab0, L_0x55a1f3e652d0, C4<0>, C4<0>;
L_0x55a1f3e64b90 .functor AND 1, L_0x55a1f3e64f50, L_0x55a1f3e65110, C4<1>, C4<1>;
L_0x55a1f3e64c00 .functor AND 1, L_0x55a1f3e64f50, L_0x55a1f3e652d0, C4<1>, C4<1>;
L_0x55a1f3e64cc0 .functor OR 1, L_0x55a1f3e64b90, L_0x55a1f3e64c00, C4<0>, C4<0>;
L_0x55a1f3e64dd0 .functor AND 1, L_0x55a1f3e652d0, L_0x55a1f3e65110, C4<1>, C4<1>;
L_0x55a1f3e64e40 .functor OR 1, L_0x55a1f3e64cc0, L_0x55a1f3e64dd0, C4<0>, C4<0>;
v0x55a1f2968a80_0 .net *"_s0", 0 0, L_0x55a1f3e64ab0;  1 drivers
v0x55a1f2968b60_0 .net *"_s10", 0 0, L_0x55a1f3e64dd0;  1 drivers
v0x55a1f296fdb0_0 .net *"_s4", 0 0, L_0x55a1f3e64b90;  1 drivers
v0x55a1f296fe70_0 .net *"_s6", 0 0, L_0x55a1f3e64c00;  1 drivers
v0x55a1f29711e0_0 .net *"_s8", 0 0, L_0x55a1f3e64cc0;  1 drivers
v0x55a1f296ce60_0 .net "a", 0 0, L_0x55a1f3e64f50;  1 drivers
v0x55a1f296cf20_0 .net "b", 0 0, L_0x55a1f3e65110;  1 drivers
v0x55a1f296e290_0 .net "ca", 0 0, L_0x55a1f3e64e40;  1 drivers
v0x55a1f296e330_0 .net "cin", 0 0, L_0x55a1f3e652d0;  1 drivers
v0x55a1f2969fc0_0 .net "sum", 0 0, L_0x55a1f3e64b20;  1 drivers
S_0x55a1f295c8d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2992700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2954f00_0 .net "a", 3 0, L_0x55a1f3e681d0;  1 drivers
v0x55a1f2955000_0 .net "b", 3 0, L_0x55a1f3e68270;  1 drivers
v0x55a1f2950b80_0 .net "ca", 3 0, L_0x55a1f3e68060;  1 drivers
v0x55a1f2950c40_0 .net "cin", 3 0, L_0x55a1f3e68360;  1 drivers
v0x55a1f2951fb0_0 .net "sum", 3 0, L_0x55a1f3e67fc0;  1 drivers
L_0x55a1f3e65f80 .part L_0x55a1f3e681d0, 0, 1;
L_0x55a1f3e660b0 .part L_0x55a1f3e68270, 0, 1;
L_0x55a1f3e661e0 .part L_0x55a1f3e68360, 0, 1;
L_0x55a1f3e667f0 .part L_0x55a1f3e681d0, 1, 1;
L_0x55a1f3e66920 .part L_0x55a1f3e68270, 1, 1;
L_0x55a1f3e66a50 .part L_0x55a1f3e68360, 1, 1;
L_0x55a1f3e67190 .part L_0x55a1f3e681d0, 2, 1;
L_0x55a1f3e672c0 .part L_0x55a1f3e68270, 2, 1;
L_0x55a1f3e67440 .part L_0x55a1f3e68360, 2, 1;
L_0x55a1f3e67a10 .part L_0x55a1f3e681d0, 3, 1;
L_0x55a1f3e67bd0 .part L_0x55a1f3e68270, 3, 1;
L_0x55a1f3e67d90 .part L_0x55a1f3e68360, 3, 1;
L_0x55a1f3e67fc0 .concat8 [ 1 1 1 1], L_0x55a1f3e65a20, L_0x55a1f3e66380, L_0x55a1f3e66c30, L_0x55a1f3e675e0;
L_0x55a1f3e68060 .concat8 [ 1 1 1 1], L_0x55a1f3e65e70, L_0x55a1f3e666e0, L_0x55a1f3e67080, L_0x55a1f3e67900;
S_0x55a1f2965360 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f295c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e65490 .functor XOR 1, L_0x55a1f3e65f80, L_0x55a1f3e660b0, C4<0>, C4<0>;
L_0x55a1f3e65a20 .functor XOR 1, L_0x55a1f3e65490, L_0x55a1f3e661e0, C4<0>, C4<0>;
L_0x55a1f3e65ae0 .functor AND 1, L_0x55a1f3e65f80, L_0x55a1f3e660b0, C4<1>, C4<1>;
L_0x55a1f3e65bf0 .functor AND 1, L_0x55a1f3e65f80, L_0x55a1f3e661e0, C4<1>, C4<1>;
L_0x55a1f3e65cb0 .functor OR 1, L_0x55a1f3e65ae0, L_0x55a1f3e65bf0, C4<0>, C4<0>;
L_0x55a1f3e65dc0 .functor AND 1, L_0x55a1f3e661e0, L_0x55a1f3e660b0, C4<1>, C4<1>;
L_0x55a1f3e65e70 .functor OR 1, L_0x55a1f3e65cb0, L_0x55a1f3e65dc0, C4<0>, C4<0>;
v0x55a1f2964f80_0 .net *"_s0", 0 0, L_0x55a1f3e65490;  1 drivers
v0x55a1f2965020_0 .net *"_s10", 0 0, L_0x55a1f3e65dc0;  1 drivers
v0x55a1f295c4b0_0 .net *"_s4", 0 0, L_0x55a1f3e65ae0;  1 drivers
v0x55a1f295c5a0_0 .net *"_s6", 0 0, L_0x55a1f3e65bf0;  1 drivers
v0x55a1f2962410_0 .net *"_s8", 0 0, L_0x55a1f3e65cb0;  1 drivers
v0x55a1f2962030_0 .net "a", 0 0, L_0x55a1f3e65f80;  1 drivers
v0x55a1f29620f0_0 .net "b", 0 0, L_0x55a1f3e660b0;  1 drivers
v0x55a1f295f4c0_0 .net "ca", 0 0, L_0x55a1f3e65e70;  1 drivers
v0x55a1f295f560_0 .net "cin", 0 0, L_0x55a1f3e661e0;  1 drivers
v0x55a1f295f0e0_0 .net "sum", 0 0, L_0x55a1f3e65a20;  1 drivers
S_0x55a1f295c130 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f295c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e66310 .functor XOR 1, L_0x55a1f3e667f0, L_0x55a1f3e66920, C4<0>, C4<0>;
L_0x55a1f3e66380 .functor XOR 1, L_0x55a1f3e66310, L_0x55a1f3e66a50, C4<0>, C4<0>;
L_0x55a1f3e663f0 .functor AND 1, L_0x55a1f3e667f0, L_0x55a1f3e66920, C4<1>, C4<1>;
L_0x55a1f3e66460 .functor AND 1, L_0x55a1f3e667f0, L_0x55a1f3e66a50, C4<1>, C4<1>;
L_0x55a1f3e66520 .functor OR 1, L_0x55a1f3e663f0, L_0x55a1f3e66460, C4<0>, C4<0>;
L_0x55a1f3e66630 .functor AND 1, L_0x55a1f3e66a50, L_0x55a1f3e66920, C4<1>, C4<1>;
L_0x55a1f3e666e0 .functor OR 1, L_0x55a1f3e66520, L_0x55a1f3e66630, C4<0>, C4<0>;
v0x55a1f2963460_0 .net *"_s0", 0 0, L_0x55a1f3e66310;  1 drivers
v0x55a1f2963540_0 .net *"_s10", 0 0, L_0x55a1f3e66630;  1 drivers
v0x55a1f2964890_0 .net *"_s4", 0 0, L_0x55a1f3e663f0;  1 drivers
v0x55a1f2964960_0 .net *"_s6", 0 0, L_0x55a1f3e66460;  1 drivers
v0x55a1f2960510_0 .net *"_s8", 0 0, L_0x55a1f3e66520;  1 drivers
v0x55a1f29605f0_0 .net "a", 0 0, L_0x55a1f3e667f0;  1 drivers
v0x55a1f2961940_0 .net "b", 0 0, L_0x55a1f3e66920;  1 drivers
v0x55a1f2961a00_0 .net "ca", 0 0, L_0x55a1f3e666e0;  1 drivers
v0x55a1f295d5c0_0 .net "cin", 0 0, L_0x55a1f3e66a50;  1 drivers
v0x55a1f295e9f0_0 .net "sum", 0 0, L_0x55a1f3e66380;  1 drivers
S_0x55a1f295a6b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f295c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e66bc0 .functor XOR 1, L_0x55a1f3e67190, L_0x55a1f3e672c0, C4<0>, C4<0>;
L_0x55a1f3e66c30 .functor XOR 1, L_0x55a1f3e66bc0, L_0x55a1f3e67440, C4<0>, C4<0>;
L_0x55a1f3e66cf0 .functor AND 1, L_0x55a1f3e67190, L_0x55a1f3e672c0, C4<1>, C4<1>;
L_0x55a1f3e66e00 .functor AND 1, L_0x55a1f3e67190, L_0x55a1f3e67440, C4<1>, C4<1>;
L_0x55a1f3e66ec0 .functor OR 1, L_0x55a1f3e66cf0, L_0x55a1f3e66e00, C4<0>, C4<0>;
L_0x55a1f3e66fd0 .functor AND 1, L_0x55a1f3e67440, L_0x55a1f3e672c0, C4<1>, C4<1>;
L_0x55a1f3e67080 .functor OR 1, L_0x55a1f3e66ec0, L_0x55a1f3e66fd0, C4<0>, C4<0>;
v0x55a1f295ba40_0 .net *"_s0", 0 0, L_0x55a1f3e66bc0;  1 drivers
v0x55a1f295bb00_0 .net *"_s10", 0 0, L_0x55a1f3e66fd0;  1 drivers
v0x55a1f294fe90_0 .net *"_s4", 0 0, L_0x55a1f3e66cf0;  1 drivers
v0x55a1f294ff80_0 .net *"_s6", 0 0, L_0x55a1f3e66e00;  1 drivers
v0x55a1f2958920_0 .net *"_s8", 0 0, L_0x55a1f3e66ec0;  1 drivers
v0x55a1f2958540_0 .net "a", 0 0, L_0x55a1f3e67190;  1 drivers
v0x55a1f2958600_0 .net "b", 0 0, L_0x55a1f3e672c0;  1 drivers
v0x55a1f294fa70_0 .net "ca", 0 0, L_0x55a1f3e67080;  1 drivers
v0x55a1f294fb10_0 .net "cin", 0 0, L_0x55a1f3e67440;  1 drivers
v0x55a1f2955a80_0 .net "sum", 0 0, L_0x55a1f3e66c30;  1 drivers
S_0x55a1f29555f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f295c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e67570 .functor XOR 1, L_0x55a1f3e67a10, L_0x55a1f3e67bd0, C4<0>, C4<0>;
L_0x55a1f3e675e0 .functor XOR 1, L_0x55a1f3e67570, L_0x55a1f3e67d90, C4<0>, C4<0>;
L_0x55a1f3e67650 .functor AND 1, L_0x55a1f3e67a10, L_0x55a1f3e67bd0, C4<1>, C4<1>;
L_0x55a1f3e676c0 .functor AND 1, L_0x55a1f3e67a10, L_0x55a1f3e67d90, C4<1>, C4<1>;
L_0x55a1f3e67780 .functor OR 1, L_0x55a1f3e67650, L_0x55a1f3e676c0, C4<0>, C4<0>;
L_0x55a1f3e67890 .functor AND 1, L_0x55a1f3e67d90, L_0x55a1f3e67bd0, C4<1>, C4<1>;
L_0x55a1f3e67900 .functor OR 1, L_0x55a1f3e67780, L_0x55a1f3e67890, C4<0>, C4<0>;
v0x55a1f2952a80_0 .net *"_s0", 0 0, L_0x55a1f3e67570;  1 drivers
v0x55a1f2952b60_0 .net *"_s10", 0 0, L_0x55a1f3e67890;  1 drivers
v0x55a1f29526a0_0 .net *"_s4", 0 0, L_0x55a1f3e67650;  1 drivers
v0x55a1f2952760_0 .net *"_s6", 0 0, L_0x55a1f3e676c0;  1 drivers
v0x55a1f294f6f0_0 .net *"_s8", 0 0, L_0x55a1f3e67780;  1 drivers
v0x55a1f2956a20_0 .net "a", 0 0, L_0x55a1f3e67a10;  1 drivers
v0x55a1f2956ae0_0 .net "b", 0 0, L_0x55a1f3e67bd0;  1 drivers
v0x55a1f2957e50_0 .net "ca", 0 0, L_0x55a1f3e67900;  1 drivers
v0x55a1f2957ef0_0 .net "cin", 0 0, L_0x55a1f3e67d90;  1 drivers
v0x55a1f2953b80_0 .net "sum", 0 0, L_0x55a1f3e675e0;  1 drivers
S_0x55a1f294dbd0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2992700;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29379f0_0 .net "a", 3 0, L_0x55a1f3e6ab70;  1 drivers
v0x55a1f2937af0_0 .net "b", 3 0, L_0x55a1f3e6aca0;  1 drivers
v0x55a1f2934a40_0 .net "ca", 3 0, L_0x55a1f3e6aa00;  1 drivers
v0x55a1f2934b00_0 .net "cin", 3 0, L_0x55a1f3e6add0;  1 drivers
v0x55a1f293bd70_0 .net "sum", 3 0, L_0x55a1f3e6a960;  1 drivers
L_0x55a1f3e68920 .part L_0x55a1f3e6ab70, 0, 1;
L_0x55a1f3e68a50 .part L_0x55a1f3e6aca0, 0, 1;
L_0x55a1f3e68b80 .part L_0x55a1f3e6add0, 0, 1;
L_0x55a1f3e69190 .part L_0x55a1f3e6ab70, 1, 1;
L_0x55a1f3e692c0 .part L_0x55a1f3e6aca0, 1, 1;
L_0x55a1f3e693f0 .part L_0x55a1f3e6add0, 1, 1;
L_0x55a1f3e69b30 .part L_0x55a1f3e6ab70, 2, 1;
L_0x55a1f3e69c60 .part L_0x55a1f3e6aca0, 2, 1;
L_0x55a1f3e69de0 .part L_0x55a1f3e6add0, 2, 1;
L_0x55a1f3e6a3b0 .part L_0x55a1f3e6ab70, 3, 1;
L_0x55a1f3e6a570 .part L_0x55a1f3e6aca0, 3, 1;
L_0x55a1f3e6a730 .part L_0x55a1f3e6add0, 3, 1;
L_0x55a1f3e6a960 .concat8 [ 1 1 1 1], L_0x55a1f3e68400, L_0x55a1f3e68d20, L_0x55a1f3e695d0, L_0x55a1f3e69f80;
L_0x55a1f3e6aa00 .concat8 [ 1 1 1 1], L_0x55a1f3e68810, L_0x55a1f3e69080, L_0x55a1f3e69a20, L_0x55a1f3e6a2a0;
S_0x55a1f294f000 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f294dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e67f50 .functor XOR 1, L_0x55a1f3e68920, L_0x55a1f3e68a50, C4<0>, C4<0>;
L_0x55a1f3e68400 .functor XOR 1, L_0x55a1f3e67f50, L_0x55a1f3e68b80, C4<0>, C4<0>;
L_0x55a1f3e684c0 .functor AND 1, L_0x55a1f3e68920, L_0x55a1f3e68a50, C4<1>, C4<1>;
L_0x55a1f3e685d0 .functor AND 1, L_0x55a1f3e68920, L_0x55a1f3e68b80, C4<1>, C4<1>;
L_0x55a1f3e68690 .functor OR 1, L_0x55a1f3e684c0, L_0x55a1f3e685d0, C4<0>, C4<0>;
L_0x55a1f3e687a0 .functor AND 1, L_0x55a1f3e68b80, L_0x55a1f3e68a50, C4<1>, C4<1>;
L_0x55a1f3e68810 .functor OR 1, L_0x55a1f3e68690, L_0x55a1f3e687a0, C4<0>, C4<0>;
v0x55a1f294c470_0 .net *"_s0", 0 0, L_0x55a1f3e67f50;  1 drivers
v0x55a1f294c510_0 .net *"_s10", 0 0, L_0x55a1f3e687a0;  1 drivers
v0x55a1f293efb0_0 .net *"_s4", 0 0, L_0x55a1f3e684c0;  1 drivers
v0x55a1f293f0a0_0 .net *"_s6", 0 0, L_0x55a1f3e685d0;  1 drivers
v0x55a1f2932660_0 .net *"_s8", 0 0, L_0x55a1f3e68690;  1 drivers
v0x55a1f2941b30_0 .net "a", 0 0, L_0x55a1f3e68920;  1 drivers
v0x55a1f2941bf0_0 .net "b", 0 0, L_0x55a1f3e68a50;  1 drivers
v0x55a1f294a5c0_0 .net "ca", 0 0, L_0x55a1f3e68810;  1 drivers
v0x55a1f294a660_0 .net "cin", 0 0, L_0x55a1f3e68b80;  1 drivers
v0x55a1f294a290_0 .net "sum", 0 0, L_0x55a1f3e68400;  1 drivers
S_0x55a1f2941710 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f294dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e68cb0 .functor XOR 1, L_0x55a1f3e69190, L_0x55a1f3e692c0, C4<0>, C4<0>;
L_0x55a1f3e68d20 .functor XOR 1, L_0x55a1f3e68cb0, L_0x55a1f3e693f0, C4<0>, C4<0>;
L_0x55a1f3e68d90 .functor AND 1, L_0x55a1f3e69190, L_0x55a1f3e692c0, C4<1>, C4<1>;
L_0x55a1f3e68e00 .functor AND 1, L_0x55a1f3e69190, L_0x55a1f3e693f0, C4<1>, C4<1>;
L_0x55a1f3e68ec0 .functor OR 1, L_0x55a1f3e68d90, L_0x55a1f3e68e00, C4<0>, C4<0>;
L_0x55a1f3e68fd0 .functor AND 1, L_0x55a1f3e693f0, L_0x55a1f3e692c0, C4<1>, C4<1>;
L_0x55a1f3e69080 .functor OR 1, L_0x55a1f3e68ec0, L_0x55a1f3e68fd0, C4<0>, C4<0>;
v0x55a1f2947670_0 .net *"_s0", 0 0, L_0x55a1f3e68cb0;  1 drivers
v0x55a1f2947730_0 .net *"_s10", 0 0, L_0x55a1f3e68fd0;  1 drivers
v0x55a1f2947290_0 .net *"_s4", 0 0, L_0x55a1f3e68d90;  1 drivers
v0x55a1f2947380_0 .net *"_s6", 0 0, L_0x55a1f3e68e00;  1 drivers
v0x55a1f2944720_0 .net *"_s8", 0 0, L_0x55a1f3e68ec0;  1 drivers
v0x55a1f2944340_0 .net "a", 0 0, L_0x55a1f3e69190;  1 drivers
v0x55a1f2944400_0 .net "b", 0 0, L_0x55a1f3e692c0;  1 drivers
v0x55a1f2941390_0 .net "ca", 0 0, L_0x55a1f3e69080;  1 drivers
v0x55a1f2941450_0 .net "cin", 0 0, L_0x55a1f3e693f0;  1 drivers
v0x55a1f2948770_0 .net "sum", 0 0, L_0x55a1f3e68d20;  1 drivers
S_0x55a1f2949af0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f294dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e69560 .functor XOR 1, L_0x55a1f3e69b30, L_0x55a1f3e69c60, C4<0>, C4<0>;
L_0x55a1f3e695d0 .functor XOR 1, L_0x55a1f3e69560, L_0x55a1f3e69de0, C4<0>, C4<0>;
L_0x55a1f3e69690 .functor AND 1, L_0x55a1f3e69b30, L_0x55a1f3e69c60, C4<1>, C4<1>;
L_0x55a1f3e697a0 .functor AND 1, L_0x55a1f3e69b30, L_0x55a1f3e69de0, C4<1>, C4<1>;
L_0x55a1f3e69860 .functor OR 1, L_0x55a1f3e69690, L_0x55a1f3e697a0, C4<0>, C4<0>;
L_0x55a1f3e69970 .functor AND 1, L_0x55a1f3e69de0, L_0x55a1f3e69c60, C4<1>, C4<1>;
L_0x55a1f3e69a20 .functor OR 1, L_0x55a1f3e69860, L_0x55a1f3e69970, C4<0>, C4<0>;
v0x55a1f2945770_0 .net *"_s0", 0 0, L_0x55a1f3e69560;  1 drivers
v0x55a1f2945830_0 .net *"_s10", 0 0, L_0x55a1f3e69970;  1 drivers
v0x55a1f2946ba0_0 .net *"_s4", 0 0, L_0x55a1f3e69690;  1 drivers
v0x55a1f2946c90_0 .net *"_s6", 0 0, L_0x55a1f3e697a0;  1 drivers
v0x55a1f2942820_0 .net *"_s8", 0 0, L_0x55a1f3e69860;  1 drivers
v0x55a1f2943c50_0 .net "a", 0 0, L_0x55a1f3e69b30;  1 drivers
v0x55a1f2943d10_0 .net "b", 0 0, L_0x55a1f3e69c60;  1 drivers
v0x55a1f293f910_0 .net "ca", 0 0, L_0x55a1f3e69a20;  1 drivers
v0x55a1f293f9b0_0 .net "cin", 0 0, L_0x55a1f3e69de0;  1 drivers
v0x55a1f2940d50_0 .net "sum", 0 0, L_0x55a1f3e695d0;  1 drivers
S_0x55a1f29351e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f294dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e69f10 .functor XOR 1, L_0x55a1f3e6a3b0, L_0x55a1f3e6a570, C4<0>, C4<0>;
L_0x55a1f3e69f80 .functor XOR 1, L_0x55a1f3e69f10, L_0x55a1f3e6a730, C4<0>, C4<0>;
L_0x55a1f3e69ff0 .functor AND 1, L_0x55a1f3e6a3b0, L_0x55a1f3e6a570, C4<1>, C4<1>;
L_0x55a1f3e6a060 .functor AND 1, L_0x55a1f3e6a3b0, L_0x55a1f3e6a730, C4<1>, C4<1>;
L_0x55a1f3e6a120 .functor OR 1, L_0x55a1f3e69ff0, L_0x55a1f3e6a060, C4<0>, C4<0>;
L_0x55a1f3e6a230 .functor AND 1, L_0x55a1f3e6a730, L_0x55a1f3e6a570, C4<1>, C4<1>;
L_0x55a1f3e6a2a0 .functor OR 1, L_0x55a1f3e6a120, L_0x55a1f3e6a230, C4<0>, C4<0>;
v0x55a1f293dc70_0 .net *"_s0", 0 0, L_0x55a1f3e69f10;  1 drivers
v0x55a1f293dd50_0 .net *"_s10", 0 0, L_0x55a1f3e6a230;  1 drivers
v0x55a1f293d890_0 .net *"_s4", 0 0, L_0x55a1f3e69ff0;  1 drivers
v0x55a1f293d950_0 .net *"_s6", 0 0, L_0x55a1f3e6a060;  1 drivers
v0x55a1f2934dc0_0 .net *"_s8", 0 0, L_0x55a1f3e6a120;  1 drivers
v0x55a1f293ad20_0 .net "a", 0 0, L_0x55a1f3e6a3b0;  1 drivers
v0x55a1f293ade0_0 .net "b", 0 0, L_0x55a1f3e6a570;  1 drivers
v0x55a1f293a940_0 .net "ca", 0 0, L_0x55a1f3e6a2a0;  1 drivers
v0x55a1f293a9e0_0 .net "cin", 0 0, L_0x55a1f3e6a730;  1 drivers
v0x55a1f2937e80_0 .net "sum", 0 0, L_0x55a1f3e69f80;  1 drivers
S_0x55a1f2935ed0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2995270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f28d5130_0 .net "a", 15 0, L_0x55a1f3e76080;  1 drivers
v0x55a1f28d5210_0 .net "b", 15 0, L_0x55a1f3e76170;  1 drivers
v0x55a1f28d4d50_0 .net "ca", 15 0, L_0x55a1f3e75e20;  1 drivers
v0x55a1f28d4e10_0 .net "cin", 15 0, L_0x55a1f3e76260;  1 drivers
v0x55a1f28cc280_0 .net "sum", 15 0, L_0x55a1f3e75d80;  1 drivers
L_0x55a1f3e6db90 .part L_0x55a1f3e76080, 0, 4;
L_0x55a1f3e6dc30 .part L_0x55a1f3e76170, 0, 4;
L_0x55a1f3e6dcd0 .part L_0x55a1f3e76260, 0, 4;
L_0x55a1f3e70520 .part L_0x55a1f3e76080, 4, 4;
L_0x55a1f3e70610 .part L_0x55a1f3e76170, 4, 4;
L_0x55a1f3e70700 .part L_0x55a1f3e76260, 4, 4;
L_0x55a1f3e72fe0 .part L_0x55a1f3e76080, 8, 4;
L_0x55a1f3e73080 .part L_0x55a1f3e76170, 8, 4;
L_0x55a1f3e73170 .part L_0x55a1f3e76260, 8, 4;
L_0x55a1f3e75980 .part L_0x55a1f3e76080, 12, 4;
L_0x55a1f3e75ab0 .part L_0x55a1f3e76170, 12, 4;
L_0x55a1f3e75be0 .part L_0x55a1f3e76260, 12, 4;
L_0x55a1f3e75d80 .concat8 [ 4 4 4 4], L_0x55a1f3e6d980, L_0x55a1f3e70310, L_0x55a1f3e72dd0, L_0x55a1f3e75770;
L_0x55a1f3e75e20 .concat8 [ 4 4 4 4], L_0x55a1f3e6da20, L_0x55a1f3e703b0, L_0x55a1f3e72e70, L_0x55a1f3e75810;
S_0x55a1f2937300 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2935ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29229e0_0 .net "a", 3 0, L_0x55a1f3e6db90;  1 drivers
v0x55a1f2922ae0_0 .net "b", 3 0, L_0x55a1f3e6dc30;  1 drivers
v0x55a1f2923e10_0 .net "ca", 3 0, L_0x55a1f3e6da20;  1 drivers
v0x55a1f2923ed0_0 .net "cin", 3 0, L_0x55a1f3e6dcd0;  1 drivers
v0x55a1f291fa90_0 .net "sum", 3 0, L_0x55a1f3e6d980;  1 drivers
L_0x55a1f3e6b940 .part L_0x55a1f3e6db90, 0, 1;
L_0x55a1f3e6ba70 .part L_0x55a1f3e6dc30, 0, 1;
L_0x55a1f3e6bba0 .part L_0x55a1f3e6dcd0, 0, 1;
L_0x55a1f3e6c1b0 .part L_0x55a1f3e6db90, 1, 1;
L_0x55a1f3e6c2e0 .part L_0x55a1f3e6dc30, 1, 1;
L_0x55a1f3e6c410 .part L_0x55a1f3e6dcd0, 1, 1;
L_0x55a1f3e6cb50 .part L_0x55a1f3e6db90, 2, 1;
L_0x55a1f3e6cc80 .part L_0x55a1f3e6dc30, 2, 1;
L_0x55a1f3e6ce00 .part L_0x55a1f3e6dcd0, 2, 1;
L_0x55a1f3e6d3d0 .part L_0x55a1f3e6db90, 3, 1;
L_0x55a1f3e6d590 .part L_0x55a1f3e6dc30, 3, 1;
L_0x55a1f3e6d750 .part L_0x55a1f3e6dcd0, 3, 1;
L_0x55a1f3e6d980 .concat8 [ 1 1 1 1], L_0x55a1f3e6a8f0, L_0x55a1f3e6bd40, L_0x55a1f3e6c5f0, L_0x55a1f3e6cfa0;
L_0x55a1f3e6da20 .concat8 [ 1 1 1 1], L_0x55a1f3e6b830, L_0x55a1f3e6c0a0, L_0x55a1f3e6ca40, L_0x55a1f3e6d2c0;
S_0x55a1f2932fc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2937300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6af00 .functor XOR 1, L_0x55a1f3e6b940, L_0x55a1f3e6ba70, C4<0>, C4<0>;
L_0x55a1f3e6a8f0 .functor XOR 1, L_0x55a1f3e6af00, L_0x55a1f3e6bba0, C4<0>, C4<0>;
L_0x55a1f3e6b4a0 .functor AND 1, L_0x55a1f3e6b940, L_0x55a1f3e6ba70, C4<1>, C4<1>;
L_0x55a1f3e6b5b0 .functor AND 1, L_0x55a1f3e6b940, L_0x55a1f3e6bba0, C4<1>, C4<1>;
L_0x55a1f3e6b670 .functor OR 1, L_0x55a1f3e6b4a0, L_0x55a1f3e6b5b0, C4<0>, C4<0>;
L_0x55a1f3e6b780 .functor AND 1, L_0x55a1f3e6bba0, L_0x55a1f3e6ba70, C4<1>, C4<1>;
L_0x55a1f3e6b830 .functor OR 1, L_0x55a1f3e6b670, L_0x55a1f3e6b780, C4<0>, C4<0>;
v0x55a1f2934350_0 .net *"_s0", 0 0, L_0x55a1f3e6af00;  1 drivers
v0x55a1f29343f0_0 .net *"_s10", 0 0, L_0x55a1f3e6b780;  1 drivers
v0x55a1f2928890_0 .net *"_s4", 0 0, L_0x55a1f3e6b4a0;  1 drivers
v0x55a1f2928980_0 .net *"_s6", 0 0, L_0x55a1f3e6b5b0;  1 drivers
v0x55a1f2931320_0 .net *"_s8", 0 0, L_0x55a1f3e6b670;  1 drivers
v0x55a1f2930f40_0 .net "a", 0 0, L_0x55a1f3e6b940;  1 drivers
v0x55a1f2931000_0 .net "b", 0 0, L_0x55a1f3e6ba70;  1 drivers
v0x55a1f2928470_0 .net "ca", 0 0, L_0x55a1f3e6b830;  1 drivers
v0x55a1f2928510_0 .net "cin", 0 0, L_0x55a1f3e6bba0;  1 drivers
v0x55a1f292e3d0_0 .net "sum", 0 0, L_0x55a1f3e6a8f0;  1 drivers
S_0x55a1f292dff0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2937300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6bcd0 .functor XOR 1, L_0x55a1f3e6c1b0, L_0x55a1f3e6c2e0, C4<0>, C4<0>;
L_0x55a1f3e6bd40 .functor XOR 1, L_0x55a1f3e6bcd0, L_0x55a1f3e6c410, C4<0>, C4<0>;
L_0x55a1f3e6bdb0 .functor AND 1, L_0x55a1f3e6c1b0, L_0x55a1f3e6c2e0, C4<1>, C4<1>;
L_0x55a1f3e6be20 .functor AND 1, L_0x55a1f3e6c1b0, L_0x55a1f3e6c410, C4<1>, C4<1>;
L_0x55a1f3e6bee0 .functor OR 1, L_0x55a1f3e6bdb0, L_0x55a1f3e6be20, C4<0>, C4<0>;
L_0x55a1f3e6bff0 .functor AND 1, L_0x55a1f3e6c410, L_0x55a1f3e6c2e0, C4<1>, C4<1>;
L_0x55a1f3e6c0a0 .functor OR 1, L_0x55a1f3e6bee0, L_0x55a1f3e6bff0, C4<0>, C4<0>;
v0x55a1f292b480_0 .net *"_s0", 0 0, L_0x55a1f3e6bcd0;  1 drivers
v0x55a1f292b560_0 .net *"_s10", 0 0, L_0x55a1f3e6bff0;  1 drivers
v0x55a1f292b0a0_0 .net *"_s4", 0 0, L_0x55a1f3e6bdb0;  1 drivers
v0x55a1f292b170_0 .net *"_s6", 0 0, L_0x55a1f3e6be20;  1 drivers
v0x55a1f29280f0_0 .net *"_s8", 0 0, L_0x55a1f3e6bee0;  1 drivers
v0x55a1f29281d0_0 .net "a", 0 0, L_0x55a1f3e6c1b0;  1 drivers
v0x55a1f292f420_0 .net "b", 0 0, L_0x55a1f3e6c2e0;  1 drivers
v0x55a1f292f4e0_0 .net "ca", 0 0, L_0x55a1f3e6c0a0;  1 drivers
v0x55a1f2930850_0 .net "cin", 0 0, L_0x55a1f3e6c410;  1 drivers
v0x55a1f292c4d0_0 .net "sum", 0 0, L_0x55a1f3e6bd40;  1 drivers
S_0x55a1f292d900 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2937300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6c580 .functor XOR 1, L_0x55a1f3e6cb50, L_0x55a1f3e6cc80, C4<0>, C4<0>;
L_0x55a1f3e6c5f0 .functor XOR 1, L_0x55a1f3e6c580, L_0x55a1f3e6ce00, C4<0>, C4<0>;
L_0x55a1f3e6c6b0 .functor AND 1, L_0x55a1f3e6cb50, L_0x55a1f3e6cc80, C4<1>, C4<1>;
L_0x55a1f3e6c7c0 .functor AND 1, L_0x55a1f3e6cb50, L_0x55a1f3e6ce00, C4<1>, C4<1>;
L_0x55a1f3e6c880 .functor OR 1, L_0x55a1f3e6c6b0, L_0x55a1f3e6c7c0, C4<0>, C4<0>;
L_0x55a1f3e6c990 .functor AND 1, L_0x55a1f3e6ce00, L_0x55a1f3e6cc80, C4<1>, C4<1>;
L_0x55a1f3e6ca40 .functor OR 1, L_0x55a1f3e6c880, L_0x55a1f3e6c990, C4<0>, C4<0>;
v0x55a1f2929580_0 .net *"_s0", 0 0, L_0x55a1f3e6c580;  1 drivers
v0x55a1f2929640_0 .net *"_s10", 0 0, L_0x55a1f3e6c990;  1 drivers
v0x55a1f292a9b0_0 .net *"_s4", 0 0, L_0x55a1f3e6c6b0;  1 drivers
v0x55a1f292aaa0_0 .net *"_s6", 0 0, L_0x55a1f3e6c7c0;  1 drivers
v0x55a1f2926670_0 .net *"_s8", 0 0, L_0x55a1f3e6c880;  1 drivers
v0x55a1f2927a00_0 .net "a", 0 0, L_0x55a1f3e6cb50;  1 drivers
v0x55a1f2927ac0_0 .net "b", 0 0, L_0x55a1f3e6cc80;  1 drivers
v0x55a1f291be50_0 .net "ca", 0 0, L_0x55a1f3e6ca40;  1 drivers
v0x55a1f291bef0_0 .net "cin", 0 0, L_0x55a1f3e6ce00;  1 drivers
v0x55a1f2924990_0 .net "sum", 0 0, L_0x55a1f3e6c5f0;  1 drivers
S_0x55a1f2924500 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2937300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6cf30 .functor XOR 1, L_0x55a1f3e6d3d0, L_0x55a1f3e6d590, C4<0>, C4<0>;
L_0x55a1f3e6cfa0 .functor XOR 1, L_0x55a1f3e6cf30, L_0x55a1f3e6d750, C4<0>, C4<0>;
L_0x55a1f3e6d010 .functor AND 1, L_0x55a1f3e6d3d0, L_0x55a1f3e6d590, C4<1>, C4<1>;
L_0x55a1f3e6d080 .functor AND 1, L_0x55a1f3e6d3d0, L_0x55a1f3e6d750, C4<1>, C4<1>;
L_0x55a1f3e6d140 .functor OR 1, L_0x55a1f3e6d010, L_0x55a1f3e6d080, C4<0>, C4<0>;
L_0x55a1f3e6d250 .functor AND 1, L_0x55a1f3e6d750, L_0x55a1f3e6d590, C4<1>, C4<1>;
L_0x55a1f3e6d2c0 .functor OR 1, L_0x55a1f3e6d140, L_0x55a1f3e6d250, C4<0>, C4<0>;
v0x55a1f291ba30_0 .net *"_s0", 0 0, L_0x55a1f3e6cf30;  1 drivers
v0x55a1f291bb10_0 .net *"_s10", 0 0, L_0x55a1f3e6d250;  1 drivers
v0x55a1f2921990_0 .net *"_s4", 0 0, L_0x55a1f3e6d010;  1 drivers
v0x55a1f2921a50_0 .net *"_s6", 0 0, L_0x55a1f3e6d080;  1 drivers
v0x55a1f29215b0_0 .net *"_s8", 0 0, L_0x55a1f3e6d140;  1 drivers
v0x55a1f291ea40_0 .net "a", 0 0, L_0x55a1f3e6d3d0;  1 drivers
v0x55a1f291eb00_0 .net "b", 0 0, L_0x55a1f3e6d590;  1 drivers
v0x55a1f291e660_0 .net "ca", 0 0, L_0x55a1f3e6d2c0;  1 drivers
v0x55a1f291e700_0 .net "cin", 0 0, L_0x55a1f3e6d750;  1 drivers
v0x55a1f291b760_0 .net "sum", 0 0, L_0x55a1f3e6cfa0;  1 drivers
S_0x55a1f2920ec0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2935ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2907ae0_0 .net "a", 3 0, L_0x55a1f3e70520;  1 drivers
v0x55a1f2907be0_0 .net "b", 3 0, L_0x55a1f3e70610;  1 drivers
v0x55a1f2907700_0 .net "ca", 3 0, L_0x55a1f3e703b0;  1 drivers
v0x55a1f29077c0_0 .net "cin", 3 0, L_0x55a1f3e70700;  1 drivers
v0x55a1f2904b90_0 .net "sum", 3 0, L_0x55a1f3e70310;  1 drivers
L_0x55a1f3e6e2d0 .part L_0x55a1f3e70520, 0, 1;
L_0x55a1f3e6e400 .part L_0x55a1f3e70610, 0, 1;
L_0x55a1f3e6e530 .part L_0x55a1f3e70700, 0, 1;
L_0x55a1f3e6eb40 .part L_0x55a1f3e70520, 1, 1;
L_0x55a1f3e6ec70 .part L_0x55a1f3e70610, 1, 1;
L_0x55a1f3e6eda0 .part L_0x55a1f3e70700, 1, 1;
L_0x55a1f3e6f4e0 .part L_0x55a1f3e70520, 2, 1;
L_0x55a1f3e6f610 .part L_0x55a1f3e70610, 2, 1;
L_0x55a1f3e6f790 .part L_0x55a1f3e70700, 2, 1;
L_0x55a1f3e6fd60 .part L_0x55a1f3e70520, 3, 1;
L_0x55a1f3e6ff20 .part L_0x55a1f3e70610, 3, 1;
L_0x55a1f3e700e0 .part L_0x55a1f3e70700, 3, 1;
L_0x55a1f3e70310 .concat8 [ 1 1 1 1], L_0x55a1f3e6dd70, L_0x55a1f3e6e6d0, L_0x55a1f3e6ef80, L_0x55a1f3e6f930;
L_0x55a1f3e703b0 .concat8 [ 1 1 1 1], L_0x55a1f3e6e1c0, L_0x55a1f3e6ea30, L_0x55a1f3e6f3d0, L_0x55a1f3e6fc50;
S_0x55a1f291cb40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2920ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6d910 .functor XOR 1, L_0x55a1f3e6e2d0, L_0x55a1f3e6e400, C4<0>, C4<0>;
L_0x55a1f3e6dd70 .functor XOR 1, L_0x55a1f3e6d910, L_0x55a1f3e6e530, C4<0>, C4<0>;
L_0x55a1f3e6de30 .functor AND 1, L_0x55a1f3e6e2d0, L_0x55a1f3e6e400, C4<1>, C4<1>;
L_0x55a1f3e6df40 .functor AND 1, L_0x55a1f3e6e2d0, L_0x55a1f3e6e530, C4<1>, C4<1>;
L_0x55a1f3e6e000 .functor OR 1, L_0x55a1f3e6de30, L_0x55a1f3e6df40, C4<0>, C4<0>;
L_0x55a1f3e6e110 .functor AND 1, L_0x55a1f3e6e530, L_0x55a1f3e6e400, C4<1>, C4<1>;
L_0x55a1f3e6e1c0 .functor OR 1, L_0x55a1f3e6e000, L_0x55a1f3e6e110, C4<0>, C4<0>;
v0x55a1f291df70_0 .net *"_s0", 0 0, L_0x55a1f3e6d910;  1 drivers
v0x55a1f291e010_0 .net *"_s10", 0 0, L_0x55a1f3e6e110;  1 drivers
v0x55a1f2919c30_0 .net *"_s4", 0 0, L_0x55a1f3e6de30;  1 drivers
v0x55a1f2919d20_0 .net *"_s6", 0 0, L_0x55a1f3e6df40;  1 drivers
v0x55a1f291afc0_0 .net *"_s8", 0 0, L_0x55a1f3e6e000;  1 drivers
v0x55a1f29186c0_0 .net "a", 0 0, L_0x55a1f3e6e2d0;  1 drivers
v0x55a1f2918780_0 .net "b", 0 0, L_0x55a1f3e6e400;  1 drivers
v0x55a1f290bd70_0 .net "ca", 0 0, L_0x55a1f3e6e1c0;  1 drivers
v0x55a1f290be10_0 .net "cin", 0 0, L_0x55a1f3e6e530;  1 drivers
v0x55a1f28ff4d0_0 .net "sum", 0 0, L_0x55a1f3e6dd70;  1 drivers
S_0x55a1f290e8f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2920ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6e660 .functor XOR 1, L_0x55a1f3e6eb40, L_0x55a1f3e6ec70, C4<0>, C4<0>;
L_0x55a1f3e6e6d0 .functor XOR 1, L_0x55a1f3e6e660, L_0x55a1f3e6eda0, C4<0>, C4<0>;
L_0x55a1f3e6e740 .functor AND 1, L_0x55a1f3e6eb40, L_0x55a1f3e6ec70, C4<1>, C4<1>;
L_0x55a1f3e6e7b0 .functor AND 1, L_0x55a1f3e6eb40, L_0x55a1f3e6eda0, C4<1>, C4<1>;
L_0x55a1f3e6e870 .functor OR 1, L_0x55a1f3e6e740, L_0x55a1f3e6e7b0, C4<0>, C4<0>;
L_0x55a1f3e6e980 .functor AND 1, L_0x55a1f3e6eda0, L_0x55a1f3e6ec70, C4<1>, C4<1>;
L_0x55a1f3e6ea30 .functor OR 1, L_0x55a1f3e6e870, L_0x55a1f3e6e980, C4<0>, C4<0>;
v0x55a1f2917380_0 .net *"_s0", 0 0, L_0x55a1f3e6e660;  1 drivers
v0x55a1f2917440_0 .net *"_s10", 0 0, L_0x55a1f3e6e980;  1 drivers
v0x55a1f2916fa0_0 .net *"_s4", 0 0, L_0x55a1f3e6e740;  1 drivers
v0x55a1f2917090_0 .net *"_s6", 0 0, L_0x55a1f3e6e7b0;  1 drivers
v0x55a1f290e4d0_0 .net *"_s8", 0 0, L_0x55a1f3e6e870;  1 drivers
v0x55a1f2914430_0 .net "a", 0 0, L_0x55a1f3e6eb40;  1 drivers
v0x55a1f29144f0_0 .net "b", 0 0, L_0x55a1f3e6ec70;  1 drivers
v0x55a1f2914050_0 .net "ca", 0 0, L_0x55a1f3e6ea30;  1 drivers
v0x55a1f2914110_0 .net "cin", 0 0, L_0x55a1f3e6eda0;  1 drivers
v0x55a1f2911590_0 .net "sum", 0 0, L_0x55a1f3e6e6d0;  1 drivers
S_0x55a1f2911100 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2920ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6ef10 .functor XOR 1, L_0x55a1f3e6f4e0, L_0x55a1f3e6f610, C4<0>, C4<0>;
L_0x55a1f3e6ef80 .functor XOR 1, L_0x55a1f3e6ef10, L_0x55a1f3e6f790, C4<0>, C4<0>;
L_0x55a1f3e6f040 .functor AND 1, L_0x55a1f3e6f4e0, L_0x55a1f3e6f610, C4<1>, C4<1>;
L_0x55a1f3e6f150 .functor AND 1, L_0x55a1f3e6f4e0, L_0x55a1f3e6f790, C4<1>, C4<1>;
L_0x55a1f3e6f210 .functor OR 1, L_0x55a1f3e6f040, L_0x55a1f3e6f150, C4<0>, C4<0>;
L_0x55a1f3e6f320 .functor AND 1, L_0x55a1f3e6f790, L_0x55a1f3e6f610, C4<1>, C4<1>;
L_0x55a1f3e6f3d0 .functor OR 1, L_0x55a1f3e6f210, L_0x55a1f3e6f320, C4<0>, C4<0>;
v0x55a1f290e150_0 .net *"_s0", 0 0, L_0x55a1f3e6ef10;  1 drivers
v0x55a1f290e210_0 .net *"_s10", 0 0, L_0x55a1f3e6f320;  1 drivers
v0x55a1f2915480_0 .net *"_s4", 0 0, L_0x55a1f3e6f040;  1 drivers
v0x55a1f2915570_0 .net *"_s6", 0 0, L_0x55a1f3e6f150;  1 drivers
v0x55a1f29168b0_0 .net *"_s8", 0 0, L_0x55a1f3e6f210;  1 drivers
v0x55a1f2912530_0 .net "a", 0 0, L_0x55a1f3e6f4e0;  1 drivers
v0x55a1f29125f0_0 .net "b", 0 0, L_0x55a1f3e6f610;  1 drivers
v0x55a1f2913960_0 .net "ca", 0 0, L_0x55a1f3e6f3d0;  1 drivers
v0x55a1f2913a00_0 .net "cin", 0 0, L_0x55a1f3e6f790;  1 drivers
v0x55a1f290f690_0 .net "sum", 0 0, L_0x55a1f3e6ef80;  1 drivers
S_0x55a1f2910a10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2920ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e6f8c0 .functor XOR 1, L_0x55a1f3e6fd60, L_0x55a1f3e6ff20, C4<0>, C4<0>;
L_0x55a1f3e6f930 .functor XOR 1, L_0x55a1f3e6f8c0, L_0x55a1f3e700e0, C4<0>, C4<0>;
L_0x55a1f3e6f9a0 .functor AND 1, L_0x55a1f3e6fd60, L_0x55a1f3e6ff20, C4<1>, C4<1>;
L_0x55a1f3e6fa10 .functor AND 1, L_0x55a1f3e6fd60, L_0x55a1f3e700e0, C4<1>, C4<1>;
L_0x55a1f3e6fad0 .functor OR 1, L_0x55a1f3e6f9a0, L_0x55a1f3e6fa10, C4<0>, C4<0>;
L_0x55a1f3e6fbe0 .functor AND 1, L_0x55a1f3e700e0, L_0x55a1f3e6ff20, C4<1>, C4<1>;
L_0x55a1f3e6fc50 .functor OR 1, L_0x55a1f3e6fad0, L_0x55a1f3e6fbe0, C4<0>, C4<0>;
v0x55a1f290c6d0_0 .net *"_s0", 0 0, L_0x55a1f3e6f8c0;  1 drivers
v0x55a1f290c7b0_0 .net *"_s10", 0 0, L_0x55a1f3e6fbe0;  1 drivers
v0x55a1f290da60_0 .net *"_s4", 0 0, L_0x55a1f3e6f9a0;  1 drivers
v0x55a1f290db20_0 .net *"_s6", 0 0, L_0x55a1f3e6fa10;  1 drivers
v0x55a1f2901fa0_0 .net *"_s8", 0 0, L_0x55a1f3e6fad0;  1 drivers
v0x55a1f290aa30_0 .net "a", 0 0, L_0x55a1f3e6fd60;  1 drivers
v0x55a1f290aaf0_0 .net "b", 0 0, L_0x55a1f3e6ff20;  1 drivers
v0x55a1f290a650_0 .net "ca", 0 0, L_0x55a1f3e6fc50;  1 drivers
v0x55a1f290a6f0_0 .net "cin", 0 0, L_0x55a1f3e700e0;  1 drivers
v0x55a1f2901c30_0 .net "sum", 0 0, L_0x55a1f3e6f930;  1 drivers
S_0x55a1f29047b0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2935ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f28f12c0_0 .net "a", 3 0, L_0x55a1f3e72fe0;  1 drivers
v0x55a1f28f13c0_0 .net "b", 3 0, L_0x55a1f3e73080;  1 drivers
v0x55a1f28e87f0_0 .net "ca", 3 0, L_0x55a1f3e72e70;  1 drivers
v0x55a1f28e88b0_0 .net "cin", 3 0, L_0x55a1f3e73170;  1 drivers
v0x55a1f28ee750_0 .net "sum", 3 0, L_0x55a1f3e72dd0;  1 drivers
L_0x55a1f3e70d90 .part L_0x55a1f3e72fe0, 0, 1;
L_0x55a1f3e70ec0 .part L_0x55a1f3e73080, 0, 1;
L_0x55a1f3e70ff0 .part L_0x55a1f3e73170, 0, 1;
L_0x55a1f3e71600 .part L_0x55a1f3e72fe0, 1, 1;
L_0x55a1f3e71730 .part L_0x55a1f3e73080, 1, 1;
L_0x55a1f3e71860 .part L_0x55a1f3e73170, 1, 1;
L_0x55a1f3e71fa0 .part L_0x55a1f3e72fe0, 2, 1;
L_0x55a1f3e720d0 .part L_0x55a1f3e73080, 2, 1;
L_0x55a1f3e72250 .part L_0x55a1f3e73170, 2, 1;
L_0x55a1f3e72820 .part L_0x55a1f3e72fe0, 3, 1;
L_0x55a1f3e729e0 .part L_0x55a1f3e73080, 3, 1;
L_0x55a1f3e72ba0 .part L_0x55a1f3e73170, 3, 1;
L_0x55a1f3e72dd0 .concat8 [ 1 1 1 1], L_0x55a1f3e70830, L_0x55a1f3e71190, L_0x55a1f3e71a40, L_0x55a1f3e723f0;
L_0x55a1f3e72e70 .concat8 [ 1 1 1 1], L_0x55a1f3e70c80, L_0x55a1f3e714f0, L_0x55a1f3e71e90, L_0x55a1f3e72710;
S_0x55a1f2901800 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e702a0 .functor XOR 1, L_0x55a1f3e70d90, L_0x55a1f3e70ec0, C4<0>, C4<0>;
L_0x55a1f3e70830 .functor XOR 1, L_0x55a1f3e702a0, L_0x55a1f3e70ff0, C4<0>, C4<0>;
L_0x55a1f3e708f0 .functor AND 1, L_0x55a1f3e70d90, L_0x55a1f3e70ec0, C4<1>, C4<1>;
L_0x55a1f3e70a00 .functor AND 1, L_0x55a1f3e70d90, L_0x55a1f3e70ff0, C4<1>, C4<1>;
L_0x55a1f3e70ac0 .functor OR 1, L_0x55a1f3e708f0, L_0x55a1f3e70a00, C4<0>, C4<0>;
L_0x55a1f3e70bd0 .functor AND 1, L_0x55a1f3e70ff0, L_0x55a1f3e70ec0, C4<1>, C4<1>;
L_0x55a1f3e70c80 .functor OR 1, L_0x55a1f3e70ac0, L_0x55a1f3e70bd0, C4<0>, C4<0>;
v0x55a1f2908b30_0 .net *"_s0", 0 0, L_0x55a1f3e702a0;  1 drivers
v0x55a1f2908bd0_0 .net *"_s10", 0 0, L_0x55a1f3e70bd0;  1 drivers
v0x55a1f2909f60_0 .net *"_s4", 0 0, L_0x55a1f3e708f0;  1 drivers
v0x55a1f290a050_0 .net *"_s6", 0 0, L_0x55a1f3e70a00;  1 drivers
v0x55a1f2905be0_0 .net *"_s8", 0 0, L_0x55a1f3e70ac0;  1 drivers
v0x55a1f2907010_0 .net "a", 0 0, L_0x55a1f3e70d90;  1 drivers
v0x55a1f29070d0_0 .net "b", 0 0, L_0x55a1f3e70ec0;  1 drivers
v0x55a1f2902c90_0 .net "ca", 0 0, L_0x55a1f3e70c80;  1 drivers
v0x55a1f2902d30_0 .net "cin", 0 0, L_0x55a1f3e70ff0;  1 drivers
v0x55a1f29040c0_0 .net "sum", 0 0, L_0x55a1f3e70830;  1 drivers
S_0x55a1f28ffd80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e71120 .functor XOR 1, L_0x55a1f3e71600, L_0x55a1f3e71730, C4<0>, C4<0>;
L_0x55a1f3e71190 .functor XOR 1, L_0x55a1f3e71120, L_0x55a1f3e71860, C4<0>, C4<0>;
L_0x55a1f3e71200 .functor AND 1, L_0x55a1f3e71600, L_0x55a1f3e71730, C4<1>, C4<1>;
L_0x55a1f3e71270 .functor AND 1, L_0x55a1f3e71600, L_0x55a1f3e71860, C4<1>, C4<1>;
L_0x55a1f3e71330 .functor OR 1, L_0x55a1f3e71200, L_0x55a1f3e71270, C4<0>, C4<0>;
L_0x55a1f3e71440 .functor AND 1, L_0x55a1f3e71860, L_0x55a1f3e71730, C4<1>, C4<1>;
L_0x55a1f3e714f0 .functor OR 1, L_0x55a1f3e71330, L_0x55a1f3e71440, C4<0>, C4<0>;
v0x55a1f2901110_0 .net *"_s0", 0 0, L_0x55a1f3e71120;  1 drivers
v0x55a1f29011f0_0 .net *"_s10", 0 0, L_0x55a1f3e71440;  1 drivers
v0x55a1f28f5650_0 .net *"_s4", 0 0, L_0x55a1f3e71200;  1 drivers
v0x55a1f28f5720_0 .net *"_s6", 0 0, L_0x55a1f3e71270;  1 drivers
v0x55a1f28fe0e0_0 .net *"_s8", 0 0, L_0x55a1f3e71330;  1 drivers
v0x55a1f28fe1c0_0 .net "a", 0 0, L_0x55a1f3e71600;  1 drivers
v0x55a1f28fdd00_0 .net "b", 0 0, L_0x55a1f3e71730;  1 drivers
v0x55a1f28fddc0_0 .net "ca", 0 0, L_0x55a1f3e714f0;  1 drivers
v0x55a1f28f5230_0 .net "cin", 0 0, L_0x55a1f3e71860;  1 drivers
v0x55a1f28fb190_0 .net "sum", 0 0, L_0x55a1f3e71190;  1 drivers
S_0x55a1f28fadb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e719d0 .functor XOR 1, L_0x55a1f3e71fa0, L_0x55a1f3e720d0, C4<0>, C4<0>;
L_0x55a1f3e71a40 .functor XOR 1, L_0x55a1f3e719d0, L_0x55a1f3e72250, C4<0>, C4<0>;
L_0x55a1f3e71b00 .functor AND 1, L_0x55a1f3e71fa0, L_0x55a1f3e720d0, C4<1>, C4<1>;
L_0x55a1f3e71c10 .functor AND 1, L_0x55a1f3e71fa0, L_0x55a1f3e72250, C4<1>, C4<1>;
L_0x55a1f3e71cd0 .functor OR 1, L_0x55a1f3e71b00, L_0x55a1f3e71c10, C4<0>, C4<0>;
L_0x55a1f3e71de0 .functor AND 1, L_0x55a1f3e72250, L_0x55a1f3e720d0, C4<1>, C4<1>;
L_0x55a1f3e71e90 .functor OR 1, L_0x55a1f3e71cd0, L_0x55a1f3e71de0, C4<0>, C4<0>;
v0x55a1f28f8240_0 .net *"_s0", 0 0, L_0x55a1f3e719d0;  1 drivers
v0x55a1f28f8300_0 .net *"_s10", 0 0, L_0x55a1f3e71de0;  1 drivers
v0x55a1f28f7e60_0 .net *"_s4", 0 0, L_0x55a1f3e71b00;  1 drivers
v0x55a1f28f7f50_0 .net *"_s6", 0 0, L_0x55a1f3e71c10;  1 drivers
v0x55a1f28f4eb0_0 .net *"_s8", 0 0, L_0x55a1f3e71cd0;  1 drivers
v0x55a1f28fc1e0_0 .net "a", 0 0, L_0x55a1f3e71fa0;  1 drivers
v0x55a1f28fc2a0_0 .net "b", 0 0, L_0x55a1f3e720d0;  1 drivers
v0x55a1f28fd610_0 .net "ca", 0 0, L_0x55a1f3e71e90;  1 drivers
v0x55a1f28fd6b0_0 .net "cin", 0 0, L_0x55a1f3e72250;  1 drivers
v0x55a1f28f9340_0 .net "sum", 0 0, L_0x55a1f3e71a40;  1 drivers
S_0x55a1f28fa6c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29047b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e72380 .functor XOR 1, L_0x55a1f3e72820, L_0x55a1f3e729e0, C4<0>, C4<0>;
L_0x55a1f3e723f0 .functor XOR 1, L_0x55a1f3e72380, L_0x55a1f3e72ba0, C4<0>, C4<0>;
L_0x55a1f3e72460 .functor AND 1, L_0x55a1f3e72820, L_0x55a1f3e729e0, C4<1>, C4<1>;
L_0x55a1f3e724d0 .functor AND 1, L_0x55a1f3e72820, L_0x55a1f3e72ba0, C4<1>, C4<1>;
L_0x55a1f3e72590 .functor OR 1, L_0x55a1f3e72460, L_0x55a1f3e724d0, C4<0>, C4<0>;
L_0x55a1f3e726a0 .functor AND 1, L_0x55a1f3e72ba0, L_0x55a1f3e729e0, C4<1>, C4<1>;
L_0x55a1f3e72710 .functor OR 1, L_0x55a1f3e72590, L_0x55a1f3e726a0, C4<0>, C4<0>;
v0x55a1f28f6340_0 .net *"_s0", 0 0, L_0x55a1f3e72380;  1 drivers
v0x55a1f28f6420_0 .net *"_s10", 0 0, L_0x55a1f3e726a0;  1 drivers
v0x55a1f28f7770_0 .net *"_s4", 0 0, L_0x55a1f3e72460;  1 drivers
v0x55a1f28f7830_0 .net *"_s6", 0 0, L_0x55a1f3e724d0;  1 drivers
v0x55a1f28f3430_0 .net *"_s8", 0 0, L_0x55a1f3e72590;  1 drivers
v0x55a1f28f47c0_0 .net "a", 0 0, L_0x55a1f3e72820;  1 drivers
v0x55a1f28f4880_0 .net "b", 0 0, L_0x55a1f3e729e0;  1 drivers
v0x55a1f28e8c10_0 .net "ca", 0 0, L_0x55a1f3e72710;  1 drivers
v0x55a1f28e8cb0_0 .net "cin", 0 0, L_0x55a1f3e72ba0;  1 drivers
v0x55a1f28f1750_0 .net "sum", 0 0, L_0x55a1f3e723f0;  1 drivers
S_0x55a1f28ee370 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2935ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f28d6dd0_0 .net "a", 3 0, L_0x55a1f3e75980;  1 drivers
v0x55a1f28d6ed0_0 .net "b", 3 0, L_0x55a1f3e75ab0;  1 drivers
v0x55a1f28d8160_0 .net "ca", 3 0, L_0x55a1f3e75810;  1 drivers
v0x55a1f28d8220_0 .net "cin", 3 0, L_0x55a1f3e75be0;  1 drivers
v0x55a1f28cc6a0_0 .net "sum", 3 0, L_0x55a1f3e75770;  1 drivers
L_0x55a1f3e73730 .part L_0x55a1f3e75980, 0, 1;
L_0x55a1f3e73860 .part L_0x55a1f3e75ab0, 0, 1;
L_0x55a1f3e73990 .part L_0x55a1f3e75be0, 0, 1;
L_0x55a1f3e73fa0 .part L_0x55a1f3e75980, 1, 1;
L_0x55a1f3e740d0 .part L_0x55a1f3e75ab0, 1, 1;
L_0x55a1f3e74200 .part L_0x55a1f3e75be0, 1, 1;
L_0x55a1f3e74940 .part L_0x55a1f3e75980, 2, 1;
L_0x55a1f3e74a70 .part L_0x55a1f3e75ab0, 2, 1;
L_0x55a1f3e74bf0 .part L_0x55a1f3e75be0, 2, 1;
L_0x55a1f3e751c0 .part L_0x55a1f3e75980, 3, 1;
L_0x55a1f3e75380 .part L_0x55a1f3e75ab0, 3, 1;
L_0x55a1f3e75540 .part L_0x55a1f3e75be0, 3, 1;
L_0x55a1f3e75770 .concat8 [ 1 1 1 1], L_0x55a1f3e73210, L_0x55a1f3e73b30, L_0x55a1f3e743e0, L_0x55a1f3e74d90;
L_0x55a1f3e75810 .concat8 [ 1 1 1 1], L_0x55a1f3e73620, L_0x55a1f3e73e90, L_0x55a1f3e74830, L_0x55a1f3e750b0;
S_0x55a1f28eb800 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f28ee370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e72d60 .functor XOR 1, L_0x55a1f3e73730, L_0x55a1f3e73860, C4<0>, C4<0>;
L_0x55a1f3e73210 .functor XOR 1, L_0x55a1f3e72d60, L_0x55a1f3e73990, C4<0>, C4<0>;
L_0x55a1f3e732d0 .functor AND 1, L_0x55a1f3e73730, L_0x55a1f3e73860, C4<1>, C4<1>;
L_0x55a1f3e733e0 .functor AND 1, L_0x55a1f3e73730, L_0x55a1f3e73990, C4<1>, C4<1>;
L_0x55a1f3e734a0 .functor OR 1, L_0x55a1f3e732d0, L_0x55a1f3e733e0, C4<0>, C4<0>;
L_0x55a1f3e735b0 .functor AND 1, L_0x55a1f3e73990, L_0x55a1f3e73860, C4<1>, C4<1>;
L_0x55a1f3e73620 .functor OR 1, L_0x55a1f3e734a0, L_0x55a1f3e735b0, C4<0>, C4<0>;
v0x55a1f28eb420_0 .net *"_s0", 0 0, L_0x55a1f3e72d60;  1 drivers
v0x55a1f28eb4c0_0 .net *"_s10", 0 0, L_0x55a1f3e735b0;  1 drivers
v0x55a1f28e83e0_0 .net *"_s4", 0 0, L_0x55a1f3e732d0;  1 drivers
v0x55a1f28e84d0_0 .net *"_s6", 0 0, L_0x55a1f3e733e0;  1 drivers
v0x55a1f28ef7a0_0 .net *"_s8", 0 0, L_0x55a1f3e734a0;  1 drivers
v0x55a1f28f0bd0_0 .net "a", 0 0, L_0x55a1f3e73730;  1 drivers
v0x55a1f28f0c90_0 .net "b", 0 0, L_0x55a1f3e73860;  1 drivers
v0x55a1f28ec850_0 .net "ca", 0 0, L_0x55a1f3e73620;  1 drivers
v0x55a1f28ec8f0_0 .net "cin", 0 0, L_0x55a1f3e73990;  1 drivers
v0x55a1f28edd30_0 .net "sum", 0 0, L_0x55a1f3e73210;  1 drivers
S_0x55a1f28e9900 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f28ee370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e73ac0 .functor XOR 1, L_0x55a1f3e73fa0, L_0x55a1f3e740d0, C4<0>, C4<0>;
L_0x55a1f3e73b30 .functor XOR 1, L_0x55a1f3e73ac0, L_0x55a1f3e74200, C4<0>, C4<0>;
L_0x55a1f3e73ba0 .functor AND 1, L_0x55a1f3e73fa0, L_0x55a1f3e740d0, C4<1>, C4<1>;
L_0x55a1f3e73c10 .functor AND 1, L_0x55a1f3e73fa0, L_0x55a1f3e74200, C4<1>, C4<1>;
L_0x55a1f3e73cd0 .functor OR 1, L_0x55a1f3e73ba0, L_0x55a1f3e73c10, C4<0>, C4<0>;
L_0x55a1f3e73de0 .functor AND 1, L_0x55a1f3e74200, L_0x55a1f3e740d0, C4<1>, C4<1>;
L_0x55a1f3e73e90 .functor OR 1, L_0x55a1f3e73cd0, L_0x55a1f3e73de0, C4<0>, C4<0>;
v0x55a1f28ead30_0 .net *"_s0", 0 0, L_0x55a1f3e73ac0;  1 drivers
v0x55a1f28eadf0_0 .net *"_s10", 0 0, L_0x55a1f3e73de0;  1 drivers
v0x55a1f28e68c0_0 .net *"_s4", 0 0, L_0x55a1f3e73ba0;  1 drivers
v0x55a1f28e69b0_0 .net *"_s6", 0 0, L_0x55a1f3e73c10;  1 drivers
v0x55a1f28e7cf0_0 .net *"_s8", 0 0, L_0x55a1f3e73cd0;  1 drivers
v0x55a1f28d6470_0 .net "a", 0 0, L_0x55a1f3e73fa0;  1 drivers
v0x55a1f28d6530_0 .net "b", 0 0, L_0x55a1f3e740d0;  1 drivers
v0x55a1f28c9b20_0 .net "ca", 0 0, L_0x55a1f3e73e90;  1 drivers
v0x55a1f28c9be0_0 .net "cin", 0 0, L_0x55a1f3e74200;  1 drivers
v0x55a1f28d90a0_0 .net "sum", 0 0, L_0x55a1f3e73b30;  1 drivers
S_0x55a1f28e1a80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f28ee370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e74370 .functor XOR 1, L_0x55a1f3e74940, L_0x55a1f3e74a70, C4<0>, C4<0>;
L_0x55a1f3e743e0 .functor XOR 1, L_0x55a1f3e74370, L_0x55a1f3e74bf0, C4<0>, C4<0>;
L_0x55a1f3e744a0 .functor AND 1, L_0x55a1f3e74940, L_0x55a1f3e74a70, C4<1>, C4<1>;
L_0x55a1f3e745b0 .functor AND 1, L_0x55a1f3e74940, L_0x55a1f3e74bf0, C4<1>, C4<1>;
L_0x55a1f3e74670 .functor OR 1, L_0x55a1f3e744a0, L_0x55a1f3e745b0, C4<0>, C4<0>;
L_0x55a1f3e74780 .functor AND 1, L_0x55a1f3e74bf0, L_0x55a1f3e74a70, C4<1>, C4<1>;
L_0x55a1f3e74830 .functor OR 1, L_0x55a1f3e74670, L_0x55a1f3e74780, C4<0>, C4<0>;
v0x55a1f28e16a0_0 .net *"_s0", 0 0, L_0x55a1f3e74370;  1 drivers
v0x55a1f28e1760_0 .net *"_s10", 0 0, L_0x55a1f3e74780;  1 drivers
v0x55a1f28d8bd0_0 .net *"_s4", 0 0, L_0x55a1f3e744a0;  1 drivers
v0x55a1f28d8cc0_0 .net *"_s6", 0 0, L_0x55a1f3e745b0;  1 drivers
v0x55a1f28deb30_0 .net *"_s8", 0 0, L_0x55a1f3e74670;  1 drivers
v0x55a1f28de750_0 .net "a", 0 0, L_0x55a1f3e74940;  1 drivers
v0x55a1f28de810_0 .net "b", 0 0, L_0x55a1f3e74a70;  1 drivers
v0x55a1f28dbbe0_0 .net "ca", 0 0, L_0x55a1f3e74830;  1 drivers
v0x55a1f28dbc80_0 .net "cin", 0 0, L_0x55a1f3e74bf0;  1 drivers
v0x55a1f28db8b0_0 .net "sum", 0 0, L_0x55a1f3e743e0;  1 drivers
S_0x55a1f28d8850 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f28ee370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3e74d20 .functor XOR 1, L_0x55a1f3e751c0, L_0x55a1f3e75380, C4<0>, C4<0>;
L_0x55a1f3e74d90 .functor XOR 1, L_0x55a1f3e74d20, L_0x55a1f3e75540, C4<0>, C4<0>;
L_0x55a1f3e74e00 .functor AND 1, L_0x55a1f3e751c0, L_0x55a1f3e75380, C4<1>, C4<1>;
L_0x55a1f3e74e70 .functor AND 1, L_0x55a1f3e751c0, L_0x55a1f3e75540, C4<1>, C4<1>;
L_0x55a1f3e74f30 .functor OR 1, L_0x55a1f3e74e00, L_0x55a1f3e74e70, C4<0>, C4<0>;
L_0x55a1f3e75040 .functor AND 1, L_0x55a1f3e75540, L_0x55a1f3e75380, C4<1>, C4<1>;
L_0x55a1f3e750b0 .functor OR 1, L_0x55a1f3e74f30, L_0x55a1f3e75040, C4<0>, C4<0>;
v0x55a1f28dfb80_0 .net *"_s0", 0 0, L_0x55a1f3e74d20;  1 drivers
v0x55a1f28dfc60_0 .net *"_s10", 0 0, L_0x55a1f3e75040;  1 drivers
v0x55a1f28e0fb0_0 .net *"_s4", 0 0, L_0x55a1f3e74e00;  1 drivers
v0x55a1f28e1070_0 .net *"_s6", 0 0, L_0x55a1f3e74e70;  1 drivers
v0x55a1f28dcc30_0 .net *"_s8", 0 0, L_0x55a1f3e74f30;  1 drivers
v0x55a1f28de060_0 .net "a", 0 0, L_0x55a1f3e751c0;  1 drivers
v0x55a1f28de120_0 .net "b", 0 0, L_0x55a1f3e75380;  1 drivers
v0x55a1f28d9ce0_0 .net "ca", 0 0, L_0x55a1f3e750b0;  1 drivers
v0x55a1f28d9d80_0 .net "cin", 0 0, L_0x55a1f3e75540;  1 drivers
v0x55a1f28db1c0_0 .net "sum", 0 0, L_0x55a1f3e74d90;  1 drivers
S_0x55a1f28d02e0 .scope module, "a_16" "addera" 10 118, 18 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "si"
    .port_info 1 /OUTPUT 8 "xout"
    .port_info 2 /INPUT 64 "a"
    .port_info 3 /INPUT 64 "b"
    .port_info 4 /INPUT 8 "xin"
    .port_info 5 /INPUT 74 "comb"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rst"
    .port_info 8 /OUTPUT 74 "comb2"
L_0x55a1f3e7b610 .functor BUFZ 8, L_0x7fcc609e1138, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55a1f27c6a60_0 .net *"_s52", 7 0, L_0x55a1f3e7b610;  1 drivers
v0x55a1f27c6b60_0 .net "a", 63 0, L_0x55a1f3e7f120;  1 drivers
v0x55a1f27d5f30_0 .net "b", 63 0, L_0x55a1f3e7f330;  1 drivers
v0x55a1f27d5fd0_0 .net "c", 63 0, v0x55a1f282df40_0;  1 drivers
v0x55a1f27de9c0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f27dea60_0 .net "comb", 74 1, v0x55a1f3906a10_0;  alias, 1 drivers
v0x55a1f27de5e0_0 .net "comb1", 74 1, v0x55a1f282b3d0_0;  1 drivers
v0x55a1f27de680_0 .net "comb2", 74 1, v0x55a1f2805380_0;  alias, 1 drivers
v0x55a1f27d5b10_0 .net "d", 63 0, v0x55a1f282b4b0_0;  1 drivers
v0x55a1f27d5bd0_0 .net "e", 63 0, v0x55a1f27fc4a0_0;  1 drivers
v0x55a1f27dba70_0 .net "f", 63 0, v0x55a1f2802430_0;  1 drivers
v0x55a1f27dbb60_0 .var/i "i", 31 0;
v0x55a1f27db690_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f27db730_0 .var "si", 63 0;
v0x55a1f27d8b20_0 .net "x", 519 0, L_0x55a1f3e7eea0;  1 drivers
v0x55a1f27d8bc0_0 .net "xin", 7 0, L_0x7fcc609e1138;  alias, 1 drivers
v0x55a1f27d8740_0 .net "xout", 7 0, o0x7fcc60b2d208;  alias, 0 drivers
v0x55a1f27d8800_0 .net "y", 511 0, v0x55a1f2804f70_0;  1 drivers
v0x55a1f27d5790_0 .var "ym", 7 0;
L_0x55a1f3e77c60 .part v0x55a1f282df40_0, 0, 8;
L_0x55a1f3e77d00 .part v0x55a1f282b4b0_0, 0, 8;
L_0x55a1f3e78d50 .part v0x55a1f282df40_0, 8, 8;
L_0x55a1f3e78df0 .part v0x55a1f282b4b0_0, 8, 8;
L_0x55a1f3e79d20 .part v0x55a1f282df40_0, 16, 8;
L_0x55a1f3e79dc0 .part v0x55a1f282b4b0_0, 16, 8;
L_0x55a1f3e7acb0 .part v0x55a1f282df40_0, 24, 8;
L_0x55a1f3e7ad50 .part v0x55a1f282b4b0_0, 24, 8;
L_0x55a1f3e7bc50 .part v0x55a1f282df40_0, 32, 8;
L_0x55a1f3e7be00 .part v0x55a1f282b4b0_0, 32, 8;
L_0x55a1f3e7ce20 .part v0x55a1f282df40_0, 40, 8;
L_0x55a1f3e7cec0 .part v0x55a1f282b4b0_0, 40, 8;
L_0x55a1f3e7dd70 .part v0x55a1f282df40_0, 48, 8;
L_0x55a1f3e7de10 .part v0x55a1f282b4b0_0, 48, 8;
L_0x55a1f3e7ecd0 .part v0x55a1f282df40_0, 56, 8;
L_0x55a1f3e7ed70 .part v0x55a1f282b4b0_0, 56, 8;
LS_0x55a1f3e7eea0_0_0 .concat8 [ 8 64 64 64], L_0x55a1f3e7b610, L_0x55a1f3e778e0, L_0x55a1f3e788c0, L_0x55a1f3e79890;
LS_0x55a1f3e7eea0_0_4 .concat8 [ 64 64 64 64], L_0x55a1f3e7a820, L_0x55a1f3e7b7c0, L_0x55a1f3e7c990, L_0x55a1f3e7d8e0;
LS_0x55a1f3e7eea0_0_8 .concat8 [ 64 0 0 0], L_0x55a1f3e7e840;
L_0x55a1f3e7eea0 .concat8 [ 200 256 64 0], LS_0x55a1f3e7eea0_0_0, LS_0x55a1f3e7eea0_0_4, LS_0x55a1f3e7eea0_0_8;
L_0x55a1f3e7efe0 .part L_0x55a1f3e7eea0, 0, 512;
S_0x55a1f28ce7c0 .scope module, "kpg_0" "kpgga" 18 24, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f28b8e50_0 .net "ai", 7 0, L_0x55a1f3e77c60;  1 drivers
v0x55a1f28b8f30_0 .net "bi", 7 0, L_0x55a1f3e77d00;  1 drivers
v0x55a1f28b8a70_0 .net "x", 63 0, L_0x55a1f3e778e0;  1 drivers
L_0x55a1f3e76d20 .part L_0x55a1f3e77c60, 0, 1;
L_0x55a1f3e76dc0 .part L_0x55a1f3e77d00, 0, 1;
L_0x55a1f3e76e60 .part L_0x55a1f3e77c60, 1, 1;
L_0x55a1f3e76f50 .part L_0x55a1f3e77d00, 1, 1;
L_0x55a1f3e77040 .part L_0x55a1f3e77c60, 2, 1;
L_0x55a1f3e770e0 .part L_0x55a1f3e77d00, 2, 1;
L_0x55a1f3e77180 .part L_0x55a1f3e77c60, 3, 1;
L_0x55a1f3e772b0 .part L_0x55a1f3e77d00, 3, 1;
L_0x55a1f3e77430 .part L_0x55a1f3e77c60, 4, 1;
L_0x55a1f3e774d0 .part L_0x55a1f3e77d00, 4, 1;
L_0x55a1f3e77570 .part L_0x55a1f3e77c60, 5, 1;
L_0x55a1f3e77610 .part L_0x55a1f3e77d00, 5, 1;
L_0x55a1f3e77720 .part L_0x55a1f3e77c60, 6, 1;
L_0x55a1f3e777c0 .part L_0x55a1f3e77d00, 6, 1;
LS_0x55a1f3e778e0_0_0 .concat8 [ 8 8 8 8], v0x55a1f28cb810_0, v0x55a1f28c8400_0, v0x55a1f28c54b0_0, v0x55a1f28bf5b0_0;
LS_0x55a1f3e778e0_0_4 .concat8 [ 8 8 8 8], v0x55a1f28c3990_0, v0x55a1f28c1e70_0, v0x55a1f28b3310_0, v0x55a1f28b2ef0_0;
L_0x55a1f3e778e0 .concat8 [ 32 32 0 0], LS_0x55a1f3e778e0_0_0, LS_0x55a1f3e778e0_0_4;
L_0x55a1f3e77980 .part L_0x55a1f3e77c60, 7, 1;
L_0x55a1f3e77ab0 .part L_0x55a1f3e77d00, 7, 1;
S_0x55a1f28ca480 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28d17f0_0 .net "ai", 0 0, L_0x55a1f3e76d20;  1 drivers
v0x55a1f28cd470_0 .net "bi", 0 0, L_0x55a1f3e76dc0;  1 drivers
v0x55a1f28cb810_0 .var "x", 7 0;
E_0x55a1f3747e70 .event edge, v0x55a1f28cd470_0, v0x55a1f28d17f0_0;
S_0x55a1f28bfd50 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28c87e0_0 .net "ai", 0 0, L_0x55a1f3e76e60;  1 drivers
v0x55a1f28c88a0_0 .net "bi", 0 0, L_0x55a1f3e76f50;  1 drivers
v0x55a1f28c8400_0 .var "x", 7 0;
E_0x55a1f372f0b0 .event edge, v0x55a1f28c88a0_0, v0x55a1f28c87e0_0;
S_0x55a1f28bf930 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28c5890_0 .net "ai", 0 0, L_0x55a1f3e77040;  1 drivers
v0x55a1f28c5950_0 .net "bi", 0 0, L_0x55a1f3e770e0;  1 drivers
v0x55a1f28c54b0_0 .var "x", 7 0;
E_0x55a1f3037520 .event edge, v0x55a1f28c5950_0, v0x55a1f28c5890_0;
S_0x55a1f28c2940 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28c2560_0 .net "ai", 0 0, L_0x55a1f3e77180;  1 drivers
v0x55a1f28c2640_0 .net "bi", 0 0, L_0x55a1f3e772b0;  1 drivers
v0x55a1f28bf5b0_0 .var "x", 7 0;
E_0x55a1f3037820 .event edge, v0x55a1f28c2640_0, v0x55a1f28c2560_0;
S_0x55a1f28c68e0 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28c7d10_0 .net "ai", 0 0, L_0x55a1f3e77430;  1 drivers
v0x55a1f28c7db0_0 .net "bi", 0 0, L_0x55a1f3e774d0;  1 drivers
v0x55a1f28c3990_0 .var "x", 7 0;
E_0x55a1f3378920 .event edge, v0x55a1f28c7db0_0, v0x55a1f28c7d10_0;
S_0x55a1f28c4dc0 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28c0a40_0 .net "ai", 0 0, L_0x55a1f3e77570;  1 drivers
v0x55a1f28c0b20_0 .net "bi", 0 0, L_0x55a1f3e77610;  1 drivers
v0x55a1f28c1e70_0 .var "x", 7 0;
E_0x55a1f38120e0 .event edge, v0x55a1f28c0b20_0, v0x55a1f28c0a40_0;
S_0x55a1f28bdb30 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28beec0_0 .net "ai", 0 0, L_0x55a1f3e77720;  1 drivers
v0x55a1f28befa0_0 .net "bi", 0 0, L_0x55a1f3e777c0;  1 drivers
v0x55a1f28b3310_0 .var "x", 7 0;
E_0x55a1f3812ad0 .event edge, v0x55a1f28befa0_0, v0x55a1f28beec0_0;
S_0x55a1f28bbda0 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f28ce7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28bb9c0_0 .net "ai", 0 0, L_0x55a1f3e77980;  1 drivers
v0x55a1f28bba80_0 .net "bi", 0 0, L_0x55a1f3e77ab0;  1 drivers
v0x55a1f28b2ef0_0 .var "x", 7 0;
E_0x55a1f2902df0 .event edge, v0x55a1f28bba80_0, v0x55a1f28bb9c0_0;
S_0x55a1f28b5f00 .scope module, "kpg_1" "kpgga" 18 25, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f28a99f0_0 .net "ai", 7 0, L_0x55a1f3e78d50;  1 drivers
v0x55a1f28a9ad0_0 .net "bi", 7 0, L_0x55a1f3e78df0;  1 drivers
v0x55a1f28aae20_0 .net "x", 63 0, L_0x55a1f3e788c0;  1 drivers
L_0x55a1f3e77da0 .part L_0x55a1f3e78d50, 0, 1;
L_0x55a1f3e77e40 .part L_0x55a1f3e78df0, 0, 1;
L_0x55a1f3e77ee0 .part L_0x55a1f3e78d50, 1, 1;
L_0x55a1f3e77f80 .part L_0x55a1f3e78df0, 1, 1;
L_0x55a1f3e78020 .part L_0x55a1f3e78d50, 2, 1;
L_0x55a1f3e780c0 .part L_0x55a1f3e78df0, 2, 1;
L_0x55a1f3e78160 .part L_0x55a1f3e78d50, 3, 1;
L_0x55a1f3e78290 .part L_0x55a1f3e78df0, 3, 1;
L_0x55a1f3e78410 .part L_0x55a1f3e78d50, 4, 1;
L_0x55a1f3e784b0 .part L_0x55a1f3e78df0, 4, 1;
L_0x55a1f3e78550 .part L_0x55a1f3e78d50, 5, 1;
L_0x55a1f3e785f0 .part L_0x55a1f3e78df0, 5, 1;
L_0x55a1f3e78700 .part L_0x55a1f3e78d50, 6, 1;
L_0x55a1f3e787a0 .part L_0x55a1f3e78df0, 6, 1;
LS_0x55a1f3e788c0_0_0 .concat8 [ 8 8 8 8], v0x55a1f28b9ea0_0, v0x55a1f28b8380_0, v0x55a1f28b10f0_0, v0x55a1f28a3230_0;
LS_0x55a1f3e788c0_0_4 .concat8 [ 8 8 8 8], v0x55a1f28ae840_0, v0x55a1f28ab8f0_0, v0x55a1f28a85c0_0, v0x55a1f28add70_0;
L_0x55a1f3e788c0 .concat8 [ 32 32 0 0], LS_0x55a1f3e788c0_0_0, LS_0x55a1f3e788c0_0_4;
L_0x55a1f3e78960 .part L_0x55a1f3e78d50, 7, 1;
L_0x55a1f3e78ba0 .part L_0x55a1f3e78df0, 7, 1;
S_0x55a1f28b5b20 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28b2b70_0 .net "ai", 0 0, L_0x55a1f3e77da0;  1 drivers
v0x55a1f28b2c10_0 .net "bi", 0 0, L_0x55a1f3e77e40;  1 drivers
v0x55a1f28b9ea0_0 .var "x", 7 0;
E_0x55a1f2dc3b20 .event edge, v0x55a1f28b2c10_0, v0x55a1f28b2b70_0;
S_0x55a1f28bb2d0 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28b6f50_0 .net "ai", 0 0, L_0x55a1f3e77ee0;  1 drivers
v0x55a1f28b7010_0 .net "bi", 0 0, L_0x55a1f3e77f80;  1 drivers
v0x55a1f28b8380_0 .var "x", 7 0;
E_0x55a1f35e7a80 .event edge, v0x55a1f28b7010_0, v0x55a1f28b6f50_0;
S_0x55a1f28b4000 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28b5430_0 .net "ai", 0 0, L_0x55a1f3e78020;  1 drivers
v0x55a1f28b54d0_0 .net "bi", 0 0, L_0x55a1f3e780c0;  1 drivers
v0x55a1f28b10f0_0 .var "x", 7 0;
E_0x55a1f35da060 .event edge, v0x55a1f28b54d0_0, v0x55a1f28b5430_0;
S_0x55a1f28b2480 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28afb80_0 .net "ai", 0 0, L_0x55a1f3e78160;  1 drivers
v0x55a1f28afc40_0 .net "bi", 0 0, L_0x55a1f3e78290;  1 drivers
v0x55a1f28a3230_0 .var "x", 7 0;
E_0x55a1f295f620 .event edge, v0x55a1f28afc40_0, v0x55a1f28afb80_0;
S_0x55a1f28968e0 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28a5db0_0 .net "ai", 0 0, L_0x55a1f3e78410;  1 drivers
v0x55a1f28a5e50_0 .net "bi", 0 0, L_0x55a1f3e784b0;  1 drivers
v0x55a1f28ae840_0 .var "x", 7 0;
E_0x55a1f35b3770 .event edge, v0x55a1f28a5e50_0, v0x55a1f28a5db0_0;
S_0x55a1f28ae460 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28a5990_0 .net "ai", 0 0, L_0x55a1f3e78550;  1 drivers
v0x55a1f28a5a70_0 .net "bi", 0 0, L_0x55a1f3e785f0;  1 drivers
v0x55a1f28ab8f0_0 .var "x", 7 0;
E_0x55a1f29285d0 .event edge, v0x55a1f28a5a70_0, v0x55a1f28a5990_0;
S_0x55a1f28ab510 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28a89a0_0 .net "ai", 0 0, L_0x55a1f3e78700;  1 drivers
v0x55a1f28a8a80_0 .net "bi", 0 0, L_0x55a1f3e787a0;  1 drivers
v0x55a1f28a85c0_0 .var "x", 7 0;
E_0x55a1f3587bf0 .event edge, v0x55a1f28a8a80_0, v0x55a1f28a89a0_0;
S_0x55a1f28a5610 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f28b5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28ac940_0 .net "ai", 0 0, L_0x55a1f3e78960;  1 drivers
v0x55a1f28aca00_0 .net "bi", 0 0, L_0x55a1f3e78ba0;  1 drivers
v0x55a1f28add70_0 .var "x", 7 0;
E_0x55a1f28c7e70 .event edge, v0x55a1f28aca00_0, v0x55a1f28ac940_0;
S_0x55a1f28a6aa0 .scope module, "kpg_2" "kpgga" 18 26, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f2892650_0 .net "ai", 7 0, L_0x55a1f3e79d20;  1 drivers
v0x55a1f2892730_0 .net "bi", 7 0, L_0x55a1f3e79dc0;  1 drivers
v0x55a1f2892270_0 .net "x", 63 0, L_0x55a1f3e79890;  1 drivers
L_0x55a1f3e78e90 .part L_0x55a1f3e79d20, 0, 1;
L_0x55a1f3e78f30 .part L_0x55a1f3e79dc0, 0, 1;
L_0x55a1f3e78fd0 .part L_0x55a1f3e79d20, 1, 1;
L_0x55a1f3e79070 .part L_0x55a1f3e79dc0, 1, 1;
L_0x55a1f3e79110 .part L_0x55a1f3e79d20, 2, 1;
L_0x55a1f3e791b0 .part L_0x55a1f3e79dc0, 2, 1;
L_0x55a1f3e79250 .part L_0x55a1f3e79d20, 3, 1;
L_0x55a1f3e792f0 .part L_0x55a1f3e79dc0, 3, 1;
L_0x55a1f3e793e0 .part L_0x55a1f3e79d20, 4, 1;
L_0x55a1f3e79480 .part L_0x55a1f3e79dc0, 4, 1;
L_0x55a1f3e79520 .part L_0x55a1f3e79d20, 5, 1;
L_0x55a1f3e795c0 .part L_0x55a1f3e79dc0, 5, 1;
L_0x55a1f3e796d0 .part L_0x55a1f3e79d20, 6, 1;
L_0x55a1f3e79770 .part L_0x55a1f3e79dc0, 6, 1;
LS_0x55a1f3e79890_0_0 .concat8 [ 8 8 8 8], v0x55a1f28a4f20_0, v0x55a1f28a1b10_0, v0x55a1f289ebc0_0, v0x55a1f2898cc0_0;
LS_0x55a1f3e79890_0_4 .concat8 [ 8 8 8 8], v0x55a1f289d0a0_0, v0x55a1f289b580_0, v0x55a1f288cb10_0, v0x55a1f288c6f0_0;
L_0x55a1f3e79890 .concat8 [ 32 32 0 0], LS_0x55a1f3e79890_0_0, LS_0x55a1f3e79890_0_4;
L_0x55a1f3e79930 .part L_0x55a1f3e79d20, 7, 1;
L_0x55a1f3e79b70 .part L_0x55a1f3e79dc0, 7, 1;
S_0x55a1f28a7ed0 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28a3b90_0 .net "ai", 0 0, L_0x55a1f3e78e90;  1 drivers
v0x55a1f28a3c30_0 .net "bi", 0 0, L_0x55a1f3e78f30;  1 drivers
v0x55a1f28a4f20_0 .var "x", 7 0;
E_0x55a1f28a5f10 .event edge, v0x55a1f28a3c30_0, v0x55a1f28a3b90_0;
S_0x55a1f2899460 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28a1ef0_0 .net "ai", 0 0, L_0x55a1f3e78fd0;  1 drivers
v0x55a1f28a1fd0_0 .net "bi", 0 0, L_0x55a1f3e79070;  1 drivers
v0x55a1f28a1b10_0 .var "x", 7 0;
E_0x55a1f28afce0 .event edge, v0x55a1f28a1fd0_0, v0x55a1f28a1ef0_0;
S_0x55a1f2899040 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f289efa0_0 .net "ai", 0 0, L_0x55a1f3e79110;  1 drivers
v0x55a1f289f060_0 .net "bi", 0 0, L_0x55a1f3e791b0;  1 drivers
v0x55a1f289ebc0_0 .var "x", 7 0;
E_0x55a1f28b5590 .event edge, v0x55a1f289f060_0, v0x55a1f289efa0_0;
S_0x55a1f289c050 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f289bc70_0 .net "ai", 0 0, L_0x55a1f3e79250;  1 drivers
v0x55a1f289bd50_0 .net "bi", 0 0, L_0x55a1f3e792f0;  1 drivers
v0x55a1f2898cc0_0 .var "x", 7 0;
E_0x55a1f28b70b0 .event edge, v0x55a1f289bd50_0, v0x55a1f289bc70_0;
S_0x55a1f289fff0 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28a1420_0 .net "ai", 0 0, L_0x55a1f3e793e0;  1 drivers
v0x55a1f28a14c0_0 .net "bi", 0 0, L_0x55a1f3e79480;  1 drivers
v0x55a1f289d0a0_0 .var "x", 7 0;
E_0x55a1f35178e0 .event edge, v0x55a1f28a14c0_0, v0x55a1f28a1420_0;
S_0x55a1f289e4d0 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f289a150_0 .net "ai", 0 0, L_0x55a1f3e79520;  1 drivers
v0x55a1f289a230_0 .net "bi", 0 0, L_0x55a1f3e795c0;  1 drivers
v0x55a1f289b580_0 .var "x", 7 0;
E_0x55a1f28b2cd0 .event edge, v0x55a1f289a230_0, v0x55a1f289a150_0;
S_0x55a1f2897240 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28985d0_0 .net "ai", 0 0, L_0x55a1f3e796d0;  1 drivers
v0x55a1f2898690_0 .net "bi", 0 0, L_0x55a1f3e79770;  1 drivers
v0x55a1f288cb10_0 .var "x", 7 0;
E_0x55a1f28bbb20 .event edge, v0x55a1f2898690_0, v0x55a1f28985d0_0;
S_0x55a1f28955a0 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f28a6aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28951c0_0 .net "ai", 0 0, L_0x55a1f3e79930;  1 drivers
v0x55a1f2895280_0 .net "bi", 0 0, L_0x55a1f3e79b70;  1 drivers
v0x55a1f288c6f0_0 .var "x", 7 0;
E_0x55a1f28a1580 .event edge, v0x55a1f2895280_0, v0x55a1f28951c0_0;
S_0x55a1f288f700 .scope module, "kpg_3" "kpgga" 18 27, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f28821f0_0 .net "ai", 7 0, L_0x55a1f3e7acb0;  1 drivers
v0x55a1f28822d0_0 .net "bi", 7 0, L_0x55a1f3e7ad50;  1 drivers
v0x55a1f287de10_0 .net "x", 63 0, L_0x55a1f3e7a820;  1 drivers
L_0x55a1f3e79e60 .part L_0x55a1f3e7acb0, 0, 1;
L_0x55a1f3e79f00 .part L_0x55a1f3e7ad50, 0, 1;
L_0x55a1f3e79fa0 .part L_0x55a1f3e7acb0, 1, 1;
L_0x55a1f3e7a040 .part L_0x55a1f3e7ad50, 1, 1;
L_0x55a1f3e7a0e0 .part L_0x55a1f3e7acb0, 2, 1;
L_0x55a1f3e7a180 .part L_0x55a1f3e7ad50, 2, 1;
L_0x55a1f3e7a260 .part L_0x55a1f3e7acb0, 3, 1;
L_0x55a1f3e7a300 .part L_0x55a1f3e7ad50, 3, 1;
L_0x55a1f3e7a3f0 .part L_0x55a1f3e7acb0, 4, 1;
L_0x55a1f3e7a490 .part L_0x55a1f3e7ad50, 4, 1;
L_0x55a1f3e7a530 .part L_0x55a1f3e7acb0, 5, 1;
L_0x55a1f3e7a5d0 .part L_0x55a1f3e7ad50, 5, 1;
L_0x55a1f3e7a6e0 .part L_0x55a1f3e7acb0, 6, 1;
L_0x55a1f3e7a780 .part L_0x55a1f3e7ad50, 6, 1;
LS_0x55a1f3e7a820_0_0 .concat8 [ 8 8 8 8], v0x55a1f28936a0_0, v0x55a1f2891b80_0, v0x55a1f288a8f0_0, v0x55a1f2888b60_0;
LS_0x55a1f3e7a820_0_4 .concat8 [ 8 8 8 8], v0x55a1f2885c10_0, v0x55a1f28828e0_0, v0x55a1f2888090_0, v0x55a1f2880dc0_0;
L_0x55a1f3e7a820 .concat8 [ 32 32 0 0], LS_0x55a1f3e7a820_0_0, LS_0x55a1f3e7a820_0_4;
L_0x55a1f3e7a8c0 .part L_0x55a1f3e7acb0, 7, 1;
L_0x55a1f3e7ab00 .part L_0x55a1f3e7ad50, 7, 1;
S_0x55a1f288f320 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f288c370_0 .net "ai", 0 0, L_0x55a1f3e79e60;  1 drivers
v0x55a1f288c410_0 .net "bi", 0 0, L_0x55a1f3e79f00;  1 drivers
v0x55a1f28936a0_0 .var "x", 7 0;
E_0x55a1f2898730 .event edge, v0x55a1f288c410_0, v0x55a1f288c370_0;
S_0x55a1f2894ad0 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2890750_0 .net "ai", 0 0, L_0x55a1f3e79fa0;  1 drivers
v0x55a1f2890810_0 .net "bi", 0 0, L_0x55a1f3e7a040;  1 drivers
v0x55a1f2891b80_0 .var "x", 7 0;
E_0x55a1f288c4d0 .event edge, v0x55a1f2890810_0, v0x55a1f2890750_0;
S_0x55a1f288d800 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f288ec30_0 .net "ai", 0 0, L_0x55a1f3e7a0e0;  1 drivers
v0x55a1f288ecd0_0 .net "bi", 0 0, L_0x55a1f3e7a180;  1 drivers
v0x55a1f288a8f0_0 .var "x", 7 0;
E_0x55a1f28908b0 .event edge, v0x55a1f288ecd0_0, v0x55a1f288ec30_0;
S_0x55a1f288bc80 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28800d0_0 .net "ai", 0 0, L_0x55a1f3e7a260;  1 drivers
v0x55a1f2880190_0 .net "bi", 0 0, L_0x55a1f3e7a300;  1 drivers
v0x55a1f2888b60_0 .var "x", 7 0;
E_0x55a1f288ed90 .event edge, v0x55a1f2880190_0, v0x55a1f28800d0_0;
S_0x55a1f2888780 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f287fcb0_0 .net "ai", 0 0, L_0x55a1f3e7a3f0;  1 drivers
v0x55a1f287fd50_0 .net "bi", 0 0, L_0x55a1f3e7a490;  1 drivers
v0x55a1f2885c10_0 .var "x", 7 0;
E_0x55a1f2880230 .event edge, v0x55a1f287fd50_0, v0x55a1f287fcb0_0;
S_0x55a1f2885830 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2882cc0_0 .net "ai", 0 0, L_0x55a1f3e7a530;  1 drivers
v0x55a1f2882da0_0 .net "bi", 0 0, L_0x55a1f3e7a5d0;  1 drivers
v0x55a1f28828e0_0 .var "x", 7 0;
E_0x55a1f287fe10 .event edge, v0x55a1f2882da0_0, v0x55a1f2882cc0_0;
S_0x55a1f287f930 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2886c60_0 .net "ai", 0 0, L_0x55a1f3e7a6e0;  1 drivers
v0x55a1f2886d20_0 .net "bi", 0 0, L_0x55a1f3e7a780;  1 drivers
v0x55a1f2888090_0 .var "x", 7 0;
E_0x55a1f34d60e0 .event edge, v0x55a1f2886d20_0, v0x55a1f2886c60_0;
S_0x55a1f2883d10 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f288f700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2885140_0 .net "ai", 0 0, L_0x55a1f3e7a8c0;  1 drivers
v0x55a1f2885200_0 .net "bi", 0 0, L_0x55a1f3e7ab00;  1 drivers
v0x55a1f2880dc0_0 .var "x", 7 0;
E_0x55a1f34d0240 .event edge, v0x55a1f2885200_0, v0x55a1f2885140_0;
S_0x55a1f287f240 .scope module, "kpg_4" "kpgga" 18 29, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f286af60_0 .net "ai", 7 0, L_0x55a1f3e7bc50;  1 drivers
v0x55a1f286b040_0 .net "bi", 7 0, L_0x55a1f3e7be00;  1 drivers
v0x55a1f286ab80_0 .net "x", 63 0, L_0x55a1f3e7b7c0;  1 drivers
L_0x55a1f3e7ae40 .part L_0x55a1f3e7bc50, 0, 1;
L_0x55a1f3e7aee0 .part L_0x55a1f3e7be00, 0, 1;
L_0x55a1f3e7af80 .part L_0x55a1f3e7bc50, 1, 1;
L_0x55a1f3e7b020 .part L_0x55a1f3e7be00, 1, 1;
L_0x55a1f3e7b0c0 .part L_0x55a1f3e7bc50, 2, 1;
L_0x55a1f3e7b160 .part L_0x55a1f3e7be00, 2, 1;
L_0x55a1f3e7b200 .part L_0x55a1f3e7bc50, 3, 1;
L_0x55a1f3e7b2a0 .part L_0x55a1f3e7be00, 3, 1;
L_0x55a1f3e7b390 .part L_0x55a1f3e7bc50, 4, 1;
L_0x55a1f3e7b430 .part L_0x55a1f3e7be00, 4, 1;
L_0x55a1f3e7b4d0 .part L_0x55a1f3e7bc50, 5, 1;
L_0x55a1f3e7b570 .part L_0x55a1f3e7be00, 5, 1;
L_0x55a1f3e7b680 .part L_0x55a1f3e7bc50, 6, 1;
L_0x55a1f3e7b720 .part L_0x55a1f3e7be00, 6, 1;
LS_0x55a1f3e7b7c0_0_0 .concat8 [ 8 8 8 8], v0x55a1f28628a0_0, v0x55a1f287a420_0, v0x55a1f28774d0_0, v0x55a1f28715d0_0;
LS_0x55a1f3e7b7c0_0_4 .concat8 [ 8 8 8 8], v0x55a1f28759b0_0, v0x55a1f2873e90_0, v0x55a1f2865420_0, v0x55a1f2865000_0;
L_0x55a1f3e7b7c0 .concat8 [ 32 32 0 0], LS_0x55a1f3e7b7c0_0_0, LS_0x55a1f3e7b7c0_0_4;
L_0x55a1f3e7b860 .part L_0x55a1f3e7bc50, 7, 1;
L_0x55a1f3e7baa0 .part L_0x55a1f3e7be00, 7, 1;
S_0x55a1f287c6b0 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f286f1f0_0 .net "ai", 0 0, L_0x55a1f3e7ae40;  1 drivers
v0x55a1f286f290_0 .net "bi", 0 0, L_0x55a1f3e7aee0;  1 drivers
v0x55a1f28628a0_0 .var "x", 7 0;
E_0x55a1f34b42c0 .event edge, v0x55a1f286f290_0, v0x55a1f286f1f0_0;
S_0x55a1f2871d70 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f287a800_0 .net "ai", 0 0, L_0x55a1f3e7af80;  1 drivers
v0x55a1f287a8e0_0 .net "bi", 0 0, L_0x55a1f3e7b020;  1 drivers
v0x55a1f287a420_0 .var "x", 7 0;
E_0x55a1f286f350 .event edge, v0x55a1f287a8e0_0, v0x55a1f287a800_0;
S_0x55a1f2871950 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28778b0_0 .net "ai", 0 0, L_0x55a1f3e7b0c0;  1 drivers
v0x55a1f2877970_0 .net "bi", 0 0, L_0x55a1f3e7b160;  1 drivers
v0x55a1f28774d0_0 .var "x", 7 0;
E_0x55a1f34b9e30 .event edge, v0x55a1f2877970_0, v0x55a1f28778b0_0;
S_0x55a1f2874960 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2874580_0 .net "ai", 0 0, L_0x55a1f3e7b200;  1 drivers
v0x55a1f2874640_0 .net "bi", 0 0, L_0x55a1f3e7b2a0;  1 drivers
v0x55a1f28715d0_0 .var "x", 7 0;
E_0x55a1f347cd10 .event edge, v0x55a1f2874640_0, v0x55a1f2874580_0;
S_0x55a1f2878900 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2879d30_0 .net "ai", 0 0, L_0x55a1f3e7b390;  1 drivers
v0x55a1f2879dd0_0 .net "bi", 0 0, L_0x55a1f3e7b430;  1 drivers
v0x55a1f28759b0_0 .var "x", 7 0;
E_0x55a1f348a070 .event edge, v0x55a1f2879dd0_0, v0x55a1f2879d30_0;
S_0x55a1f2876de0 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2872a60_0 .net "ai", 0 0, L_0x55a1f3e7b4d0;  1 drivers
v0x55a1f2872b40_0 .net "bi", 0 0, L_0x55a1f3e7b570;  1 drivers
v0x55a1f2873e90_0 .var "x", 7 0;
E_0x55a1f2879e90 .event edge, v0x55a1f2872b40_0, v0x55a1f2872a60_0;
S_0x55a1f286fb50 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2870ee0_0 .net "ai", 0 0, L_0x55a1f3e7b680;  1 drivers
v0x55a1f2870f80_0 .net "bi", 0 0, L_0x55a1f3e7b720;  1 drivers
v0x55a1f2865420_0 .var "x", 7 0;
E_0x55a1f34a5f60 .event edge, v0x55a1f2870f80_0, v0x55a1f2870ee0_0;
S_0x55a1f286deb0 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f287f240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f286dad0_0 .net "ai", 0 0, L_0x55a1f3e7b860;  1 drivers
v0x55a1f286dbb0_0 .net "bi", 0 0, L_0x55a1f3e7baa0;  1 drivers
v0x55a1f2865000_0 .var "x", 7 0;
E_0x55a1f2871040 .event edge, v0x55a1f286dbb0_0, v0x55a1f286dad0_0;
S_0x55a1f2868010 .scope module, "kpg_5" "kpgga" 18 30, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f285abf0_0 .net "ai", 7 0, L_0x55a1f3e7ce20;  1 drivers
v0x55a1f285acd0_0 .net "bi", 7 0, L_0x55a1f3e7cec0;  1 drivers
v0x55a1f28568b0_0 .net "x", 63 0, L_0x55a1f3e7c990;  1 drivers
L_0x55a1f3e7bfb0 .part L_0x55a1f3e7ce20, 0, 1;
L_0x55a1f3e7c050 .part L_0x55a1f3e7cec0, 0, 1;
L_0x55a1f3e7c0f0 .part L_0x55a1f3e7ce20, 1, 1;
L_0x55a1f3e7c190 .part L_0x55a1f3e7cec0, 1, 1;
L_0x55a1f3e7c230 .part L_0x55a1f3e7ce20, 2, 1;
L_0x55a1f3e7c2d0 .part L_0x55a1f3e7cec0, 2, 1;
L_0x55a1f3e7c370 .part L_0x55a1f3e7ce20, 3, 1;
L_0x55a1f3e7c410 .part L_0x55a1f3e7cec0, 3, 1;
L_0x55a1f3e7c500 .part L_0x55a1f3e7ce20, 4, 1;
L_0x55a1f3e7c5a0 .part L_0x55a1f3e7cec0, 4, 1;
L_0x55a1f3e7c6a0 .part L_0x55a1f3e7ce20, 5, 1;
L_0x55a1f3e7c740 .part L_0x55a1f3e7cec0, 5, 1;
L_0x55a1f3e7c850 .part L_0x55a1f3e7ce20, 6, 1;
L_0x55a1f3e7c8f0 .part L_0x55a1f3e7cec0, 6, 1;
LS_0x55a1f3e7c990_0_0 .concat8 [ 8 8 8 8], v0x55a1f286bfb0_0, v0x55a1f286a490_0, v0x55a1f2863200_0, v0x55a1f2861560_0;
LS_0x55a1f3e7c990_0_4 .concat8 [ 8 8 8 8], v0x55a1f285e610_0, v0x55a1f285b2e0_0, v0x55a1f2860a90_0, v0x55a1f28597c0_0;
L_0x55a1f3e7c990 .concat8 [ 32 32 0 0], LS_0x55a1f3e7c990_0_0, LS_0x55a1f3e7c990_0_4;
L_0x55a1f3e7ca30 .part L_0x55a1f3e7ce20, 7, 1;
L_0x55a1f3e7cc70 .part L_0x55a1f3e7cec0, 7, 1;
S_0x55a1f2867c30 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2864c80_0 .net "ai", 0 0, L_0x55a1f3e7bfb0;  1 drivers
v0x55a1f2864d20_0 .net "bi", 0 0, L_0x55a1f3e7c050;  1 drivers
v0x55a1f286bfb0_0 .var "x", 7 0;
E_0x55a1f349f150 .event edge, v0x55a1f2864d20_0, v0x55a1f2864c80_0;
S_0x55a1f286d3e0 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2869060_0 .net "ai", 0 0, L_0x55a1f3e7c0f0;  1 drivers
v0x55a1f2869140_0 .net "bi", 0 0, L_0x55a1f3e7c190;  1 drivers
v0x55a1f286a490_0 .var "x", 7 0;
E_0x55a1f349c200 .event edge, v0x55a1f2869140_0, v0x55a1f2869060_0;
S_0x55a1f2866110 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2867540_0 .net "ai", 0 0, L_0x55a1f3e7c230;  1 drivers
v0x55a1f28675e0_0 .net "bi", 0 0, L_0x55a1f3e7c2d0;  1 drivers
v0x55a1f2863200_0 .var "x", 7 0;
E_0x55a1f3492800 .event edge, v0x55a1f28675e0_0, v0x55a1f2867540_0;
S_0x55a1f2864590 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2858ad0_0 .net "ai", 0 0, L_0x55a1f3e7c370;  1 drivers
v0x55a1f2858bb0_0 .net "bi", 0 0, L_0x55a1f3e7c410;  1 drivers
v0x55a1f2861560_0 .var "x", 7 0;
E_0x55a1f28676a0 .event edge, v0x55a1f2858bb0_0, v0x55a1f2858ad0_0;
S_0x55a1f2861180 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28586b0_0 .net "ai", 0 0, L_0x55a1f3e7c500;  1 drivers
v0x55a1f2858750_0 .net "bi", 0 0, L_0x55a1f3e7c5a0;  1 drivers
v0x55a1f285e610_0 .var "x", 7 0;
E_0x55a1f3482e70 .event edge, v0x55a1f2858750_0, v0x55a1f28586b0_0;
S_0x55a1f285e230 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f285b6c0_0 .net "ai", 0 0, L_0x55a1f3e7c6a0;  1 drivers
v0x55a1f285b7a0_0 .net "bi", 0 0, L_0x55a1f3e7c740;  1 drivers
v0x55a1f285b2e0_0 .var "x", 7 0;
E_0x55a1f3456e30 .event edge, v0x55a1f285b7a0_0, v0x55a1f285b6c0_0;
S_0x55a1f2858330 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f285f660_0 .net "ai", 0 0, L_0x55a1f3e7c850;  1 drivers
v0x55a1f285f720_0 .net "bi", 0 0, L_0x55a1f3e7c8f0;  1 drivers
v0x55a1f2860a90_0 .var "x", 7 0;
E_0x55a1f346ff30 .event edge, v0x55a1f285f720_0, v0x55a1f285f660_0;
S_0x55a1f285c710 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f2868010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f285db40_0 .net "ai", 0 0, L_0x55a1f3e7ca30;  1 drivers
v0x55a1f285dc00_0 .net "bi", 0 0, L_0x55a1f3e7cc70;  1 drivers
v0x55a1f28597c0_0 .var "x", 7 0;
E_0x55a1f3472d20 .event edge, v0x55a1f285dc00_0, v0x55a1f285db40_0;
S_0x55a1f2857c40 .scope module, "kpg_6" "kpgga" 18 31, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f2844670_0 .net "ai", 7 0, L_0x55a1f3e7dd70;  1 drivers
v0x55a1f2844750_0 .net "bi", 7 0, L_0x55a1f3e7de10;  1 drivers
v0x55a1f2844290_0 .net "x", 63 0, L_0x55a1f3e7d8e0;  1 drivers
L_0x55a1f3e7cf60 .part L_0x55a1f3e7dd70, 0, 1;
L_0x55a1f3e7d000 .part L_0x55a1f3e7de10, 0, 1;
L_0x55a1f3e7d0a0 .part L_0x55a1f3e7dd70, 1, 1;
L_0x55a1f3e7d140 .part L_0x55a1f3e7de10, 1, 1;
L_0x55a1f3e7d1e0 .part L_0x55a1f3e7dd70, 2, 1;
L_0x55a1f3e7d280 .part L_0x55a1f3e7de10, 2, 1;
L_0x55a1f3e7d320 .part L_0x55a1f3e7dd70, 3, 1;
L_0x55a1f3e7d3c0 .part L_0x55a1f3e7de10, 3, 1;
L_0x55a1f3e7d4b0 .part L_0x55a1f3e7dd70, 4, 1;
L_0x55a1f3e7d550 .part L_0x55a1f3e7de10, 4, 1;
L_0x55a1f3e7d5f0 .part L_0x55a1f3e7dd70, 5, 1;
L_0x55a1f3e7d690 .part L_0x55a1f3e7de10, 5, 1;
L_0x55a1f3e7d7a0 .part L_0x55a1f3e7dd70, 6, 1;
L_0x55a1f3e7d840 .part L_0x55a1f3e7de10, 6, 1;
LS_0x55a1f3e7d8e0_0_0 .concat8 [ 8 8 8 8], v0x55a1f2854740_0, v0x55a1f28517f0_0, v0x55a1f284b8f0_0, v0x55a1f284fcd0_0;
LS_0x55a1f3e7d8e0_0_4 .concat8 [ 8 8 8 8], v0x55a1f284e1b0_0, v0x55a1f2848900_0, v0x55a1f283eb30_0, v0x55a1f283e710_0;
L_0x55a1f3e7d8e0 .concat8 [ 32 32 0 0], LS_0x55a1f3e7d8e0_0_0, LS_0x55a1f3e7d8e0_0_4;
L_0x55a1f3e7d980 .part L_0x55a1f3e7dd70, 7, 1;
L_0x55a1f3e7dbc0 .part L_0x55a1f3e7de10, 7, 1;
S_0x55a1f284c090 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2854b20_0 .net "ai", 0 0, L_0x55a1f3e7cf60;  1 drivers
v0x55a1f2854be0_0 .net "bi", 0 0, L_0x55a1f3e7d000;  1 drivers
v0x55a1f2854740_0 .var "x", 7 0;
E_0x55a1f34663d0 .event edge, v0x55a1f2854be0_0, v0x55a1f2854b20_0;
S_0x55a1f284bc70 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2851bd0_0 .net "ai", 0 0, L_0x55a1f3e7d0a0;  1 drivers
v0x55a1f2851c90_0 .net "bi", 0 0, L_0x55a1f3e7d140;  1 drivers
v0x55a1f28517f0_0 .var "x", 7 0;
E_0x55a1f2854c80 .event edge, v0x55a1f2851c90_0, v0x55a1f2851bd0_0;
S_0x55a1f284ec80 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f284e8a0_0 .net "ai", 0 0, L_0x55a1f3e7d1e0;  1 drivers
v0x55a1f284e940_0 .net "bi", 0 0, L_0x55a1f3e7d280;  1 drivers
v0x55a1f284b8f0_0 .var "x", 7 0;
E_0x55a1f3459ab0 .event edge, v0x55a1f284e940_0, v0x55a1f284e8a0_0;
S_0x55a1f2852c20 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2854050_0 .net "ai", 0 0, L_0x55a1f3e7d320;  1 drivers
v0x55a1f2854110_0 .net "bi", 0 0, L_0x55a1f3e7d3c0;  1 drivers
v0x55a1f284fcd0_0 .var "x", 7 0;
E_0x55a1f284ea00 .event edge, v0x55a1f2854110_0, v0x55a1f2854050_0;
S_0x55a1f2851100 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f284cd80_0 .net "ai", 0 0, L_0x55a1f3e7d4b0;  1 drivers
v0x55a1f284ce20_0 .net "bi", 0 0, L_0x55a1f3e7d550;  1 drivers
v0x55a1f284e1b0_0 .var "x", 7 0;
E_0x55a1f28541b0 .event edge, v0x55a1f284ce20_0, v0x55a1f284cd80_0;
S_0x55a1f2849e70 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f284b200_0 .net "ai", 0 0, L_0x55a1f3e7d5f0;  1 drivers
v0x55a1f284b2e0_0 .net "bi", 0 0, L_0x55a1f3e7d690;  1 drivers
v0x55a1f2848900_0 .var "x", 7 0;
E_0x55a1f284cee0 .event edge, v0x55a1f284b2e0_0, v0x55a1f284b200_0;
S_0x55a1f283bfb0 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f282f660_0 .net "ai", 0 0, L_0x55a1f3e7d7a0;  1 drivers
v0x55a1f282f720_0 .net "bi", 0 0, L_0x55a1f3e7d840;  1 drivers
v0x55a1f283eb30_0 .var "x", 7 0;
E_0x55a1f3447ee0 .event edge, v0x55a1f282f720_0, v0x55a1f282f660_0;
S_0x55a1f28475c0 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f2857c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28471e0_0 .net "ai", 0 0, L_0x55a1f3e7d980;  1 drivers
v0x55a1f28472a0_0 .net "bi", 0 0, L_0x55a1f3e7dbc0;  1 drivers
v0x55a1f283e710_0 .var "x", 7 0;
E_0x55a1f3414ae0 .event edge, v0x55a1f28472a0_0, v0x55a1f28471e0_0;
S_0x55a1f2841720 .scope module, "kpg_7" "kpgga" 18 32, 19 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "x"
    .port_info 1 /INPUT 8 "ai"
    .port_info 2 /INPUT 8 "bi"
v0x55a1f2834300_0 .net "ai", 7 0, L_0x55a1f3e7ecd0;  1 drivers
v0x55a1f28343e0_0 .net "bi", 7 0, L_0x55a1f3e7ed70;  1 drivers
v0x55a1f282ffc0_0 .net "x", 63 0, L_0x55a1f3e7e840;  1 drivers
L_0x55a1f3e7deb0 .part L_0x55a1f3e7ecd0, 0, 1;
L_0x55a1f3e7df50 .part L_0x55a1f3e7ed70, 0, 1;
L_0x55a1f3e7dff0 .part L_0x55a1f3e7ecd0, 1, 1;
L_0x55a1f3e7e090 .part L_0x55a1f3e7ed70, 1, 1;
L_0x55a1f3e7e130 .part L_0x55a1f3e7ecd0, 2, 1;
L_0x55a1f3e7e1d0 .part L_0x55a1f3e7ed70, 2, 1;
L_0x55a1f3e7e270 .part L_0x55a1f3e7ecd0, 3, 1;
L_0x55a1f3e7e310 .part L_0x55a1f3e7ed70, 3, 1;
L_0x55a1f3e7e400 .part L_0x55a1f3e7ecd0, 4, 1;
L_0x55a1f3e7e4a0 .part L_0x55a1f3e7ed70, 4, 1;
L_0x55a1f3e7e540 .part L_0x55a1f3e7ecd0, 5, 1;
L_0x55a1f3e7e5e0 .part L_0x55a1f3e7ed70, 5, 1;
L_0x55a1f3e7e680 .part L_0x55a1f3e7ecd0, 6, 1;
L_0x55a1f3e7e720 .part L_0x55a1f3e7ed70, 6, 1;
LS_0x55a1f3e7e840_0_0 .concat8 [ 8 8 8 8], v0x55a1f28456c0_0, v0x55a1f2843ba0_0, v0x55a1f283c910_0, v0x55a1f283ac70_0;
LS_0x55a1f3e7e840_0_4 .concat8 [ 8 8 8 8], v0x55a1f2837d20_0, v0x55a1f28349f0_0, v0x55a1f283a1a0_0, v0x55a1f2832ed0_0;
L_0x55a1f3e7e840 .concat8 [ 32 32 0 0], LS_0x55a1f3e7e840_0_0, LS_0x55a1f3e7e840_0_4;
L_0x55a1f3e7e8e0 .part L_0x55a1f3e7ecd0, 7, 1;
L_0x55a1f3e7eb20 .part L_0x55a1f3e7ed70, 7, 1;
S_0x55a1f2841340 .scope module, "kpg_0" "kpga" 19 9, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f283e390_0 .net "ai", 0 0, L_0x55a1f3e7deb0;  1 drivers
v0x55a1f283e450_0 .net "bi", 0 0, L_0x55a1f3e7df50;  1 drivers
v0x55a1f28456c0_0 .var "x", 7 0;
E_0x55a1f34214d0 .event edge, v0x55a1f283e450_0, v0x55a1f283e390_0;
S_0x55a1f2846af0 .scope module, "kpg_1" "kpga" 19 10, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2842770_0 .net "ai", 0 0, L_0x55a1f3e7dff0;  1 drivers
v0x55a1f2842830_0 .net "bi", 0 0, L_0x55a1f3e7e090;  1 drivers
v0x55a1f2843ba0_0 .var "x", 7 0;
E_0x55a1f283e4f0 .event edge, v0x55a1f2842830_0, v0x55a1f2842770_0;
S_0x55a1f283f820 .scope module, "kpg_2" "kpga" 19 11, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2840c50_0 .net "ai", 0 0, L_0x55a1f3e7e130;  1 drivers
v0x55a1f2840cf0_0 .net "bi", 0 0, L_0x55a1f3e7e1d0;  1 drivers
v0x55a1f283c910_0 .var "x", 7 0;
E_0x55a1f343d3f0 .event edge, v0x55a1f2840cf0_0, v0x55a1f2840c50_0;
S_0x55a1f283dca0 .scope module, "kpg_3" "kpga" 19 12, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f28321e0_0 .net "ai", 0 0, L_0x55a1f3e7e270;  1 drivers
v0x55a1f28322a0_0 .net "bi", 0 0, L_0x55a1f3e7e310;  1 drivers
v0x55a1f283ac70_0 .var "x", 7 0;
E_0x55a1f2840db0 .event edge, v0x55a1f28322a0_0, v0x55a1f28321e0_0;
S_0x55a1f283a890 .scope module, "kpg_4" "kpga" 19 13, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2831dc0_0 .net "ai", 0 0, L_0x55a1f3e7e400;  1 drivers
v0x55a1f2831e60_0 .net "bi", 0 0, L_0x55a1f3e7e4a0;  1 drivers
v0x55a1f2837d20_0 .var "x", 7 0;
E_0x55a1f2832340 .event edge, v0x55a1f2831e60_0, v0x55a1f2831dc0_0;
S_0x55a1f2837940 .scope module, "kpg_5" "kpga" 19 14, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2834dd0_0 .net "ai", 0 0, L_0x55a1f3e7e540;  1 drivers
v0x55a1f2834eb0_0 .net "bi", 0 0, L_0x55a1f3e7e5e0;  1 drivers
v0x55a1f28349f0_0 .var "x", 7 0;
E_0x55a1f2831f20 .event edge, v0x55a1f2834eb0_0, v0x55a1f2834dd0_0;
S_0x55a1f2831a40 .scope module, "kpg_6" "kpga" 19 15, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2838d70_0 .net "ai", 0 0, L_0x55a1f3e7e680;  1 drivers
v0x55a1f2838e30_0 .net "bi", 0 0, L_0x55a1f3e7e720;  1 drivers
v0x55a1f283a1a0_0 .var "x", 7 0;
E_0x55a1f342cbb0 .event edge, v0x55a1f2838e30_0, v0x55a1f2838d70_0;
S_0x55a1f2835e20 .scope module, "kpg_7" "kpga" 19 16, 20 1 0, S_0x55a1f2841720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "x"
    .port_info 1 /INPUT 1 "ai"
    .port_info 2 /INPUT 1 "bi"
v0x55a1f2837250_0 .net "ai", 0 0, L_0x55a1f3e7e8e0;  1 drivers
v0x55a1f2837310_0 .net "bi", 0 0, L_0x55a1f3e7eb20;  1 drivers
v0x55a1f2832ed0_0 .var "x", 7 0;
E_0x55a1f3426d10 .event edge, v0x55a1f2837310_0, v0x55a1f2837250_0;
S_0x55a1f2831350 .scope module, "m1" "dff" 18 22, 21 20 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a"
    .port_info 1 /INPUT 64 "b"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 64 "c"
    .port_info 6 /OUTPUT 64 "d"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f282e320_0 .net "a", 63 0, L_0x55a1f3e7f120;  alias, 1 drivers
v0x55a1f282e420_0 .net "b", 63 0, L_0x55a1f3e7f330;  alias, 1 drivers
v0x55a1f282df40_0 .var "c", 63 0;
v0x55a1f282e000_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f2825470_0 .net "comb", 74 1, v0x55a1f3906a10_0;  alias, 1 drivers
v0x55a1f282b3d0_0 .var "comb1", 74 1;
v0x55a1f282b4b0_0 .var "d", 63 0;
v0x55a1f282aff0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
E_0x55a1f28259f0 .event posedge, v0x55a1f282e000_0;
S_0x55a1f2828480 .scope module, "ppc_0" "ppca" 18 36, 22 3 0, S_0x55a1f28d02e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 64 "a"
    .port_info 6 /INPUT 64 "b"
    .port_info 7 /OUTPUT 64 "c"
    .port_info 8 /OUTPUT 64 "d"
    .port_info 9 /OUTPUT 74 "combn"
v0x55a1f27f4f40_0 .net "a", 63 0, v0x55a1f282df40_0;  alias, 1 drivers
v0x55a1f27f0bc0_0 .net "b", 63 0, v0x55a1f282b4b0_0;  alias, 1 drivers
v0x55a1f27f1ff0_0 .net "c", 63 0, v0x55a1f27fc4a0_0;  alias, 1 drivers
v0x55a1f27f2090_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f27edcb0_0 .net "comb", 74 1, v0x55a1f282b3d0_0;  alias, 1 drivers
v0x55a1f27ef040_0 .net "comb1", 74 1, v0x55a1f28295a0_0;  1 drivers
v0x55a1f27e3490_0 .net "comb2", 74 1, v0x55a1f2821980_0;  1 drivers
v0x55a1f27ebf20_0 .net "comb3", 74 1, v0x55a1f28186c0_0;  1 drivers
v0x55a1f27ebb40_0 .net "comb4", 74 1, v0x55a1f2817f30_0;  1 drivers
v0x55a1f27ebc00_0 .net "comb5", 74 1, v0x55a1f280ed50_0;  1 drivers
v0x55a1f27e3070_0 .net "comb6", 74 1, v0x55a1f280ce80_0;  1 drivers
v0x55a1f27e3160_0 .net "combn", 74 1, v0x55a1f2805380_0;  alias, 1 drivers
v0x55a1f27e8fd0_0 .net "d", 63 0, v0x55a1f2802430_0;  alias, 1 drivers
v0x55a1f27e9070_0 .net "reg1", 511 0, v0x55a1f282a9a0_0;  1 drivers
v0x55a1f27e8bf0_0 .net "reg2", 511 0, v0x55a1f28215d0_0;  1 drivers
v0x55a1f27e8ce0_0 .net "reg3", 511 0, v0x55a1f281fa80_0;  1 drivers
v0x55a1f27e6080_0 .net "reg4", 511 0, v0x55a1f28065f0_0;  1 drivers
v0x55a1f27e6170_0 .net "reg5", 511 0, v0x55a1f280e990_0;  1 drivers
v0x55a1f27e5ca0_0 .net "reg6", 511 0, v0x55a1f280e280_0;  1 drivers
v0x55a1f27e5d90_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f27ea020_0 .net "wire1", 511 0, v0x55a1f27fc080_0;  1 drivers
v0x55a1f27ea110_0 .net "wire10", 63 0, v0x55a1f2820eb0_0;  1 drivers
v0x55a1f27eb450_0 .net "wire11", 63 0, v0x55a1f281cb60_0;  1 drivers
v0x55a1f27eb540_0 .net "wire12", 63 0, v0x55a1f27f9d30_0;  1 drivers
v0x55a1f27e70d0_0 .net "wire13", 63 0, v0x55a1f2809240_0;  1 drivers
v0x55a1f27e71c0_0 .net "wire14", 63 0, v0x55a1f280be00_0;  1 drivers
v0x55a1f27e8500_0 .net "wire15", 63 0, v0x55a1f280ba50_0;  1 drivers
v0x55a1f27e85f0_0 .net "wire16", 63 0, v0x55a1f2809f00_0;  1 drivers
v0x55a1f27e4180_0 .net "wire17", 63 0, v0x55a1f280b360_0;  1 drivers
v0x55a1f27e4270_0 .net "wire18", 511 0, v0x55a1f27f3b10_0;  1 drivers
v0x55a1f27e55b0_0 .net "wire2", 511 0, v0x55a1f2801990_0;  1 drivers
v0x55a1f27e56a0_0 .net "wire3", 511 0, v0x55a1f27fb990_0;  1 drivers
v0x55a1f27e1270_0 .net "wire4", 511 0, v0x55a1f27efab0_0;  1 drivers
v0x55a1f27e1360_0 .net "wire5", 511 0, v0x55a1f27f26e0_0;  1 drivers
v0x55a1f27e2600_0 .net "wire6", 63 0, v0x55a1f2826650_0;  1 drivers
v0x55a1f27e26f0_0 .net "wire7", 63 0, v0x55a1f28279b0_0;  1 drivers
v0x55a1f27dfd00_0 .net "wire8", 63 0, v0x55a1f2818b20_0;  1 drivers
v0x55a1f27dfdf0_0 .net "wire9", 63 0, v0x55a1f281ea40_0;  1 drivers
v0x55a1f27d33b0_0 .net "x", 511 0, L_0x55a1f3e7efe0;  1 drivers
v0x55a1f27d3450_0 .net "y", 511 0, v0x55a1f2804f70_0;  alias, 1 drivers
S_0x55a1f28250f0 .scope module, "c1" "dff_lvl" 22 21, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f28281a0_0 .net "a", 63 0, v0x55a1f282df40_0;  alias, 1 drivers
v0x55a1f282d850_0 .net "b", 63 0, v0x55a1f282b4b0_0;  alias, 1 drivers
v0x55a1f282d920_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f28294d0_0 .net "comb", 74 1, v0x55a1f282b3d0_0;  alias, 1 drivers
v0x55a1f28295a0_0 .var "comb1", 74 1;
v0x55a1f282a900_0 .net "d", 511 0, L_0x55a1f3e7efe0;  alias, 1 drivers
v0x55a1f282a9a0_0 .var "q", 511 0;
v0x55a1f2826580_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f2826650_0 .var "wire1", 63 0;
v0x55a1f28279b0_0 .var "wire2", 63 0;
S_0x55a1f2823670 .scope module, "c2" "dff_lvl" 22 24, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f2824b00_0 .net "a", 63 0, v0x55a1f2826650_0;  alias, 1 drivers
v0x55a1f2818e50_0 .net "b", 63 0, v0x55a1f28279b0_0;  alias, 1 drivers
v0x55a1f2818f10_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f28218e0_0 .net "comb", 74 1, v0x55a1f28295a0_0;  alias, 1 drivers
v0x55a1f2821980_0 .var "comb1", 74 1;
v0x55a1f2821500_0 .net "d", 511 0, v0x55a1f27fc080_0;  alias, 1 drivers
v0x55a1f28215d0_0 .var "q", 511 0;
v0x55a1f2818a30_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f2818b20_0 .var "wire1", 63 0;
v0x55a1f281ea40_0 .var "wire2", 63 0;
S_0x55a1f281e5b0 .scope module, "c3" "dff_lvl" 22 27, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f281bb40_0 .net "a", 63 0, v0x55a1f2818b20_0;  alias, 1 drivers
v0x55a1f281b660_0 .net "b", 63 0, v0x55a1f281ea40_0;  alias, 1 drivers
v0x55a1f281b730_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f2818620_0 .net "comb", 74 1, v0x55a1f2821980_0;  alias, 1 drivers
v0x55a1f28186c0_0 .var "comb1", 74 1;
v0x55a1f281f9e0_0 .net "d", 511 0, v0x55a1f2801990_0;  alias, 1 drivers
v0x55a1f281fa80_0 .var "q", 511 0;
v0x55a1f2820e10_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f2820eb0_0 .var "wire1", 63 0;
v0x55a1f281cb60_0 .var "wire2", 63 0;
S_0x55a1f281dec0 .scope module, "c4" "dff_lvl" 22 30, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f2819c40_0 .net "a", 63 0, v0x55a1f2820eb0_0;  alias, 1 drivers
v0x55a1f281af70_0 .net "b", 63 0, v0x55a1f281cb60_0;  alias, 1 drivers
v0x55a1f281b040_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f2816b90_0 .net "comb", 74 1, v0x55a1f28186c0_0;  alias, 1 drivers
v0x55a1f2817f30_0 .var "comb1", 74 1;
v0x55a1f2817fd0_0 .net "d", 511 0, v0x55a1f27fb990_0;  alias, 1 drivers
v0x55a1f28065f0_0 .var "q", 511 0;
v0x55a1f28066e0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f27f9d30_0 .var "wire1", 63 0;
v0x55a1f2809240_0 .var "wire2", 63 0;
S_0x55a1f2811c00 .scope module, "c5" "dff_lvl" 22 33, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f2811920_0 .net "a", 63 0, v0x55a1f27f9d30_0;  alias, 1 drivers
v0x55a1f2808d50_0 .net "b", 63 0, v0x55a1f2809240_0;  alias, 1 drivers
v0x55a1f2808df0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f280ecb0_0 .net "comb", 74 1, v0x55a1f2817f30_0;  alias, 1 drivers
v0x55a1f280ed50_0 .var "comb1", 74 1;
v0x55a1f280e8d0_0 .net "d", 511 0, v0x55a1f27efab0_0;  alias, 1 drivers
v0x55a1f280e990_0 .var "q", 511 0;
v0x55a1f280bd60_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f280be00_0 .var "wire1", 63 0;
v0x55a1f280ba50_0 .var "wire2", 63 0;
S_0x55a1f28089d0 .scope module, "c6" "dff_lvl" 22 36, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f280fe00_0 .net "a", 63 0, v0x55a1f280be00_0;  alias, 1 drivers
v0x55a1f2811130_0 .net "b", 63 0, v0x55a1f280ba50_0;  alias, 1 drivers
v0x55a1f2811200_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f280cdb0_0 .net "comb", 74 1, v0x55a1f280ed50_0;  alias, 1 drivers
v0x55a1f280ce80_0 .var "comb1", 74 1;
v0x55a1f280e1e0_0 .net "d", 511 0, v0x55a1f27f26e0_0;  alias, 1 drivers
v0x55a1f280e280_0 .var "q", 511 0;
v0x55a1f2809e60_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f2809f00_0 .var "wire1", 63 0;
v0x55a1f280b360_0 .var "wire2", 63 0;
S_0x55a1f2806f50 .scope module, "c7" "dff_lvl" 22 39, 21 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /INPUT 512 "d"
    .port_info 1 /INPUT 74 "comb"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 512 "q"
    .port_info 5 /OUTPUT 64 "wire1"
    .port_info 6 /OUTPUT 64 "wire2"
    .port_info 7 /INPUT 64 "a"
    .port_info 8 /INPUT 64 "b"
    .port_info 9 /OUTPUT 74 "comb1"
v0x55a1f28083e0_0 .net "a", 63 0, v0x55a1f2809f00_0;  alias, 1 drivers
v0x55a1f27fc820_0 .net "b", 63 0, v0x55a1f280b360_0;  alias, 1 drivers
v0x55a1f27fc8f0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f28052b0_0 .net "comb", 74 1, v0x55a1f280ce80_0;  alias, 1 drivers
v0x55a1f2805380_0 .var "comb1", 74 1;
v0x55a1f2804ed0_0 .net "d", 511 0, v0x55a1f27f3b10_0;  alias, 1 drivers
v0x55a1f2804f70_0 .var "q", 511 0;
v0x55a1f27fc400_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f27fc4a0_0 .var "wire1", 63 0;
v0x55a1f2802430_0 .var "wire2", 63 0;
S_0x55a1f2801f80 .scope module, "m1" "lvl" 22 22, 23 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55a1f27ff410_0 .var/i "i", 31 0;
v0x55a1f27ff510_0 .var/i "j", 31 0;
L_0x7fcc609e2260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a1f27ff030_0 .net "k", 2 0, L_0x7fcc609e2260;  1 drivers
v0x55a1f27ff120_0 .net "x", 511 0, v0x55a1f282a9a0_0;  alias, 1 drivers
v0x55a1f27fc080_0 .var "y", 511 0;
E_0x55a1f3413d10/0 .event edge, v0x55a1f27ff030_0, v0x55a1f27ff410_0, v0x55a1f282a9a0_0, v0x55a1f27ff510_0;
E_0x55a1f3413d10/1 .event edge, v0x55a1f2821500_0;
E_0x55a1f3413d10 .event/or E_0x55a1f3413d10/0, E_0x55a1f3413d10/1;
S_0x55a1f28033b0 .scope module, "m2" "lvl" 22 25, 23 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55a1f28048a0_0 .var/i "i", 31 0;
v0x55a1f2800460_0 .var/i "j", 31 0;
L_0x7fcc609e22a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55a1f2800540_0 .net "k", 2 0, L_0x7fcc609e22a8;  1 drivers
v0x55a1f2801890_0 .net "x", 511 0, v0x55a1f28215d0_0;  alias, 1 drivers
v0x55a1f2801990_0 .var "y", 511 0;
E_0x55a1f27fc1e0/0 .event edge, v0x55a1f2800540_0, v0x55a1f28048a0_0, v0x55a1f28215d0_0, v0x55a1f2800460_0;
E_0x55a1f27fc1e0/1 .event edge, v0x55a1f281f9e0_0;
E_0x55a1f27fc1e0 .event/or E_0x55a1f27fc1e0/0, E_0x55a1f27fc1e0/1;
S_0x55a1f27fd510 .scope module, "m3" "lvl" 22 28, 23 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55a1f27fe940_0 .var/i "i", 31 0;
v0x55a1f27fea20_0 .var/i "j", 31 0;
L_0x7fcc609e22f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55a1f27fa600_0 .net "k", 2 0, L_0x7fcc609e22f0;  1 drivers
v0x55a1f27fa6f0_0 .net "x", 511 0, v0x55a1f281fa80_0;  alias, 1 drivers
v0x55a1f27fb990_0 .var "y", 511 0;
E_0x55a1f33cf330/0 .event edge, v0x55a1f27fa600_0, v0x55a1f27fe940_0, v0x55a1f281fa80_0, v0x55a1f27fea20_0;
E_0x55a1f33cf330/1 .event edge, v0x55a1f2817fd0_0;
E_0x55a1f33cf330 .event/or E_0x55a1f33cf330/0, E_0x55a1f33cf330/1;
S_0x55a1f27efed0 .scope module, "m4" "lvl" 22 31, 23 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55a1f27f8960_0 .var/i "i", 31 0;
v0x55a1f27f8a20_0 .var/i "j", 31 0;
L_0x7fcc609e2338 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55a1f27f8580_0 .net "k", 2 0, L_0x7fcc609e2338;  1 drivers
v0x55a1f27f8670_0 .net "x", 511 0, v0x55a1f28065f0_0;  alias, 1 drivers
v0x55a1f27efab0_0 .var "y", 511 0;
E_0x55a1f33bced0/0 .event edge, v0x55a1f27f8580_0, v0x55a1f27f8960_0, v0x55a1f28065f0_0, v0x55a1f27f8a20_0;
E_0x55a1f33bced0/1 .event edge, v0x55a1f280e8d0_0;
E_0x55a1f33bced0 .event/or E_0x55a1f33bced0/0, E_0x55a1f33bced0/1;
S_0x55a1f27f5a10 .scope module, "m5" "lvl" 22 34, 23 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55a1f27f5630_0 .var/i "i", 31 0;
v0x55a1f27f56f0_0 .var/i "j", 31 0;
L_0x7fcc609e2380 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a1f27f2ac0_0 .net "k", 2 0, L_0x7fcc609e2380;  1 drivers
v0x55a1f27f2bb0_0 .net "x", 511 0, v0x55a1f280e990_0;  alias, 1 drivers
v0x55a1f27f26e0_0 .var "y", 511 0;
E_0x55a1f33b0490/0 .event edge, v0x55a1f27f2ac0_0, v0x55a1f27f5630_0, v0x55a1f280e990_0, v0x55a1f27f56f0_0;
E_0x55a1f33b0490/1 .event edge, v0x55a1f280e1e0_0;
E_0x55a1f33b0490 .event/or E_0x55a1f33b0490/0, E_0x55a1f33b0490/1;
S_0x55a1f27ef730 .scope module, "m6" "lvl" 22 37, 23 1 0, S_0x55a1f2828480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 512 "y"
    .port_info 1 /INPUT 512 "x"
    .port_info 2 /INPUT 3 "k"
v0x55a1f27f6a60_0 .var/i "i", 31 0;
v0x55a1f27f6b20_0 .var/i "j", 31 0;
L_0x7fcc609e23c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55a1f27f7e90_0 .net "k", 2 0, L_0x7fcc609e23c8;  1 drivers
v0x55a1f27f7f80_0 .net "x", 511 0, v0x55a1f280e280_0;  alias, 1 drivers
v0x55a1f27f3b10_0 .var "y", 511 0;
E_0x55a1f27efc10/0 .event edge, v0x55a1f27f7e90_0, v0x55a1f27f6a60_0, v0x55a1f280e280_0, v0x55a1f27f6b20_0;
E_0x55a1f27efc10/1 .event edge, v0x55a1f2804ed0_0;
E_0x55a1f27efc10 .event/or E_0x55a1f27efc10/0, E_0x55a1f27efc10/1;
S_0x55a1f27dcac0 .scope module, "a_2" "three_fa" 10 45, 11 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 585 "a"
v0x55a1f370e350_0 .net "a", 584 0, L_0x55a1f3ace7d0;  1 drivers
v0x55a1f370f6e0_0 .net "ca", 194 0, L_0x55a1f3ace690;  1 drivers
v0x55a1f370f780_0 .net "sum", 194 0, L_0x55a1f3ace500;  1 drivers
L_0x55a1f3a75860 .part L_0x55a1f3ace7d0, 0, 65;
L_0x55a1f3a75900 .part L_0x55a1f3ace7d0, 65, 65;
L_0x55a1f3a759f0 .part L_0x55a1f3ace7d0, 130, 65;
L_0x55a1f3aa1e20 .part L_0x55a1f3ace7d0, 195, 65;
L_0x55a1f3aa1f50 .part L_0x55a1f3ace7d0, 260, 65;
L_0x55a1f3aa1ff0 .part L_0x55a1f3ace7d0, 325, 65;
L_0x55a1f3ace1c0 .part L_0x55a1f3ace7d0, 390, 65;
L_0x55a1f3ace260 .part L_0x55a1f3ace7d0, 455, 65;
L_0x55a1f3ace460 .part L_0x55a1f3ace7d0, 520, 65;
L_0x55a1f3ace500 .concat8 [ 65 65 65 0], L_0x55a1f3a754f0, L_0x55a1f3aa1ab0, L_0x55a1f3acde50;
L_0x55a1f3ace690 .concat8 [ 65 65 65 0], L_0x55a1f3a75680, L_0x55a1f3aa1c40, L_0x55a1f3acdfe0;
S_0x55a1f27ddef0 .scope module, "a_0" "sixtyBitAdder" 11 7, 12 3 0, S_0x55a1f27dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e14e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2641660_0 .net/2u *"_s2", 0 0, L_0x7fcc609e14e0;  1 drivers
L_0x7fcc609e1528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2641740_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1528;  1 drivers
v0x55a1f264a0f0_0 .net "a", 64 0, L_0x55a1f3a75860;  1 drivers
v0x55a1f264a1b0_0 .net "b", 64 0, L_0x55a1f3a75900;  1 drivers
v0x55a1f2649d10_0 .net "ca", 64 0, L_0x55a1f3a75680;  1 drivers
v0x55a1f2649df0_0 .net "cin", 64 0, L_0x55a1f3a759f0;  1 drivers
v0x55a1f2641240_0 .net "sum", 64 0, L_0x55a1f3a754f0;  1 drivers
L_0x55a1f3a5f2c0 .part L_0x55a1f3a75860, 0, 32;
L_0x55a1f3a5f360 .part L_0x55a1f3a75900, 0, 32;
L_0x55a1f3a5f400 .part L_0x55a1f3a759f0, 0, 32;
L_0x55a1f3a75220 .part L_0x55a1f3a75860, 32, 32;
L_0x55a1f3a75310 .part L_0x55a1f3a75900, 32, 32;
L_0x55a1f3a75400 .part L_0x55a1f3a759f0, 32, 32;
L_0x55a1f3a754f0 .concat8 [ 32 32 1 0], L_0x55a1f3a5eff0, L_0x55a1f3a74f50, L_0x7fcc609e1528;
L_0x55a1f3a75680 .concat8 [ 1 32 32 0], L_0x7fcc609e14e0, L_0x55a1f3a5f130, L_0x55a1f3a75090;
S_0x55a1f27d9b70 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f27ddef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2716ab0_0 .net "a", 31 0, L_0x55a1f3a5f2c0;  1 drivers
v0x55a1f2716b90_0 .net "b", 31 0, L_0x55a1f3a5f360;  1 drivers
v0x55a1f2712730_0 .net "ca", 31 0, L_0x55a1f3a5f130;  1 drivers
v0x55a1f27127f0_0 .net "cin", 31 0, L_0x55a1f3a5f400;  1 drivers
v0x55a1f2713b60_0 .net "sum", 31 0, L_0x55a1f3a5eff0;  1 drivers
L_0x55a1f3a53f60 .part L_0x55a1f3a5f2c0, 0, 16;
L_0x55a1f3a54000 .part L_0x55a1f3a5f360, 0, 16;
L_0x55a1f3a540a0 .part L_0x55a1f3a5f400, 0, 16;
L_0x55a1f3a5ed70 .part L_0x55a1f3a5f2c0, 16, 16;
L_0x55a1f3a5ee60 .part L_0x55a1f3a5f360, 16, 16;
L_0x55a1f3a5ef50 .part L_0x55a1f3a5f400, 16, 16;
L_0x55a1f3a5eff0 .concat8 [ 16 16 0 0], L_0x55a1f3a53c60, L_0x55a1f3a5ea70;
L_0x55a1f3a5f130 .concat8 [ 16 16 0 0], L_0x55a1f3a53d00, L_0x55a1f3a5eb10;
S_0x55a1f27dafa0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f27d9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f276c130_0 .net "a", 15 0, L_0x55a1f3a53f60;  1 drivers
v0x55a1f276c210_0 .net "b", 15 0, L_0x55a1f3a54000;  1 drivers
v0x55a1f275f7e0_0 .net "ca", 15 0, L_0x55a1f3a53d00;  1 drivers
v0x55a1f275f8a0_0 .net "cin", 15 0, L_0x55a1f3a540a0;  1 drivers
v0x55a1f276ecb0_0 .net "sum", 15 0, L_0x55a1f3a53c60;  1 drivers
L_0x55a1f3a4ba70 .part L_0x55a1f3a53f60, 0, 4;
L_0x55a1f3a4bb10 .part L_0x55a1f3a54000, 0, 4;
L_0x55a1f3a4bbb0 .part L_0x55a1f3a540a0, 0, 4;
L_0x55a1f3a4e400 .part L_0x55a1f3a53f60, 4, 4;
L_0x55a1f3a4e4f0 .part L_0x55a1f3a54000, 4, 4;
L_0x55a1f3a4e5e0 .part L_0x55a1f3a540a0, 4, 4;
L_0x55a1f3a50ec0 .part L_0x55a1f3a53f60, 8, 4;
L_0x55a1f3a50f60 .part L_0x55a1f3a54000, 8, 4;
L_0x55a1f3a51050 .part L_0x55a1f3a540a0, 8, 4;
L_0x55a1f3a53860 .part L_0x55a1f3a53f60, 12, 4;
L_0x55a1f3a53990 .part L_0x55a1f3a54000, 12, 4;
L_0x55a1f3a53ac0 .part L_0x55a1f3a540a0, 12, 4;
L_0x55a1f3a53c60 .concat8 [ 4 4 4 4], L_0x55a1f3a4b860, L_0x55a1f3a4e1f0, L_0x55a1f3a50cb0, L_0x55a1f3a53650;
L_0x55a1f3a53d00 .concat8 [ 4 4 4 4], L_0x55a1f3a4b900, L_0x55a1f3a4e290, L_0x55a1f3a50d50, L_0x55a1f3a536f0;
S_0x55a1f27d6c20 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f27dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27bc4f0_0 .net "a", 3 0, L_0x55a1f3a4ba70;  1 drivers
v0x55a1f27bc5f0_0 .net "b", 3 0, L_0x55a1f3a4bb10;  1 drivers
v0x55a1f27c3820_0 .net "ca", 3 0, L_0x55a1f3a4b900;  1 drivers
v0x55a1f27c38e0_0 .net "cin", 3 0, L_0x55a1f3a4bbb0;  1 drivers
v0x55a1f27c4c50_0 .net "sum", 3 0, L_0x55a1f3a4b860;  1 drivers
L_0x55a1f3a49890 .part L_0x55a1f3a4ba70, 0, 1;
L_0x55a1f3a49930 .part L_0x55a1f3a4bb10, 0, 1;
L_0x55a1f3a49a60 .part L_0x55a1f3a4bbb0, 0, 1;
L_0x55a1f3a4a030 .part L_0x55a1f3a4ba70, 1, 1;
L_0x55a1f3a4a160 .part L_0x55a1f3a4bb10, 1, 1;
L_0x55a1f3a4a290 .part L_0x55a1f3a4bbb0, 1, 1;
L_0x55a1f3a4a9d0 .part L_0x55a1f3a4ba70, 2, 1;
L_0x55a1f3a4ab00 .part L_0x55a1f3a4bb10, 2, 1;
L_0x55a1f3a4ac80 .part L_0x55a1f3a4bbb0, 2, 1;
L_0x55a1f3a4b250 .part L_0x55a1f3a4ba70, 3, 1;
L_0x55a1f3a4b470 .part L_0x55a1f3a4bb10, 3, 1;
L_0x55a1f3a4b630 .part L_0x55a1f3a4bbb0, 3, 1;
L_0x55a1f3a4b860 .concat8 [ 1 1 1 1], L_0x55a1f3a47790, L_0x55a1f3a49c00, L_0x55a1f3a4a470, L_0x55a1f3a4ae20;
L_0x55a1f3a4b900 .concat8 [ 1 1 1 1], L_0x55a1f3a49780, L_0x55a1f3a49f20, L_0x55a1f3a4a8c0, L_0x55a1f3a4b140;
S_0x55a1f27d8050 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f27d6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a47da0 .functor XOR 1, L_0x55a1f3a49890, L_0x55a1f3a49930, C4<0>, C4<0>;
L_0x55a1f3a47790 .functor XOR 1, L_0x55a1f3a47da0, L_0x55a1f3a49a60, C4<0>, C4<0>;
L_0x55a1f3a49430 .functor AND 1, L_0x55a1f3a49890, L_0x55a1f3a49930, C4<1>, C4<1>;
L_0x55a1f3a49540 .functor AND 1, L_0x55a1f3a49890, L_0x55a1f3a49a60, C4<1>, C4<1>;
L_0x55a1f3a49600 .functor OR 1, L_0x55a1f3a49430, L_0x55a1f3a49540, C4<0>, C4<0>;
L_0x55a1f3a49710 .functor AND 1, L_0x55a1f3a49a60, L_0x55a1f3a49930, C4<1>, C4<1>;
L_0x55a1f3a49780 .functor OR 1, L_0x55a1f3a49600, L_0x55a1f3a49710, C4<0>, C4<0>;
v0x55a1f27d3d10_0 .net *"_s0", 0 0, L_0x55a1f3a47da0;  1 drivers
v0x55a1f27d3db0_0 .net *"_s10", 0 0, L_0x55a1f3a49710;  1 drivers
v0x55a1f27d50a0_0 .net *"_s4", 0 0, L_0x55a1f3a49430;  1 drivers
v0x55a1f27d5160_0 .net *"_s6", 0 0, L_0x55a1f3a49540;  1 drivers
v0x55a1f27c95e0_0 .net *"_s8", 0 0, L_0x55a1f3a49600;  1 drivers
v0x55a1f27d2070_0 .net "a", 0 0, L_0x55a1f3a49890;  1 drivers
v0x55a1f27d2130_0 .net "b", 0 0, L_0x55a1f3a49930;  1 drivers
v0x55a1f27d1c90_0 .net "ca", 0 0, L_0x55a1f3a49780;  1 drivers
v0x55a1f27d1d30_0 .net "cin", 0 0, L_0x55a1f3a49a60;  1 drivers
v0x55a1f27c91c0_0 .net "sum", 0 0, L_0x55a1f3a47790;  1 drivers
S_0x55a1f27cf120 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f27d6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a49b90 .functor XOR 1, L_0x55a1f3a4a030, L_0x55a1f3a4a160, C4<0>, C4<0>;
L_0x55a1f3a49c00 .functor XOR 1, L_0x55a1f3a49b90, L_0x55a1f3a4a290, C4<0>, C4<0>;
L_0x55a1f3a49c70 .functor AND 1, L_0x55a1f3a4a030, L_0x55a1f3a4a160, C4<1>, C4<1>;
L_0x55a1f3a49ce0 .functor AND 1, L_0x55a1f3a4a030, L_0x55a1f3a4a290, C4<1>, C4<1>;
L_0x55a1f3a49da0 .functor OR 1, L_0x55a1f3a49c70, L_0x55a1f3a49ce0, C4<0>, C4<0>;
L_0x55a1f3a49eb0 .functor AND 1, L_0x55a1f3a4a290, L_0x55a1f3a4a160, C4<1>, C4<1>;
L_0x55a1f3a49f20 .functor OR 1, L_0x55a1f3a49da0, L_0x55a1f3a49eb0, C4<0>, C4<0>;
v0x55a1f27ced40_0 .net *"_s0", 0 0, L_0x55a1f3a49b90;  1 drivers
v0x55a1f27cee20_0 .net *"_s10", 0 0, L_0x55a1f3a49eb0;  1 drivers
v0x55a1f27cc1d0_0 .net *"_s4", 0 0, L_0x55a1f3a49c70;  1 drivers
v0x55a1f27cc270_0 .net *"_s6", 0 0, L_0x55a1f3a49ce0;  1 drivers
v0x55a1f27cbdf0_0 .net *"_s8", 0 0, L_0x55a1f3a49da0;  1 drivers
v0x55a1f27c8e40_0 .net "a", 0 0, L_0x55a1f3a4a030;  1 drivers
v0x55a1f27c8f00_0 .net "b", 0 0, L_0x55a1f3a4a160;  1 drivers
v0x55a1f27d0170_0 .net "ca", 0 0, L_0x55a1f3a49f20;  1 drivers
v0x55a1f27d0210_0 .net "cin", 0 0, L_0x55a1f3a4a290;  1 drivers
v0x55a1f27d15a0_0 .net "sum", 0 0, L_0x55a1f3a49c00;  1 drivers
S_0x55a1f27cd220 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f27d6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4a400 .functor XOR 1, L_0x55a1f3a4a9d0, L_0x55a1f3a4ab00, C4<0>, C4<0>;
L_0x55a1f3a4a470 .functor XOR 1, L_0x55a1f3a4a400, L_0x55a1f3a4ac80, C4<0>, C4<0>;
L_0x55a1f3a4a530 .functor AND 1, L_0x55a1f3a4a9d0, L_0x55a1f3a4ab00, C4<1>, C4<1>;
L_0x55a1f3a4a640 .functor AND 1, L_0x55a1f3a4a9d0, L_0x55a1f3a4ac80, C4<1>, C4<1>;
L_0x55a1f3a4a700 .functor OR 1, L_0x55a1f3a4a530, L_0x55a1f3a4a640, C4<0>, C4<0>;
L_0x55a1f3a4a810 .functor AND 1, L_0x55a1f3a4ac80, L_0x55a1f3a4ab00, C4<1>, C4<1>;
L_0x55a1f3a4a8c0 .functor OR 1, L_0x55a1f3a4a700, L_0x55a1f3a4a810, C4<0>, C4<0>;
v0x55a1f27ce650_0 .net *"_s0", 0 0, L_0x55a1f3a4a400;  1 drivers
v0x55a1f27ce710_0 .net *"_s10", 0 0, L_0x55a1f3a4a810;  1 drivers
v0x55a1f27ca2d0_0 .net *"_s4", 0 0, L_0x55a1f3a4a530;  1 drivers
v0x55a1f27ca390_0 .net *"_s6", 0 0, L_0x55a1f3a4a640;  1 drivers
v0x55a1f27cb700_0 .net *"_s8", 0 0, L_0x55a1f3a4a700;  1 drivers
v0x55a1f27c73c0_0 .net "a", 0 0, L_0x55a1f3a4a9d0;  1 drivers
v0x55a1f27c7480_0 .net "b", 0 0, L_0x55a1f3a4ab00;  1 drivers
v0x55a1f27c8750_0 .net "ca", 0 0, L_0x55a1f3a4a8c0;  1 drivers
v0x55a1f27c87f0_0 .net "cin", 0 0, L_0x55a1f3a4ac80;  1 drivers
v0x55a1f27bcc90_0 .net "sum", 0 0, L_0x55a1f3a4a470;  1 drivers
S_0x55a1f27c5720 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f27d6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4adb0 .functor XOR 1, L_0x55a1f3a4b250, L_0x55a1f3a4b470, C4<0>, C4<0>;
L_0x55a1f3a4ae20 .functor XOR 1, L_0x55a1f3a4adb0, L_0x55a1f3a4b630, C4<0>, C4<0>;
L_0x55a1f3a4ae90 .functor AND 1, L_0x55a1f3a4b250, L_0x55a1f3a4b470, C4<1>, C4<1>;
L_0x55a1f3a4af00 .functor AND 1, L_0x55a1f3a4b250, L_0x55a1f3a4b630, C4<1>, C4<1>;
L_0x55a1f3a4afc0 .functor OR 1, L_0x55a1f3a4ae90, L_0x55a1f3a4af00, C4<0>, C4<0>;
L_0x55a1f3a4b0d0 .functor AND 1, L_0x55a1f3a4b630, L_0x55a1f3a4b470, C4<1>, C4<1>;
L_0x55a1f3a4b140 .functor OR 1, L_0x55a1f3a4afc0, L_0x55a1f3a4b0d0, C4<0>, C4<0>;
v0x55a1f27c5340_0 .net *"_s0", 0 0, L_0x55a1f3a4adb0;  1 drivers
v0x55a1f27c5420_0 .net *"_s10", 0 0, L_0x55a1f3a4b0d0;  1 drivers
v0x55a1f27bc870_0 .net *"_s4", 0 0, L_0x55a1f3a4ae90;  1 drivers
v0x55a1f27bc910_0 .net *"_s6", 0 0, L_0x55a1f3a4af00;  1 drivers
v0x55a1f27c27d0_0 .net *"_s8", 0 0, L_0x55a1f3a4afc0;  1 drivers
v0x55a1f27c23f0_0 .net "a", 0 0, L_0x55a1f3a4b250;  1 drivers
v0x55a1f27c24b0_0 .net "b", 0 0, L_0x55a1f3a4b470;  1 drivers
v0x55a1f27bf880_0 .net "ca", 0 0, L_0x55a1f3a4b140;  1 drivers
v0x55a1f27bf920_0 .net "cin", 0 0, L_0x55a1f3a4b630;  1 drivers
v0x55a1f27bf4a0_0 .net "sum", 0 0, L_0x55a1f3a4ae20;  1 drivers
S_0x55a1f27c08d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f27dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27a1ad0_0 .net "a", 3 0, L_0x55a1f3a4e400;  1 drivers
v0x55a1f27a1bd0_0 .net "b", 3 0, L_0x55a1f3a4e4f0;  1 drivers
v0x55a1f27a7a30_0 .net "ca", 3 0, L_0x55a1f3a4e290;  1 drivers
v0x55a1f27a7b20_0 .net "cin", 3 0, L_0x55a1f3a4e5e0;  1 drivers
v0x55a1f27a7650_0 .net "sum", 3 0, L_0x55a1f3a4e1f0;  1 drivers
L_0x55a1f3a4c1b0 .part L_0x55a1f3a4e400, 0, 1;
L_0x55a1f3a4c2e0 .part L_0x55a1f3a4e4f0, 0, 1;
L_0x55a1f3a4c410 .part L_0x55a1f3a4e5e0, 0, 1;
L_0x55a1f3a4ca20 .part L_0x55a1f3a4e400, 1, 1;
L_0x55a1f3a4cb50 .part L_0x55a1f3a4e4f0, 1, 1;
L_0x55a1f3a4cc80 .part L_0x55a1f3a4e5e0, 1, 1;
L_0x55a1f3a4d3c0 .part L_0x55a1f3a4e400, 2, 1;
L_0x55a1f3a4d4f0 .part L_0x55a1f3a4e4f0, 2, 1;
L_0x55a1f3a4d670 .part L_0x55a1f3a4e5e0, 2, 1;
L_0x55a1f3a4dc40 .part L_0x55a1f3a4e400, 3, 1;
L_0x55a1f3a4de00 .part L_0x55a1f3a4e4f0, 3, 1;
L_0x55a1f3a4dfc0 .part L_0x55a1f3a4e5e0, 3, 1;
L_0x55a1f3a4e1f0 .concat8 [ 1 1 1 1], L_0x55a1f3a4bc50, L_0x55a1f3a4c5b0, L_0x55a1f3a4ce60, L_0x55a1f3a4d810;
L_0x55a1f3a4e290 .concat8 [ 1 1 1 1], L_0x55a1f3a4c0a0, L_0x55a1f3a4c910, L_0x55a1f3a4d2b0, L_0x55a1f3a4db30;
S_0x55a1f27c1d00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f27c08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4b7f0 .functor XOR 1, L_0x55a1f3a4c1b0, L_0x55a1f3a4c2e0, C4<0>, C4<0>;
L_0x55a1f3a4bc50 .functor XOR 1, L_0x55a1f3a4b7f0, L_0x55a1f3a4c410, C4<0>, C4<0>;
L_0x55a1f3a4bd10 .functor AND 1, L_0x55a1f3a4c1b0, L_0x55a1f3a4c2e0, C4<1>, C4<1>;
L_0x55a1f3a4be20 .functor AND 1, L_0x55a1f3a4c1b0, L_0x55a1f3a4c410, C4<1>, C4<1>;
L_0x55a1f3a4bee0 .functor OR 1, L_0x55a1f3a4bd10, L_0x55a1f3a4be20, C4<0>, C4<0>;
L_0x55a1f3a4bff0 .functor AND 1, L_0x55a1f3a4c410, L_0x55a1f3a4c2e0, C4<1>, C4<1>;
L_0x55a1f3a4c0a0 .functor OR 1, L_0x55a1f3a4bee0, L_0x55a1f3a4bff0, C4<0>, C4<0>;
v0x55a1f27bd980_0 .net *"_s0", 0 0, L_0x55a1f3a4b7f0;  1 drivers
v0x55a1f27bda20_0 .net *"_s10", 0 0, L_0x55a1f3a4bff0;  1 drivers
v0x55a1f27bedb0_0 .net *"_s4", 0 0, L_0x55a1f3a4bd10;  1 drivers
v0x55a1f27bee80_0 .net *"_s6", 0 0, L_0x55a1f3a4be20;  1 drivers
v0x55a1f27baa70_0 .net *"_s8", 0 0, L_0x55a1f3a4bee0;  1 drivers
v0x55a1f27bbe00_0 .net "a", 0 0, L_0x55a1f3a4c1b0;  1 drivers
v0x55a1f27bbec0_0 .net "b", 0 0, L_0x55a1f3a4c2e0;  1 drivers
v0x55a1f27b0250_0 .net "ca", 0 0, L_0x55a1f3a4c0a0;  1 drivers
v0x55a1f27b02f0_0 .net "cin", 0 0, L_0x55a1f3a4c410;  1 drivers
v0x55a1f27b8ce0_0 .net "sum", 0 0, L_0x55a1f3a4bc50;  1 drivers
S_0x55a1f27b8900 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f27c08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4c540 .functor XOR 1, L_0x55a1f3a4ca20, L_0x55a1f3a4cb50, C4<0>, C4<0>;
L_0x55a1f3a4c5b0 .functor XOR 1, L_0x55a1f3a4c540, L_0x55a1f3a4cc80, C4<0>, C4<0>;
L_0x55a1f3a4c620 .functor AND 1, L_0x55a1f3a4ca20, L_0x55a1f3a4cb50, C4<1>, C4<1>;
L_0x55a1f3a4c690 .functor AND 1, L_0x55a1f3a4ca20, L_0x55a1f3a4cc80, C4<1>, C4<1>;
L_0x55a1f3a4c750 .functor OR 1, L_0x55a1f3a4c620, L_0x55a1f3a4c690, C4<0>, C4<0>;
L_0x55a1f3a4c860 .functor AND 1, L_0x55a1f3a4cc80, L_0x55a1f3a4cb50, C4<1>, C4<1>;
L_0x55a1f3a4c910 .functor OR 1, L_0x55a1f3a4c750, L_0x55a1f3a4c860, C4<0>, C4<0>;
v0x55a1f27afe30_0 .net *"_s0", 0 0, L_0x55a1f3a4c540;  1 drivers
v0x55a1f27aff10_0 .net *"_s10", 0 0, L_0x55a1f3a4c860;  1 drivers
v0x55a1f27b5d90_0 .net *"_s4", 0 0, L_0x55a1f3a4c620;  1 drivers
v0x55a1f27b5e60_0 .net *"_s6", 0 0, L_0x55a1f3a4c690;  1 drivers
v0x55a1f27b59b0_0 .net *"_s8", 0 0, L_0x55a1f3a4c750;  1 drivers
v0x55a1f27b2e40_0 .net "a", 0 0, L_0x55a1f3a4ca20;  1 drivers
v0x55a1f27b2f00_0 .net "b", 0 0, L_0x55a1f3a4cb50;  1 drivers
v0x55a1f27b2a60_0 .net "ca", 0 0, L_0x55a1f3a4c910;  1 drivers
v0x55a1f27b2b00_0 .net "cin", 0 0, L_0x55a1f3a4cc80;  1 drivers
v0x55a1f27afab0_0 .net "sum", 0 0, L_0x55a1f3a4c5b0;  1 drivers
S_0x55a1f27b6de0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f27c08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4cdf0 .functor XOR 1, L_0x55a1f3a4d3c0, L_0x55a1f3a4d4f0, C4<0>, C4<0>;
L_0x55a1f3a4ce60 .functor XOR 1, L_0x55a1f3a4cdf0, L_0x55a1f3a4d670, C4<0>, C4<0>;
L_0x55a1f3a4cf20 .functor AND 1, L_0x55a1f3a4d3c0, L_0x55a1f3a4d4f0, C4<1>, C4<1>;
L_0x55a1f3a4d030 .functor AND 1, L_0x55a1f3a4d3c0, L_0x55a1f3a4d670, C4<1>, C4<1>;
L_0x55a1f3a4d0f0 .functor OR 1, L_0x55a1f3a4cf20, L_0x55a1f3a4d030, C4<0>, C4<0>;
L_0x55a1f3a4d200 .functor AND 1, L_0x55a1f3a4d670, L_0x55a1f3a4d4f0, C4<1>, C4<1>;
L_0x55a1f3a4d2b0 .functor OR 1, L_0x55a1f3a4d0f0, L_0x55a1f3a4d200, C4<0>, C4<0>;
v0x55a1f27b8210_0 .net *"_s0", 0 0, L_0x55a1f3a4cdf0;  1 drivers
v0x55a1f27b82d0_0 .net *"_s10", 0 0, L_0x55a1f3a4d200;  1 drivers
v0x55a1f27b3e90_0 .net *"_s4", 0 0, L_0x55a1f3a4cf20;  1 drivers
v0x55a1f27b3f80_0 .net *"_s6", 0 0, L_0x55a1f3a4d030;  1 drivers
v0x55a1f27b52c0_0 .net *"_s8", 0 0, L_0x55a1f3a4d0f0;  1 drivers
v0x55a1f27b0f40_0 .net "a", 0 0, L_0x55a1f3a4d3c0;  1 drivers
v0x55a1f27b1000_0 .net "b", 0 0, L_0x55a1f3a4d4f0;  1 drivers
v0x55a1f27b2370_0 .net "ca", 0 0, L_0x55a1f3a4d2b0;  1 drivers
v0x55a1f27b2410_0 .net "cin", 0 0, L_0x55a1f3a4d670;  1 drivers
v0x55a1f27adf90_0 .net "sum", 0 0, L_0x55a1f3a4ce60;  1 drivers
S_0x55a1f27af3c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f27c08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4d7a0 .functor XOR 1, L_0x55a1f3a4dc40, L_0x55a1f3a4de00, C4<0>, C4<0>;
L_0x55a1f3a4d810 .functor XOR 1, L_0x55a1f3a4d7a0, L_0x55a1f3a4dfc0, C4<0>, C4<0>;
L_0x55a1f3a4d880 .functor AND 1, L_0x55a1f3a4dc40, L_0x55a1f3a4de00, C4<1>, C4<1>;
L_0x55a1f3a4d8f0 .functor AND 1, L_0x55a1f3a4dc40, L_0x55a1f3a4dfc0, C4<1>, C4<1>;
L_0x55a1f3a4d9b0 .functor OR 1, L_0x55a1f3a4d880, L_0x55a1f3a4d8f0, C4<0>, C4<0>;
L_0x55a1f3a4dac0 .functor AND 1, L_0x55a1f3a4dfc0, L_0x55a1f3a4de00, C4<1>, C4<1>;
L_0x55a1f3a4db30 .functor OR 1, L_0x55a1f3a4d9b0, L_0x55a1f3a4dac0, C4<0>, C4<0>;
v0x55a1f27ac830_0 .net *"_s0", 0 0, L_0x55a1f3a4d7a0;  1 drivers
v0x55a1f27ac910_0 .net *"_s10", 0 0, L_0x55a1f3a4dac0;  1 drivers
v0x55a1f279f370_0 .net *"_s4", 0 0, L_0x55a1f3a4d880;  1 drivers
v0x55a1f279f440_0 .net *"_s6", 0 0, L_0x55a1f3a4d8f0;  1 drivers
v0x55a1f2792a20_0 .net *"_s8", 0 0, L_0x55a1f3a4d9b0;  1 drivers
v0x55a1f27a1ef0_0 .net "a", 0 0, L_0x55a1f3a4dc40;  1 drivers
v0x55a1f27a1fb0_0 .net "b", 0 0, L_0x55a1f3a4de00;  1 drivers
v0x55a1f27aa980_0 .net "ca", 0 0, L_0x55a1f3a4db30;  1 drivers
v0x55a1f27aaa20_0 .net "cin", 0 0, L_0x55a1f3a4dfc0;  1 drivers
v0x55a1f27aa5a0_0 .net "sum", 0 0, L_0x55a1f3a4d810;  1 drivers
S_0x55a1f27a4ae0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f27dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2788c50_0 .net "a", 3 0, L_0x55a1f3a50ec0;  1 drivers
v0x55a1f2788d50_0 .net "b", 3 0, L_0x55a1f3a50f60;  1 drivers
v0x55a1f27916e0_0 .net "ca", 3 0, L_0x55a1f3a50d50;  1 drivers
v0x55a1f27917a0_0 .net "cin", 3 0, L_0x55a1f3a51050;  1 drivers
v0x55a1f2791300_0 .net "sum", 3 0, L_0x55a1f3a50cb0;  1 drivers
L_0x55a1f3a4ec70 .part L_0x55a1f3a50ec0, 0, 1;
L_0x55a1f3a4eda0 .part L_0x55a1f3a50f60, 0, 1;
L_0x55a1f3a4eed0 .part L_0x55a1f3a51050, 0, 1;
L_0x55a1f3a4f4e0 .part L_0x55a1f3a50ec0, 1, 1;
L_0x55a1f3a4f610 .part L_0x55a1f3a50f60, 1, 1;
L_0x55a1f3a4f740 .part L_0x55a1f3a51050, 1, 1;
L_0x55a1f3a4fe80 .part L_0x55a1f3a50ec0, 2, 1;
L_0x55a1f3a4ffb0 .part L_0x55a1f3a50f60, 2, 1;
L_0x55a1f3a50130 .part L_0x55a1f3a51050, 2, 1;
L_0x55a1f3a50700 .part L_0x55a1f3a50ec0, 3, 1;
L_0x55a1f3a508c0 .part L_0x55a1f3a50f60, 3, 1;
L_0x55a1f3a50a80 .part L_0x55a1f3a51050, 3, 1;
L_0x55a1f3a50cb0 .concat8 [ 1 1 1 1], L_0x55a1f3a4e710, L_0x55a1f3a4f070, L_0x55a1f3a4f920, L_0x55a1f3a502d0;
L_0x55a1f3a50d50 .concat8 [ 1 1 1 1], L_0x55a1f3a4eb60, L_0x55a1f3a4f3d0, L_0x55a1f3a4fd70, L_0x55a1f3a505f0;
S_0x55a1f27a4700 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f27a4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4e180 .functor XOR 1, L_0x55a1f3a4ec70, L_0x55a1f3a4eda0, C4<0>, C4<0>;
L_0x55a1f3a4e710 .functor XOR 1, L_0x55a1f3a4e180, L_0x55a1f3a4eed0, C4<0>, C4<0>;
L_0x55a1f3a4e7d0 .functor AND 1, L_0x55a1f3a4ec70, L_0x55a1f3a4eda0, C4<1>, C4<1>;
L_0x55a1f3a4e8e0 .functor AND 1, L_0x55a1f3a4ec70, L_0x55a1f3a4eed0, C4<1>, C4<1>;
L_0x55a1f3a4e9a0 .functor OR 1, L_0x55a1f3a4e7d0, L_0x55a1f3a4e8e0, C4<0>, C4<0>;
L_0x55a1f3a4eab0 .functor AND 1, L_0x55a1f3a4eed0, L_0x55a1f3a4eda0, C4<1>, C4<1>;
L_0x55a1f3a4eb60 .functor OR 1, L_0x55a1f3a4e9a0, L_0x55a1f3a4eab0, C4<0>, C4<0>;
v0x55a1f27a1750_0 .net *"_s0", 0 0, L_0x55a1f3a4e180;  1 drivers
v0x55a1f27a17f0_0 .net *"_s10", 0 0, L_0x55a1f3a4eab0;  1 drivers
v0x55a1f27a8a80_0 .net *"_s4", 0 0, L_0x55a1f3a4e7d0;  1 drivers
v0x55a1f27a8b70_0 .net *"_s6", 0 0, L_0x55a1f3a4e8e0;  1 drivers
v0x55a1f27a9eb0_0 .net *"_s8", 0 0, L_0x55a1f3a4e9a0;  1 drivers
v0x55a1f27a5b30_0 .net "a", 0 0, L_0x55a1f3a4ec70;  1 drivers
v0x55a1f27a5bf0_0 .net "b", 0 0, L_0x55a1f3a4eda0;  1 drivers
v0x55a1f27a6f60_0 .net "ca", 0 0, L_0x55a1f3a4eb60;  1 drivers
v0x55a1f27a7000_0 .net "cin", 0 0, L_0x55a1f3a4eed0;  1 drivers
v0x55a1f27a2be0_0 .net "sum", 0 0, L_0x55a1f3a4e710;  1 drivers
S_0x55a1f27a4010 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f27a4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4f000 .functor XOR 1, L_0x55a1f3a4f4e0, L_0x55a1f3a4f610, C4<0>, C4<0>;
L_0x55a1f3a4f070 .functor XOR 1, L_0x55a1f3a4f000, L_0x55a1f3a4f740, C4<0>, C4<0>;
L_0x55a1f3a4f0e0 .functor AND 1, L_0x55a1f3a4f4e0, L_0x55a1f3a4f610, C4<1>, C4<1>;
L_0x55a1f3a4f150 .functor AND 1, L_0x55a1f3a4f4e0, L_0x55a1f3a4f740, C4<1>, C4<1>;
L_0x55a1f3a4f210 .functor OR 1, L_0x55a1f3a4f0e0, L_0x55a1f3a4f150, C4<0>, C4<0>;
L_0x55a1f3a4f320 .functor AND 1, L_0x55a1f3a4f740, L_0x55a1f3a4f610, C4<1>, C4<1>;
L_0x55a1f3a4f3d0 .functor OR 1, L_0x55a1f3a4f210, L_0x55a1f3a4f320, C4<0>, C4<0>;
v0x55a1f279fcd0_0 .net *"_s0", 0 0, L_0x55a1f3a4f000;  1 drivers
v0x55a1f279fdb0_0 .net *"_s10", 0 0, L_0x55a1f3a4f320;  1 drivers
v0x55a1f27a1060_0 .net *"_s4", 0 0, L_0x55a1f3a4f0e0;  1 drivers
v0x55a1f27a1130_0 .net *"_s6", 0 0, L_0x55a1f3a4f150;  1 drivers
v0x55a1f27955a0_0 .net *"_s8", 0 0, L_0x55a1f3a4f210;  1 drivers
v0x55a1f279e030_0 .net "a", 0 0, L_0x55a1f3a4f4e0;  1 drivers
v0x55a1f279e0f0_0 .net "b", 0 0, L_0x55a1f3a4f610;  1 drivers
v0x55a1f279dc50_0 .net "ca", 0 0, L_0x55a1f3a4f3d0;  1 drivers
v0x55a1f279dcf0_0 .net "cin", 0 0, L_0x55a1f3a4f740;  1 drivers
v0x55a1f2795180_0 .net "sum", 0 0, L_0x55a1f3a4f070;  1 drivers
S_0x55a1f279b0e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f27a4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a4f8b0 .functor XOR 1, L_0x55a1f3a4fe80, L_0x55a1f3a4ffb0, C4<0>, C4<0>;
L_0x55a1f3a4f920 .functor XOR 1, L_0x55a1f3a4f8b0, L_0x55a1f3a50130, C4<0>, C4<0>;
L_0x55a1f3a4f9e0 .functor AND 1, L_0x55a1f3a4fe80, L_0x55a1f3a4ffb0, C4<1>, C4<1>;
L_0x55a1f3a4faf0 .functor AND 1, L_0x55a1f3a4fe80, L_0x55a1f3a50130, C4<1>, C4<1>;
L_0x55a1f3a4fbb0 .functor OR 1, L_0x55a1f3a4f9e0, L_0x55a1f3a4faf0, C4<0>, C4<0>;
L_0x55a1f3a4fcc0 .functor AND 1, L_0x55a1f3a50130, L_0x55a1f3a4ffb0, C4<1>, C4<1>;
L_0x55a1f3a4fd70 .functor OR 1, L_0x55a1f3a4fbb0, L_0x55a1f3a4fcc0, C4<0>, C4<0>;
v0x55a1f279ad00_0 .net *"_s0", 0 0, L_0x55a1f3a4f8b0;  1 drivers
v0x55a1f279adc0_0 .net *"_s10", 0 0, L_0x55a1f3a4fcc0;  1 drivers
v0x55a1f2798190_0 .net *"_s4", 0 0, L_0x55a1f3a4f9e0;  1 drivers
v0x55a1f2798280_0 .net *"_s6", 0 0, L_0x55a1f3a4faf0;  1 drivers
v0x55a1f2797db0_0 .net *"_s8", 0 0, L_0x55a1f3a4fbb0;  1 drivers
v0x55a1f2794e00_0 .net "a", 0 0, L_0x55a1f3a4fe80;  1 drivers
v0x55a1f2794ec0_0 .net "b", 0 0, L_0x55a1f3a4ffb0;  1 drivers
v0x55a1f279c130_0 .net "ca", 0 0, L_0x55a1f3a4fd70;  1 drivers
v0x55a1f279c1d0_0 .net "cin", 0 0, L_0x55a1f3a50130;  1 drivers
v0x55a1f279d560_0 .net "sum", 0 0, L_0x55a1f3a4f920;  1 drivers
S_0x55a1f27991e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f27a4ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a50260 .functor XOR 1, L_0x55a1f3a50700, L_0x55a1f3a508c0, C4<0>, C4<0>;
L_0x55a1f3a502d0 .functor XOR 1, L_0x55a1f3a50260, L_0x55a1f3a50a80, C4<0>, C4<0>;
L_0x55a1f3a50340 .functor AND 1, L_0x55a1f3a50700, L_0x55a1f3a508c0, C4<1>, C4<1>;
L_0x55a1f3a503b0 .functor AND 1, L_0x55a1f3a50700, L_0x55a1f3a50a80, C4<1>, C4<1>;
L_0x55a1f3a50470 .functor OR 1, L_0x55a1f3a50340, L_0x55a1f3a503b0, C4<0>, C4<0>;
L_0x55a1f3a50580 .functor AND 1, L_0x55a1f3a50a80, L_0x55a1f3a508c0, C4<1>, C4<1>;
L_0x55a1f3a505f0 .functor OR 1, L_0x55a1f3a50470, L_0x55a1f3a50580, C4<0>, C4<0>;
v0x55a1f279a610_0 .net *"_s0", 0 0, L_0x55a1f3a50260;  1 drivers
v0x55a1f279a6f0_0 .net *"_s10", 0 0, L_0x55a1f3a50580;  1 drivers
v0x55a1f2796290_0 .net *"_s4", 0 0, L_0x55a1f3a50340;  1 drivers
v0x55a1f2796360_0 .net *"_s6", 0 0, L_0x55a1f3a503b0;  1 drivers
v0x55a1f27976c0_0 .net *"_s8", 0 0, L_0x55a1f3a50470;  1 drivers
v0x55a1f27977a0_0 .net "a", 0 0, L_0x55a1f3a50700;  1 drivers
v0x55a1f2793380_0 .net "b", 0 0, L_0x55a1f3a508c0;  1 drivers
v0x55a1f2793440_0 .net "ca", 0 0, L_0x55a1f3a505f0;  1 drivers
v0x55a1f2794710_0 .net "cin", 0 0, L_0x55a1f3a50a80;  1 drivers
v0x55a1f27947b0_0 .net "sum", 0 0, L_0x55a1f3a502d0;  1 drivers
S_0x55a1f2788830 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f27dafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2779ff0_0 .net "a", 3 0, L_0x55a1f3a53860;  1 drivers
v0x55a1f277a0f0_0 .net "b", 3 0, L_0x55a1f3a53990;  1 drivers
v0x55a1f277b380_0 .net "ca", 3 0, L_0x55a1f3a536f0;  1 drivers
v0x55a1f277b440_0 .net "cin", 3 0, L_0x55a1f3a53ac0;  1 drivers
v0x55a1f2778a80_0 .net "sum", 3 0, L_0x55a1f3a53650;  1 drivers
L_0x55a1f3a51610 .part L_0x55a1f3a53860, 0, 1;
L_0x55a1f3a51740 .part L_0x55a1f3a53990, 0, 1;
L_0x55a1f3a51870 .part L_0x55a1f3a53ac0, 0, 1;
L_0x55a1f3a51e80 .part L_0x55a1f3a53860, 1, 1;
L_0x55a1f3a51fb0 .part L_0x55a1f3a53990, 1, 1;
L_0x55a1f3a520e0 .part L_0x55a1f3a53ac0, 1, 1;
L_0x55a1f3a52820 .part L_0x55a1f3a53860, 2, 1;
L_0x55a1f3a52950 .part L_0x55a1f3a53990, 2, 1;
L_0x55a1f3a52ad0 .part L_0x55a1f3a53ac0, 2, 1;
L_0x55a1f3a530a0 .part L_0x55a1f3a53860, 3, 1;
L_0x55a1f3a53260 .part L_0x55a1f3a53990, 3, 1;
L_0x55a1f3a53420 .part L_0x55a1f3a53ac0, 3, 1;
L_0x55a1f3a53650 .concat8 [ 1 1 1 1], L_0x55a1f3a510f0, L_0x55a1f3a51a10, L_0x55a1f3a522c0, L_0x55a1f3a52c70;
L_0x55a1f3a536f0 .concat8 [ 1 1 1 1], L_0x55a1f3a51500, L_0x55a1f3a51d70, L_0x55a1f3a52710, L_0x55a1f3a52f90;
S_0x55a1f278e790 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2788830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a50c40 .functor XOR 1, L_0x55a1f3a51610, L_0x55a1f3a51740, C4<0>, C4<0>;
L_0x55a1f3a510f0 .functor XOR 1, L_0x55a1f3a50c40, L_0x55a1f3a51870, C4<0>, C4<0>;
L_0x55a1f3a511b0 .functor AND 1, L_0x55a1f3a51610, L_0x55a1f3a51740, C4<1>, C4<1>;
L_0x55a1f3a512c0 .functor AND 1, L_0x55a1f3a51610, L_0x55a1f3a51870, C4<1>, C4<1>;
L_0x55a1f3a51380 .functor OR 1, L_0x55a1f3a511b0, L_0x55a1f3a512c0, C4<0>, C4<0>;
L_0x55a1f3a51490 .functor AND 1, L_0x55a1f3a51870, L_0x55a1f3a51740, C4<1>, C4<1>;
L_0x55a1f3a51500 .functor OR 1, L_0x55a1f3a51380, L_0x55a1f3a51490, C4<0>, C4<0>;
v0x55a1f278e3b0_0 .net *"_s0", 0 0, L_0x55a1f3a50c40;  1 drivers
v0x55a1f278e450_0 .net *"_s10", 0 0, L_0x55a1f3a51490;  1 drivers
v0x55a1f278b840_0 .net *"_s4", 0 0, L_0x55a1f3a511b0;  1 drivers
v0x55a1f278b930_0 .net *"_s6", 0 0, L_0x55a1f3a512c0;  1 drivers
v0x55a1f278b460_0 .net *"_s8", 0 0, L_0x55a1f3a51380;  1 drivers
v0x55a1f27884b0_0 .net "a", 0 0, L_0x55a1f3a51610;  1 drivers
v0x55a1f2788570_0 .net "b", 0 0, L_0x55a1f3a51740;  1 drivers
v0x55a1f278f7e0_0 .net "ca", 0 0, L_0x55a1f3a51500;  1 drivers
v0x55a1f278f880_0 .net "cin", 0 0, L_0x55a1f3a51870;  1 drivers
v0x55a1f2790c10_0 .net "sum", 0 0, L_0x55a1f3a510f0;  1 drivers
S_0x55a1f278c890 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2788830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a519a0 .functor XOR 1, L_0x55a1f3a51e80, L_0x55a1f3a51fb0, C4<0>, C4<0>;
L_0x55a1f3a51a10 .functor XOR 1, L_0x55a1f3a519a0, L_0x55a1f3a520e0, C4<0>, C4<0>;
L_0x55a1f3a51a80 .functor AND 1, L_0x55a1f3a51e80, L_0x55a1f3a51fb0, C4<1>, C4<1>;
L_0x55a1f3a51af0 .functor AND 1, L_0x55a1f3a51e80, L_0x55a1f3a520e0, C4<1>, C4<1>;
L_0x55a1f3a51bb0 .functor OR 1, L_0x55a1f3a51a80, L_0x55a1f3a51af0, C4<0>, C4<0>;
L_0x55a1f3a51cc0 .functor AND 1, L_0x55a1f3a520e0, L_0x55a1f3a51fb0, C4<1>, C4<1>;
L_0x55a1f3a51d70 .functor OR 1, L_0x55a1f3a51bb0, L_0x55a1f3a51cc0, C4<0>, C4<0>;
v0x55a1f278dcc0_0 .net *"_s0", 0 0, L_0x55a1f3a519a0;  1 drivers
v0x55a1f278dda0_0 .net *"_s10", 0 0, L_0x55a1f3a51cc0;  1 drivers
v0x55a1f2789940_0 .net *"_s4", 0 0, L_0x55a1f3a51a80;  1 drivers
v0x55a1f2789a10_0 .net *"_s6", 0 0, L_0x55a1f3a51af0;  1 drivers
v0x55a1f278ad70_0 .net *"_s8", 0 0, L_0x55a1f3a51bb0;  1 drivers
v0x55a1f278ae50_0 .net "a", 0 0, L_0x55a1f3a51e80;  1 drivers
v0x55a1f2786a30_0 .net "b", 0 0, L_0x55a1f3a51fb0;  1 drivers
v0x55a1f2786af0_0 .net "ca", 0 0, L_0x55a1f3a51d70;  1 drivers
v0x55a1f2787dc0_0 .net "cin", 0 0, L_0x55a1f3a520e0;  1 drivers
v0x55a1f277c210_0 .net "sum", 0 0, L_0x55a1f3a51a10;  1 drivers
S_0x55a1f2784ca0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2788830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a52250 .functor XOR 1, L_0x55a1f3a52820, L_0x55a1f3a52950, C4<0>, C4<0>;
L_0x55a1f3a522c0 .functor XOR 1, L_0x55a1f3a52250, L_0x55a1f3a52ad0, C4<0>, C4<0>;
L_0x55a1f3a52380 .functor AND 1, L_0x55a1f3a52820, L_0x55a1f3a52950, C4<1>, C4<1>;
L_0x55a1f3a52490 .functor AND 1, L_0x55a1f3a52820, L_0x55a1f3a52ad0, C4<1>, C4<1>;
L_0x55a1f3a52550 .functor OR 1, L_0x55a1f3a52380, L_0x55a1f3a52490, C4<0>, C4<0>;
L_0x55a1f3a52660 .functor AND 1, L_0x55a1f3a52ad0, L_0x55a1f3a52950, C4<1>, C4<1>;
L_0x55a1f3a52710 .functor OR 1, L_0x55a1f3a52550, L_0x55a1f3a52660, C4<0>, C4<0>;
v0x55a1f27848c0_0 .net *"_s0", 0 0, L_0x55a1f3a52250;  1 drivers
v0x55a1f2784980_0 .net *"_s10", 0 0, L_0x55a1f3a52660;  1 drivers
v0x55a1f277bdf0_0 .net *"_s4", 0 0, L_0x55a1f3a52380;  1 drivers
v0x55a1f277bee0_0 .net *"_s6", 0 0, L_0x55a1f3a52490;  1 drivers
v0x55a1f2781d50_0 .net *"_s8", 0 0, L_0x55a1f3a52550;  1 drivers
v0x55a1f2781970_0 .net "a", 0 0, L_0x55a1f3a52820;  1 drivers
v0x55a1f2781a30_0 .net "b", 0 0, L_0x55a1f3a52950;  1 drivers
v0x55a1f277ee00_0 .net "ca", 0 0, L_0x55a1f3a52710;  1 drivers
v0x55a1f277eea0_0 .net "cin", 0 0, L_0x55a1f3a52ad0;  1 drivers
v0x55a1f277ead0_0 .net "sum", 0 0, L_0x55a1f3a522c0;  1 drivers
S_0x55a1f277ba70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2788830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a52c00 .functor XOR 1, L_0x55a1f3a530a0, L_0x55a1f3a53260, C4<0>, C4<0>;
L_0x55a1f3a52c70 .functor XOR 1, L_0x55a1f3a52c00, L_0x55a1f3a53420, C4<0>, C4<0>;
L_0x55a1f3a52ce0 .functor AND 1, L_0x55a1f3a530a0, L_0x55a1f3a53260, C4<1>, C4<1>;
L_0x55a1f3a52d50 .functor AND 1, L_0x55a1f3a530a0, L_0x55a1f3a53420, C4<1>, C4<1>;
L_0x55a1f3a52e10 .functor OR 1, L_0x55a1f3a52ce0, L_0x55a1f3a52d50, C4<0>, C4<0>;
L_0x55a1f3a52f20 .functor AND 1, L_0x55a1f3a53420, L_0x55a1f3a53260, C4<1>, C4<1>;
L_0x55a1f3a52f90 .functor OR 1, L_0x55a1f3a52e10, L_0x55a1f3a52f20, C4<0>, C4<0>;
v0x55a1f2782da0_0 .net *"_s0", 0 0, L_0x55a1f3a52c00;  1 drivers
v0x55a1f2782e80_0 .net *"_s10", 0 0, L_0x55a1f3a52f20;  1 drivers
v0x55a1f27841d0_0 .net *"_s4", 0 0, L_0x55a1f3a52ce0;  1 drivers
v0x55a1f2784290_0 .net *"_s6", 0 0, L_0x55a1f3a52d50;  1 drivers
v0x55a1f277fe50_0 .net *"_s8", 0 0, L_0x55a1f3a52e10;  1 drivers
v0x55a1f2781280_0 .net "a", 0 0, L_0x55a1f3a530a0;  1 drivers
v0x55a1f2781340_0 .net "b", 0 0, L_0x55a1f3a53260;  1 drivers
v0x55a1f277cf00_0 .net "ca", 0 0, L_0x55a1f3a52f90;  1 drivers
v0x55a1f277cfa0_0 .net "cin", 0 0, L_0x55a1f3a53420;  1 drivers
v0x55a1f277e3e0_0 .net "sum", 0 0, L_0x55a1f3a52c70;  1 drivers
S_0x55a1f2777740 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f27d9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f27185d0_0 .net "a", 15 0, L_0x55a1f3a5ed70;  1 drivers
v0x55a1f27186b0_0 .net "b", 15 0, L_0x55a1f3a5ee60;  1 drivers
v0x55a1f2719a00_0 .net "ca", 15 0, L_0x55a1f3a5eb10;  1 drivers
v0x55a1f2719ac0_0 .net "cin", 15 0, L_0x55a1f3a5ef50;  1 drivers
v0x55a1f2715680_0 .net "sum", 15 0, L_0x55a1f3a5ea70;  1 drivers
L_0x55a1f3a56880 .part L_0x55a1f3a5ed70, 0, 4;
L_0x55a1f3a56920 .part L_0x55a1f3a5ee60, 0, 4;
L_0x55a1f3a569c0 .part L_0x55a1f3a5ef50, 0, 4;
L_0x55a1f3a59210 .part L_0x55a1f3a5ed70, 4, 4;
L_0x55a1f3a59300 .part L_0x55a1f3a5ee60, 4, 4;
L_0x55a1f3a593f0 .part L_0x55a1f3a5ef50, 4, 4;
L_0x55a1f3a5bcd0 .part L_0x55a1f3a5ed70, 8, 4;
L_0x55a1f3a5bd70 .part L_0x55a1f3a5ee60, 8, 4;
L_0x55a1f3a5be60 .part L_0x55a1f3a5ef50, 8, 4;
L_0x55a1f3a5e670 .part L_0x55a1f3a5ed70, 12, 4;
L_0x55a1f3a5e7a0 .part L_0x55a1f3a5ee60, 12, 4;
L_0x55a1f3a5e8d0 .part L_0x55a1f3a5ef50, 12, 4;
L_0x55a1f3a5ea70 .concat8 [ 4 4 4 4], L_0x55a1f3a56670, L_0x55a1f3a59000, L_0x55a1f3a5bac0, L_0x55a1f3a5e460;
L_0x55a1f3a5eb10 .concat8 [ 4 4 4 4], L_0x55a1f3a56710, L_0x55a1f3a590a0, L_0x55a1f3a5bb60, L_0x55a1f3a5e500;
S_0x55a1f2777360 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2777740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2764480_0 .net "a", 3 0, L_0x55a1f3a56880;  1 drivers
v0x55a1f2764580_0 .net "b", 3 0, L_0x55a1f3a56920;  1 drivers
v0x55a1f2760140_0 .net "ca", 3 0, L_0x55a1f3a56710;  1 drivers
v0x55a1f2760200_0 .net "cin", 3 0, L_0x55a1f3a569c0;  1 drivers
v0x55a1f27614d0_0 .net "sum", 3 0, L_0x55a1f3a56670;  1 drivers
L_0x55a1f3a54630 .part L_0x55a1f3a56880, 0, 1;
L_0x55a1f3a54760 .part L_0x55a1f3a56920, 0, 1;
L_0x55a1f3a54890 .part L_0x55a1f3a569c0, 0, 1;
L_0x55a1f3a54ea0 .part L_0x55a1f3a56880, 1, 1;
L_0x55a1f3a54fd0 .part L_0x55a1f3a56920, 1, 1;
L_0x55a1f3a55100 .part L_0x55a1f3a569c0, 1, 1;
L_0x55a1f3a55840 .part L_0x55a1f3a56880, 2, 1;
L_0x55a1f3a55970 .part L_0x55a1f3a56920, 2, 1;
L_0x55a1f3a55af0 .part L_0x55a1f3a569c0, 2, 1;
L_0x55a1f3a560c0 .part L_0x55a1f3a56880, 3, 1;
L_0x55a1f3a56280 .part L_0x55a1f3a56920, 3, 1;
L_0x55a1f3a56440 .part L_0x55a1f3a569c0, 3, 1;
L_0x55a1f3a56670 .concat8 [ 1 1 1 1], L_0x55a1f3a535e0, L_0x55a1f3a54a30, L_0x55a1f3a552e0, L_0x55a1f3a55c90;
L_0x55a1f3a56710 .concat8 [ 1 1 1 1], L_0x55a1f3a54520, L_0x55a1f3a54d90, L_0x55a1f3a55730, L_0x55a1f3a55fb0;
S_0x55a1f276e890 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2777360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a53bf0 .functor XOR 1, L_0x55a1f3a54630, L_0x55a1f3a54760, C4<0>, C4<0>;
L_0x55a1f3a535e0 .functor XOR 1, L_0x55a1f3a53bf0, L_0x55a1f3a54890, C4<0>, C4<0>;
L_0x55a1f3a54190 .functor AND 1, L_0x55a1f3a54630, L_0x55a1f3a54760, C4<1>, C4<1>;
L_0x55a1f3a542a0 .functor AND 1, L_0x55a1f3a54630, L_0x55a1f3a54890, C4<1>, C4<1>;
L_0x55a1f3a54360 .functor OR 1, L_0x55a1f3a54190, L_0x55a1f3a542a0, C4<0>, C4<0>;
L_0x55a1f3a54470 .functor AND 1, L_0x55a1f3a54890, L_0x55a1f3a54760, C4<1>, C4<1>;
L_0x55a1f3a54520 .functor OR 1, L_0x55a1f3a54360, L_0x55a1f3a54470, C4<0>, C4<0>;
v0x55a1f27747f0_0 .net *"_s0", 0 0, L_0x55a1f3a53bf0;  1 drivers
v0x55a1f2774890_0 .net *"_s10", 0 0, L_0x55a1f3a54470;  1 drivers
v0x55a1f2774410_0 .net *"_s4", 0 0, L_0x55a1f3a54190;  1 drivers
v0x55a1f2774500_0 .net *"_s6", 0 0, L_0x55a1f3a542a0;  1 drivers
v0x55a1f27718a0_0 .net *"_s8", 0 0, L_0x55a1f3a54360;  1 drivers
v0x55a1f27714c0_0 .net "a", 0 0, L_0x55a1f3a54630;  1 drivers
v0x55a1f2771580_0 .net "b", 0 0, L_0x55a1f3a54760;  1 drivers
v0x55a1f276e510_0 .net "ca", 0 0, L_0x55a1f3a54520;  1 drivers
v0x55a1f276e5b0_0 .net "cin", 0 0, L_0x55a1f3a54890;  1 drivers
v0x55a1f2775840_0 .net "sum", 0 0, L_0x55a1f3a535e0;  1 drivers
S_0x55a1f2776c70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2777360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a549c0 .functor XOR 1, L_0x55a1f3a54ea0, L_0x55a1f3a54fd0, C4<0>, C4<0>;
L_0x55a1f3a54a30 .functor XOR 1, L_0x55a1f3a549c0, L_0x55a1f3a55100, C4<0>, C4<0>;
L_0x55a1f3a54aa0 .functor AND 1, L_0x55a1f3a54ea0, L_0x55a1f3a54fd0, C4<1>, C4<1>;
L_0x55a1f3a54b10 .functor AND 1, L_0x55a1f3a54ea0, L_0x55a1f3a55100, C4<1>, C4<1>;
L_0x55a1f3a54bd0 .functor OR 1, L_0x55a1f3a54aa0, L_0x55a1f3a54b10, C4<0>, C4<0>;
L_0x55a1f3a54ce0 .functor AND 1, L_0x55a1f3a55100, L_0x55a1f3a54fd0, C4<1>, C4<1>;
L_0x55a1f3a54d90 .functor OR 1, L_0x55a1f3a54bd0, L_0x55a1f3a54ce0, C4<0>, C4<0>;
v0x55a1f27728f0_0 .net *"_s0", 0 0, L_0x55a1f3a549c0;  1 drivers
v0x55a1f27729d0_0 .net *"_s10", 0 0, L_0x55a1f3a54ce0;  1 drivers
v0x55a1f2773d20_0 .net *"_s4", 0 0, L_0x55a1f3a54aa0;  1 drivers
v0x55a1f2773df0_0 .net *"_s6", 0 0, L_0x55a1f3a54b10;  1 drivers
v0x55a1f276f9a0_0 .net *"_s8", 0 0, L_0x55a1f3a54bd0;  1 drivers
v0x55a1f276fa80_0 .net "a", 0 0, L_0x55a1f3a54ea0;  1 drivers
v0x55a1f2770dd0_0 .net "b", 0 0, L_0x55a1f3a54fd0;  1 drivers
v0x55a1f2770e90_0 .net "ca", 0 0, L_0x55a1f3a54d90;  1 drivers
v0x55a1f276ca90_0 .net "cin", 0 0, L_0x55a1f3a55100;  1 drivers
v0x55a1f276de20_0 .net "sum", 0 0, L_0x55a1f3a54a30;  1 drivers
S_0x55a1f2762360 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2777360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a55270 .functor XOR 1, L_0x55a1f3a55840, L_0x55a1f3a55970, C4<0>, C4<0>;
L_0x55a1f3a552e0 .functor XOR 1, L_0x55a1f3a55270, L_0x55a1f3a55af0, C4<0>, C4<0>;
L_0x55a1f3a553a0 .functor AND 1, L_0x55a1f3a55840, L_0x55a1f3a55970, C4<1>, C4<1>;
L_0x55a1f3a554b0 .functor AND 1, L_0x55a1f3a55840, L_0x55a1f3a55af0, C4<1>, C4<1>;
L_0x55a1f3a55570 .functor OR 1, L_0x55a1f3a553a0, L_0x55a1f3a554b0, C4<0>, C4<0>;
L_0x55a1f3a55680 .functor AND 1, L_0x55a1f3a55af0, L_0x55a1f3a55970, C4<1>, C4<1>;
L_0x55a1f3a55730 .functor OR 1, L_0x55a1f3a55570, L_0x55a1f3a55680, C4<0>, C4<0>;
v0x55a1f276adf0_0 .net *"_s0", 0 0, L_0x55a1f3a55270;  1 drivers
v0x55a1f276aeb0_0 .net *"_s10", 0 0, L_0x55a1f3a55680;  1 drivers
v0x55a1f276aa10_0 .net *"_s4", 0 0, L_0x55a1f3a553a0;  1 drivers
v0x55a1f276ab00_0 .net *"_s6", 0 0, L_0x55a1f3a554b0;  1 drivers
v0x55a1f2761f40_0 .net *"_s8", 0 0, L_0x55a1f3a55570;  1 drivers
v0x55a1f2767ea0_0 .net "a", 0 0, L_0x55a1f3a55840;  1 drivers
v0x55a1f2767f60_0 .net "b", 0 0, L_0x55a1f3a55970;  1 drivers
v0x55a1f2767ac0_0 .net "ca", 0 0, L_0x55a1f3a55730;  1 drivers
v0x55a1f2767b60_0 .net "cin", 0 0, L_0x55a1f3a55af0;  1 drivers
v0x55a1f2765000_0 .net "sum", 0 0, L_0x55a1f3a552e0;  1 drivers
S_0x55a1f2764b70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2777360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a55c20 .functor XOR 1, L_0x55a1f3a560c0, L_0x55a1f3a56280, C4<0>, C4<0>;
L_0x55a1f3a55c90 .functor XOR 1, L_0x55a1f3a55c20, L_0x55a1f3a56440, C4<0>, C4<0>;
L_0x55a1f3a55d00 .functor AND 1, L_0x55a1f3a560c0, L_0x55a1f3a56280, C4<1>, C4<1>;
L_0x55a1f3a55d70 .functor AND 1, L_0x55a1f3a560c0, L_0x55a1f3a56440, C4<1>, C4<1>;
L_0x55a1f3a55e30 .functor OR 1, L_0x55a1f3a55d00, L_0x55a1f3a55d70, C4<0>, C4<0>;
L_0x55a1f3a55f40 .functor AND 1, L_0x55a1f3a56440, L_0x55a1f3a56280, C4<1>, C4<1>;
L_0x55a1f3a55fb0 .functor OR 1, L_0x55a1f3a55e30, L_0x55a1f3a55f40, C4<0>, C4<0>;
v0x55a1f2761bc0_0 .net *"_s0", 0 0, L_0x55a1f3a55c20;  1 drivers
v0x55a1f2761ca0_0 .net *"_s10", 0 0, L_0x55a1f3a55f40;  1 drivers
v0x55a1f2768ef0_0 .net *"_s4", 0 0, L_0x55a1f3a55d00;  1 drivers
v0x55a1f2768fb0_0 .net *"_s6", 0 0, L_0x55a1f3a55d70;  1 drivers
v0x55a1f276a320_0 .net *"_s8", 0 0, L_0x55a1f3a55e30;  1 drivers
v0x55a1f2765fa0_0 .net "a", 0 0, L_0x55a1f3a560c0;  1 drivers
v0x55a1f2766060_0 .net "b", 0 0, L_0x55a1f3a56280;  1 drivers
v0x55a1f27673d0_0 .net "ca", 0 0, L_0x55a1f3a55fb0;  1 drivers
v0x55a1f2767470_0 .net "cin", 0 0, L_0x55a1f3a56440;  1 drivers
v0x55a1f2763100_0 .net "sum", 0 0, L_0x55a1f3a55c90;  1 drivers
S_0x55a1f2755a10 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2777740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f274e040_0 .net "a", 3 0, L_0x55a1f3a59210;  1 drivers
v0x55a1f274e140_0 .net "b", 3 0, L_0x55a1f3a59300;  1 drivers
v0x55a1f2749cc0_0 .net "ca", 3 0, L_0x55a1f3a590a0;  1 drivers
v0x55a1f2749d80_0 .net "cin", 3 0, L_0x55a1f3a593f0;  1 drivers
v0x55a1f274b0f0_0 .net "sum", 3 0, L_0x55a1f3a59000;  1 drivers
L_0x55a1f3a56fc0 .part L_0x55a1f3a59210, 0, 1;
L_0x55a1f3a570f0 .part L_0x55a1f3a59300, 0, 1;
L_0x55a1f3a57220 .part L_0x55a1f3a593f0, 0, 1;
L_0x55a1f3a57830 .part L_0x55a1f3a59210, 1, 1;
L_0x55a1f3a57960 .part L_0x55a1f3a59300, 1, 1;
L_0x55a1f3a57a90 .part L_0x55a1f3a593f0, 1, 1;
L_0x55a1f3a581d0 .part L_0x55a1f3a59210, 2, 1;
L_0x55a1f3a58300 .part L_0x55a1f3a59300, 2, 1;
L_0x55a1f3a58480 .part L_0x55a1f3a593f0, 2, 1;
L_0x55a1f3a58a50 .part L_0x55a1f3a59210, 3, 1;
L_0x55a1f3a58c10 .part L_0x55a1f3a59300, 3, 1;
L_0x55a1f3a58dd0 .part L_0x55a1f3a593f0, 3, 1;
L_0x55a1f3a59000 .concat8 [ 1 1 1 1], L_0x55a1f3a56a60, L_0x55a1f3a573c0, L_0x55a1f3a57c70, L_0x55a1f3a58620;
L_0x55a1f3a590a0 .concat8 [ 1 1 1 1], L_0x55a1f3a56eb0, L_0x55a1f3a57720, L_0x55a1f3a580c0, L_0x55a1f3a58940;
S_0x55a1f275e4a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2755a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a56600 .functor XOR 1, L_0x55a1f3a56fc0, L_0x55a1f3a570f0, C4<0>, C4<0>;
L_0x55a1f3a56a60 .functor XOR 1, L_0x55a1f3a56600, L_0x55a1f3a57220, C4<0>, C4<0>;
L_0x55a1f3a56b20 .functor AND 1, L_0x55a1f3a56fc0, L_0x55a1f3a570f0, C4<1>, C4<1>;
L_0x55a1f3a56c30 .functor AND 1, L_0x55a1f3a56fc0, L_0x55a1f3a57220, C4<1>, C4<1>;
L_0x55a1f3a56cf0 .functor OR 1, L_0x55a1f3a56b20, L_0x55a1f3a56c30, C4<0>, C4<0>;
L_0x55a1f3a56e00 .functor AND 1, L_0x55a1f3a57220, L_0x55a1f3a570f0, C4<1>, C4<1>;
L_0x55a1f3a56eb0 .functor OR 1, L_0x55a1f3a56cf0, L_0x55a1f3a56e00, C4<0>, C4<0>;
v0x55a1f275e0c0_0 .net *"_s0", 0 0, L_0x55a1f3a56600;  1 drivers
v0x55a1f275e160_0 .net *"_s10", 0 0, L_0x55a1f3a56e00;  1 drivers
v0x55a1f27555f0_0 .net *"_s4", 0 0, L_0x55a1f3a56b20;  1 drivers
v0x55a1f27556e0_0 .net *"_s6", 0 0, L_0x55a1f3a56c30;  1 drivers
v0x55a1f275b550_0 .net *"_s8", 0 0, L_0x55a1f3a56cf0;  1 drivers
v0x55a1f275b170_0 .net "a", 0 0, L_0x55a1f3a56fc0;  1 drivers
v0x55a1f275b230_0 .net "b", 0 0, L_0x55a1f3a570f0;  1 drivers
v0x55a1f2758600_0 .net "ca", 0 0, L_0x55a1f3a56eb0;  1 drivers
v0x55a1f27586a0_0 .net "cin", 0 0, L_0x55a1f3a57220;  1 drivers
v0x55a1f27582d0_0 .net "sum", 0 0, L_0x55a1f3a56a60;  1 drivers
S_0x55a1f2755270 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2755a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a57350 .functor XOR 1, L_0x55a1f3a57830, L_0x55a1f3a57960, C4<0>, C4<0>;
L_0x55a1f3a573c0 .functor XOR 1, L_0x55a1f3a57350, L_0x55a1f3a57a90, C4<0>, C4<0>;
L_0x55a1f3a57430 .functor AND 1, L_0x55a1f3a57830, L_0x55a1f3a57960, C4<1>, C4<1>;
L_0x55a1f3a574a0 .functor AND 1, L_0x55a1f3a57830, L_0x55a1f3a57a90, C4<1>, C4<1>;
L_0x55a1f3a57560 .functor OR 1, L_0x55a1f3a57430, L_0x55a1f3a574a0, C4<0>, C4<0>;
L_0x55a1f3a57670 .functor AND 1, L_0x55a1f3a57a90, L_0x55a1f3a57960, C4<1>, C4<1>;
L_0x55a1f3a57720 .functor OR 1, L_0x55a1f3a57560, L_0x55a1f3a57670, C4<0>, C4<0>;
v0x55a1f275c5a0_0 .net *"_s0", 0 0, L_0x55a1f3a57350;  1 drivers
v0x55a1f275c660_0 .net *"_s10", 0 0, L_0x55a1f3a57670;  1 drivers
v0x55a1f275d9d0_0 .net *"_s4", 0 0, L_0x55a1f3a57430;  1 drivers
v0x55a1f275dac0_0 .net *"_s6", 0 0, L_0x55a1f3a574a0;  1 drivers
v0x55a1f2759650_0 .net *"_s8", 0 0, L_0x55a1f3a57560;  1 drivers
v0x55a1f275aa80_0 .net "a", 0 0, L_0x55a1f3a57830;  1 drivers
v0x55a1f275ab40_0 .net "b", 0 0, L_0x55a1f3a57960;  1 drivers
v0x55a1f2756700_0 .net "ca", 0 0, L_0x55a1f3a57720;  1 drivers
v0x55a1f27567c0_0 .net "cin", 0 0, L_0x55a1f3a57a90;  1 drivers
v0x55a1f2757be0_0 .net "sum", 0 0, L_0x55a1f3a573c0;  1 drivers
S_0x55a1f27537f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2755a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a57c00 .functor XOR 1, L_0x55a1f3a581d0, L_0x55a1f3a58300, C4<0>, C4<0>;
L_0x55a1f3a57c70 .functor XOR 1, L_0x55a1f3a57c00, L_0x55a1f3a58480, C4<0>, C4<0>;
L_0x55a1f3a57d30 .functor AND 1, L_0x55a1f3a581d0, L_0x55a1f3a58300, C4<1>, C4<1>;
L_0x55a1f3a57e40 .functor AND 1, L_0x55a1f3a581d0, L_0x55a1f3a58480, C4<1>, C4<1>;
L_0x55a1f3a57f00 .functor OR 1, L_0x55a1f3a57d30, L_0x55a1f3a57e40, C4<0>, C4<0>;
L_0x55a1f3a58010 .functor AND 1, L_0x55a1f3a58480, L_0x55a1f3a58300, C4<1>, C4<1>;
L_0x55a1f3a580c0 .functor OR 1, L_0x55a1f3a57f00, L_0x55a1f3a58010, C4<0>, C4<0>;
v0x55a1f2754b80_0 .net *"_s0", 0 0, L_0x55a1f3a57c00;  1 drivers
v0x55a1f2754c40_0 .net *"_s10", 0 0, L_0x55a1f3a58010;  1 drivers
v0x55a1f2748fd0_0 .net *"_s4", 0 0, L_0x55a1f3a57d30;  1 drivers
v0x55a1f27490c0_0 .net *"_s6", 0 0, L_0x55a1f3a57e40;  1 drivers
v0x55a1f2751a60_0 .net *"_s8", 0 0, L_0x55a1f3a57f00;  1 drivers
v0x55a1f2751680_0 .net "a", 0 0, L_0x55a1f3a581d0;  1 drivers
v0x55a1f2751740_0 .net "b", 0 0, L_0x55a1f3a58300;  1 drivers
v0x55a1f2748bb0_0 .net "ca", 0 0, L_0x55a1f3a580c0;  1 drivers
v0x55a1f2748c50_0 .net "cin", 0 0, L_0x55a1f3a58480;  1 drivers
v0x55a1f274ebc0_0 .net "sum", 0 0, L_0x55a1f3a57c70;  1 drivers
S_0x55a1f274e730 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2755a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a585b0 .functor XOR 1, L_0x55a1f3a58a50, L_0x55a1f3a58c10, C4<0>, C4<0>;
L_0x55a1f3a58620 .functor XOR 1, L_0x55a1f3a585b0, L_0x55a1f3a58dd0, C4<0>, C4<0>;
L_0x55a1f3a58690 .functor AND 1, L_0x55a1f3a58a50, L_0x55a1f3a58c10, C4<1>, C4<1>;
L_0x55a1f3a58700 .functor AND 1, L_0x55a1f3a58a50, L_0x55a1f3a58dd0, C4<1>, C4<1>;
L_0x55a1f3a587c0 .functor OR 1, L_0x55a1f3a58690, L_0x55a1f3a58700, C4<0>, C4<0>;
L_0x55a1f3a588d0 .functor AND 1, L_0x55a1f3a58dd0, L_0x55a1f3a58c10, C4<1>, C4<1>;
L_0x55a1f3a58940 .functor OR 1, L_0x55a1f3a587c0, L_0x55a1f3a588d0, C4<0>, C4<0>;
v0x55a1f274bbc0_0 .net *"_s0", 0 0, L_0x55a1f3a585b0;  1 drivers
v0x55a1f274bca0_0 .net *"_s10", 0 0, L_0x55a1f3a588d0;  1 drivers
v0x55a1f274b7e0_0 .net *"_s4", 0 0, L_0x55a1f3a58690;  1 drivers
v0x55a1f274b8a0_0 .net *"_s6", 0 0, L_0x55a1f3a58700;  1 drivers
v0x55a1f27487a0_0 .net *"_s8", 0 0, L_0x55a1f3a587c0;  1 drivers
v0x55a1f274fb60_0 .net "a", 0 0, L_0x55a1f3a58a50;  1 drivers
v0x55a1f274fc20_0 .net "b", 0 0, L_0x55a1f3a58c10;  1 drivers
v0x55a1f2750f90_0 .net "ca", 0 0, L_0x55a1f3a58940;  1 drivers
v0x55a1f2751030_0 .net "cin", 0 0, L_0x55a1f3a58dd0;  1 drivers
v0x55a1f274ccc0_0 .net "sum", 0 0, L_0x55a1f3a58620;  1 drivers
S_0x55a1f2746d20 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2777740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f272a630_0 .net "a", 3 0, L_0x55a1f3a5bcd0;  1 drivers
v0x55a1f272a730_0 .net "b", 3 0, L_0x55a1f3a5bd70;  1 drivers
v0x55a1f2731960_0 .net "ca", 3 0, L_0x55a1f3a5bb60;  1 drivers
v0x55a1f2731a20_0 .net "cin", 3 0, L_0x55a1f3a5be60;  1 drivers
v0x55a1f2732d90_0 .net "sum", 3 0, L_0x55a1f3a5bac0;  1 drivers
L_0x55a1f3a59a80 .part L_0x55a1f3a5bcd0, 0, 1;
L_0x55a1f3a59bb0 .part L_0x55a1f3a5bd70, 0, 1;
L_0x55a1f3a59ce0 .part L_0x55a1f3a5be60, 0, 1;
L_0x55a1f3a5a2f0 .part L_0x55a1f3a5bcd0, 1, 1;
L_0x55a1f3a5a420 .part L_0x55a1f3a5bd70, 1, 1;
L_0x55a1f3a5a550 .part L_0x55a1f3a5be60, 1, 1;
L_0x55a1f3a5ac90 .part L_0x55a1f3a5bcd0, 2, 1;
L_0x55a1f3a5adc0 .part L_0x55a1f3a5bd70, 2, 1;
L_0x55a1f3a5af40 .part L_0x55a1f3a5be60, 2, 1;
L_0x55a1f3a5b510 .part L_0x55a1f3a5bcd0, 3, 1;
L_0x55a1f3a5b6d0 .part L_0x55a1f3a5bd70, 3, 1;
L_0x55a1f3a5b890 .part L_0x55a1f3a5be60, 3, 1;
L_0x55a1f3a5bac0 .concat8 [ 1 1 1 1], L_0x55a1f3a59520, L_0x55a1f3a59e80, L_0x55a1f3a5a730, L_0x55a1f3a5b0e0;
L_0x55a1f3a5bb60 .concat8 [ 1 1 1 1], L_0x55a1f3a59970, L_0x55a1f3a5a1e0, L_0x55a1f3a5ab80, L_0x55a1f3a5b400;
S_0x55a1f27480b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2746d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a58f90 .functor XOR 1, L_0x55a1f3a59a80, L_0x55a1f3a59bb0, C4<0>, C4<0>;
L_0x55a1f3a59520 .functor XOR 1, L_0x55a1f3a58f90, L_0x55a1f3a59ce0, C4<0>, C4<0>;
L_0x55a1f3a595e0 .functor AND 1, L_0x55a1f3a59a80, L_0x55a1f3a59bb0, C4<1>, C4<1>;
L_0x55a1f3a596f0 .functor AND 1, L_0x55a1f3a59a80, L_0x55a1f3a59ce0, C4<1>, C4<1>;
L_0x55a1f3a597b0 .functor OR 1, L_0x55a1f3a595e0, L_0x55a1f3a596f0, C4<0>, C4<0>;
L_0x55a1f3a598c0 .functor AND 1, L_0x55a1f3a59ce0, L_0x55a1f3a59bb0, C4<1>, C4<1>;
L_0x55a1f3a59970 .functor OR 1, L_0x55a1f3a597b0, L_0x55a1f3a598c0, C4<0>, C4<0>;
v0x55a1f2734ba0_0 .net *"_s0", 0 0, L_0x55a1f3a58f90;  1 drivers
v0x55a1f2734c40_0 .net *"_s10", 0 0, L_0x55a1f3a598c0;  1 drivers
v0x55a1f2728250_0 .net *"_s4", 0 0, L_0x55a1f3a595e0;  1 drivers
v0x55a1f2728340_0 .net *"_s6", 0 0, L_0x55a1f3a596f0;  1 drivers
v0x55a1f2737720_0 .net *"_s8", 0 0, L_0x55a1f3a597b0;  1 drivers
v0x55a1f27401b0_0 .net "a", 0 0, L_0x55a1f3a59a80;  1 drivers
v0x55a1f2740270_0 .net "b", 0 0, L_0x55a1f3a59bb0;  1 drivers
v0x55a1f273fdd0_0 .net "ca", 0 0, L_0x55a1f3a59970;  1 drivers
v0x55a1f273fe70_0 .net "cin", 0 0, L_0x55a1f3a59ce0;  1 drivers
v0x55a1f2737300_0 .net "sum", 0 0, L_0x55a1f3a59520;  1 drivers
S_0x55a1f273d260 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2746d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a59e10 .functor XOR 1, L_0x55a1f3a5a2f0, L_0x55a1f3a5a420, C4<0>, C4<0>;
L_0x55a1f3a59e80 .functor XOR 1, L_0x55a1f3a59e10, L_0x55a1f3a5a550, C4<0>, C4<0>;
L_0x55a1f3a59ef0 .functor AND 1, L_0x55a1f3a5a2f0, L_0x55a1f3a5a420, C4<1>, C4<1>;
L_0x55a1f3a59f60 .functor AND 1, L_0x55a1f3a5a2f0, L_0x55a1f3a5a550, C4<1>, C4<1>;
L_0x55a1f3a5a020 .functor OR 1, L_0x55a1f3a59ef0, L_0x55a1f3a59f60, C4<0>, C4<0>;
L_0x55a1f3a5a130 .functor AND 1, L_0x55a1f3a5a550, L_0x55a1f3a5a420, C4<1>, C4<1>;
L_0x55a1f3a5a1e0 .functor OR 1, L_0x55a1f3a5a020, L_0x55a1f3a5a130, C4<0>, C4<0>;
v0x55a1f273ce80_0 .net *"_s0", 0 0, L_0x55a1f3a59e10;  1 drivers
v0x55a1f273cf60_0 .net *"_s10", 0 0, L_0x55a1f3a5a130;  1 drivers
v0x55a1f273a310_0 .net *"_s4", 0 0, L_0x55a1f3a59ef0;  1 drivers
v0x55a1f273a3e0_0 .net *"_s6", 0 0, L_0x55a1f3a59f60;  1 drivers
v0x55a1f2739f30_0 .net *"_s8", 0 0, L_0x55a1f3a5a020;  1 drivers
v0x55a1f273a010_0 .net "a", 0 0, L_0x55a1f3a5a2f0;  1 drivers
v0x55a1f2736f80_0 .net "b", 0 0, L_0x55a1f3a5a420;  1 drivers
v0x55a1f2737040_0 .net "ca", 0 0, L_0x55a1f3a5a1e0;  1 drivers
v0x55a1f273e2b0_0 .net "cin", 0 0, L_0x55a1f3a5a550;  1 drivers
v0x55a1f273f6e0_0 .net "sum", 0 0, L_0x55a1f3a59e80;  1 drivers
S_0x55a1f273b360 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2746d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5a6c0 .functor XOR 1, L_0x55a1f3a5ac90, L_0x55a1f3a5adc0, C4<0>, C4<0>;
L_0x55a1f3a5a730 .functor XOR 1, L_0x55a1f3a5a6c0, L_0x55a1f3a5af40, C4<0>, C4<0>;
L_0x55a1f3a5a7f0 .functor AND 1, L_0x55a1f3a5ac90, L_0x55a1f3a5adc0, C4<1>, C4<1>;
L_0x55a1f3a5a900 .functor AND 1, L_0x55a1f3a5ac90, L_0x55a1f3a5af40, C4<1>, C4<1>;
L_0x55a1f3a5a9c0 .functor OR 1, L_0x55a1f3a5a7f0, L_0x55a1f3a5a900, C4<0>, C4<0>;
L_0x55a1f3a5aad0 .functor AND 1, L_0x55a1f3a5af40, L_0x55a1f3a5adc0, C4<1>, C4<1>;
L_0x55a1f3a5ab80 .functor OR 1, L_0x55a1f3a5a9c0, L_0x55a1f3a5aad0, C4<0>, C4<0>;
v0x55a1f273c790_0 .net *"_s0", 0 0, L_0x55a1f3a5a6c0;  1 drivers
v0x55a1f273c850_0 .net *"_s10", 0 0, L_0x55a1f3a5aad0;  1 drivers
v0x55a1f2738410_0 .net *"_s4", 0 0, L_0x55a1f3a5a7f0;  1 drivers
v0x55a1f2738500_0 .net *"_s6", 0 0, L_0x55a1f3a5a900;  1 drivers
v0x55a1f2739840_0 .net *"_s8", 0 0, L_0x55a1f3a5a9c0;  1 drivers
v0x55a1f2735500_0 .net "a", 0 0, L_0x55a1f3a5ac90;  1 drivers
v0x55a1f27355c0_0 .net "b", 0 0, L_0x55a1f3a5adc0;  1 drivers
v0x55a1f2736890_0 .net "ca", 0 0, L_0x55a1f3a5ab80;  1 drivers
v0x55a1f2736930_0 .net "cin", 0 0, L_0x55a1f3a5af40;  1 drivers
v0x55a1f272ae80_0 .net "sum", 0 0, L_0x55a1f3a5a730;  1 drivers
S_0x55a1f2733860 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2746d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5b070 .functor XOR 1, L_0x55a1f3a5b510, L_0x55a1f3a5b6d0, C4<0>, C4<0>;
L_0x55a1f3a5b0e0 .functor XOR 1, L_0x55a1f3a5b070, L_0x55a1f3a5b890, C4<0>, C4<0>;
L_0x55a1f3a5b150 .functor AND 1, L_0x55a1f3a5b510, L_0x55a1f3a5b6d0, C4<1>, C4<1>;
L_0x55a1f3a5b1c0 .functor AND 1, L_0x55a1f3a5b510, L_0x55a1f3a5b890, C4<1>, C4<1>;
L_0x55a1f3a5b280 .functor OR 1, L_0x55a1f3a5b150, L_0x55a1f3a5b1c0, C4<0>, C4<0>;
L_0x55a1f3a5b390 .functor AND 1, L_0x55a1f3a5b890, L_0x55a1f3a5b6d0, C4<1>, C4<1>;
L_0x55a1f3a5b400 .functor OR 1, L_0x55a1f3a5b280, L_0x55a1f3a5b390, C4<0>, C4<0>;
v0x55a1f2733480_0 .net *"_s0", 0 0, L_0x55a1f3a5b070;  1 drivers
v0x55a1f2733560_0 .net *"_s10", 0 0, L_0x55a1f3a5b390;  1 drivers
v0x55a1f272a9b0_0 .net *"_s4", 0 0, L_0x55a1f3a5b150;  1 drivers
v0x55a1f272aa70_0 .net *"_s6", 0 0, L_0x55a1f3a5b1c0;  1 drivers
v0x55a1f2730910_0 .net *"_s8", 0 0, L_0x55a1f3a5b280;  1 drivers
v0x55a1f2730530_0 .net "a", 0 0, L_0x55a1f3a5b510;  1 drivers
v0x55a1f27305f0_0 .net "b", 0 0, L_0x55a1f3a5b6d0;  1 drivers
v0x55a1f272d9c0_0 .net "ca", 0 0, L_0x55a1f3a5b400;  1 drivers
v0x55a1f272da60_0 .net "cin", 0 0, L_0x55a1f3a5b890;  1 drivers
v0x55a1f272d690_0 .net "sum", 0 0, L_0x55a1f3a5b0e0;  1 drivers
S_0x55a1f272ea10 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2777740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2714630_0 .net "a", 3 0, L_0x55a1f3a5e670;  1 drivers
v0x55a1f2714730_0 .net "b", 3 0, L_0x55a1f3a5e7a0;  1 drivers
v0x55a1f2714250_0 .net "ca", 3 0, L_0x55a1f3a5e500;  1 drivers
v0x55a1f2714310_0 .net "cin", 3 0, L_0x55a1f3a5e8d0;  1 drivers
v0x55a1f27112a0_0 .net "sum", 3 0, L_0x55a1f3a5e460;  1 drivers
L_0x55a1f3a5c420 .part L_0x55a1f3a5e670, 0, 1;
L_0x55a1f3a5c550 .part L_0x55a1f3a5e7a0, 0, 1;
L_0x55a1f3a5c680 .part L_0x55a1f3a5e8d0, 0, 1;
L_0x55a1f3a5cc90 .part L_0x55a1f3a5e670, 1, 1;
L_0x55a1f3a5cdc0 .part L_0x55a1f3a5e7a0, 1, 1;
L_0x55a1f3a5cef0 .part L_0x55a1f3a5e8d0, 1, 1;
L_0x55a1f3a5d630 .part L_0x55a1f3a5e670, 2, 1;
L_0x55a1f3a5d760 .part L_0x55a1f3a5e7a0, 2, 1;
L_0x55a1f3a5d8e0 .part L_0x55a1f3a5e8d0, 2, 1;
L_0x55a1f3a5deb0 .part L_0x55a1f3a5e670, 3, 1;
L_0x55a1f3a5e070 .part L_0x55a1f3a5e7a0, 3, 1;
L_0x55a1f3a5e230 .part L_0x55a1f3a5e8d0, 3, 1;
L_0x55a1f3a5e460 .concat8 [ 1 1 1 1], L_0x55a1f3a5bf00, L_0x55a1f3a5c820, L_0x55a1f3a5d0d0, L_0x55a1f3a5da80;
L_0x55a1f3a5e500 .concat8 [ 1 1 1 1], L_0x55a1f3a5c310, L_0x55a1f3a5cb80, L_0x55a1f3a5d520, L_0x55a1f3a5dda0;
S_0x55a1f272fe40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f272ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5ba50 .functor XOR 1, L_0x55a1f3a5c420, L_0x55a1f3a5c550, C4<0>, C4<0>;
L_0x55a1f3a5bf00 .functor XOR 1, L_0x55a1f3a5ba50, L_0x55a1f3a5c680, C4<0>, C4<0>;
L_0x55a1f3a5bfc0 .functor AND 1, L_0x55a1f3a5c420, L_0x55a1f3a5c550, C4<1>, C4<1>;
L_0x55a1f3a5c0d0 .functor AND 1, L_0x55a1f3a5c420, L_0x55a1f3a5c680, C4<1>, C4<1>;
L_0x55a1f3a5c190 .functor OR 1, L_0x55a1f3a5bfc0, L_0x55a1f3a5c0d0, C4<0>, C4<0>;
L_0x55a1f3a5c2a0 .functor AND 1, L_0x55a1f3a5c680, L_0x55a1f3a5c550, C4<1>, C4<1>;
L_0x55a1f3a5c310 .functor OR 1, L_0x55a1f3a5c190, L_0x55a1f3a5c2a0, C4<0>, C4<0>;
v0x55a1f272bac0_0 .net *"_s0", 0 0, L_0x55a1f3a5ba50;  1 drivers
v0x55a1f272bb60_0 .net *"_s10", 0 0, L_0x55a1f3a5c2a0;  1 drivers
v0x55a1f272cef0_0 .net *"_s4", 0 0, L_0x55a1f3a5bfc0;  1 drivers
v0x55a1f272cfe0_0 .net *"_s6", 0 0, L_0x55a1f3a5c0d0;  1 drivers
v0x55a1f2728bb0_0 .net *"_s8", 0 0, L_0x55a1f3a5c190;  1 drivers
v0x55a1f2729f40_0 .net "a", 0 0, L_0x55a1f3a5c420;  1 drivers
v0x55a1f272a000_0 .net "b", 0 0, L_0x55a1f3a5c550;  1 drivers
v0x55a1f271e480_0 .net "ca", 0 0, L_0x55a1f3a5c310;  1 drivers
v0x55a1f271e520_0 .net "cin", 0 0, L_0x55a1f3a5c680;  1 drivers
v0x55a1f2726fc0_0 .net "sum", 0 0, L_0x55a1f3a5bf00;  1 drivers
S_0x55a1f2726b30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f272ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5c7b0 .functor XOR 1, L_0x55a1f3a5cc90, L_0x55a1f3a5cdc0, C4<0>, C4<0>;
L_0x55a1f3a5c820 .functor XOR 1, L_0x55a1f3a5c7b0, L_0x55a1f3a5cef0, C4<0>, C4<0>;
L_0x55a1f3a5c890 .functor AND 1, L_0x55a1f3a5cc90, L_0x55a1f3a5cdc0, C4<1>, C4<1>;
L_0x55a1f3a5c900 .functor AND 1, L_0x55a1f3a5cc90, L_0x55a1f3a5cef0, C4<1>, C4<1>;
L_0x55a1f3a5c9c0 .functor OR 1, L_0x55a1f3a5c890, L_0x55a1f3a5c900, C4<0>, C4<0>;
L_0x55a1f3a5cad0 .functor AND 1, L_0x55a1f3a5cef0, L_0x55a1f3a5cdc0, C4<1>, C4<1>;
L_0x55a1f3a5cb80 .functor OR 1, L_0x55a1f3a5c9c0, L_0x55a1f3a5cad0, C4<0>, C4<0>;
v0x55a1f271e060_0 .net *"_s0", 0 0, L_0x55a1f3a5c7b0;  1 drivers
v0x55a1f271e120_0 .net *"_s10", 0 0, L_0x55a1f3a5cad0;  1 drivers
v0x55a1f2723fc0_0 .net *"_s4", 0 0, L_0x55a1f3a5c890;  1 drivers
v0x55a1f27240b0_0 .net *"_s6", 0 0, L_0x55a1f3a5c900;  1 drivers
v0x55a1f2723be0_0 .net *"_s8", 0 0, L_0x55a1f3a5c9c0;  1 drivers
v0x55a1f2721070_0 .net "a", 0 0, L_0x55a1f3a5cc90;  1 drivers
v0x55a1f2721130_0 .net "b", 0 0, L_0x55a1f3a5cdc0;  1 drivers
v0x55a1f2720c90_0 .net "ca", 0 0, L_0x55a1f3a5cb80;  1 drivers
v0x55a1f2720d50_0 .net "cin", 0 0, L_0x55a1f3a5cef0;  1 drivers
v0x55a1f271dd90_0 .net "sum", 0 0, L_0x55a1f3a5c820;  1 drivers
S_0x55a1f2725010 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f272ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5d060 .functor XOR 1, L_0x55a1f3a5d630, L_0x55a1f3a5d760, C4<0>, C4<0>;
L_0x55a1f3a5d0d0 .functor XOR 1, L_0x55a1f3a5d060, L_0x55a1f3a5d8e0, C4<0>, C4<0>;
L_0x55a1f3a5d190 .functor AND 1, L_0x55a1f3a5d630, L_0x55a1f3a5d760, C4<1>, C4<1>;
L_0x55a1f3a5d2a0 .functor AND 1, L_0x55a1f3a5d630, L_0x55a1f3a5d8e0, C4<1>, C4<1>;
L_0x55a1f3a5d360 .functor OR 1, L_0x55a1f3a5d190, L_0x55a1f3a5d2a0, C4<0>, C4<0>;
L_0x55a1f3a5d470 .functor AND 1, L_0x55a1f3a5d8e0, L_0x55a1f3a5d760, C4<1>, C4<1>;
L_0x55a1f3a5d520 .functor OR 1, L_0x55a1f3a5d360, L_0x55a1f3a5d470, C4<0>, C4<0>;
v0x55a1f2726440_0 .net *"_s0", 0 0, L_0x55a1f3a5d060;  1 drivers
v0x55a1f2726500_0 .net *"_s10", 0 0, L_0x55a1f3a5d470;  1 drivers
v0x55a1f27220c0_0 .net *"_s4", 0 0, L_0x55a1f3a5d190;  1 drivers
v0x55a1f27221b0_0 .net *"_s6", 0 0, L_0x55a1f3a5d2a0;  1 drivers
v0x55a1f27234f0_0 .net *"_s8", 0 0, L_0x55a1f3a5d360;  1 drivers
v0x55a1f271f170_0 .net "a", 0 0, L_0x55a1f3a5d630;  1 drivers
v0x55a1f271f230_0 .net "b", 0 0, L_0x55a1f3a5d760;  1 drivers
v0x55a1f27205a0_0 .net "ca", 0 0, L_0x55a1f3a5d520;  1 drivers
v0x55a1f2720640_0 .net "cin", 0 0, L_0x55a1f3a5d8e0;  1 drivers
v0x55a1f271c310_0 .net "sum", 0 0, L_0x55a1f3a5d0d0;  1 drivers
S_0x55a1f271d5f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f272ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5da10 .functor XOR 1, L_0x55a1f3a5deb0, L_0x55a1f3a5e070, C4<0>, C4<0>;
L_0x55a1f3a5da80 .functor XOR 1, L_0x55a1f3a5da10, L_0x55a1f3a5e230, C4<0>, C4<0>;
L_0x55a1f3a5daf0 .functor AND 1, L_0x55a1f3a5deb0, L_0x55a1f3a5e070, C4<1>, C4<1>;
L_0x55a1f3a5db60 .functor AND 1, L_0x55a1f3a5deb0, L_0x55a1f3a5e230, C4<1>, C4<1>;
L_0x55a1f3a5dc20 .functor OR 1, L_0x55a1f3a5daf0, L_0x55a1f3a5db60, C4<0>, C4<0>;
L_0x55a1f3a5dd30 .functor AND 1, L_0x55a1f3a5e230, L_0x55a1f3a5e070, C4<1>, C4<1>;
L_0x55a1f3a5dda0 .functor OR 1, L_0x55a1f3a5dc20, L_0x55a1f3a5dd30, C4<0>, C4<0>;
v0x55a1f2711a40_0 .net *"_s0", 0 0, L_0x55a1f3a5da10;  1 drivers
v0x55a1f2711b20_0 .net *"_s10", 0 0, L_0x55a1f3a5dd30;  1 drivers
v0x55a1f271a4d0_0 .net *"_s4", 0 0, L_0x55a1f3a5daf0;  1 drivers
v0x55a1f271a590_0 .net *"_s6", 0 0, L_0x55a1f3a5db60;  1 drivers
v0x55a1f271a0f0_0 .net *"_s8", 0 0, L_0x55a1f3a5dc20;  1 drivers
v0x55a1f2711620_0 .net "a", 0 0, L_0x55a1f3a5deb0;  1 drivers
v0x55a1f27116e0_0 .net "b", 0 0, L_0x55a1f3a5e070;  1 drivers
v0x55a1f2717580_0 .net "ca", 0 0, L_0x55a1f3a5dda0;  1 drivers
v0x55a1f2717620_0 .net "cin", 0 0, L_0x55a1f3a5e230;  1 drivers
v0x55a1f2717250_0 .net "sum", 0 0, L_0x55a1f3a5da80;  1 drivers
S_0x55a1f270f820 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f27ddef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f26501c0_0 .net "a", 31 0, L_0x55a1f3a75220;  1 drivers
v0x55a1f26502a0_0 .net "b", 31 0, L_0x55a1f3a75310;  1 drivers
v0x55a1f264be80_0 .net "ca", 31 0, L_0x55a1f3a75090;  1 drivers
v0x55a1f264bf40_0 .net "cin", 31 0, L_0x55a1f3a75400;  1 drivers
v0x55a1f264d210_0 .net "sum", 31 0, L_0x55a1f3a74f50;  1 drivers
L_0x55a1f3a69e30 .part L_0x55a1f3a75220, 0, 16;
L_0x55a1f3a69ed0 .part L_0x55a1f3a75310, 0, 16;
L_0x55a1f3a69f70 .part L_0x55a1f3a75400, 0, 16;
L_0x55a1f3a74c40 .part L_0x55a1f3a75220, 16, 16;
L_0x55a1f3a74d30 .part L_0x55a1f3a75310, 16, 16;
L_0x55a1f3a74e20 .part L_0x55a1f3a75400, 16, 16;
L_0x55a1f3a74f50 .concat8 [ 16 16 0 0], L_0x55a1f3a69b30, L_0x55a1f3a74940;
L_0x55a1f3a75090 .concat8 [ 16 16 0 0], L_0x55a1f3a69bd0, L_0x55a1f3a749e0;
S_0x55a1f2710bb0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f270f820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f26aa3a0_0 .net "a", 15 0, L_0x55a1f3a69e30;  1 drivers
v0x55a1f26aa480_0 .net "b", 15 0, L_0x55a1f3a69ed0;  1 drivers
v0x55a1f26b0300_0 .net "ca", 15 0, L_0x55a1f3a69bd0;  1 drivers
v0x55a1f26b03c0_0 .net "cin", 15 0, L_0x55a1f3a69f70;  1 drivers
v0x55a1f26aff20_0 .net "sum", 15 0, L_0x55a1f3a69b30;  1 drivers
L_0x55a1f3a61b40 .part L_0x55a1f3a69e30, 0, 4;
L_0x55a1f3a61be0 .part L_0x55a1f3a69ed0, 0, 4;
L_0x55a1f3a61c80 .part L_0x55a1f3a69f70, 0, 4;
L_0x55a1f3a643d0 .part L_0x55a1f3a69e30, 4, 4;
L_0x55a1f3a644c0 .part L_0x55a1f3a69ed0, 4, 4;
L_0x55a1f3a645b0 .part L_0x55a1f3a69f70, 4, 4;
L_0x55a1f3a66d90 .part L_0x55a1f3a69e30, 8, 4;
L_0x55a1f3a66e30 .part L_0x55a1f3a69ed0, 8, 4;
L_0x55a1f3a66f20 .part L_0x55a1f3a69f70, 8, 4;
L_0x55a1f3a69730 .part L_0x55a1f3a69e30, 12, 4;
L_0x55a1f3a69860 .part L_0x55a1f3a69ed0, 12, 4;
L_0x55a1f3a69990 .part L_0x55a1f3a69f70, 12, 4;
L_0x55a1f3a69b30 .concat8 [ 4 4 4 4], L_0x55a1f3a61930, L_0x55a1f3a641c0, L_0x55a1f3a66b80, L_0x55a1f3a69520;
L_0x55a1f3a69bd0 .concat8 [ 4 4 4 4], L_0x55a1f3a619d0, L_0x55a1f3a64260, L_0x55a1f3a66c20, L_0x55a1f3a695c0;
S_0x55a1f270e2b0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2710bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26fe720_0 .net "a", 3 0, L_0x55a1f3a61b40;  1 drivers
v0x55a1f26fe820_0 .net "b", 3 0, L_0x55a1f3a61be0;  1 drivers
v0x55a1f26ffb50_0 .net "ca", 3 0, L_0x55a1f3a619d0;  1 drivers
v0x55a1f26ffc40_0 .net "cin", 3 0, L_0x55a1f3a61c80;  1 drivers
v0x55a1f26fb7d0_0 .net "sum", 3 0, L_0x55a1f3a61930;  1 drivers
L_0x55a1f3a5f950 .part L_0x55a1f3a61b40, 0, 1;
L_0x55a1f3a5fa80 .part L_0x55a1f3a61be0, 0, 1;
L_0x55a1f3a5fbb0 .part L_0x55a1f3a61c80, 0, 1;
L_0x55a1f3a60180 .part L_0x55a1f3a61b40, 1, 1;
L_0x55a1f3a602b0 .part L_0x55a1f3a61be0, 1, 1;
L_0x55a1f3a603e0 .part L_0x55a1f3a61c80, 1, 1;
L_0x55a1f3a60aa0 .part L_0x55a1f3a61b40, 2, 1;
L_0x55a1f3a60bd0 .part L_0x55a1f3a61be0, 2, 1;
L_0x55a1f3a60d50 .part L_0x55a1f3a61c80, 2, 1;
L_0x55a1f3a61320 .part L_0x55a1f3a61b40, 3, 1;
L_0x55a1f3a61540 .part L_0x55a1f3a61be0, 3, 1;
L_0x55a1f3a61700 .part L_0x55a1f3a61c80, 3, 1;
L_0x55a1f3a61930 .concat8 [ 1 1 1 1], L_0x55a1f3a5e3f0, L_0x55a1f3a5fd50, L_0x55a1f3a60580, L_0x55a1f3a60ef0;
L_0x55a1f3a619d0 .concat8 [ 1 1 1 1], L_0x55a1f3a5f840, L_0x55a1f3a60070, L_0x55a1f3a60990, L_0x55a1f3a61210;
S_0x55a1f2701960 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f270e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5ea00 .functor XOR 1, L_0x55a1f3a5f950, L_0x55a1f3a5fa80, C4<0>, C4<0>;
L_0x55a1f3a5e3f0 .functor XOR 1, L_0x55a1f3a5ea00, L_0x55a1f3a5fbb0, C4<0>, C4<0>;
L_0x55a1f3a5f4f0 .functor AND 1, L_0x55a1f3a5f950, L_0x55a1f3a5fa80, C4<1>, C4<1>;
L_0x55a1f3a5f600 .functor AND 1, L_0x55a1f3a5f950, L_0x55a1f3a5fbb0, C4<1>, C4<1>;
L_0x55a1f3a5f6c0 .functor OR 1, L_0x55a1f3a5f4f0, L_0x55a1f3a5f600, C4<0>, C4<0>;
L_0x55a1f3a5f7d0 .functor AND 1, L_0x55a1f3a5fbb0, L_0x55a1f3a5fa80, C4<1>, C4<1>;
L_0x55a1f3a5f840 .functor OR 1, L_0x55a1f3a5f6c0, L_0x55a1f3a5f7d0, C4<0>, C4<0>;
v0x55a1f26f5010_0 .net *"_s0", 0 0, L_0x55a1f3a5ea00;  1 drivers
v0x55a1f26f50b0_0 .net *"_s10", 0 0, L_0x55a1f3a5f7d0;  1 drivers
v0x55a1f27044e0_0 .net *"_s4", 0 0, L_0x55a1f3a5f4f0;  1 drivers
v0x55a1f27045b0_0 .net *"_s6", 0 0, L_0x55a1f3a5f600;  1 drivers
v0x55a1f270cf70_0 .net *"_s8", 0 0, L_0x55a1f3a5f6c0;  1 drivers
v0x55a1f270cb90_0 .net "a", 0 0, L_0x55a1f3a5f950;  1 drivers
v0x55a1f270cc50_0 .net "b", 0 0, L_0x55a1f3a5fa80;  1 drivers
v0x55a1f27040c0_0 .net "ca", 0 0, L_0x55a1f3a5f840;  1 drivers
v0x55a1f2704160_0 .net "cin", 0 0, L_0x55a1f3a5fbb0;  1 drivers
v0x55a1f270a020_0 .net "sum", 0 0, L_0x55a1f3a5e3f0;  1 drivers
S_0x55a1f2709c40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f270e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a5fce0 .functor XOR 1, L_0x55a1f3a60180, L_0x55a1f3a602b0, C4<0>, C4<0>;
L_0x55a1f3a5fd50 .functor XOR 1, L_0x55a1f3a5fce0, L_0x55a1f3a603e0, C4<0>, C4<0>;
L_0x55a1f3a5fdc0 .functor AND 1, L_0x55a1f3a60180, L_0x55a1f3a602b0, C4<1>, C4<1>;
L_0x55a1f3a5fe30 .functor AND 1, L_0x55a1f3a60180, L_0x55a1f3a603e0, C4<1>, C4<1>;
L_0x55a1f3a5fef0 .functor OR 1, L_0x55a1f3a5fdc0, L_0x55a1f3a5fe30, C4<0>, C4<0>;
L_0x55a1f3a60000 .functor AND 1, L_0x55a1f3a603e0, L_0x55a1f3a602b0, C4<1>, C4<1>;
L_0x55a1f3a60070 .functor OR 1, L_0x55a1f3a5fef0, L_0x55a1f3a60000, C4<0>, C4<0>;
v0x55a1f27070d0_0 .net *"_s0", 0 0, L_0x55a1f3a5fce0;  1 drivers
v0x55a1f27071b0_0 .net *"_s10", 0 0, L_0x55a1f3a60000;  1 drivers
v0x55a1f2706cf0_0 .net *"_s4", 0 0, L_0x55a1f3a5fdc0;  1 drivers
v0x55a1f2706dc0_0 .net *"_s6", 0 0, L_0x55a1f3a5fe30;  1 drivers
v0x55a1f2703d40_0 .net *"_s8", 0 0, L_0x55a1f3a5fef0;  1 drivers
v0x55a1f270b070_0 .net "a", 0 0, L_0x55a1f3a60180;  1 drivers
v0x55a1f270b130_0 .net "b", 0 0, L_0x55a1f3a602b0;  1 drivers
v0x55a1f270c4a0_0 .net "ca", 0 0, L_0x55a1f3a60070;  1 drivers
v0x55a1f270c540_0 .net "cin", 0 0, L_0x55a1f3a603e0;  1 drivers
v0x55a1f2708120_0 .net "sum", 0 0, L_0x55a1f3a5fd50;  1 drivers
S_0x55a1f2709550 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f270e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a60510 .functor XOR 1, L_0x55a1f3a60aa0, L_0x55a1f3a60bd0, C4<0>, C4<0>;
L_0x55a1f3a60580 .functor XOR 1, L_0x55a1f3a60510, L_0x55a1f3a60d50, C4<0>, C4<0>;
L_0x55a1f3a60640 .functor AND 1, L_0x55a1f3a60aa0, L_0x55a1f3a60bd0, C4<1>, C4<1>;
L_0x55a1f3a60750 .functor AND 1, L_0x55a1f3a60aa0, L_0x55a1f3a60d50, C4<1>, C4<1>;
L_0x55a1f3a60810 .functor OR 1, L_0x55a1f3a60640, L_0x55a1f3a60750, C4<0>, C4<0>;
L_0x55a1f3a60920 .functor AND 1, L_0x55a1f3a60d50, L_0x55a1f3a60bd0, C4<1>, C4<1>;
L_0x55a1f3a60990 .functor OR 1, L_0x55a1f3a60810, L_0x55a1f3a60920, C4<0>, C4<0>;
v0x55a1f27051d0_0 .net *"_s0", 0 0, L_0x55a1f3a60510;  1 drivers
v0x55a1f2705290_0 .net *"_s10", 0 0, L_0x55a1f3a60920;  1 drivers
v0x55a1f2706600_0 .net *"_s4", 0 0, L_0x55a1f3a60640;  1 drivers
v0x55a1f27066f0_0 .net *"_s6", 0 0, L_0x55a1f3a60750;  1 drivers
v0x55a1f27022c0_0 .net *"_s8", 0 0, L_0x55a1f3a60810;  1 drivers
v0x55a1f2703650_0 .net "a", 0 0, L_0x55a1f3a60aa0;  1 drivers
v0x55a1f2703710_0 .net "b", 0 0, L_0x55a1f3a60bd0;  1 drivers
v0x55a1f26f7b90_0 .net "ca", 0 0, L_0x55a1f3a60990;  1 drivers
v0x55a1f26f7c30_0 .net "cin", 0 0, L_0x55a1f3a60d50;  1 drivers
v0x55a1f27006d0_0 .net "sum", 0 0, L_0x55a1f3a60580;  1 drivers
S_0x55a1f2700240 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f270e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a60e80 .functor XOR 1, L_0x55a1f3a61320, L_0x55a1f3a61540, C4<0>, C4<0>;
L_0x55a1f3a60ef0 .functor XOR 1, L_0x55a1f3a60e80, L_0x55a1f3a61700, C4<0>, C4<0>;
L_0x55a1f3a60f60 .functor AND 1, L_0x55a1f3a61320, L_0x55a1f3a61540, C4<1>, C4<1>;
L_0x55a1f3a60fd0 .functor AND 1, L_0x55a1f3a61320, L_0x55a1f3a61700, C4<1>, C4<1>;
L_0x55a1f3a61090 .functor OR 1, L_0x55a1f3a60f60, L_0x55a1f3a60fd0, C4<0>, C4<0>;
L_0x55a1f3a611a0 .functor AND 1, L_0x55a1f3a61700, L_0x55a1f3a61540, C4<1>, C4<1>;
L_0x55a1f3a61210 .functor OR 1, L_0x55a1f3a61090, L_0x55a1f3a611a0, C4<0>, C4<0>;
v0x55a1f26f7770_0 .net *"_s0", 0 0, L_0x55a1f3a60e80;  1 drivers
v0x55a1f26f7850_0 .net *"_s10", 0 0, L_0x55a1f3a611a0;  1 drivers
v0x55a1f26fd6d0_0 .net *"_s4", 0 0, L_0x55a1f3a60f60;  1 drivers
v0x55a1f26fd7c0_0 .net *"_s6", 0 0, L_0x55a1f3a60fd0;  1 drivers
v0x55a1f26fd2f0_0 .net *"_s8", 0 0, L_0x55a1f3a61090;  1 drivers
v0x55a1f26fa780_0 .net "a", 0 0, L_0x55a1f3a61320;  1 drivers
v0x55a1f26fa840_0 .net "b", 0 0, L_0x55a1f3a61540;  1 drivers
v0x55a1f26fa3a0_0 .net "ca", 0 0, L_0x55a1f3a61210;  1 drivers
v0x55a1f26fa440_0 .net "cin", 0 0, L_0x55a1f3a61700;  1 drivers
v0x55a1f26f74a0_0 .net "sum", 0 0, L_0x55a1f3a60ef0;  1 drivers
S_0x55a1f26fcc00 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2710bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26e1010_0 .net "a", 3 0, L_0x55a1f3a643d0;  1 drivers
v0x55a1f26e1110_0 .net "b", 3 0, L_0x55a1f3a644c0;  1 drivers
v0x55a1f26de060_0 .net "ca", 3 0, L_0x55a1f3a64260;  1 drivers
v0x55a1f26de120_0 .net "cin", 3 0, L_0x55a1f3a645b0;  1 drivers
v0x55a1f26e5390_0 .net "sum", 3 0, L_0x55a1f3a641c0;  1 drivers
L_0x55a1f3a62240 .part L_0x55a1f3a643d0, 0, 1;
L_0x55a1f3a62370 .part L_0x55a1f3a644c0, 0, 1;
L_0x55a1f3a624a0 .part L_0x55a1f3a645b0, 0, 1;
L_0x55a1f3a62a70 .part L_0x55a1f3a643d0, 1, 1;
L_0x55a1f3a62ba0 .part L_0x55a1f3a644c0, 1, 1;
L_0x55a1f3a62cd0 .part L_0x55a1f3a645b0, 1, 1;
L_0x55a1f3a63390 .part L_0x55a1f3a643d0, 2, 1;
L_0x55a1f3a634c0 .part L_0x55a1f3a644c0, 2, 1;
L_0x55a1f3a63640 .part L_0x55a1f3a645b0, 2, 1;
L_0x55a1f3a63c10 .part L_0x55a1f3a643d0, 3, 1;
L_0x55a1f3a63dd0 .part L_0x55a1f3a644c0, 3, 1;
L_0x55a1f3a63f90 .part L_0x55a1f3a645b0, 3, 1;
L_0x55a1f3a641c0 .concat8 [ 1 1 1 1], L_0x55a1f3a61d20, L_0x55a1f3a62640, L_0x55a1f3a62e70, L_0x55a1f3a637e0;
L_0x55a1f3a64260 .concat8 [ 1 1 1 1], L_0x55a1f3a62130, L_0x55a1f3a62960, L_0x55a1f3a63280, L_0x55a1f3a63b00;
S_0x55a1f26f8880 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f26fcc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a618c0 .functor XOR 1, L_0x55a1f3a62240, L_0x55a1f3a62370, C4<0>, C4<0>;
L_0x55a1f3a61d20 .functor XOR 1, L_0x55a1f3a618c0, L_0x55a1f3a624a0, C4<0>, C4<0>;
L_0x55a1f3a61de0 .functor AND 1, L_0x55a1f3a62240, L_0x55a1f3a62370, C4<1>, C4<1>;
L_0x55a1f3a61ef0 .functor AND 1, L_0x55a1f3a62240, L_0x55a1f3a624a0, C4<1>, C4<1>;
L_0x55a1f3a61fb0 .functor OR 1, L_0x55a1f3a61de0, L_0x55a1f3a61ef0, C4<0>, C4<0>;
L_0x55a1f3a620c0 .functor AND 1, L_0x55a1f3a624a0, L_0x55a1f3a62370, C4<1>, C4<1>;
L_0x55a1f3a62130 .functor OR 1, L_0x55a1f3a61fb0, L_0x55a1f3a620c0, C4<0>, C4<0>;
v0x55a1f26f9cb0_0 .net *"_s0", 0 0, L_0x55a1f3a618c0;  1 drivers
v0x55a1f26f9d50_0 .net *"_s10", 0 0, L_0x55a1f3a620c0;  1 drivers
v0x55a1f26f5970_0 .net *"_s4", 0 0, L_0x55a1f3a61de0;  1 drivers
v0x55a1f26f5a40_0 .net *"_s6", 0 0, L_0x55a1f3a61ef0;  1 drivers
v0x55a1f26f6d00_0 .net *"_s8", 0 0, L_0x55a1f3a61fb0;  1 drivers
v0x55a1f26eb240_0 .net "a", 0 0, L_0x55a1f3a62240;  1 drivers
v0x55a1f26eb300_0 .net "b", 0 0, L_0x55a1f3a62370;  1 drivers
v0x55a1f26f3cd0_0 .net "ca", 0 0, L_0x55a1f3a62130;  1 drivers
v0x55a1f26f3d70_0 .net "cin", 0 0, L_0x55a1f3a624a0;  1 drivers
v0x55a1f26f38f0_0 .net "sum", 0 0, L_0x55a1f3a61d20;  1 drivers
S_0x55a1f26eae20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f26fcc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a625d0 .functor XOR 1, L_0x55a1f3a62a70, L_0x55a1f3a62ba0, C4<0>, C4<0>;
L_0x55a1f3a62640 .functor XOR 1, L_0x55a1f3a625d0, L_0x55a1f3a62cd0, C4<0>, C4<0>;
L_0x55a1f3a626b0 .functor AND 1, L_0x55a1f3a62a70, L_0x55a1f3a62ba0, C4<1>, C4<1>;
L_0x55a1f3a62720 .functor AND 1, L_0x55a1f3a62a70, L_0x55a1f3a62cd0, C4<1>, C4<1>;
L_0x55a1f3a627e0 .functor OR 1, L_0x55a1f3a626b0, L_0x55a1f3a62720, C4<0>, C4<0>;
L_0x55a1f3a628f0 .functor AND 1, L_0x55a1f3a62cd0, L_0x55a1f3a62ba0, C4<1>, C4<1>;
L_0x55a1f3a62960 .functor OR 1, L_0x55a1f3a627e0, L_0x55a1f3a628f0, C4<0>, C4<0>;
v0x55a1f26f0d80_0 .net *"_s0", 0 0, L_0x55a1f3a625d0;  1 drivers
v0x55a1f26f0e60_0 .net *"_s10", 0 0, L_0x55a1f3a628f0;  1 drivers
v0x55a1f26f09a0_0 .net *"_s4", 0 0, L_0x55a1f3a626b0;  1 drivers
v0x55a1f26f0a70_0 .net *"_s6", 0 0, L_0x55a1f3a62720;  1 drivers
v0x55a1f26ede30_0 .net *"_s8", 0 0, L_0x55a1f3a627e0;  1 drivers
v0x55a1f26eda50_0 .net "a", 0 0, L_0x55a1f3a62a70;  1 drivers
v0x55a1f26edb10_0 .net "b", 0 0, L_0x55a1f3a62ba0;  1 drivers
v0x55a1f26eaaa0_0 .net "ca", 0 0, L_0x55a1f3a62960;  1 drivers
v0x55a1f26eab40_0 .net "cin", 0 0, L_0x55a1f3a62cd0;  1 drivers
v0x55a1f26f1dd0_0 .net "sum", 0 0, L_0x55a1f3a62640;  1 drivers
S_0x55a1f26f3200 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f26fcc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a62e00 .functor XOR 1, L_0x55a1f3a63390, L_0x55a1f3a634c0, C4<0>, C4<0>;
L_0x55a1f3a62e70 .functor XOR 1, L_0x55a1f3a62e00, L_0x55a1f3a63640, C4<0>, C4<0>;
L_0x55a1f3a62f30 .functor AND 1, L_0x55a1f3a63390, L_0x55a1f3a634c0, C4<1>, C4<1>;
L_0x55a1f3a63040 .functor AND 1, L_0x55a1f3a63390, L_0x55a1f3a63640, C4<1>, C4<1>;
L_0x55a1f3a63100 .functor OR 1, L_0x55a1f3a62f30, L_0x55a1f3a63040, C4<0>, C4<0>;
L_0x55a1f3a63210 .functor AND 1, L_0x55a1f3a63640, L_0x55a1f3a634c0, C4<1>, C4<1>;
L_0x55a1f3a63280 .functor OR 1, L_0x55a1f3a63100, L_0x55a1f3a63210, C4<0>, C4<0>;
v0x55a1f26eee80_0 .net *"_s0", 0 0, L_0x55a1f3a62e00;  1 drivers
v0x55a1f26eef40_0 .net *"_s10", 0 0, L_0x55a1f3a63210;  1 drivers
v0x55a1f26f02b0_0 .net *"_s4", 0 0, L_0x55a1f3a62f30;  1 drivers
v0x55a1f26f03a0_0 .net *"_s6", 0 0, L_0x55a1f3a63040;  1 drivers
v0x55a1f26ebf30_0 .net *"_s8", 0 0, L_0x55a1f3a63100;  1 drivers
v0x55a1f26ed360_0 .net "a", 0 0, L_0x55a1f3a63390;  1 drivers
v0x55a1f26ed420_0 .net "b", 0 0, L_0x55a1f3a634c0;  1 drivers
v0x55a1f26e9020_0 .net "ca", 0 0, L_0x55a1f3a63280;  1 drivers
v0x55a1f26e90c0_0 .net "cin", 0 0, L_0x55a1f3a63640;  1 drivers
v0x55a1f26ea460_0 .net "sum", 0 0, L_0x55a1f3a62e70;  1 drivers
S_0x55a1f26de800 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f26fcc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a63770 .functor XOR 1, L_0x55a1f3a63c10, L_0x55a1f3a63dd0, C4<0>, C4<0>;
L_0x55a1f3a637e0 .functor XOR 1, L_0x55a1f3a63770, L_0x55a1f3a63f90, C4<0>, C4<0>;
L_0x55a1f3a63850 .functor AND 1, L_0x55a1f3a63c10, L_0x55a1f3a63dd0, C4<1>, C4<1>;
L_0x55a1f3a638c0 .functor AND 1, L_0x55a1f3a63c10, L_0x55a1f3a63f90, C4<1>, C4<1>;
L_0x55a1f3a63980 .functor OR 1, L_0x55a1f3a63850, L_0x55a1f3a638c0, C4<0>, C4<0>;
L_0x55a1f3a63a90 .functor AND 1, L_0x55a1f3a63f90, L_0x55a1f3a63dd0, C4<1>, C4<1>;
L_0x55a1f3a63b00 .functor OR 1, L_0x55a1f3a63980, L_0x55a1f3a63a90, C4<0>, C4<0>;
v0x55a1f26e7290_0 .net *"_s0", 0 0, L_0x55a1f3a63770;  1 drivers
v0x55a1f26e7350_0 .net *"_s10", 0 0, L_0x55a1f3a63a90;  1 drivers
v0x55a1f26e6eb0_0 .net *"_s4", 0 0, L_0x55a1f3a63850;  1 drivers
v0x55a1f26e6fa0_0 .net *"_s6", 0 0, L_0x55a1f3a638c0;  1 drivers
v0x55a1f26de3e0_0 .net *"_s8", 0 0, L_0x55a1f3a63980;  1 drivers
v0x55a1f26e4340_0 .net "a", 0 0, L_0x55a1f3a63c10;  1 drivers
v0x55a1f26e4400_0 .net "b", 0 0, L_0x55a1f3a63dd0;  1 drivers
v0x55a1f26e3f60_0 .net "ca", 0 0, L_0x55a1f3a63b00;  1 drivers
v0x55a1f26e4020_0 .net "cin", 0 0, L_0x55a1f3a63f90;  1 drivers
v0x55a1f26e14a0_0 .net "sum", 0 0, L_0x55a1f3a637e0;  1 drivers
S_0x55a1f26e67c0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2710bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26cc200_0 .net "a", 3 0, L_0x55a1f3a66d90;  1 drivers
v0x55a1f26cc300_0 .net "b", 3 0, L_0x55a1f3a66e30;  1 drivers
v0x55a1f26c3730_0 .net "ca", 3 0, L_0x55a1f3a66c20;  1 drivers
v0x55a1f26c37f0_0 .net "cin", 3 0, L_0x55a1f3a66f20;  1 drivers
v0x55a1f26c9690_0 .net "sum", 3 0, L_0x55a1f3a66b80;  1 drivers
L_0x55a1f3a64bc0 .part L_0x55a1f3a66d90, 0, 1;
L_0x55a1f3a64cf0 .part L_0x55a1f3a66e30, 0, 1;
L_0x55a1f3a64e20 .part L_0x55a1f3a66f20, 0, 1;
L_0x55a1f3a653f0 .part L_0x55a1f3a66d90, 1, 1;
L_0x55a1f3a65520 .part L_0x55a1f3a66e30, 1, 1;
L_0x55a1f3a65650 .part L_0x55a1f3a66f20, 1, 1;
L_0x55a1f3a65d50 .part L_0x55a1f3a66d90, 2, 1;
L_0x55a1f3a65e80 .part L_0x55a1f3a66e30, 2, 1;
L_0x55a1f3a66000 .part L_0x55a1f3a66f20, 2, 1;
L_0x55a1f3a665d0 .part L_0x55a1f3a66d90, 3, 1;
L_0x55a1f3a66790 .part L_0x55a1f3a66e30, 3, 1;
L_0x55a1f3a66950 .part L_0x55a1f3a66f20, 3, 1;
L_0x55a1f3a66b80 .concat8 [ 1 1 1 1], L_0x55a1f3a646a0, L_0x55a1f3a64fc0, L_0x55a1f3a657f0, L_0x55a1f3a661a0;
L_0x55a1f3a66c20 .concat8 [ 1 1 1 1], L_0x55a1f3a64ab0, L_0x55a1f3a652e0, L_0x55a1f3a65c40, L_0x55a1f3a664c0;
S_0x55a1f26e2440 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f26e67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a64150 .functor XOR 1, L_0x55a1f3a64bc0, L_0x55a1f3a64cf0, C4<0>, C4<0>;
L_0x55a1f3a646a0 .functor XOR 1, L_0x55a1f3a64150, L_0x55a1f3a64e20, C4<0>, C4<0>;
L_0x55a1f3a64760 .functor AND 1, L_0x55a1f3a64bc0, L_0x55a1f3a64cf0, C4<1>, C4<1>;
L_0x55a1f3a64870 .functor AND 1, L_0x55a1f3a64bc0, L_0x55a1f3a64e20, C4<1>, C4<1>;
L_0x55a1f3a64930 .functor OR 1, L_0x55a1f3a64760, L_0x55a1f3a64870, C4<0>, C4<0>;
L_0x55a1f3a64a40 .functor AND 1, L_0x55a1f3a64e20, L_0x55a1f3a64cf0, C4<1>, C4<1>;
L_0x55a1f3a64ab0 .functor OR 1, L_0x55a1f3a64930, L_0x55a1f3a64a40, C4<0>, C4<0>;
v0x55a1f26e3870_0 .net *"_s0", 0 0, L_0x55a1f3a64150;  1 drivers
v0x55a1f26e3910_0 .net *"_s10", 0 0, L_0x55a1f3a64a40;  1 drivers
v0x55a1f26df4f0_0 .net *"_s4", 0 0, L_0x55a1f3a64760;  1 drivers
v0x55a1f26df5e0_0 .net *"_s6", 0 0, L_0x55a1f3a64870;  1 drivers
v0x55a1f26e0920_0 .net *"_s8", 0 0, L_0x55a1f3a64930;  1 drivers
v0x55a1f26dc540_0 .net "a", 0 0, L_0x55a1f3a64bc0;  1 drivers
v0x55a1f26dc600_0 .net "b", 0 0, L_0x55a1f3a64cf0;  1 drivers
v0x55a1f26dd970_0 .net "ca", 0 0, L_0x55a1f3a64ab0;  1 drivers
v0x55a1f26dda10_0 .net "cin", 0 0, L_0x55a1f3a64e20;  1 drivers
v0x55a1f26dae90_0 .net "sum", 0 0, L_0x55a1f3a646a0;  1 drivers
S_0x55a1f26cd920 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f26e67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a64f50 .functor XOR 1, L_0x55a1f3a653f0, L_0x55a1f3a65520, C4<0>, C4<0>;
L_0x55a1f3a64fc0 .functor XOR 1, L_0x55a1f3a64f50, L_0x55a1f3a65650, C4<0>, C4<0>;
L_0x55a1f3a65030 .functor AND 1, L_0x55a1f3a653f0, L_0x55a1f3a65520, C4<1>, C4<1>;
L_0x55a1f3a650a0 .functor AND 1, L_0x55a1f3a653f0, L_0x55a1f3a65650, C4<1>, C4<1>;
L_0x55a1f3a65160 .functor OR 1, L_0x55a1f3a65030, L_0x55a1f3a650a0, C4<0>, C4<0>;
L_0x55a1f3a65270 .functor AND 1, L_0x55a1f3a65650, L_0x55a1f3a65520, C4<1>, C4<1>;
L_0x55a1f3a652e0 .functor OR 1, L_0x55a1f3a65160, L_0x55a1f3a65270, C4<0>, C4<0>;
v0x55a1f26c0fd0_0 .net *"_s0", 0 0, L_0x55a1f3a64f50;  1 drivers
v0x55a1f26c1090_0 .net *"_s10", 0 0, L_0x55a1f3a65270;  1 drivers
v0x55a1f26d04a0_0 .net *"_s4", 0 0, L_0x55a1f3a65030;  1 drivers
v0x55a1f26d0590_0 .net *"_s6", 0 0, L_0x55a1f3a650a0;  1 drivers
v0x55a1f26d8f30_0 .net *"_s8", 0 0, L_0x55a1f3a65160;  1 drivers
v0x55a1f26d8b50_0 .net "a", 0 0, L_0x55a1f3a653f0;  1 drivers
v0x55a1f26d8c10_0 .net "b", 0 0, L_0x55a1f3a65520;  1 drivers
v0x55a1f26d0080_0 .net "ca", 0 0, L_0x55a1f3a652e0;  1 drivers
v0x55a1f26d0140_0 .net "cin", 0 0, L_0x55a1f3a65650;  1 drivers
v0x55a1f26d6090_0 .net "sum", 0 0, L_0x55a1f3a64fc0;  1 drivers
S_0x55a1f26d5c00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f26e67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a65780 .functor XOR 1, L_0x55a1f3a65d50, L_0x55a1f3a65e80, C4<0>, C4<0>;
L_0x55a1f3a657f0 .functor XOR 1, L_0x55a1f3a65780, L_0x55a1f3a66000, C4<0>, C4<0>;
L_0x55a1f3a658b0 .functor AND 1, L_0x55a1f3a65d50, L_0x55a1f3a65e80, C4<1>, C4<1>;
L_0x55a1f3a659c0 .functor AND 1, L_0x55a1f3a65d50, L_0x55a1f3a66000, C4<1>, C4<1>;
L_0x55a1f3a65a80 .functor OR 1, L_0x55a1f3a658b0, L_0x55a1f3a659c0, C4<0>, C4<0>;
L_0x55a1f3a65b90 .functor AND 1, L_0x55a1f3a66000, L_0x55a1f3a65e80, C4<1>, C4<1>;
L_0x55a1f3a65c40 .functor OR 1, L_0x55a1f3a65a80, L_0x55a1f3a65b90, C4<0>, C4<0>;
v0x55a1f26d3090_0 .net *"_s0", 0 0, L_0x55a1f3a65780;  1 drivers
v0x55a1f26d3150_0 .net *"_s10", 0 0, L_0x55a1f3a65b90;  1 drivers
v0x55a1f26d2cb0_0 .net *"_s4", 0 0, L_0x55a1f3a658b0;  1 drivers
v0x55a1f26d2da0_0 .net *"_s6", 0 0, L_0x55a1f3a659c0;  1 drivers
v0x55a1f26cfd00_0 .net *"_s8", 0 0, L_0x55a1f3a65a80;  1 drivers
v0x55a1f26d7030_0 .net "a", 0 0, L_0x55a1f3a65d50;  1 drivers
v0x55a1f26d70f0_0 .net "b", 0 0, L_0x55a1f3a65e80;  1 drivers
v0x55a1f26d8460_0 .net "ca", 0 0, L_0x55a1f3a65c40;  1 drivers
v0x55a1f26d8500_0 .net "cin", 0 0, L_0x55a1f3a66000;  1 drivers
v0x55a1f26d4190_0 .net "sum", 0 0, L_0x55a1f3a657f0;  1 drivers
S_0x55a1f26d5510 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f26e67c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a66130 .functor XOR 1, L_0x55a1f3a665d0, L_0x55a1f3a66790, C4<0>, C4<0>;
L_0x55a1f3a661a0 .functor XOR 1, L_0x55a1f3a66130, L_0x55a1f3a66950, C4<0>, C4<0>;
L_0x55a1f3a66210 .functor AND 1, L_0x55a1f3a665d0, L_0x55a1f3a66790, C4<1>, C4<1>;
L_0x55a1f3a66280 .functor AND 1, L_0x55a1f3a665d0, L_0x55a1f3a66950, C4<1>, C4<1>;
L_0x55a1f3a66340 .functor OR 1, L_0x55a1f3a66210, L_0x55a1f3a66280, C4<0>, C4<0>;
L_0x55a1f3a66450 .functor AND 1, L_0x55a1f3a66950, L_0x55a1f3a66790, C4<1>, C4<1>;
L_0x55a1f3a664c0 .functor OR 1, L_0x55a1f3a66340, L_0x55a1f3a66450, C4<0>, C4<0>;
v0x55a1f26d1190_0 .net *"_s0", 0 0, L_0x55a1f3a66130;  1 drivers
v0x55a1f26d1270_0 .net *"_s10", 0 0, L_0x55a1f3a66450;  1 drivers
v0x55a1f26d25c0_0 .net *"_s4", 0 0, L_0x55a1f3a66210;  1 drivers
v0x55a1f26d2680_0 .net *"_s6", 0 0, L_0x55a1f3a66280;  1 drivers
v0x55a1f26ce280_0 .net *"_s8", 0 0, L_0x55a1f3a66340;  1 drivers
v0x55a1f26cf610_0 .net "a", 0 0, L_0x55a1f3a665d0;  1 drivers
v0x55a1f26cf6d0_0 .net "b", 0 0, L_0x55a1f3a66790;  1 drivers
v0x55a1f26c3b50_0 .net "ca", 0 0, L_0x55a1f3a664c0;  1 drivers
v0x55a1f26c3bf0_0 .net "cin", 0 0, L_0x55a1f3a66950;  1 drivers
v0x55a1f26cc690_0 .net "sum", 0 0, L_0x55a1f3a661a0;  1 drivers
S_0x55a1f26c92b0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2710bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26aa7c0_0 .net "a", 3 0, L_0x55a1f3a69730;  1 drivers
v0x55a1f26aa8c0_0 .net "b", 3 0, L_0x55a1f3a69860;  1 drivers
v0x55a1f26b3250_0 .net "ca", 3 0, L_0x55a1f3a695c0;  1 drivers
v0x55a1f26b3310_0 .net "cin", 3 0, L_0x55a1f3a69990;  1 drivers
v0x55a1f26b2e70_0 .net "sum", 3 0, L_0x55a1f3a69520;  1 drivers
L_0x55a1f3a674e0 .part L_0x55a1f3a69730, 0, 1;
L_0x55a1f3a67610 .part L_0x55a1f3a69860, 0, 1;
L_0x55a1f3a67740 .part L_0x55a1f3a69990, 0, 1;
L_0x55a1f3a67d50 .part L_0x55a1f3a69730, 1, 1;
L_0x55a1f3a67e80 .part L_0x55a1f3a69860, 1, 1;
L_0x55a1f3a67fb0 .part L_0x55a1f3a69990, 1, 1;
L_0x55a1f3a686f0 .part L_0x55a1f3a69730, 2, 1;
L_0x55a1f3a68820 .part L_0x55a1f3a69860, 2, 1;
L_0x55a1f3a689a0 .part L_0x55a1f3a69990, 2, 1;
L_0x55a1f3a68f70 .part L_0x55a1f3a69730, 3, 1;
L_0x55a1f3a69130 .part L_0x55a1f3a69860, 3, 1;
L_0x55a1f3a692f0 .part L_0x55a1f3a69990, 3, 1;
L_0x55a1f3a69520 .concat8 [ 1 1 1 1], L_0x55a1f3a66fc0, L_0x55a1f3a678e0, L_0x55a1f3a68190, L_0x55a1f3a68b40;
L_0x55a1f3a695c0 .concat8 [ 1 1 1 1], L_0x55a1f3a673d0, L_0x55a1f3a67c40, L_0x55a1f3a685e0, L_0x55a1f3a68e60;
S_0x55a1f26c6740 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f26c92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a66b10 .functor XOR 1, L_0x55a1f3a674e0, L_0x55a1f3a67610, C4<0>, C4<0>;
L_0x55a1f3a66fc0 .functor XOR 1, L_0x55a1f3a66b10, L_0x55a1f3a67740, C4<0>, C4<0>;
L_0x55a1f3a67080 .functor AND 1, L_0x55a1f3a674e0, L_0x55a1f3a67610, C4<1>, C4<1>;
L_0x55a1f3a67190 .functor AND 1, L_0x55a1f3a674e0, L_0x55a1f3a67740, C4<1>, C4<1>;
L_0x55a1f3a67250 .functor OR 1, L_0x55a1f3a67080, L_0x55a1f3a67190, C4<0>, C4<0>;
L_0x55a1f3a67360 .functor AND 1, L_0x55a1f3a67740, L_0x55a1f3a67610, C4<1>, C4<1>;
L_0x55a1f3a673d0 .functor OR 1, L_0x55a1f3a67250, L_0x55a1f3a67360, C4<0>, C4<0>;
v0x55a1f26c6360_0 .net *"_s0", 0 0, L_0x55a1f3a66b10;  1 drivers
v0x55a1f26c6400_0 .net *"_s10", 0 0, L_0x55a1f3a67360;  1 drivers
v0x55a1f26c33b0_0 .net *"_s4", 0 0, L_0x55a1f3a67080;  1 drivers
v0x55a1f26c34a0_0 .net *"_s6", 0 0, L_0x55a1f3a67190;  1 drivers
v0x55a1f26ca6e0_0 .net *"_s8", 0 0, L_0x55a1f3a67250;  1 drivers
v0x55a1f26cbb10_0 .net "a", 0 0, L_0x55a1f3a674e0;  1 drivers
v0x55a1f26cbbd0_0 .net "b", 0 0, L_0x55a1f3a67610;  1 drivers
v0x55a1f26c7790_0 .net "ca", 0 0, L_0x55a1f3a673d0;  1 drivers
v0x55a1f26c7830_0 .net "cin", 0 0, L_0x55a1f3a67740;  1 drivers
v0x55a1f26c8c70_0 .net "sum", 0 0, L_0x55a1f3a66fc0;  1 drivers
S_0x55a1f26c4840 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f26c92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a67870 .functor XOR 1, L_0x55a1f3a67d50, L_0x55a1f3a67e80, C4<0>, C4<0>;
L_0x55a1f3a678e0 .functor XOR 1, L_0x55a1f3a67870, L_0x55a1f3a67fb0, C4<0>, C4<0>;
L_0x55a1f3a67950 .functor AND 1, L_0x55a1f3a67d50, L_0x55a1f3a67e80, C4<1>, C4<1>;
L_0x55a1f3a679c0 .functor AND 1, L_0x55a1f3a67d50, L_0x55a1f3a67fb0, C4<1>, C4<1>;
L_0x55a1f3a67a80 .functor OR 1, L_0x55a1f3a67950, L_0x55a1f3a679c0, C4<0>, C4<0>;
L_0x55a1f3a67b90 .functor AND 1, L_0x55a1f3a67fb0, L_0x55a1f3a67e80, C4<1>, C4<1>;
L_0x55a1f3a67c40 .functor OR 1, L_0x55a1f3a67a80, L_0x55a1f3a67b90, C4<0>, C4<0>;
v0x55a1f26c5c70_0 .net *"_s0", 0 0, L_0x55a1f3a67870;  1 drivers
v0x55a1f26c5d30_0 .net *"_s10", 0 0, L_0x55a1f3a67b90;  1 drivers
v0x55a1f26c1930_0 .net *"_s4", 0 0, L_0x55a1f3a67950;  1 drivers
v0x55a1f26c1a20_0 .net *"_s6", 0 0, L_0x55a1f3a679c0;  1 drivers
v0x55a1f26c2cc0_0 .net *"_s8", 0 0, L_0x55a1f3a67a80;  1 drivers
v0x55a1f26b7200_0 .net "a", 0 0, L_0x55a1f3a67d50;  1 drivers
v0x55a1f26b72c0_0 .net "b", 0 0, L_0x55a1f3a67e80;  1 drivers
v0x55a1f26bfc90_0 .net "ca", 0 0, L_0x55a1f3a67c40;  1 drivers
v0x55a1f26bfd50_0 .net "cin", 0 0, L_0x55a1f3a67fb0;  1 drivers
v0x55a1f26bf960_0 .net "sum", 0 0, L_0x55a1f3a678e0;  1 drivers
S_0x55a1f26b6de0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f26c92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a68120 .functor XOR 1, L_0x55a1f3a686f0, L_0x55a1f3a68820, C4<0>, C4<0>;
L_0x55a1f3a68190 .functor XOR 1, L_0x55a1f3a68120, L_0x55a1f3a689a0, C4<0>, C4<0>;
L_0x55a1f3a68250 .functor AND 1, L_0x55a1f3a686f0, L_0x55a1f3a68820, C4<1>, C4<1>;
L_0x55a1f3a68360 .functor AND 1, L_0x55a1f3a686f0, L_0x55a1f3a689a0, C4<1>, C4<1>;
L_0x55a1f3a68420 .functor OR 1, L_0x55a1f3a68250, L_0x55a1f3a68360, C4<0>, C4<0>;
L_0x55a1f3a68530 .functor AND 1, L_0x55a1f3a689a0, L_0x55a1f3a68820, C4<1>, C4<1>;
L_0x55a1f3a685e0 .functor OR 1, L_0x55a1f3a68420, L_0x55a1f3a68530, C4<0>, C4<0>;
v0x55a1f26bcd40_0 .net *"_s0", 0 0, L_0x55a1f3a68120;  1 drivers
v0x55a1f26bce00_0 .net *"_s10", 0 0, L_0x55a1f3a68530;  1 drivers
v0x55a1f26bc960_0 .net *"_s4", 0 0, L_0x55a1f3a68250;  1 drivers
v0x55a1f26bca50_0 .net *"_s6", 0 0, L_0x55a1f3a68360;  1 drivers
v0x55a1f26b9df0_0 .net *"_s8", 0 0, L_0x55a1f3a68420;  1 drivers
v0x55a1f26b9a10_0 .net "a", 0 0, L_0x55a1f3a686f0;  1 drivers
v0x55a1f26b9ad0_0 .net "b", 0 0, L_0x55a1f3a68820;  1 drivers
v0x55a1f26b6a60_0 .net "ca", 0 0, L_0x55a1f3a685e0;  1 drivers
v0x55a1f26b6b00_0 .net "cin", 0 0, L_0x55a1f3a689a0;  1 drivers
v0x55a1f26bde40_0 .net "sum", 0 0, L_0x55a1f3a68190;  1 drivers
S_0x55a1f26bf1c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f26c92b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a68ad0 .functor XOR 1, L_0x55a1f3a68f70, L_0x55a1f3a69130, C4<0>, C4<0>;
L_0x55a1f3a68b40 .functor XOR 1, L_0x55a1f3a68ad0, L_0x55a1f3a692f0, C4<0>, C4<0>;
L_0x55a1f3a68bb0 .functor AND 1, L_0x55a1f3a68f70, L_0x55a1f3a69130, C4<1>, C4<1>;
L_0x55a1f3a68c20 .functor AND 1, L_0x55a1f3a68f70, L_0x55a1f3a692f0, C4<1>, C4<1>;
L_0x55a1f3a68ce0 .functor OR 1, L_0x55a1f3a68bb0, L_0x55a1f3a68c20, C4<0>, C4<0>;
L_0x55a1f3a68df0 .functor AND 1, L_0x55a1f3a692f0, L_0x55a1f3a69130, C4<1>, C4<1>;
L_0x55a1f3a68e60 .functor OR 1, L_0x55a1f3a68ce0, L_0x55a1f3a68df0, C4<0>, C4<0>;
v0x55a1f26bae40_0 .net *"_s0", 0 0, L_0x55a1f3a68ad0;  1 drivers
v0x55a1f26baf20_0 .net *"_s10", 0 0, L_0x55a1f3a68df0;  1 drivers
v0x55a1f26bc270_0 .net *"_s4", 0 0, L_0x55a1f3a68bb0;  1 drivers
v0x55a1f26bc330_0 .net *"_s6", 0 0, L_0x55a1f3a68c20;  1 drivers
v0x55a1f26b7ef0_0 .net *"_s8", 0 0, L_0x55a1f3a68ce0;  1 drivers
v0x55a1f26b9320_0 .net "a", 0 0, L_0x55a1f3a68f70;  1 drivers
v0x55a1f26b93e0_0 .net "b", 0 0, L_0x55a1f3a69130;  1 drivers
v0x55a1f26b4fe0_0 .net "ca", 0 0, L_0x55a1f3a68e60;  1 drivers
v0x55a1f26b5080_0 .net "cin", 0 0, L_0x55a1f3a692f0;  1 drivers
v0x55a1f26b6420_0 .net "sum", 0 0, L_0x55a1f3a68b40;  1 drivers
S_0x55a1f26ad3b0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f270f820;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2651ce0_0 .net "a", 15 0, L_0x55a1f3a74c40;  1 drivers
v0x55a1f2651dc0_0 .net "b", 15 0, L_0x55a1f3a74d30;  1 drivers
v0x55a1f2653110_0 .net "ca", 15 0, L_0x55a1f3a749e0;  1 drivers
v0x55a1f26531d0_0 .net "cin", 15 0, L_0x55a1f3a74e20;  1 drivers
v0x55a1f264ed90_0 .net "sum", 15 0, L_0x55a1f3a74940;  1 drivers
L_0x55a1f3a6c750 .part L_0x55a1f3a74c40, 0, 4;
L_0x55a1f3a6c7f0 .part L_0x55a1f3a74d30, 0, 4;
L_0x55a1f3a6c890 .part L_0x55a1f3a74e20, 0, 4;
L_0x55a1f3a6f0e0 .part L_0x55a1f3a74c40, 4, 4;
L_0x55a1f3a6f1d0 .part L_0x55a1f3a74d30, 4, 4;
L_0x55a1f3a6f2c0 .part L_0x55a1f3a74e20, 4, 4;
L_0x55a1f3a71ba0 .part L_0x55a1f3a74c40, 8, 4;
L_0x55a1f3a71c40 .part L_0x55a1f3a74d30, 8, 4;
L_0x55a1f3a71d30 .part L_0x55a1f3a74e20, 8, 4;
L_0x55a1f3a74540 .part L_0x55a1f3a74c40, 12, 4;
L_0x55a1f3a74670 .part L_0x55a1f3a74d30, 12, 4;
L_0x55a1f3a747a0 .part L_0x55a1f3a74e20, 12, 4;
L_0x55a1f3a74940 .concat8 [ 4 4 4 4], L_0x55a1f3a6c540, L_0x55a1f3a6eed0, L_0x55a1f3a71990, L_0x55a1f3a74330;
L_0x55a1f3a749e0 .concat8 [ 4 4 4 4], L_0x55a1f3a6c5e0, L_0x55a1f3a6ef70, L_0x55a1f3a71a30, L_0x55a1f3a743d0;
S_0x55a1f26acfd0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f26ad3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f269c3d0_0 .net "a", 3 0, L_0x55a1f3a6c750;  1 drivers
v0x55a1f269c4d0_0 .net "b", 3 0, L_0x55a1f3a6c7f0;  1 drivers
v0x55a1f2690910_0 .net "ca", 3 0, L_0x55a1f3a6c5e0;  1 drivers
v0x55a1f26909d0_0 .net "cin", 3 0, L_0x55a1f3a6c890;  1 drivers
v0x55a1f26993a0_0 .net "sum", 3 0, L_0x55a1f3a6c540;  1 drivers
L_0x55a1f3a6a500 .part L_0x55a1f3a6c750, 0, 1;
L_0x55a1f3a6a630 .part L_0x55a1f3a6c7f0, 0, 1;
L_0x55a1f3a6a760 .part L_0x55a1f3a6c890, 0, 1;
L_0x55a1f3a6ad70 .part L_0x55a1f3a6c750, 1, 1;
L_0x55a1f3a6aea0 .part L_0x55a1f3a6c7f0, 1, 1;
L_0x55a1f3a6afd0 .part L_0x55a1f3a6c890, 1, 1;
L_0x55a1f3a6b710 .part L_0x55a1f3a6c750, 2, 1;
L_0x55a1f3a6b840 .part L_0x55a1f3a6c7f0, 2, 1;
L_0x55a1f3a6b9c0 .part L_0x55a1f3a6c890, 2, 1;
L_0x55a1f3a6bf90 .part L_0x55a1f3a6c750, 3, 1;
L_0x55a1f3a6c150 .part L_0x55a1f3a6c7f0, 3, 1;
L_0x55a1f3a6c310 .part L_0x55a1f3a6c890, 3, 1;
L_0x55a1f3a6c540 .concat8 [ 1 1 1 1], L_0x55a1f3a694b0, L_0x55a1f3a6a900, L_0x55a1f3a6b1b0, L_0x55a1f3a6bb60;
L_0x55a1f3a6c5e0 .concat8 [ 1 1 1 1], L_0x55a1f3a6a3f0, L_0x55a1f3a6ac60, L_0x55a1f3a6b600, L_0x55a1f3a6be80;
S_0x55a1f26aa020 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f26acfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a69ac0 .functor XOR 1, L_0x55a1f3a6a500, L_0x55a1f3a6a630, C4<0>, C4<0>;
L_0x55a1f3a694b0 .functor XOR 1, L_0x55a1f3a69ac0, L_0x55a1f3a6a760, C4<0>, C4<0>;
L_0x55a1f3a6a060 .functor AND 1, L_0x55a1f3a6a500, L_0x55a1f3a6a630, C4<1>, C4<1>;
L_0x55a1f3a6a170 .functor AND 1, L_0x55a1f3a6a500, L_0x55a1f3a6a760, C4<1>, C4<1>;
L_0x55a1f3a6a230 .functor OR 1, L_0x55a1f3a6a060, L_0x55a1f3a6a170, C4<0>, C4<0>;
L_0x55a1f3a6a340 .functor AND 1, L_0x55a1f3a6a760, L_0x55a1f3a6a630, C4<1>, C4<1>;
L_0x55a1f3a6a3f0 .functor OR 1, L_0x55a1f3a6a230, L_0x55a1f3a6a340, C4<0>, C4<0>;
v0x55a1f26b1350_0 .net *"_s0", 0 0, L_0x55a1f3a69ac0;  1 drivers
v0x55a1f26b13f0_0 .net *"_s10", 0 0, L_0x55a1f3a6a340;  1 drivers
v0x55a1f26b2780_0 .net *"_s4", 0 0, L_0x55a1f3a6a060;  1 drivers
v0x55a1f26b2870_0 .net *"_s6", 0 0, L_0x55a1f3a6a170;  1 drivers
v0x55a1f26ae400_0 .net *"_s8", 0 0, L_0x55a1f3a6a230;  1 drivers
v0x55a1f26af830_0 .net "a", 0 0, L_0x55a1f3a6a500;  1 drivers
v0x55a1f26af8f0_0 .net "b", 0 0, L_0x55a1f3a6a630;  1 drivers
v0x55a1f26ab4b0_0 .net "ca", 0 0, L_0x55a1f3a6a3f0;  1 drivers
v0x55a1f26ab550_0 .net "cin", 0 0, L_0x55a1f3a6a760;  1 drivers
v0x55a1f26ac8e0_0 .net "sum", 0 0, L_0x55a1f3a694b0;  1 drivers
S_0x55a1f26a85a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f26acfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6a890 .functor XOR 1, L_0x55a1f3a6ad70, L_0x55a1f3a6aea0, C4<0>, C4<0>;
L_0x55a1f3a6a900 .functor XOR 1, L_0x55a1f3a6a890, L_0x55a1f3a6afd0, C4<0>, C4<0>;
L_0x55a1f3a6a970 .functor AND 1, L_0x55a1f3a6ad70, L_0x55a1f3a6aea0, C4<1>, C4<1>;
L_0x55a1f3a6a9e0 .functor AND 1, L_0x55a1f3a6ad70, L_0x55a1f3a6afd0, C4<1>, C4<1>;
L_0x55a1f3a6aaa0 .functor OR 1, L_0x55a1f3a6a970, L_0x55a1f3a6a9e0, C4<0>, C4<0>;
L_0x55a1f3a6abb0 .functor AND 1, L_0x55a1f3a6afd0, L_0x55a1f3a6aea0, C4<1>, C4<1>;
L_0x55a1f3a6ac60 .functor OR 1, L_0x55a1f3a6aaa0, L_0x55a1f3a6abb0, C4<0>, C4<0>;
v0x55a1f26a9930_0 .net *"_s0", 0 0, L_0x55a1f3a6a890;  1 drivers
v0x55a1f26a9a10_0 .net *"_s10", 0 0, L_0x55a1f3a6abb0;  1 drivers
v0x55a1f26a7030_0 .net *"_s4", 0 0, L_0x55a1f3a6a970;  1 drivers
v0x55a1f26a7100_0 .net *"_s6", 0 0, L_0x55a1f3a6a9e0;  1 drivers
v0x55a1f269a6e0_0 .net *"_s8", 0 0, L_0x55a1f3a6aaa0;  1 drivers
v0x55a1f269a7c0_0 .net "a", 0 0, L_0x55a1f3a6ad70;  1 drivers
v0x55a1f268dd90_0 .net "b", 0 0, L_0x55a1f3a6aea0;  1 drivers
v0x55a1f268de50_0 .net "ca", 0 0, L_0x55a1f3a6ac60;  1 drivers
v0x55a1f269d260_0 .net "cin", 0 0, L_0x55a1f3a6afd0;  1 drivers
v0x55a1f26a5cf0_0 .net "sum", 0 0, L_0x55a1f3a6a900;  1 drivers
S_0x55a1f26a5910 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f26acfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6b140 .functor XOR 1, L_0x55a1f3a6b710, L_0x55a1f3a6b840, C4<0>, C4<0>;
L_0x55a1f3a6b1b0 .functor XOR 1, L_0x55a1f3a6b140, L_0x55a1f3a6b9c0, C4<0>, C4<0>;
L_0x55a1f3a6b270 .functor AND 1, L_0x55a1f3a6b710, L_0x55a1f3a6b840, C4<1>, C4<1>;
L_0x55a1f3a6b380 .functor AND 1, L_0x55a1f3a6b710, L_0x55a1f3a6b9c0, C4<1>, C4<1>;
L_0x55a1f3a6b440 .functor OR 1, L_0x55a1f3a6b270, L_0x55a1f3a6b380, C4<0>, C4<0>;
L_0x55a1f3a6b550 .functor AND 1, L_0x55a1f3a6b9c0, L_0x55a1f3a6b840, C4<1>, C4<1>;
L_0x55a1f3a6b600 .functor OR 1, L_0x55a1f3a6b440, L_0x55a1f3a6b550, C4<0>, C4<0>;
v0x55a1f269ce40_0 .net *"_s0", 0 0, L_0x55a1f3a6b140;  1 drivers
v0x55a1f269cf00_0 .net *"_s10", 0 0, L_0x55a1f3a6b550;  1 drivers
v0x55a1f26a2da0_0 .net *"_s4", 0 0, L_0x55a1f3a6b270;  1 drivers
v0x55a1f26a2e90_0 .net *"_s6", 0 0, L_0x55a1f3a6b380;  1 drivers
v0x55a1f26a29c0_0 .net *"_s8", 0 0, L_0x55a1f3a6b440;  1 drivers
v0x55a1f269fe50_0 .net "a", 0 0, L_0x55a1f3a6b710;  1 drivers
v0x55a1f269ff10_0 .net "b", 0 0, L_0x55a1f3a6b840;  1 drivers
v0x55a1f269fa70_0 .net "ca", 0 0, L_0x55a1f3a6b600;  1 drivers
v0x55a1f269fb10_0 .net "cin", 0 0, L_0x55a1f3a6b9c0;  1 drivers
v0x55a1f269cb70_0 .net "sum", 0 0, L_0x55a1f3a6b1b0;  1 drivers
S_0x55a1f26a3df0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f26acfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6baf0 .functor XOR 1, L_0x55a1f3a6bf90, L_0x55a1f3a6c150, C4<0>, C4<0>;
L_0x55a1f3a6bb60 .functor XOR 1, L_0x55a1f3a6baf0, L_0x55a1f3a6c310, C4<0>, C4<0>;
L_0x55a1f3a6bbd0 .functor AND 1, L_0x55a1f3a6bf90, L_0x55a1f3a6c150, C4<1>, C4<1>;
L_0x55a1f3a6bc40 .functor AND 1, L_0x55a1f3a6bf90, L_0x55a1f3a6c310, C4<1>, C4<1>;
L_0x55a1f3a6bd00 .functor OR 1, L_0x55a1f3a6bbd0, L_0x55a1f3a6bc40, C4<0>, C4<0>;
L_0x55a1f3a6be10 .functor AND 1, L_0x55a1f3a6c310, L_0x55a1f3a6c150, C4<1>, C4<1>;
L_0x55a1f3a6be80 .functor OR 1, L_0x55a1f3a6bd00, L_0x55a1f3a6be10, C4<0>, C4<0>;
v0x55a1f26a5220_0 .net *"_s0", 0 0, L_0x55a1f3a6baf0;  1 drivers
v0x55a1f26a5300_0 .net *"_s10", 0 0, L_0x55a1f3a6be10;  1 drivers
v0x55a1f26a0ea0_0 .net *"_s4", 0 0, L_0x55a1f3a6bbd0;  1 drivers
v0x55a1f26a0f60_0 .net *"_s6", 0 0, L_0x55a1f3a6bc40;  1 drivers
v0x55a1f26a22d0_0 .net *"_s8", 0 0, L_0x55a1f3a6bd00;  1 drivers
v0x55a1f269df50_0 .net "a", 0 0, L_0x55a1f3a6bf90;  1 drivers
v0x55a1f269e010_0 .net "b", 0 0, L_0x55a1f3a6c150;  1 drivers
v0x55a1f269f380_0 .net "ca", 0 0, L_0x55a1f3a6be80;  1 drivers
v0x55a1f269f420_0 .net "cin", 0 0, L_0x55a1f3a6c310;  1 drivers
v0x55a1f269b0f0_0 .net "sum", 0 0, L_0x55a1f3a6bb60;  1 drivers
S_0x55a1f2698fc0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f26ad3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f26860e0_0 .net "a", 3 0, L_0x55a1f3a6f0e0;  1 drivers
v0x55a1f26861e0_0 .net "b", 3 0, L_0x55a1f3a6f1d0;  1 drivers
v0x55a1f2681da0_0 .net "ca", 3 0, L_0x55a1f3a6ef70;  1 drivers
v0x55a1f2681e60_0 .net "cin", 3 0, L_0x55a1f3a6f2c0;  1 drivers
v0x55a1f2683130_0 .net "sum", 3 0, L_0x55a1f3a6eed0;  1 drivers
L_0x55a1f3a6ce90 .part L_0x55a1f3a6f0e0, 0, 1;
L_0x55a1f3a6cfc0 .part L_0x55a1f3a6f1d0, 0, 1;
L_0x55a1f3a6d0f0 .part L_0x55a1f3a6f2c0, 0, 1;
L_0x55a1f3a6d700 .part L_0x55a1f3a6f0e0, 1, 1;
L_0x55a1f3a6d830 .part L_0x55a1f3a6f1d0, 1, 1;
L_0x55a1f3a6d960 .part L_0x55a1f3a6f2c0, 1, 1;
L_0x55a1f3a6e0a0 .part L_0x55a1f3a6f0e0, 2, 1;
L_0x55a1f3a6e1d0 .part L_0x55a1f3a6f1d0, 2, 1;
L_0x55a1f3a6e350 .part L_0x55a1f3a6f2c0, 2, 1;
L_0x55a1f3a6e920 .part L_0x55a1f3a6f0e0, 3, 1;
L_0x55a1f3a6eae0 .part L_0x55a1f3a6f1d0, 3, 1;
L_0x55a1f3a6eca0 .part L_0x55a1f3a6f2c0, 3, 1;
L_0x55a1f3a6eed0 .concat8 [ 1 1 1 1], L_0x55a1f3a6c930, L_0x55a1f3a6d290, L_0x55a1f3a6db40, L_0x55a1f3a6e4f0;
L_0x55a1f3a6ef70 .concat8 [ 1 1 1 1], L_0x55a1f3a6cd80, L_0x55a1f3a6d5f0, L_0x55a1f3a6df90, L_0x55a1f3a6e810;
S_0x55a1f26904f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2698fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6c4d0 .functor XOR 1, L_0x55a1f3a6ce90, L_0x55a1f3a6cfc0, C4<0>, C4<0>;
L_0x55a1f3a6c930 .functor XOR 1, L_0x55a1f3a6c4d0, L_0x55a1f3a6d0f0, C4<0>, C4<0>;
L_0x55a1f3a6c9f0 .functor AND 1, L_0x55a1f3a6ce90, L_0x55a1f3a6cfc0, C4<1>, C4<1>;
L_0x55a1f3a6cb00 .functor AND 1, L_0x55a1f3a6ce90, L_0x55a1f3a6d0f0, C4<1>, C4<1>;
L_0x55a1f3a6cbc0 .functor OR 1, L_0x55a1f3a6c9f0, L_0x55a1f3a6cb00, C4<0>, C4<0>;
L_0x55a1f3a6ccd0 .functor AND 1, L_0x55a1f3a6d0f0, L_0x55a1f3a6cfc0, C4<1>, C4<1>;
L_0x55a1f3a6cd80 .functor OR 1, L_0x55a1f3a6cbc0, L_0x55a1f3a6ccd0, C4<0>, C4<0>;
v0x55a1f2696450_0 .net *"_s0", 0 0, L_0x55a1f3a6c4d0;  1 drivers
v0x55a1f26964f0_0 .net *"_s10", 0 0, L_0x55a1f3a6ccd0;  1 drivers
v0x55a1f2696070_0 .net *"_s4", 0 0, L_0x55a1f3a6c9f0;  1 drivers
v0x55a1f2696160_0 .net *"_s6", 0 0, L_0x55a1f3a6cb00;  1 drivers
v0x55a1f2693500_0 .net *"_s8", 0 0, L_0x55a1f3a6cbc0;  1 drivers
v0x55a1f2693120_0 .net "a", 0 0, L_0x55a1f3a6ce90;  1 drivers
v0x55a1f26931e0_0 .net "b", 0 0, L_0x55a1f3a6cfc0;  1 drivers
v0x55a1f2690170_0 .net "ca", 0 0, L_0x55a1f3a6cd80;  1 drivers
v0x55a1f2690210_0 .net "cin", 0 0, L_0x55a1f3a6d0f0;  1 drivers
v0x55a1f2697550_0 .net "sum", 0 0, L_0x55a1f3a6c930;  1 drivers
S_0x55a1f26988d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2698fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6d220 .functor XOR 1, L_0x55a1f3a6d700, L_0x55a1f3a6d830, C4<0>, C4<0>;
L_0x55a1f3a6d290 .functor XOR 1, L_0x55a1f3a6d220, L_0x55a1f3a6d960, C4<0>, C4<0>;
L_0x55a1f3a6d300 .functor AND 1, L_0x55a1f3a6d700, L_0x55a1f3a6d830, C4<1>, C4<1>;
L_0x55a1f3a6d370 .functor AND 1, L_0x55a1f3a6d700, L_0x55a1f3a6d960, C4<1>, C4<1>;
L_0x55a1f3a6d430 .functor OR 1, L_0x55a1f3a6d300, L_0x55a1f3a6d370, C4<0>, C4<0>;
L_0x55a1f3a6d540 .functor AND 1, L_0x55a1f3a6d960, L_0x55a1f3a6d830, C4<1>, C4<1>;
L_0x55a1f3a6d5f0 .functor OR 1, L_0x55a1f3a6d430, L_0x55a1f3a6d540, C4<0>, C4<0>;
v0x55a1f2694550_0 .net *"_s0", 0 0, L_0x55a1f3a6d220;  1 drivers
v0x55a1f2694610_0 .net *"_s10", 0 0, L_0x55a1f3a6d540;  1 drivers
v0x55a1f2695980_0 .net *"_s4", 0 0, L_0x55a1f3a6d300;  1 drivers
v0x55a1f2695a70_0 .net *"_s6", 0 0, L_0x55a1f3a6d370;  1 drivers
v0x55a1f2691600_0 .net *"_s8", 0 0, L_0x55a1f3a6d430;  1 drivers
v0x55a1f2692a30_0 .net "a", 0 0, L_0x55a1f3a6d700;  1 drivers
v0x55a1f2692af0_0 .net "b", 0 0, L_0x55a1f3a6d830;  1 drivers
v0x55a1f268e6f0_0 .net "ca", 0 0, L_0x55a1f3a6d5f0;  1 drivers
v0x55a1f268e7b0_0 .net "cin", 0 0, L_0x55a1f3a6d960;  1 drivers
v0x55a1f268fb30_0 .net "sum", 0 0, L_0x55a1f3a6d290;  1 drivers
S_0x55a1f2683fc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2698fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6dad0 .functor XOR 1, L_0x55a1f3a6e0a0, L_0x55a1f3a6e1d0, C4<0>, C4<0>;
L_0x55a1f3a6db40 .functor XOR 1, L_0x55a1f3a6dad0, L_0x55a1f3a6e350, C4<0>, C4<0>;
L_0x55a1f3a6dc00 .functor AND 1, L_0x55a1f3a6e0a0, L_0x55a1f3a6e1d0, C4<1>, C4<1>;
L_0x55a1f3a6dd10 .functor AND 1, L_0x55a1f3a6e0a0, L_0x55a1f3a6e350, C4<1>, C4<1>;
L_0x55a1f3a6ddd0 .functor OR 1, L_0x55a1f3a6dc00, L_0x55a1f3a6dd10, C4<0>, C4<0>;
L_0x55a1f3a6dee0 .functor AND 1, L_0x55a1f3a6e350, L_0x55a1f3a6e1d0, C4<1>, C4<1>;
L_0x55a1f3a6df90 .functor OR 1, L_0x55a1f3a6ddd0, L_0x55a1f3a6dee0, C4<0>, C4<0>;
v0x55a1f268ca50_0 .net *"_s0", 0 0, L_0x55a1f3a6dad0;  1 drivers
v0x55a1f268cb10_0 .net *"_s10", 0 0, L_0x55a1f3a6dee0;  1 drivers
v0x55a1f268c670_0 .net *"_s4", 0 0, L_0x55a1f3a6dc00;  1 drivers
v0x55a1f268c760_0 .net *"_s6", 0 0, L_0x55a1f3a6dd10;  1 drivers
v0x55a1f2683ba0_0 .net *"_s8", 0 0, L_0x55a1f3a6ddd0;  1 drivers
v0x55a1f2689b00_0 .net "a", 0 0, L_0x55a1f3a6e0a0;  1 drivers
v0x55a1f2689bc0_0 .net "b", 0 0, L_0x55a1f3a6e1d0;  1 drivers
v0x55a1f2689720_0 .net "ca", 0 0, L_0x55a1f3a6df90;  1 drivers
v0x55a1f26897c0_0 .net "cin", 0 0, L_0x55a1f3a6e350;  1 drivers
v0x55a1f2686c60_0 .net "sum", 0 0, L_0x55a1f3a6db40;  1 drivers
S_0x55a1f26867d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2698fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6e480 .functor XOR 1, L_0x55a1f3a6e920, L_0x55a1f3a6eae0, C4<0>, C4<0>;
L_0x55a1f3a6e4f0 .functor XOR 1, L_0x55a1f3a6e480, L_0x55a1f3a6eca0, C4<0>, C4<0>;
L_0x55a1f3a6e560 .functor AND 1, L_0x55a1f3a6e920, L_0x55a1f3a6eae0, C4<1>, C4<1>;
L_0x55a1f3a6e5d0 .functor AND 1, L_0x55a1f3a6e920, L_0x55a1f3a6eca0, C4<1>, C4<1>;
L_0x55a1f3a6e690 .functor OR 1, L_0x55a1f3a6e560, L_0x55a1f3a6e5d0, C4<0>, C4<0>;
L_0x55a1f3a6e7a0 .functor AND 1, L_0x55a1f3a6eca0, L_0x55a1f3a6eae0, C4<1>, C4<1>;
L_0x55a1f3a6e810 .functor OR 1, L_0x55a1f3a6e690, L_0x55a1f3a6e7a0, C4<0>, C4<0>;
v0x55a1f2683820_0 .net *"_s0", 0 0, L_0x55a1f3a6e480;  1 drivers
v0x55a1f2683900_0 .net *"_s10", 0 0, L_0x55a1f3a6e7a0;  1 drivers
v0x55a1f268ab50_0 .net *"_s4", 0 0, L_0x55a1f3a6e560;  1 drivers
v0x55a1f268ac10_0 .net *"_s6", 0 0, L_0x55a1f3a6e5d0;  1 drivers
v0x55a1f268bf80_0 .net *"_s8", 0 0, L_0x55a1f3a6e690;  1 drivers
v0x55a1f2687c00_0 .net "a", 0 0, L_0x55a1f3a6e920;  1 drivers
v0x55a1f2687cc0_0 .net "b", 0 0, L_0x55a1f3a6eae0;  1 drivers
v0x55a1f2689030_0 .net "ca", 0 0, L_0x55a1f3a6e810;  1 drivers
v0x55a1f26890d0_0 .net "cin", 0 0, L_0x55a1f3a6eca0;  1 drivers
v0x55a1f2684d60_0 .net "sum", 0 0, L_0x55a1f3a6e4f0;  1 drivers
S_0x55a1f2677580 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f26ad3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f266f300_0 .net "a", 3 0, L_0x55a1f3a71ba0;  1 drivers
v0x55a1f266f400_0 .net "b", 3 0, L_0x55a1f3a71c40;  1 drivers
v0x55a1f266af80_0 .net "ca", 3 0, L_0x55a1f3a71a30;  1 drivers
v0x55a1f266b040_0 .net "cin", 3 0, L_0x55a1f3a71d30;  1 drivers
v0x55a1f266c3b0_0 .net "sum", 3 0, L_0x55a1f3a71990;  1 drivers
L_0x55a1f3a6f950 .part L_0x55a1f3a71ba0, 0, 1;
L_0x55a1f3a6fa80 .part L_0x55a1f3a71c40, 0, 1;
L_0x55a1f3a6fbb0 .part L_0x55a1f3a71d30, 0, 1;
L_0x55a1f3a701c0 .part L_0x55a1f3a71ba0, 1, 1;
L_0x55a1f3a702f0 .part L_0x55a1f3a71c40, 1, 1;
L_0x55a1f3a70420 .part L_0x55a1f3a71d30, 1, 1;
L_0x55a1f3a70b60 .part L_0x55a1f3a71ba0, 2, 1;
L_0x55a1f3a70c90 .part L_0x55a1f3a71c40, 2, 1;
L_0x55a1f3a70e10 .part L_0x55a1f3a71d30, 2, 1;
L_0x55a1f3a713e0 .part L_0x55a1f3a71ba0, 3, 1;
L_0x55a1f3a715a0 .part L_0x55a1f3a71c40, 3, 1;
L_0x55a1f3a71760 .part L_0x55a1f3a71d30, 3, 1;
L_0x55a1f3a71990 .concat8 [ 1 1 1 1], L_0x55a1f3a6f3f0, L_0x55a1f3a6fd50, L_0x55a1f3a70600, L_0x55a1f3a70fb0;
L_0x55a1f3a71a30 .concat8 [ 1 1 1 1], L_0x55a1f3a6f840, L_0x55a1f3a700b0, L_0x55a1f3a70a50, L_0x55a1f3a712d0;
S_0x55a1f2680010 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2677580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6ee60 .functor XOR 1, L_0x55a1f3a6f950, L_0x55a1f3a6fa80, C4<0>, C4<0>;
L_0x55a1f3a6f3f0 .functor XOR 1, L_0x55a1f3a6ee60, L_0x55a1f3a6fbb0, C4<0>, C4<0>;
L_0x55a1f3a6f4b0 .functor AND 1, L_0x55a1f3a6f950, L_0x55a1f3a6fa80, C4<1>, C4<1>;
L_0x55a1f3a6f5c0 .functor AND 1, L_0x55a1f3a6f950, L_0x55a1f3a6fbb0, C4<1>, C4<1>;
L_0x55a1f3a6f680 .functor OR 1, L_0x55a1f3a6f4b0, L_0x55a1f3a6f5c0, C4<0>, C4<0>;
L_0x55a1f3a6f790 .functor AND 1, L_0x55a1f3a6fbb0, L_0x55a1f3a6fa80, C4<1>, C4<1>;
L_0x55a1f3a6f840 .functor OR 1, L_0x55a1f3a6f680, L_0x55a1f3a6f790, C4<0>, C4<0>;
v0x55a1f267fc30_0 .net *"_s0", 0 0, L_0x55a1f3a6ee60;  1 drivers
v0x55a1f267fcd0_0 .net *"_s10", 0 0, L_0x55a1f3a6f790;  1 drivers
v0x55a1f2677160_0 .net *"_s4", 0 0, L_0x55a1f3a6f4b0;  1 drivers
v0x55a1f2677250_0 .net *"_s6", 0 0, L_0x55a1f3a6f5c0;  1 drivers
v0x55a1f267d0c0_0 .net *"_s8", 0 0, L_0x55a1f3a6f680;  1 drivers
v0x55a1f267cce0_0 .net "a", 0 0, L_0x55a1f3a6f950;  1 drivers
v0x55a1f267cda0_0 .net "b", 0 0, L_0x55a1f3a6fa80;  1 drivers
v0x55a1f267a170_0 .net "ca", 0 0, L_0x55a1f3a6f840;  1 drivers
v0x55a1f267a210_0 .net "cin", 0 0, L_0x55a1f3a6fbb0;  1 drivers
v0x55a1f2679d90_0 .net "sum", 0 0, L_0x55a1f3a6f3f0;  1 drivers
S_0x55a1f2676de0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2677580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a6fce0 .functor XOR 1, L_0x55a1f3a701c0, L_0x55a1f3a702f0, C4<0>, C4<0>;
L_0x55a1f3a6fd50 .functor XOR 1, L_0x55a1f3a6fce0, L_0x55a1f3a70420, C4<0>, C4<0>;
L_0x55a1f3a6fdc0 .functor AND 1, L_0x55a1f3a701c0, L_0x55a1f3a702f0, C4<1>, C4<1>;
L_0x55a1f3a6fe30 .functor AND 1, L_0x55a1f3a701c0, L_0x55a1f3a70420, C4<1>, C4<1>;
L_0x55a1f3a6fef0 .functor OR 1, L_0x55a1f3a6fdc0, L_0x55a1f3a6fe30, C4<0>, C4<0>;
L_0x55a1f3a70000 .functor AND 1, L_0x55a1f3a70420, L_0x55a1f3a702f0, C4<1>, C4<1>;
L_0x55a1f3a700b0 .functor OR 1, L_0x55a1f3a6fef0, L_0x55a1f3a70000, C4<0>, C4<0>;
v0x55a1f267e110_0 .net *"_s0", 0 0, L_0x55a1f3a6fce0;  1 drivers
v0x55a1f267e1f0_0 .net *"_s10", 0 0, L_0x55a1f3a70000;  1 drivers
v0x55a1f267f540_0 .net *"_s4", 0 0, L_0x55a1f3a6fdc0;  1 drivers
v0x55a1f267f610_0 .net *"_s6", 0 0, L_0x55a1f3a6fe30;  1 drivers
v0x55a1f267b1c0_0 .net *"_s8", 0 0, L_0x55a1f3a6fef0;  1 drivers
v0x55a1f267b2a0_0 .net "a", 0 0, L_0x55a1f3a701c0;  1 drivers
v0x55a1f267c5f0_0 .net "b", 0 0, L_0x55a1f3a702f0;  1 drivers
v0x55a1f267c6b0_0 .net "ca", 0 0, L_0x55a1f3a700b0;  1 drivers
v0x55a1f2678270_0 .net "cin", 0 0, L_0x55a1f3a70420;  1 drivers
v0x55a1f26796a0_0 .net "sum", 0 0, L_0x55a1f3a6fd50;  1 drivers
S_0x55a1f26752c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2677580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a70590 .functor XOR 1, L_0x55a1f3a70b60, L_0x55a1f3a70c90, C4<0>, C4<0>;
L_0x55a1f3a70600 .functor XOR 1, L_0x55a1f3a70590, L_0x55a1f3a70e10, C4<0>, C4<0>;
L_0x55a1f3a706c0 .functor AND 1, L_0x55a1f3a70b60, L_0x55a1f3a70c90, C4<1>, C4<1>;
L_0x55a1f3a707d0 .functor AND 1, L_0x55a1f3a70b60, L_0x55a1f3a70e10, C4<1>, C4<1>;
L_0x55a1f3a70890 .functor OR 1, L_0x55a1f3a706c0, L_0x55a1f3a707d0, C4<0>, C4<0>;
L_0x55a1f3a709a0 .functor AND 1, L_0x55a1f3a70e10, L_0x55a1f3a70c90, C4<1>, C4<1>;
L_0x55a1f3a70a50 .functor OR 1, L_0x55a1f3a70890, L_0x55a1f3a709a0, C4<0>, C4<0>;
v0x55a1f26766f0_0 .net *"_s0", 0 0, L_0x55a1f3a70590;  1 drivers
v0x55a1f26767b0_0 .net *"_s10", 0 0, L_0x55a1f3a709a0;  1 drivers
v0x55a1f26647c0_0 .net *"_s4", 0 0, L_0x55a1f3a706c0;  1 drivers
v0x55a1f26648b0_0 .net *"_s6", 0 0, L_0x55a1f3a707d0;  1 drivers
v0x55a1f2657e70_0 .net *"_s8", 0 0, L_0x55a1f3a70890;  1 drivers
v0x55a1f2667340_0 .net "a", 0 0, L_0x55a1f3a70b60;  1 drivers
v0x55a1f2667400_0 .net "b", 0 0, L_0x55a1f3a70c90;  1 drivers
v0x55a1f266fdd0_0 .net "ca", 0 0, L_0x55a1f3a70a50;  1 drivers
v0x55a1f266fe70_0 .net "cin", 0 0, L_0x55a1f3a70e10;  1 drivers
v0x55a1f266faa0_0 .net "sum", 0 0, L_0x55a1f3a70600;  1 drivers
S_0x55a1f2666f20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2677580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a70f40 .functor XOR 1, L_0x55a1f3a713e0, L_0x55a1f3a715a0, C4<0>, C4<0>;
L_0x55a1f3a70fb0 .functor XOR 1, L_0x55a1f3a70f40, L_0x55a1f3a71760, C4<0>, C4<0>;
L_0x55a1f3a71020 .functor AND 1, L_0x55a1f3a713e0, L_0x55a1f3a715a0, C4<1>, C4<1>;
L_0x55a1f3a71090 .functor AND 1, L_0x55a1f3a713e0, L_0x55a1f3a71760, C4<1>, C4<1>;
L_0x55a1f3a71150 .functor OR 1, L_0x55a1f3a71020, L_0x55a1f3a71090, C4<0>, C4<0>;
L_0x55a1f3a71260 .functor AND 1, L_0x55a1f3a71760, L_0x55a1f3a715a0, C4<1>, C4<1>;
L_0x55a1f3a712d0 .functor OR 1, L_0x55a1f3a71150, L_0x55a1f3a71260, C4<0>, C4<0>;
v0x55a1f266ce80_0 .net *"_s0", 0 0, L_0x55a1f3a70f40;  1 drivers
v0x55a1f266cf60_0 .net *"_s10", 0 0, L_0x55a1f3a71260;  1 drivers
v0x55a1f266caa0_0 .net *"_s4", 0 0, L_0x55a1f3a71020;  1 drivers
v0x55a1f266cb60_0 .net *"_s6", 0 0, L_0x55a1f3a71090;  1 drivers
v0x55a1f2669f30_0 .net *"_s8", 0 0, L_0x55a1f3a71150;  1 drivers
v0x55a1f2669b50_0 .net "a", 0 0, L_0x55a1f3a713e0;  1 drivers
v0x55a1f2669c10_0 .net "b", 0 0, L_0x55a1f3a715a0;  1 drivers
v0x55a1f2666ba0_0 .net "ca", 0 0, L_0x55a1f3a712d0;  1 drivers
v0x55a1f2666c40_0 .net "cin", 0 0, L_0x55a1f3a71760;  1 drivers
v0x55a1f266df80_0 .net "sum", 0 0, L_0x55a1f3a70fb0;  1 drivers
S_0x55a1f2668030 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f26ad3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f264d900_0 .net "a", 3 0, L_0x55a1f3a74540;  1 drivers
v0x55a1f264da00_0 .net "b", 3 0, L_0x55a1f3a74670;  1 drivers
v0x55a1f2654c30_0 .net "ca", 3 0, L_0x55a1f3a743d0;  1 drivers
v0x55a1f2654cf0_0 .net "cin", 3 0, L_0x55a1f3a747a0;  1 drivers
v0x55a1f2656060_0 .net "sum", 3 0, L_0x55a1f3a74330;  1 drivers
L_0x55a1f3a722f0 .part L_0x55a1f3a74540, 0, 1;
L_0x55a1f3a72420 .part L_0x55a1f3a74670, 0, 1;
L_0x55a1f3a72550 .part L_0x55a1f3a747a0, 0, 1;
L_0x55a1f3a72b60 .part L_0x55a1f3a74540, 1, 1;
L_0x55a1f3a72c90 .part L_0x55a1f3a74670, 1, 1;
L_0x55a1f3a72dc0 .part L_0x55a1f3a747a0, 1, 1;
L_0x55a1f3a73500 .part L_0x55a1f3a74540, 2, 1;
L_0x55a1f3a73630 .part L_0x55a1f3a74670, 2, 1;
L_0x55a1f3a737b0 .part L_0x55a1f3a747a0, 2, 1;
L_0x55a1f3a73d80 .part L_0x55a1f3a74540, 3, 1;
L_0x55a1f3a73f40 .part L_0x55a1f3a74670, 3, 1;
L_0x55a1f3a74100 .part L_0x55a1f3a747a0, 3, 1;
L_0x55a1f3a74330 .concat8 [ 1 1 1 1], L_0x55a1f3a71dd0, L_0x55a1f3a726f0, L_0x55a1f3a72fa0, L_0x55a1f3a73950;
L_0x55a1f3a743d0 .concat8 [ 1 1 1 1], L_0x55a1f3a721e0, L_0x55a1f3a72a50, L_0x55a1f3a733f0, L_0x55a1f3a73c70;
S_0x55a1f2669460 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2668030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a71920 .functor XOR 1, L_0x55a1f3a722f0, L_0x55a1f3a72420, C4<0>, C4<0>;
L_0x55a1f3a71dd0 .functor XOR 1, L_0x55a1f3a71920, L_0x55a1f3a72550, C4<0>, C4<0>;
L_0x55a1f3a71e90 .functor AND 1, L_0x55a1f3a722f0, L_0x55a1f3a72420, C4<1>, C4<1>;
L_0x55a1f3a71fa0 .functor AND 1, L_0x55a1f3a722f0, L_0x55a1f3a72550, C4<1>, C4<1>;
L_0x55a1f3a72060 .functor OR 1, L_0x55a1f3a71e90, L_0x55a1f3a71fa0, C4<0>, C4<0>;
L_0x55a1f3a72170 .functor AND 1, L_0x55a1f3a72550, L_0x55a1f3a72420, C4<1>, C4<1>;
L_0x55a1f3a721e0 .functor OR 1, L_0x55a1f3a72060, L_0x55a1f3a72170, C4<0>, C4<0>;
v0x55a1f2665120_0 .net *"_s0", 0 0, L_0x55a1f3a71920;  1 drivers
v0x55a1f26651c0_0 .net *"_s10", 0 0, L_0x55a1f3a72170;  1 drivers
v0x55a1f26664b0_0 .net *"_s4", 0 0, L_0x55a1f3a71e90;  1 drivers
v0x55a1f26665a0_0 .net *"_s6", 0 0, L_0x55a1f3a71fa0;  1 drivers
v0x55a1f265a9f0_0 .net *"_s8", 0 0, L_0x55a1f3a72060;  1 drivers
v0x55a1f2663480_0 .net "a", 0 0, L_0x55a1f3a722f0;  1 drivers
v0x55a1f2663540_0 .net "b", 0 0, L_0x55a1f3a72420;  1 drivers
v0x55a1f26630a0_0 .net "ca", 0 0, L_0x55a1f3a721e0;  1 drivers
v0x55a1f2663140_0 .net "cin", 0 0, L_0x55a1f3a72550;  1 drivers
v0x55a1f265a680_0 .net "sum", 0 0, L_0x55a1f3a71dd0;  1 drivers
S_0x55a1f2660530 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2668030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a72680 .functor XOR 1, L_0x55a1f3a72b60, L_0x55a1f3a72c90, C4<0>, C4<0>;
L_0x55a1f3a726f0 .functor XOR 1, L_0x55a1f3a72680, L_0x55a1f3a72dc0, C4<0>, C4<0>;
L_0x55a1f3a72760 .functor AND 1, L_0x55a1f3a72b60, L_0x55a1f3a72c90, C4<1>, C4<1>;
L_0x55a1f3a727d0 .functor AND 1, L_0x55a1f3a72b60, L_0x55a1f3a72dc0, C4<1>, C4<1>;
L_0x55a1f3a72890 .functor OR 1, L_0x55a1f3a72760, L_0x55a1f3a727d0, C4<0>, C4<0>;
L_0x55a1f3a729a0 .functor AND 1, L_0x55a1f3a72dc0, L_0x55a1f3a72c90, C4<1>, C4<1>;
L_0x55a1f3a72a50 .functor OR 1, L_0x55a1f3a72890, L_0x55a1f3a729a0, C4<0>, C4<0>;
v0x55a1f2660150_0 .net *"_s0", 0 0, L_0x55a1f3a72680;  1 drivers
v0x55a1f2660210_0 .net *"_s10", 0 0, L_0x55a1f3a729a0;  1 drivers
v0x55a1f265d5e0_0 .net *"_s4", 0 0, L_0x55a1f3a72760;  1 drivers
v0x55a1f265d6d0_0 .net *"_s6", 0 0, L_0x55a1f3a727d0;  1 drivers
v0x55a1f265d200_0 .net *"_s8", 0 0, L_0x55a1f3a72890;  1 drivers
v0x55a1f265a250_0 .net "a", 0 0, L_0x55a1f3a72b60;  1 drivers
v0x55a1f265a310_0 .net "b", 0 0, L_0x55a1f3a72c90;  1 drivers
v0x55a1f2661580_0 .net "ca", 0 0, L_0x55a1f3a72a50;  1 drivers
v0x55a1f2661640_0 .net "cin", 0 0, L_0x55a1f3a72dc0;  1 drivers
v0x55a1f2662a60_0 .net "sum", 0 0, L_0x55a1f3a726f0;  1 drivers
S_0x55a1f265e630 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2668030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a72f30 .functor XOR 1, L_0x55a1f3a73500, L_0x55a1f3a73630, C4<0>, C4<0>;
L_0x55a1f3a72fa0 .functor XOR 1, L_0x55a1f3a72f30, L_0x55a1f3a737b0, C4<0>, C4<0>;
L_0x55a1f3a73060 .functor AND 1, L_0x55a1f3a73500, L_0x55a1f3a73630, C4<1>, C4<1>;
L_0x55a1f3a73170 .functor AND 1, L_0x55a1f3a73500, L_0x55a1f3a737b0, C4<1>, C4<1>;
L_0x55a1f3a73230 .functor OR 1, L_0x55a1f3a73060, L_0x55a1f3a73170, C4<0>, C4<0>;
L_0x55a1f3a73340 .functor AND 1, L_0x55a1f3a737b0, L_0x55a1f3a73630, C4<1>, C4<1>;
L_0x55a1f3a733f0 .functor OR 1, L_0x55a1f3a73230, L_0x55a1f3a73340, C4<0>, C4<0>;
v0x55a1f265fa60_0 .net *"_s0", 0 0, L_0x55a1f3a72f30;  1 drivers
v0x55a1f265fb20_0 .net *"_s10", 0 0, L_0x55a1f3a73340;  1 drivers
v0x55a1f265b6e0_0 .net *"_s4", 0 0, L_0x55a1f3a73060;  1 drivers
v0x55a1f265b7d0_0 .net *"_s6", 0 0, L_0x55a1f3a73170;  1 drivers
v0x55a1f265cb10_0 .net *"_s8", 0 0, L_0x55a1f3a73230;  1 drivers
v0x55a1f26587d0_0 .net "a", 0 0, L_0x55a1f3a73500;  1 drivers
v0x55a1f2658890_0 .net "b", 0 0, L_0x55a1f3a73630;  1 drivers
v0x55a1f2659b60_0 .net "ca", 0 0, L_0x55a1f3a733f0;  1 drivers
v0x55a1f2659c00_0 .net "cin", 0 0, L_0x55a1f3a737b0;  1 drivers
v0x55a1f264e150_0 .net "sum", 0 0, L_0x55a1f3a72fa0;  1 drivers
S_0x55a1f2656b30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2668030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a738e0 .functor XOR 1, L_0x55a1f3a73d80, L_0x55a1f3a73f40, C4<0>, C4<0>;
L_0x55a1f3a73950 .functor XOR 1, L_0x55a1f3a738e0, L_0x55a1f3a74100, C4<0>, C4<0>;
L_0x55a1f3a739c0 .functor AND 1, L_0x55a1f3a73d80, L_0x55a1f3a73f40, C4<1>, C4<1>;
L_0x55a1f3a73a30 .functor AND 1, L_0x55a1f3a73d80, L_0x55a1f3a74100, C4<1>, C4<1>;
L_0x55a1f3a73af0 .functor OR 1, L_0x55a1f3a739c0, L_0x55a1f3a73a30, C4<0>, C4<0>;
L_0x55a1f3a73c00 .functor AND 1, L_0x55a1f3a74100, L_0x55a1f3a73f40, C4<1>, C4<1>;
L_0x55a1f3a73c70 .functor OR 1, L_0x55a1f3a73af0, L_0x55a1f3a73c00, C4<0>, C4<0>;
v0x55a1f2656750_0 .net *"_s0", 0 0, L_0x55a1f3a738e0;  1 drivers
v0x55a1f2656830_0 .net *"_s10", 0 0, L_0x55a1f3a73c00;  1 drivers
v0x55a1f264dc80_0 .net *"_s4", 0 0, L_0x55a1f3a739c0;  1 drivers
v0x55a1f264dd40_0 .net *"_s6", 0 0, L_0x55a1f3a73a30;  1 drivers
v0x55a1f2653be0_0 .net *"_s8", 0 0, L_0x55a1f3a73af0;  1 drivers
v0x55a1f2653800_0 .net "a", 0 0, L_0x55a1f3a73d80;  1 drivers
v0x55a1f26538c0_0 .net "b", 0 0, L_0x55a1f3a73f40;  1 drivers
v0x55a1f2650c90_0 .net "ca", 0 0, L_0x55a1f3a73c70;  1 drivers
v0x55a1f2650d30_0 .net "cin", 0 0, L_0x55a1f3a74100;  1 drivers
v0x55a1f2650960_0 .net "sum", 0 0, L_0x55a1f3a73950;  1 drivers
S_0x55a1f26471a0 .scope module, "a_1" "sixtyBitAdder" 11 8, 12 3 0, S_0x55a1f27dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f24c1970_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1570;  1 drivers
L_0x7fcc609e15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f24c1a50_0 .net/2u *"_s6", 0 0, L_0x7fcc609e15b8;  1 drivers
v0x55a1f24c2da0_0 .net "a", 64 0, L_0x55a1f3aa1e20;  1 drivers
v0x55a1f24c2e60_0 .net "b", 64 0, L_0x55a1f3aa1f50;  1 drivers
v0x55a1f24bea20_0 .net "ca", 64 0, L_0x55a1f3aa1c40;  1 drivers
v0x55a1f24beb00_0 .net "cin", 64 0, L_0x55a1f3aa1ff0;  1 drivers
v0x55a1f24bfe50_0 .net "sum", 64 0, L_0x55a1f3aa1ab0;  1 drivers
L_0x55a1f3a8b6b0 .part L_0x55a1f3aa1e20, 0, 32;
L_0x55a1f3a8b750 .part L_0x55a1f3aa1f50, 0, 32;
L_0x55a1f3a8b7f0 .part L_0x55a1f3aa1ff0, 0, 32;
L_0x55a1f3aa17e0 .part L_0x55a1f3aa1e20, 32, 32;
L_0x55a1f3aa18d0 .part L_0x55a1f3aa1f50, 32, 32;
L_0x55a1f3aa19c0 .part L_0x55a1f3aa1ff0, 32, 32;
L_0x55a1f3aa1ab0 .concat8 [ 32 32 1 0], L_0x55a1f3a8b3e0, L_0x55a1f3aa1510, L_0x7fcc609e15b8;
L_0x55a1f3aa1c40 .concat8 [ 1 32 32 0], L_0x7fcc609e1570, L_0x55a1f3a8b520, L_0x55a1f3aa1650;
S_0x55a1f2646dc0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f26471a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2583e20_0 .net "a", 31 0, L_0x55a1f3a8b6b0;  1 drivers
v0x55a1f2583f00_0 .net "b", 31 0, L_0x55a1f3a8b750;  1 drivers
v0x55a1f2583a40_0 .net "ca", 31 0, L_0x55a1f3a8b520;  1 drivers
v0x55a1f2583b00_0 .net "cin", 31 0, L_0x55a1f3a8b7f0;  1 drivers
v0x55a1f2580ed0_0 .net "sum", 31 0, L_0x55a1f3a8b3e0;  1 drivers
L_0x55a1f3a80680 .part L_0x55a1f3a8b6b0, 0, 16;
L_0x55a1f3a80720 .part L_0x55a1f3a8b750, 0, 16;
L_0x55a1f3a807c0 .part L_0x55a1f3a8b7f0, 0, 16;
L_0x55a1f3a8b0d0 .part L_0x55a1f3a8b6b0, 16, 16;
L_0x55a1f3a8b1c0 .part L_0x55a1f3a8b750, 16, 16;
L_0x55a1f3a8b2b0 .part L_0x55a1f3a8b7f0, 16, 16;
L_0x55a1f3a8b3e0 .concat8 [ 16 16 0 0], L_0x55a1f3a80380, L_0x55a1f3a8add0;
L_0x55a1f3a8b520 .concat8 [ 16 16 0 0], L_0x55a1f3a80420, L_0x55a1f3a8ae70;
S_0x55a1f2644250 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2646dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f25eede0_0 .net "a", 15 0, L_0x55a1f3a80680;  1 drivers
v0x55a1f25eeec0_0 .net "b", 15 0, L_0x55a1f3a80720;  1 drivers
v0x55a1f25eaa60_0 .net "ca", 15 0, L_0x55a1f3a80420;  1 drivers
v0x55a1f25eab20_0 .net "cin", 15 0, L_0x55a1f3a807c0;  1 drivers
v0x55a1f25ebe90_0 .net "sum", 15 0, L_0x55a1f3a80380;  1 drivers
L_0x55a1f3a78190 .part L_0x55a1f3a80680, 0, 4;
L_0x55a1f3a78230 .part L_0x55a1f3a80720, 0, 4;
L_0x55a1f3a782d0 .part L_0x55a1f3a807c0, 0, 4;
L_0x55a1f3a7ab20 .part L_0x55a1f3a80680, 4, 4;
L_0x55a1f3a7ac10 .part L_0x55a1f3a80720, 4, 4;
L_0x55a1f3a7ad00 .part L_0x55a1f3a807c0, 4, 4;
L_0x55a1f3a7d5e0 .part L_0x55a1f3a80680, 8, 4;
L_0x55a1f3a7d680 .part L_0x55a1f3a80720, 8, 4;
L_0x55a1f3a7d770 .part L_0x55a1f3a807c0, 8, 4;
L_0x55a1f3a7ff80 .part L_0x55a1f3a80680, 12, 4;
L_0x55a1f3a800b0 .part L_0x55a1f3a80720, 12, 4;
L_0x55a1f3a801e0 .part L_0x55a1f3a807c0, 12, 4;
L_0x55a1f3a80380 .concat8 [ 4 4 4 4], L_0x55a1f3a77f80, L_0x55a1f3a7a910, L_0x55a1f3a7d3d0, L_0x55a1f3a7fd70;
L_0x55a1f3a80420 .concat8 [ 4 4 4 4], L_0x55a1f3a78020, L_0x55a1f3a7a9b0, L_0x55a1f3a7d470, L_0x55a1f3a7fe10;
S_0x55a1f2643e70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2644250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2633270_0 .net "a", 3 0, L_0x55a1f3a78190;  1 drivers
v0x55a1f2633370_0 .net "b", 3 0, L_0x55a1f3a78230;  1 drivers
v0x55a1f26277b0_0 .net "ca", 3 0, L_0x55a1f3a78020;  1 drivers
v0x55a1f2627870_0 .net "cin", 3 0, L_0x55a1f3a782d0;  1 drivers
v0x55a1f2630240_0 .net "sum", 3 0, L_0x55a1f3a77f80;  1 drivers
L_0x55a1f3a75f40 .part L_0x55a1f3a78190, 0, 1;
L_0x55a1f3a76070 .part L_0x55a1f3a78230, 0, 1;
L_0x55a1f3a761a0 .part L_0x55a1f3a782d0, 0, 1;
L_0x55a1f3a767b0 .part L_0x55a1f3a78190, 1, 1;
L_0x55a1f3a768e0 .part L_0x55a1f3a78230, 1, 1;
L_0x55a1f3a76a10 .part L_0x55a1f3a782d0, 1, 1;
L_0x55a1f3a77150 .part L_0x55a1f3a78190, 2, 1;
L_0x55a1f3a77280 .part L_0x55a1f3a78230, 2, 1;
L_0x55a1f3a77400 .part L_0x55a1f3a782d0, 2, 1;
L_0x55a1f3a779d0 .part L_0x55a1f3a78190, 3, 1;
L_0x55a1f3a77b90 .part L_0x55a1f3a78230, 3, 1;
L_0x55a1f3a77d50 .part L_0x55a1f3a782d0, 3, 1;
L_0x55a1f3a77f80 .concat8 [ 1 1 1 1], L_0x55a1f3a742c0, L_0x55a1f3a76340, L_0x55a1f3a76bf0, L_0x55a1f3a775a0;
L_0x55a1f3a78020 .concat8 [ 1 1 1 1], L_0x55a1f3a75e30, L_0x55a1f3a766a0, L_0x55a1f3a77040, L_0x55a1f3a778c0;
S_0x55a1f2640ec0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2643e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a748d0 .functor XOR 1, L_0x55a1f3a75f40, L_0x55a1f3a76070, C4<0>, C4<0>;
L_0x55a1f3a742c0 .functor XOR 1, L_0x55a1f3a748d0, L_0x55a1f3a761a0, C4<0>, C4<0>;
L_0x55a1f3a75ae0 .functor AND 1, L_0x55a1f3a75f40, L_0x55a1f3a76070, C4<1>, C4<1>;
L_0x55a1f3a75bf0 .functor AND 1, L_0x55a1f3a75f40, L_0x55a1f3a761a0, C4<1>, C4<1>;
L_0x55a1f3a75cb0 .functor OR 1, L_0x55a1f3a75ae0, L_0x55a1f3a75bf0, C4<0>, C4<0>;
L_0x55a1f3a75dc0 .functor AND 1, L_0x55a1f3a761a0, L_0x55a1f3a76070, C4<1>, C4<1>;
L_0x55a1f3a75e30 .functor OR 1, L_0x55a1f3a75cb0, L_0x55a1f3a75dc0, C4<0>, C4<0>;
v0x55a1f26481f0_0 .net *"_s0", 0 0, L_0x55a1f3a748d0;  1 drivers
v0x55a1f2648290_0 .net *"_s10", 0 0, L_0x55a1f3a75dc0;  1 drivers
v0x55a1f2649620_0 .net *"_s4", 0 0, L_0x55a1f3a75ae0;  1 drivers
v0x55a1f26496f0_0 .net *"_s6", 0 0, L_0x55a1f3a75bf0;  1 drivers
v0x55a1f26452a0_0 .net *"_s8", 0 0, L_0x55a1f3a75cb0;  1 drivers
v0x55a1f26466d0_0 .net "a", 0 0, L_0x55a1f3a75f40;  1 drivers
v0x55a1f2646790_0 .net "b", 0 0, L_0x55a1f3a76070;  1 drivers
v0x55a1f2642350_0 .net "ca", 0 0, L_0x55a1f3a75e30;  1 drivers
v0x55a1f26423f0_0 .net "cin", 0 0, L_0x55a1f3a761a0;  1 drivers
v0x55a1f2643830_0 .net "sum", 0 0, L_0x55a1f3a742c0;  1 drivers
S_0x55a1f263f440 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2643e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a762d0 .functor XOR 1, L_0x55a1f3a767b0, L_0x55a1f3a768e0, C4<0>, C4<0>;
L_0x55a1f3a76340 .functor XOR 1, L_0x55a1f3a762d0, L_0x55a1f3a76a10, C4<0>, C4<0>;
L_0x55a1f3a763b0 .functor AND 1, L_0x55a1f3a767b0, L_0x55a1f3a768e0, C4<1>, C4<1>;
L_0x55a1f3a76420 .functor AND 1, L_0x55a1f3a767b0, L_0x55a1f3a76a10, C4<1>, C4<1>;
L_0x55a1f3a764e0 .functor OR 1, L_0x55a1f3a763b0, L_0x55a1f3a76420, C4<0>, C4<0>;
L_0x55a1f3a765f0 .functor AND 1, L_0x55a1f3a76a10, L_0x55a1f3a768e0, C4<1>, C4<1>;
L_0x55a1f3a766a0 .functor OR 1, L_0x55a1f3a764e0, L_0x55a1f3a765f0, C4<0>, C4<0>;
v0x55a1f26407d0_0 .net *"_s0", 0 0, L_0x55a1f3a762d0;  1 drivers
v0x55a1f2640890_0 .net *"_s10", 0 0, L_0x55a1f3a765f0;  1 drivers
v0x55a1f263ded0_0 .net *"_s4", 0 0, L_0x55a1f3a763b0;  1 drivers
v0x55a1f263dfc0_0 .net *"_s6", 0 0, L_0x55a1f3a76420;  1 drivers
v0x55a1f2631580_0 .net *"_s8", 0 0, L_0x55a1f3a764e0;  1 drivers
v0x55a1f2624c30_0 .net "a", 0 0, L_0x55a1f3a767b0;  1 drivers
v0x55a1f2624cf0_0 .net "b", 0 0, L_0x55a1f3a768e0;  1 drivers
v0x55a1f2634100_0 .net "ca", 0 0, L_0x55a1f3a766a0;  1 drivers
v0x55a1f26341a0_0 .net "cin", 0 0, L_0x55a1f3a76a10;  1 drivers
v0x55a1f263cc40_0 .net "sum", 0 0, L_0x55a1f3a76340;  1 drivers
S_0x55a1f263c7b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2643e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a76b80 .functor XOR 1, L_0x55a1f3a77150, L_0x55a1f3a77280, C4<0>, C4<0>;
L_0x55a1f3a76bf0 .functor XOR 1, L_0x55a1f3a76b80, L_0x55a1f3a77400, C4<0>, C4<0>;
L_0x55a1f3a76cb0 .functor AND 1, L_0x55a1f3a77150, L_0x55a1f3a77280, C4<1>, C4<1>;
L_0x55a1f3a76dc0 .functor AND 1, L_0x55a1f3a77150, L_0x55a1f3a77400, C4<1>, C4<1>;
L_0x55a1f3a76e80 .functor OR 1, L_0x55a1f3a76cb0, L_0x55a1f3a76dc0, C4<0>, C4<0>;
L_0x55a1f3a76f90 .functor AND 1, L_0x55a1f3a77400, L_0x55a1f3a77280, C4<1>, C4<1>;
L_0x55a1f3a77040 .functor OR 1, L_0x55a1f3a76e80, L_0x55a1f3a76f90, C4<0>, C4<0>;
v0x55a1f2633ce0_0 .net *"_s0", 0 0, L_0x55a1f3a76b80;  1 drivers
v0x55a1f2633d80_0 .net *"_s10", 0 0, L_0x55a1f3a76f90;  1 drivers
v0x55a1f2639c40_0 .net *"_s4", 0 0, L_0x55a1f3a76cb0;  1 drivers
v0x55a1f2639d10_0 .net *"_s6", 0 0, L_0x55a1f3a76dc0;  1 drivers
v0x55a1f2639860_0 .net *"_s8", 0 0, L_0x55a1f3a76e80;  1 drivers
v0x55a1f2639940_0 .net "a", 0 0, L_0x55a1f3a77150;  1 drivers
v0x55a1f2636cf0_0 .net "b", 0 0, L_0x55a1f3a77280;  1 drivers
v0x55a1f2636db0_0 .net "ca", 0 0, L_0x55a1f3a77040;  1 drivers
v0x55a1f2636910_0 .net "cin", 0 0, L_0x55a1f3a77400;  1 drivers
v0x55a1f2633960_0 .net "sum", 0 0, L_0x55a1f3a76bf0;  1 drivers
S_0x55a1f263ac90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2643e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a77530 .functor XOR 1, L_0x55a1f3a779d0, L_0x55a1f3a77b90, C4<0>, C4<0>;
L_0x55a1f3a775a0 .functor XOR 1, L_0x55a1f3a77530, L_0x55a1f3a77d50, C4<0>, C4<0>;
L_0x55a1f3a77610 .functor AND 1, L_0x55a1f3a779d0, L_0x55a1f3a77b90, C4<1>, C4<1>;
L_0x55a1f3a77680 .functor AND 1, L_0x55a1f3a779d0, L_0x55a1f3a77d50, C4<1>, C4<1>;
L_0x55a1f3a77740 .functor OR 1, L_0x55a1f3a77610, L_0x55a1f3a77680, C4<0>, C4<0>;
L_0x55a1f3a77850 .functor AND 1, L_0x55a1f3a77d50, L_0x55a1f3a77b90, C4<1>, C4<1>;
L_0x55a1f3a778c0 .functor OR 1, L_0x55a1f3a77740, L_0x55a1f3a77850, C4<0>, C4<0>;
v0x55a1f263c0c0_0 .net *"_s0", 0 0, L_0x55a1f3a77530;  1 drivers
v0x55a1f263c1a0_0 .net *"_s10", 0 0, L_0x55a1f3a77850;  1 drivers
v0x55a1f2637d40_0 .net *"_s4", 0 0, L_0x55a1f3a77610;  1 drivers
v0x55a1f2637e10_0 .net *"_s6", 0 0, L_0x55a1f3a77680;  1 drivers
v0x55a1f2639170_0 .net *"_s8", 0 0, L_0x55a1f3a77740;  1 drivers
v0x55a1f2639250_0 .net "a", 0 0, L_0x55a1f3a779d0;  1 drivers
v0x55a1f2634df0_0 .net "b", 0 0, L_0x55a1f3a77b90;  1 drivers
v0x55a1f2634eb0_0 .net "ca", 0 0, L_0x55a1f3a778c0;  1 drivers
v0x55a1f2636220_0 .net "cin", 0 0, L_0x55a1f3a77d50;  1 drivers
v0x55a1f2631ee0_0 .net "sum", 0 0, L_0x55a1f3a775a0;  1 drivers
S_0x55a1f262fe60 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2644250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f261cf80_0 .net "a", 3 0, L_0x55a1f3a7ab20;  1 drivers
v0x55a1f261d080_0 .net "b", 3 0, L_0x55a1f3a7ac10;  1 drivers
v0x55a1f2618c40_0 .net "ca", 3 0, L_0x55a1f3a7a9b0;  1 drivers
v0x55a1f2618d00_0 .net "cin", 3 0, L_0x55a1f3a7ad00;  1 drivers
v0x55a1f2619fd0_0 .net "sum", 3 0, L_0x55a1f3a7a910;  1 drivers
L_0x55a1f3a788d0 .part L_0x55a1f3a7ab20, 0, 1;
L_0x55a1f3a78a00 .part L_0x55a1f3a7ac10, 0, 1;
L_0x55a1f3a78b30 .part L_0x55a1f3a7ad00, 0, 1;
L_0x55a1f3a79140 .part L_0x55a1f3a7ab20, 1, 1;
L_0x55a1f3a79270 .part L_0x55a1f3a7ac10, 1, 1;
L_0x55a1f3a793a0 .part L_0x55a1f3a7ad00, 1, 1;
L_0x55a1f3a79ae0 .part L_0x55a1f3a7ab20, 2, 1;
L_0x55a1f3a79c10 .part L_0x55a1f3a7ac10, 2, 1;
L_0x55a1f3a79d90 .part L_0x55a1f3a7ad00, 2, 1;
L_0x55a1f3a7a360 .part L_0x55a1f3a7ab20, 3, 1;
L_0x55a1f3a7a520 .part L_0x55a1f3a7ac10, 3, 1;
L_0x55a1f3a7a6e0 .part L_0x55a1f3a7ad00, 3, 1;
L_0x55a1f3a7a910 .concat8 [ 1 1 1 1], L_0x55a1f3a78370, L_0x55a1f3a78cd0, L_0x55a1f3a79580, L_0x55a1f3a79f30;
L_0x55a1f3a7a9b0 .concat8 [ 1 1 1 1], L_0x55a1f3a787c0, L_0x55a1f3a79030, L_0x55a1f3a799d0, L_0x55a1f3a7a250;
S_0x55a1f2627390 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f262fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a77f10 .functor XOR 1, L_0x55a1f3a788d0, L_0x55a1f3a78a00, C4<0>, C4<0>;
L_0x55a1f3a78370 .functor XOR 1, L_0x55a1f3a77f10, L_0x55a1f3a78b30, C4<0>, C4<0>;
L_0x55a1f3a78430 .functor AND 1, L_0x55a1f3a788d0, L_0x55a1f3a78a00, C4<1>, C4<1>;
L_0x55a1f3a78540 .functor AND 1, L_0x55a1f3a788d0, L_0x55a1f3a78b30, C4<1>, C4<1>;
L_0x55a1f3a78600 .functor OR 1, L_0x55a1f3a78430, L_0x55a1f3a78540, C4<0>, C4<0>;
L_0x55a1f3a78710 .functor AND 1, L_0x55a1f3a78b30, L_0x55a1f3a78a00, C4<1>, C4<1>;
L_0x55a1f3a787c0 .functor OR 1, L_0x55a1f3a78600, L_0x55a1f3a78710, C4<0>, C4<0>;
v0x55a1f262d2f0_0 .net *"_s0", 0 0, L_0x55a1f3a77f10;  1 drivers
v0x55a1f262d390_0 .net *"_s10", 0 0, L_0x55a1f3a78710;  1 drivers
v0x55a1f262cf10_0 .net *"_s4", 0 0, L_0x55a1f3a78430;  1 drivers
v0x55a1f262d000_0 .net *"_s6", 0 0, L_0x55a1f3a78540;  1 drivers
v0x55a1f262a3a0_0 .net *"_s8", 0 0, L_0x55a1f3a78600;  1 drivers
v0x55a1f2629fc0_0 .net "a", 0 0, L_0x55a1f3a788d0;  1 drivers
v0x55a1f262a080_0 .net "b", 0 0, L_0x55a1f3a78a00;  1 drivers
v0x55a1f2627010_0 .net "ca", 0 0, L_0x55a1f3a787c0;  1 drivers
v0x55a1f26270b0_0 .net "cin", 0 0, L_0x55a1f3a78b30;  1 drivers
v0x55a1f262e3f0_0 .net "sum", 0 0, L_0x55a1f3a78370;  1 drivers
S_0x55a1f262f770 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f262fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a78c60 .functor XOR 1, L_0x55a1f3a79140, L_0x55a1f3a79270, C4<0>, C4<0>;
L_0x55a1f3a78cd0 .functor XOR 1, L_0x55a1f3a78c60, L_0x55a1f3a793a0, C4<0>, C4<0>;
L_0x55a1f3a78d40 .functor AND 1, L_0x55a1f3a79140, L_0x55a1f3a79270, C4<1>, C4<1>;
L_0x55a1f3a78db0 .functor AND 1, L_0x55a1f3a79140, L_0x55a1f3a793a0, C4<1>, C4<1>;
L_0x55a1f3a78e70 .functor OR 1, L_0x55a1f3a78d40, L_0x55a1f3a78db0, C4<0>, C4<0>;
L_0x55a1f3a78f80 .functor AND 1, L_0x55a1f3a793a0, L_0x55a1f3a79270, C4<1>, C4<1>;
L_0x55a1f3a79030 .functor OR 1, L_0x55a1f3a78e70, L_0x55a1f3a78f80, C4<0>, C4<0>;
v0x55a1f262b3f0_0 .net *"_s0", 0 0, L_0x55a1f3a78c60;  1 drivers
v0x55a1f262b4b0_0 .net *"_s10", 0 0, L_0x55a1f3a78f80;  1 drivers
v0x55a1f262c820_0 .net *"_s4", 0 0, L_0x55a1f3a78d40;  1 drivers
v0x55a1f262c910_0 .net *"_s6", 0 0, L_0x55a1f3a78db0;  1 drivers
v0x55a1f26284a0_0 .net *"_s8", 0 0, L_0x55a1f3a78e70;  1 drivers
v0x55a1f26298d0_0 .net "a", 0 0, L_0x55a1f3a79140;  1 drivers
v0x55a1f2629990_0 .net "b", 0 0, L_0x55a1f3a79270;  1 drivers
v0x55a1f2625590_0 .net "ca", 0 0, L_0x55a1f3a79030;  1 drivers
v0x55a1f2625650_0 .net "cin", 0 0, L_0x55a1f3a793a0;  1 drivers
v0x55a1f26269d0_0 .net "sum", 0 0, L_0x55a1f3a78cd0;  1 drivers
S_0x55a1f261ae60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f262fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a79510 .functor XOR 1, L_0x55a1f3a79ae0, L_0x55a1f3a79c10, C4<0>, C4<0>;
L_0x55a1f3a79580 .functor XOR 1, L_0x55a1f3a79510, L_0x55a1f3a79d90, C4<0>, C4<0>;
L_0x55a1f3a79640 .functor AND 1, L_0x55a1f3a79ae0, L_0x55a1f3a79c10, C4<1>, C4<1>;
L_0x55a1f3a79750 .functor AND 1, L_0x55a1f3a79ae0, L_0x55a1f3a79d90, C4<1>, C4<1>;
L_0x55a1f3a79810 .functor OR 1, L_0x55a1f3a79640, L_0x55a1f3a79750, C4<0>, C4<0>;
L_0x55a1f3a79920 .functor AND 1, L_0x55a1f3a79d90, L_0x55a1f3a79c10, C4<1>, C4<1>;
L_0x55a1f3a799d0 .functor OR 1, L_0x55a1f3a79810, L_0x55a1f3a79920, C4<0>, C4<0>;
v0x55a1f26238f0_0 .net *"_s0", 0 0, L_0x55a1f3a79510;  1 drivers
v0x55a1f26239b0_0 .net *"_s10", 0 0, L_0x55a1f3a79920;  1 drivers
v0x55a1f2623510_0 .net *"_s4", 0 0, L_0x55a1f3a79640;  1 drivers
v0x55a1f2623600_0 .net *"_s6", 0 0, L_0x55a1f3a79750;  1 drivers
v0x55a1f261aa40_0 .net *"_s8", 0 0, L_0x55a1f3a79810;  1 drivers
v0x55a1f26209a0_0 .net "a", 0 0, L_0x55a1f3a79ae0;  1 drivers
v0x55a1f2620a60_0 .net "b", 0 0, L_0x55a1f3a79c10;  1 drivers
v0x55a1f26205c0_0 .net "ca", 0 0, L_0x55a1f3a799d0;  1 drivers
v0x55a1f2620660_0 .net "cin", 0 0, L_0x55a1f3a79d90;  1 drivers
v0x55a1f261db00_0 .net "sum", 0 0, L_0x55a1f3a79580;  1 drivers
S_0x55a1f261d670 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f262fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a79ec0 .functor XOR 1, L_0x55a1f3a7a360, L_0x55a1f3a7a520, C4<0>, C4<0>;
L_0x55a1f3a79f30 .functor XOR 1, L_0x55a1f3a79ec0, L_0x55a1f3a7a6e0, C4<0>, C4<0>;
L_0x55a1f3a79fa0 .functor AND 1, L_0x55a1f3a7a360, L_0x55a1f3a7a520, C4<1>, C4<1>;
L_0x55a1f3a7a010 .functor AND 1, L_0x55a1f3a7a360, L_0x55a1f3a7a6e0, C4<1>, C4<1>;
L_0x55a1f3a7a0d0 .functor OR 1, L_0x55a1f3a79fa0, L_0x55a1f3a7a010, C4<0>, C4<0>;
L_0x55a1f3a7a1e0 .functor AND 1, L_0x55a1f3a7a6e0, L_0x55a1f3a7a520, C4<1>, C4<1>;
L_0x55a1f3a7a250 .functor OR 1, L_0x55a1f3a7a0d0, L_0x55a1f3a7a1e0, C4<0>, C4<0>;
v0x55a1f261a6c0_0 .net *"_s0", 0 0, L_0x55a1f3a79ec0;  1 drivers
v0x55a1f261a7a0_0 .net *"_s10", 0 0, L_0x55a1f3a7a1e0;  1 drivers
v0x55a1f26219f0_0 .net *"_s4", 0 0, L_0x55a1f3a79fa0;  1 drivers
v0x55a1f2621ab0_0 .net *"_s6", 0 0, L_0x55a1f3a7a010;  1 drivers
v0x55a1f2622e20_0 .net *"_s8", 0 0, L_0x55a1f3a7a0d0;  1 drivers
v0x55a1f261eaa0_0 .net "a", 0 0, L_0x55a1f3a7a360;  1 drivers
v0x55a1f261eb60_0 .net "b", 0 0, L_0x55a1f3a7a520;  1 drivers
v0x55a1f261fed0_0 .net "ca", 0 0, L_0x55a1f3a7a250;  1 drivers
v0x55a1f261ff70_0 .net "cin", 0 0, L_0x55a1f3a7a6e0;  1 drivers
v0x55a1f261bc00_0 .net "sum", 0 0, L_0x55a1f3a79f30;  1 drivers
S_0x55a1f260e420 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2644250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2606c50_0 .net "a", 3 0, L_0x55a1f3a7d5e0;  1 drivers
v0x55a1f2606d50_0 .net "b", 3 0, L_0x55a1f3a7d680;  1 drivers
v0x55a1f2608080_0 .net "ca", 3 0, L_0x55a1f3a7d470;  1 drivers
v0x55a1f2608140_0 .net "cin", 3 0, L_0x55a1f3a7d770;  1 drivers
v0x55a1f2603d00_0 .net "sum", 3 0, L_0x55a1f3a7d3d0;  1 drivers
L_0x55a1f3a7b390 .part L_0x55a1f3a7d5e0, 0, 1;
L_0x55a1f3a7b4c0 .part L_0x55a1f3a7d680, 0, 1;
L_0x55a1f3a7b5f0 .part L_0x55a1f3a7d770, 0, 1;
L_0x55a1f3a7bc00 .part L_0x55a1f3a7d5e0, 1, 1;
L_0x55a1f3a7bd30 .part L_0x55a1f3a7d680, 1, 1;
L_0x55a1f3a7be60 .part L_0x55a1f3a7d770, 1, 1;
L_0x55a1f3a7c5a0 .part L_0x55a1f3a7d5e0, 2, 1;
L_0x55a1f3a7c6d0 .part L_0x55a1f3a7d680, 2, 1;
L_0x55a1f3a7c850 .part L_0x55a1f3a7d770, 2, 1;
L_0x55a1f3a7ce20 .part L_0x55a1f3a7d5e0, 3, 1;
L_0x55a1f3a7cfe0 .part L_0x55a1f3a7d680, 3, 1;
L_0x55a1f3a7d1a0 .part L_0x55a1f3a7d770, 3, 1;
L_0x55a1f3a7d3d0 .concat8 [ 1 1 1 1], L_0x55a1f3a7ae30, L_0x55a1f3a7b790, L_0x55a1f3a7c040, L_0x55a1f3a7c9f0;
L_0x55a1f3a7d470 .concat8 [ 1 1 1 1], L_0x55a1f3a7b280, L_0x55a1f3a7baf0, L_0x55a1f3a7c490, L_0x55a1f3a7cd10;
S_0x55a1f2616eb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f260e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7a8a0 .functor XOR 1, L_0x55a1f3a7b390, L_0x55a1f3a7b4c0, C4<0>, C4<0>;
L_0x55a1f3a7ae30 .functor XOR 1, L_0x55a1f3a7a8a0, L_0x55a1f3a7b5f0, C4<0>, C4<0>;
L_0x55a1f3a7aef0 .functor AND 1, L_0x55a1f3a7b390, L_0x55a1f3a7b4c0, C4<1>, C4<1>;
L_0x55a1f3a7b000 .functor AND 1, L_0x55a1f3a7b390, L_0x55a1f3a7b5f0, C4<1>, C4<1>;
L_0x55a1f3a7b0c0 .functor OR 1, L_0x55a1f3a7aef0, L_0x55a1f3a7b000, C4<0>, C4<0>;
L_0x55a1f3a7b1d0 .functor AND 1, L_0x55a1f3a7b5f0, L_0x55a1f3a7b4c0, C4<1>, C4<1>;
L_0x55a1f3a7b280 .functor OR 1, L_0x55a1f3a7b0c0, L_0x55a1f3a7b1d0, C4<0>, C4<0>;
v0x55a1f2616ad0_0 .net *"_s0", 0 0, L_0x55a1f3a7a8a0;  1 drivers
v0x55a1f2616b70_0 .net *"_s10", 0 0, L_0x55a1f3a7b1d0;  1 drivers
v0x55a1f260e000_0 .net *"_s4", 0 0, L_0x55a1f3a7aef0;  1 drivers
v0x55a1f260e0f0_0 .net *"_s6", 0 0, L_0x55a1f3a7b000;  1 drivers
v0x55a1f2613f60_0 .net *"_s8", 0 0, L_0x55a1f3a7b0c0;  1 drivers
v0x55a1f2613b80_0 .net "a", 0 0, L_0x55a1f3a7b390;  1 drivers
v0x55a1f2613c40_0 .net "b", 0 0, L_0x55a1f3a7b4c0;  1 drivers
v0x55a1f2611010_0 .net "ca", 0 0, L_0x55a1f3a7b280;  1 drivers
v0x55a1f26110b0_0 .net "cin", 0 0, L_0x55a1f3a7b5f0;  1 drivers
v0x55a1f2610c30_0 .net "sum", 0 0, L_0x55a1f3a7ae30;  1 drivers
S_0x55a1f260dc80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f260e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7b720 .functor XOR 1, L_0x55a1f3a7bc00, L_0x55a1f3a7bd30, C4<0>, C4<0>;
L_0x55a1f3a7b790 .functor XOR 1, L_0x55a1f3a7b720, L_0x55a1f3a7be60, C4<0>, C4<0>;
L_0x55a1f3a7b800 .functor AND 1, L_0x55a1f3a7bc00, L_0x55a1f3a7bd30, C4<1>, C4<1>;
L_0x55a1f3a7b870 .functor AND 1, L_0x55a1f3a7bc00, L_0x55a1f3a7be60, C4<1>, C4<1>;
L_0x55a1f3a7b930 .functor OR 1, L_0x55a1f3a7b800, L_0x55a1f3a7b870, C4<0>, C4<0>;
L_0x55a1f3a7ba40 .functor AND 1, L_0x55a1f3a7be60, L_0x55a1f3a7bd30, C4<1>, C4<1>;
L_0x55a1f3a7baf0 .functor OR 1, L_0x55a1f3a7b930, L_0x55a1f3a7ba40, C4<0>, C4<0>;
v0x55a1f2614fb0_0 .net *"_s0", 0 0, L_0x55a1f3a7b720;  1 drivers
v0x55a1f2615090_0 .net *"_s10", 0 0, L_0x55a1f3a7ba40;  1 drivers
v0x55a1f26163e0_0 .net *"_s4", 0 0, L_0x55a1f3a7b800;  1 drivers
v0x55a1f26164b0_0 .net *"_s6", 0 0, L_0x55a1f3a7b870;  1 drivers
v0x55a1f2612060_0 .net *"_s8", 0 0, L_0x55a1f3a7b930;  1 drivers
v0x55a1f2612140_0 .net "a", 0 0, L_0x55a1f3a7bc00;  1 drivers
v0x55a1f2613490_0 .net "b", 0 0, L_0x55a1f3a7bd30;  1 drivers
v0x55a1f2613550_0 .net "ca", 0 0, L_0x55a1f3a7baf0;  1 drivers
v0x55a1f260f110_0 .net "cin", 0 0, L_0x55a1f3a7be60;  1 drivers
v0x55a1f2610540_0 .net "sum", 0 0, L_0x55a1f3a7b790;  1 drivers
S_0x55a1f260c160 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f260e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7bfd0 .functor XOR 1, L_0x55a1f3a7c5a0, L_0x55a1f3a7c6d0, C4<0>, C4<0>;
L_0x55a1f3a7c040 .functor XOR 1, L_0x55a1f3a7bfd0, L_0x55a1f3a7c850, C4<0>, C4<0>;
L_0x55a1f3a7c100 .functor AND 1, L_0x55a1f3a7c5a0, L_0x55a1f3a7c6d0, C4<1>, C4<1>;
L_0x55a1f3a7c210 .functor AND 1, L_0x55a1f3a7c5a0, L_0x55a1f3a7c850, C4<1>, C4<1>;
L_0x55a1f3a7c2d0 .functor OR 1, L_0x55a1f3a7c100, L_0x55a1f3a7c210, C4<0>, C4<0>;
L_0x55a1f3a7c3e0 .functor AND 1, L_0x55a1f3a7c850, L_0x55a1f3a7c6d0, C4<1>, C4<1>;
L_0x55a1f3a7c490 .functor OR 1, L_0x55a1f3a7c2d0, L_0x55a1f3a7c3e0, C4<0>, C4<0>;
v0x55a1f260d590_0 .net *"_s0", 0 0, L_0x55a1f3a7bfd0;  1 drivers
v0x55a1f260d650_0 .net *"_s10", 0 0, L_0x55a1f3a7c3e0;  1 drivers
v0x55a1f260aa00_0 .net *"_s4", 0 0, L_0x55a1f3a7c100;  1 drivers
v0x55a1f260aaf0_0 .net *"_s6", 0 0, L_0x55a1f3a7c210;  1 drivers
v0x55a1f25fd540_0 .net *"_s8", 0 0, L_0x55a1f3a7c2d0;  1 drivers
v0x55a1f25f0bf0_0 .net "a", 0 0, L_0x55a1f3a7c5a0;  1 drivers
v0x55a1f25f0cb0_0 .net "b", 0 0, L_0x55a1f3a7c6d0;  1 drivers
v0x55a1f26000c0_0 .net "ca", 0 0, L_0x55a1f3a7c490;  1 drivers
v0x55a1f2600160_0 .net "cin", 0 0, L_0x55a1f3a7c850;  1 drivers
v0x55a1f2608c00_0 .net "sum", 0 0, L_0x55a1f3a7c040;  1 drivers
S_0x55a1f2608770 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f260e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7c980 .functor XOR 1, L_0x55a1f3a7ce20, L_0x55a1f3a7cfe0, C4<0>, C4<0>;
L_0x55a1f3a7c9f0 .functor XOR 1, L_0x55a1f3a7c980, L_0x55a1f3a7d1a0, C4<0>, C4<0>;
L_0x55a1f3a7ca60 .functor AND 1, L_0x55a1f3a7ce20, L_0x55a1f3a7cfe0, C4<1>, C4<1>;
L_0x55a1f3a7cad0 .functor AND 1, L_0x55a1f3a7ce20, L_0x55a1f3a7d1a0, C4<1>, C4<1>;
L_0x55a1f3a7cb90 .functor OR 1, L_0x55a1f3a7ca60, L_0x55a1f3a7cad0, C4<0>, C4<0>;
L_0x55a1f3a7cca0 .functor AND 1, L_0x55a1f3a7d1a0, L_0x55a1f3a7cfe0, C4<1>, C4<1>;
L_0x55a1f3a7cd10 .functor OR 1, L_0x55a1f3a7cb90, L_0x55a1f3a7cca0, C4<0>, C4<0>;
v0x55a1f25ffca0_0 .net *"_s0", 0 0, L_0x55a1f3a7c980;  1 drivers
v0x55a1f25ffd80_0 .net *"_s10", 0 0, L_0x55a1f3a7cca0;  1 drivers
v0x55a1f2605c00_0 .net *"_s4", 0 0, L_0x55a1f3a7ca60;  1 drivers
v0x55a1f2605cc0_0 .net *"_s6", 0 0, L_0x55a1f3a7cad0;  1 drivers
v0x55a1f2605820_0 .net *"_s8", 0 0, L_0x55a1f3a7cb90;  1 drivers
v0x55a1f2602cb0_0 .net "a", 0 0, L_0x55a1f3a7ce20;  1 drivers
v0x55a1f2602d70_0 .net "b", 0 0, L_0x55a1f3a7cfe0;  1 drivers
v0x55a1f26028d0_0 .net "ca", 0 0, L_0x55a1f3a7cd10;  1 drivers
v0x55a1f2602970_0 .net "cin", 0 0, L_0x55a1f3a7d1a0;  1 drivers
v0x55a1f25ff9d0_0 .net "sum", 0 0, L_0x55a1f3a7c9f0;  1 drivers
S_0x55a1f2605130 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2644250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f25e9630_0 .net "a", 3 0, L_0x55a1f3a7ff80;  1 drivers
v0x55a1f25e9730_0 .net "b", 3 0, L_0x55a1f3a800b0;  1 drivers
v0x55a1f25e6680_0 .net "ca", 3 0, L_0x55a1f3a7fe10;  1 drivers
v0x55a1f25e6740_0 .net "cin", 3 0, L_0x55a1f3a801e0;  1 drivers
v0x55a1f25ed9b0_0 .net "sum", 3 0, L_0x55a1f3a7fd70;  1 drivers
L_0x55a1f3a7dd30 .part L_0x55a1f3a7ff80, 0, 1;
L_0x55a1f3a7de60 .part L_0x55a1f3a800b0, 0, 1;
L_0x55a1f3a7df90 .part L_0x55a1f3a801e0, 0, 1;
L_0x55a1f3a7e5a0 .part L_0x55a1f3a7ff80, 1, 1;
L_0x55a1f3a7e6d0 .part L_0x55a1f3a800b0, 1, 1;
L_0x55a1f3a7e800 .part L_0x55a1f3a801e0, 1, 1;
L_0x55a1f3a7ef40 .part L_0x55a1f3a7ff80, 2, 1;
L_0x55a1f3a7f070 .part L_0x55a1f3a800b0, 2, 1;
L_0x55a1f3a7f1f0 .part L_0x55a1f3a801e0, 2, 1;
L_0x55a1f3a7f7c0 .part L_0x55a1f3a7ff80, 3, 1;
L_0x55a1f3a7f980 .part L_0x55a1f3a800b0, 3, 1;
L_0x55a1f3a7fb40 .part L_0x55a1f3a801e0, 3, 1;
L_0x55a1f3a7fd70 .concat8 [ 1 1 1 1], L_0x55a1f3a7d810, L_0x55a1f3a7e130, L_0x55a1f3a7e9e0, L_0x55a1f3a7f390;
L_0x55a1f3a7fe10 .concat8 [ 1 1 1 1], L_0x55a1f3a7dc20, L_0x55a1f3a7e490, L_0x55a1f3a7ee30, L_0x55a1f3a7f6b0;
S_0x55a1f2600db0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2605130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7d360 .functor XOR 1, L_0x55a1f3a7dd30, L_0x55a1f3a7de60, C4<0>, C4<0>;
L_0x55a1f3a7d810 .functor XOR 1, L_0x55a1f3a7d360, L_0x55a1f3a7df90, C4<0>, C4<0>;
L_0x55a1f3a7d8d0 .functor AND 1, L_0x55a1f3a7dd30, L_0x55a1f3a7de60, C4<1>, C4<1>;
L_0x55a1f3a7d9e0 .functor AND 1, L_0x55a1f3a7dd30, L_0x55a1f3a7df90, C4<1>, C4<1>;
L_0x55a1f3a7daa0 .functor OR 1, L_0x55a1f3a7d8d0, L_0x55a1f3a7d9e0, C4<0>, C4<0>;
L_0x55a1f3a7dbb0 .functor AND 1, L_0x55a1f3a7df90, L_0x55a1f3a7de60, C4<1>, C4<1>;
L_0x55a1f3a7dc20 .functor OR 1, L_0x55a1f3a7daa0, L_0x55a1f3a7dbb0, C4<0>, C4<0>;
v0x55a1f26021e0_0 .net *"_s0", 0 0, L_0x55a1f3a7d360;  1 drivers
v0x55a1f2602280_0 .net *"_s10", 0 0, L_0x55a1f3a7dbb0;  1 drivers
v0x55a1f25fdea0_0 .net *"_s4", 0 0, L_0x55a1f3a7d8d0;  1 drivers
v0x55a1f25fdf90_0 .net *"_s6", 0 0, L_0x55a1f3a7d9e0;  1 drivers
v0x55a1f25ff230_0 .net *"_s8", 0 0, L_0x55a1f3a7daa0;  1 drivers
v0x55a1f25f3770_0 .net "a", 0 0, L_0x55a1f3a7dd30;  1 drivers
v0x55a1f25f3830_0 .net "b", 0 0, L_0x55a1f3a7de60;  1 drivers
v0x55a1f25fc200_0 .net "ca", 0 0, L_0x55a1f3a7dc20;  1 drivers
v0x55a1f25fc2a0_0 .net "cin", 0 0, L_0x55a1f3a7df90;  1 drivers
v0x55a1f25fbed0_0 .net "sum", 0 0, L_0x55a1f3a7d810;  1 drivers
S_0x55a1f25f3350 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2605130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7e0c0 .functor XOR 1, L_0x55a1f3a7e5a0, L_0x55a1f3a7e6d0, C4<0>, C4<0>;
L_0x55a1f3a7e130 .functor XOR 1, L_0x55a1f3a7e0c0, L_0x55a1f3a7e800, C4<0>, C4<0>;
L_0x55a1f3a7e1a0 .functor AND 1, L_0x55a1f3a7e5a0, L_0x55a1f3a7e6d0, C4<1>, C4<1>;
L_0x55a1f3a7e210 .functor AND 1, L_0x55a1f3a7e5a0, L_0x55a1f3a7e800, C4<1>, C4<1>;
L_0x55a1f3a7e2d0 .functor OR 1, L_0x55a1f3a7e1a0, L_0x55a1f3a7e210, C4<0>, C4<0>;
L_0x55a1f3a7e3e0 .functor AND 1, L_0x55a1f3a7e800, L_0x55a1f3a7e6d0, C4<1>, C4<1>;
L_0x55a1f3a7e490 .functor OR 1, L_0x55a1f3a7e2d0, L_0x55a1f3a7e3e0, C4<0>, C4<0>;
v0x55a1f25f92b0_0 .net *"_s0", 0 0, L_0x55a1f3a7e0c0;  1 drivers
v0x55a1f25f9370_0 .net *"_s10", 0 0, L_0x55a1f3a7e3e0;  1 drivers
v0x55a1f25f8ed0_0 .net *"_s4", 0 0, L_0x55a1f3a7e1a0;  1 drivers
v0x55a1f25f8fc0_0 .net *"_s6", 0 0, L_0x55a1f3a7e210;  1 drivers
v0x55a1f25f6360_0 .net *"_s8", 0 0, L_0x55a1f3a7e2d0;  1 drivers
v0x55a1f25f5f80_0 .net "a", 0 0, L_0x55a1f3a7e5a0;  1 drivers
v0x55a1f25f6040_0 .net "b", 0 0, L_0x55a1f3a7e6d0;  1 drivers
v0x55a1f25f2fd0_0 .net "ca", 0 0, L_0x55a1f3a7e490;  1 drivers
v0x55a1f25f3090_0 .net "cin", 0 0, L_0x55a1f3a7e800;  1 drivers
v0x55a1f25fa3b0_0 .net "sum", 0 0, L_0x55a1f3a7e130;  1 drivers
S_0x55a1f25fb730 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2605130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7e970 .functor XOR 1, L_0x55a1f3a7ef40, L_0x55a1f3a7f070, C4<0>, C4<0>;
L_0x55a1f3a7e9e0 .functor XOR 1, L_0x55a1f3a7e970, L_0x55a1f3a7f1f0, C4<0>, C4<0>;
L_0x55a1f3a7eaa0 .functor AND 1, L_0x55a1f3a7ef40, L_0x55a1f3a7f070, C4<1>, C4<1>;
L_0x55a1f3a7ebb0 .functor AND 1, L_0x55a1f3a7ef40, L_0x55a1f3a7f1f0, C4<1>, C4<1>;
L_0x55a1f3a7ec70 .functor OR 1, L_0x55a1f3a7eaa0, L_0x55a1f3a7ebb0, C4<0>, C4<0>;
L_0x55a1f3a7ed80 .functor AND 1, L_0x55a1f3a7f1f0, L_0x55a1f3a7f070, C4<1>, C4<1>;
L_0x55a1f3a7ee30 .functor OR 1, L_0x55a1f3a7ec70, L_0x55a1f3a7ed80, C4<0>, C4<0>;
v0x55a1f25f73b0_0 .net *"_s0", 0 0, L_0x55a1f3a7e970;  1 drivers
v0x55a1f25f7470_0 .net *"_s10", 0 0, L_0x55a1f3a7ed80;  1 drivers
v0x55a1f25f87e0_0 .net *"_s4", 0 0, L_0x55a1f3a7eaa0;  1 drivers
v0x55a1f25f88d0_0 .net *"_s6", 0 0, L_0x55a1f3a7ebb0;  1 drivers
v0x55a1f25f4460_0 .net *"_s8", 0 0, L_0x55a1f3a7ec70;  1 drivers
v0x55a1f25f5890_0 .net "a", 0 0, L_0x55a1f3a7ef40;  1 drivers
v0x55a1f25f5950_0 .net "b", 0 0, L_0x55a1f3a7f070;  1 drivers
v0x55a1f25f1550_0 .net "ca", 0 0, L_0x55a1f3a7ee30;  1 drivers
v0x55a1f25f15f0_0 .net "cin", 0 0, L_0x55a1f3a7f1f0;  1 drivers
v0x55a1f25f2990_0 .net "sum", 0 0, L_0x55a1f3a7e9e0;  1 drivers
S_0x55a1f25e6e20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2605130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a7f320 .functor XOR 1, L_0x55a1f3a7f7c0, L_0x55a1f3a7f980, C4<0>, C4<0>;
L_0x55a1f3a7f390 .functor XOR 1, L_0x55a1f3a7f320, L_0x55a1f3a7fb40, C4<0>, C4<0>;
L_0x55a1f3a7f400 .functor AND 1, L_0x55a1f3a7f7c0, L_0x55a1f3a7f980, C4<1>, C4<1>;
L_0x55a1f3a7f470 .functor AND 1, L_0x55a1f3a7f7c0, L_0x55a1f3a7fb40, C4<1>, C4<1>;
L_0x55a1f3a7f530 .functor OR 1, L_0x55a1f3a7f400, L_0x55a1f3a7f470, C4<0>, C4<0>;
L_0x55a1f3a7f640 .functor AND 1, L_0x55a1f3a7fb40, L_0x55a1f3a7f980, C4<1>, C4<1>;
L_0x55a1f3a7f6b0 .functor OR 1, L_0x55a1f3a7f530, L_0x55a1f3a7f640, C4<0>, C4<0>;
v0x55a1f25ef8b0_0 .net *"_s0", 0 0, L_0x55a1f3a7f320;  1 drivers
v0x55a1f25ef990_0 .net *"_s10", 0 0, L_0x55a1f3a7f640;  1 drivers
v0x55a1f25ef4d0_0 .net *"_s4", 0 0, L_0x55a1f3a7f400;  1 drivers
v0x55a1f25ef590_0 .net *"_s6", 0 0, L_0x55a1f3a7f470;  1 drivers
v0x55a1f25e6a00_0 .net *"_s8", 0 0, L_0x55a1f3a7f530;  1 drivers
v0x55a1f25ec960_0 .net "a", 0 0, L_0x55a1f3a7f7c0;  1 drivers
v0x55a1f25eca20_0 .net "b", 0 0, L_0x55a1f3a7f980;  1 drivers
v0x55a1f25ec580_0 .net "ca", 0 0, L_0x55a1f3a7f6b0;  1 drivers
v0x55a1f25ec620_0 .net "cin", 0 0, L_0x55a1f3a7fb40;  1 drivers
v0x55a1f25e9ac0_0 .net "sum", 0 0, L_0x55a1f3a7f390;  1 drivers
S_0x55a1f25e7b10 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2646dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2586d70_0 .net "a", 15 0, L_0x55a1f3a8b0d0;  1 drivers
v0x55a1f2586e50_0 .net "b", 15 0, L_0x55a1f3a8b1c0;  1 drivers
v0x55a1f2586990_0 .net "ca", 15 0, L_0x55a1f3a8ae70;  1 drivers
v0x55a1f2586a50_0 .net "cin", 15 0, L_0x55a1f3a8b2b0;  1 drivers
v0x55a1f257dec0_0 .net "sum", 15 0, L_0x55a1f3a8add0;  1 drivers
L_0x55a1f3a82ea0 .part L_0x55a1f3a8b0d0, 0, 4;
L_0x55a1f3a82f40 .part L_0x55a1f3a8b1c0, 0, 4;
L_0x55a1f3a82fe0 .part L_0x55a1f3a8b2b0, 0, 4;
L_0x55a1f3a85730 .part L_0x55a1f3a8b0d0, 4, 4;
L_0x55a1f3a85820 .part L_0x55a1f3a8b1c0, 4, 4;
L_0x55a1f3a85910 .part L_0x55a1f3a8b2b0, 4, 4;
L_0x55a1f3a880b0 .part L_0x55a1f3a8b0d0, 8, 4;
L_0x55a1f3a88150 .part L_0x55a1f3a8b1c0, 8, 4;
L_0x55a1f3a88240 .part L_0x55a1f3a8b2b0, 8, 4;
L_0x55a1f3a8a9d0 .part L_0x55a1f3a8b0d0, 12, 4;
L_0x55a1f3a8ab00 .part L_0x55a1f3a8b1c0, 12, 4;
L_0x55a1f3a8ac30 .part L_0x55a1f3a8b2b0, 12, 4;
L_0x55a1f3a8add0 .concat8 [ 4 4 4 4], L_0x55a1f3a82c90, L_0x55a1f3a85520, L_0x55a1f3a87ea0, L_0x55a1f3a8a7c0;
L_0x55a1f3a8ae70 .concat8 [ 4 4 4 4], L_0x55a1f3a82d30, L_0x55a1f3a855c0, L_0x55a1f3a87f40, L_0x55a1f3a8a860;
S_0x55a1f25e8f40 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f25e7b10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f25cfa70_0 .net "a", 3 0, L_0x55a1f3a82ea0;  1 drivers
v0x55a1f25cfb70_0 .net "b", 3 0, L_0x55a1f3a82f40;  1 drivers
v0x55a1f25cf690_0 .net "ca", 3 0, L_0x55a1f3a82d30;  1 drivers
v0x55a1f25cf750_0 .net "cin", 3 0, L_0x55a1f3a82fe0;  1 drivers
v0x55a1f25cc6e0_0 .net "sum", 3 0, L_0x55a1f3a82c90;  1 drivers
L_0x55a1f3a80d10 .part L_0x55a1f3a82ea0, 0, 1;
L_0x55a1f3a80e40 .part L_0x55a1f3a82f40, 0, 1;
L_0x55a1f3a80f70 .part L_0x55a1f3a82fe0, 0, 1;
L_0x55a1f3a81540 .part L_0x55a1f3a82ea0, 1, 1;
L_0x55a1f3a81670 .part L_0x55a1f3a82f40, 1, 1;
L_0x55a1f3a817a0 .part L_0x55a1f3a82fe0, 1, 1;
L_0x55a1f3a81e60 .part L_0x55a1f3a82ea0, 2, 1;
L_0x55a1f3a81f90 .part L_0x55a1f3a82f40, 2, 1;
L_0x55a1f3a82110 .part L_0x55a1f3a82fe0, 2, 1;
L_0x55a1f3a826e0 .part L_0x55a1f3a82ea0, 3, 1;
L_0x55a1f3a828a0 .part L_0x55a1f3a82f40, 3, 1;
L_0x55a1f3a82a60 .part L_0x55a1f3a82fe0, 3, 1;
L_0x55a1f3a82c90 .concat8 [ 1 1 1 1], L_0x55a1f3a7fd00, L_0x55a1f3a81110, L_0x55a1f3a81940, L_0x55a1f3a822b0;
L_0x55a1f3a82d30 .concat8 [ 1 1 1 1], L_0x55a1f3a80c00, L_0x55a1f3a81430, L_0x55a1f3a81d50, L_0x55a1f3a825d0;
S_0x55a1f25e4c00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f25e8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a80310 .functor XOR 1, L_0x55a1f3a80d10, L_0x55a1f3a80e40, C4<0>, C4<0>;
L_0x55a1f3a7fd00 .functor XOR 1, L_0x55a1f3a80310, L_0x55a1f3a80f70, C4<0>, C4<0>;
L_0x55a1f3a808b0 .functor AND 1, L_0x55a1f3a80d10, L_0x55a1f3a80e40, C4<1>, C4<1>;
L_0x55a1f3a809c0 .functor AND 1, L_0x55a1f3a80d10, L_0x55a1f3a80f70, C4<1>, C4<1>;
L_0x55a1f3a80a80 .functor OR 1, L_0x55a1f3a808b0, L_0x55a1f3a809c0, C4<0>, C4<0>;
L_0x55a1f3a80b90 .functor AND 1, L_0x55a1f3a80f70, L_0x55a1f3a80e40, C4<1>, C4<1>;
L_0x55a1f3a80c00 .functor OR 1, L_0x55a1f3a80a80, L_0x55a1f3a80b90, C4<0>, C4<0>;
v0x55a1f25e5f90_0 .net *"_s0", 0 0, L_0x55a1f3a80310;  1 drivers
v0x55a1f25e6030_0 .net *"_s10", 0 0, L_0x55a1f3a80b90;  1 drivers
v0x55a1f25da3e0_0 .net *"_s4", 0 0, L_0x55a1f3a808b0;  1 drivers
v0x55a1f25da4d0_0 .net *"_s6", 0 0, L_0x55a1f3a809c0;  1 drivers
v0x55a1f25e2e70_0 .net *"_s8", 0 0, L_0x55a1f3a80a80;  1 drivers
v0x55a1f25e2a90_0 .net "a", 0 0, L_0x55a1f3a80d10;  1 drivers
v0x55a1f25e2b50_0 .net "b", 0 0, L_0x55a1f3a80e40;  1 drivers
v0x55a1f25d9fc0_0 .net "ca", 0 0, L_0x55a1f3a80c00;  1 drivers
v0x55a1f25da060_0 .net "cin", 0 0, L_0x55a1f3a80f70;  1 drivers
v0x55a1f25dffd0_0 .net "sum", 0 0, L_0x55a1f3a7fd00;  1 drivers
S_0x55a1f25dfb40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f25e8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a810a0 .functor XOR 1, L_0x55a1f3a81540, L_0x55a1f3a81670, C4<0>, C4<0>;
L_0x55a1f3a81110 .functor XOR 1, L_0x55a1f3a810a0, L_0x55a1f3a817a0, C4<0>, C4<0>;
L_0x55a1f3a81180 .functor AND 1, L_0x55a1f3a81540, L_0x55a1f3a81670, C4<1>, C4<1>;
L_0x55a1f3a811f0 .functor AND 1, L_0x55a1f3a81540, L_0x55a1f3a817a0, C4<1>, C4<1>;
L_0x55a1f3a812b0 .functor OR 1, L_0x55a1f3a81180, L_0x55a1f3a811f0, C4<0>, C4<0>;
L_0x55a1f3a813c0 .functor AND 1, L_0x55a1f3a817a0, L_0x55a1f3a81670, C4<1>, C4<1>;
L_0x55a1f3a81430 .functor OR 1, L_0x55a1f3a812b0, L_0x55a1f3a813c0, C4<0>, C4<0>;
v0x55a1f25dcfd0_0 .net *"_s0", 0 0, L_0x55a1f3a810a0;  1 drivers
v0x55a1f25dd0b0_0 .net *"_s10", 0 0, L_0x55a1f3a813c0;  1 drivers
v0x55a1f25dcbf0_0 .net *"_s4", 0 0, L_0x55a1f3a81180;  1 drivers
v0x55a1f25dccc0_0 .net *"_s6", 0 0, L_0x55a1f3a811f0;  1 drivers
v0x55a1f25d9c40_0 .net *"_s8", 0 0, L_0x55a1f3a812b0;  1 drivers
v0x55a1f25d9d20_0 .net "a", 0 0, L_0x55a1f3a81540;  1 drivers
v0x55a1f25e0f70_0 .net "b", 0 0, L_0x55a1f3a81670;  1 drivers
v0x55a1f25e1030_0 .net "ca", 0 0, L_0x55a1f3a81430;  1 drivers
v0x55a1f25e23a0_0 .net "cin", 0 0, L_0x55a1f3a817a0;  1 drivers
v0x55a1f25de020_0 .net "sum", 0 0, L_0x55a1f3a81110;  1 drivers
S_0x55a1f25df450 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f25e8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a818d0 .functor XOR 1, L_0x55a1f3a81e60, L_0x55a1f3a81f90, C4<0>, C4<0>;
L_0x55a1f3a81940 .functor XOR 1, L_0x55a1f3a818d0, L_0x55a1f3a82110, C4<0>, C4<0>;
L_0x55a1f3a81a00 .functor AND 1, L_0x55a1f3a81e60, L_0x55a1f3a81f90, C4<1>, C4<1>;
L_0x55a1f3a81b10 .functor AND 1, L_0x55a1f3a81e60, L_0x55a1f3a82110, C4<1>, C4<1>;
L_0x55a1f3a81bd0 .functor OR 1, L_0x55a1f3a81a00, L_0x55a1f3a81b10, C4<0>, C4<0>;
L_0x55a1f3a81ce0 .functor AND 1, L_0x55a1f3a82110, L_0x55a1f3a81f90, C4<1>, C4<1>;
L_0x55a1f3a81d50 .functor OR 1, L_0x55a1f3a81bd0, L_0x55a1f3a81ce0, C4<0>, C4<0>;
v0x55a1f25db0d0_0 .net *"_s0", 0 0, L_0x55a1f3a818d0;  1 drivers
v0x55a1f25db190_0 .net *"_s10", 0 0, L_0x55a1f3a81ce0;  1 drivers
v0x55a1f25dc500_0 .net *"_s4", 0 0, L_0x55a1f3a81a00;  1 drivers
v0x55a1f25dc5f0_0 .net *"_s6", 0 0, L_0x55a1f3a81b10;  1 drivers
v0x55a1f25d81c0_0 .net *"_s8", 0 0, L_0x55a1f3a81bd0;  1 drivers
v0x55a1f25d9550_0 .net "a", 0 0, L_0x55a1f3a81e60;  1 drivers
v0x55a1f25d9610_0 .net "b", 0 0, L_0x55a1f3a81f90;  1 drivers
v0x55a1f25d6c50_0 .net "ca", 0 0, L_0x55a1f3a81d50;  1 drivers
v0x55a1f25d6d10_0 .net "cin", 0 0, L_0x55a1f3a82110;  1 drivers
v0x55a1f25ca3b0_0 .net "sum", 0 0, L_0x55a1f3a81940;  1 drivers
S_0x55a1f25bd9b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f25e8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a82240 .functor XOR 1, L_0x55a1f3a826e0, L_0x55a1f3a828a0, C4<0>, C4<0>;
L_0x55a1f3a822b0 .functor XOR 1, L_0x55a1f3a82240, L_0x55a1f3a82a60, C4<0>, C4<0>;
L_0x55a1f3a82320 .functor AND 1, L_0x55a1f3a826e0, L_0x55a1f3a828a0, C4<1>, C4<1>;
L_0x55a1f3a82390 .functor AND 1, L_0x55a1f3a826e0, L_0x55a1f3a82a60, C4<1>, C4<1>;
L_0x55a1f3a82450 .functor OR 1, L_0x55a1f3a82320, L_0x55a1f3a82390, C4<0>, C4<0>;
L_0x55a1f3a82560 .functor AND 1, L_0x55a1f3a82a60, L_0x55a1f3a828a0, C4<1>, C4<1>;
L_0x55a1f3a825d0 .functor OR 1, L_0x55a1f3a82450, L_0x55a1f3a82560, C4<0>, C4<0>;
v0x55a1f25cce80_0 .net *"_s0", 0 0, L_0x55a1f3a82240;  1 drivers
v0x55a1f25ccf60_0 .net *"_s10", 0 0, L_0x55a1f3a82560;  1 drivers
v0x55a1f25d5910_0 .net *"_s4", 0 0, L_0x55a1f3a82320;  1 drivers
v0x55a1f25d59e0_0 .net *"_s6", 0 0, L_0x55a1f3a82390;  1 drivers
v0x55a1f25d5530_0 .net *"_s8", 0 0, L_0x55a1f3a82450;  1 drivers
v0x55a1f25d5610_0 .net "a", 0 0, L_0x55a1f3a826e0;  1 drivers
v0x55a1f25cca60_0 .net "b", 0 0, L_0x55a1f3a828a0;  1 drivers
v0x55a1f25ccb20_0 .net "ca", 0 0, L_0x55a1f3a825d0;  1 drivers
v0x55a1f25d29c0_0 .net "cin", 0 0, L_0x55a1f3a82a60;  1 drivers
v0x55a1f25d25e0_0 .net "sum", 0 0, L_0x55a1f3a822b0;  1 drivers
S_0x55a1f25d3a10 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f25e7b10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f25b9720_0 .net "a", 3 0, L_0x55a1f3a85730;  1 drivers
v0x55a1f25b9820_0 .net "b", 3 0, L_0x55a1f3a85820;  1 drivers
v0x55a1f25b9340_0 .net "ca", 3 0, L_0x55a1f3a855c0;  1 drivers
v0x55a1f25b9400_0 .net "cin", 3 0, L_0x55a1f3a85910;  1 drivers
v0x55a1f25b67d0_0 .net "sum", 3 0, L_0x55a1f3a85520;  1 drivers
L_0x55a1f3a835a0 .part L_0x55a1f3a85730, 0, 1;
L_0x55a1f3a836d0 .part L_0x55a1f3a85820, 0, 1;
L_0x55a1f3a83800 .part L_0x55a1f3a85910, 0, 1;
L_0x55a1f3a83dd0 .part L_0x55a1f3a85730, 1, 1;
L_0x55a1f3a83f00 .part L_0x55a1f3a85820, 1, 1;
L_0x55a1f3a84030 .part L_0x55a1f3a85910, 1, 1;
L_0x55a1f3a846f0 .part L_0x55a1f3a85730, 2, 1;
L_0x55a1f3a84820 .part L_0x55a1f3a85820, 2, 1;
L_0x55a1f3a849a0 .part L_0x55a1f3a85910, 2, 1;
L_0x55a1f3a84f70 .part L_0x55a1f3a85730, 3, 1;
L_0x55a1f3a85130 .part L_0x55a1f3a85820, 3, 1;
L_0x55a1f3a852f0 .part L_0x55a1f3a85910, 3, 1;
L_0x55a1f3a85520 .concat8 [ 1 1 1 1], L_0x55a1f3a83080, L_0x55a1f3a839a0, L_0x55a1f3a841d0, L_0x55a1f3a84b40;
L_0x55a1f3a855c0 .concat8 [ 1 1 1 1], L_0x55a1f3a83490, L_0x55a1f3a83cc0, L_0x55a1f3a845e0, L_0x55a1f3a84e60;
S_0x55a1f25d4e40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f25d3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a82c20 .functor XOR 1, L_0x55a1f3a835a0, L_0x55a1f3a836d0, C4<0>, C4<0>;
L_0x55a1f3a83080 .functor XOR 1, L_0x55a1f3a82c20, L_0x55a1f3a83800, C4<0>, C4<0>;
L_0x55a1f3a83140 .functor AND 1, L_0x55a1f3a835a0, L_0x55a1f3a836d0, C4<1>, C4<1>;
L_0x55a1f3a83250 .functor AND 1, L_0x55a1f3a835a0, L_0x55a1f3a83800, C4<1>, C4<1>;
L_0x55a1f3a83310 .functor OR 1, L_0x55a1f3a83140, L_0x55a1f3a83250, C4<0>, C4<0>;
L_0x55a1f3a83420 .functor AND 1, L_0x55a1f3a83800, L_0x55a1f3a836d0, C4<1>, C4<1>;
L_0x55a1f3a83490 .functor OR 1, L_0x55a1f3a83310, L_0x55a1f3a83420, C4<0>, C4<0>;
v0x55a1f25d0ac0_0 .net *"_s0", 0 0, L_0x55a1f3a82c20;  1 drivers
v0x55a1f25d0b60_0 .net *"_s10", 0 0, L_0x55a1f3a83420;  1 drivers
v0x55a1f25d1ef0_0 .net *"_s4", 0 0, L_0x55a1f3a83140;  1 drivers
v0x55a1f25d1fe0_0 .net *"_s6", 0 0, L_0x55a1f3a83250;  1 drivers
v0x55a1f25cdb70_0 .net *"_s8", 0 0, L_0x55a1f3a83310;  1 drivers
v0x55a1f25cefa0_0 .net "a", 0 0, L_0x55a1f3a835a0;  1 drivers
v0x55a1f25cf060_0 .net "b", 0 0, L_0x55a1f3a836d0;  1 drivers
v0x55a1f25cac60_0 .net "ca", 0 0, L_0x55a1f3a83490;  1 drivers
v0x55a1f25cad00_0 .net "cin", 0 0, L_0x55a1f3a83800;  1 drivers
v0x55a1f25cc0a0_0 .net "sum", 0 0, L_0x55a1f3a83080;  1 drivers
S_0x55a1f25c0530 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f25d3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a83930 .functor XOR 1, L_0x55a1f3a83dd0, L_0x55a1f3a83f00, C4<0>, C4<0>;
L_0x55a1f3a839a0 .functor XOR 1, L_0x55a1f3a83930, L_0x55a1f3a84030, C4<0>, C4<0>;
L_0x55a1f3a83a10 .functor AND 1, L_0x55a1f3a83dd0, L_0x55a1f3a83f00, C4<1>, C4<1>;
L_0x55a1f3a83a80 .functor AND 1, L_0x55a1f3a83dd0, L_0x55a1f3a84030, C4<1>, C4<1>;
L_0x55a1f3a83b40 .functor OR 1, L_0x55a1f3a83a10, L_0x55a1f3a83a80, C4<0>, C4<0>;
L_0x55a1f3a83c50 .functor AND 1, L_0x55a1f3a84030, L_0x55a1f3a83f00, C4<1>, C4<1>;
L_0x55a1f3a83cc0 .functor OR 1, L_0x55a1f3a83b40, L_0x55a1f3a83c50, C4<0>, C4<0>;
v0x55a1f25c8fc0_0 .net *"_s0", 0 0, L_0x55a1f3a83930;  1 drivers
v0x55a1f25c9080_0 .net *"_s10", 0 0, L_0x55a1f3a83c50;  1 drivers
v0x55a1f25c8be0_0 .net *"_s4", 0 0, L_0x55a1f3a83a10;  1 drivers
v0x55a1f25c8cd0_0 .net *"_s6", 0 0, L_0x55a1f3a83a80;  1 drivers
v0x55a1f25c0110_0 .net *"_s8", 0 0, L_0x55a1f3a83b40;  1 drivers
v0x55a1f25c6070_0 .net "a", 0 0, L_0x55a1f3a83dd0;  1 drivers
v0x55a1f25c6130_0 .net "b", 0 0, L_0x55a1f3a83f00;  1 drivers
v0x55a1f25c5c90_0 .net "ca", 0 0, L_0x55a1f3a83cc0;  1 drivers
v0x55a1f25c5d50_0 .net "cin", 0 0, L_0x55a1f3a84030;  1 drivers
v0x55a1f25c31d0_0 .net "sum", 0 0, L_0x55a1f3a839a0;  1 drivers
S_0x55a1f25c2d40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f25d3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a84160 .functor XOR 1, L_0x55a1f3a846f0, L_0x55a1f3a84820, C4<0>, C4<0>;
L_0x55a1f3a841d0 .functor XOR 1, L_0x55a1f3a84160, L_0x55a1f3a849a0, C4<0>, C4<0>;
L_0x55a1f3a84290 .functor AND 1, L_0x55a1f3a846f0, L_0x55a1f3a84820, C4<1>, C4<1>;
L_0x55a1f3a843a0 .functor AND 1, L_0x55a1f3a846f0, L_0x55a1f3a849a0, C4<1>, C4<1>;
L_0x55a1f3a84460 .functor OR 1, L_0x55a1f3a84290, L_0x55a1f3a843a0, C4<0>, C4<0>;
L_0x55a1f3a84570 .functor AND 1, L_0x55a1f3a849a0, L_0x55a1f3a84820, C4<1>, C4<1>;
L_0x55a1f3a845e0 .functor OR 1, L_0x55a1f3a84460, L_0x55a1f3a84570, C4<0>, C4<0>;
v0x55a1f25bfd90_0 .net *"_s0", 0 0, L_0x55a1f3a84160;  1 drivers
v0x55a1f25bfe50_0 .net *"_s10", 0 0, L_0x55a1f3a84570;  1 drivers
v0x55a1f25c70c0_0 .net *"_s4", 0 0, L_0x55a1f3a84290;  1 drivers
v0x55a1f25c71b0_0 .net *"_s6", 0 0, L_0x55a1f3a843a0;  1 drivers
v0x55a1f25c84f0_0 .net *"_s8", 0 0, L_0x55a1f3a84460;  1 drivers
v0x55a1f25c4170_0 .net "a", 0 0, L_0x55a1f3a846f0;  1 drivers
v0x55a1f25c4230_0 .net "b", 0 0, L_0x55a1f3a84820;  1 drivers
v0x55a1f25c55a0_0 .net "ca", 0 0, L_0x55a1f3a845e0;  1 drivers
v0x55a1f25c5640_0 .net "cin", 0 0, L_0x55a1f3a849a0;  1 drivers
v0x55a1f25c12d0_0 .net "sum", 0 0, L_0x55a1f3a841d0;  1 drivers
S_0x55a1f25c2650 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f25d3a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a84ad0 .functor XOR 1, L_0x55a1f3a84f70, L_0x55a1f3a85130, C4<0>, C4<0>;
L_0x55a1f3a84b40 .functor XOR 1, L_0x55a1f3a84ad0, L_0x55a1f3a852f0, C4<0>, C4<0>;
L_0x55a1f3a84bb0 .functor AND 1, L_0x55a1f3a84f70, L_0x55a1f3a85130, C4<1>, C4<1>;
L_0x55a1f3a84c20 .functor AND 1, L_0x55a1f3a84f70, L_0x55a1f3a852f0, C4<1>, C4<1>;
L_0x55a1f3a84ce0 .functor OR 1, L_0x55a1f3a84bb0, L_0x55a1f3a84c20, C4<0>, C4<0>;
L_0x55a1f3a84df0 .functor AND 1, L_0x55a1f3a852f0, L_0x55a1f3a85130, C4<1>, C4<1>;
L_0x55a1f3a84e60 .functor OR 1, L_0x55a1f3a84ce0, L_0x55a1f3a84df0, C4<0>, C4<0>;
v0x55a1f25be310_0 .net *"_s0", 0 0, L_0x55a1f3a84ad0;  1 drivers
v0x55a1f25be3f0_0 .net *"_s10", 0 0, L_0x55a1f3a84df0;  1 drivers
v0x55a1f25bf6a0_0 .net *"_s4", 0 0, L_0x55a1f3a84bb0;  1 drivers
v0x55a1f25bf760_0 .net *"_s6", 0 0, L_0x55a1f3a84c20;  1 drivers
v0x55a1f25b3be0_0 .net *"_s8", 0 0, L_0x55a1f3a84ce0;  1 drivers
v0x55a1f25bc670_0 .net "a", 0 0, L_0x55a1f3a84f70;  1 drivers
v0x55a1f25bc730_0 .net "b", 0 0, L_0x55a1f3a85130;  1 drivers
v0x55a1f25bc290_0 .net "ca", 0 0, L_0x55a1f3a84e60;  1 drivers
v0x55a1f25bc330_0 .net "cin", 0 0, L_0x55a1f3a852f0;  1 drivers
v0x55a1f25b3870_0 .net "sum", 0 0, L_0x55a1f3a84b40;  1 drivers
S_0x55a1f25b63f0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f25e7b10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2597580_0 .net "a", 3 0, L_0x55a1f3a880b0;  1 drivers
v0x55a1f2597680_0 .net "b", 3 0, L_0x55a1f3a88150;  1 drivers
v0x55a1f25a0010_0 .net "ca", 3 0, L_0x55a1f3a87f40;  1 drivers
v0x55a1f25a00d0_0 .net "cin", 3 0, L_0x55a1f3a88240;  1 drivers
v0x55a1f259fc30_0 .net "sum", 3 0, L_0x55a1f3a87ea0;  1 drivers
L_0x55a1f3a85f20 .part L_0x55a1f3a880b0, 0, 1;
L_0x55a1f3a86050 .part L_0x55a1f3a88150, 0, 1;
L_0x55a1f3a86180 .part L_0x55a1f3a88240, 0, 1;
L_0x55a1f3a86750 .part L_0x55a1f3a880b0, 1, 1;
L_0x55a1f3a86880 .part L_0x55a1f3a88150, 1, 1;
L_0x55a1f3a869b0 .part L_0x55a1f3a88240, 1, 1;
L_0x55a1f3a87070 .part L_0x55a1f3a880b0, 2, 1;
L_0x55a1f3a871a0 .part L_0x55a1f3a88150, 2, 1;
L_0x55a1f3a87320 .part L_0x55a1f3a88240, 2, 1;
L_0x55a1f3a878f0 .part L_0x55a1f3a880b0, 3, 1;
L_0x55a1f3a87ab0 .part L_0x55a1f3a88150, 3, 1;
L_0x55a1f3a87c70 .part L_0x55a1f3a88240, 3, 1;
L_0x55a1f3a87ea0 .concat8 [ 1 1 1 1], L_0x55a1f3a85a00, L_0x55a1f3a86320, L_0x55a1f3a86b50, L_0x55a1f3a874c0;
L_0x55a1f3a87f40 .concat8 [ 1 1 1 1], L_0x55a1f3a85e10, L_0x55a1f3a86640, L_0x55a1f3a86f60, L_0x55a1f3a877e0;
S_0x55a1f25b3440 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f25b63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a854b0 .functor XOR 1, L_0x55a1f3a85f20, L_0x55a1f3a86050, C4<0>, C4<0>;
L_0x55a1f3a85a00 .functor XOR 1, L_0x55a1f3a854b0, L_0x55a1f3a86180, C4<0>, C4<0>;
L_0x55a1f3a85ac0 .functor AND 1, L_0x55a1f3a85f20, L_0x55a1f3a86050, C4<1>, C4<1>;
L_0x55a1f3a85bd0 .functor AND 1, L_0x55a1f3a85f20, L_0x55a1f3a86180, C4<1>, C4<1>;
L_0x55a1f3a85c90 .functor OR 1, L_0x55a1f3a85ac0, L_0x55a1f3a85bd0, C4<0>, C4<0>;
L_0x55a1f3a85da0 .functor AND 1, L_0x55a1f3a86180, L_0x55a1f3a86050, C4<1>, C4<1>;
L_0x55a1f3a85e10 .functor OR 1, L_0x55a1f3a85c90, L_0x55a1f3a85da0, C4<0>, C4<0>;
v0x55a1f25ba770_0 .net *"_s0", 0 0, L_0x55a1f3a854b0;  1 drivers
v0x55a1f25ba810_0 .net *"_s10", 0 0, L_0x55a1f3a85da0;  1 drivers
v0x55a1f25bbba0_0 .net *"_s4", 0 0, L_0x55a1f3a85ac0;  1 drivers
v0x55a1f25bbc90_0 .net *"_s6", 0 0, L_0x55a1f3a85bd0;  1 drivers
v0x55a1f25b7820_0 .net *"_s8", 0 0, L_0x55a1f3a85c90;  1 drivers
v0x55a1f25b8c50_0 .net "a", 0 0, L_0x55a1f3a85f20;  1 drivers
v0x55a1f25b8d10_0 .net "b", 0 0, L_0x55a1f3a86050;  1 drivers
v0x55a1f25b48d0_0 .net "ca", 0 0, L_0x55a1f3a85e10;  1 drivers
v0x55a1f25b4970_0 .net "cin", 0 0, L_0x55a1f3a86180;  1 drivers
v0x55a1f25b5d00_0 .net "sum", 0 0, L_0x55a1f3a85a00;  1 drivers
S_0x55a1f25b19c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f25b63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a862b0 .functor XOR 1, L_0x55a1f3a86750, L_0x55a1f3a86880, C4<0>, C4<0>;
L_0x55a1f3a86320 .functor XOR 1, L_0x55a1f3a862b0, L_0x55a1f3a869b0, C4<0>, C4<0>;
L_0x55a1f3a86390 .functor AND 1, L_0x55a1f3a86750, L_0x55a1f3a86880, C4<1>, C4<1>;
L_0x55a1f3a86400 .functor AND 1, L_0x55a1f3a86750, L_0x55a1f3a869b0, C4<1>, C4<1>;
L_0x55a1f3a864c0 .functor OR 1, L_0x55a1f3a86390, L_0x55a1f3a86400, C4<0>, C4<0>;
L_0x55a1f3a865d0 .functor AND 1, L_0x55a1f3a869b0, L_0x55a1f3a86880, C4<1>, C4<1>;
L_0x55a1f3a86640 .functor OR 1, L_0x55a1f3a864c0, L_0x55a1f3a865d0, C4<0>, C4<0>;
v0x55a1f25b2d50_0 .net *"_s0", 0 0, L_0x55a1f3a862b0;  1 drivers
v0x55a1f25b2e30_0 .net *"_s10", 0 0, L_0x55a1f3a865d0;  1 drivers
v0x55a1f25a71a0_0 .net *"_s4", 0 0, L_0x55a1f3a86390;  1 drivers
v0x55a1f25a7270_0 .net *"_s6", 0 0, L_0x55a1f3a86400;  1 drivers
v0x55a1f25afc30_0 .net *"_s8", 0 0, L_0x55a1f3a864c0;  1 drivers
v0x55a1f25afd10_0 .net "a", 0 0, L_0x55a1f3a86750;  1 drivers
v0x55a1f25af850_0 .net "b", 0 0, L_0x55a1f3a86880;  1 drivers
v0x55a1f25af910_0 .net "ca", 0 0, L_0x55a1f3a86640;  1 drivers
v0x55a1f25a6d80_0 .net "cin", 0 0, L_0x55a1f3a869b0;  1 drivers
v0x55a1f25acce0_0 .net "sum", 0 0, L_0x55a1f3a86320;  1 drivers
S_0x55a1f25ac900 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f25b63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a86ae0 .functor XOR 1, L_0x55a1f3a87070, L_0x55a1f3a871a0, C4<0>, C4<0>;
L_0x55a1f3a86b50 .functor XOR 1, L_0x55a1f3a86ae0, L_0x55a1f3a87320, C4<0>, C4<0>;
L_0x55a1f3a86c10 .functor AND 1, L_0x55a1f3a87070, L_0x55a1f3a871a0, C4<1>, C4<1>;
L_0x55a1f3a86d20 .functor AND 1, L_0x55a1f3a87070, L_0x55a1f3a87320, C4<1>, C4<1>;
L_0x55a1f3a86de0 .functor OR 1, L_0x55a1f3a86c10, L_0x55a1f3a86d20, C4<0>, C4<0>;
L_0x55a1f3a86ef0 .functor AND 1, L_0x55a1f3a87320, L_0x55a1f3a871a0, C4<1>, C4<1>;
L_0x55a1f3a86f60 .functor OR 1, L_0x55a1f3a86de0, L_0x55a1f3a86ef0, C4<0>, C4<0>;
v0x55a1f25a9d90_0 .net *"_s0", 0 0, L_0x55a1f3a86ae0;  1 drivers
v0x55a1f25a9e50_0 .net *"_s10", 0 0, L_0x55a1f3a86ef0;  1 drivers
v0x55a1f25a99b0_0 .net *"_s4", 0 0, L_0x55a1f3a86c10;  1 drivers
v0x55a1f25a9aa0_0 .net *"_s6", 0 0, L_0x55a1f3a86d20;  1 drivers
v0x55a1f25a6970_0 .net *"_s8", 0 0, L_0x55a1f3a86de0;  1 drivers
v0x55a1f25add30_0 .net "a", 0 0, L_0x55a1f3a87070;  1 drivers
v0x55a1f25addf0_0 .net "b", 0 0, L_0x55a1f3a871a0;  1 drivers
v0x55a1f25af160_0 .net "ca", 0 0, L_0x55a1f3a86f60;  1 drivers
v0x55a1f25af200_0 .net "cin", 0 0, L_0x55a1f3a87320;  1 drivers
v0x55a1f25aae90_0 .net "sum", 0 0, L_0x55a1f3a86b50;  1 drivers
S_0x55a1f25ac210 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f25b63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a87450 .functor XOR 1, L_0x55a1f3a878f0, L_0x55a1f3a87ab0, C4<0>, C4<0>;
L_0x55a1f3a874c0 .functor XOR 1, L_0x55a1f3a87450, L_0x55a1f3a87c70, C4<0>, C4<0>;
L_0x55a1f3a87530 .functor AND 1, L_0x55a1f3a878f0, L_0x55a1f3a87ab0, C4<1>, C4<1>;
L_0x55a1f3a875a0 .functor AND 1, L_0x55a1f3a878f0, L_0x55a1f3a87c70, C4<1>, C4<1>;
L_0x55a1f3a87660 .functor OR 1, L_0x55a1f3a87530, L_0x55a1f3a875a0, C4<0>, C4<0>;
L_0x55a1f3a87770 .functor AND 1, L_0x55a1f3a87c70, L_0x55a1f3a87ab0, C4<1>, C4<1>;
L_0x55a1f3a877e0 .functor OR 1, L_0x55a1f3a87660, L_0x55a1f3a87770, C4<0>, C4<0>;
v0x55a1f25a7e90_0 .net *"_s0", 0 0, L_0x55a1f3a87450;  1 drivers
v0x55a1f25a7f70_0 .net *"_s10", 0 0, L_0x55a1f3a87770;  1 drivers
v0x55a1f25a92c0_0 .net *"_s4", 0 0, L_0x55a1f3a87530;  1 drivers
v0x55a1f25a9380_0 .net *"_s6", 0 0, L_0x55a1f3a875a0;  1 drivers
v0x55a1f25a4e50_0 .net *"_s8", 0 0, L_0x55a1f3a87660;  1 drivers
v0x55a1f25a6280_0 .net "a", 0 0, L_0x55a1f3a878f0;  1 drivers
v0x55a1f25a6340_0 .net "b", 0 0, L_0x55a1f3a87ab0;  1 drivers
v0x55a1f2594a00_0 .net "ca", 0 0, L_0x55a1f3a877e0;  1 drivers
v0x55a1f2594aa0_0 .net "cin", 0 0, L_0x55a1f3a87c70;  1 drivers
v0x55a1f2588160_0 .net "sum", 0 0, L_0x55a1f3a874c0;  1 drivers
S_0x55a1f2597160 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f25e7b10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2588a10_0 .net "a", 3 0, L_0x55a1f3a8a9d0;  1 drivers
v0x55a1f2588b10_0 .net "b", 3 0, L_0x55a1f3a8ab00;  1 drivers
v0x55a1f2589da0_0 .net "ca", 3 0, L_0x55a1f3a8a860;  1 drivers
v0x55a1f2589e60_0 .net "cin", 3 0, L_0x55a1f3a8ac30;  1 drivers
v0x55a1f257e2e0_0 .net "sum", 3 0, L_0x55a1f3a8a7c0;  1 drivers
L_0x55a1f3a88800 .part L_0x55a1f3a8a9d0, 0, 1;
L_0x55a1f3a88930 .part L_0x55a1f3a8ab00, 0, 1;
L_0x55a1f3a88a60 .part L_0x55a1f3a8ac30, 0, 1;
L_0x55a1f3a89030 .part L_0x55a1f3a8a9d0, 1, 1;
L_0x55a1f3a89160 .part L_0x55a1f3a8ab00, 1, 1;
L_0x55a1f3a89290 .part L_0x55a1f3a8ac30, 1, 1;
L_0x55a1f3a89990 .part L_0x55a1f3a8a9d0, 2, 1;
L_0x55a1f3a89ac0 .part L_0x55a1f3a8ab00, 2, 1;
L_0x55a1f3a89c40 .part L_0x55a1f3a8ac30, 2, 1;
L_0x55a1f3a8a210 .part L_0x55a1f3a8a9d0, 3, 1;
L_0x55a1f3a8a3d0 .part L_0x55a1f3a8ab00, 3, 1;
L_0x55a1f3a8a590 .part L_0x55a1f3a8ac30, 3, 1;
L_0x55a1f3a8a7c0 .concat8 [ 1 1 1 1], L_0x55a1f3a882e0, L_0x55a1f3a88c00, L_0x55a1f3a89430, L_0x55a1f3a89de0;
L_0x55a1f3a8a860 .concat8 [ 1 1 1 1], L_0x55a1f3a886f0, L_0x55a1f3a88f20, L_0x55a1f3a89880, L_0x55a1f3a8a100;
S_0x55a1f259d0c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2597160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a87e30 .functor XOR 1, L_0x55a1f3a88800, L_0x55a1f3a88930, C4<0>, C4<0>;
L_0x55a1f3a882e0 .functor XOR 1, L_0x55a1f3a87e30, L_0x55a1f3a88a60, C4<0>, C4<0>;
L_0x55a1f3a883a0 .functor AND 1, L_0x55a1f3a88800, L_0x55a1f3a88930, C4<1>, C4<1>;
L_0x55a1f3a884b0 .functor AND 1, L_0x55a1f3a88800, L_0x55a1f3a88a60, C4<1>, C4<1>;
L_0x55a1f3a88570 .functor OR 1, L_0x55a1f3a883a0, L_0x55a1f3a884b0, C4<0>, C4<0>;
L_0x55a1f3a88680 .functor AND 1, L_0x55a1f3a88a60, L_0x55a1f3a88930, C4<1>, C4<1>;
L_0x55a1f3a886f0 .functor OR 1, L_0x55a1f3a88570, L_0x55a1f3a88680, C4<0>, C4<0>;
v0x55a1f259cce0_0 .net *"_s0", 0 0, L_0x55a1f3a87e30;  1 drivers
v0x55a1f259cd80_0 .net *"_s10", 0 0, L_0x55a1f3a88680;  1 drivers
v0x55a1f259a170_0 .net *"_s4", 0 0, L_0x55a1f3a883a0;  1 drivers
v0x55a1f259a260_0 .net *"_s6", 0 0, L_0x55a1f3a884b0;  1 drivers
v0x55a1f2599d90_0 .net *"_s8", 0 0, L_0x55a1f3a88570;  1 drivers
v0x55a1f2596de0_0 .net "a", 0 0, L_0x55a1f3a88800;  1 drivers
v0x55a1f2596ea0_0 .net "b", 0 0, L_0x55a1f3a88930;  1 drivers
v0x55a1f259e110_0 .net "ca", 0 0, L_0x55a1f3a886f0;  1 drivers
v0x55a1f259e1b0_0 .net "cin", 0 0, L_0x55a1f3a88a60;  1 drivers
v0x55a1f259f5f0_0 .net "sum", 0 0, L_0x55a1f3a882e0;  1 drivers
S_0x55a1f259b1c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2597160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a88b90 .functor XOR 1, L_0x55a1f3a89030, L_0x55a1f3a89160, C4<0>, C4<0>;
L_0x55a1f3a88c00 .functor XOR 1, L_0x55a1f3a88b90, L_0x55a1f3a89290, C4<0>, C4<0>;
L_0x55a1f3a88c70 .functor AND 1, L_0x55a1f3a89030, L_0x55a1f3a89160, C4<1>, C4<1>;
L_0x55a1f3a88ce0 .functor AND 1, L_0x55a1f3a89030, L_0x55a1f3a89290, C4<1>, C4<1>;
L_0x55a1f3a88da0 .functor OR 1, L_0x55a1f3a88c70, L_0x55a1f3a88ce0, C4<0>, C4<0>;
L_0x55a1f3a88eb0 .functor AND 1, L_0x55a1f3a89290, L_0x55a1f3a89160, C4<1>, C4<1>;
L_0x55a1f3a88f20 .functor OR 1, L_0x55a1f3a88da0, L_0x55a1f3a88eb0, C4<0>, C4<0>;
v0x55a1f259c5f0_0 .net *"_s0", 0 0, L_0x55a1f3a88b90;  1 drivers
v0x55a1f259c6b0_0 .net *"_s10", 0 0, L_0x55a1f3a88eb0;  1 drivers
v0x55a1f2598270_0 .net *"_s4", 0 0, L_0x55a1f3a88c70;  1 drivers
v0x55a1f2598360_0 .net *"_s6", 0 0, L_0x55a1f3a88ce0;  1 drivers
v0x55a1f25996a0_0 .net *"_s8", 0 0, L_0x55a1f3a88da0;  1 drivers
v0x55a1f2595360_0 .net "a", 0 0, L_0x55a1f3a89030;  1 drivers
v0x55a1f2595420_0 .net "b", 0 0, L_0x55a1f3a89160;  1 drivers
v0x55a1f25966f0_0 .net "ca", 0 0, L_0x55a1f3a88f20;  1 drivers
v0x55a1f25967b0_0 .net "cin", 0 0, L_0x55a1f3a89290;  1 drivers
v0x55a1f258ace0_0 .net "sum", 0 0, L_0x55a1f3a88c00;  1 drivers
S_0x55a1f25936c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2597160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a893c0 .functor XOR 1, L_0x55a1f3a89990, L_0x55a1f3a89ac0, C4<0>, C4<0>;
L_0x55a1f3a89430 .functor XOR 1, L_0x55a1f3a893c0, L_0x55a1f3a89c40, C4<0>, C4<0>;
L_0x55a1f3a894f0 .functor AND 1, L_0x55a1f3a89990, L_0x55a1f3a89ac0, C4<1>, C4<1>;
L_0x55a1f3a89600 .functor AND 1, L_0x55a1f3a89990, L_0x55a1f3a89c40, C4<1>, C4<1>;
L_0x55a1f3a896c0 .functor OR 1, L_0x55a1f3a894f0, L_0x55a1f3a89600, C4<0>, C4<0>;
L_0x55a1f3a897d0 .functor AND 1, L_0x55a1f3a89c40, L_0x55a1f3a89ac0, C4<1>, C4<1>;
L_0x55a1f3a89880 .functor OR 1, L_0x55a1f3a896c0, L_0x55a1f3a897d0, C4<0>, C4<0>;
v0x55a1f25932e0_0 .net *"_s0", 0 0, L_0x55a1f3a893c0;  1 drivers
v0x55a1f25933a0_0 .net *"_s10", 0 0, L_0x55a1f3a897d0;  1 drivers
v0x55a1f258a810_0 .net *"_s4", 0 0, L_0x55a1f3a894f0;  1 drivers
v0x55a1f258a900_0 .net *"_s6", 0 0, L_0x55a1f3a89600;  1 drivers
v0x55a1f2590770_0 .net *"_s8", 0 0, L_0x55a1f3a896c0;  1 drivers
v0x55a1f2590390_0 .net "a", 0 0, L_0x55a1f3a89990;  1 drivers
v0x55a1f2590450_0 .net "b", 0 0, L_0x55a1f3a89ac0;  1 drivers
v0x55a1f258d820_0 .net "ca", 0 0, L_0x55a1f3a89880;  1 drivers
v0x55a1f258d8c0_0 .net "cin", 0 0, L_0x55a1f3a89c40;  1 drivers
v0x55a1f258d4f0_0 .net "sum", 0 0, L_0x55a1f3a89430;  1 drivers
S_0x55a1f258a490 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2597160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a89d70 .functor XOR 1, L_0x55a1f3a8a210, L_0x55a1f3a8a3d0, C4<0>, C4<0>;
L_0x55a1f3a89de0 .functor XOR 1, L_0x55a1f3a89d70, L_0x55a1f3a8a590, C4<0>, C4<0>;
L_0x55a1f3a89e50 .functor AND 1, L_0x55a1f3a8a210, L_0x55a1f3a8a3d0, C4<1>, C4<1>;
L_0x55a1f3a89ec0 .functor AND 1, L_0x55a1f3a8a210, L_0x55a1f3a8a590, C4<1>, C4<1>;
L_0x55a1f3a89f80 .functor OR 1, L_0x55a1f3a89e50, L_0x55a1f3a89ec0, C4<0>, C4<0>;
L_0x55a1f3a8a090 .functor AND 1, L_0x55a1f3a8a590, L_0x55a1f3a8a3d0, C4<1>, C4<1>;
L_0x55a1f3a8a100 .functor OR 1, L_0x55a1f3a89f80, L_0x55a1f3a8a090, C4<0>, C4<0>;
v0x55a1f25917c0_0 .net *"_s0", 0 0, L_0x55a1f3a89d70;  1 drivers
v0x55a1f25918a0_0 .net *"_s10", 0 0, L_0x55a1f3a8a090;  1 drivers
v0x55a1f2592bf0_0 .net *"_s4", 0 0, L_0x55a1f3a89e50;  1 drivers
v0x55a1f2592cb0_0 .net *"_s6", 0 0, L_0x55a1f3a89ec0;  1 drivers
v0x55a1f258e870_0 .net *"_s8", 0 0, L_0x55a1f3a89f80;  1 drivers
v0x55a1f258fca0_0 .net "a", 0 0, L_0x55a1f3a8a210;  1 drivers
v0x55a1f258fd60_0 .net "b", 0 0, L_0x55a1f3a8a3d0;  1 drivers
v0x55a1f258b920_0 .net "ca", 0 0, L_0x55a1f3a8a100;  1 drivers
v0x55a1f258b9c0_0 .net "cin", 0 0, L_0x55a1f3a8a590;  1 drivers
v0x55a1f258ce00_0 .net "sum", 0 0, L_0x55a1f3a89de0;  1 drivers
S_0x55a1f2580af0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f26471a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f24bd9d0_0 .net "a", 31 0, L_0x55a1f3aa17e0;  1 drivers
v0x55a1f24bdab0_0 .net "b", 31 0, L_0x55a1f3aa18d0;  1 drivers
v0x55a1f24bd5f0_0 .net "ca", 31 0, L_0x55a1f3aa1650;  1 drivers
v0x55a1f24bd6b0_0 .net "cin", 31 0, L_0x55a1f3aa19c0;  1 drivers
v0x55a1f24ba640_0 .net "sum", 31 0, L_0x55a1f3aa1510;  1 drivers
L_0x55a1f3a96480 .part L_0x55a1f3aa17e0, 0, 16;
L_0x55a1f3a96520 .part L_0x55a1f3aa18d0, 0, 16;
L_0x55a1f3a965c0 .part L_0x55a1f3aa19c0, 0, 16;
L_0x55a1f3aa1240 .part L_0x55a1f3aa17e0, 16, 16;
L_0x55a1f3aa1330 .part L_0x55a1f3aa18d0, 16, 16;
L_0x55a1f3aa1420 .part L_0x55a1f3aa19c0, 16, 16;
L_0x55a1f3aa1510 .concat8 [ 16 16 0 0], L_0x55a1f3a96180, L_0x55a1f3aa0f90;
L_0x55a1f3aa1650 .concat8 [ 16 16 0 0], L_0x55a1f3a96220, L_0x55a1f3aa1030;
S_0x55a1f257db40 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2580af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2528a20_0 .net "a", 15 0, L_0x55a1f3a96480;  1 drivers
v0x55a1f2528b00_0 .net "b", 15 0, L_0x55a1f3a96520;  1 drivers
v0x55a1f25246a0_0 .net "ca", 15 0, L_0x55a1f3a96220;  1 drivers
v0x55a1f2524760_0 .net "cin", 15 0, L_0x55a1f3a965c0;  1 drivers
v0x55a1f2525ad0_0 .net "sum", 15 0, L_0x55a1f3a96180;  1 drivers
L_0x55a1f3a8df90 .part L_0x55a1f3a96480, 0, 4;
L_0x55a1f3a8e030 .part L_0x55a1f3a96520, 0, 4;
L_0x55a1f3a8e0d0 .part L_0x55a1f3a965c0, 0, 4;
L_0x55a1f3a90920 .part L_0x55a1f3a96480, 4, 4;
L_0x55a1f3a90a10 .part L_0x55a1f3a96520, 4, 4;
L_0x55a1f3a90b00 .part L_0x55a1f3a965c0, 4, 4;
L_0x55a1f3a933e0 .part L_0x55a1f3a96480, 8, 4;
L_0x55a1f3a93480 .part L_0x55a1f3a96520, 8, 4;
L_0x55a1f3a93570 .part L_0x55a1f3a965c0, 8, 4;
L_0x55a1f3a95d80 .part L_0x55a1f3a96480, 12, 4;
L_0x55a1f3a95eb0 .part L_0x55a1f3a96520, 12, 4;
L_0x55a1f3a95fe0 .part L_0x55a1f3a965c0, 12, 4;
L_0x55a1f3a96180 .concat8 [ 4 4 4 4], L_0x55a1f3a8dd80, L_0x55a1f3a90710, L_0x55a1f3a931d0, L_0x55a1f3a95b70;
L_0x55a1f3a96220 .concat8 [ 4 4 4 4], L_0x55a1f3a8de20, L_0x55a1f3a907b0, L_0x55a1f3a93270, L_0x55a1f3a95c10;
S_0x55a1f2584e70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f257db40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f256cdd0_0 .net "a", 3 0, L_0x55a1f3a8df90;  1 drivers
v0x55a1f256ced0_0 .net "b", 3 0, L_0x55a1f3a8e030;  1 drivers
v0x55a1f256c9f0_0 .net "ca", 3 0, L_0x55a1f3a8de20;  1 drivers
v0x55a1f256cae0_0 .net "cin", 3 0, L_0x55a1f3a8e0d0;  1 drivers
v0x55a1f2563f20_0 .net "sum", 3 0, L_0x55a1f3a8dd80;  1 drivers
L_0x55a1f3a8bd40 .part L_0x55a1f3a8df90, 0, 1;
L_0x55a1f3a8be70 .part L_0x55a1f3a8e030, 0, 1;
L_0x55a1f3a8bfa0 .part L_0x55a1f3a8e0d0, 0, 1;
L_0x55a1f3a8c5b0 .part L_0x55a1f3a8df90, 1, 1;
L_0x55a1f3a8c6e0 .part L_0x55a1f3a8e030, 1, 1;
L_0x55a1f3a8c810 .part L_0x55a1f3a8e0d0, 1, 1;
L_0x55a1f3a8cf50 .part L_0x55a1f3a8df90, 2, 1;
L_0x55a1f3a8d080 .part L_0x55a1f3a8e030, 2, 1;
L_0x55a1f3a8d200 .part L_0x55a1f3a8e0d0, 2, 1;
L_0x55a1f3a8d7d0 .part L_0x55a1f3a8df90, 3, 1;
L_0x55a1f3a8d990 .part L_0x55a1f3a8e030, 3, 1;
L_0x55a1f3a8db50 .part L_0x55a1f3a8e0d0, 3, 1;
L_0x55a1f3a8dd80 .concat8 [ 1 1 1 1], L_0x55a1f3a8a750, L_0x55a1f3a8c140, L_0x55a1f3a8c9f0, L_0x55a1f3a8d3a0;
L_0x55a1f3a8de20 .concat8 [ 1 1 1 1], L_0x55a1f3a8bc30, L_0x55a1f3a8c4a0, L_0x55a1f3a8ce40, L_0x55a1f3a8d6c0;
S_0x55a1f25862a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2584e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8ad60 .functor XOR 1, L_0x55a1f3a8bd40, L_0x55a1f3a8be70, C4<0>, C4<0>;
L_0x55a1f3a8a750 .functor XOR 1, L_0x55a1f3a8ad60, L_0x55a1f3a8bfa0, C4<0>, C4<0>;
L_0x55a1f3a8b8e0 .functor AND 1, L_0x55a1f3a8bd40, L_0x55a1f3a8be70, C4<1>, C4<1>;
L_0x55a1f3a8b9f0 .functor AND 1, L_0x55a1f3a8bd40, L_0x55a1f3a8bfa0, C4<1>, C4<1>;
L_0x55a1f3a8bab0 .functor OR 1, L_0x55a1f3a8b8e0, L_0x55a1f3a8b9f0, C4<0>, C4<0>;
L_0x55a1f3a8bbc0 .functor AND 1, L_0x55a1f3a8bfa0, L_0x55a1f3a8be70, C4<1>, C4<1>;
L_0x55a1f3a8bc30 .functor OR 1, L_0x55a1f3a8bab0, L_0x55a1f3a8bbc0, C4<0>, C4<0>;
v0x55a1f2581f20_0 .net *"_s0", 0 0, L_0x55a1f3a8ad60;  1 drivers
v0x55a1f2581fc0_0 .net *"_s10", 0 0, L_0x55a1f3a8bbc0;  1 drivers
v0x55a1f2583350_0 .net *"_s4", 0 0, L_0x55a1f3a8b8e0;  1 drivers
v0x55a1f2583420_0 .net *"_s6", 0 0, L_0x55a1f3a8b9f0;  1 drivers
v0x55a1f257efd0_0 .net *"_s8", 0 0, L_0x55a1f3a8bab0;  1 drivers
v0x55a1f2580400_0 .net "a", 0 0, L_0x55a1f3a8bd40;  1 drivers
v0x55a1f25804c0_0 .net "b", 0 0, L_0x55a1f3a8be70;  1 drivers
v0x55a1f257c0c0_0 .net "ca", 0 0, L_0x55a1f3a8bc30;  1 drivers
v0x55a1f257c160_0 .net "cin", 0 0, L_0x55a1f3a8bfa0;  1 drivers
v0x55a1f257d450_0 .net "sum", 0 0, L_0x55a1f3a8a750;  1 drivers
S_0x55a1f25718a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2584e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8c0d0 .functor XOR 1, L_0x55a1f3a8c5b0, L_0x55a1f3a8c6e0, C4<0>, C4<0>;
L_0x55a1f3a8c140 .functor XOR 1, L_0x55a1f3a8c0d0, L_0x55a1f3a8c810, C4<0>, C4<0>;
L_0x55a1f3a8c1b0 .functor AND 1, L_0x55a1f3a8c5b0, L_0x55a1f3a8c6e0, C4<1>, C4<1>;
L_0x55a1f3a8c220 .functor AND 1, L_0x55a1f3a8c5b0, L_0x55a1f3a8c810, C4<1>, C4<1>;
L_0x55a1f3a8c2e0 .functor OR 1, L_0x55a1f3a8c1b0, L_0x55a1f3a8c220, C4<0>, C4<0>;
L_0x55a1f3a8c3f0 .functor AND 1, L_0x55a1f3a8c810, L_0x55a1f3a8c6e0, C4<1>, C4<1>;
L_0x55a1f3a8c4a0 .functor OR 1, L_0x55a1f3a8c2e0, L_0x55a1f3a8c3f0, C4<0>, C4<0>;
v0x55a1f257a330_0 .net *"_s0", 0 0, L_0x55a1f3a8c0d0;  1 drivers
v0x55a1f257a410_0 .net *"_s10", 0 0, L_0x55a1f3a8c3f0;  1 drivers
v0x55a1f2579f50_0 .net *"_s4", 0 0, L_0x55a1f3a8c1b0;  1 drivers
v0x55a1f257a020_0 .net *"_s6", 0 0, L_0x55a1f3a8c220;  1 drivers
v0x55a1f2571480_0 .net *"_s8", 0 0, L_0x55a1f3a8c2e0;  1 drivers
v0x55a1f25773e0_0 .net "a", 0 0, L_0x55a1f3a8c5b0;  1 drivers
v0x55a1f25774a0_0 .net "b", 0 0, L_0x55a1f3a8c6e0;  1 drivers
v0x55a1f2577000_0 .net "ca", 0 0, L_0x55a1f3a8c4a0;  1 drivers
v0x55a1f25770a0_0 .net "cin", 0 0, L_0x55a1f3a8c810;  1 drivers
v0x55a1f2574490_0 .net "sum", 0 0, L_0x55a1f3a8c140;  1 drivers
S_0x55a1f25740b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2584e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8c980 .functor XOR 1, L_0x55a1f3a8cf50, L_0x55a1f3a8d080, C4<0>, C4<0>;
L_0x55a1f3a8c9f0 .functor XOR 1, L_0x55a1f3a8c980, L_0x55a1f3a8d200, C4<0>, C4<0>;
L_0x55a1f3a8cab0 .functor AND 1, L_0x55a1f3a8cf50, L_0x55a1f3a8d080, C4<1>, C4<1>;
L_0x55a1f3a8cbc0 .functor AND 1, L_0x55a1f3a8cf50, L_0x55a1f3a8d200, C4<1>, C4<1>;
L_0x55a1f3a8cc80 .functor OR 1, L_0x55a1f3a8cab0, L_0x55a1f3a8cbc0, C4<0>, C4<0>;
L_0x55a1f3a8cd90 .functor AND 1, L_0x55a1f3a8d200, L_0x55a1f3a8d080, C4<1>, C4<1>;
L_0x55a1f3a8ce40 .functor OR 1, L_0x55a1f3a8cc80, L_0x55a1f3a8cd90, C4<0>, C4<0>;
v0x55a1f2571100_0 .net *"_s0", 0 0, L_0x55a1f3a8c980;  1 drivers
v0x55a1f25711c0_0 .net *"_s10", 0 0, L_0x55a1f3a8cd90;  1 drivers
v0x55a1f2578430_0 .net *"_s4", 0 0, L_0x55a1f3a8cab0;  1 drivers
v0x55a1f2578520_0 .net *"_s6", 0 0, L_0x55a1f3a8cbc0;  1 drivers
v0x55a1f2579860_0 .net *"_s8", 0 0, L_0x55a1f3a8cc80;  1 drivers
v0x55a1f25754e0_0 .net "a", 0 0, L_0x55a1f3a8cf50;  1 drivers
v0x55a1f25755a0_0 .net "b", 0 0, L_0x55a1f3a8d080;  1 drivers
v0x55a1f2576910_0 .net "ca", 0 0, L_0x55a1f3a8ce40;  1 drivers
v0x55a1f25769b0_0 .net "cin", 0 0, L_0x55a1f3a8d200;  1 drivers
v0x55a1f2572640_0 .net "sum", 0 0, L_0x55a1f3a8c9f0;  1 drivers
S_0x55a1f25739c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2584e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8d330 .functor XOR 1, L_0x55a1f3a8d7d0, L_0x55a1f3a8d990, C4<0>, C4<0>;
L_0x55a1f3a8d3a0 .functor XOR 1, L_0x55a1f3a8d330, L_0x55a1f3a8db50, C4<0>, C4<0>;
L_0x55a1f3a8d410 .functor AND 1, L_0x55a1f3a8d7d0, L_0x55a1f3a8d990, C4<1>, C4<1>;
L_0x55a1f3a8d480 .functor AND 1, L_0x55a1f3a8d7d0, L_0x55a1f3a8db50, C4<1>, C4<1>;
L_0x55a1f3a8d540 .functor OR 1, L_0x55a1f3a8d410, L_0x55a1f3a8d480, C4<0>, C4<0>;
L_0x55a1f3a8d650 .functor AND 1, L_0x55a1f3a8db50, L_0x55a1f3a8d990, C4<1>, C4<1>;
L_0x55a1f3a8d6c0 .functor OR 1, L_0x55a1f3a8d540, L_0x55a1f3a8d650, C4<0>, C4<0>;
v0x55a1f256f680_0 .net *"_s0", 0 0, L_0x55a1f3a8d330;  1 drivers
v0x55a1f256f760_0 .net *"_s10", 0 0, L_0x55a1f3a8d650;  1 drivers
v0x55a1f2570a10_0 .net *"_s4", 0 0, L_0x55a1f3a8d410;  1 drivers
v0x55a1f2570b00_0 .net *"_s6", 0 0, L_0x55a1f3a8d480;  1 drivers
v0x55a1f256e110_0 .net *"_s8", 0 0, L_0x55a1f3a8d540;  1 drivers
v0x55a1f25617c0_0 .net "a", 0 0, L_0x55a1f3a8d7d0;  1 drivers
v0x55a1f2561880_0 .net "b", 0 0, L_0x55a1f3a8d990;  1 drivers
v0x55a1f2554e70_0 .net "ca", 0 0, L_0x55a1f3a8d6c0;  1 drivers
v0x55a1f2554f10_0 .net "cin", 0 0, L_0x55a1f3a8db50;  1 drivers
v0x55a1f25643f0_0 .net "sum", 0 0, L_0x55a1f3a8d3a0;  1 drivers
S_0x55a1f2569e80 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f257db40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2556b60_0 .net "a", 3 0, L_0x55a1f3a90920;  1 drivers
v0x55a1f2556c60_0 .net "b", 3 0, L_0x55a1f3a90a10;  1 drivers
v0x55a1f254b0a0_0 .net "ca", 3 0, L_0x55a1f3a907b0;  1 drivers
v0x55a1f254b160_0 .net "cin", 3 0, L_0x55a1f3a90b00;  1 drivers
v0x55a1f2553b30_0 .net "sum", 3 0, L_0x55a1f3a90710;  1 drivers
L_0x55a1f3a8e6d0 .part L_0x55a1f3a90920, 0, 1;
L_0x55a1f3a8e800 .part L_0x55a1f3a90a10, 0, 1;
L_0x55a1f3a8e930 .part L_0x55a1f3a90b00, 0, 1;
L_0x55a1f3a8ef40 .part L_0x55a1f3a90920, 1, 1;
L_0x55a1f3a8f070 .part L_0x55a1f3a90a10, 1, 1;
L_0x55a1f3a8f1a0 .part L_0x55a1f3a90b00, 1, 1;
L_0x55a1f3a8f8e0 .part L_0x55a1f3a90920, 2, 1;
L_0x55a1f3a8fa10 .part L_0x55a1f3a90a10, 2, 1;
L_0x55a1f3a8fb90 .part L_0x55a1f3a90b00, 2, 1;
L_0x55a1f3a90160 .part L_0x55a1f3a90920, 3, 1;
L_0x55a1f3a90320 .part L_0x55a1f3a90a10, 3, 1;
L_0x55a1f3a904e0 .part L_0x55a1f3a90b00, 3, 1;
L_0x55a1f3a90710 .concat8 [ 1 1 1 1], L_0x55a1f3a8e170, L_0x55a1f3a8ead0, L_0x55a1f3a8f380, L_0x55a1f3a8fd30;
L_0x55a1f3a907b0 .concat8 [ 1 1 1 1], L_0x55a1f3a8e5c0, L_0x55a1f3a8ee30, L_0x55a1f3a8f7d0, L_0x55a1f3a90050;
S_0x55a1f2569aa0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2569e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8dd10 .functor XOR 1, L_0x55a1f3a8e6d0, L_0x55a1f3a8e800, C4<0>, C4<0>;
L_0x55a1f3a8e170 .functor XOR 1, L_0x55a1f3a8dd10, L_0x55a1f3a8e930, C4<0>, C4<0>;
L_0x55a1f3a8e230 .functor AND 1, L_0x55a1f3a8e6d0, L_0x55a1f3a8e800, C4<1>, C4<1>;
L_0x55a1f3a8e340 .functor AND 1, L_0x55a1f3a8e6d0, L_0x55a1f3a8e930, C4<1>, C4<1>;
L_0x55a1f3a8e400 .functor OR 1, L_0x55a1f3a8e230, L_0x55a1f3a8e340, C4<0>, C4<0>;
L_0x55a1f3a8e510 .functor AND 1, L_0x55a1f3a8e930, L_0x55a1f3a8e800, C4<1>, C4<1>;
L_0x55a1f3a8e5c0 .functor OR 1, L_0x55a1f3a8e400, L_0x55a1f3a8e510, C4<0>, C4<0>;
v0x55a1f2566f30_0 .net *"_s0", 0 0, L_0x55a1f3a8dd10;  1 drivers
v0x55a1f2566fd0_0 .net *"_s10", 0 0, L_0x55a1f3a8e510;  1 drivers
v0x55a1f2566b50_0 .net *"_s4", 0 0, L_0x55a1f3a8e230;  1 drivers
v0x55a1f2566c20_0 .net *"_s6", 0 0, L_0x55a1f3a8e340;  1 drivers
v0x55a1f2563ba0_0 .net *"_s8", 0 0, L_0x55a1f3a8e400;  1 drivers
v0x55a1f256aed0_0 .net "a", 0 0, L_0x55a1f3a8e6d0;  1 drivers
v0x55a1f256af90_0 .net "b", 0 0, L_0x55a1f3a8e800;  1 drivers
v0x55a1f256c300_0 .net "ca", 0 0, L_0x55a1f3a8e5c0;  1 drivers
v0x55a1f256c3a0_0 .net "cin", 0 0, L_0x55a1f3a8e930;  1 drivers
v0x55a1f2567f80_0 .net "sum", 0 0, L_0x55a1f3a8e170;  1 drivers
S_0x55a1f25693b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2569e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8ea60 .functor XOR 1, L_0x55a1f3a8ef40, L_0x55a1f3a8f070, C4<0>, C4<0>;
L_0x55a1f3a8ead0 .functor XOR 1, L_0x55a1f3a8ea60, L_0x55a1f3a8f1a0, C4<0>, C4<0>;
L_0x55a1f3a8eb40 .functor AND 1, L_0x55a1f3a8ef40, L_0x55a1f3a8f070, C4<1>, C4<1>;
L_0x55a1f3a8ebb0 .functor AND 1, L_0x55a1f3a8ef40, L_0x55a1f3a8f1a0, C4<1>, C4<1>;
L_0x55a1f3a8ec70 .functor OR 1, L_0x55a1f3a8eb40, L_0x55a1f3a8ebb0, C4<0>, C4<0>;
L_0x55a1f3a8ed80 .functor AND 1, L_0x55a1f3a8f1a0, L_0x55a1f3a8f070, C4<1>, C4<1>;
L_0x55a1f3a8ee30 .functor OR 1, L_0x55a1f3a8ec70, L_0x55a1f3a8ed80, C4<0>, C4<0>;
v0x55a1f2565030_0 .net *"_s0", 0 0, L_0x55a1f3a8ea60;  1 drivers
v0x55a1f2565110_0 .net *"_s10", 0 0, L_0x55a1f3a8ed80;  1 drivers
v0x55a1f2566460_0 .net *"_s4", 0 0, L_0x55a1f3a8eb40;  1 drivers
v0x55a1f2566530_0 .net *"_s6", 0 0, L_0x55a1f3a8ebb0;  1 drivers
v0x55a1f2562120_0 .net *"_s8", 0 0, L_0x55a1f3a8ec70;  1 drivers
v0x55a1f25634b0_0 .net "a", 0 0, L_0x55a1f3a8ef40;  1 drivers
v0x55a1f2563570_0 .net "b", 0 0, L_0x55a1f3a8f070;  1 drivers
v0x55a1f25579f0_0 .net "ca", 0 0, L_0x55a1f3a8ee30;  1 drivers
v0x55a1f2557a90_0 .net "cin", 0 0, L_0x55a1f3a8f1a0;  1 drivers
v0x55a1f2560480_0 .net "sum", 0 0, L_0x55a1f3a8ead0;  1 drivers
S_0x55a1f25600a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2569e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8f310 .functor XOR 1, L_0x55a1f3a8f8e0, L_0x55a1f3a8fa10, C4<0>, C4<0>;
L_0x55a1f3a8f380 .functor XOR 1, L_0x55a1f3a8f310, L_0x55a1f3a8fb90, C4<0>, C4<0>;
L_0x55a1f3a8f440 .functor AND 1, L_0x55a1f3a8f8e0, L_0x55a1f3a8fa10, C4<1>, C4<1>;
L_0x55a1f3a8f550 .functor AND 1, L_0x55a1f3a8f8e0, L_0x55a1f3a8fb90, C4<1>, C4<1>;
L_0x55a1f3a8f610 .functor OR 1, L_0x55a1f3a8f440, L_0x55a1f3a8f550, C4<0>, C4<0>;
L_0x55a1f3a8f720 .functor AND 1, L_0x55a1f3a8fb90, L_0x55a1f3a8fa10, C4<1>, C4<1>;
L_0x55a1f3a8f7d0 .functor OR 1, L_0x55a1f3a8f610, L_0x55a1f3a8f720, C4<0>, C4<0>;
v0x55a1f25575d0_0 .net *"_s0", 0 0, L_0x55a1f3a8f310;  1 drivers
v0x55a1f2557690_0 .net *"_s10", 0 0, L_0x55a1f3a8f720;  1 drivers
v0x55a1f255d530_0 .net *"_s4", 0 0, L_0x55a1f3a8f440;  1 drivers
v0x55a1f255d620_0 .net *"_s6", 0 0, L_0x55a1f3a8f550;  1 drivers
v0x55a1f255d150_0 .net *"_s8", 0 0, L_0x55a1f3a8f610;  1 drivers
v0x55a1f255a5e0_0 .net "a", 0 0, L_0x55a1f3a8f8e0;  1 drivers
v0x55a1f255a6a0_0 .net "b", 0 0, L_0x55a1f3a8fa10;  1 drivers
v0x55a1f255a200_0 .net "ca", 0 0, L_0x55a1f3a8f7d0;  1 drivers
v0x55a1f255a2a0_0 .net "cin", 0 0, L_0x55a1f3a8fb90;  1 drivers
v0x55a1f2557300_0 .net "sum", 0 0, L_0x55a1f3a8f380;  1 drivers
S_0x55a1f255e580 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2569e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a8fcc0 .functor XOR 1, L_0x55a1f3a90160, L_0x55a1f3a90320, C4<0>, C4<0>;
L_0x55a1f3a8fd30 .functor XOR 1, L_0x55a1f3a8fcc0, L_0x55a1f3a904e0, C4<0>, C4<0>;
L_0x55a1f3a8fda0 .functor AND 1, L_0x55a1f3a90160, L_0x55a1f3a90320, C4<1>, C4<1>;
L_0x55a1f3a8fe10 .functor AND 1, L_0x55a1f3a90160, L_0x55a1f3a904e0, C4<1>, C4<1>;
L_0x55a1f3a8fed0 .functor OR 1, L_0x55a1f3a8fda0, L_0x55a1f3a8fe10, C4<0>, C4<0>;
L_0x55a1f3a8ffe0 .functor AND 1, L_0x55a1f3a904e0, L_0x55a1f3a90320, C4<1>, C4<1>;
L_0x55a1f3a90050 .functor OR 1, L_0x55a1f3a8fed0, L_0x55a1f3a8ffe0, C4<0>, C4<0>;
v0x55a1f255f9b0_0 .net *"_s0", 0 0, L_0x55a1f3a8fcc0;  1 drivers
v0x55a1f255fa70_0 .net *"_s10", 0 0, L_0x55a1f3a8ffe0;  1 drivers
v0x55a1f255b630_0 .net *"_s4", 0 0, L_0x55a1f3a8fda0;  1 drivers
v0x55a1f255b720_0 .net *"_s6", 0 0, L_0x55a1f3a8fe10;  1 drivers
v0x55a1f255ca60_0 .net *"_s8", 0 0, L_0x55a1f3a8fed0;  1 drivers
v0x55a1f25586e0_0 .net "a", 0 0, L_0x55a1f3a90160;  1 drivers
v0x55a1f25587a0_0 .net "b", 0 0, L_0x55a1f3a90320;  1 drivers
v0x55a1f2559b10_0 .net "ca", 0 0, L_0x55a1f3a90050;  1 drivers
v0x55a1f2559bd0_0 .net "cin", 0 0, L_0x55a1f3a904e0;  1 drivers
v0x55a1f2555880_0 .net "sum", 0 0, L_0x55a1f3a8fd30;  1 drivers
S_0x55a1f2553750 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f257db40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2540780_0 .net "a", 3 0, L_0x55a1f3a933e0;  1 drivers
v0x55a1f2540880_0 .net "b", 3 0, L_0x55a1f3a93480;  1 drivers
v0x55a1f253c3a0_0 .net "ca", 3 0, L_0x55a1f3a93270;  1 drivers
v0x55a1f253c460_0 .net "cin", 3 0, L_0x55a1f3a93570;  1 drivers
v0x55a1f253d7d0_0 .net "sum", 3 0, L_0x55a1f3a931d0;  1 drivers
L_0x55a1f3a91190 .part L_0x55a1f3a933e0, 0, 1;
L_0x55a1f3a912c0 .part L_0x55a1f3a93480, 0, 1;
L_0x55a1f3a913f0 .part L_0x55a1f3a93570, 0, 1;
L_0x55a1f3a91a00 .part L_0x55a1f3a933e0, 1, 1;
L_0x55a1f3a91b30 .part L_0x55a1f3a93480, 1, 1;
L_0x55a1f3a91c60 .part L_0x55a1f3a93570, 1, 1;
L_0x55a1f3a923a0 .part L_0x55a1f3a933e0, 2, 1;
L_0x55a1f3a924d0 .part L_0x55a1f3a93480, 2, 1;
L_0x55a1f3a92650 .part L_0x55a1f3a93570, 2, 1;
L_0x55a1f3a92c20 .part L_0x55a1f3a933e0, 3, 1;
L_0x55a1f3a92de0 .part L_0x55a1f3a93480, 3, 1;
L_0x55a1f3a92fa0 .part L_0x55a1f3a93570, 3, 1;
L_0x55a1f3a931d0 .concat8 [ 1 1 1 1], L_0x55a1f3a90c30, L_0x55a1f3a91590, L_0x55a1f3a91e40, L_0x55a1f3a927f0;
L_0x55a1f3a93270 .concat8 [ 1 1 1 1], L_0x55a1f3a91080, L_0x55a1f3a918f0, L_0x55a1f3a92290, L_0x55a1f3a92b10;
S_0x55a1f254ac80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2553750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a906a0 .functor XOR 1, L_0x55a1f3a91190, L_0x55a1f3a912c0, C4<0>, C4<0>;
L_0x55a1f3a90c30 .functor XOR 1, L_0x55a1f3a906a0, L_0x55a1f3a913f0, C4<0>, C4<0>;
L_0x55a1f3a90cf0 .functor AND 1, L_0x55a1f3a91190, L_0x55a1f3a912c0, C4<1>, C4<1>;
L_0x55a1f3a90e00 .functor AND 1, L_0x55a1f3a91190, L_0x55a1f3a913f0, C4<1>, C4<1>;
L_0x55a1f3a90ec0 .functor OR 1, L_0x55a1f3a90cf0, L_0x55a1f3a90e00, C4<0>, C4<0>;
L_0x55a1f3a90fd0 .functor AND 1, L_0x55a1f3a913f0, L_0x55a1f3a912c0, C4<1>, C4<1>;
L_0x55a1f3a91080 .functor OR 1, L_0x55a1f3a90ec0, L_0x55a1f3a90fd0, C4<0>, C4<0>;
v0x55a1f2550be0_0 .net *"_s0", 0 0, L_0x55a1f3a906a0;  1 drivers
v0x55a1f2550c80_0 .net *"_s10", 0 0, L_0x55a1f3a90fd0;  1 drivers
v0x55a1f2550800_0 .net *"_s4", 0 0, L_0x55a1f3a90cf0;  1 drivers
v0x55a1f25508f0_0 .net *"_s6", 0 0, L_0x55a1f3a90e00;  1 drivers
v0x55a1f254dc90_0 .net *"_s8", 0 0, L_0x55a1f3a90ec0;  1 drivers
v0x55a1f254d8b0_0 .net "a", 0 0, L_0x55a1f3a91190;  1 drivers
v0x55a1f254d970_0 .net "b", 0 0, L_0x55a1f3a912c0;  1 drivers
v0x55a1f254a900_0 .net "ca", 0 0, L_0x55a1f3a91080;  1 drivers
v0x55a1f254a9a0_0 .net "cin", 0 0, L_0x55a1f3a913f0;  1 drivers
v0x55a1f2551ce0_0 .net "sum", 0 0, L_0x55a1f3a90c30;  1 drivers
S_0x55a1f2553060 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2553750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a91520 .functor XOR 1, L_0x55a1f3a91a00, L_0x55a1f3a91b30, C4<0>, C4<0>;
L_0x55a1f3a91590 .functor XOR 1, L_0x55a1f3a91520, L_0x55a1f3a91c60, C4<0>, C4<0>;
L_0x55a1f3a91600 .functor AND 1, L_0x55a1f3a91a00, L_0x55a1f3a91b30, C4<1>, C4<1>;
L_0x55a1f3a91670 .functor AND 1, L_0x55a1f3a91a00, L_0x55a1f3a91c60, C4<1>, C4<1>;
L_0x55a1f3a91730 .functor OR 1, L_0x55a1f3a91600, L_0x55a1f3a91670, C4<0>, C4<0>;
L_0x55a1f3a91840 .functor AND 1, L_0x55a1f3a91c60, L_0x55a1f3a91b30, C4<1>, C4<1>;
L_0x55a1f3a918f0 .functor OR 1, L_0x55a1f3a91730, L_0x55a1f3a91840, C4<0>, C4<0>;
v0x55a1f254ece0_0 .net *"_s0", 0 0, L_0x55a1f3a91520;  1 drivers
v0x55a1f254eda0_0 .net *"_s10", 0 0, L_0x55a1f3a91840;  1 drivers
v0x55a1f2550110_0 .net *"_s4", 0 0, L_0x55a1f3a91600;  1 drivers
v0x55a1f2550200_0 .net *"_s6", 0 0, L_0x55a1f3a91670;  1 drivers
v0x55a1f254bd90_0 .net *"_s8", 0 0, L_0x55a1f3a91730;  1 drivers
v0x55a1f254d1c0_0 .net "a", 0 0, L_0x55a1f3a91a00;  1 drivers
v0x55a1f254d280_0 .net "b", 0 0, L_0x55a1f3a91b30;  1 drivers
v0x55a1f2548e80_0 .net "ca", 0 0, L_0x55a1f3a918f0;  1 drivers
v0x55a1f2548f40_0 .net "cin", 0 0, L_0x55a1f3a91c60;  1 drivers
v0x55a1f254a2c0_0 .net "sum", 0 0, L_0x55a1f3a91590;  1 drivers
S_0x55a1f253e660 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2553750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a91dd0 .functor XOR 1, L_0x55a1f3a923a0, L_0x55a1f3a924d0, C4<0>, C4<0>;
L_0x55a1f3a91e40 .functor XOR 1, L_0x55a1f3a91dd0, L_0x55a1f3a92650, C4<0>, C4<0>;
L_0x55a1f3a91f00 .functor AND 1, L_0x55a1f3a923a0, L_0x55a1f3a924d0, C4<1>, C4<1>;
L_0x55a1f3a92010 .functor AND 1, L_0x55a1f3a923a0, L_0x55a1f3a92650, C4<1>, C4<1>;
L_0x55a1f3a920d0 .functor OR 1, L_0x55a1f3a91f00, L_0x55a1f3a92010, C4<0>, C4<0>;
L_0x55a1f3a921e0 .functor AND 1, L_0x55a1f3a92650, L_0x55a1f3a924d0, C4<1>, C4<1>;
L_0x55a1f3a92290 .functor OR 1, L_0x55a1f3a920d0, L_0x55a1f3a921e0, C4<0>, C4<0>;
v0x55a1f25470f0_0 .net *"_s0", 0 0, L_0x55a1f3a91dd0;  1 drivers
v0x55a1f25471b0_0 .net *"_s10", 0 0, L_0x55a1f3a921e0;  1 drivers
v0x55a1f2546d10_0 .net *"_s4", 0 0, L_0x55a1f3a91f00;  1 drivers
v0x55a1f2546e00_0 .net *"_s6", 0 0, L_0x55a1f3a92010;  1 drivers
v0x55a1f253e240_0 .net *"_s8", 0 0, L_0x55a1f3a920d0;  1 drivers
v0x55a1f25441a0_0 .net "a", 0 0, L_0x55a1f3a923a0;  1 drivers
v0x55a1f2544260_0 .net "b", 0 0, L_0x55a1f3a924d0;  1 drivers
v0x55a1f2543dc0_0 .net "ca", 0 0, L_0x55a1f3a92290;  1 drivers
v0x55a1f2543e60_0 .net "cin", 0 0, L_0x55a1f3a92650;  1 drivers
v0x55a1f2541300_0 .net "sum", 0 0, L_0x55a1f3a91e40;  1 drivers
S_0x55a1f2540e70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2553750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a92780 .functor XOR 1, L_0x55a1f3a92c20, L_0x55a1f3a92de0, C4<0>, C4<0>;
L_0x55a1f3a927f0 .functor XOR 1, L_0x55a1f3a92780, L_0x55a1f3a92fa0, C4<0>, C4<0>;
L_0x55a1f3a92860 .functor AND 1, L_0x55a1f3a92c20, L_0x55a1f3a92de0, C4<1>, C4<1>;
L_0x55a1f3a928d0 .functor AND 1, L_0x55a1f3a92c20, L_0x55a1f3a92fa0, C4<1>, C4<1>;
L_0x55a1f3a92990 .functor OR 1, L_0x55a1f3a92860, L_0x55a1f3a928d0, C4<0>, C4<0>;
L_0x55a1f3a92aa0 .functor AND 1, L_0x55a1f3a92fa0, L_0x55a1f3a92de0, C4<1>, C4<1>;
L_0x55a1f3a92b10 .functor OR 1, L_0x55a1f3a92990, L_0x55a1f3a92aa0, C4<0>, C4<0>;
v0x55a1f253dec0_0 .net *"_s0", 0 0, L_0x55a1f3a92780;  1 drivers
v0x55a1f253dfa0_0 .net *"_s10", 0 0, L_0x55a1f3a92aa0;  1 drivers
v0x55a1f25451f0_0 .net *"_s4", 0 0, L_0x55a1f3a92860;  1 drivers
v0x55a1f25452b0_0 .net *"_s6", 0 0, L_0x55a1f3a928d0;  1 drivers
v0x55a1f2546620_0 .net *"_s8", 0 0, L_0x55a1f3a92990;  1 drivers
v0x55a1f25422a0_0 .net "a", 0 0, L_0x55a1f3a92c20;  1 drivers
v0x55a1f2542360_0 .net "b", 0 0, L_0x55a1f3a92de0;  1 drivers
v0x55a1f25436d0_0 .net "ca", 0 0, L_0x55a1f3a92b10;  1 drivers
v0x55a1f2543770_0 .net "cin", 0 0, L_0x55a1f3a92fa0;  1 drivers
v0x55a1f253f400_0 .net "sum", 0 0, L_0x55a1f3a927f0;  1 drivers
S_0x55a1f253ac40 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f257db40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f252a540_0 .net "a", 3 0, L_0x55a1f3a95d80;  1 drivers
v0x55a1f252a640_0 .net "b", 3 0, L_0x55a1f3a95eb0;  1 drivers
v0x55a1f252b970_0 .net "ca", 3 0, L_0x55a1f3a95c10;  1 drivers
v0x55a1f252ba30_0 .net "cin", 3 0, L_0x55a1f3a95fe0;  1 drivers
v0x55a1f25275f0_0 .net "sum", 3 0, L_0x55a1f3a95b70;  1 drivers
L_0x55a1f3a93b30 .part L_0x55a1f3a95d80, 0, 1;
L_0x55a1f3a93c60 .part L_0x55a1f3a95eb0, 0, 1;
L_0x55a1f3a93d90 .part L_0x55a1f3a95fe0, 0, 1;
L_0x55a1f3a943a0 .part L_0x55a1f3a95d80, 1, 1;
L_0x55a1f3a944d0 .part L_0x55a1f3a95eb0, 1, 1;
L_0x55a1f3a94600 .part L_0x55a1f3a95fe0, 1, 1;
L_0x55a1f3a94d40 .part L_0x55a1f3a95d80, 2, 1;
L_0x55a1f3a94e70 .part L_0x55a1f3a95eb0, 2, 1;
L_0x55a1f3a94ff0 .part L_0x55a1f3a95fe0, 2, 1;
L_0x55a1f3a955c0 .part L_0x55a1f3a95d80, 3, 1;
L_0x55a1f3a95780 .part L_0x55a1f3a95eb0, 3, 1;
L_0x55a1f3a95940 .part L_0x55a1f3a95fe0, 3, 1;
L_0x55a1f3a95b70 .concat8 [ 1 1 1 1], L_0x55a1f3a93610, L_0x55a1f3a93f30, L_0x55a1f3a947e0, L_0x55a1f3a95190;
L_0x55a1f3a95c10 .concat8 [ 1 1 1 1], L_0x55a1f3a93a20, L_0x55a1f3a94290, L_0x55a1f3a94c30, L_0x55a1f3a954b0;
S_0x55a1f252d780 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f253ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a93160 .functor XOR 1, L_0x55a1f3a93b30, L_0x55a1f3a93c60, C4<0>, C4<0>;
L_0x55a1f3a93610 .functor XOR 1, L_0x55a1f3a93160, L_0x55a1f3a93d90, C4<0>, C4<0>;
L_0x55a1f3a936d0 .functor AND 1, L_0x55a1f3a93b30, L_0x55a1f3a93c60, C4<1>, C4<1>;
L_0x55a1f3a937e0 .functor AND 1, L_0x55a1f3a93b30, L_0x55a1f3a93d90, C4<1>, C4<1>;
L_0x55a1f3a938a0 .functor OR 1, L_0x55a1f3a936d0, L_0x55a1f3a937e0, C4<0>, C4<0>;
L_0x55a1f3a939b0 .functor AND 1, L_0x55a1f3a93d90, L_0x55a1f3a93c60, C4<1>, C4<1>;
L_0x55a1f3a93a20 .functor OR 1, L_0x55a1f3a938a0, L_0x55a1f3a939b0, C4<0>, C4<0>;
v0x55a1f2520e30_0 .net *"_s0", 0 0, L_0x55a1f3a93160;  1 drivers
v0x55a1f2520ed0_0 .net *"_s10", 0 0, L_0x55a1f3a939b0;  1 drivers
v0x55a1f2530300_0 .net *"_s4", 0 0, L_0x55a1f3a936d0;  1 drivers
v0x55a1f25303f0_0 .net *"_s6", 0 0, L_0x55a1f3a937e0;  1 drivers
v0x55a1f2538d90_0 .net *"_s8", 0 0, L_0x55a1f3a938a0;  1 drivers
v0x55a1f25389b0_0 .net "a", 0 0, L_0x55a1f3a93b30;  1 drivers
v0x55a1f2538a70_0 .net "b", 0 0, L_0x55a1f3a93c60;  1 drivers
v0x55a1f252fee0_0 .net "ca", 0 0, L_0x55a1f3a93a20;  1 drivers
v0x55a1f252ff80_0 .net "cin", 0 0, L_0x55a1f3a93d90;  1 drivers
v0x55a1f2535ef0_0 .net "sum", 0 0, L_0x55a1f3a93610;  1 drivers
S_0x55a1f2535a60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f253ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a93ec0 .functor XOR 1, L_0x55a1f3a943a0, L_0x55a1f3a944d0, C4<0>, C4<0>;
L_0x55a1f3a93f30 .functor XOR 1, L_0x55a1f3a93ec0, L_0x55a1f3a94600, C4<0>, C4<0>;
L_0x55a1f3a93fa0 .functor AND 1, L_0x55a1f3a943a0, L_0x55a1f3a944d0, C4<1>, C4<1>;
L_0x55a1f3a94010 .functor AND 1, L_0x55a1f3a943a0, L_0x55a1f3a94600, C4<1>, C4<1>;
L_0x55a1f3a940d0 .functor OR 1, L_0x55a1f3a93fa0, L_0x55a1f3a94010, C4<0>, C4<0>;
L_0x55a1f3a941e0 .functor AND 1, L_0x55a1f3a94600, L_0x55a1f3a944d0, C4<1>, C4<1>;
L_0x55a1f3a94290 .functor OR 1, L_0x55a1f3a940d0, L_0x55a1f3a941e0, C4<0>, C4<0>;
v0x55a1f2532ef0_0 .net *"_s0", 0 0, L_0x55a1f3a93ec0;  1 drivers
v0x55a1f2532fb0_0 .net *"_s10", 0 0, L_0x55a1f3a941e0;  1 drivers
v0x55a1f2532b10_0 .net *"_s4", 0 0, L_0x55a1f3a93fa0;  1 drivers
v0x55a1f2532c00_0 .net *"_s6", 0 0, L_0x55a1f3a94010;  1 drivers
v0x55a1f252fb60_0 .net *"_s8", 0 0, L_0x55a1f3a940d0;  1 drivers
v0x55a1f2536e90_0 .net "a", 0 0, L_0x55a1f3a943a0;  1 drivers
v0x55a1f2536f50_0 .net "b", 0 0, L_0x55a1f3a944d0;  1 drivers
v0x55a1f25382c0_0 .net "ca", 0 0, L_0x55a1f3a94290;  1 drivers
v0x55a1f2538380_0 .net "cin", 0 0, L_0x55a1f3a94600;  1 drivers
v0x55a1f2533ff0_0 .net "sum", 0 0, L_0x55a1f3a93f30;  1 drivers
S_0x55a1f2535370 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f253ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a94770 .functor XOR 1, L_0x55a1f3a94d40, L_0x55a1f3a94e70, C4<0>, C4<0>;
L_0x55a1f3a947e0 .functor XOR 1, L_0x55a1f3a94770, L_0x55a1f3a94ff0, C4<0>, C4<0>;
L_0x55a1f3a948a0 .functor AND 1, L_0x55a1f3a94d40, L_0x55a1f3a94e70, C4<1>, C4<1>;
L_0x55a1f3a949b0 .functor AND 1, L_0x55a1f3a94d40, L_0x55a1f3a94ff0, C4<1>, C4<1>;
L_0x55a1f3a94a70 .functor OR 1, L_0x55a1f3a948a0, L_0x55a1f3a949b0, C4<0>, C4<0>;
L_0x55a1f3a94b80 .functor AND 1, L_0x55a1f3a94ff0, L_0x55a1f3a94e70, C4<1>, C4<1>;
L_0x55a1f3a94c30 .functor OR 1, L_0x55a1f3a94a70, L_0x55a1f3a94b80, C4<0>, C4<0>;
v0x55a1f2530ff0_0 .net *"_s0", 0 0, L_0x55a1f3a94770;  1 drivers
v0x55a1f25310b0_0 .net *"_s10", 0 0, L_0x55a1f3a94b80;  1 drivers
v0x55a1f2532420_0 .net *"_s4", 0 0, L_0x55a1f3a948a0;  1 drivers
v0x55a1f2532510_0 .net *"_s6", 0 0, L_0x55a1f3a949b0;  1 drivers
v0x55a1f252e0e0_0 .net *"_s8", 0 0, L_0x55a1f3a94a70;  1 drivers
v0x55a1f252f470_0 .net "a", 0 0, L_0x55a1f3a94d40;  1 drivers
v0x55a1f252f530_0 .net "b", 0 0, L_0x55a1f3a94e70;  1 drivers
v0x55a1f25239b0_0 .net "ca", 0 0, L_0x55a1f3a94c30;  1 drivers
v0x55a1f2523a50_0 .net "cin", 0 0, L_0x55a1f3a94ff0;  1 drivers
v0x55a1f252c4f0_0 .net "sum", 0 0, L_0x55a1f3a947e0;  1 drivers
S_0x55a1f252c060 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f253ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a95120 .functor XOR 1, L_0x55a1f3a955c0, L_0x55a1f3a95780, C4<0>, C4<0>;
L_0x55a1f3a95190 .functor XOR 1, L_0x55a1f3a95120, L_0x55a1f3a95940, C4<0>, C4<0>;
L_0x55a1f3a95200 .functor AND 1, L_0x55a1f3a955c0, L_0x55a1f3a95780, C4<1>, C4<1>;
L_0x55a1f3a95270 .functor AND 1, L_0x55a1f3a955c0, L_0x55a1f3a95940, C4<1>, C4<1>;
L_0x55a1f3a95330 .functor OR 1, L_0x55a1f3a95200, L_0x55a1f3a95270, C4<0>, C4<0>;
L_0x55a1f3a95440 .functor AND 1, L_0x55a1f3a95940, L_0x55a1f3a95780, C4<1>, C4<1>;
L_0x55a1f3a954b0 .functor OR 1, L_0x55a1f3a95330, L_0x55a1f3a95440, C4<0>, C4<0>;
v0x55a1f2523590_0 .net *"_s0", 0 0, L_0x55a1f3a95120;  1 drivers
v0x55a1f2523670_0 .net *"_s10", 0 0, L_0x55a1f3a95440;  1 drivers
v0x55a1f25294f0_0 .net *"_s4", 0 0, L_0x55a1f3a95200;  1 drivers
v0x55a1f25295b0_0 .net *"_s6", 0 0, L_0x55a1f3a95270;  1 drivers
v0x55a1f2529110_0 .net *"_s8", 0 0, L_0x55a1f3a95330;  1 drivers
v0x55a1f25265a0_0 .net "a", 0 0, L_0x55a1f3a955c0;  1 drivers
v0x55a1f2526660_0 .net "b", 0 0, L_0x55a1f3a95780;  1 drivers
v0x55a1f25261c0_0 .net "ca", 0 0, L_0x55a1f3a954b0;  1 drivers
v0x55a1f2526260_0 .net "cin", 0 0, L_0x55a1f3a95940;  1 drivers
v0x55a1f25232c0_0 .net "sum", 0 0, L_0x55a1f3a95190;  1 drivers
S_0x55a1f2521790 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2580af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f24ba9c0_0 .net "a", 15 0, L_0x55a1f3aa1240;  1 drivers
v0x55a1f24baaa0_0 .net "b", 15 0, L_0x55a1f3aa1330;  1 drivers
v0x55a1f24c0920_0 .net "ca", 15 0, L_0x55a1f3aa1030;  1 drivers
v0x55a1f24c09e0_0 .net "cin", 15 0, L_0x55a1f3aa1420;  1 drivers
v0x55a1f24c0540_0 .net "sum", 15 0, L_0x55a1f3aa0f90;  1 drivers
L_0x55a1f3a98da0 .part L_0x55a1f3aa1240, 0, 4;
L_0x55a1f3a98e40 .part L_0x55a1f3aa1330, 0, 4;
L_0x55a1f3a98ee0 .part L_0x55a1f3aa1420, 0, 4;
L_0x55a1f3a9b730 .part L_0x55a1f3aa1240, 4, 4;
L_0x55a1f3a9b820 .part L_0x55a1f3aa1330, 4, 4;
L_0x55a1f3a9b910 .part L_0x55a1f3aa1420, 4, 4;
L_0x55a1f3a9e1f0 .part L_0x55a1f3aa1240, 8, 4;
L_0x55a1f3a9e290 .part L_0x55a1f3aa1330, 8, 4;
L_0x55a1f3a9e380 .part L_0x55a1f3aa1420, 8, 4;
L_0x55a1f3aa0b90 .part L_0x55a1f3aa1240, 12, 4;
L_0x55a1f3aa0cc0 .part L_0x55a1f3aa1330, 12, 4;
L_0x55a1f3aa0df0 .part L_0x55a1f3aa1420, 12, 4;
L_0x55a1f3aa0f90 .concat8 [ 4 4 4 4], L_0x55a1f3a98b90, L_0x55a1f3a9b520, L_0x55a1f3a9dfe0, L_0x55a1f3aa0980;
L_0x55a1f3aa1030 .concat8 [ 4 4 4 4], L_0x55a1f3a98c30, L_0x55a1f3a9b5c0, L_0x55a1f3a9e080, L_0x55a1f3aa0a20;
S_0x55a1f2522b20 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2521790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f250e260_0 .net "a", 3 0, L_0x55a1f3a98da0;  1 drivers
v0x55a1f250e360_0 .net "b", 3 0, L_0x55a1f3a98e40;  1 drivers
v0x55a1f250f690_0 .net "ca", 3 0, L_0x55a1f3a98c30;  1 drivers
v0x55a1f250f750_0 .net "cin", 3 0, L_0x55a1f3a98ee0;  1 drivers
v0x55a1f250b310_0 .net "sum", 3 0, L_0x55a1f3a98b90;  1 drivers
L_0x55a1f3a96b50 .part L_0x55a1f3a98da0, 0, 1;
L_0x55a1f3a96c80 .part L_0x55a1f3a98e40, 0, 1;
L_0x55a1f3a96db0 .part L_0x55a1f3a98ee0, 0, 1;
L_0x55a1f3a973c0 .part L_0x55a1f3a98da0, 1, 1;
L_0x55a1f3a974f0 .part L_0x55a1f3a98e40, 1, 1;
L_0x55a1f3a97620 .part L_0x55a1f3a98ee0, 1, 1;
L_0x55a1f3a97d60 .part L_0x55a1f3a98da0, 2, 1;
L_0x55a1f3a97e90 .part L_0x55a1f3a98e40, 2, 1;
L_0x55a1f3a98010 .part L_0x55a1f3a98ee0, 2, 1;
L_0x55a1f3a985e0 .part L_0x55a1f3a98da0, 3, 1;
L_0x55a1f3a987a0 .part L_0x55a1f3a98e40, 3, 1;
L_0x55a1f3a98960 .part L_0x55a1f3a98ee0, 3, 1;
L_0x55a1f3a98b90 .concat8 [ 1 1 1 1], L_0x55a1f3a95b00, L_0x55a1f3a96f50, L_0x55a1f3a97800, L_0x55a1f3a981b0;
L_0x55a1f3a98c30 .concat8 [ 1 1 1 1], L_0x55a1f3a96a40, L_0x55a1f3a972b0, L_0x55a1f3a97c50, L_0x55a1f3a984d0;
S_0x55a1f2517060 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2522b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a96110 .functor XOR 1, L_0x55a1f3a96b50, L_0x55a1f3a96c80, C4<0>, C4<0>;
L_0x55a1f3a95b00 .functor XOR 1, L_0x55a1f3a96110, L_0x55a1f3a96db0, C4<0>, C4<0>;
L_0x55a1f3a966b0 .functor AND 1, L_0x55a1f3a96b50, L_0x55a1f3a96c80, C4<1>, C4<1>;
L_0x55a1f3a967c0 .functor AND 1, L_0x55a1f3a96b50, L_0x55a1f3a96db0, C4<1>, C4<1>;
L_0x55a1f3a96880 .functor OR 1, L_0x55a1f3a966b0, L_0x55a1f3a967c0, C4<0>, C4<0>;
L_0x55a1f3a96990 .functor AND 1, L_0x55a1f3a96db0, L_0x55a1f3a96c80, C4<1>, C4<1>;
L_0x55a1f3a96a40 .functor OR 1, L_0x55a1f3a96880, L_0x55a1f3a96990, C4<0>, C4<0>;
v0x55a1f251faf0_0 .net *"_s0", 0 0, L_0x55a1f3a96110;  1 drivers
v0x55a1f251fb90_0 .net *"_s10", 0 0, L_0x55a1f3a96990;  1 drivers
v0x55a1f251f710_0 .net *"_s4", 0 0, L_0x55a1f3a966b0;  1 drivers
v0x55a1f251f800_0 .net *"_s6", 0 0, L_0x55a1f3a967c0;  1 drivers
v0x55a1f2516c40_0 .net *"_s8", 0 0, L_0x55a1f3a96880;  1 drivers
v0x55a1f251cba0_0 .net "a", 0 0, L_0x55a1f3a96b50;  1 drivers
v0x55a1f251cc60_0 .net "b", 0 0, L_0x55a1f3a96c80;  1 drivers
v0x55a1f251c7c0_0 .net "ca", 0 0, L_0x55a1f3a96a40;  1 drivers
v0x55a1f251c860_0 .net "cin", 0 0, L_0x55a1f3a96db0;  1 drivers
v0x55a1f2519c50_0 .net "sum", 0 0, L_0x55a1f3a95b00;  1 drivers
S_0x55a1f2519870 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2522b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a96ee0 .functor XOR 1, L_0x55a1f3a973c0, L_0x55a1f3a974f0, C4<0>, C4<0>;
L_0x55a1f3a96f50 .functor XOR 1, L_0x55a1f3a96ee0, L_0x55a1f3a97620, C4<0>, C4<0>;
L_0x55a1f3a96fc0 .functor AND 1, L_0x55a1f3a973c0, L_0x55a1f3a974f0, C4<1>, C4<1>;
L_0x55a1f3a97030 .functor AND 1, L_0x55a1f3a973c0, L_0x55a1f3a97620, C4<1>, C4<1>;
L_0x55a1f3a970f0 .functor OR 1, L_0x55a1f3a96fc0, L_0x55a1f3a97030, C4<0>, C4<0>;
L_0x55a1f3a97200 .functor AND 1, L_0x55a1f3a97620, L_0x55a1f3a974f0, C4<1>, C4<1>;
L_0x55a1f3a972b0 .functor OR 1, L_0x55a1f3a970f0, L_0x55a1f3a97200, C4<0>, C4<0>;
v0x55a1f25168c0_0 .net *"_s0", 0 0, L_0x55a1f3a96ee0;  1 drivers
v0x55a1f25169a0_0 .net *"_s10", 0 0, L_0x55a1f3a97200;  1 drivers
v0x55a1f251dbf0_0 .net *"_s4", 0 0, L_0x55a1f3a96fc0;  1 drivers
v0x55a1f251dcc0_0 .net *"_s6", 0 0, L_0x55a1f3a97030;  1 drivers
v0x55a1f251f020_0 .net *"_s8", 0 0, L_0x55a1f3a970f0;  1 drivers
v0x55a1f251f100_0 .net "a", 0 0, L_0x55a1f3a973c0;  1 drivers
v0x55a1f251aca0_0 .net "b", 0 0, L_0x55a1f3a974f0;  1 drivers
v0x55a1f251ad60_0 .net "ca", 0 0, L_0x55a1f3a972b0;  1 drivers
v0x55a1f251c0d0_0 .net "cin", 0 0, L_0x55a1f3a97620;  1 drivers
v0x55a1f2517d50_0 .net "sum", 0 0, L_0x55a1f3a96f50;  1 drivers
S_0x55a1f2519180 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2522b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a97790 .functor XOR 1, L_0x55a1f3a97d60, L_0x55a1f3a97e90, C4<0>, C4<0>;
L_0x55a1f3a97800 .functor XOR 1, L_0x55a1f3a97790, L_0x55a1f3a98010, C4<0>, C4<0>;
L_0x55a1f3a978c0 .functor AND 1, L_0x55a1f3a97d60, L_0x55a1f3a97e90, C4<1>, C4<1>;
L_0x55a1f3a979d0 .functor AND 1, L_0x55a1f3a97d60, L_0x55a1f3a98010, C4<1>, C4<1>;
L_0x55a1f3a97a90 .functor OR 1, L_0x55a1f3a978c0, L_0x55a1f3a979d0, C4<0>, C4<0>;
L_0x55a1f3a97ba0 .functor AND 1, L_0x55a1f3a98010, L_0x55a1f3a97e90, C4<1>, C4<1>;
L_0x55a1f3a97c50 .functor OR 1, L_0x55a1f3a97a90, L_0x55a1f3a97ba0, C4<0>, C4<0>;
v0x55a1f2514e40_0 .net *"_s0", 0 0, L_0x55a1f3a97790;  1 drivers
v0x55a1f2514f00_0 .net *"_s10", 0 0, L_0x55a1f3a97ba0;  1 drivers
v0x55a1f25161d0_0 .net *"_s4", 0 0, L_0x55a1f3a978c0;  1 drivers
v0x55a1f25162c0_0 .net *"_s6", 0 0, L_0x55a1f3a979d0;  1 drivers
v0x55a1f250a620_0 .net *"_s8", 0 0, L_0x55a1f3a97a90;  1 drivers
v0x55a1f25130b0_0 .net "a", 0 0, L_0x55a1f3a97d60;  1 drivers
v0x55a1f2513170_0 .net "b", 0 0, L_0x55a1f3a97e90;  1 drivers
v0x55a1f2512cd0_0 .net "ca", 0 0, L_0x55a1f3a97c50;  1 drivers
v0x55a1f2512d70_0 .net "cin", 0 0, L_0x55a1f3a98010;  1 drivers
v0x55a1f250a2b0_0 .net "sum", 0 0, L_0x55a1f3a97800;  1 drivers
S_0x55a1f2510160 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2522b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a98140 .functor XOR 1, L_0x55a1f3a985e0, L_0x55a1f3a987a0, C4<0>, C4<0>;
L_0x55a1f3a981b0 .functor XOR 1, L_0x55a1f3a98140, L_0x55a1f3a98960, C4<0>, C4<0>;
L_0x55a1f3a98220 .functor AND 1, L_0x55a1f3a985e0, L_0x55a1f3a987a0, C4<1>, C4<1>;
L_0x55a1f3a98290 .functor AND 1, L_0x55a1f3a985e0, L_0x55a1f3a98960, C4<1>, C4<1>;
L_0x55a1f3a98350 .functor OR 1, L_0x55a1f3a98220, L_0x55a1f3a98290, C4<0>, C4<0>;
L_0x55a1f3a98460 .functor AND 1, L_0x55a1f3a98960, L_0x55a1f3a987a0, C4<1>, C4<1>;
L_0x55a1f3a984d0 .functor OR 1, L_0x55a1f3a98350, L_0x55a1f3a98460, C4<0>, C4<0>;
v0x55a1f250fd80_0 .net *"_s0", 0 0, L_0x55a1f3a98140;  1 drivers
v0x55a1f250fe60_0 .net *"_s10", 0 0, L_0x55a1f3a98460;  1 drivers
v0x55a1f250d210_0 .net *"_s4", 0 0, L_0x55a1f3a98220;  1 drivers
v0x55a1f250d2d0_0 .net *"_s6", 0 0, L_0x55a1f3a98290;  1 drivers
v0x55a1f250ce30_0 .net *"_s8", 0 0, L_0x55a1f3a98350;  1 drivers
v0x55a1f2509e80_0 .net "a", 0 0, L_0x55a1f3a985e0;  1 drivers
v0x55a1f2509f40_0 .net "b", 0 0, L_0x55a1f3a987a0;  1 drivers
v0x55a1f25111b0_0 .net "ca", 0 0, L_0x55a1f3a984d0;  1 drivers
v0x55a1f2511250_0 .net "cin", 0 0, L_0x55a1f3a98960;  1 drivers
v0x55a1f2512690_0 .net "sum", 0 0, L_0x55a1f3a981b0;  1 drivers
S_0x55a1f250c740 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2521790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24f3360_0 .net "a", 3 0, L_0x55a1f3a9b730;  1 drivers
v0x55a1f24f3460_0 .net "b", 3 0, L_0x55a1f3a9b820;  1 drivers
v0x55a1f24f2f80_0 .net "ca", 3 0, L_0x55a1f3a9b5c0;  1 drivers
v0x55a1f24f3040_0 .net "cin", 3 0, L_0x55a1f3a9b910;  1 drivers
v0x55a1f24effd0_0 .net "sum", 3 0, L_0x55a1f3a9b520;  1 drivers
L_0x55a1f3a994e0 .part L_0x55a1f3a9b730, 0, 1;
L_0x55a1f3a99610 .part L_0x55a1f3a9b820, 0, 1;
L_0x55a1f3a99740 .part L_0x55a1f3a9b910, 0, 1;
L_0x55a1f3a99d50 .part L_0x55a1f3a9b730, 1, 1;
L_0x55a1f3a99e80 .part L_0x55a1f3a9b820, 1, 1;
L_0x55a1f3a99fb0 .part L_0x55a1f3a9b910, 1, 1;
L_0x55a1f3a9a6f0 .part L_0x55a1f3a9b730, 2, 1;
L_0x55a1f3a9a820 .part L_0x55a1f3a9b820, 2, 1;
L_0x55a1f3a9a9a0 .part L_0x55a1f3a9b910, 2, 1;
L_0x55a1f3a9af70 .part L_0x55a1f3a9b730, 3, 1;
L_0x55a1f3a9b130 .part L_0x55a1f3a9b820, 3, 1;
L_0x55a1f3a9b2f0 .part L_0x55a1f3a9b910, 3, 1;
L_0x55a1f3a9b520 .concat8 [ 1 1 1 1], L_0x55a1f3a98f80, L_0x55a1f3a998e0, L_0x55a1f3a9a190, L_0x55a1f3a9ab40;
L_0x55a1f3a9b5c0 .concat8 [ 1 1 1 1], L_0x55a1f3a993d0, L_0x55a1f3a99c40, L_0x55a1f3a9a5e0, L_0x55a1f3a9ae60;
S_0x55a1f2508400 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f250c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a98b20 .functor XOR 1, L_0x55a1f3a994e0, L_0x55a1f3a99610, C4<0>, C4<0>;
L_0x55a1f3a98f80 .functor XOR 1, L_0x55a1f3a98b20, L_0x55a1f3a99740, C4<0>, C4<0>;
L_0x55a1f3a99040 .functor AND 1, L_0x55a1f3a994e0, L_0x55a1f3a99610, C4<1>, C4<1>;
L_0x55a1f3a99150 .functor AND 1, L_0x55a1f3a994e0, L_0x55a1f3a99740, C4<1>, C4<1>;
L_0x55a1f3a99210 .functor OR 1, L_0x55a1f3a99040, L_0x55a1f3a99150, C4<0>, C4<0>;
L_0x55a1f3a99320 .functor AND 1, L_0x55a1f3a99740, L_0x55a1f3a99610, C4<1>, C4<1>;
L_0x55a1f3a993d0 .functor OR 1, L_0x55a1f3a99210, L_0x55a1f3a99320, C4<0>, C4<0>;
v0x55a1f2509790_0 .net *"_s0", 0 0, L_0x55a1f3a98b20;  1 drivers
v0x55a1f2509830_0 .net *"_s10", 0 0, L_0x55a1f3a99320;  1 drivers
v0x55a1f2506e90_0 .net *"_s4", 0 0, L_0x55a1f3a99040;  1 drivers
v0x55a1f2506f80_0 .net *"_s6", 0 0, L_0x55a1f3a99150;  1 drivers
v0x55a1f24fa540_0 .net *"_s8", 0 0, L_0x55a1f3a99210;  1 drivers
v0x55a1f24edbf0_0 .net "a", 0 0, L_0x55a1f3a994e0;  1 drivers
v0x55a1f24edcb0_0 .net "b", 0 0, L_0x55a1f3a99610;  1 drivers
v0x55a1f24fd0c0_0 .net "ca", 0 0, L_0x55a1f3a993d0;  1 drivers
v0x55a1f24fd160_0 .net "cin", 0 0, L_0x55a1f3a99740;  1 drivers
v0x55a1f2505c00_0 .net "sum", 0 0, L_0x55a1f3a98f80;  1 drivers
S_0x55a1f2505770 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f250c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a99870 .functor XOR 1, L_0x55a1f3a99d50, L_0x55a1f3a99e80, C4<0>, C4<0>;
L_0x55a1f3a998e0 .functor XOR 1, L_0x55a1f3a99870, L_0x55a1f3a99fb0, C4<0>, C4<0>;
L_0x55a1f3a99950 .functor AND 1, L_0x55a1f3a99d50, L_0x55a1f3a99e80, C4<1>, C4<1>;
L_0x55a1f3a999c0 .functor AND 1, L_0x55a1f3a99d50, L_0x55a1f3a99fb0, C4<1>, C4<1>;
L_0x55a1f3a99a80 .functor OR 1, L_0x55a1f3a99950, L_0x55a1f3a999c0, C4<0>, C4<0>;
L_0x55a1f3a99b90 .functor AND 1, L_0x55a1f3a99fb0, L_0x55a1f3a99e80, C4<1>, C4<1>;
L_0x55a1f3a99c40 .functor OR 1, L_0x55a1f3a99a80, L_0x55a1f3a99b90, C4<0>, C4<0>;
v0x55a1f24fcca0_0 .net *"_s0", 0 0, L_0x55a1f3a99870;  1 drivers
v0x55a1f24fcd60_0 .net *"_s10", 0 0, L_0x55a1f3a99b90;  1 drivers
v0x55a1f2502c00_0 .net *"_s4", 0 0, L_0x55a1f3a99950;  1 drivers
v0x55a1f2502cf0_0 .net *"_s6", 0 0, L_0x55a1f3a999c0;  1 drivers
v0x55a1f2502820_0 .net *"_s8", 0 0, L_0x55a1f3a99a80;  1 drivers
v0x55a1f24ffcb0_0 .net "a", 0 0, L_0x55a1f3a99d50;  1 drivers
v0x55a1f24ffd70_0 .net "b", 0 0, L_0x55a1f3a99e80;  1 drivers
v0x55a1f24ff8d0_0 .net "ca", 0 0, L_0x55a1f3a99c40;  1 drivers
v0x55a1f24ff990_0 .net "cin", 0 0, L_0x55a1f3a99fb0;  1 drivers
v0x55a1f24fc9d0_0 .net "sum", 0 0, L_0x55a1f3a998e0;  1 drivers
S_0x55a1f2503c50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f250c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9a120 .functor XOR 1, L_0x55a1f3a9a6f0, L_0x55a1f3a9a820, C4<0>, C4<0>;
L_0x55a1f3a9a190 .functor XOR 1, L_0x55a1f3a9a120, L_0x55a1f3a9a9a0, C4<0>, C4<0>;
L_0x55a1f3a9a250 .functor AND 1, L_0x55a1f3a9a6f0, L_0x55a1f3a9a820, C4<1>, C4<1>;
L_0x55a1f3a9a360 .functor AND 1, L_0x55a1f3a9a6f0, L_0x55a1f3a9a9a0, C4<1>, C4<1>;
L_0x55a1f3a9a420 .functor OR 1, L_0x55a1f3a9a250, L_0x55a1f3a9a360, C4<0>, C4<0>;
L_0x55a1f3a9a530 .functor AND 1, L_0x55a1f3a9a9a0, L_0x55a1f3a9a820, C4<1>, C4<1>;
L_0x55a1f3a9a5e0 .functor OR 1, L_0x55a1f3a9a420, L_0x55a1f3a9a530, C4<0>, C4<0>;
v0x55a1f2505080_0 .net *"_s0", 0 0, L_0x55a1f3a9a120;  1 drivers
v0x55a1f2505140_0 .net *"_s10", 0 0, L_0x55a1f3a9a530;  1 drivers
v0x55a1f2500d00_0 .net *"_s4", 0 0, L_0x55a1f3a9a250;  1 drivers
v0x55a1f2500df0_0 .net *"_s6", 0 0, L_0x55a1f3a9a360;  1 drivers
v0x55a1f2502130_0 .net *"_s8", 0 0, L_0x55a1f3a9a420;  1 drivers
v0x55a1f24fddb0_0 .net "a", 0 0, L_0x55a1f3a9a6f0;  1 drivers
v0x55a1f24fde70_0 .net "b", 0 0, L_0x55a1f3a9a820;  1 drivers
v0x55a1f24ff1e0_0 .net "ca", 0 0, L_0x55a1f3a9a5e0;  1 drivers
v0x55a1f24ff280_0 .net "cin", 0 0, L_0x55a1f3a9a9a0;  1 drivers
v0x55a1f24faf50_0 .net "sum", 0 0, L_0x55a1f3a9a190;  1 drivers
S_0x55a1f24fc230 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f250c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9aad0 .functor XOR 1, L_0x55a1f3a9af70, L_0x55a1f3a9b130, C4<0>, C4<0>;
L_0x55a1f3a9ab40 .functor XOR 1, L_0x55a1f3a9aad0, L_0x55a1f3a9b2f0, C4<0>, C4<0>;
L_0x55a1f3a9abb0 .functor AND 1, L_0x55a1f3a9af70, L_0x55a1f3a9b130, C4<1>, C4<1>;
L_0x55a1f3a9ac20 .functor AND 1, L_0x55a1f3a9af70, L_0x55a1f3a9b2f0, C4<1>, C4<1>;
L_0x55a1f3a9ace0 .functor OR 1, L_0x55a1f3a9abb0, L_0x55a1f3a9ac20, C4<0>, C4<0>;
L_0x55a1f3a9adf0 .functor AND 1, L_0x55a1f3a9b2f0, L_0x55a1f3a9b130, C4<1>, C4<1>;
L_0x55a1f3a9ae60 .functor OR 1, L_0x55a1f3a9ace0, L_0x55a1f3a9adf0, C4<0>, C4<0>;
v0x55a1f24f0770_0 .net *"_s0", 0 0, L_0x55a1f3a9aad0;  1 drivers
v0x55a1f24f0850_0 .net *"_s10", 0 0, L_0x55a1f3a9adf0;  1 drivers
v0x55a1f24f9200_0 .net *"_s4", 0 0, L_0x55a1f3a9abb0;  1 drivers
v0x55a1f24f92c0_0 .net *"_s6", 0 0, L_0x55a1f3a9ac20;  1 drivers
v0x55a1f24f8e20_0 .net *"_s8", 0 0, L_0x55a1f3a9ace0;  1 drivers
v0x55a1f24f0350_0 .net "a", 0 0, L_0x55a1f3a9af70;  1 drivers
v0x55a1f24f0410_0 .net "b", 0 0, L_0x55a1f3a9b130;  1 drivers
v0x55a1f24f62b0_0 .net "ca", 0 0, L_0x55a1f3a9ae60;  1 drivers
v0x55a1f24f6350_0 .net "cin", 0 0, L_0x55a1f3a9b2f0;  1 drivers
v0x55a1f24f5f80_0 .net "sum", 0 0, L_0x55a1f3a9ab40;  1 drivers
S_0x55a1f24f7300 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2521790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24dcf20_0 .net "a", 3 0, L_0x55a1f3a9e1f0;  1 drivers
v0x55a1f24dd020_0 .net "b", 3 0, L_0x55a1f3a9e290;  1 drivers
v0x55a1f24dcb40_0 .net "ca", 3 0, L_0x55a1f3a9e080;  1 drivers
v0x55a1f24dcc00_0 .net "cin", 3 0, L_0x55a1f3a9e380;  1 drivers
v0x55a1f24d9fd0_0 .net "sum", 3 0, L_0x55a1f3a9dfe0;  1 drivers
L_0x55a1f3a9bfa0 .part L_0x55a1f3a9e1f0, 0, 1;
L_0x55a1f3a9c0d0 .part L_0x55a1f3a9e290, 0, 1;
L_0x55a1f3a9c200 .part L_0x55a1f3a9e380, 0, 1;
L_0x55a1f3a9c810 .part L_0x55a1f3a9e1f0, 1, 1;
L_0x55a1f3a9c940 .part L_0x55a1f3a9e290, 1, 1;
L_0x55a1f3a9ca70 .part L_0x55a1f3a9e380, 1, 1;
L_0x55a1f3a9d1b0 .part L_0x55a1f3a9e1f0, 2, 1;
L_0x55a1f3a9d2e0 .part L_0x55a1f3a9e290, 2, 1;
L_0x55a1f3a9d460 .part L_0x55a1f3a9e380, 2, 1;
L_0x55a1f3a9da30 .part L_0x55a1f3a9e1f0, 3, 1;
L_0x55a1f3a9dbf0 .part L_0x55a1f3a9e290, 3, 1;
L_0x55a1f3a9ddb0 .part L_0x55a1f3a9e380, 3, 1;
L_0x55a1f3a9dfe0 .concat8 [ 1 1 1 1], L_0x55a1f3a9ba40, L_0x55a1f3a9c3a0, L_0x55a1f3a9cc50, L_0x55a1f3a9d600;
L_0x55a1f3a9e080 .concat8 [ 1 1 1 1], L_0x55a1f3a9be90, L_0x55a1f3a9c700, L_0x55a1f3a9d0a0, L_0x55a1f3a9d920;
S_0x55a1f24f8730 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24f7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9b4b0 .functor XOR 1, L_0x55a1f3a9bfa0, L_0x55a1f3a9c0d0, C4<0>, C4<0>;
L_0x55a1f3a9ba40 .functor XOR 1, L_0x55a1f3a9b4b0, L_0x55a1f3a9c200, C4<0>, C4<0>;
L_0x55a1f3a9bb00 .functor AND 1, L_0x55a1f3a9bfa0, L_0x55a1f3a9c0d0, C4<1>, C4<1>;
L_0x55a1f3a9bc10 .functor AND 1, L_0x55a1f3a9bfa0, L_0x55a1f3a9c200, C4<1>, C4<1>;
L_0x55a1f3a9bcd0 .functor OR 1, L_0x55a1f3a9bb00, L_0x55a1f3a9bc10, C4<0>, C4<0>;
L_0x55a1f3a9bde0 .functor AND 1, L_0x55a1f3a9c200, L_0x55a1f3a9c0d0, C4<1>, C4<1>;
L_0x55a1f3a9be90 .functor OR 1, L_0x55a1f3a9bcd0, L_0x55a1f3a9bde0, C4<0>, C4<0>;
v0x55a1f24f43b0_0 .net *"_s0", 0 0, L_0x55a1f3a9b4b0;  1 drivers
v0x55a1f24f4450_0 .net *"_s10", 0 0, L_0x55a1f3a9bde0;  1 drivers
v0x55a1f24f57e0_0 .net *"_s4", 0 0, L_0x55a1f3a9bb00;  1 drivers
v0x55a1f24f58d0_0 .net *"_s6", 0 0, L_0x55a1f3a9bc10;  1 drivers
v0x55a1f24f1460_0 .net *"_s8", 0 0, L_0x55a1f3a9bcd0;  1 drivers
v0x55a1f24f2890_0 .net "a", 0 0, L_0x55a1f3a9bfa0;  1 drivers
v0x55a1f24f2950_0 .net "b", 0 0, L_0x55a1f3a9c0d0;  1 drivers
v0x55a1f24ee550_0 .net "ca", 0 0, L_0x55a1f3a9be90;  1 drivers
v0x55a1f24ee5f0_0 .net "cin", 0 0, L_0x55a1f3a9c200;  1 drivers
v0x55a1f24ef8e0_0 .net "sum", 0 0, L_0x55a1f3a9ba40;  1 drivers
S_0x55a1f24e3e20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24f7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9c330 .functor XOR 1, L_0x55a1f3a9c810, L_0x55a1f3a9c940, C4<0>, C4<0>;
L_0x55a1f3a9c3a0 .functor XOR 1, L_0x55a1f3a9c330, L_0x55a1f3a9ca70, C4<0>, C4<0>;
L_0x55a1f3a9c410 .functor AND 1, L_0x55a1f3a9c810, L_0x55a1f3a9c940, C4<1>, C4<1>;
L_0x55a1f3a9c480 .functor AND 1, L_0x55a1f3a9c810, L_0x55a1f3a9ca70, C4<1>, C4<1>;
L_0x55a1f3a9c540 .functor OR 1, L_0x55a1f3a9c410, L_0x55a1f3a9c480, C4<0>, C4<0>;
L_0x55a1f3a9c650 .functor AND 1, L_0x55a1f3a9ca70, L_0x55a1f3a9c940, C4<1>, C4<1>;
L_0x55a1f3a9c700 .functor OR 1, L_0x55a1f3a9c540, L_0x55a1f3a9c650, C4<0>, C4<0>;
v0x55a1f24ec8b0_0 .net *"_s0", 0 0, L_0x55a1f3a9c330;  1 drivers
v0x55a1f24ec990_0 .net *"_s10", 0 0, L_0x55a1f3a9c650;  1 drivers
v0x55a1f24ec4d0_0 .net *"_s4", 0 0, L_0x55a1f3a9c410;  1 drivers
v0x55a1f24ec5a0_0 .net *"_s6", 0 0, L_0x55a1f3a9c480;  1 drivers
v0x55a1f24e3a00_0 .net *"_s8", 0 0, L_0x55a1f3a9c540;  1 drivers
v0x55a1f24e3ae0_0 .net "a", 0 0, L_0x55a1f3a9c810;  1 drivers
v0x55a1f24e9960_0 .net "b", 0 0, L_0x55a1f3a9c940;  1 drivers
v0x55a1f24e9a20_0 .net "ca", 0 0, L_0x55a1f3a9c700;  1 drivers
v0x55a1f24e9580_0 .net "cin", 0 0, L_0x55a1f3a9ca70;  1 drivers
v0x55a1f24e6a10_0 .net "sum", 0 0, L_0x55a1f3a9c3a0;  1 drivers
S_0x55a1f24e6630 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24f7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9cbe0 .functor XOR 1, L_0x55a1f3a9d1b0, L_0x55a1f3a9d2e0, C4<0>, C4<0>;
L_0x55a1f3a9cc50 .functor XOR 1, L_0x55a1f3a9cbe0, L_0x55a1f3a9d460, C4<0>, C4<0>;
L_0x55a1f3a9cd10 .functor AND 1, L_0x55a1f3a9d1b0, L_0x55a1f3a9d2e0, C4<1>, C4<1>;
L_0x55a1f3a9ce20 .functor AND 1, L_0x55a1f3a9d1b0, L_0x55a1f3a9d460, C4<1>, C4<1>;
L_0x55a1f3a9cee0 .functor OR 1, L_0x55a1f3a9cd10, L_0x55a1f3a9ce20, C4<0>, C4<0>;
L_0x55a1f3a9cff0 .functor AND 1, L_0x55a1f3a9d460, L_0x55a1f3a9d2e0, C4<1>, C4<1>;
L_0x55a1f3a9d0a0 .functor OR 1, L_0x55a1f3a9cee0, L_0x55a1f3a9cff0, C4<0>, C4<0>;
v0x55a1f24e3680_0 .net *"_s0", 0 0, L_0x55a1f3a9cbe0;  1 drivers
v0x55a1f24e3740_0 .net *"_s10", 0 0, L_0x55a1f3a9cff0;  1 drivers
v0x55a1f24ea9b0_0 .net *"_s4", 0 0, L_0x55a1f3a9cd10;  1 drivers
v0x55a1f24eaaa0_0 .net *"_s6", 0 0, L_0x55a1f3a9ce20;  1 drivers
v0x55a1f24ebde0_0 .net *"_s8", 0 0, L_0x55a1f3a9cee0;  1 drivers
v0x55a1f24e7a60_0 .net "a", 0 0, L_0x55a1f3a9d1b0;  1 drivers
v0x55a1f24e7b20_0 .net "b", 0 0, L_0x55a1f3a9d2e0;  1 drivers
v0x55a1f24e8e90_0 .net "ca", 0 0, L_0x55a1f3a9d0a0;  1 drivers
v0x55a1f24e8f30_0 .net "cin", 0 0, L_0x55a1f3a9d460;  1 drivers
v0x55a1f24e4bc0_0 .net "sum", 0 0, L_0x55a1f3a9cc50;  1 drivers
S_0x55a1f24e5f40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24f7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9d590 .functor XOR 1, L_0x55a1f3a9da30, L_0x55a1f3a9dbf0, C4<0>, C4<0>;
L_0x55a1f3a9d600 .functor XOR 1, L_0x55a1f3a9d590, L_0x55a1f3a9ddb0, C4<0>, C4<0>;
L_0x55a1f3a9d670 .functor AND 1, L_0x55a1f3a9da30, L_0x55a1f3a9dbf0, C4<1>, C4<1>;
L_0x55a1f3a9d6e0 .functor AND 1, L_0x55a1f3a9da30, L_0x55a1f3a9ddb0, C4<1>, C4<1>;
L_0x55a1f3a9d7a0 .functor OR 1, L_0x55a1f3a9d670, L_0x55a1f3a9d6e0, C4<0>, C4<0>;
L_0x55a1f3a9d8b0 .functor AND 1, L_0x55a1f3a9ddb0, L_0x55a1f3a9dbf0, C4<1>, C4<1>;
L_0x55a1f3a9d920 .functor OR 1, L_0x55a1f3a9d7a0, L_0x55a1f3a9d8b0, C4<0>, C4<0>;
v0x55a1f24e1c00_0 .net *"_s0", 0 0, L_0x55a1f3a9d590;  1 drivers
v0x55a1f24e1ce0_0 .net *"_s10", 0 0, L_0x55a1f3a9d8b0;  1 drivers
v0x55a1f24e2f90_0 .net *"_s4", 0 0, L_0x55a1f3a9d670;  1 drivers
v0x55a1f24e3050_0 .net *"_s6", 0 0, L_0x55a1f3a9d6e0;  1 drivers
v0x55a1f24d73e0_0 .net *"_s8", 0 0, L_0x55a1f3a9d7a0;  1 drivers
v0x55a1f24dfe70_0 .net "a", 0 0, L_0x55a1f3a9da30;  1 drivers
v0x55a1f24dff30_0 .net "b", 0 0, L_0x55a1f3a9dbf0;  1 drivers
v0x55a1f24dfa90_0 .net "ca", 0 0, L_0x55a1f3a9d920;  1 drivers
v0x55a1f24dfb30_0 .net "cin", 0 0, L_0x55a1f3a9ddb0;  1 drivers
v0x55a1f24d7070_0 .net "sum", 0 0, L_0x55a1f3a9d600;  1 drivers
S_0x55a1f24d9bf0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2521790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24bade0_0 .net "a", 3 0, L_0x55a1f3aa0b90;  1 drivers
v0x55a1f24baee0_0 .net "b", 3 0, L_0x55a1f3aa0cc0;  1 drivers
v0x55a1f24c3870_0 .net "ca", 3 0, L_0x55a1f3aa0a20;  1 drivers
v0x55a1f24c3930_0 .net "cin", 3 0, L_0x55a1f3aa0df0;  1 drivers
v0x55a1f24c3490_0 .net "sum", 3 0, L_0x55a1f3aa0980;  1 drivers
L_0x55a1f3a9e940 .part L_0x55a1f3aa0b90, 0, 1;
L_0x55a1f3a9ea70 .part L_0x55a1f3aa0cc0, 0, 1;
L_0x55a1f3a9eba0 .part L_0x55a1f3aa0df0, 0, 1;
L_0x55a1f3a9f1b0 .part L_0x55a1f3aa0b90, 1, 1;
L_0x55a1f3a9f2e0 .part L_0x55a1f3aa0cc0, 1, 1;
L_0x55a1f3a9f410 .part L_0x55a1f3aa0df0, 1, 1;
L_0x55a1f3a9fb50 .part L_0x55a1f3aa0b90, 2, 1;
L_0x55a1f3a9fc80 .part L_0x55a1f3aa0cc0, 2, 1;
L_0x55a1f3a9fe00 .part L_0x55a1f3aa0df0, 2, 1;
L_0x55a1f3aa03d0 .part L_0x55a1f3aa0b90, 3, 1;
L_0x55a1f3aa0590 .part L_0x55a1f3aa0cc0, 3, 1;
L_0x55a1f3aa0750 .part L_0x55a1f3aa0df0, 3, 1;
L_0x55a1f3aa0980 .concat8 [ 1 1 1 1], L_0x55a1f3a9e420, L_0x55a1f3a9ed40, L_0x55a1f3a9f5f0, L_0x55a1f3a9ffa0;
L_0x55a1f3aa0a20 .concat8 [ 1 1 1 1], L_0x55a1f3a9e830, L_0x55a1f3a9f0a0, L_0x55a1f3a9fa40, L_0x55a1f3aa02c0;
S_0x55a1f24d6bb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24d9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9df70 .functor XOR 1, L_0x55a1f3a9e940, L_0x55a1f3a9ea70, C4<0>, C4<0>;
L_0x55a1f3a9e420 .functor XOR 1, L_0x55a1f3a9df70, L_0x55a1f3a9eba0, C4<0>, C4<0>;
L_0x55a1f3a9e4e0 .functor AND 1, L_0x55a1f3a9e940, L_0x55a1f3a9ea70, C4<1>, C4<1>;
L_0x55a1f3a9e5f0 .functor AND 1, L_0x55a1f3a9e940, L_0x55a1f3a9eba0, C4<1>, C4<1>;
L_0x55a1f3a9e6b0 .functor OR 1, L_0x55a1f3a9e4e0, L_0x55a1f3a9e5f0, C4<0>, C4<0>;
L_0x55a1f3a9e7c0 .functor AND 1, L_0x55a1f3a9eba0, L_0x55a1f3a9ea70, C4<1>, C4<1>;
L_0x55a1f3a9e830 .functor OR 1, L_0x55a1f3a9e6b0, L_0x55a1f3a9e7c0, C4<0>, C4<0>;
v0x55a1f24ddf70_0 .net *"_s0", 0 0, L_0x55a1f3a9df70;  1 drivers
v0x55a1f24de010_0 .net *"_s10", 0 0, L_0x55a1f3a9e7c0;  1 drivers
v0x55a1f24df3a0_0 .net *"_s4", 0 0, L_0x55a1f3a9e4e0;  1 drivers
v0x55a1f24df490_0 .net *"_s6", 0 0, L_0x55a1f3a9e5f0;  1 drivers
v0x55a1f24db020_0 .net *"_s8", 0 0, L_0x55a1f3a9e6b0;  1 drivers
v0x55a1f24dc450_0 .net "a", 0 0, L_0x55a1f3a9e940;  1 drivers
v0x55a1f24dc510_0 .net "b", 0 0, L_0x55a1f3a9ea70;  1 drivers
v0x55a1f24d80d0_0 .net "ca", 0 0, L_0x55a1f3a9e830;  1 drivers
v0x55a1f24d8170_0 .net "cin", 0 0, L_0x55a1f3a9eba0;  1 drivers
v0x55a1f24d95b0_0 .net "sum", 0 0, L_0x55a1f3a9e420;  1 drivers
S_0x55a1f24d5090 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24d9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9ecd0 .functor XOR 1, L_0x55a1f3a9f1b0, L_0x55a1f3a9f2e0, C4<0>, C4<0>;
L_0x55a1f3a9ed40 .functor XOR 1, L_0x55a1f3a9ecd0, L_0x55a1f3a9f410, C4<0>, C4<0>;
L_0x55a1f3a9edb0 .functor AND 1, L_0x55a1f3a9f1b0, L_0x55a1f3a9f2e0, C4<1>, C4<1>;
L_0x55a1f3a9ee20 .functor AND 1, L_0x55a1f3a9f1b0, L_0x55a1f3a9f410, C4<1>, C4<1>;
L_0x55a1f3a9eee0 .functor OR 1, L_0x55a1f3a9edb0, L_0x55a1f3a9ee20, C4<0>, C4<0>;
L_0x55a1f3a9eff0 .functor AND 1, L_0x55a1f3a9f410, L_0x55a1f3a9f2e0, C4<1>, C4<1>;
L_0x55a1f3a9f0a0 .functor OR 1, L_0x55a1f3a9eee0, L_0x55a1f3a9eff0, C4<0>, C4<0>;
v0x55a1f24d64c0_0 .net *"_s0", 0 0, L_0x55a1f3a9ecd0;  1 drivers
v0x55a1f24d6580_0 .net *"_s10", 0 0, L_0x55a1f3a9eff0;  1 drivers
v0x55a1f24c4bb0_0 .net *"_s4", 0 0, L_0x55a1f3a9edb0;  1 drivers
v0x55a1f24c4ca0_0 .net *"_s6", 0 0, L_0x55a1f3a9ee20;  1 drivers
v0x55a1f24b8260_0 .net *"_s8", 0 0, L_0x55a1f3a9eee0;  1 drivers
v0x55a1f24c7730_0 .net "a", 0 0, L_0x55a1f3a9f1b0;  1 drivers
v0x55a1f24c77f0_0 .net "b", 0 0, L_0x55a1f3a9f2e0;  1 drivers
v0x55a1f24d01c0_0 .net "ca", 0 0, L_0x55a1f3a9f0a0;  1 drivers
v0x55a1f24d0280_0 .net "cin", 0 0, L_0x55a1f3a9f410;  1 drivers
v0x55a1f24cfe90_0 .net "sum", 0 0, L_0x55a1f3a9ed40;  1 drivers
S_0x55a1f24c7310 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24d9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9f580 .functor XOR 1, L_0x55a1f3a9fb50, L_0x55a1f3a9fc80, C4<0>, C4<0>;
L_0x55a1f3a9f5f0 .functor XOR 1, L_0x55a1f3a9f580, L_0x55a1f3a9fe00, C4<0>, C4<0>;
L_0x55a1f3a9f6b0 .functor AND 1, L_0x55a1f3a9fb50, L_0x55a1f3a9fc80, C4<1>, C4<1>;
L_0x55a1f3a9f7c0 .functor AND 1, L_0x55a1f3a9fb50, L_0x55a1f3a9fe00, C4<1>, C4<1>;
L_0x55a1f3a9f880 .functor OR 1, L_0x55a1f3a9f6b0, L_0x55a1f3a9f7c0, C4<0>, C4<0>;
L_0x55a1f3a9f990 .functor AND 1, L_0x55a1f3a9fe00, L_0x55a1f3a9fc80, C4<1>, C4<1>;
L_0x55a1f3a9fa40 .functor OR 1, L_0x55a1f3a9f880, L_0x55a1f3a9f990, C4<0>, C4<0>;
v0x55a1f24cd270_0 .net *"_s0", 0 0, L_0x55a1f3a9f580;  1 drivers
v0x55a1f24cd330_0 .net *"_s10", 0 0, L_0x55a1f3a9f990;  1 drivers
v0x55a1f24cce90_0 .net *"_s4", 0 0, L_0x55a1f3a9f6b0;  1 drivers
v0x55a1f24ccf80_0 .net *"_s6", 0 0, L_0x55a1f3a9f7c0;  1 drivers
v0x55a1f24ca320_0 .net *"_s8", 0 0, L_0x55a1f3a9f880;  1 drivers
v0x55a1f24c9f40_0 .net "a", 0 0, L_0x55a1f3a9fb50;  1 drivers
v0x55a1f24ca000_0 .net "b", 0 0, L_0x55a1f3a9fc80;  1 drivers
v0x55a1f24c6f90_0 .net "ca", 0 0, L_0x55a1f3a9fa40;  1 drivers
v0x55a1f24c7030_0 .net "cin", 0 0, L_0x55a1f3a9fe00;  1 drivers
v0x55a1f24ce370_0 .net "sum", 0 0, L_0x55a1f3a9f5f0;  1 drivers
S_0x55a1f24cf6f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24d9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3a9ff30 .functor XOR 1, L_0x55a1f3aa03d0, L_0x55a1f3aa0590, C4<0>, C4<0>;
L_0x55a1f3a9ffa0 .functor XOR 1, L_0x55a1f3a9ff30, L_0x55a1f3aa0750, C4<0>, C4<0>;
L_0x55a1f3aa0010 .functor AND 1, L_0x55a1f3aa03d0, L_0x55a1f3aa0590, C4<1>, C4<1>;
L_0x55a1f3aa0080 .functor AND 1, L_0x55a1f3aa03d0, L_0x55a1f3aa0750, C4<1>, C4<1>;
L_0x55a1f3aa0140 .functor OR 1, L_0x55a1f3aa0010, L_0x55a1f3aa0080, C4<0>, C4<0>;
L_0x55a1f3aa0250 .functor AND 1, L_0x55a1f3aa0750, L_0x55a1f3aa0590, C4<1>, C4<1>;
L_0x55a1f3aa02c0 .functor OR 1, L_0x55a1f3aa0140, L_0x55a1f3aa0250, C4<0>, C4<0>;
v0x55a1f24cb370_0 .net *"_s0", 0 0, L_0x55a1f3a9ff30;  1 drivers
v0x55a1f24cb450_0 .net *"_s10", 0 0, L_0x55a1f3aa0250;  1 drivers
v0x55a1f24cc7a0_0 .net *"_s4", 0 0, L_0x55a1f3aa0010;  1 drivers
v0x55a1f24cc860_0 .net *"_s6", 0 0, L_0x55a1f3aa0080;  1 drivers
v0x55a1f24c8420_0 .net *"_s8", 0 0, L_0x55a1f3aa0140;  1 drivers
v0x55a1f24c9850_0 .net "a", 0 0, L_0x55a1f3aa03d0;  1 drivers
v0x55a1f24c9910_0 .net "b", 0 0, L_0x55a1f3aa0590;  1 drivers
v0x55a1f24c5510_0 .net "ca", 0 0, L_0x55a1f3aa02c0;  1 drivers
v0x55a1f24c55b0_0 .net "cin", 0 0, L_0x55a1f3aa0750;  1 drivers
v0x55a1f24c6950_0 .net "sum", 0 0, L_0x55a1f3a9ffa0;  1 drivers
S_0x55a1f24bbad0 .scope module, "a_2" "sixtyBitAdder" 11 9, 12 3 0, S_0x55a1f27dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f370ce80_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1600;  1 drivers
L_0x7fcc609e1648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f370cf80_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1648;  1 drivers
v0x55a1f3709ef0_0 .net "a", 64 0, L_0x55a1f3ace1c0;  1 drivers
v0x55a1f3709fd0_0 .net "b", 64 0, L_0x55a1f3ace260;  1 drivers
v0x55a1f3711240_0 .net "ca", 64 0, L_0x55a1f3acdfe0;  1 drivers
v0x55a1f3712630_0 .net "cin", 64 0, L_0x55a1f3ace460;  1 drivers
v0x55a1f3712710_0 .net "sum", 64 0, L_0x55a1f3acde50;  1 drivers
L_0x55a1f3ab7d40 .part L_0x55a1f3ace1c0, 0, 32;
L_0x55a1f3ab7de0 .part L_0x55a1f3ace260, 0, 32;
L_0x55a1f3ab7e80 .part L_0x55a1f3ace460, 0, 32;
L_0x55a1f3acdb80 .part L_0x55a1f3ace1c0, 32, 32;
L_0x55a1f3acdc70 .part L_0x55a1f3ace260, 32, 32;
L_0x55a1f3acdd60 .part L_0x55a1f3ace460, 32, 32;
L_0x55a1f3acde50 .concat8 [ 32 32 1 0], L_0x55a1f3ab7a70, L_0x55a1f3acd8b0, L_0x7fcc609e1648;
L_0x55a1f3acdfe0 .concat8 [ 1 32 32 0], L_0x7fcc609e1600, L_0x55a1f3ab7bb0, L_0x55a1f3acd9f0;
S_0x55a1f24bcf00 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f24bbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f37de860_0 .net "a", 31 0, L_0x55a1f3ab7d40;  1 drivers
v0x55a1f37de940_0 .net "b", 31 0, L_0x55a1f3ab7de0;  1 drivers
v0x55a1f37dd650_0 .net "ca", 31 0, L_0x55a1f3ab7bb0;  1 drivers
v0x55a1f37dd710_0 .net "cin", 31 0, L_0x55a1f3ab7e80;  1 drivers
v0x55a1f37d1de0_0 .net "sum", 31 0, L_0x55a1f3ab7a70;  1 drivers
L_0x55a1f3aac950 .part L_0x55a1f3ab7d40, 0, 16;
L_0x55a1f3aac9f0 .part L_0x55a1f3ab7de0, 0, 16;
L_0x55a1f3aaca90 .part L_0x55a1f3ab7e80, 0, 16;
L_0x55a1f3ab7760 .part L_0x55a1f3ab7d40, 16, 16;
L_0x55a1f3ab7850 .part L_0x55a1f3ab7de0, 16, 16;
L_0x55a1f3ab7940 .part L_0x55a1f3ab7e80, 16, 16;
L_0x55a1f3ab7a70 .concat8 [ 16 16 0 0], L_0x55a1f3aac650, L_0x55a1f3ab7460;
L_0x55a1f3ab7bb0 .concat8 [ 16 16 0 0], L_0x55a1f3aac6f0, L_0x55a1f3ab7500;
S_0x55a1f24b8bc0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f24bcf00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f245c210_0 .net "a", 15 0, L_0x55a1f3aac950;  1 drivers
v0x55a1f245c2f0_0 .net "b", 15 0, L_0x55a1f3aac9f0;  1 drivers
v0x55a1f2453740_0 .net "ca", 15 0, L_0x55a1f3aac6f0;  1 drivers
v0x55a1f2453800_0 .net "cin", 15 0, L_0x55a1f3aaca90;  1 drivers
v0x55a1f24596a0_0 .net "sum", 15 0, L_0x55a1f3aac650;  1 drivers
L_0x55a1f3aa46e0 .part L_0x55a1f3aac950, 0, 4;
L_0x55a1f3aa4780 .part L_0x55a1f3aac9f0, 0, 4;
L_0x55a1f3aa4820 .part L_0x55a1f3aaca90, 0, 4;
L_0x55a1f3aa6f70 .part L_0x55a1f3aac950, 4, 4;
L_0x55a1f3aa7060 .part L_0x55a1f3aac9f0, 4, 4;
L_0x55a1f3aa7150 .part L_0x55a1f3aaca90, 4, 4;
L_0x55a1f3aa98f0 .part L_0x55a1f3aac950, 8, 4;
L_0x55a1f3aa9990 .part L_0x55a1f3aac9f0, 8, 4;
L_0x55a1f3aa9a80 .part L_0x55a1f3aaca90, 8, 4;
L_0x55a1f3aac250 .part L_0x55a1f3aac950, 12, 4;
L_0x55a1f3aac380 .part L_0x55a1f3aac9f0, 12, 4;
L_0x55a1f3aac4b0 .part L_0x55a1f3aaca90, 12, 4;
L_0x55a1f3aac650 .concat8 [ 4 4 4 4], L_0x55a1f3aa44d0, L_0x55a1f3aa6d60, L_0x55a1f3aa96e0, L_0x55a1f3aac040;
L_0x55a1f3aac6f0 .concat8 [ 4 4 4 4], L_0x55a1f3aa4570, L_0x55a1f3aa6e00, L_0x55a1f3aa9780, L_0x55a1f3aac0e0;
S_0x55a1f24b9f50 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f24b8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24a5690_0 .net "a", 3 0, L_0x55a1f3aa46e0;  1 drivers
v0x55a1f24a5790_0 .net "b", 3 0, L_0x55a1f3aa4780;  1 drivers
v0x55a1f24a6ac0_0 .net "ca", 3 0, L_0x55a1f3aa4570;  1 drivers
v0x55a1f24a6b80_0 .net "cin", 3 0, L_0x55a1f3aa4820;  1 drivers
v0x55a1f24a2740_0 .net "sum", 3 0, L_0x55a1f3aa44d0;  1 drivers
L_0x55a1f3aa24f0 .part L_0x55a1f3aa46e0, 0, 1;
L_0x55a1f3aa2620 .part L_0x55a1f3aa4780, 0, 1;
L_0x55a1f3aa2750 .part L_0x55a1f3aa4820, 0, 1;
L_0x55a1f3aa2d20 .part L_0x55a1f3aa46e0, 1, 1;
L_0x55a1f3aa2e50 .part L_0x55a1f3aa4780, 1, 1;
L_0x55a1f3aa2f80 .part L_0x55a1f3aa4820, 1, 1;
L_0x55a1f3aa3640 .part L_0x55a1f3aa46e0, 2, 1;
L_0x55a1f3aa3770 .part L_0x55a1f3aa4780, 2, 1;
L_0x55a1f3aa38f0 .part L_0x55a1f3aa4820, 2, 1;
L_0x55a1f3aa3ec0 .part L_0x55a1f3aa46e0, 3, 1;
L_0x55a1f3aa40e0 .part L_0x55a1f3aa4780, 3, 1;
L_0x55a1f3aa42a0 .part L_0x55a1f3aa4820, 3, 1;
L_0x55a1f3aa44d0 .concat8 [ 1 1 1 1], L_0x55a1f3aa0910, L_0x55a1f3aa28f0, L_0x55a1f3aa3120, L_0x55a1f3aa3a90;
L_0x55a1f3aa4570 .concat8 [ 1 1 1 1], L_0x55a1f3aa23e0, L_0x55a1f3aa2c10, L_0x55a1f3aa3530, L_0x55a1f3aa3db0;
S_0x55a1f24ae490 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa0f20 .functor XOR 1, L_0x55a1f3aa24f0, L_0x55a1f3aa2620, C4<0>, C4<0>;
L_0x55a1f3aa0910 .functor XOR 1, L_0x55a1f3aa0f20, L_0x55a1f3aa2750, C4<0>, C4<0>;
L_0x55a1f3aa2090 .functor AND 1, L_0x55a1f3aa24f0, L_0x55a1f3aa2620, C4<1>, C4<1>;
L_0x55a1f3aa21a0 .functor AND 1, L_0x55a1f3aa24f0, L_0x55a1f3aa2750, C4<1>, C4<1>;
L_0x55a1f3aa2260 .functor OR 1, L_0x55a1f3aa2090, L_0x55a1f3aa21a0, C4<0>, C4<0>;
L_0x55a1f3aa2370 .functor AND 1, L_0x55a1f3aa2750, L_0x55a1f3aa2620, C4<1>, C4<1>;
L_0x55a1f3aa23e0 .functor OR 1, L_0x55a1f3aa2260, L_0x55a1f3aa2370, C4<0>, C4<0>;
v0x55a1f24b6f20_0 .net *"_s0", 0 0, L_0x55a1f3aa0f20;  1 drivers
v0x55a1f24b6fc0_0 .net *"_s10", 0 0, L_0x55a1f3aa2370;  1 drivers
v0x55a1f24b6b40_0 .net *"_s4", 0 0, L_0x55a1f3aa2090;  1 drivers
v0x55a1f24b6c10_0 .net *"_s6", 0 0, L_0x55a1f3aa21a0;  1 drivers
v0x55a1f24ae070_0 .net *"_s8", 0 0, L_0x55a1f3aa2260;  1 drivers
v0x55a1f24b3fd0_0 .net "a", 0 0, L_0x55a1f3aa24f0;  1 drivers
v0x55a1f24b4090_0 .net "b", 0 0, L_0x55a1f3aa2620;  1 drivers
v0x55a1f24b3bf0_0 .net "ca", 0 0, L_0x55a1f3aa23e0;  1 drivers
v0x55a1f24b3c90_0 .net "cin", 0 0, L_0x55a1f3aa2750;  1 drivers
v0x55a1f24b1130_0 .net "sum", 0 0, L_0x55a1f3aa0910;  1 drivers
S_0x55a1f24b0ca0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa2880 .functor XOR 1, L_0x55a1f3aa2d20, L_0x55a1f3aa2e50, C4<0>, C4<0>;
L_0x55a1f3aa28f0 .functor XOR 1, L_0x55a1f3aa2880, L_0x55a1f3aa2f80, C4<0>, C4<0>;
L_0x55a1f3aa2960 .functor AND 1, L_0x55a1f3aa2d20, L_0x55a1f3aa2e50, C4<1>, C4<1>;
L_0x55a1f3aa29d0 .functor AND 1, L_0x55a1f3aa2d20, L_0x55a1f3aa2f80, C4<1>, C4<1>;
L_0x55a1f3aa2a90 .functor OR 1, L_0x55a1f3aa2960, L_0x55a1f3aa29d0, C4<0>, C4<0>;
L_0x55a1f3aa2ba0 .functor AND 1, L_0x55a1f3aa2f80, L_0x55a1f3aa2e50, C4<1>, C4<1>;
L_0x55a1f3aa2c10 .functor OR 1, L_0x55a1f3aa2a90, L_0x55a1f3aa2ba0, C4<0>, C4<0>;
v0x55a1f24adcf0_0 .net *"_s0", 0 0, L_0x55a1f3aa2880;  1 drivers
v0x55a1f24addb0_0 .net *"_s10", 0 0, L_0x55a1f3aa2ba0;  1 drivers
v0x55a1f24b5020_0 .net *"_s4", 0 0, L_0x55a1f3aa2960;  1 drivers
v0x55a1f24b5110_0 .net *"_s6", 0 0, L_0x55a1f3aa29d0;  1 drivers
v0x55a1f24b6450_0 .net *"_s8", 0 0, L_0x55a1f3aa2a90;  1 drivers
v0x55a1f24b20d0_0 .net "a", 0 0, L_0x55a1f3aa2d20;  1 drivers
v0x55a1f24b2190_0 .net "b", 0 0, L_0x55a1f3aa2e50;  1 drivers
v0x55a1f24b3500_0 .net "ca", 0 0, L_0x55a1f3aa2c10;  1 drivers
v0x55a1f24b35a0_0 .net "cin", 0 0, L_0x55a1f3aa2f80;  1 drivers
v0x55a1f24af180_0 .net "sum", 0 0, L_0x55a1f3aa28f0;  1 drivers
S_0x55a1f24b05b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa30b0 .functor XOR 1, L_0x55a1f3aa3640, L_0x55a1f3aa3770, C4<0>, C4<0>;
L_0x55a1f3aa3120 .functor XOR 1, L_0x55a1f3aa30b0, L_0x55a1f3aa38f0, C4<0>, C4<0>;
L_0x55a1f3aa31e0 .functor AND 1, L_0x55a1f3aa3640, L_0x55a1f3aa3770, C4<1>, C4<1>;
L_0x55a1f3aa32f0 .functor AND 1, L_0x55a1f3aa3640, L_0x55a1f3aa38f0, C4<1>, C4<1>;
L_0x55a1f3aa33b0 .functor OR 1, L_0x55a1f3aa31e0, L_0x55a1f3aa32f0, C4<0>, C4<0>;
L_0x55a1f3aa34c0 .functor AND 1, L_0x55a1f3aa38f0, L_0x55a1f3aa3770, C4<1>, C4<1>;
L_0x55a1f3aa3530 .functor OR 1, L_0x55a1f3aa33b0, L_0x55a1f3aa34c0, C4<0>, C4<0>;
v0x55a1f24ac270_0 .net *"_s0", 0 0, L_0x55a1f3aa30b0;  1 drivers
v0x55a1f24ac330_0 .net *"_s10", 0 0, L_0x55a1f3aa34c0;  1 drivers
v0x55a1f24ad600_0 .net *"_s4", 0 0, L_0x55a1f3aa31e0;  1 drivers
v0x55a1f24ad6f0_0 .net *"_s6", 0 0, L_0x55a1f3aa32f0;  1 drivers
v0x55a1f24a1a50_0 .net *"_s8", 0 0, L_0x55a1f3aa33b0;  1 drivers
v0x55a1f24aa4e0_0 .net "a", 0 0, L_0x55a1f3aa3640;  1 drivers
v0x55a1f24aa5a0_0 .net "b", 0 0, L_0x55a1f3aa3770;  1 drivers
v0x55a1f24aa100_0 .net "ca", 0 0, L_0x55a1f3aa3530;  1 drivers
v0x55a1f24aa1a0_0 .net "cin", 0 0, L_0x55a1f3aa38f0;  1 drivers
v0x55a1f24a16e0_0 .net "sum", 0 0, L_0x55a1f3aa3120;  1 drivers
S_0x55a1f24a7590 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24b9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa3a20 .functor XOR 1, L_0x55a1f3aa3ec0, L_0x55a1f3aa40e0, C4<0>, C4<0>;
L_0x55a1f3aa3a90 .functor XOR 1, L_0x55a1f3aa3a20, L_0x55a1f3aa42a0, C4<0>, C4<0>;
L_0x55a1f3aa3b00 .functor AND 1, L_0x55a1f3aa3ec0, L_0x55a1f3aa40e0, C4<1>, C4<1>;
L_0x55a1f3aa3b70 .functor AND 1, L_0x55a1f3aa3ec0, L_0x55a1f3aa42a0, C4<1>, C4<1>;
L_0x55a1f3aa3c30 .functor OR 1, L_0x55a1f3aa3b00, L_0x55a1f3aa3b70, C4<0>, C4<0>;
L_0x55a1f3aa3d40 .functor AND 1, L_0x55a1f3aa42a0, L_0x55a1f3aa40e0, C4<1>, C4<1>;
L_0x55a1f3aa3db0 .functor OR 1, L_0x55a1f3aa3c30, L_0x55a1f3aa3d40, C4<0>, C4<0>;
v0x55a1f24a71b0_0 .net *"_s0", 0 0, L_0x55a1f3aa3a20;  1 drivers
v0x55a1f24a7270_0 .net *"_s10", 0 0, L_0x55a1f3aa3d40;  1 drivers
v0x55a1f24a4640_0 .net *"_s4", 0 0, L_0x55a1f3aa3b00;  1 drivers
v0x55a1f24a4730_0 .net *"_s6", 0 0, L_0x55a1f3aa3b70;  1 drivers
v0x55a1f24a4260_0 .net *"_s8", 0 0, L_0x55a1f3aa3c30;  1 drivers
v0x55a1f24a12b0_0 .net "a", 0 0, L_0x55a1f3aa3ec0;  1 drivers
v0x55a1f24a1370_0 .net "b", 0 0, L_0x55a1f3aa40e0;  1 drivers
v0x55a1f24a85e0_0 .net "ca", 0 0, L_0x55a1f3aa3db0;  1 drivers
v0x55a1f24a86a0_0 .net "cin", 0 0, L_0x55a1f3aa42a0;  1 drivers
v0x55a1f24a9ac0_0 .net "sum", 0 0, L_0x55a1f3aa3a90;  1 drivers
S_0x55a1f24a3b70 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f24b8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f248a790_0 .net "a", 3 0, L_0x55a1f3aa6f70;  1 drivers
v0x55a1f248a890_0 .net "b", 3 0, L_0x55a1f3aa7060;  1 drivers
v0x55a1f248a3b0_0 .net "ca", 3 0, L_0x55a1f3aa6e00;  1 drivers
v0x55a1f248a470_0 .net "cin", 3 0, L_0x55a1f3aa7150;  1 drivers
v0x55a1f2487400_0 .net "sum", 3 0, L_0x55a1f3aa6d60;  1 drivers
L_0x55a1f3aa4de0 .part L_0x55a1f3aa6f70, 0, 1;
L_0x55a1f3aa4f10 .part L_0x55a1f3aa7060, 0, 1;
L_0x55a1f3aa5040 .part L_0x55a1f3aa7150, 0, 1;
L_0x55a1f3aa5610 .part L_0x55a1f3aa6f70, 1, 1;
L_0x55a1f3aa5740 .part L_0x55a1f3aa7060, 1, 1;
L_0x55a1f3aa5870 .part L_0x55a1f3aa7150, 1, 1;
L_0x55a1f3aa5f30 .part L_0x55a1f3aa6f70, 2, 1;
L_0x55a1f3aa6060 .part L_0x55a1f3aa7060, 2, 1;
L_0x55a1f3aa61e0 .part L_0x55a1f3aa7150, 2, 1;
L_0x55a1f3aa67b0 .part L_0x55a1f3aa6f70, 3, 1;
L_0x55a1f3aa6970 .part L_0x55a1f3aa7060, 3, 1;
L_0x55a1f3aa6b30 .part L_0x55a1f3aa7150, 3, 1;
L_0x55a1f3aa6d60 .concat8 [ 1 1 1 1], L_0x55a1f3aa48c0, L_0x55a1f3aa51e0, L_0x55a1f3aa5a10, L_0x55a1f3aa6380;
L_0x55a1f3aa6e00 .concat8 [ 1 1 1 1], L_0x55a1f3aa4cd0, L_0x55a1f3aa5500, L_0x55a1f3aa5e20, L_0x55a1f3aa66a0;
S_0x55a1f249f830 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24a3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa4460 .functor XOR 1, L_0x55a1f3aa4de0, L_0x55a1f3aa4f10, C4<0>, C4<0>;
L_0x55a1f3aa48c0 .functor XOR 1, L_0x55a1f3aa4460, L_0x55a1f3aa5040, C4<0>, C4<0>;
L_0x55a1f3aa4980 .functor AND 1, L_0x55a1f3aa4de0, L_0x55a1f3aa4f10, C4<1>, C4<1>;
L_0x55a1f3aa4a90 .functor AND 1, L_0x55a1f3aa4de0, L_0x55a1f3aa5040, C4<1>, C4<1>;
L_0x55a1f3aa4b50 .functor OR 1, L_0x55a1f3aa4980, L_0x55a1f3aa4a90, C4<0>, C4<0>;
L_0x55a1f3aa4c60 .functor AND 1, L_0x55a1f3aa5040, L_0x55a1f3aa4f10, C4<1>, C4<1>;
L_0x55a1f3aa4cd0 .functor OR 1, L_0x55a1f3aa4b50, L_0x55a1f3aa4c60, C4<0>, C4<0>;
v0x55a1f24a0bc0_0 .net *"_s0", 0 0, L_0x55a1f3aa4460;  1 drivers
v0x55a1f24a0c60_0 .net *"_s10", 0 0, L_0x55a1f3aa4c60;  1 drivers
v0x55a1f249e2c0_0 .net *"_s4", 0 0, L_0x55a1f3aa4980;  1 drivers
v0x55a1f249e390_0 .net *"_s6", 0 0, L_0x55a1f3aa4a90;  1 drivers
v0x55a1f2491970_0 .net *"_s8", 0 0, L_0x55a1f3aa4b50;  1 drivers
v0x55a1f2485020_0 .net "a", 0 0, L_0x55a1f3aa4de0;  1 drivers
v0x55a1f24850e0_0 .net "b", 0 0, L_0x55a1f3aa4f10;  1 drivers
v0x55a1f24944f0_0 .net "ca", 0 0, L_0x55a1f3aa4cd0;  1 drivers
v0x55a1f2494590_0 .net "cin", 0 0, L_0x55a1f3aa5040;  1 drivers
v0x55a1f249cf80_0 .net "sum", 0 0, L_0x55a1f3aa48c0;  1 drivers
S_0x55a1f249cba0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24a3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa5170 .functor XOR 1, L_0x55a1f3aa5610, L_0x55a1f3aa5740, C4<0>, C4<0>;
L_0x55a1f3aa51e0 .functor XOR 1, L_0x55a1f3aa5170, L_0x55a1f3aa5870, C4<0>, C4<0>;
L_0x55a1f3aa5250 .functor AND 1, L_0x55a1f3aa5610, L_0x55a1f3aa5740, C4<1>, C4<1>;
L_0x55a1f3aa52c0 .functor AND 1, L_0x55a1f3aa5610, L_0x55a1f3aa5870, C4<1>, C4<1>;
L_0x55a1f3aa5380 .functor OR 1, L_0x55a1f3aa5250, L_0x55a1f3aa52c0, C4<0>, C4<0>;
L_0x55a1f3aa5490 .functor AND 1, L_0x55a1f3aa5870, L_0x55a1f3aa5740, C4<1>, C4<1>;
L_0x55a1f3aa5500 .functor OR 1, L_0x55a1f3aa5380, L_0x55a1f3aa5490, C4<0>, C4<0>;
v0x55a1f24940d0_0 .net *"_s0", 0 0, L_0x55a1f3aa5170;  1 drivers
v0x55a1f24941b0_0 .net *"_s10", 0 0, L_0x55a1f3aa5490;  1 drivers
v0x55a1f249a030_0 .net *"_s4", 0 0, L_0x55a1f3aa5250;  1 drivers
v0x55a1f249a100_0 .net *"_s6", 0 0, L_0x55a1f3aa52c0;  1 drivers
v0x55a1f2499c50_0 .net *"_s8", 0 0, L_0x55a1f3aa5380;  1 drivers
v0x55a1f24970e0_0 .net "a", 0 0, L_0x55a1f3aa5610;  1 drivers
v0x55a1f24971a0_0 .net "b", 0 0, L_0x55a1f3aa5740;  1 drivers
v0x55a1f2496d00_0 .net "ca", 0 0, L_0x55a1f3aa5500;  1 drivers
v0x55a1f2496da0_0 .net "cin", 0 0, L_0x55a1f3aa5870;  1 drivers
v0x55a1f2493d50_0 .net "sum", 0 0, L_0x55a1f3aa51e0;  1 drivers
S_0x55a1f249b080 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24a3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa59a0 .functor XOR 1, L_0x55a1f3aa5f30, L_0x55a1f3aa6060, C4<0>, C4<0>;
L_0x55a1f3aa5a10 .functor XOR 1, L_0x55a1f3aa59a0, L_0x55a1f3aa61e0, C4<0>, C4<0>;
L_0x55a1f3aa5ad0 .functor AND 1, L_0x55a1f3aa5f30, L_0x55a1f3aa6060, C4<1>, C4<1>;
L_0x55a1f3aa5be0 .functor AND 1, L_0x55a1f3aa5f30, L_0x55a1f3aa61e0, C4<1>, C4<1>;
L_0x55a1f3aa5ca0 .functor OR 1, L_0x55a1f3aa5ad0, L_0x55a1f3aa5be0, C4<0>, C4<0>;
L_0x55a1f3aa5db0 .functor AND 1, L_0x55a1f3aa61e0, L_0x55a1f3aa6060, C4<1>, C4<1>;
L_0x55a1f3aa5e20 .functor OR 1, L_0x55a1f3aa5ca0, L_0x55a1f3aa5db0, C4<0>, C4<0>;
v0x55a1f249c4b0_0 .net *"_s0", 0 0, L_0x55a1f3aa59a0;  1 drivers
v0x55a1f249c570_0 .net *"_s10", 0 0, L_0x55a1f3aa5db0;  1 drivers
v0x55a1f2498130_0 .net *"_s4", 0 0, L_0x55a1f3aa5ad0;  1 drivers
v0x55a1f2498220_0 .net *"_s6", 0 0, L_0x55a1f3aa5be0;  1 drivers
v0x55a1f2499560_0 .net *"_s8", 0 0, L_0x55a1f3aa5ca0;  1 drivers
v0x55a1f24951e0_0 .net "a", 0 0, L_0x55a1f3aa5f30;  1 drivers
v0x55a1f24952a0_0 .net "b", 0 0, L_0x55a1f3aa6060;  1 drivers
v0x55a1f2496610_0 .net "ca", 0 0, L_0x55a1f3aa5e20;  1 drivers
v0x55a1f24966b0_0 .net "cin", 0 0, L_0x55a1f3aa61e0;  1 drivers
v0x55a1f2492380_0 .net "sum", 0 0, L_0x55a1f3aa5a10;  1 drivers
S_0x55a1f2493660 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24a3b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa6310 .functor XOR 1, L_0x55a1f3aa67b0, L_0x55a1f3aa6970, C4<0>, C4<0>;
L_0x55a1f3aa6380 .functor XOR 1, L_0x55a1f3aa6310, L_0x55a1f3aa6b30, C4<0>, C4<0>;
L_0x55a1f3aa63f0 .functor AND 1, L_0x55a1f3aa67b0, L_0x55a1f3aa6970, C4<1>, C4<1>;
L_0x55a1f3aa6460 .functor AND 1, L_0x55a1f3aa67b0, L_0x55a1f3aa6b30, C4<1>, C4<1>;
L_0x55a1f3aa6520 .functor OR 1, L_0x55a1f3aa63f0, L_0x55a1f3aa6460, C4<0>, C4<0>;
L_0x55a1f3aa6630 .functor AND 1, L_0x55a1f3aa6b30, L_0x55a1f3aa6970, C4<1>, C4<1>;
L_0x55a1f3aa66a0 .functor OR 1, L_0x55a1f3aa6520, L_0x55a1f3aa6630, C4<0>, C4<0>;
v0x55a1f2487ba0_0 .net *"_s0", 0 0, L_0x55a1f3aa6310;  1 drivers
v0x55a1f2487c60_0 .net *"_s10", 0 0, L_0x55a1f3aa6630;  1 drivers
v0x55a1f2490630_0 .net *"_s4", 0 0, L_0x55a1f3aa63f0;  1 drivers
v0x55a1f2490720_0 .net *"_s6", 0 0, L_0x55a1f3aa6460;  1 drivers
v0x55a1f2490250_0 .net *"_s8", 0 0, L_0x55a1f3aa6520;  1 drivers
v0x55a1f2487780_0 .net "a", 0 0, L_0x55a1f3aa67b0;  1 drivers
v0x55a1f2487840_0 .net "b", 0 0, L_0x55a1f3aa6970;  1 drivers
v0x55a1f248d6e0_0 .net "ca", 0 0, L_0x55a1f3aa66a0;  1 drivers
v0x55a1f248d7a0_0 .net "cin", 0 0, L_0x55a1f3aa6b30;  1 drivers
v0x55a1f248d3b0_0 .net "sum", 0 0, L_0x55a1f3aa6380;  1 drivers
S_0x55a1f248e730 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f24b8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2474350_0 .net "a", 3 0, L_0x55a1f3aa98f0;  1 drivers
v0x55a1f2474450_0 .net "b", 3 0, L_0x55a1f3aa9990;  1 drivers
v0x55a1f2473f70_0 .net "ca", 3 0, L_0x55a1f3aa9780;  1 drivers
v0x55a1f2474030_0 .net "cin", 3 0, L_0x55a1f3aa9a80;  1 drivers
v0x55a1f2471400_0 .net "sum", 3 0, L_0x55a1f3aa96e0;  1 drivers
L_0x55a1f3aa7760 .part L_0x55a1f3aa98f0, 0, 1;
L_0x55a1f3aa7890 .part L_0x55a1f3aa9990, 0, 1;
L_0x55a1f3aa79c0 .part L_0x55a1f3aa9a80, 0, 1;
L_0x55a1f3aa7f90 .part L_0x55a1f3aa98f0, 1, 1;
L_0x55a1f3aa80c0 .part L_0x55a1f3aa9990, 1, 1;
L_0x55a1f3aa81f0 .part L_0x55a1f3aa9a80, 1, 1;
L_0x55a1f3aa88b0 .part L_0x55a1f3aa98f0, 2, 1;
L_0x55a1f3aa89e0 .part L_0x55a1f3aa9990, 2, 1;
L_0x55a1f3aa8b60 .part L_0x55a1f3aa9a80, 2, 1;
L_0x55a1f3aa9130 .part L_0x55a1f3aa98f0, 3, 1;
L_0x55a1f3aa92f0 .part L_0x55a1f3aa9990, 3, 1;
L_0x55a1f3aa94b0 .part L_0x55a1f3aa9a80, 3, 1;
L_0x55a1f3aa96e0 .concat8 [ 1 1 1 1], L_0x55a1f3aa7240, L_0x55a1f3aa7b60, L_0x55a1f3aa8390, L_0x55a1f3aa8d00;
L_0x55a1f3aa9780 .concat8 [ 1 1 1 1], L_0x55a1f3aa7650, L_0x55a1f3aa7e80, L_0x55a1f3aa87a0, L_0x55a1f3aa9020;
S_0x55a1f248fb60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f248e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa6cf0 .functor XOR 1, L_0x55a1f3aa7760, L_0x55a1f3aa7890, C4<0>, C4<0>;
L_0x55a1f3aa7240 .functor XOR 1, L_0x55a1f3aa6cf0, L_0x55a1f3aa79c0, C4<0>, C4<0>;
L_0x55a1f3aa7300 .functor AND 1, L_0x55a1f3aa7760, L_0x55a1f3aa7890, C4<1>, C4<1>;
L_0x55a1f3aa7410 .functor AND 1, L_0x55a1f3aa7760, L_0x55a1f3aa79c0, C4<1>, C4<1>;
L_0x55a1f3aa74d0 .functor OR 1, L_0x55a1f3aa7300, L_0x55a1f3aa7410, C4<0>, C4<0>;
L_0x55a1f3aa75e0 .functor AND 1, L_0x55a1f3aa79c0, L_0x55a1f3aa7890, C4<1>, C4<1>;
L_0x55a1f3aa7650 .functor OR 1, L_0x55a1f3aa74d0, L_0x55a1f3aa75e0, C4<0>, C4<0>;
v0x55a1f248b7e0_0 .net *"_s0", 0 0, L_0x55a1f3aa6cf0;  1 drivers
v0x55a1f248b880_0 .net *"_s10", 0 0, L_0x55a1f3aa75e0;  1 drivers
v0x55a1f248cc10_0 .net *"_s4", 0 0, L_0x55a1f3aa7300;  1 drivers
v0x55a1f248cd00_0 .net *"_s6", 0 0, L_0x55a1f3aa7410;  1 drivers
v0x55a1f2488890_0 .net *"_s8", 0 0, L_0x55a1f3aa74d0;  1 drivers
v0x55a1f2489cc0_0 .net "a", 0 0, L_0x55a1f3aa7760;  1 drivers
v0x55a1f2489d80_0 .net "b", 0 0, L_0x55a1f3aa7890;  1 drivers
v0x55a1f2485980_0 .net "ca", 0 0, L_0x55a1f3aa7650;  1 drivers
v0x55a1f2485a20_0 .net "cin", 0 0, L_0x55a1f3aa79c0;  1 drivers
v0x55a1f2486dc0_0 .net "sum", 0 0, L_0x55a1f3aa7240;  1 drivers
S_0x55a1f247b250 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f248e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa7af0 .functor XOR 1, L_0x55a1f3aa7f90, L_0x55a1f3aa80c0, C4<0>, C4<0>;
L_0x55a1f3aa7b60 .functor XOR 1, L_0x55a1f3aa7af0, L_0x55a1f3aa81f0, C4<0>, C4<0>;
L_0x55a1f3aa7bd0 .functor AND 1, L_0x55a1f3aa7f90, L_0x55a1f3aa80c0, C4<1>, C4<1>;
L_0x55a1f3aa7c40 .functor AND 1, L_0x55a1f3aa7f90, L_0x55a1f3aa81f0, C4<1>, C4<1>;
L_0x55a1f3aa7d00 .functor OR 1, L_0x55a1f3aa7bd0, L_0x55a1f3aa7c40, C4<0>, C4<0>;
L_0x55a1f3aa7e10 .functor AND 1, L_0x55a1f3aa81f0, L_0x55a1f3aa80c0, C4<1>, C4<1>;
L_0x55a1f3aa7e80 .functor OR 1, L_0x55a1f3aa7d00, L_0x55a1f3aa7e10, C4<0>, C4<0>;
v0x55a1f2483ce0_0 .net *"_s0", 0 0, L_0x55a1f3aa7af0;  1 drivers
v0x55a1f2483da0_0 .net *"_s10", 0 0, L_0x55a1f3aa7e10;  1 drivers
v0x55a1f2483900_0 .net *"_s4", 0 0, L_0x55a1f3aa7bd0;  1 drivers
v0x55a1f24839f0_0 .net *"_s6", 0 0, L_0x55a1f3aa7c40;  1 drivers
v0x55a1f247ae30_0 .net *"_s8", 0 0, L_0x55a1f3aa7d00;  1 drivers
v0x55a1f2480d90_0 .net "a", 0 0, L_0x55a1f3aa7f90;  1 drivers
v0x55a1f2480e50_0 .net "b", 0 0, L_0x55a1f3aa80c0;  1 drivers
v0x55a1f24809b0_0 .net "ca", 0 0, L_0x55a1f3aa7e80;  1 drivers
v0x55a1f2480a70_0 .net "cin", 0 0, L_0x55a1f3aa81f0;  1 drivers
v0x55a1f247def0_0 .net "sum", 0 0, L_0x55a1f3aa7b60;  1 drivers
S_0x55a1f247da60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f248e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa8320 .functor XOR 1, L_0x55a1f3aa88b0, L_0x55a1f3aa89e0, C4<0>, C4<0>;
L_0x55a1f3aa8390 .functor XOR 1, L_0x55a1f3aa8320, L_0x55a1f3aa8b60, C4<0>, C4<0>;
L_0x55a1f3aa8450 .functor AND 1, L_0x55a1f3aa88b0, L_0x55a1f3aa89e0, C4<1>, C4<1>;
L_0x55a1f3aa8560 .functor AND 1, L_0x55a1f3aa88b0, L_0x55a1f3aa8b60, C4<1>, C4<1>;
L_0x55a1f3aa8620 .functor OR 1, L_0x55a1f3aa8450, L_0x55a1f3aa8560, C4<0>, C4<0>;
L_0x55a1f3aa8730 .functor AND 1, L_0x55a1f3aa8b60, L_0x55a1f3aa89e0, C4<1>, C4<1>;
L_0x55a1f3aa87a0 .functor OR 1, L_0x55a1f3aa8620, L_0x55a1f3aa8730, C4<0>, C4<0>;
v0x55a1f247aab0_0 .net *"_s0", 0 0, L_0x55a1f3aa8320;  1 drivers
v0x55a1f247ab70_0 .net *"_s10", 0 0, L_0x55a1f3aa8730;  1 drivers
v0x55a1f2481de0_0 .net *"_s4", 0 0, L_0x55a1f3aa8450;  1 drivers
v0x55a1f2481ed0_0 .net *"_s6", 0 0, L_0x55a1f3aa8560;  1 drivers
v0x55a1f2483210_0 .net *"_s8", 0 0, L_0x55a1f3aa8620;  1 drivers
v0x55a1f247ee90_0 .net "a", 0 0, L_0x55a1f3aa88b0;  1 drivers
v0x55a1f247ef50_0 .net "b", 0 0, L_0x55a1f3aa89e0;  1 drivers
v0x55a1f24802c0_0 .net "ca", 0 0, L_0x55a1f3aa87a0;  1 drivers
v0x55a1f2480360_0 .net "cin", 0 0, L_0x55a1f3aa8b60;  1 drivers
v0x55a1f247bff0_0 .net "sum", 0 0, L_0x55a1f3aa8390;  1 drivers
S_0x55a1f247d370 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f248e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa8c90 .functor XOR 1, L_0x55a1f3aa9130, L_0x55a1f3aa92f0, C4<0>, C4<0>;
L_0x55a1f3aa8d00 .functor XOR 1, L_0x55a1f3aa8c90, L_0x55a1f3aa94b0, C4<0>, C4<0>;
L_0x55a1f3aa8d70 .functor AND 1, L_0x55a1f3aa9130, L_0x55a1f3aa92f0, C4<1>, C4<1>;
L_0x55a1f3aa8de0 .functor AND 1, L_0x55a1f3aa9130, L_0x55a1f3aa94b0, C4<1>, C4<1>;
L_0x55a1f3aa8ea0 .functor OR 1, L_0x55a1f3aa8d70, L_0x55a1f3aa8de0, C4<0>, C4<0>;
L_0x55a1f3aa8fb0 .functor AND 1, L_0x55a1f3aa94b0, L_0x55a1f3aa92f0, C4<1>, C4<1>;
L_0x55a1f3aa9020 .functor OR 1, L_0x55a1f3aa8ea0, L_0x55a1f3aa8fb0, C4<0>, C4<0>;
v0x55a1f2479030_0 .net *"_s0", 0 0, L_0x55a1f3aa8c90;  1 drivers
v0x55a1f2479110_0 .net *"_s10", 0 0, L_0x55a1f3aa8fb0;  1 drivers
v0x55a1f247a3c0_0 .net *"_s4", 0 0, L_0x55a1f3aa8d70;  1 drivers
v0x55a1f247a480_0 .net *"_s6", 0 0, L_0x55a1f3aa8de0;  1 drivers
v0x55a1f246e810_0 .net *"_s8", 0 0, L_0x55a1f3aa8ea0;  1 drivers
v0x55a1f24772a0_0 .net "a", 0 0, L_0x55a1f3aa9130;  1 drivers
v0x55a1f2477360_0 .net "b", 0 0, L_0x55a1f3aa92f0;  1 drivers
v0x55a1f2476ec0_0 .net "ca", 0 0, L_0x55a1f3aa9020;  1 drivers
v0x55a1f2476f60_0 .net "cin", 0 0, L_0x55a1f3aa94b0;  1 drivers
v0x55a1f246e4a0_0 .net "sum", 0 0, L_0x55a1f3aa8d00;  1 drivers
S_0x55a1f2471020 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f24b8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f245f620_0 .net "a", 3 0, L_0x55a1f3aac250;  1 drivers
v0x55a1f245f720_0 .net "b", 3 0, L_0x55a1f3aac380;  1 drivers
v0x55a1f2453b60_0 .net "ca", 3 0, L_0x55a1f3aac0e0;  1 drivers
v0x55a1f2453c20_0 .net "cin", 3 0, L_0x55a1f3aac4b0;  1 drivers
v0x55a1f245c5f0_0 .net "sum", 3 0, L_0x55a1f3aac040;  1 drivers
L_0x55a1f3aaa040 .part L_0x55a1f3aac250, 0, 1;
L_0x55a1f3aaa170 .part L_0x55a1f3aac380, 0, 1;
L_0x55a1f3aaa2a0 .part L_0x55a1f3aac4b0, 0, 1;
L_0x55a1f3aaa870 .part L_0x55a1f3aac250, 1, 1;
L_0x55a1f3aaa9a0 .part L_0x55a1f3aac380, 1, 1;
L_0x55a1f3aaaad0 .part L_0x55a1f3aac4b0, 1, 1;
L_0x55a1f3aab210 .part L_0x55a1f3aac250, 2, 1;
L_0x55a1f3aab340 .part L_0x55a1f3aac380, 2, 1;
L_0x55a1f3aab4c0 .part L_0x55a1f3aac4b0, 2, 1;
L_0x55a1f3aaba90 .part L_0x55a1f3aac250, 3, 1;
L_0x55a1f3aabc50 .part L_0x55a1f3aac380, 3, 1;
L_0x55a1f3aabe10 .part L_0x55a1f3aac4b0, 3, 1;
L_0x55a1f3aac040 .concat8 [ 1 1 1 1], L_0x55a1f3aa9b20, L_0x55a1f3aaa440, L_0x55a1f3aaacb0, L_0x55a1f3aab660;
L_0x55a1f3aac0e0 .concat8 [ 1 1 1 1], L_0x55a1f3aa9f30, L_0x55a1f3aaa760, L_0x55a1f3aab100, L_0x55a1f3aab980;
S_0x55a1f246e070 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2471020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aa9670 .functor XOR 1, L_0x55a1f3aaa040, L_0x55a1f3aaa170, C4<0>, C4<0>;
L_0x55a1f3aa9b20 .functor XOR 1, L_0x55a1f3aa9670, L_0x55a1f3aaa2a0, C4<0>, C4<0>;
L_0x55a1f3aa9be0 .functor AND 1, L_0x55a1f3aaa040, L_0x55a1f3aaa170, C4<1>, C4<1>;
L_0x55a1f3aa9cf0 .functor AND 1, L_0x55a1f3aaa040, L_0x55a1f3aaa2a0, C4<1>, C4<1>;
L_0x55a1f3aa9db0 .functor OR 1, L_0x55a1f3aa9be0, L_0x55a1f3aa9cf0, C4<0>, C4<0>;
L_0x55a1f3aa9ec0 .functor AND 1, L_0x55a1f3aaa2a0, L_0x55a1f3aaa170, C4<1>, C4<1>;
L_0x55a1f3aa9f30 .functor OR 1, L_0x55a1f3aa9db0, L_0x55a1f3aa9ec0, C4<0>, C4<0>;
v0x55a1f24753a0_0 .net *"_s0", 0 0, L_0x55a1f3aa9670;  1 drivers
v0x55a1f2475440_0 .net *"_s10", 0 0, L_0x55a1f3aa9ec0;  1 drivers
v0x55a1f24767d0_0 .net *"_s4", 0 0, L_0x55a1f3aa9be0;  1 drivers
v0x55a1f24768c0_0 .net *"_s6", 0 0, L_0x55a1f3aa9cf0;  1 drivers
v0x55a1f2472450_0 .net *"_s8", 0 0, L_0x55a1f3aa9db0;  1 drivers
v0x55a1f2473880_0 .net "a", 0 0, L_0x55a1f3aaa040;  1 drivers
v0x55a1f2473940_0 .net "b", 0 0, L_0x55a1f3aaa170;  1 drivers
v0x55a1f246f500_0 .net "ca", 0 0, L_0x55a1f3aa9f30;  1 drivers
v0x55a1f246f5a0_0 .net "cin", 0 0, L_0x55a1f3aaa2a0;  1 drivers
v0x55a1f24709e0_0 .net "sum", 0 0, L_0x55a1f3aa9b20;  1 drivers
S_0x55a1f246c550 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2471020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aaa3d0 .functor XOR 1, L_0x55a1f3aaa870, L_0x55a1f3aaa9a0, C4<0>, C4<0>;
L_0x55a1f3aaa440 .functor XOR 1, L_0x55a1f3aaa3d0, L_0x55a1f3aaaad0, C4<0>, C4<0>;
L_0x55a1f3aaa4b0 .functor AND 1, L_0x55a1f3aaa870, L_0x55a1f3aaa9a0, C4<1>, C4<1>;
L_0x55a1f3aaa520 .functor AND 1, L_0x55a1f3aaa870, L_0x55a1f3aaaad0, C4<1>, C4<1>;
L_0x55a1f3aaa5e0 .functor OR 1, L_0x55a1f3aaa4b0, L_0x55a1f3aaa520, C4<0>, C4<0>;
L_0x55a1f3aaa6f0 .functor AND 1, L_0x55a1f3aaaad0, L_0x55a1f3aaa9a0, C4<1>, C4<1>;
L_0x55a1f3aaa760 .functor OR 1, L_0x55a1f3aaa5e0, L_0x55a1f3aaa6f0, C4<0>, C4<0>;
v0x55a1f246d980_0 .net *"_s0", 0 0, L_0x55a1f3aaa3d0;  1 drivers
v0x55a1f246da40_0 .net *"_s10", 0 0, L_0x55a1f3aaa6f0;  1 drivers
v0x55a1f246adf0_0 .net *"_s4", 0 0, L_0x55a1f3aaa4b0;  1 drivers
v0x55a1f246aee0_0 .net *"_s6", 0 0, L_0x55a1f3aaa520;  1 drivers
v0x55a1f245d930_0 .net *"_s8", 0 0, L_0x55a1f3aaa5e0;  1 drivers
v0x55a1f2450fe0_0 .net "a", 0 0, L_0x55a1f3aaa870;  1 drivers
v0x55a1f24510a0_0 .net "b", 0 0, L_0x55a1f3aaa9a0;  1 drivers
v0x55a1f24604b0_0 .net "ca", 0 0, L_0x55a1f3aaa760;  1 drivers
v0x55a1f2460570_0 .net "cin", 0 0, L_0x55a1f3aaaad0;  1 drivers
v0x55a1f2468ff0_0 .net "sum", 0 0, L_0x55a1f3aaa440;  1 drivers
S_0x55a1f2468b60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2471020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aaac40 .functor XOR 1, L_0x55a1f3aab210, L_0x55a1f3aab340, C4<0>, C4<0>;
L_0x55a1f3aaacb0 .functor XOR 1, L_0x55a1f3aaac40, L_0x55a1f3aab4c0, C4<0>, C4<0>;
L_0x55a1f3aaad70 .functor AND 1, L_0x55a1f3aab210, L_0x55a1f3aab340, C4<1>, C4<1>;
L_0x55a1f3aaae80 .functor AND 1, L_0x55a1f3aab210, L_0x55a1f3aab4c0, C4<1>, C4<1>;
L_0x55a1f3aaaf40 .functor OR 1, L_0x55a1f3aaad70, L_0x55a1f3aaae80, C4<0>, C4<0>;
L_0x55a1f3aab050 .functor AND 1, L_0x55a1f3aab4c0, L_0x55a1f3aab340, C4<1>, C4<1>;
L_0x55a1f3aab100 .functor OR 1, L_0x55a1f3aaaf40, L_0x55a1f3aab050, C4<0>, C4<0>;
v0x55a1f2460090_0 .net *"_s0", 0 0, L_0x55a1f3aaac40;  1 drivers
v0x55a1f2460150_0 .net *"_s10", 0 0, L_0x55a1f3aab050;  1 drivers
v0x55a1f2465ff0_0 .net *"_s4", 0 0, L_0x55a1f3aaad70;  1 drivers
v0x55a1f24660e0_0 .net *"_s6", 0 0, L_0x55a1f3aaae80;  1 drivers
v0x55a1f2465c10_0 .net *"_s8", 0 0, L_0x55a1f3aaaf40;  1 drivers
v0x55a1f24630a0_0 .net "a", 0 0, L_0x55a1f3aab210;  1 drivers
v0x55a1f2463160_0 .net "b", 0 0, L_0x55a1f3aab340;  1 drivers
v0x55a1f2462cc0_0 .net "ca", 0 0, L_0x55a1f3aab100;  1 drivers
v0x55a1f2462d60_0 .net "cin", 0 0, L_0x55a1f3aab4c0;  1 drivers
v0x55a1f245fdc0_0 .net "sum", 0 0, L_0x55a1f3aaacb0;  1 drivers
S_0x55a1f2467040 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2471020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aab5f0 .functor XOR 1, L_0x55a1f3aaba90, L_0x55a1f3aabc50, C4<0>, C4<0>;
L_0x55a1f3aab660 .functor XOR 1, L_0x55a1f3aab5f0, L_0x55a1f3aabe10, C4<0>, C4<0>;
L_0x55a1f3aab6d0 .functor AND 1, L_0x55a1f3aaba90, L_0x55a1f3aabc50, C4<1>, C4<1>;
L_0x55a1f3aab740 .functor AND 1, L_0x55a1f3aaba90, L_0x55a1f3aabe10, C4<1>, C4<1>;
L_0x55a1f3aab800 .functor OR 1, L_0x55a1f3aab6d0, L_0x55a1f3aab740, C4<0>, C4<0>;
L_0x55a1f3aab910 .functor AND 1, L_0x55a1f3aabe10, L_0x55a1f3aabc50, C4<1>, C4<1>;
L_0x55a1f3aab980 .functor OR 1, L_0x55a1f3aab800, L_0x55a1f3aab910, C4<0>, C4<0>;
v0x55a1f2468470_0 .net *"_s0", 0 0, L_0x55a1f3aab5f0;  1 drivers
v0x55a1f2468550_0 .net *"_s10", 0 0, L_0x55a1f3aab910;  1 drivers
v0x55a1f24640f0_0 .net *"_s4", 0 0, L_0x55a1f3aab6d0;  1 drivers
v0x55a1f24641b0_0 .net *"_s6", 0 0, L_0x55a1f3aab740;  1 drivers
v0x55a1f2465520_0 .net *"_s8", 0 0, L_0x55a1f3aab800;  1 drivers
v0x55a1f24611a0_0 .net "a", 0 0, L_0x55a1f3aaba90;  1 drivers
v0x55a1f2461260_0 .net "b", 0 0, L_0x55a1f3aabc50;  1 drivers
v0x55a1f24625d0_0 .net "ca", 0 0, L_0x55a1f3aab980;  1 drivers
v0x55a1f2462670_0 .net "cin", 0 0, L_0x55a1f3aabe10;  1 drivers
v0x55a1f245e340_0 .net "sum", 0 0, L_0x55a1f3aab660;  1 drivers
S_0x55a1f24592c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f24bcf00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f37e0250_0 .net "a", 15 0, L_0x55a1f3ab7760;  1 drivers
v0x55a1f37e0330_0 .net "b", 15 0, L_0x55a1f3ab7850;  1 drivers
v0x55a1f37dfe60_0 .net "ca", 15 0, L_0x55a1f3ab7500;  1 drivers
v0x55a1f37dff20_0 .net "cin", 15 0, L_0x55a1f3ab7940;  1 drivers
v0x55a1f37dec50_0 .net "sum", 15 0, L_0x55a1f3ab7460;  1 drivers
L_0x55a1f3aaf270 .part L_0x55a1f3ab7760, 0, 4;
L_0x55a1f3aaf310 .part L_0x55a1f3ab7850, 0, 4;
L_0x55a1f3aaf3b0 .part L_0x55a1f3ab7940, 0, 4;
L_0x55a1f3ab1c00 .part L_0x55a1f3ab7760, 4, 4;
L_0x55a1f3ab1cf0 .part L_0x55a1f3ab7850, 4, 4;
L_0x55a1f3ab1de0 .part L_0x55a1f3ab7940, 4, 4;
L_0x55a1f3ab46c0 .part L_0x55a1f3ab7760, 8, 4;
L_0x55a1f3ab4760 .part L_0x55a1f3ab7850, 8, 4;
L_0x55a1f3ab4850 .part L_0x55a1f3ab7940, 8, 4;
L_0x55a1f3ab7060 .part L_0x55a1f3ab7760, 12, 4;
L_0x55a1f3ab7190 .part L_0x55a1f3ab7850, 12, 4;
L_0x55a1f3ab72c0 .part L_0x55a1f3ab7940, 12, 4;
L_0x55a1f3ab7460 .concat8 [ 4 4 4 4], L_0x55a1f3aaf060, L_0x55a1f3ab19f0, L_0x55a1f3ab44b0, L_0x55a1f3ab6e50;
L_0x55a1f3ab7500 .concat8 [ 4 4 4 4], L_0x55a1f3aaf100, L_0x55a1f3ab1a90, L_0x55a1f3ab4550, L_0x55a1f3ab6ef0;
S_0x55a1f2456750 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f24592c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2443260_0 .net "a", 3 0, L_0x55a1f3aaf270;  1 drivers
v0x55a1f2443360_0 .net "b", 3 0, L_0x55a1f3aaf310;  1 drivers
v0x55a1f2442e80_0 .net "ca", 3 0, L_0x55a1f3aaf100;  1 drivers
v0x55a1f2442f40_0 .net "cin", 3 0, L_0x55a1f3aaf3b0;  1 drivers
v0x55a1f243a3b0_0 .net "sum", 3 0, L_0x55a1f3aaf060;  1 drivers
L_0x55a1f3aad020 .part L_0x55a1f3aaf270, 0, 1;
L_0x55a1f3aad150 .part L_0x55a1f3aaf310, 0, 1;
L_0x55a1f3aad280 .part L_0x55a1f3aaf3b0, 0, 1;
L_0x55a1f3aad890 .part L_0x55a1f3aaf270, 1, 1;
L_0x55a1f3aad9c0 .part L_0x55a1f3aaf310, 1, 1;
L_0x55a1f3aadaf0 .part L_0x55a1f3aaf3b0, 1, 1;
L_0x55a1f3aae230 .part L_0x55a1f3aaf270, 2, 1;
L_0x55a1f3aae360 .part L_0x55a1f3aaf310, 2, 1;
L_0x55a1f3aae4e0 .part L_0x55a1f3aaf3b0, 2, 1;
L_0x55a1f3aaeab0 .part L_0x55a1f3aaf270, 3, 1;
L_0x55a1f3aaec70 .part L_0x55a1f3aaf310, 3, 1;
L_0x55a1f3aaee30 .part L_0x55a1f3aaf3b0, 3, 1;
L_0x55a1f3aaf060 .concat8 [ 1 1 1 1], L_0x55a1f3aabfd0, L_0x55a1f3aad420, L_0x55a1f3aadcd0, L_0x55a1f3aae680;
L_0x55a1f3aaf100 .concat8 [ 1 1 1 1], L_0x55a1f3aacf10, L_0x55a1f3aad780, L_0x55a1f3aae120, L_0x55a1f3aae9a0;
S_0x55a1f2456370 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2456750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aac5e0 .functor XOR 1, L_0x55a1f3aad020, L_0x55a1f3aad150, C4<0>, C4<0>;
L_0x55a1f3aabfd0 .functor XOR 1, L_0x55a1f3aac5e0, L_0x55a1f3aad280, C4<0>, C4<0>;
L_0x55a1f3aacb80 .functor AND 1, L_0x55a1f3aad020, L_0x55a1f3aad150, C4<1>, C4<1>;
L_0x55a1f3aacc90 .functor AND 1, L_0x55a1f3aad020, L_0x55a1f3aad280, C4<1>, C4<1>;
L_0x55a1f3aacd50 .functor OR 1, L_0x55a1f3aacb80, L_0x55a1f3aacc90, C4<0>, C4<0>;
L_0x55a1f3aace60 .functor AND 1, L_0x55a1f3aad280, L_0x55a1f3aad150, C4<1>, C4<1>;
L_0x55a1f3aacf10 .functor OR 1, L_0x55a1f3aacd50, L_0x55a1f3aace60, C4<0>, C4<0>;
v0x55a1f24533c0_0 .net *"_s0", 0 0, L_0x55a1f3aac5e0;  1 drivers
v0x55a1f2453460_0 .net *"_s10", 0 0, L_0x55a1f3aace60;  1 drivers
v0x55a1f245a6f0_0 .net *"_s4", 0 0, L_0x55a1f3aacb80;  1 drivers
v0x55a1f245a7e0_0 .net *"_s6", 0 0, L_0x55a1f3aacc90;  1 drivers
v0x55a1f245bb20_0 .net *"_s8", 0 0, L_0x55a1f3aacd50;  1 drivers
v0x55a1f24577a0_0 .net "a", 0 0, L_0x55a1f3aad020;  1 drivers
v0x55a1f2457860_0 .net "b", 0 0, L_0x55a1f3aad150;  1 drivers
v0x55a1f2458bd0_0 .net "ca", 0 0, L_0x55a1f3aacf10;  1 drivers
v0x55a1f2458c70_0 .net "cin", 0 0, L_0x55a1f3aad280;  1 drivers
v0x55a1f2454850_0 .net "sum", 0 0, L_0x55a1f3aabfd0;  1 drivers
S_0x55a1f2455c80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2456750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aad3b0 .functor XOR 1, L_0x55a1f3aad890, L_0x55a1f3aad9c0, C4<0>, C4<0>;
L_0x55a1f3aad420 .functor XOR 1, L_0x55a1f3aad3b0, L_0x55a1f3aadaf0, C4<0>, C4<0>;
L_0x55a1f3aad490 .functor AND 1, L_0x55a1f3aad890, L_0x55a1f3aad9c0, C4<1>, C4<1>;
L_0x55a1f3aad500 .functor AND 1, L_0x55a1f3aad890, L_0x55a1f3aadaf0, C4<1>, C4<1>;
L_0x55a1f3aad5c0 .functor OR 1, L_0x55a1f3aad490, L_0x55a1f3aad500, C4<0>, C4<0>;
L_0x55a1f3aad6d0 .functor AND 1, L_0x55a1f3aadaf0, L_0x55a1f3aad9c0, C4<1>, C4<1>;
L_0x55a1f3aad780 .functor OR 1, L_0x55a1f3aad5c0, L_0x55a1f3aad6d0, C4<0>, C4<0>;
v0x55a1f2451940_0 .net *"_s0", 0 0, L_0x55a1f3aad3b0;  1 drivers
v0x55a1f2451a20_0 .net *"_s10", 0 0, L_0x55a1f3aad6d0;  1 drivers
v0x55a1f2452cd0_0 .net *"_s4", 0 0, L_0x55a1f3aad490;  1 drivers
v0x55a1f2452da0_0 .net *"_s6", 0 0, L_0x55a1f3aad500;  1 drivers
v0x55a1f2447210_0 .net *"_s8", 0 0, L_0x55a1f3aad5c0;  1 drivers
v0x55a1f24472f0_0 .net "a", 0 0, L_0x55a1f3aad890;  1 drivers
v0x55a1f244fca0_0 .net "b", 0 0, L_0x55a1f3aad9c0;  1 drivers
v0x55a1f244fd60_0 .net "ca", 0 0, L_0x55a1f3aad780;  1 drivers
v0x55a1f244f8c0_0 .net "cin", 0 0, L_0x55a1f3aadaf0;  1 drivers
v0x55a1f2446df0_0 .net "sum", 0 0, L_0x55a1f3aad420;  1 drivers
S_0x55a1f244cd50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2456750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aadc60 .functor XOR 1, L_0x55a1f3aae230, L_0x55a1f3aae360, C4<0>, C4<0>;
L_0x55a1f3aadcd0 .functor XOR 1, L_0x55a1f3aadc60, L_0x55a1f3aae4e0, C4<0>, C4<0>;
L_0x55a1f3aadd90 .functor AND 1, L_0x55a1f3aae230, L_0x55a1f3aae360, C4<1>, C4<1>;
L_0x55a1f3aadea0 .functor AND 1, L_0x55a1f3aae230, L_0x55a1f3aae4e0, C4<1>, C4<1>;
L_0x55a1f3aadf60 .functor OR 1, L_0x55a1f3aadd90, L_0x55a1f3aadea0, C4<0>, C4<0>;
L_0x55a1f3aae070 .functor AND 1, L_0x55a1f3aae4e0, L_0x55a1f3aae360, C4<1>, C4<1>;
L_0x55a1f3aae120 .functor OR 1, L_0x55a1f3aadf60, L_0x55a1f3aae070, C4<0>, C4<0>;
v0x55a1f244c970_0 .net *"_s0", 0 0, L_0x55a1f3aadc60;  1 drivers
v0x55a1f244ca30_0 .net *"_s10", 0 0, L_0x55a1f3aae070;  1 drivers
v0x55a1f2449e00_0 .net *"_s4", 0 0, L_0x55a1f3aadd90;  1 drivers
v0x55a1f2449ef0_0 .net *"_s6", 0 0, L_0x55a1f3aadea0;  1 drivers
v0x55a1f2449a20_0 .net *"_s8", 0 0, L_0x55a1f3aadf60;  1 drivers
v0x55a1f2446a70_0 .net "a", 0 0, L_0x55a1f3aae230;  1 drivers
v0x55a1f2446b30_0 .net "b", 0 0, L_0x55a1f3aae360;  1 drivers
v0x55a1f244dda0_0 .net "ca", 0 0, L_0x55a1f3aae120;  1 drivers
v0x55a1f244de40_0 .net "cin", 0 0, L_0x55a1f3aae4e0;  1 drivers
v0x55a1f244f280_0 .net "sum", 0 0, L_0x55a1f3aadcd0;  1 drivers
S_0x55a1f244ae50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2456750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aae610 .functor XOR 1, L_0x55a1f3aaeab0, L_0x55a1f3aaec70, C4<0>, C4<0>;
L_0x55a1f3aae680 .functor XOR 1, L_0x55a1f3aae610, L_0x55a1f3aaee30, C4<0>, C4<0>;
L_0x55a1f3aae6f0 .functor AND 1, L_0x55a1f3aaeab0, L_0x55a1f3aaec70, C4<1>, C4<1>;
L_0x55a1f3aae760 .functor AND 1, L_0x55a1f3aaeab0, L_0x55a1f3aaee30, C4<1>, C4<1>;
L_0x55a1f3aae820 .functor OR 1, L_0x55a1f3aae6f0, L_0x55a1f3aae760, C4<0>, C4<0>;
L_0x55a1f3aae930 .functor AND 1, L_0x55a1f3aaee30, L_0x55a1f3aaec70, C4<1>, C4<1>;
L_0x55a1f3aae9a0 .functor OR 1, L_0x55a1f3aae820, L_0x55a1f3aae930, C4<0>, C4<0>;
v0x55a1f244c280_0 .net *"_s0", 0 0, L_0x55a1f3aae610;  1 drivers
v0x55a1f244c360_0 .net *"_s10", 0 0, L_0x55a1f3aae930;  1 drivers
v0x55a1f2447f00_0 .net *"_s4", 0 0, L_0x55a1f3aae6f0;  1 drivers
v0x55a1f2447fc0_0 .net *"_s6", 0 0, L_0x55a1f3aae760;  1 drivers
v0x55a1f2449330_0 .net *"_s8", 0 0, L_0x55a1f3aae820;  1 drivers
v0x55a1f2444ff0_0 .net "a", 0 0, L_0x55a1f3aaeab0;  1 drivers
v0x55a1f24450b0_0 .net "b", 0 0, L_0x55a1f3aaec70;  1 drivers
v0x55a1f2446380_0 .net "ca", 0 0, L_0x55a1f3aae9a0;  1 drivers
v0x55a1f2446420_0 .net "cin", 0 0, L_0x55a1f3aaee30;  1 drivers
v0x55a1f243a880_0 .net "sum", 0 0, L_0x55a1f3aae680;  1 drivers
S_0x55a1f2440310 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f24592c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f242df60_0 .net "a", 3 0, L_0x55a1f3ab1c00;  1 drivers
v0x55a1f242e060_0 .net "b", 3 0, L_0x55a1f3ab1cf0;  1 drivers
v0x55a1f242f390_0 .net "ca", 3 0, L_0x55a1f3ab1a90;  1 drivers
v0x55a1f242f450_0 .net "cin", 3 0, L_0x55a1f3ab1de0;  1 drivers
v0x55a1f242b050_0 .net "sum", 3 0, L_0x55a1f3ab19f0;  1 drivers
L_0x55a1f3aaf9b0 .part L_0x55a1f3ab1c00, 0, 1;
L_0x55a1f3aafae0 .part L_0x55a1f3ab1cf0, 0, 1;
L_0x55a1f3aafc10 .part L_0x55a1f3ab1de0, 0, 1;
L_0x55a1f3ab0220 .part L_0x55a1f3ab1c00, 1, 1;
L_0x55a1f3ab0350 .part L_0x55a1f3ab1cf0, 1, 1;
L_0x55a1f3ab0480 .part L_0x55a1f3ab1de0, 1, 1;
L_0x55a1f3ab0bc0 .part L_0x55a1f3ab1c00, 2, 1;
L_0x55a1f3ab0cf0 .part L_0x55a1f3ab1cf0, 2, 1;
L_0x55a1f3ab0e70 .part L_0x55a1f3ab1de0, 2, 1;
L_0x55a1f3ab1440 .part L_0x55a1f3ab1c00, 3, 1;
L_0x55a1f3ab1600 .part L_0x55a1f3ab1cf0, 3, 1;
L_0x55a1f3ab17c0 .part L_0x55a1f3ab1de0, 3, 1;
L_0x55a1f3ab19f0 .concat8 [ 1 1 1 1], L_0x55a1f3aaf450, L_0x55a1f3aafdb0, L_0x55a1f3ab0660, L_0x55a1f3ab1010;
L_0x55a1f3ab1a90 .concat8 [ 1 1 1 1], L_0x55a1f3aaf8a0, L_0x55a1f3ab0110, L_0x55a1f3ab0ab0, L_0x55a1f3ab1330;
S_0x55a1f243ff30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2440310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aaeff0 .functor XOR 1, L_0x55a1f3aaf9b0, L_0x55a1f3aafae0, C4<0>, C4<0>;
L_0x55a1f3aaf450 .functor XOR 1, L_0x55a1f3aaeff0, L_0x55a1f3aafc10, C4<0>, C4<0>;
L_0x55a1f3aaf510 .functor AND 1, L_0x55a1f3aaf9b0, L_0x55a1f3aafae0, C4<1>, C4<1>;
L_0x55a1f3aaf620 .functor AND 1, L_0x55a1f3aaf9b0, L_0x55a1f3aafc10, C4<1>, C4<1>;
L_0x55a1f3aaf6e0 .functor OR 1, L_0x55a1f3aaf510, L_0x55a1f3aaf620, C4<0>, C4<0>;
L_0x55a1f3aaf7f0 .functor AND 1, L_0x55a1f3aafc10, L_0x55a1f3aafae0, C4<1>, C4<1>;
L_0x55a1f3aaf8a0 .functor OR 1, L_0x55a1f3aaf6e0, L_0x55a1f3aaf7f0, C4<0>, C4<0>;
v0x55a1f243d3c0_0 .net *"_s0", 0 0, L_0x55a1f3aaeff0;  1 drivers
v0x55a1f243d460_0 .net *"_s10", 0 0, L_0x55a1f3aaf7f0;  1 drivers
v0x55a1f243cfe0_0 .net *"_s4", 0 0, L_0x55a1f3aaf510;  1 drivers
v0x55a1f243d0d0_0 .net *"_s6", 0 0, L_0x55a1f3aaf620;  1 drivers
v0x55a1f243a030_0 .net *"_s8", 0 0, L_0x55a1f3aaf6e0;  1 drivers
v0x55a1f2441360_0 .net "a", 0 0, L_0x55a1f3aaf9b0;  1 drivers
v0x55a1f2441420_0 .net "b", 0 0, L_0x55a1f3aafae0;  1 drivers
v0x55a1f2442790_0 .net "ca", 0 0, L_0x55a1f3aaf8a0;  1 drivers
v0x55a1f2442830_0 .net "cin", 0 0, L_0x55a1f3aafc10;  1 drivers
v0x55a1f243e4c0_0 .net "sum", 0 0, L_0x55a1f3aaf450;  1 drivers
S_0x55a1f243f840 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2440310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aafd40 .functor XOR 1, L_0x55a1f3ab0220, L_0x55a1f3ab0350, C4<0>, C4<0>;
L_0x55a1f3aafdb0 .functor XOR 1, L_0x55a1f3aafd40, L_0x55a1f3ab0480, C4<0>, C4<0>;
L_0x55a1f3aafe20 .functor AND 1, L_0x55a1f3ab0220, L_0x55a1f3ab0350, C4<1>, C4<1>;
L_0x55a1f3aafe90 .functor AND 1, L_0x55a1f3ab0220, L_0x55a1f3ab0480, C4<1>, C4<1>;
L_0x55a1f3aaff50 .functor OR 1, L_0x55a1f3aafe20, L_0x55a1f3aafe90, C4<0>, C4<0>;
L_0x55a1f3ab0060 .functor AND 1, L_0x55a1f3ab0480, L_0x55a1f3ab0350, C4<1>, C4<1>;
L_0x55a1f3ab0110 .functor OR 1, L_0x55a1f3aaff50, L_0x55a1f3ab0060, C4<0>, C4<0>;
v0x55a1f243b4c0_0 .net *"_s0", 0 0, L_0x55a1f3aafd40;  1 drivers
v0x55a1f243b580_0 .net *"_s10", 0 0, L_0x55a1f3ab0060;  1 drivers
v0x55a1f243c8f0_0 .net *"_s4", 0 0, L_0x55a1f3aafe20;  1 drivers
v0x55a1f243c9e0_0 .net *"_s6", 0 0, L_0x55a1f3aafe90;  1 drivers
v0x55a1f24385b0_0 .net *"_s8", 0 0, L_0x55a1f3aaff50;  1 drivers
v0x55a1f2439940_0 .net "a", 0 0, L_0x55a1f3ab0220;  1 drivers
v0x55a1f2439a00_0 .net "b", 0 0, L_0x55a1f3ab0350;  1 drivers
v0x55a1f2437040_0 .net "ca", 0 0, L_0x55a1f3ab0110;  1 drivers
v0x55a1f2437100_0 .net "cin", 0 0, L_0x55a1f3ab0480;  1 drivers
v0x55a1f242a7a0_0 .net "sum", 0 0, L_0x55a1f3aafdb0;  1 drivers
S_0x55a1f241dda0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2440310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab05f0 .functor XOR 1, L_0x55a1f3ab0bc0, L_0x55a1f3ab0cf0, C4<0>, C4<0>;
L_0x55a1f3ab0660 .functor XOR 1, L_0x55a1f3ab05f0, L_0x55a1f3ab0e70, C4<0>, C4<0>;
L_0x55a1f3ab0720 .functor AND 1, L_0x55a1f3ab0bc0, L_0x55a1f3ab0cf0, C4<1>, C4<1>;
L_0x55a1f3ab0830 .functor AND 1, L_0x55a1f3ab0bc0, L_0x55a1f3ab0e70, C4<1>, C4<1>;
L_0x55a1f3ab08f0 .functor OR 1, L_0x55a1f3ab0720, L_0x55a1f3ab0830, C4<0>, C4<0>;
L_0x55a1f3ab0a00 .functor AND 1, L_0x55a1f3ab0e70, L_0x55a1f3ab0cf0, C4<1>, C4<1>;
L_0x55a1f3ab0ab0 .functor OR 1, L_0x55a1f3ab08f0, L_0x55a1f3ab0a00, C4<0>, C4<0>;
v0x55a1f242d270_0 .net *"_s0", 0 0, L_0x55a1f3ab05f0;  1 drivers
v0x55a1f242d330_0 .net *"_s10", 0 0, L_0x55a1f3ab0a00;  1 drivers
v0x55a1f2435d00_0 .net *"_s4", 0 0, L_0x55a1f3ab0720;  1 drivers
v0x55a1f2435df0_0 .net *"_s6", 0 0, L_0x55a1f3ab0830;  1 drivers
v0x55a1f2435920_0 .net *"_s8", 0 0, L_0x55a1f3ab08f0;  1 drivers
v0x55a1f242ce50_0 .net "a", 0 0, L_0x55a1f3ab0bc0;  1 drivers
v0x55a1f242cf10_0 .net "b", 0 0, L_0x55a1f3ab0cf0;  1 drivers
v0x55a1f2432db0_0 .net "ca", 0 0, L_0x55a1f3ab0ab0;  1 drivers
v0x55a1f2432e50_0 .net "cin", 0 0, L_0x55a1f3ab0e70;  1 drivers
v0x55a1f2432a80_0 .net "sum", 0 0, L_0x55a1f3ab0660;  1 drivers
S_0x55a1f242fe60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2440310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab0fa0 .functor XOR 1, L_0x55a1f3ab1440, L_0x55a1f3ab1600, C4<0>, C4<0>;
L_0x55a1f3ab1010 .functor XOR 1, L_0x55a1f3ab0fa0, L_0x55a1f3ab17c0, C4<0>, C4<0>;
L_0x55a1f3ab1080 .functor AND 1, L_0x55a1f3ab1440, L_0x55a1f3ab1600, C4<1>, C4<1>;
L_0x55a1f3ab10f0 .functor AND 1, L_0x55a1f3ab1440, L_0x55a1f3ab17c0, C4<1>, C4<1>;
L_0x55a1f3ab11b0 .functor OR 1, L_0x55a1f3ab1080, L_0x55a1f3ab10f0, C4<0>, C4<0>;
L_0x55a1f3ab12c0 .functor AND 1, L_0x55a1f3ab17c0, L_0x55a1f3ab1600, C4<1>, C4<1>;
L_0x55a1f3ab1330 .functor OR 1, L_0x55a1f3ab11b0, L_0x55a1f3ab12c0, C4<0>, C4<0>;
v0x55a1f242fa80_0 .net *"_s0", 0 0, L_0x55a1f3ab0fa0;  1 drivers
v0x55a1f242fb60_0 .net *"_s10", 0 0, L_0x55a1f3ab12c0;  1 drivers
v0x55a1f242cad0_0 .net *"_s4", 0 0, L_0x55a1f3ab1080;  1 drivers
v0x55a1f242cb90_0 .net *"_s6", 0 0, L_0x55a1f3ab10f0;  1 drivers
v0x55a1f2433e00_0 .net *"_s8", 0 0, L_0x55a1f3ab11b0;  1 drivers
v0x55a1f2435230_0 .net "a", 0 0, L_0x55a1f3ab1440;  1 drivers
v0x55a1f24352f0_0 .net "b", 0 0, L_0x55a1f3ab1600;  1 drivers
v0x55a1f2430eb0_0 .net "ca", 0 0, L_0x55a1f3ab1330;  1 drivers
v0x55a1f2430f50_0 .net "cin", 0 0, L_0x55a1f3ab17c0;  1 drivers
v0x55a1f2432390_0 .net "sum", 0 0, L_0x55a1f3ab1010;  1 drivers
S_0x55a1f242c3e0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f24592c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2417c10_0 .net "a", 3 0, L_0x55a1f3ab46c0;  1 drivers
v0x55a1f2417d10_0 .net "b", 3 0, L_0x55a1f3ab4760;  1 drivers
v0x55a1f2419040_0 .net "ca", 3 0, L_0x55a1f3ab4550;  1 drivers
v0x55a1f2419100_0 .net "cin", 3 0, L_0x55a1f3ab4850;  1 drivers
v0x55a1f2414cc0_0 .net "sum", 3 0, L_0x55a1f3ab44b0;  1 drivers
L_0x55a1f3ab2470 .part L_0x55a1f3ab46c0, 0, 1;
L_0x55a1f3ab25a0 .part L_0x55a1f3ab4760, 0, 1;
L_0x55a1f3ab26d0 .part L_0x55a1f3ab4850, 0, 1;
L_0x55a1f3ab2ce0 .part L_0x55a1f3ab46c0, 1, 1;
L_0x55a1f3ab2e10 .part L_0x55a1f3ab4760, 1, 1;
L_0x55a1f3ab2f40 .part L_0x55a1f3ab4850, 1, 1;
L_0x55a1f3ab3680 .part L_0x55a1f3ab46c0, 2, 1;
L_0x55a1f3ab37b0 .part L_0x55a1f3ab4760, 2, 1;
L_0x55a1f3ab3930 .part L_0x55a1f3ab4850, 2, 1;
L_0x55a1f3ab3f00 .part L_0x55a1f3ab46c0, 3, 1;
L_0x55a1f3ab40c0 .part L_0x55a1f3ab4760, 3, 1;
L_0x55a1f3ab4280 .part L_0x55a1f3ab4850, 3, 1;
L_0x55a1f3ab44b0 .concat8 [ 1 1 1 1], L_0x55a1f3ab1f10, L_0x55a1f3ab2870, L_0x55a1f3ab3120, L_0x55a1f3ab3ad0;
L_0x55a1f3ab4550 .concat8 [ 1 1 1 1], L_0x55a1f3ab2360, L_0x55a1f3ab2bd0, L_0x55a1f3ab3570, L_0x55a1f3ab3df0;
S_0x55a1f2420920 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f242c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab1980 .functor XOR 1, L_0x55a1f3ab2470, L_0x55a1f3ab25a0, C4<0>, C4<0>;
L_0x55a1f3ab1f10 .functor XOR 1, L_0x55a1f3ab1980, L_0x55a1f3ab26d0, C4<0>, C4<0>;
L_0x55a1f3ab1fd0 .functor AND 1, L_0x55a1f3ab2470, L_0x55a1f3ab25a0, C4<1>, C4<1>;
L_0x55a1f3ab20e0 .functor AND 1, L_0x55a1f3ab2470, L_0x55a1f3ab26d0, C4<1>, C4<1>;
L_0x55a1f3ab21a0 .functor OR 1, L_0x55a1f3ab1fd0, L_0x55a1f3ab20e0, C4<0>, C4<0>;
L_0x55a1f3ab22b0 .functor AND 1, L_0x55a1f3ab26d0, L_0x55a1f3ab25a0, C4<1>, C4<1>;
L_0x55a1f3ab2360 .functor OR 1, L_0x55a1f3ab21a0, L_0x55a1f3ab22b0, C4<0>, C4<0>;
v0x55a1f24293b0_0 .net *"_s0", 0 0, L_0x55a1f3ab1980;  1 drivers
v0x55a1f2429450_0 .net *"_s10", 0 0, L_0x55a1f3ab22b0;  1 drivers
v0x55a1f2428fd0_0 .net *"_s4", 0 0, L_0x55a1f3ab1fd0;  1 drivers
v0x55a1f24290c0_0 .net *"_s6", 0 0, L_0x55a1f3ab20e0;  1 drivers
v0x55a1f2420500_0 .net *"_s8", 0 0, L_0x55a1f3ab21a0;  1 drivers
v0x55a1f2426460_0 .net "a", 0 0, L_0x55a1f3ab2470;  1 drivers
v0x55a1f2426520_0 .net "b", 0 0, L_0x55a1f3ab25a0;  1 drivers
v0x55a1f2426080_0 .net "ca", 0 0, L_0x55a1f3ab2360;  1 drivers
v0x55a1f2426120_0 .net "cin", 0 0, L_0x55a1f3ab26d0;  1 drivers
v0x55a1f2423510_0 .net "sum", 0 0, L_0x55a1f3ab1f10;  1 drivers
S_0x55a1f2423130 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f242c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab2800 .functor XOR 1, L_0x55a1f3ab2ce0, L_0x55a1f3ab2e10, C4<0>, C4<0>;
L_0x55a1f3ab2870 .functor XOR 1, L_0x55a1f3ab2800, L_0x55a1f3ab2f40, C4<0>, C4<0>;
L_0x55a1f3ab28e0 .functor AND 1, L_0x55a1f3ab2ce0, L_0x55a1f3ab2e10, C4<1>, C4<1>;
L_0x55a1f3ab2950 .functor AND 1, L_0x55a1f3ab2ce0, L_0x55a1f3ab2f40, C4<1>, C4<1>;
L_0x55a1f3ab2a10 .functor OR 1, L_0x55a1f3ab28e0, L_0x55a1f3ab2950, C4<0>, C4<0>;
L_0x55a1f3ab2b20 .functor AND 1, L_0x55a1f3ab2f40, L_0x55a1f3ab2e10, C4<1>, C4<1>;
L_0x55a1f3ab2bd0 .functor OR 1, L_0x55a1f3ab2a10, L_0x55a1f3ab2b20, C4<0>, C4<0>;
v0x55a1f2420180_0 .net *"_s0", 0 0, L_0x55a1f3ab2800;  1 drivers
v0x55a1f2420260_0 .net *"_s10", 0 0, L_0x55a1f3ab2b20;  1 drivers
v0x55a1f24274b0_0 .net *"_s4", 0 0, L_0x55a1f3ab28e0;  1 drivers
v0x55a1f2427580_0 .net *"_s6", 0 0, L_0x55a1f3ab2950;  1 drivers
v0x55a1f24288e0_0 .net *"_s8", 0 0, L_0x55a1f3ab2a10;  1 drivers
v0x55a1f24289c0_0 .net "a", 0 0, L_0x55a1f3ab2ce0;  1 drivers
v0x55a1f2424560_0 .net "b", 0 0, L_0x55a1f3ab2e10;  1 drivers
v0x55a1f2424620_0 .net "ca", 0 0, L_0x55a1f3ab2bd0;  1 drivers
v0x55a1f2425990_0 .net "cin", 0 0, L_0x55a1f3ab2f40;  1 drivers
v0x55a1f2421610_0 .net "sum", 0 0, L_0x55a1f3ab2870;  1 drivers
S_0x55a1f2422a40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f242c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab30b0 .functor XOR 1, L_0x55a1f3ab3680, L_0x55a1f3ab37b0, C4<0>, C4<0>;
L_0x55a1f3ab3120 .functor XOR 1, L_0x55a1f3ab30b0, L_0x55a1f3ab3930, C4<0>, C4<0>;
L_0x55a1f3ab31e0 .functor AND 1, L_0x55a1f3ab3680, L_0x55a1f3ab37b0, C4<1>, C4<1>;
L_0x55a1f3ab32f0 .functor AND 1, L_0x55a1f3ab3680, L_0x55a1f3ab3930, C4<1>, C4<1>;
L_0x55a1f3ab33b0 .functor OR 1, L_0x55a1f3ab31e0, L_0x55a1f3ab32f0, C4<0>, C4<0>;
L_0x55a1f3ab34c0 .functor AND 1, L_0x55a1f3ab3930, L_0x55a1f3ab37b0, C4<1>, C4<1>;
L_0x55a1f3ab3570 .functor OR 1, L_0x55a1f3ab33b0, L_0x55a1f3ab34c0, C4<0>, C4<0>;
v0x55a1f241e700_0 .net *"_s0", 0 0, L_0x55a1f3ab30b0;  1 drivers
v0x55a1f241e7c0_0 .net *"_s10", 0 0, L_0x55a1f3ab34c0;  1 drivers
v0x55a1f241fa90_0 .net *"_s4", 0 0, L_0x55a1f3ab31e0;  1 drivers
v0x55a1f241fb80_0 .net *"_s6", 0 0, L_0x55a1f3ab32f0;  1 drivers
v0x55a1f2413fd0_0 .net *"_s8", 0 0, L_0x55a1f3ab33b0;  1 drivers
v0x55a1f241ca60_0 .net "a", 0 0, L_0x55a1f3ab3680;  1 drivers
v0x55a1f241cb20_0 .net "b", 0 0, L_0x55a1f3ab37b0;  1 drivers
v0x55a1f241c680_0 .net "ca", 0 0, L_0x55a1f3ab3570;  1 drivers
v0x55a1f241c720_0 .net "cin", 0 0, L_0x55a1f3ab3930;  1 drivers
v0x55a1f2413c60_0 .net "sum", 0 0, L_0x55a1f3ab3120;  1 drivers
S_0x55a1f2419b10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f242c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab3a60 .functor XOR 1, L_0x55a1f3ab3f00, L_0x55a1f3ab40c0, C4<0>, C4<0>;
L_0x55a1f3ab3ad0 .functor XOR 1, L_0x55a1f3ab3a60, L_0x55a1f3ab4280, C4<0>, C4<0>;
L_0x55a1f3ab3b40 .functor AND 1, L_0x55a1f3ab3f00, L_0x55a1f3ab40c0, C4<1>, C4<1>;
L_0x55a1f3ab3bb0 .functor AND 1, L_0x55a1f3ab3f00, L_0x55a1f3ab4280, C4<1>, C4<1>;
L_0x55a1f3ab3c70 .functor OR 1, L_0x55a1f3ab3b40, L_0x55a1f3ab3bb0, C4<0>, C4<0>;
L_0x55a1f3ab3d80 .functor AND 1, L_0x55a1f3ab4280, L_0x55a1f3ab40c0, C4<1>, C4<1>;
L_0x55a1f3ab3df0 .functor OR 1, L_0x55a1f3ab3c70, L_0x55a1f3ab3d80, C4<0>, C4<0>;
v0x55a1f2419730_0 .net *"_s0", 0 0, L_0x55a1f3ab3a60;  1 drivers
v0x55a1f2419810_0 .net *"_s10", 0 0, L_0x55a1f3ab3d80;  1 drivers
v0x55a1f2416bc0_0 .net *"_s4", 0 0, L_0x55a1f3ab3b40;  1 drivers
v0x55a1f2416c80_0 .net *"_s6", 0 0, L_0x55a1f3ab3bb0;  1 drivers
v0x55a1f24167e0_0 .net *"_s8", 0 0, L_0x55a1f3ab3c70;  1 drivers
v0x55a1f2413830_0 .net "a", 0 0, L_0x55a1f3ab3f00;  1 drivers
v0x55a1f24138f0_0 .net "b", 0 0, L_0x55a1f3ab40c0;  1 drivers
v0x55a1f241ab60_0 .net "ca", 0 0, L_0x55a1f3ab3df0;  1 drivers
v0x55a1f241ac00_0 .net "cin", 0 0, L_0x55a1f3ab4280;  1 drivers
v0x55a1f241c040_0 .net "sum", 0 0, L_0x55a1f3ab3ad0;  1 drivers
S_0x55a1f24160f0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f24592c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f37dbc00_0 .net "a", 3 0, L_0x55a1f3ab7060;  1 drivers
v0x55a1f37dbd00_0 .net "b", 3 0, L_0x55a1f3ab7190;  1 drivers
v0x55a1f37e1850_0 .net "ca", 3 0, L_0x55a1f3ab6ef0;  1 drivers
v0x55a1f37e1910_0 .net "cin", 3 0, L_0x55a1f3ab72c0;  1 drivers
v0x55a1f37e1460_0 .net "sum", 3 0, L_0x55a1f3ab6e50;  1 drivers
L_0x55a1f3ab4e10 .part L_0x55a1f3ab7060, 0, 1;
L_0x55a1f3ab4f40 .part L_0x55a1f3ab7190, 0, 1;
L_0x55a1f3ab5070 .part L_0x55a1f3ab72c0, 0, 1;
L_0x55a1f3ab5680 .part L_0x55a1f3ab7060, 1, 1;
L_0x55a1f3ab57b0 .part L_0x55a1f3ab7190, 1, 1;
L_0x55a1f3ab58e0 .part L_0x55a1f3ab72c0, 1, 1;
L_0x55a1f3ab6020 .part L_0x55a1f3ab7060, 2, 1;
L_0x55a1f3ab6150 .part L_0x55a1f3ab7190, 2, 1;
L_0x55a1f3ab62d0 .part L_0x55a1f3ab72c0, 2, 1;
L_0x55a1f3ab68a0 .part L_0x55a1f3ab7060, 3, 1;
L_0x55a1f3ab6a60 .part L_0x55a1f3ab7190, 3, 1;
L_0x55a1f3ab6c20 .part L_0x55a1f3ab72c0, 3, 1;
L_0x55a1f3ab6e50 .concat8 [ 1 1 1 1], L_0x55a1f3ab48f0, L_0x55a1f3ab5210, L_0x55a1f3ab5ac0, L_0x55a1f3ab6470;
L_0x55a1f3ab6ef0 .concat8 [ 1 1 1 1], L_0x55a1f3ab4d00, L_0x55a1f3ab5570, L_0x55a1f3ab5f10, L_0x55a1f3ab6790;
S_0x55a1f2411db0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24160f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab4440 .functor XOR 1, L_0x55a1f3ab4e10, L_0x55a1f3ab4f40, C4<0>, C4<0>;
L_0x55a1f3ab48f0 .functor XOR 1, L_0x55a1f3ab4440, L_0x55a1f3ab5070, C4<0>, C4<0>;
L_0x55a1f3ab49b0 .functor AND 1, L_0x55a1f3ab4e10, L_0x55a1f3ab4f40, C4<1>, C4<1>;
L_0x55a1f3ab4ac0 .functor AND 1, L_0x55a1f3ab4e10, L_0x55a1f3ab5070, C4<1>, C4<1>;
L_0x55a1f3ab4b80 .functor OR 1, L_0x55a1f3ab49b0, L_0x55a1f3ab4ac0, C4<0>, C4<0>;
L_0x55a1f3ab4c90 .functor AND 1, L_0x55a1f3ab5070, L_0x55a1f3ab4f40, C4<1>, C4<1>;
L_0x55a1f3ab4d00 .functor OR 1, L_0x55a1f3ab4b80, L_0x55a1f3ab4c90, C4<0>, C4<0>;
v0x55a1f2414dc0_0 .net *"_s0", 0 0, L_0x55a1f3ab4440;  1 drivers
v0x55a1f2413140_0 .net *"_s10", 0 0, L_0x55a1f3ab4c90;  1 drivers
v0x55a1f2413220_0 .net *"_s4", 0 0, L_0x55a1f3ab49b0;  1 drivers
v0x55a1f2407590_0 .net *"_s6", 0 0, L_0x55a1f3ab4ac0;  1 drivers
v0x55a1f2407670_0 .net *"_s8", 0 0, L_0x55a1f3ab4b80;  1 drivers
v0x55a1f2410020_0 .net "a", 0 0, L_0x55a1f3ab4e10;  1 drivers
v0x55a1f24100e0_0 .net "b", 0 0, L_0x55a1f3ab4f40;  1 drivers
v0x55a1f240fc40_0 .net "ca", 0 0, L_0x55a1f3ab4d00;  1 drivers
v0x55a1f240fce0_0 .net "cin", 0 0, L_0x55a1f3ab5070;  1 drivers
v0x55a1f2407220_0 .net "sum", 0 0, L_0x55a1f3ab48f0;  1 drivers
S_0x55a1f240d0d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24160f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab51a0 .functor XOR 1, L_0x55a1f3ab5680, L_0x55a1f3ab57b0, C4<0>, C4<0>;
L_0x55a1f3ab5210 .functor XOR 1, L_0x55a1f3ab51a0, L_0x55a1f3ab58e0, C4<0>, C4<0>;
L_0x55a1f3ab5280 .functor AND 1, L_0x55a1f3ab5680, L_0x55a1f3ab57b0, C4<1>, C4<1>;
L_0x55a1f3ab52f0 .functor AND 1, L_0x55a1f3ab5680, L_0x55a1f3ab58e0, C4<1>, C4<1>;
L_0x55a1f3ab53b0 .functor OR 1, L_0x55a1f3ab5280, L_0x55a1f3ab52f0, C4<0>, C4<0>;
L_0x55a1f3ab54c0 .functor AND 1, L_0x55a1f3ab58e0, L_0x55a1f3ab57b0, C4<1>, C4<1>;
L_0x55a1f3ab5570 .functor OR 1, L_0x55a1f3ab53b0, L_0x55a1f3ab54c0, C4<0>, C4<0>;
v0x55a1f240ccf0_0 .net *"_s0", 0 0, L_0x55a1f3ab51a0;  1 drivers
v0x55a1f240cdd0_0 .net *"_s10", 0 0, L_0x55a1f3ab54c0;  1 drivers
v0x55a1f240a180_0 .net *"_s4", 0 0, L_0x55a1f3ab5280;  1 drivers
v0x55a1f240a250_0 .net *"_s6", 0 0, L_0x55a1f3ab52f0;  1 drivers
v0x55a1f2409da0_0 .net *"_s8", 0 0, L_0x55a1f3ab53b0;  1 drivers
v0x55a1f2406df0_0 .net "a", 0 0, L_0x55a1f3ab5680;  1 drivers
v0x55a1f2406eb0_0 .net "b", 0 0, L_0x55a1f3ab57b0;  1 drivers
v0x55a1f240e120_0 .net "ca", 0 0, L_0x55a1f3ab5570;  1 drivers
v0x55a1f240e1c0_0 .net "cin", 0 0, L_0x55a1f3ab58e0;  1 drivers
v0x55a1f240f600_0 .net "sum", 0 0, L_0x55a1f3ab5210;  1 drivers
S_0x55a1f240b1d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24160f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab5a50 .functor XOR 1, L_0x55a1f3ab6020, L_0x55a1f3ab6150, C4<0>, C4<0>;
L_0x55a1f3ab5ac0 .functor XOR 1, L_0x55a1f3ab5a50, L_0x55a1f3ab62d0, C4<0>, C4<0>;
L_0x55a1f3ab5b80 .functor AND 1, L_0x55a1f3ab6020, L_0x55a1f3ab6150, C4<1>, C4<1>;
L_0x55a1f3ab5c90 .functor AND 1, L_0x55a1f3ab6020, L_0x55a1f3ab62d0, C4<1>, C4<1>;
L_0x55a1f3ab5d50 .functor OR 1, L_0x55a1f3ab5b80, L_0x55a1f3ab5c90, C4<0>, C4<0>;
L_0x55a1f3ab5e60 .functor AND 1, L_0x55a1f3ab62d0, L_0x55a1f3ab6150, C4<1>, C4<1>;
L_0x55a1f3ab5f10 .functor OR 1, L_0x55a1f3ab5d50, L_0x55a1f3ab5e60, C4<0>, C4<0>;
v0x55a1f240c600_0 .net *"_s0", 0 0, L_0x55a1f3ab5a50;  1 drivers
v0x55a1f240c6c0_0 .net *"_s10", 0 0, L_0x55a1f3ab5e60;  1 drivers
v0x55a1f2408280_0 .net *"_s4", 0 0, L_0x55a1f3ab5b80;  1 drivers
v0x55a1f2408370_0 .net *"_s6", 0 0, L_0x55a1f3ab5c90;  1 drivers
v0x55a1f24096b0_0 .net *"_s8", 0 0, L_0x55a1f3ab5d50;  1 drivers
v0x55a1f24052d0_0 .net "a", 0 0, L_0x55a1f3ab6020;  1 drivers
v0x55a1f2405390_0 .net "b", 0 0, L_0x55a1f3ab6150;  1 drivers
v0x55a1f2406700_0 .net "ca", 0 0, L_0x55a1f3ab5f10;  1 drivers
v0x55a1f24067c0_0 .net "cin", 0 0, L_0x55a1f3ab62d0;  1 drivers
v0x55a1f37dd310_0 .net "sum", 0 0, L_0x55a1f3ab5ac0;  1 drivers
S_0x55a1f37dc020 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24160f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab6400 .functor XOR 1, L_0x55a1f3ab68a0, L_0x55a1f3ab6a60, C4<0>, C4<0>;
L_0x55a1f3ab6470 .functor XOR 1, L_0x55a1f3ab6400, L_0x55a1f3ab6c20, C4<0>, C4<0>;
L_0x55a1f3ab64e0 .functor AND 1, L_0x55a1f3ab68a0, L_0x55a1f3ab6a60, C4<1>, C4<1>;
L_0x55a1f3ab6550 .functor AND 1, L_0x55a1f3ab68a0, L_0x55a1f3ab6c20, C4<1>, C4<1>;
L_0x55a1f3ab6610 .functor OR 1, L_0x55a1f3ab64e0, L_0x55a1f3ab6550, C4<0>, C4<0>;
L_0x55a1f3ab6720 .functor AND 1, L_0x55a1f3ab6c20, L_0x55a1f3ab6a60, C4<1>, C4<1>;
L_0x55a1f3ab6790 .functor OR 1, L_0x55a1f3ab6610, L_0x55a1f3ab6720, C4<0>, C4<0>;
v0x55a1f37e58f0_0 .net *"_s0", 0 0, L_0x55a1f3ab6400;  1 drivers
v0x55a1f37e59d0_0 .net *"_s10", 0 0, L_0x55a1f3ab6720;  1 drivers
v0x55a1f37e55f0_0 .net *"_s4", 0 0, L_0x55a1f3ab64e0;  1 drivers
v0x55a1f37e56c0_0 .net *"_s6", 0 0, L_0x55a1f3ab6550;  1 drivers
v0x55a1f37e4450_0 .net *"_s8", 0 0, L_0x55a1f3ab6610;  1 drivers
v0x55a1f37e4060_0 .net "a", 0 0, L_0x55a1f3ab68a0;  1 drivers
v0x55a1f37e4120_0 .net "b", 0 0, L_0x55a1f3ab6a60;  1 drivers
v0x55a1f37e2e50_0 .net "ca", 0 0, L_0x55a1f3ab6790;  1 drivers
v0x55a1f37e2ef0_0 .net "cin", 0 0, L_0x55a1f3ab6c20;  1 drivers
v0x55a1f37e2b10_0 .net "sum", 0 0, L_0x55a1f3ab6470;  1 drivers
S_0x55a1f37d0ba0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f24bbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f37101b0_0 .net "a", 31 0, L_0x55a1f3acdb80;  1 drivers
v0x55a1f37102b0_0 .net "b", 31 0, L_0x55a1f3acdc70;  1 drivers
v0x55a1f370fdd0_0 .net "ca", 31 0, L_0x55a1f3acd9f0;  1 drivers
v0x55a1f370fe90_0 .net "cin", 31 0, L_0x55a1f3acdd60;  1 drivers
v0x55a1f370d260_0 .net "sum", 31 0, L_0x55a1f3acd8b0;  1 drivers
L_0x55a1f3ac2b10 .part L_0x55a1f3acdb80, 0, 16;
L_0x55a1f3ac2bb0 .part L_0x55a1f3acdc70, 0, 16;
L_0x55a1f3ac2c50 .part L_0x55a1f3acdd60, 0, 16;
L_0x55a1f3acd5a0 .part L_0x55a1f3acdb80, 16, 16;
L_0x55a1f3acd690 .part L_0x55a1f3acdc70, 16, 16;
L_0x55a1f3acd780 .part L_0x55a1f3acdd60, 16, 16;
L_0x55a1f3acd8b0 .concat8 [ 16 16 0 0], L_0x55a1f3ac2810, L_0x55a1f3acd2a0;
L_0x55a1f3acd9f0 .concat8 [ 16 16 0 0], L_0x55a1f3ac28b0, L_0x55a1f3acd340;
S_0x55a1f37da470 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f37d0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f37718f0_0 .net "a", 15 0, L_0x55a1f3ac2b10;  1 drivers
v0x55a1f37719f0_0 .net "b", 15 0, L_0x55a1f3ac2bb0;  1 drivers
v0x55a1f377a3c0_0 .net "ca", 15 0, L_0x55a1f3ac28b0;  1 drivers
v0x55a1f377a480_0 .net "cin", 15 0, L_0x55a1f3ac2c50;  1 drivers
v0x55a1f3779fe0_0 .net "sum", 15 0, L_0x55a1f3ac2810;  1 drivers
L_0x55a1f3aba620 .part L_0x55a1f3ac2b10, 0, 4;
L_0x55a1f3aba6c0 .part L_0x55a1f3ac2bb0, 0, 4;
L_0x55a1f3aba760 .part L_0x55a1f3ac2c50, 0, 4;
L_0x55a1f3abcfb0 .part L_0x55a1f3ac2b10, 4, 4;
L_0x55a1f3abd0a0 .part L_0x55a1f3ac2bb0, 4, 4;
L_0x55a1f3abd190 .part L_0x55a1f3ac2c50, 4, 4;
L_0x55a1f3abfa70 .part L_0x55a1f3ac2b10, 8, 4;
L_0x55a1f3abfb10 .part L_0x55a1f3ac2bb0, 8, 4;
L_0x55a1f3abfc00 .part L_0x55a1f3ac2c50, 8, 4;
L_0x55a1f3ac2410 .part L_0x55a1f3ac2b10, 12, 4;
L_0x55a1f3ac2540 .part L_0x55a1f3ac2bb0, 12, 4;
L_0x55a1f3ac2670 .part L_0x55a1f3ac2c50, 12, 4;
L_0x55a1f3ac2810 .concat8 [ 4 4 4 4], L_0x55a1f3aba410, L_0x55a1f3abcda0, L_0x55a1f3abf860, L_0x55a1f3ac2200;
L_0x55a1f3ac28b0 .concat8 [ 4 4 4 4], L_0x55a1f3aba4b0, L_0x55a1f3abce40, L_0x55a1f3abf900, L_0x55a1f3ac22a0;
S_0x55a1f37da170 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f37da470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f37bb4e0_0 .net "a", 3 0, L_0x55a1f3aba620;  1 drivers
v0x55a1f37bb5e0_0 .net "b", 3 0, L_0x55a1f3aba6c0;  1 drivers
v0x55a1f37ba2a0_0 .net "ca", 3 0, L_0x55a1f3aba4b0;  1 drivers
v0x55a1f37ba360_0 .net "cin", 3 0, L_0x55a1f3aba760;  1 drivers
v0x55a1f37c3b70_0 .net "sum", 3 0, L_0x55a1f3aba410;  1 drivers
L_0x55a1f3ab83d0 .part L_0x55a1f3aba620, 0, 1;
L_0x55a1f3ab8500 .part L_0x55a1f3aba6c0, 0, 1;
L_0x55a1f3ab8630 .part L_0x55a1f3aba760, 0, 1;
L_0x55a1f3ab8c40 .part L_0x55a1f3aba620, 1, 1;
L_0x55a1f3ab8d70 .part L_0x55a1f3aba6c0, 1, 1;
L_0x55a1f3ab8ea0 .part L_0x55a1f3aba760, 1, 1;
L_0x55a1f3ab95e0 .part L_0x55a1f3aba620, 2, 1;
L_0x55a1f3ab9710 .part L_0x55a1f3aba6c0, 2, 1;
L_0x55a1f3ab9890 .part L_0x55a1f3aba760, 2, 1;
L_0x55a1f3ab9e60 .part L_0x55a1f3aba620, 3, 1;
L_0x55a1f3aba020 .part L_0x55a1f3aba6c0, 3, 1;
L_0x55a1f3aba1e0 .part L_0x55a1f3aba760, 3, 1;
L_0x55a1f3aba410 .concat8 [ 1 1 1 1], L_0x55a1f3ab6de0, L_0x55a1f3ab87d0, L_0x55a1f3ab9080, L_0x55a1f3ab9a30;
L_0x55a1f3aba4b0 .concat8 [ 1 1 1 1], L_0x55a1f3ab82c0, L_0x55a1f3ab8b30, L_0x55a1f3ab94d0, L_0x55a1f3ab9d50;
S_0x55a1f37d8fd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f37da170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab73f0 .functor XOR 1, L_0x55a1f3ab83d0, L_0x55a1f3ab8500, C4<0>, C4<0>;
L_0x55a1f3ab6de0 .functor XOR 1, L_0x55a1f3ab73f0, L_0x55a1f3ab8630, C4<0>, C4<0>;
L_0x55a1f3ab7f70 .functor AND 1, L_0x55a1f3ab83d0, L_0x55a1f3ab8500, C4<1>, C4<1>;
L_0x55a1f3ab8080 .functor AND 1, L_0x55a1f3ab83d0, L_0x55a1f3ab8630, C4<1>, C4<1>;
L_0x55a1f3ab8140 .functor OR 1, L_0x55a1f3ab7f70, L_0x55a1f3ab8080, C4<0>, C4<0>;
L_0x55a1f3ab8250 .functor AND 1, L_0x55a1f3ab8630, L_0x55a1f3ab8500, C4<1>, C4<1>;
L_0x55a1f3ab82c0 .functor OR 1, L_0x55a1f3ab8140, L_0x55a1f3ab8250, C4<0>, C4<0>;
v0x55a1f37d8be0_0 .net *"_s0", 0 0, L_0x55a1f3ab73f0;  1 drivers
v0x55a1f37d8ca0_0 .net *"_s10", 0 0, L_0x55a1f3ab8250;  1 drivers
v0x55a1f37d79d0_0 .net *"_s4", 0 0, L_0x55a1f3ab7f70;  1 drivers
v0x55a1f37d7ac0_0 .net *"_s6", 0 0, L_0x55a1f3ab8080;  1 drivers
v0x55a1f37d75e0_0 .net *"_s8", 0 0, L_0x55a1f3ab8140;  1 drivers
v0x55a1f37d0780_0 .net "a", 0 0, L_0x55a1f3ab83d0;  1 drivers
v0x55a1f37d0840_0 .net "b", 0 0, L_0x55a1f3ab8500;  1 drivers
v0x55a1f37d63d0_0 .net "ca", 0 0, L_0x55a1f3ab82c0;  1 drivers
v0x55a1f37d6470_0 .net "cin", 0 0, L_0x55a1f3ab8630;  1 drivers
v0x55a1f37d6090_0 .net "sum", 0 0, L_0x55a1f3ab6de0;  1 drivers
S_0x55a1f37d4dd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f37da170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab8760 .functor XOR 1, L_0x55a1f3ab8c40, L_0x55a1f3ab8d70, C4<0>, C4<0>;
L_0x55a1f3ab87d0 .functor XOR 1, L_0x55a1f3ab8760, L_0x55a1f3ab8ea0, C4<0>, C4<0>;
L_0x55a1f3ab8840 .functor AND 1, L_0x55a1f3ab8c40, L_0x55a1f3ab8d70, C4<1>, C4<1>;
L_0x55a1f3ab88b0 .functor AND 1, L_0x55a1f3ab8c40, L_0x55a1f3ab8ea0, C4<1>, C4<1>;
L_0x55a1f3ab8970 .functor OR 1, L_0x55a1f3ab8840, L_0x55a1f3ab88b0, C4<0>, C4<0>;
L_0x55a1f3ab8a80 .functor AND 1, L_0x55a1f3ab8ea0, L_0x55a1f3ab8d70, C4<1>, C4<1>;
L_0x55a1f3ab8b30 .functor OR 1, L_0x55a1f3ab8970, L_0x55a1f3ab8a80, C4<0>, C4<0>;
v0x55a1f37d49e0_0 .net *"_s0", 0 0, L_0x55a1f3ab8760;  1 drivers
v0x55a1f37d4aa0_0 .net *"_s10", 0 0, L_0x55a1f3ab8a80;  1 drivers
v0x55a1f37d37d0_0 .net *"_s4", 0 0, L_0x55a1f3ab8840;  1 drivers
v0x55a1f37d38c0_0 .net *"_s6", 0 0, L_0x55a1f3ab88b0;  1 drivers
v0x55a1f37d33e0_0 .net *"_s8", 0 0, L_0x55a1f3ab8970;  1 drivers
v0x55a1f37d21d0_0 .net "a", 0 0, L_0x55a1f3ab8c40;  1 drivers
v0x55a1f37d2290_0 .net "b", 0 0, L_0x55a1f3ab8d70;  1 drivers
v0x55a1f37c6960_0 .net "ca", 0 0, L_0x55a1f3ab8b30;  1 drivers
v0x55a1f37c6a20_0 .net "cin", 0 0, L_0x55a1f3ab8ea0;  1 drivers
v0x55a1f37c57d0_0 .net "sum", 0 0, L_0x55a1f3ab87d0;  1 drivers
S_0x55a1f37ceff0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f37da170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab9010 .functor XOR 1, L_0x55a1f3ab95e0, L_0x55a1f3ab9710, C4<0>, C4<0>;
L_0x55a1f3ab9080 .functor XOR 1, L_0x55a1f3ab9010, L_0x55a1f3ab9890, C4<0>, C4<0>;
L_0x55a1f3ab9140 .functor AND 1, L_0x55a1f3ab95e0, L_0x55a1f3ab9710, C4<1>, C4<1>;
L_0x55a1f3ab9250 .functor AND 1, L_0x55a1f3ab95e0, L_0x55a1f3ab9890, C4<1>, C4<1>;
L_0x55a1f3ab9310 .functor OR 1, L_0x55a1f3ab9140, L_0x55a1f3ab9250, C4<0>, C4<0>;
L_0x55a1f3ab9420 .functor AND 1, L_0x55a1f3ab9890, L_0x55a1f3ab9710, C4<1>, C4<1>;
L_0x55a1f3ab94d0 .functor OR 1, L_0x55a1f3ab9310, L_0x55a1f3ab9420, C4<0>, C4<0>;
v0x55a1f37cecf0_0 .net *"_s0", 0 0, L_0x55a1f3ab9010;  1 drivers
v0x55a1f37cedb0_0 .net *"_s10", 0 0, L_0x55a1f3ab9420;  1 drivers
v0x55a1f37cdb50_0 .net *"_s4", 0 0, L_0x55a1f3ab9140;  1 drivers
v0x55a1f37cdc40_0 .net *"_s6", 0 0, L_0x55a1f3ab9250;  1 drivers
v0x55a1f37cd760_0 .net *"_s8", 0 0, L_0x55a1f3ab9310;  1 drivers
v0x55a1f37cc550_0 .net "a", 0 0, L_0x55a1f3ab95e0;  1 drivers
v0x55a1f37cc610_0 .net "b", 0 0, L_0x55a1f3ab9710;  1 drivers
v0x55a1f37cc160_0 .net "ca", 0 0, L_0x55a1f3ab94d0;  1 drivers
v0x55a1f37cc200_0 .net "cin", 0 0, L_0x55a1f3ab9890;  1 drivers
v0x55a1f37c53b0_0 .net "sum", 0 0, L_0x55a1f3ab9080;  1 drivers
S_0x55a1f37caf50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f37da170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ab99c0 .functor XOR 1, L_0x55a1f3ab9e60, L_0x55a1f3aba020, C4<0>, C4<0>;
L_0x55a1f3ab9a30 .functor XOR 1, L_0x55a1f3ab99c0, L_0x55a1f3aba1e0, C4<0>, C4<0>;
L_0x55a1f3ab9aa0 .functor AND 1, L_0x55a1f3ab9e60, L_0x55a1f3aba020, C4<1>, C4<1>;
L_0x55a1f3ab9b10 .functor AND 1, L_0x55a1f3ab9e60, L_0x55a1f3aba1e0, C4<1>, C4<1>;
L_0x55a1f3ab9bd0 .functor OR 1, L_0x55a1f3ab9aa0, L_0x55a1f3ab9b10, C4<0>, C4<0>;
L_0x55a1f3ab9ce0 .functor AND 1, L_0x55a1f3aba1e0, L_0x55a1f3aba020, C4<1>, C4<1>;
L_0x55a1f3ab9d50 .functor OR 1, L_0x55a1f3ab9bd0, L_0x55a1f3ab9ce0, C4<0>, C4<0>;
v0x55a1f37cab60_0 .net *"_s0", 0 0, L_0x55a1f3ab99c0;  1 drivers
v0x55a1f37cac40_0 .net *"_s10", 0 0, L_0x55a1f3ab9ce0;  1 drivers
v0x55a1f37c9950_0 .net *"_s4", 0 0, L_0x55a1f3ab9aa0;  1 drivers
v0x55a1f37c9a10_0 .net *"_s6", 0 0, L_0x55a1f3ab9b10;  1 drivers
v0x55a1f37c9560_0 .net *"_s8", 0 0, L_0x55a1f3ab9bd0;  1 drivers
v0x55a1f37c8350_0 .net "a", 0 0, L_0x55a1f3ab9e60;  1 drivers
v0x55a1f37c8410_0 .net "b", 0 0, L_0x55a1f3aba020;  1 drivers
v0x55a1f37c7f60_0 .net "ca", 0 0, L_0x55a1f3ab9d50;  1 drivers
v0x55a1f37c8000_0 .net "cin", 0 0, L_0x55a1f3aba1e0;  1 drivers
v0x55a1f37c6e00_0 .net "sum", 0 0, L_0x55a1f3ab9a30;  1 drivers
S_0x55a1f37c3870 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f37da470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f37a4be0_0 .net "a", 3 0, L_0x55a1f3abcfb0;  1 drivers
v0x55a1f37a4ce0_0 .net "b", 3 0, L_0x55a1f3abd0a0;  1 drivers
v0x55a1f37a39a0_0 .net "ca", 3 0, L_0x55a1f3abce40;  1 drivers
v0x55a1f37a3a60_0 .net "cin", 3 0, L_0x55a1f3abd190;  1 drivers
v0x55a1f37ad270_0 .net "sum", 3 0, L_0x55a1f3abcda0;  1 drivers
L_0x55a1f3abad60 .part L_0x55a1f3abcfb0, 0, 1;
L_0x55a1f3abae90 .part L_0x55a1f3abd0a0, 0, 1;
L_0x55a1f3abafc0 .part L_0x55a1f3abd190, 0, 1;
L_0x55a1f3abb5d0 .part L_0x55a1f3abcfb0, 1, 1;
L_0x55a1f3abb700 .part L_0x55a1f3abd0a0, 1, 1;
L_0x55a1f3abb830 .part L_0x55a1f3abd190, 1, 1;
L_0x55a1f3abbf70 .part L_0x55a1f3abcfb0, 2, 1;
L_0x55a1f3abc0a0 .part L_0x55a1f3abd0a0, 2, 1;
L_0x55a1f3abc220 .part L_0x55a1f3abd190, 2, 1;
L_0x55a1f3abc7f0 .part L_0x55a1f3abcfb0, 3, 1;
L_0x55a1f3abc9b0 .part L_0x55a1f3abd0a0, 3, 1;
L_0x55a1f3abcb70 .part L_0x55a1f3abd190, 3, 1;
L_0x55a1f3abcda0 .concat8 [ 1 1 1 1], L_0x55a1f3aba800, L_0x55a1f3abb160, L_0x55a1f3abba10, L_0x55a1f3abc3c0;
L_0x55a1f3abce40 .concat8 [ 1 1 1 1], L_0x55a1f3abac50, L_0x55a1f3abb4c0, L_0x55a1f3abbe60, L_0x55a1f3abc6e0;
S_0x55a1f37c26d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f37c3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aba3a0 .functor XOR 1, L_0x55a1f3abad60, L_0x55a1f3abae90, C4<0>, C4<0>;
L_0x55a1f3aba800 .functor XOR 1, L_0x55a1f3aba3a0, L_0x55a1f3abafc0, C4<0>, C4<0>;
L_0x55a1f3aba8c0 .functor AND 1, L_0x55a1f3abad60, L_0x55a1f3abae90, C4<1>, C4<1>;
L_0x55a1f3aba9d0 .functor AND 1, L_0x55a1f3abad60, L_0x55a1f3abafc0, C4<1>, C4<1>;
L_0x55a1f3abaa90 .functor OR 1, L_0x55a1f3aba8c0, L_0x55a1f3aba9d0, C4<0>, C4<0>;
L_0x55a1f3ababa0 .functor AND 1, L_0x55a1f3abafc0, L_0x55a1f3abae90, C4<1>, C4<1>;
L_0x55a1f3abac50 .functor OR 1, L_0x55a1f3abaa90, L_0x55a1f3ababa0, C4<0>, C4<0>;
v0x55a1f37c22e0_0 .net *"_s0", 0 0, L_0x55a1f3aba3a0;  1 drivers
v0x55a1f37c23a0_0 .net *"_s10", 0 0, L_0x55a1f3ababa0;  1 drivers
v0x55a1f37c10d0_0 .net *"_s4", 0 0, L_0x55a1f3aba8c0;  1 drivers
v0x55a1f37c11c0_0 .net *"_s6", 0 0, L_0x55a1f3aba9d0;  1 drivers
v0x55a1f37c0ce0_0 .net *"_s8", 0 0, L_0x55a1f3abaa90;  1 drivers
v0x55a1f37b9e80_0 .net "a", 0 0, L_0x55a1f3abad60;  1 drivers
v0x55a1f37b9f40_0 .net "b", 0 0, L_0x55a1f3abae90;  1 drivers
v0x55a1f37bfad0_0 .net "ca", 0 0, L_0x55a1f3abac50;  1 drivers
v0x55a1f37bfb70_0 .net "cin", 0 0, L_0x55a1f3abafc0;  1 drivers
v0x55a1f37bf790_0 .net "sum", 0 0, L_0x55a1f3aba800;  1 drivers
S_0x55a1f37be4d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f37c3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abb0f0 .functor XOR 1, L_0x55a1f3abb5d0, L_0x55a1f3abb700, C4<0>, C4<0>;
L_0x55a1f3abb160 .functor XOR 1, L_0x55a1f3abb0f0, L_0x55a1f3abb830, C4<0>, C4<0>;
L_0x55a1f3abb1d0 .functor AND 1, L_0x55a1f3abb5d0, L_0x55a1f3abb700, C4<1>, C4<1>;
L_0x55a1f3abb240 .functor AND 1, L_0x55a1f3abb5d0, L_0x55a1f3abb830, C4<1>, C4<1>;
L_0x55a1f3abb300 .functor OR 1, L_0x55a1f3abb1d0, L_0x55a1f3abb240, C4<0>, C4<0>;
L_0x55a1f3abb410 .functor AND 1, L_0x55a1f3abb830, L_0x55a1f3abb700, C4<1>, C4<1>;
L_0x55a1f3abb4c0 .functor OR 1, L_0x55a1f3abb300, L_0x55a1f3abb410, C4<0>, C4<0>;
v0x55a1f37be0e0_0 .net *"_s0", 0 0, L_0x55a1f3abb0f0;  1 drivers
v0x55a1f37be1a0_0 .net *"_s10", 0 0, L_0x55a1f3abb410;  1 drivers
v0x55a1f37bced0_0 .net *"_s4", 0 0, L_0x55a1f3abb1d0;  1 drivers
v0x55a1f37bcf90_0 .net *"_s6", 0 0, L_0x55a1f3abb240;  1 drivers
v0x55a1f37bcae0_0 .net *"_s8", 0 0, L_0x55a1f3abb300;  1 drivers
v0x55a1f37bb8d0_0 .net "a", 0 0, L_0x55a1f3abb5d0;  1 drivers
v0x55a1f37bb990_0 .net "b", 0 0, L_0x55a1f3abb700;  1 drivers
v0x55a1f37b0060_0 .net "ca", 0 0, L_0x55a1f3abb4c0;  1 drivers
v0x55a1f37b0100_0 .net "cin", 0 0, L_0x55a1f3abb830;  1 drivers
v0x55a1f37aeed0_0 .net "sum", 0 0, L_0x55a1f3abb160;  1 drivers
S_0x55a1f37b86f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f37c3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abb9a0 .functor XOR 1, L_0x55a1f3abbf70, L_0x55a1f3abc0a0, C4<0>, C4<0>;
L_0x55a1f3abba10 .functor XOR 1, L_0x55a1f3abb9a0, L_0x55a1f3abc220, C4<0>, C4<0>;
L_0x55a1f3abbad0 .functor AND 1, L_0x55a1f3abbf70, L_0x55a1f3abc0a0, C4<1>, C4<1>;
L_0x55a1f3abbbe0 .functor AND 1, L_0x55a1f3abbf70, L_0x55a1f3abc220, C4<1>, C4<1>;
L_0x55a1f3abbca0 .functor OR 1, L_0x55a1f3abbad0, L_0x55a1f3abbbe0, C4<0>, C4<0>;
L_0x55a1f3abbdb0 .functor AND 1, L_0x55a1f3abc220, L_0x55a1f3abc0a0, C4<1>, C4<1>;
L_0x55a1f3abbe60 .functor OR 1, L_0x55a1f3abbca0, L_0x55a1f3abbdb0, C4<0>, C4<0>;
v0x55a1f37b83f0_0 .net *"_s0", 0 0, L_0x55a1f3abb9a0;  1 drivers
v0x55a1f37b8490_0 .net *"_s10", 0 0, L_0x55a1f3abbdb0;  1 drivers
v0x55a1f37b7250_0 .net *"_s4", 0 0, L_0x55a1f3abbad0;  1 drivers
v0x55a1f37b7320_0 .net *"_s6", 0 0, L_0x55a1f3abbbe0;  1 drivers
v0x55a1f37b6e60_0 .net *"_s8", 0 0, L_0x55a1f3abbca0;  1 drivers
v0x55a1f37b6f40_0 .net "a", 0 0, L_0x55a1f3abbf70;  1 drivers
v0x55a1f37b5c50_0 .net "b", 0 0, L_0x55a1f3abc0a0;  1 drivers
v0x55a1f37b5d10_0 .net "ca", 0 0, L_0x55a1f3abbe60;  1 drivers
v0x55a1f37b5860_0 .net "cin", 0 0, L_0x55a1f3abc220;  1 drivers
v0x55a1f37aea00_0 .net "sum", 0 0, L_0x55a1f3abba10;  1 drivers
S_0x55a1f37b4650 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f37c3870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abc350 .functor XOR 1, L_0x55a1f3abc7f0, L_0x55a1f3abc9b0, C4<0>, C4<0>;
L_0x55a1f3abc3c0 .functor XOR 1, L_0x55a1f3abc350, L_0x55a1f3abcb70, C4<0>, C4<0>;
L_0x55a1f3abc430 .functor AND 1, L_0x55a1f3abc7f0, L_0x55a1f3abc9b0, C4<1>, C4<1>;
L_0x55a1f3abc4a0 .functor AND 1, L_0x55a1f3abc7f0, L_0x55a1f3abcb70, C4<1>, C4<1>;
L_0x55a1f3abc560 .functor OR 1, L_0x55a1f3abc430, L_0x55a1f3abc4a0, C4<0>, C4<0>;
L_0x55a1f3abc670 .functor AND 1, L_0x55a1f3abcb70, L_0x55a1f3abc9b0, C4<1>, C4<1>;
L_0x55a1f3abc6e0 .functor OR 1, L_0x55a1f3abc560, L_0x55a1f3abc670, C4<0>, C4<0>;
v0x55a1f37b4260_0 .net *"_s0", 0 0, L_0x55a1f3abc350;  1 drivers
v0x55a1f37b4340_0 .net *"_s10", 0 0, L_0x55a1f3abc670;  1 drivers
v0x55a1f37b3050_0 .net *"_s4", 0 0, L_0x55a1f3abc430;  1 drivers
v0x55a1f37b3120_0 .net *"_s6", 0 0, L_0x55a1f3abc4a0;  1 drivers
v0x55a1f37b2c60_0 .net *"_s8", 0 0, L_0x55a1f3abc560;  1 drivers
v0x55a1f37b2d40_0 .net "a", 0 0, L_0x55a1f3abc7f0;  1 drivers
v0x55a1f37b1a50_0 .net "b", 0 0, L_0x55a1f3abc9b0;  1 drivers
v0x55a1f37b1b10_0 .net "ca", 0 0, L_0x55a1f3abc6e0;  1 drivers
v0x55a1f37b1660_0 .net "cin", 0 0, L_0x55a1f3abcb70;  1 drivers
v0x55a1f37b0450_0 .net "sum", 0 0, L_0x55a1f3abc3c0;  1 drivers
S_0x55a1f37acf70 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f37da470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f378e3e0_0 .net "a", 3 0, L_0x55a1f3abfa70;  1 drivers
v0x55a1f378e4e0_0 .net "b", 3 0, L_0x55a1f3abfb10;  1 drivers
v0x55a1f378d1a0_0 .net "ca", 3 0, L_0x55a1f3abf900;  1 drivers
v0x55a1f378d260_0 .net "cin", 3 0, L_0x55a1f3abfc00;  1 drivers
v0x55a1f3796940_0 .net "sum", 3 0, L_0x55a1f3abf860;  1 drivers
L_0x55a1f3abd820 .part L_0x55a1f3abfa70, 0, 1;
L_0x55a1f3abd950 .part L_0x55a1f3abfb10, 0, 1;
L_0x55a1f3abda80 .part L_0x55a1f3abfc00, 0, 1;
L_0x55a1f3abe090 .part L_0x55a1f3abfa70, 1, 1;
L_0x55a1f3abe1c0 .part L_0x55a1f3abfb10, 1, 1;
L_0x55a1f3abe2f0 .part L_0x55a1f3abfc00, 1, 1;
L_0x55a1f3abea30 .part L_0x55a1f3abfa70, 2, 1;
L_0x55a1f3abeb60 .part L_0x55a1f3abfb10, 2, 1;
L_0x55a1f3abece0 .part L_0x55a1f3abfc00, 2, 1;
L_0x55a1f3abf2b0 .part L_0x55a1f3abfa70, 3, 1;
L_0x55a1f3abf470 .part L_0x55a1f3abfb10, 3, 1;
L_0x55a1f3abf630 .part L_0x55a1f3abfc00, 3, 1;
L_0x55a1f3abf860 .concat8 [ 1 1 1 1], L_0x55a1f3abd2c0, L_0x55a1f3abdc20, L_0x55a1f3abe4d0, L_0x55a1f3abee80;
L_0x55a1f3abf900 .concat8 [ 1 1 1 1], L_0x55a1f3abd710, L_0x55a1f3abdf80, L_0x55a1f3abe920, L_0x55a1f3abf1a0;
S_0x55a1f37abdd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f37acf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abcd30 .functor XOR 1, L_0x55a1f3abd820, L_0x55a1f3abd950, C4<0>, C4<0>;
L_0x55a1f3abd2c0 .functor XOR 1, L_0x55a1f3abcd30, L_0x55a1f3abda80, C4<0>, C4<0>;
L_0x55a1f3abd380 .functor AND 1, L_0x55a1f3abd820, L_0x55a1f3abd950, C4<1>, C4<1>;
L_0x55a1f3abd490 .functor AND 1, L_0x55a1f3abd820, L_0x55a1f3abda80, C4<1>, C4<1>;
L_0x55a1f3abd550 .functor OR 1, L_0x55a1f3abd380, L_0x55a1f3abd490, C4<0>, C4<0>;
L_0x55a1f3abd660 .functor AND 1, L_0x55a1f3abda80, L_0x55a1f3abd950, C4<1>, C4<1>;
L_0x55a1f3abd710 .functor OR 1, L_0x55a1f3abd550, L_0x55a1f3abd660, C4<0>, C4<0>;
v0x55a1f37ab9e0_0 .net *"_s0", 0 0, L_0x55a1f3abcd30;  1 drivers
v0x55a1f37aba80_0 .net *"_s10", 0 0, L_0x55a1f3abd660;  1 drivers
v0x55a1f37aa7d0_0 .net *"_s4", 0 0, L_0x55a1f3abd380;  1 drivers
v0x55a1f37aa8c0_0 .net *"_s6", 0 0, L_0x55a1f3abd490;  1 drivers
v0x55a1f37aa3e0_0 .net *"_s8", 0 0, L_0x55a1f3abd550;  1 drivers
v0x55a1f37aa4c0_0 .net "a", 0 0, L_0x55a1f3abd820;  1 drivers
v0x55a1f37a3580_0 .net "b", 0 0, L_0x55a1f3abd950;  1 drivers
v0x55a1f37a3640_0 .net "ca", 0 0, L_0x55a1f3abd710;  1 drivers
v0x55a1f37a91d0_0 .net "cin", 0 0, L_0x55a1f3abda80;  1 drivers
v0x55a1f37a8de0_0 .net "sum", 0 0, L_0x55a1f3abd2c0;  1 drivers
S_0x55a1f37a7bd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f37acf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abdbb0 .functor XOR 1, L_0x55a1f3abe090, L_0x55a1f3abe1c0, C4<0>, C4<0>;
L_0x55a1f3abdc20 .functor XOR 1, L_0x55a1f3abdbb0, L_0x55a1f3abe2f0, C4<0>, C4<0>;
L_0x55a1f3abdc90 .functor AND 1, L_0x55a1f3abe090, L_0x55a1f3abe1c0, C4<1>, C4<1>;
L_0x55a1f3abdd00 .functor AND 1, L_0x55a1f3abe090, L_0x55a1f3abe2f0, C4<1>, C4<1>;
L_0x55a1f3abddc0 .functor OR 1, L_0x55a1f3abdc90, L_0x55a1f3abdd00, C4<0>, C4<0>;
L_0x55a1f3abded0 .functor AND 1, L_0x55a1f3abe2f0, L_0x55a1f3abe1c0, C4<1>, C4<1>;
L_0x55a1f3abdf80 .functor OR 1, L_0x55a1f3abddc0, L_0x55a1f3abded0, C4<0>, C4<0>;
v0x55a1f37a77e0_0 .net *"_s0", 0 0, L_0x55a1f3abdbb0;  1 drivers
v0x55a1f37a78c0_0 .net *"_s10", 0 0, L_0x55a1f3abded0;  1 drivers
v0x55a1f37a65d0_0 .net *"_s4", 0 0, L_0x55a1f3abdc90;  1 drivers
v0x55a1f37a66a0_0 .net *"_s6", 0 0, L_0x55a1f3abdd00;  1 drivers
v0x55a1f37a61e0_0 .net *"_s8", 0 0, L_0x55a1f3abddc0;  1 drivers
v0x55a1f37a62c0_0 .net "a", 0 0, L_0x55a1f3abe090;  1 drivers
v0x55a1f37a4fd0_0 .net "b", 0 0, L_0x55a1f3abe1c0;  1 drivers
v0x55a1f37a5090_0 .net "ca", 0 0, L_0x55a1f3abdf80;  1 drivers
v0x55a1f3799760_0 .net "cin", 0 0, L_0x55a1f3abe2f0;  1 drivers
v0x55a1f3798520_0 .net "sum", 0 0, L_0x55a1f3abdc20;  1 drivers
S_0x55a1f37a1df0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f37acf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abe460 .functor XOR 1, L_0x55a1f3abea30, L_0x55a1f3abeb60, C4<0>, C4<0>;
L_0x55a1f3abe4d0 .functor XOR 1, L_0x55a1f3abe460, L_0x55a1f3abece0, C4<0>, C4<0>;
L_0x55a1f3abe590 .functor AND 1, L_0x55a1f3abea30, L_0x55a1f3abeb60, C4<1>, C4<1>;
L_0x55a1f3abe6a0 .functor AND 1, L_0x55a1f3abea30, L_0x55a1f3abece0, C4<1>, C4<1>;
L_0x55a1f3abe760 .functor OR 1, L_0x55a1f3abe590, L_0x55a1f3abe6a0, C4<0>, C4<0>;
L_0x55a1f3abe870 .functor AND 1, L_0x55a1f3abece0, L_0x55a1f3abeb60, C4<1>, C4<1>;
L_0x55a1f3abe920 .functor OR 1, L_0x55a1f3abe760, L_0x55a1f3abe870, C4<0>, C4<0>;
v0x55a1f37a1af0_0 .net *"_s0", 0 0, L_0x55a1f3abe460;  1 drivers
v0x55a1f37a1bb0_0 .net *"_s10", 0 0, L_0x55a1f3abe870;  1 drivers
v0x55a1f37a0950_0 .net *"_s4", 0 0, L_0x55a1f3abe590;  1 drivers
v0x55a1f37a0a40_0 .net *"_s6", 0 0, L_0x55a1f3abe6a0;  1 drivers
v0x55a1f37a0560_0 .net *"_s8", 0 0, L_0x55a1f3abe760;  1 drivers
v0x55a1f379f350_0 .net "a", 0 0, L_0x55a1f3abea30;  1 drivers
v0x55a1f379f410_0 .net "b", 0 0, L_0x55a1f3abeb60;  1 drivers
v0x55a1f379ef60_0 .net "ca", 0 0, L_0x55a1f3abe920;  1 drivers
v0x55a1f379f020_0 .net "cin", 0 0, L_0x55a1f3abece0;  1 drivers
v0x55a1f37981b0_0 .net "sum", 0 0, L_0x55a1f3abe4d0;  1 drivers
S_0x55a1f379dd50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f37acf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abee10 .functor XOR 1, L_0x55a1f3abf2b0, L_0x55a1f3abf470, C4<0>, C4<0>;
L_0x55a1f3abee80 .functor XOR 1, L_0x55a1f3abee10, L_0x55a1f3abf630, C4<0>, C4<0>;
L_0x55a1f3abeef0 .functor AND 1, L_0x55a1f3abf2b0, L_0x55a1f3abf470, C4<1>, C4<1>;
L_0x55a1f3abef60 .functor AND 1, L_0x55a1f3abf2b0, L_0x55a1f3abf630, C4<1>, C4<1>;
L_0x55a1f3abf020 .functor OR 1, L_0x55a1f3abeef0, L_0x55a1f3abef60, C4<0>, C4<0>;
L_0x55a1f3abf130 .functor AND 1, L_0x55a1f3abf630, L_0x55a1f3abf470, C4<1>, C4<1>;
L_0x55a1f3abf1a0 .functor OR 1, L_0x55a1f3abf020, L_0x55a1f3abf130, C4<0>, C4<0>;
v0x55a1f379d960_0 .net *"_s0", 0 0, L_0x55a1f3abee10;  1 drivers
v0x55a1f379da40_0 .net *"_s10", 0 0, L_0x55a1f3abf130;  1 drivers
v0x55a1f379c750_0 .net *"_s4", 0 0, L_0x55a1f3abeef0;  1 drivers
v0x55a1f379c820_0 .net *"_s6", 0 0, L_0x55a1f3abef60;  1 drivers
v0x55a1f379c360_0 .net *"_s8", 0 0, L_0x55a1f3abf020;  1 drivers
v0x55a1f379b150_0 .net "a", 0 0, L_0x55a1f3abf2b0;  1 drivers
v0x55a1f379b210_0 .net "b", 0 0, L_0x55a1f3abf470;  1 drivers
v0x55a1f379ad60_0 .net "ca", 0 0, L_0x55a1f3abf1a0;  1 drivers
v0x55a1f379ae00_0 .net "cin", 0 0, L_0x55a1f3abf630;  1 drivers
v0x55a1f3799c00_0 .net "sum", 0 0, L_0x55a1f3abee80;  1 drivers
S_0x55a1f3796640 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f37da470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3780360_0 .net "a", 3 0, L_0x55a1f3ac2410;  1 drivers
v0x55a1f3780440_0 .net "b", 3 0, L_0x55a1f3ac2540;  1 drivers
v0x55a1f377c040_0 .net "ca", 3 0, L_0x55a1f3ac22a0;  1 drivers
v0x55a1f377c100_0 .net "cin", 3 0, L_0x55a1f3ac2670;  1 drivers
v0x55a1f377d3d0_0 .net "sum", 3 0, L_0x55a1f3ac2200;  1 drivers
L_0x55a1f3ac01c0 .part L_0x55a1f3ac2410, 0, 1;
L_0x55a1f3ac02f0 .part L_0x55a1f3ac2540, 0, 1;
L_0x55a1f3ac0420 .part L_0x55a1f3ac2670, 0, 1;
L_0x55a1f3ac0a30 .part L_0x55a1f3ac2410, 1, 1;
L_0x55a1f3ac0b60 .part L_0x55a1f3ac2540, 1, 1;
L_0x55a1f3ac0c90 .part L_0x55a1f3ac2670, 1, 1;
L_0x55a1f3ac13d0 .part L_0x55a1f3ac2410, 2, 1;
L_0x55a1f3ac1500 .part L_0x55a1f3ac2540, 2, 1;
L_0x55a1f3ac1680 .part L_0x55a1f3ac2670, 2, 1;
L_0x55a1f3ac1c50 .part L_0x55a1f3ac2410, 3, 1;
L_0x55a1f3ac1e10 .part L_0x55a1f3ac2540, 3, 1;
L_0x55a1f3ac1fd0 .part L_0x55a1f3ac2670, 3, 1;
L_0x55a1f3ac2200 .concat8 [ 1 1 1 1], L_0x55a1f3abfca0, L_0x55a1f3ac05c0, L_0x55a1f3ac0e70, L_0x55a1f3ac1820;
L_0x55a1f3ac22a0 .concat8 [ 1 1 1 1], L_0x55a1f3ac00b0, L_0x55a1f3ac0920, L_0x55a1f3ac12c0, L_0x55a1f3ac1b40;
S_0x55a1f37955d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3796640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3abf7f0 .functor XOR 1, L_0x55a1f3ac01c0, L_0x55a1f3ac02f0, C4<0>, C4<0>;
L_0x55a1f3abfca0 .functor XOR 1, L_0x55a1f3abf7f0, L_0x55a1f3ac0420, C4<0>, C4<0>;
L_0x55a1f3abfd60 .functor AND 1, L_0x55a1f3ac01c0, L_0x55a1f3ac02f0, C4<1>, C4<1>;
L_0x55a1f3abfe70 .functor AND 1, L_0x55a1f3ac01c0, L_0x55a1f3ac0420, C4<1>, C4<1>;
L_0x55a1f3abff30 .functor OR 1, L_0x55a1f3abfd60, L_0x55a1f3abfe70, C4<0>, C4<0>;
L_0x55a1f3ac0040 .functor AND 1, L_0x55a1f3ac0420, L_0x55a1f3ac02f0, C4<1>, C4<1>;
L_0x55a1f3ac00b0 .functor OR 1, L_0x55a1f3abff30, L_0x55a1f3ac0040, C4<0>, C4<0>;
v0x55a1f37951e0_0 .net *"_s0", 0 0, L_0x55a1f3abf7f0;  1 drivers
v0x55a1f3795280_0 .net *"_s10", 0 0, L_0x55a1f3ac0040;  1 drivers
v0x55a1f3793fd0_0 .net *"_s4", 0 0, L_0x55a1f3abfd60;  1 drivers
v0x55a1f37940a0_0 .net *"_s6", 0 0, L_0x55a1f3abfe70;  1 drivers
v0x55a1f3793be0_0 .net *"_s8", 0 0, L_0x55a1f3abff30;  1 drivers
v0x55a1f378cd80_0 .net "a", 0 0, L_0x55a1f3ac01c0;  1 drivers
v0x55a1f378ce40_0 .net "b", 0 0, L_0x55a1f3ac02f0;  1 drivers
v0x55a1f37929d0_0 .net "ca", 0 0, L_0x55a1f3ac00b0;  1 drivers
v0x55a1f3792a70_0 .net "cin", 0 0, L_0x55a1f3ac0420;  1 drivers
v0x55a1f3792690_0 .net "sum", 0 0, L_0x55a1f3abfca0;  1 drivers
S_0x55a1f37913d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3796640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac0550 .functor XOR 1, L_0x55a1f3ac0a30, L_0x55a1f3ac0b60, C4<0>, C4<0>;
L_0x55a1f3ac05c0 .functor XOR 1, L_0x55a1f3ac0550, L_0x55a1f3ac0c90, C4<0>, C4<0>;
L_0x55a1f3ac0630 .functor AND 1, L_0x55a1f3ac0a30, L_0x55a1f3ac0b60, C4<1>, C4<1>;
L_0x55a1f3ac06a0 .functor AND 1, L_0x55a1f3ac0a30, L_0x55a1f3ac0c90, C4<1>, C4<1>;
L_0x55a1f3ac0760 .functor OR 1, L_0x55a1f3ac0630, L_0x55a1f3ac06a0, C4<0>, C4<0>;
L_0x55a1f3ac0870 .functor AND 1, L_0x55a1f3ac0c90, L_0x55a1f3ac0b60, C4<1>, C4<1>;
L_0x55a1f3ac0920 .functor OR 1, L_0x55a1f3ac0760, L_0x55a1f3ac0870, C4<0>, C4<0>;
v0x55a1f3790fe0_0 .net *"_s0", 0 0, L_0x55a1f3ac0550;  1 drivers
v0x55a1f37910c0_0 .net *"_s10", 0 0, L_0x55a1f3ac0870;  1 drivers
v0x55a1f378fdd0_0 .net *"_s4", 0 0, L_0x55a1f3ac0630;  1 drivers
v0x55a1f378fea0_0 .net *"_s6", 0 0, L_0x55a1f3ac06a0;  1 drivers
v0x55a1f378f9e0_0 .net *"_s8", 0 0, L_0x55a1f3ac0760;  1 drivers
v0x55a1f378fac0_0 .net "a", 0 0, L_0x55a1f3ac0a30;  1 drivers
v0x55a1f378e7d0_0 .net "b", 0 0, L_0x55a1f3ac0b60;  1 drivers
v0x55a1f378e890_0 .net "ca", 0 0, L_0x55a1f3ac0920;  1 drivers
v0x55a1f377b6c0_0 .net "cin", 0 0, L_0x55a1f3ac0c90;  1 drivers
v0x55a1f376ed70_0 .net "sum", 0 0, L_0x55a1f3ac05c0;  1 drivers
S_0x55a1f377e240 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3796640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac0e00 .functor XOR 1, L_0x55a1f3ac13d0, L_0x55a1f3ac1500, C4<0>, C4<0>;
L_0x55a1f3ac0e70 .functor XOR 1, L_0x55a1f3ac0e00, L_0x55a1f3ac1680, C4<0>, C4<0>;
L_0x55a1f3ac0f30 .functor AND 1, L_0x55a1f3ac13d0, L_0x55a1f3ac1500, C4<1>, C4<1>;
L_0x55a1f3ac1040 .functor AND 1, L_0x55a1f3ac13d0, L_0x55a1f3ac1680, C4<1>, C4<1>;
L_0x55a1f3ac1100 .functor OR 1, L_0x55a1f3ac0f30, L_0x55a1f3ac1040, C4<0>, C4<0>;
L_0x55a1f3ac1210 .functor AND 1, L_0x55a1f3ac1680, L_0x55a1f3ac1500, C4<1>, C4<1>;
L_0x55a1f3ac12c0 .functor OR 1, L_0x55a1f3ac1100, L_0x55a1f3ac1210, C4<0>, C4<0>;
v0x55a1f3786cd0_0 .net *"_s0", 0 0, L_0x55a1f3ac0e00;  1 drivers
v0x55a1f3786d90_0 .net *"_s10", 0 0, L_0x55a1f3ac1210;  1 drivers
v0x55a1f37868f0_0 .net *"_s4", 0 0, L_0x55a1f3ac0f30;  1 drivers
v0x55a1f37869e0_0 .net *"_s6", 0 0, L_0x55a1f3ac1040;  1 drivers
v0x55a1f377de20_0 .net *"_s8", 0 0, L_0x55a1f3ac1100;  1 drivers
v0x55a1f3783d80_0 .net "a", 0 0, L_0x55a1f3ac13d0;  1 drivers
v0x55a1f3783e40_0 .net "b", 0 0, L_0x55a1f3ac1500;  1 drivers
v0x55a1f37839a0_0 .net "ca", 0 0, L_0x55a1f3ac12c0;  1 drivers
v0x55a1f3783a60_0 .net "cin", 0 0, L_0x55a1f3ac1680;  1 drivers
v0x55a1f3780ee0_0 .net "sum", 0 0, L_0x55a1f3ac0e70;  1 drivers
S_0x55a1f3780a50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3796640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac17b0 .functor XOR 1, L_0x55a1f3ac1c50, L_0x55a1f3ac1e10, C4<0>, C4<0>;
L_0x55a1f3ac1820 .functor XOR 1, L_0x55a1f3ac17b0, L_0x55a1f3ac1fd0, C4<0>, C4<0>;
L_0x55a1f3ac1890 .functor AND 1, L_0x55a1f3ac1c50, L_0x55a1f3ac1e10, C4<1>, C4<1>;
L_0x55a1f3ac1900 .functor AND 1, L_0x55a1f3ac1c50, L_0x55a1f3ac1fd0, C4<1>, C4<1>;
L_0x55a1f3ac19c0 .functor OR 1, L_0x55a1f3ac1890, L_0x55a1f3ac1900, C4<0>, C4<0>;
L_0x55a1f3ac1ad0 .functor AND 1, L_0x55a1f3ac1fd0, L_0x55a1f3ac1e10, C4<1>, C4<1>;
L_0x55a1f3ac1b40 .functor OR 1, L_0x55a1f3ac19c0, L_0x55a1f3ac1ad0, C4<0>, C4<0>;
v0x55a1f377daa0_0 .net *"_s0", 0 0, L_0x55a1f3ac17b0;  1 drivers
v0x55a1f377db80_0 .net *"_s10", 0 0, L_0x55a1f3ac1ad0;  1 drivers
v0x55a1f3784dd0_0 .net *"_s4", 0 0, L_0x55a1f3ac1890;  1 drivers
v0x55a1f3784ea0_0 .net *"_s6", 0 0, L_0x55a1f3ac1900;  1 drivers
v0x55a1f3786220_0 .net *"_s8", 0 0, L_0x55a1f3ac19c0;  1 drivers
v0x55a1f3781e80_0 .net "a", 0 0, L_0x55a1f3ac1c50;  1 drivers
v0x55a1f3781f40_0 .net "b", 0 0, L_0x55a1f3ac1e10;  1 drivers
v0x55a1f37832b0_0 .net "ca", 0 0, L_0x55a1f3ac1b40;  1 drivers
v0x55a1f3783350_0 .net "cin", 0 0, L_0x55a1f3ac1fd0;  1 drivers
v0x55a1f377efe0_0 .net "sum", 0 0, L_0x55a1f3ac1820;  1 drivers
S_0x55a1f3777430 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f37d0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3713100_0 .net "a", 15 0, L_0x55a1f3acd5a0;  1 drivers
v0x55a1f37131e0_0 .net "b", 15 0, L_0x55a1f3acd690;  1 drivers
v0x55a1f3712d20_0 .net "ca", 15 0, L_0x55a1f3acd340;  1 drivers
v0x55a1f3712dc0_0 .net "cin", 15 0, L_0x55a1f3acd780;  1 drivers
v0x55a1f370a250_0 .net "sum", 15 0, L_0x55a1f3acd2a0;  1 drivers
L_0x55a1f3ac5330 .part L_0x55a1f3acd5a0, 0, 4;
L_0x55a1f3ac53d0 .part L_0x55a1f3acd690, 0, 4;
L_0x55a1f3ac5470 .part L_0x55a1f3acd780, 0, 4;
L_0x55a1f3ac7bc0 .part L_0x55a1f3acd5a0, 4, 4;
L_0x55a1f3ac7cb0 .part L_0x55a1f3acd690, 4, 4;
L_0x55a1f3ac7da0 .part L_0x55a1f3acd780, 4, 4;
L_0x55a1f3aca540 .part L_0x55a1f3acd5a0, 8, 4;
L_0x55a1f3aca5e0 .part L_0x55a1f3acd690, 8, 4;
L_0x55a1f3aca6d0 .part L_0x55a1f3acd780, 8, 4;
L_0x55a1f3accea0 .part L_0x55a1f3acd5a0, 12, 4;
L_0x55a1f3accfd0 .part L_0x55a1f3acd690, 12, 4;
L_0x55a1f3acd100 .part L_0x55a1f3acd780, 12, 4;
L_0x55a1f3acd2a0 .concat8 [ 4 4 4 4], L_0x55a1f3ac5120, L_0x55a1f3ac79b0, L_0x55a1f3aca330, L_0x55a1f3accc90;
L_0x55a1f3acd340 .concat8 [ 4 4 4 4], L_0x55a1f3ac51c0, L_0x55a1f3ac7a50, L_0x55a1f3aca3d0, L_0x55a1f3accd30;
S_0x55a1f3777050 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3777430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3760c10_0 .net "a", 3 0, L_0x55a1f3ac5330;  1 drivers
v0x55a1f3760d10_0 .net "b", 3 0, L_0x55a1f3ac53d0;  1 drivers
v0x55a1f3758140_0 .net "ca", 3 0, L_0x55a1f3ac51c0;  1 drivers
v0x55a1f3758200_0 .net "cin", 3 0, L_0x55a1f3ac5470;  1 drivers
v0x55a1f375e0a0_0 .net "sum", 3 0, L_0x55a1f3ac5120;  1 drivers
L_0x55a1f3ac31a0 .part L_0x55a1f3ac5330, 0, 1;
L_0x55a1f3ac32d0 .part L_0x55a1f3ac53d0, 0, 1;
L_0x55a1f3ac3400 .part L_0x55a1f3ac5470, 0, 1;
L_0x55a1f3ac39d0 .part L_0x55a1f3ac5330, 1, 1;
L_0x55a1f3ac3b00 .part L_0x55a1f3ac53d0, 1, 1;
L_0x55a1f3ac3c30 .part L_0x55a1f3ac5470, 1, 1;
L_0x55a1f3ac42f0 .part L_0x55a1f3ac5330, 2, 1;
L_0x55a1f3ac4420 .part L_0x55a1f3ac53d0, 2, 1;
L_0x55a1f3ac45a0 .part L_0x55a1f3ac5470, 2, 1;
L_0x55a1f3ac4b70 .part L_0x55a1f3ac5330, 3, 1;
L_0x55a1f3ac4d30 .part L_0x55a1f3ac53d0, 3, 1;
L_0x55a1f3ac4ef0 .part L_0x55a1f3ac5470, 3, 1;
L_0x55a1f3ac5120 .concat8 [ 1 1 1 1], L_0x55a1f3ac2190, L_0x55a1f3ac35a0, L_0x55a1f3ac3dd0, L_0x55a1f3ac4740;
L_0x55a1f3ac51c0 .concat8 [ 1 1 1 1], L_0x55a1f3ac3090, L_0x55a1f3ac38c0, L_0x55a1f3ac41e0, L_0x55a1f3ac4a60;
S_0x55a1f37744e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3777050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac27a0 .functor XOR 1, L_0x55a1f3ac31a0, L_0x55a1f3ac32d0, C4<0>, C4<0>;
L_0x55a1f3ac2190 .functor XOR 1, L_0x55a1f3ac27a0, L_0x55a1f3ac3400, C4<0>, C4<0>;
L_0x55a1f3ac2d40 .functor AND 1, L_0x55a1f3ac31a0, L_0x55a1f3ac32d0, C4<1>, C4<1>;
L_0x55a1f3ac2e50 .functor AND 1, L_0x55a1f3ac31a0, L_0x55a1f3ac3400, C4<1>, C4<1>;
L_0x55a1f3ac2f10 .functor OR 1, L_0x55a1f3ac2d40, L_0x55a1f3ac2e50, C4<0>, C4<0>;
L_0x55a1f3ac3020 .functor AND 1, L_0x55a1f3ac3400, L_0x55a1f3ac32d0, C4<1>, C4<1>;
L_0x55a1f3ac3090 .functor OR 1, L_0x55a1f3ac2f10, L_0x55a1f3ac3020, C4<0>, C4<0>;
v0x55a1f3774130_0 .net *"_s0", 0 0, L_0x55a1f3ac27a0;  1 drivers
v0x55a1f3771150_0 .net *"_s10", 0 0, L_0x55a1f3ac3020;  1 drivers
v0x55a1f3771230_0 .net *"_s4", 0 0, L_0x55a1f3ac2d40;  1 drivers
v0x55a1f3778480_0 .net *"_s6", 0 0, L_0x55a1f3ac2e50;  1 drivers
v0x55a1f3778560_0 .net *"_s8", 0 0, L_0x55a1f3ac2f10;  1 drivers
v0x55a1f37798d0_0 .net "a", 0 0, L_0x55a1f3ac31a0;  1 drivers
v0x55a1f3779990_0 .net "b", 0 0, L_0x55a1f3ac32d0;  1 drivers
v0x55a1f3775530_0 .net "ca", 0 0, L_0x55a1f3ac3090;  1 drivers
v0x55a1f37755f0_0 .net "cin", 0 0, L_0x55a1f3ac3400;  1 drivers
v0x55a1f3776a10_0 .net "sum", 0 0, L_0x55a1f3ac2190;  1 drivers
S_0x55a1f3773a10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3777050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac3530 .functor XOR 1, L_0x55a1f3ac39d0, L_0x55a1f3ac3b00, C4<0>, C4<0>;
L_0x55a1f3ac35a0 .functor XOR 1, L_0x55a1f3ac3530, L_0x55a1f3ac3c30, C4<0>, C4<0>;
L_0x55a1f3ac3610 .functor AND 1, L_0x55a1f3ac39d0, L_0x55a1f3ac3b00, C4<1>, C4<1>;
L_0x55a1f3ac3680 .functor AND 1, L_0x55a1f3ac39d0, L_0x55a1f3ac3c30, C4<1>, C4<1>;
L_0x55a1f3ac3740 .functor OR 1, L_0x55a1f3ac3610, L_0x55a1f3ac3680, C4<0>, C4<0>;
L_0x55a1f3ac3850 .functor AND 1, L_0x55a1f3ac3c30, L_0x55a1f3ac3b00, C4<1>, C4<1>;
L_0x55a1f3ac38c0 .functor OR 1, L_0x55a1f3ac3740, L_0x55a1f3ac3850, C4<0>, C4<0>;
v0x55a1f3772670_0 .net *"_s0", 0 0, L_0x55a1f3ac3530;  1 drivers
v0x55a1f376f6d0_0 .net *"_s10", 0 0, L_0x55a1f3ac3850;  1 drivers
v0x55a1f376f7b0_0 .net *"_s4", 0 0, L_0x55a1f3ac3610;  1 drivers
v0x55a1f3770a60_0 .net *"_s6", 0 0, L_0x55a1f3ac3680;  1 drivers
v0x55a1f3770b40_0 .net *"_s8", 0 0, L_0x55a1f3ac3740;  1 drivers
v0x55a1f3765010_0 .net "a", 0 0, L_0x55a1f3ac39d0;  1 drivers
v0x55a1f376da30_0 .net "b", 0 0, L_0x55a1f3ac3b00;  1 drivers
v0x55a1f376daf0_0 .net "ca", 0 0, L_0x55a1f3ac38c0;  1 drivers
v0x55a1f376d650_0 .net "cin", 0 0, L_0x55a1f3ac3c30;  1 drivers
v0x55a1f3764b80_0 .net "sum", 0 0, L_0x55a1f3ac35a0;  1 drivers
S_0x55a1f376aae0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3777050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac3d60 .functor XOR 1, L_0x55a1f3ac42f0, L_0x55a1f3ac4420, C4<0>, C4<0>;
L_0x55a1f3ac3dd0 .functor XOR 1, L_0x55a1f3ac3d60, L_0x55a1f3ac45a0, C4<0>, C4<0>;
L_0x55a1f3ac3e90 .functor AND 1, L_0x55a1f3ac42f0, L_0x55a1f3ac4420, C4<1>, C4<1>;
L_0x55a1f3ac3fa0 .functor AND 1, L_0x55a1f3ac42f0, L_0x55a1f3ac45a0, C4<1>, C4<1>;
L_0x55a1f3ac4060 .functor OR 1, L_0x55a1f3ac3e90, L_0x55a1f3ac3fa0, C4<0>, C4<0>;
L_0x55a1f3ac4170 .functor AND 1, L_0x55a1f3ac45a0, L_0x55a1f3ac4420, C4<1>, C4<1>;
L_0x55a1f3ac41e0 .functor OR 1, L_0x55a1f3ac4060, L_0x55a1f3ac4170, C4<0>, C4<0>;
v0x55a1f376a780_0 .net *"_s0", 0 0, L_0x55a1f3ac3d60;  1 drivers
v0x55a1f3767b90_0 .net *"_s10", 0 0, L_0x55a1f3ac4170;  1 drivers
v0x55a1f3767c70_0 .net *"_s4", 0 0, L_0x55a1f3ac3e90;  1 drivers
v0x55a1f37677b0_0 .net *"_s6", 0 0, L_0x55a1f3ac3fa0;  1 drivers
v0x55a1f3767890_0 .net *"_s8", 0 0, L_0x55a1f3ac4060;  1 drivers
v0x55a1f3764800_0 .net "a", 0 0, L_0x55a1f3ac42f0;  1 drivers
v0x55a1f37648c0_0 .net "b", 0 0, L_0x55a1f3ac4420;  1 drivers
v0x55a1f376bb30_0 .net "ca", 0 0, L_0x55a1f3ac41e0;  1 drivers
v0x55a1f376bbf0_0 .net "cin", 0 0, L_0x55a1f3ac45a0;  1 drivers
v0x55a1f376d010_0 .net "sum", 0 0, L_0x55a1f3ac3dd0;  1 drivers
S_0x55a1f3768be0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3777050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac46d0 .functor XOR 1, L_0x55a1f3ac4b70, L_0x55a1f3ac4d30, C4<0>, C4<0>;
L_0x55a1f3ac4740 .functor XOR 1, L_0x55a1f3ac46d0, L_0x55a1f3ac4ef0, C4<0>, C4<0>;
L_0x55a1f3ac47b0 .functor AND 1, L_0x55a1f3ac4b70, L_0x55a1f3ac4d30, C4<1>, C4<1>;
L_0x55a1f3ac4820 .functor AND 1, L_0x55a1f3ac4b70, L_0x55a1f3ac4ef0, C4<1>, C4<1>;
L_0x55a1f3ac48e0 .functor OR 1, L_0x55a1f3ac47b0, L_0x55a1f3ac4820, C4<0>, C4<0>;
L_0x55a1f3ac49f0 .functor AND 1, L_0x55a1f3ac4ef0, L_0x55a1f3ac4d30, C4<1>, C4<1>;
L_0x55a1f3ac4a60 .functor OR 1, L_0x55a1f3ac48e0, L_0x55a1f3ac49f0, C4<0>, C4<0>;
v0x55a1f376a090_0 .net *"_s0", 0 0, L_0x55a1f3ac46d0;  1 drivers
v0x55a1f3765c90_0 .net *"_s10", 0 0, L_0x55a1f3ac49f0;  1 drivers
v0x55a1f3765d70_0 .net *"_s4", 0 0, L_0x55a1f3ac47b0;  1 drivers
v0x55a1f37670c0_0 .net *"_s6", 0 0, L_0x55a1f3ac4820;  1 drivers
v0x55a1f37671a0_0 .net *"_s8", 0 0, L_0x55a1f3ac48e0;  1 drivers
v0x55a1f3762df0_0 .net "a", 0 0, L_0x55a1f3ac4b70;  1 drivers
v0x55a1f3764110_0 .net "b", 0 0, L_0x55a1f3ac4d30;  1 drivers
v0x55a1f37641d0_0 .net "ca", 0 0, L_0x55a1f3ac4a60;  1 drivers
v0x55a1f3758560_0 .net "cin", 0 0, L_0x55a1f3ac4ef0;  1 drivers
v0x55a1f3760ff0_0 .net "sum", 0 0, L_0x55a1f3ac4740;  1 drivers
S_0x55a1f375dcc0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3777430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f374a170_0 .net "a", 3 0, L_0x55a1f3ac7bc0;  1 drivers
v0x55a1f374a270_0 .net "b", 3 0, L_0x55a1f3ac7cb0;  1 drivers
v0x55a1f373e6b0_0 .net "ca", 3 0, L_0x55a1f3ac7a50;  1 drivers
v0x55a1f373e770_0 .net "cin", 3 0, L_0x55a1f3ac7da0;  1 drivers
v0x55a1f3747140_0 .net "sum", 3 0, L_0x55a1f3ac79b0;  1 drivers
L_0x55a1f3ac5a30 .part L_0x55a1f3ac7bc0, 0, 1;
L_0x55a1f3ac5b60 .part L_0x55a1f3ac7cb0, 0, 1;
L_0x55a1f3ac5c90 .part L_0x55a1f3ac7da0, 0, 1;
L_0x55a1f3ac6260 .part L_0x55a1f3ac7bc0, 1, 1;
L_0x55a1f3ac6390 .part L_0x55a1f3ac7cb0, 1, 1;
L_0x55a1f3ac64c0 .part L_0x55a1f3ac7da0, 1, 1;
L_0x55a1f3ac6b80 .part L_0x55a1f3ac7bc0, 2, 1;
L_0x55a1f3ac6cb0 .part L_0x55a1f3ac7cb0, 2, 1;
L_0x55a1f3ac6e30 .part L_0x55a1f3ac7da0, 2, 1;
L_0x55a1f3ac7400 .part L_0x55a1f3ac7bc0, 3, 1;
L_0x55a1f3ac75c0 .part L_0x55a1f3ac7cb0, 3, 1;
L_0x55a1f3ac7780 .part L_0x55a1f3ac7da0, 3, 1;
L_0x55a1f3ac79b0 .concat8 [ 1 1 1 1], L_0x55a1f3ac5510, L_0x55a1f3ac5e30, L_0x55a1f3ac6660, L_0x55a1f3ac6fd0;
L_0x55a1f3ac7a50 .concat8 [ 1 1 1 1], L_0x55a1f3ac5920, L_0x55a1f3ac6150, L_0x55a1f3ac6a70, L_0x55a1f3ac72f0;
S_0x55a1f375ad70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f375dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac50b0 .functor XOR 1, L_0x55a1f3ac5a30, L_0x55a1f3ac5b60, C4<0>, C4<0>;
L_0x55a1f3ac5510 .functor XOR 1, L_0x55a1f3ac50b0, L_0x55a1f3ac5c90, C4<0>, C4<0>;
L_0x55a1f3ac55d0 .functor AND 1, L_0x55a1f3ac5a30, L_0x55a1f3ac5b60, C4<1>, C4<1>;
L_0x55a1f3ac56e0 .functor AND 1, L_0x55a1f3ac5a30, L_0x55a1f3ac5c90, C4<1>, C4<1>;
L_0x55a1f3ac57a0 .functor OR 1, L_0x55a1f3ac55d0, L_0x55a1f3ac56e0, C4<0>, C4<0>;
L_0x55a1f3ac58b0 .functor AND 1, L_0x55a1f3ac5c90, L_0x55a1f3ac5b60, C4<1>, C4<1>;
L_0x55a1f3ac5920 .functor OR 1, L_0x55a1f3ac57a0, L_0x55a1f3ac58b0, C4<0>, C4<0>;
v0x55a1f3757dc0_0 .net *"_s0", 0 0, L_0x55a1f3ac50b0;  1 drivers
v0x55a1f3757e60_0 .net *"_s10", 0 0, L_0x55a1f3ac58b0;  1 drivers
v0x55a1f375f0f0_0 .net *"_s4", 0 0, L_0x55a1f3ac55d0;  1 drivers
v0x55a1f375f1e0_0 .net *"_s6", 0 0, L_0x55a1f3ac56e0;  1 drivers
v0x55a1f3760520_0 .net *"_s8", 0 0, L_0x55a1f3ac57a0;  1 drivers
v0x55a1f375c1a0_0 .net "a", 0 0, L_0x55a1f3ac5a30;  1 drivers
v0x55a1f375c260_0 .net "b", 0 0, L_0x55a1f3ac5b60;  1 drivers
v0x55a1f375d5d0_0 .net "ca", 0 0, L_0x55a1f3ac5920;  1 drivers
v0x55a1f375d670_0 .net "cin", 0 0, L_0x55a1f3ac5c90;  1 drivers
v0x55a1f3759300_0 .net "sum", 0 0, L_0x55a1f3ac5510;  1 drivers
S_0x55a1f375a680 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f375dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac5dc0 .functor XOR 1, L_0x55a1f3ac6260, L_0x55a1f3ac6390, C4<0>, C4<0>;
L_0x55a1f3ac5e30 .functor XOR 1, L_0x55a1f3ac5dc0, L_0x55a1f3ac64c0, C4<0>, C4<0>;
L_0x55a1f3ac5ea0 .functor AND 1, L_0x55a1f3ac6260, L_0x55a1f3ac6390, C4<1>, C4<1>;
L_0x55a1f3ac5f10 .functor AND 1, L_0x55a1f3ac6260, L_0x55a1f3ac64c0, C4<1>, C4<1>;
L_0x55a1f3ac5fd0 .functor OR 1, L_0x55a1f3ac5ea0, L_0x55a1f3ac5f10, C4<0>, C4<0>;
L_0x55a1f3ac60e0 .functor AND 1, L_0x55a1f3ac64c0, L_0x55a1f3ac6390, C4<1>, C4<1>;
L_0x55a1f3ac6150 .functor OR 1, L_0x55a1f3ac5fd0, L_0x55a1f3ac60e0, C4<0>, C4<0>;
v0x55a1f37563c0_0 .net *"_s0", 0 0, L_0x55a1f3ac5dc0;  1 drivers
v0x55a1f37576d0_0 .net *"_s10", 0 0, L_0x55a1f3ac60e0;  1 drivers
v0x55a1f37577b0_0 .net *"_s4", 0 0, L_0x55a1f3ac5ea0;  1 drivers
v0x55a1f3754dd0_0 .net *"_s6", 0 0, L_0x55a1f3ac5f10;  1 drivers
v0x55a1f3754eb0_0 .net *"_s8", 0 0, L_0x55a1f3ac5fd0;  1 drivers
v0x55a1f3748480_0 .net "a", 0 0, L_0x55a1f3ac6260;  1 drivers
v0x55a1f3748540_0 .net "b", 0 0, L_0x55a1f3ac6390;  1 drivers
v0x55a1f373bb30_0 .net "ca", 0 0, L_0x55a1f3ac6150;  1 drivers
v0x55a1f373bbd0_0 .net "cin", 0 0, L_0x55a1f3ac64c0;  1 drivers
v0x55a1f374b0b0_0 .net "sum", 0 0, L_0x55a1f3ac5e30;  1 drivers
S_0x55a1f3753a90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f375dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac65f0 .functor XOR 1, L_0x55a1f3ac6b80, L_0x55a1f3ac6cb0, C4<0>, C4<0>;
L_0x55a1f3ac6660 .functor XOR 1, L_0x55a1f3ac65f0, L_0x55a1f3ac6e30, C4<0>, C4<0>;
L_0x55a1f3ac6720 .functor AND 1, L_0x55a1f3ac6b80, L_0x55a1f3ac6cb0, C4<1>, C4<1>;
L_0x55a1f3ac6830 .functor AND 1, L_0x55a1f3ac6b80, L_0x55a1f3ac6e30, C4<1>, C4<1>;
L_0x55a1f3ac68f0 .functor OR 1, L_0x55a1f3ac6720, L_0x55a1f3ac6830, C4<0>, C4<0>;
L_0x55a1f3ac6a00 .functor AND 1, L_0x55a1f3ac6e30, L_0x55a1f3ac6cb0, C4<1>, C4<1>;
L_0x55a1f3ac6a70 .functor OR 1, L_0x55a1f3ac68f0, L_0x55a1f3ac6a00, C4<0>, C4<0>;
v0x55a1f3753760_0 .net *"_s0", 0 0, L_0x55a1f3ac65f0;  1 drivers
v0x55a1f374abe0_0 .net *"_s10", 0 0, L_0x55a1f3ac6a00;  1 drivers
v0x55a1f374acc0_0 .net *"_s4", 0 0, L_0x55a1f3ac6720;  1 drivers
v0x55a1f3750b40_0 .net *"_s6", 0 0, L_0x55a1f3ac6830;  1 drivers
v0x55a1f3750c20_0 .net *"_s8", 0 0, L_0x55a1f3ac68f0;  1 drivers
v0x55a1f37507d0_0 .net "a", 0 0, L_0x55a1f3ac6b80;  1 drivers
v0x55a1f374dbf0_0 .net "b", 0 0, L_0x55a1f3ac6cb0;  1 drivers
v0x55a1f374dcb0_0 .net "ca", 0 0, L_0x55a1f3ac6a70;  1 drivers
v0x55a1f374d810_0 .net "cin", 0 0, L_0x55a1f3ac6e30;  1 drivers
v0x55a1f374a860_0 .net "sum", 0 0, L_0x55a1f3ac6660;  1 drivers
S_0x55a1f3751b90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f375dcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac6f60 .functor XOR 1, L_0x55a1f3ac7400, L_0x55a1f3ac75c0, C4<0>, C4<0>;
L_0x55a1f3ac6fd0 .functor XOR 1, L_0x55a1f3ac6f60, L_0x55a1f3ac7780, C4<0>, C4<0>;
L_0x55a1f3ac7040 .functor AND 1, L_0x55a1f3ac7400, L_0x55a1f3ac75c0, C4<1>, C4<1>;
L_0x55a1f3ac70b0 .functor AND 1, L_0x55a1f3ac7400, L_0x55a1f3ac7780, C4<1>, C4<1>;
L_0x55a1f3ac7170 .functor OR 1, L_0x55a1f3ac7040, L_0x55a1f3ac70b0, C4<0>, C4<0>;
L_0x55a1f3ac7280 .functor AND 1, L_0x55a1f3ac7780, L_0x55a1f3ac75c0, C4<1>, C4<1>;
L_0x55a1f3ac72f0 .functor OR 1, L_0x55a1f3ac7170, L_0x55a1f3ac7280, C4<0>, C4<0>;
v0x55a1f3753040_0 .net *"_s0", 0 0, L_0x55a1f3ac6f60;  1 drivers
v0x55a1f374ec40_0 .net *"_s10", 0 0, L_0x55a1f3ac7280;  1 drivers
v0x55a1f374ed20_0 .net *"_s4", 0 0, L_0x55a1f3ac7040;  1 drivers
v0x55a1f3750070_0 .net *"_s6", 0 0, L_0x55a1f3ac70b0;  1 drivers
v0x55a1f3750150_0 .net *"_s8", 0 0, L_0x55a1f3ac7170;  1 drivers
v0x55a1f374bcf0_0 .net "a", 0 0, L_0x55a1f3ac7400;  1 drivers
v0x55a1f374bdb0_0 .net "b", 0 0, L_0x55a1f3ac75c0;  1 drivers
v0x55a1f374d120_0 .net "ca", 0 0, L_0x55a1f3ac72f0;  1 drivers
v0x55a1f374d1c0_0 .net "cin", 0 0, L_0x55a1f3ac7780;  1 drivers
v0x55a1f3748e90_0 .net "sum", 0 0, L_0x55a1f3ac6fd0;  1 drivers
S_0x55a1f3746d60 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3777430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3725320_0 .net "a", 3 0, L_0x55a1f3aca540;  1 drivers
v0x55a1f3725400_0 .net "b", 3 0, L_0x55a1f3aca5e0;  1 drivers
v0x55a1f372ddd0_0 .net "ca", 3 0, L_0x55a1f3aca3d0;  1 drivers
v0x55a1f372de90_0 .net "cin", 3 0, L_0x55a1f3aca6d0;  1 drivers
v0x55a1f372d9f0_0 .net "sum", 3 0, L_0x55a1f3aca330;  1 drivers
L_0x55a1f3ac83b0 .part L_0x55a1f3aca540, 0, 1;
L_0x55a1f3ac84e0 .part L_0x55a1f3aca5e0, 0, 1;
L_0x55a1f3ac8610 .part L_0x55a1f3aca6d0, 0, 1;
L_0x55a1f3ac8be0 .part L_0x55a1f3aca540, 1, 1;
L_0x55a1f3ac8d10 .part L_0x55a1f3aca5e0, 1, 1;
L_0x55a1f3ac8e40 .part L_0x55a1f3aca6d0, 1, 1;
L_0x55a1f3ac9500 .part L_0x55a1f3aca540, 2, 1;
L_0x55a1f3ac9630 .part L_0x55a1f3aca5e0, 2, 1;
L_0x55a1f3ac97b0 .part L_0x55a1f3aca6d0, 2, 1;
L_0x55a1f3ac9d80 .part L_0x55a1f3aca540, 3, 1;
L_0x55a1f3ac9f40 .part L_0x55a1f3aca5e0, 3, 1;
L_0x55a1f3aca100 .part L_0x55a1f3aca6d0, 3, 1;
L_0x55a1f3aca330 .concat8 [ 1 1 1 1], L_0x55a1f3ac7e90, L_0x55a1f3ac87b0, L_0x55a1f3ac8fe0, L_0x55a1f3ac9950;
L_0x55a1f3aca3d0 .concat8 [ 1 1 1 1], L_0x55a1f3ac82a0, L_0x55a1f3ac8ad0, L_0x55a1f3ac93f0, L_0x55a1f3ac9c70;
S_0x55a1f37441f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3746d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac7940 .functor XOR 1, L_0x55a1f3ac83b0, L_0x55a1f3ac84e0, C4<0>, C4<0>;
L_0x55a1f3ac7e90 .functor XOR 1, L_0x55a1f3ac7940, L_0x55a1f3ac8610, C4<0>, C4<0>;
L_0x55a1f3ac7f50 .functor AND 1, L_0x55a1f3ac83b0, L_0x55a1f3ac84e0, C4<1>, C4<1>;
L_0x55a1f3ac8060 .functor AND 1, L_0x55a1f3ac83b0, L_0x55a1f3ac8610, C4<1>, C4<1>;
L_0x55a1f3ac8120 .functor OR 1, L_0x55a1f3ac7f50, L_0x55a1f3ac8060, C4<0>, C4<0>;
L_0x55a1f3ac8230 .functor AND 1, L_0x55a1f3ac8610, L_0x55a1f3ac84e0, C4<1>, C4<1>;
L_0x55a1f3ac82a0 .functor OR 1, L_0x55a1f3ac8120, L_0x55a1f3ac8230, C4<0>, C4<0>;
v0x55a1f3743e90_0 .net *"_s0", 0 0, L_0x55a1f3ac7940;  1 drivers
v0x55a1f37412a0_0 .net *"_s10", 0 0, L_0x55a1f3ac8230;  1 drivers
v0x55a1f3741380_0 .net *"_s4", 0 0, L_0x55a1f3ac7f50;  1 drivers
v0x55a1f3740ec0_0 .net *"_s6", 0 0, L_0x55a1f3ac8060;  1 drivers
v0x55a1f3740f80_0 .net *"_s8", 0 0, L_0x55a1f3ac8120;  1 drivers
v0x55a1f373df10_0 .net "a", 0 0, L_0x55a1f3ac83b0;  1 drivers
v0x55a1f373dfd0_0 .net "b", 0 0, L_0x55a1f3ac84e0;  1 drivers
v0x55a1f3745240_0 .net "ca", 0 0, L_0x55a1f3ac82a0;  1 drivers
v0x55a1f37452e0_0 .net "cin", 0 0, L_0x55a1f3ac8610;  1 drivers
v0x55a1f3746720_0 .net "sum", 0 0, L_0x55a1f3ac7e90;  1 drivers
S_0x55a1f3742310 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3746d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac8740 .functor XOR 1, L_0x55a1f3ac8be0, L_0x55a1f3ac8d10, C4<0>, C4<0>;
L_0x55a1f3ac87b0 .functor XOR 1, L_0x55a1f3ac8740, L_0x55a1f3ac8e40, C4<0>, C4<0>;
L_0x55a1f3ac8820 .functor AND 1, L_0x55a1f3ac8be0, L_0x55a1f3ac8d10, C4<1>, C4<1>;
L_0x55a1f3ac8890 .functor AND 1, L_0x55a1f3ac8be0, L_0x55a1f3ac8e40, C4<1>, C4<1>;
L_0x55a1f3ac8950 .functor OR 1, L_0x55a1f3ac8820, L_0x55a1f3ac8890, C4<0>, C4<0>;
L_0x55a1f3ac8a60 .functor AND 1, L_0x55a1f3ac8e40, L_0x55a1f3ac8d10, C4<1>, C4<1>;
L_0x55a1f3ac8ad0 .functor OR 1, L_0x55a1f3ac8950, L_0x55a1f3ac8a60, C4<0>, C4<0>;
v0x55a1f373f3a0_0 .net *"_s0", 0 0, L_0x55a1f3ac8740;  1 drivers
v0x55a1f373f480_0 .net *"_s10", 0 0, L_0x55a1f3ac8a60;  1 drivers
v0x55a1f37407d0_0 .net *"_s4", 0 0, L_0x55a1f3ac8820;  1 drivers
v0x55a1f37408c0_0 .net *"_s6", 0 0, L_0x55a1f3ac8890;  1 drivers
v0x55a1f373c490_0 .net *"_s8", 0 0, L_0x55a1f3ac8950;  1 drivers
v0x55a1f373d820_0 .net "a", 0 0, L_0x55a1f3ac8be0;  1 drivers
v0x55a1f373d8e0_0 .net "b", 0 0, L_0x55a1f3ac8d10;  1 drivers
v0x55a1f3731d60_0 .net "ca", 0 0, L_0x55a1f3ac8ad0;  1 drivers
v0x55a1f3731e00_0 .net "cin", 0 0, L_0x55a1f3ac8e40;  1 drivers
v0x55a1f373a7f0_0 .net "sum", 0 0, L_0x55a1f3ac87b0;  1 drivers
S_0x55a1f373a410 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3746d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac8f70 .functor XOR 1, L_0x55a1f3ac9500, L_0x55a1f3ac9630, C4<0>, C4<0>;
L_0x55a1f3ac8fe0 .functor XOR 1, L_0x55a1f3ac8f70, L_0x55a1f3ac97b0, C4<0>, C4<0>;
L_0x55a1f3ac90a0 .functor AND 1, L_0x55a1f3ac9500, L_0x55a1f3ac9630, C4<1>, C4<1>;
L_0x55a1f3ac91b0 .functor AND 1, L_0x55a1f3ac9500, L_0x55a1f3ac97b0, C4<1>, C4<1>;
L_0x55a1f3ac9270 .functor OR 1, L_0x55a1f3ac90a0, L_0x55a1f3ac91b0, C4<0>, C4<0>;
L_0x55a1f3ac9380 .functor AND 1, L_0x55a1f3ac97b0, L_0x55a1f3ac9630, C4<1>, C4<1>;
L_0x55a1f3ac93f0 .functor OR 1, L_0x55a1f3ac9270, L_0x55a1f3ac9380, C4<0>, C4<0>;
v0x55a1f37319c0_0 .net *"_s0", 0 0, L_0x55a1f3ac8f70;  1 drivers
v0x55a1f37378a0_0 .net *"_s10", 0 0, L_0x55a1f3ac9380;  1 drivers
v0x55a1f3737980_0 .net *"_s4", 0 0, L_0x55a1f3ac90a0;  1 drivers
v0x55a1f37374c0_0 .net *"_s6", 0 0, L_0x55a1f3ac91b0;  1 drivers
v0x55a1f37375a0_0 .net *"_s8", 0 0, L_0x55a1f3ac9270;  1 drivers
v0x55a1f3734970_0 .net "a", 0 0, L_0x55a1f3ac9500;  1 drivers
v0x55a1f3734a30_0 .net "b", 0 0, L_0x55a1f3ac9630;  1 drivers
v0x55a1f3734570_0 .net "ca", 0 0, L_0x55a1f3ac93f0;  1 drivers
v0x55a1f3734630_0 .net "cin", 0 0, L_0x55a1f3ac97b0;  1 drivers
v0x55a1f3731670_0 .net "sum", 0 0, L_0x55a1f3ac8fe0;  1 drivers
S_0x55a1f3739d20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3746d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ac98e0 .functor XOR 1, L_0x55a1f3ac9d80, L_0x55a1f3ac9f40, C4<0>, C4<0>;
L_0x55a1f3ac9950 .functor XOR 1, L_0x55a1f3ac98e0, L_0x55a1f3aca100, C4<0>, C4<0>;
L_0x55a1f3ac99c0 .functor AND 1, L_0x55a1f3ac9d80, L_0x55a1f3ac9f40, C4<1>, C4<1>;
L_0x55a1f3ac9a30 .functor AND 1, L_0x55a1f3ac9d80, L_0x55a1f3aca100, C4<1>, C4<1>;
L_0x55a1f3ac9af0 .functor OR 1, L_0x55a1f3ac99c0, L_0x55a1f3ac9a30, C4<0>, C4<0>;
L_0x55a1f3ac9c00 .functor AND 1, L_0x55a1f3aca100, L_0x55a1f3ac9f40, C4<1>, C4<1>;
L_0x55a1f3ac9c70 .functor OR 1, L_0x55a1f3ac9af0, L_0x55a1f3ac9c00, C4<0>, C4<0>;
v0x55a1f37359a0_0 .net *"_s0", 0 0, L_0x55a1f3ac98e0;  1 drivers
v0x55a1f3735a80_0 .net *"_s10", 0 0, L_0x55a1f3ac9c00;  1 drivers
v0x55a1f3736dd0_0 .net *"_s4", 0 0, L_0x55a1f3ac99c0;  1 drivers
v0x55a1f3736ea0_0 .net *"_s6", 0 0, L_0x55a1f3ac9a30;  1 drivers
v0x55a1f3732a70_0 .net *"_s8", 0 0, L_0x55a1f3ac9af0;  1 drivers
v0x55a1f3733e80_0 .net "a", 0 0, L_0x55a1f3ac9d80;  1 drivers
v0x55a1f3733f40_0 .net "b", 0 0, L_0x55a1f3ac9f40;  1 drivers
v0x55a1f372fb40_0 .net "ca", 0 0, L_0x55a1f3ac9c70;  1 drivers
v0x55a1f372fbe0_0 .net "cin", 0 0, L_0x55a1f3aca100;  1 drivers
v0x55a1f3730f80_0 .net "sum", 0 0, L_0x55a1f3ac9950;  1 drivers
S_0x55a1f3724f00 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3777430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3714da0_0 .net "a", 3 0, L_0x55a1f3accea0;  1 drivers
v0x55a1f3714ea0_0 .net "b", 3 0, L_0x55a1f3accfd0;  1 drivers
v0x55a1f3716130_0 .net "ca", 3 0, L_0x55a1f3accd30;  1 drivers
v0x55a1f37161f0_0 .net "cin", 3 0, L_0x55a1f3acd100;  1 drivers
v0x55a1f370a670_0 .net "sum", 3 0, L_0x55a1f3accc90;  1 drivers
L_0x55a1f3acac90 .part L_0x55a1f3accea0, 0, 1;
L_0x55a1f3acadc0 .part L_0x55a1f3accfd0, 0, 1;
L_0x55a1f3acaef0 .part L_0x55a1f3acd100, 0, 1;
L_0x55a1f3acb4c0 .part L_0x55a1f3accea0, 1, 1;
L_0x55a1f3acb5f0 .part L_0x55a1f3accfd0, 1, 1;
L_0x55a1f3acb720 .part L_0x55a1f3acd100, 1, 1;
L_0x55a1f3acbe60 .part L_0x55a1f3accea0, 2, 1;
L_0x55a1f3acbf90 .part L_0x55a1f3accfd0, 2, 1;
L_0x55a1f3acc110 .part L_0x55a1f3acd100, 2, 1;
L_0x55a1f3acc6e0 .part L_0x55a1f3accea0, 3, 1;
L_0x55a1f3acc8a0 .part L_0x55a1f3accfd0, 3, 1;
L_0x55a1f3acca60 .part L_0x55a1f3acd100, 3, 1;
L_0x55a1f3accc90 .concat8 [ 1 1 1 1], L_0x55a1f3aca770, L_0x55a1f3acb090, L_0x55a1f3acb900, L_0x55a1f3acc2b0;
L_0x55a1f3accd30 .concat8 [ 1 1 1 1], L_0x55a1f3acab80, L_0x55a1f3acb3b0, L_0x55a1f3acbd50, L_0x55a1f3acc5d0;
S_0x55a1f372aa80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3724f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aca2c0 .functor XOR 1, L_0x55a1f3acac90, L_0x55a1f3acadc0, C4<0>, C4<0>;
L_0x55a1f3aca770 .functor XOR 1, L_0x55a1f3aca2c0, L_0x55a1f3acaef0, C4<0>, C4<0>;
L_0x55a1f3aca830 .functor AND 1, L_0x55a1f3acac90, L_0x55a1f3acadc0, C4<1>, C4<1>;
L_0x55a1f3aca940 .functor AND 1, L_0x55a1f3acac90, L_0x55a1f3acaef0, C4<1>, C4<1>;
L_0x55a1f3acaa00 .functor OR 1, L_0x55a1f3aca830, L_0x55a1f3aca940, C4<0>, C4<0>;
L_0x55a1f3acab10 .functor AND 1, L_0x55a1f3acaef0, L_0x55a1f3acadc0, C4<1>, C4<1>;
L_0x55a1f3acab80 .functor OR 1, L_0x55a1f3acaa00, L_0x55a1f3acab10, C4<0>, C4<0>;
v0x55a1f3727f90_0 .net *"_s0", 0 0, L_0x55a1f3aca2c0;  1 drivers
v0x55a1f3727b30_0 .net *"_s10", 0 0, L_0x55a1f3acab10;  1 drivers
v0x55a1f3727c10_0 .net *"_s4", 0 0, L_0x55a1f3aca830;  1 drivers
v0x55a1f3724b80_0 .net *"_s6", 0 0, L_0x55a1f3aca940;  1 drivers
v0x55a1f3724c60_0 .net *"_s8", 0 0, L_0x55a1f3acaa00;  1 drivers
v0x55a1f372bed0_0 .net "a", 0 0, L_0x55a1f3acac90;  1 drivers
v0x55a1f372bf90_0 .net "b", 0 0, L_0x55a1f3acadc0;  1 drivers
v0x55a1f372d2e0_0 .net "ca", 0 0, L_0x55a1f3acab80;  1 drivers
v0x55a1f372d3a0_0 .net "cin", 0 0, L_0x55a1f3acaef0;  1 drivers
v0x55a1f3729010_0 .net "sum", 0 0, L_0x55a1f3aca770;  1 drivers
S_0x55a1f3726010 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3724f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3acb020 .functor XOR 1, L_0x55a1f3acb4c0, L_0x55a1f3acb5f0, C4<0>, C4<0>;
L_0x55a1f3acb090 .functor XOR 1, L_0x55a1f3acb020, L_0x55a1f3acb720, C4<0>, C4<0>;
L_0x55a1f3acb100 .functor AND 1, L_0x55a1f3acb4c0, L_0x55a1f3acb5f0, C4<1>, C4<1>;
L_0x55a1f3acb170 .functor AND 1, L_0x55a1f3acb4c0, L_0x55a1f3acb720, C4<1>, C4<1>;
L_0x55a1f3acb230 .functor OR 1, L_0x55a1f3acb100, L_0x55a1f3acb170, C4<0>, C4<0>;
L_0x55a1f3acb340 .functor AND 1, L_0x55a1f3acb720, L_0x55a1f3acb5f0, C4<1>, C4<1>;
L_0x55a1f3acb3b0 .functor OR 1, L_0x55a1f3acb230, L_0x55a1f3acb340, C4<0>, C4<0>;
v0x55a1f372a470_0 .net *"_s0", 0 0, L_0x55a1f3acb020;  1 drivers
v0x55a1f3727460_0 .net *"_s10", 0 0, L_0x55a1f3acb340;  1 drivers
v0x55a1f3727540_0 .net *"_s4", 0 0, L_0x55a1f3acb100;  1 drivers
v0x55a1f37230b0_0 .net *"_s6", 0 0, L_0x55a1f3acb170;  1 drivers
v0x55a1f3724490_0 .net *"_s8", 0 0, L_0x55a1f3acb230;  1 drivers
v0x55a1f3721900_0 .net "a", 0 0, L_0x55a1f3acb4c0;  1 drivers
v0x55a1f37219c0_0 .net "b", 0 0, L_0x55a1f3acb5f0;  1 drivers
v0x55a1f3714440_0 .net "ca", 0 0, L_0x55a1f3acb3b0;  1 drivers
v0x55a1f37144e0_0 .net "cin", 0 0, L_0x55a1f3acb720;  1 drivers
v0x55a1f3707ba0_0 .net "sum", 0 0, L_0x55a1f3acb090;  1 drivers
S_0x55a1f3716fc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3724f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3acb890 .functor XOR 1, L_0x55a1f3acbe60, L_0x55a1f3acbf90, C4<0>, C4<0>;
L_0x55a1f3acb900 .functor XOR 1, L_0x55a1f3acb890, L_0x55a1f3acc110, C4<0>, C4<0>;
L_0x55a1f3acb9c0 .functor AND 1, L_0x55a1f3acbe60, L_0x55a1f3acbf90, C4<1>, C4<1>;
L_0x55a1f3acbad0 .functor AND 1, L_0x55a1f3acbe60, L_0x55a1f3acc110, C4<1>, C4<1>;
L_0x55a1f3acbb90 .functor OR 1, L_0x55a1f3acb9c0, L_0x55a1f3acbad0, C4<0>, C4<0>;
L_0x55a1f3acbca0 .functor AND 1, L_0x55a1f3acc110, L_0x55a1f3acbf90, C4<1>, C4<1>;
L_0x55a1f3acbd50 .functor OR 1, L_0x55a1f3acbb90, L_0x55a1f3acbca0, C4<0>, C4<0>;
v0x55a1f371fad0_0 .net *"_s0", 0 0, L_0x55a1f3acb890;  1 drivers
v0x55a1f371f670_0 .net *"_s10", 0 0, L_0x55a1f3acbca0;  1 drivers
v0x55a1f371f750_0 .net *"_s4", 0 0, L_0x55a1f3acb9c0;  1 drivers
v0x55a1f3716ba0_0 .net *"_s6", 0 0, L_0x55a1f3acbad0;  1 drivers
v0x55a1f3716c80_0 .net *"_s8", 0 0, L_0x55a1f3acbb90;  1 drivers
v0x55a1f371cb00_0 .net "a", 0 0, L_0x55a1f3acbe60;  1 drivers
v0x55a1f371cbc0_0 .net "b", 0 0, L_0x55a1f3acbf90;  1 drivers
v0x55a1f371c720_0 .net "ca", 0 0, L_0x55a1f3acbd50;  1 drivers
v0x55a1f371c7c0_0 .net "cin", 0 0, L_0x55a1f3acc110;  1 drivers
v0x55a1f3719c60_0 .net "sum", 0 0, L_0x55a1f3acb900;  1 drivers
S_0x55a1f37197d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3724f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3acc240 .functor XOR 1, L_0x55a1f3acc6e0, L_0x55a1f3acc8a0, C4<0>, C4<0>;
L_0x55a1f3acc2b0 .functor XOR 1, L_0x55a1f3acc240, L_0x55a1f3acca60, C4<0>, C4<0>;
L_0x55a1f3acc320 .functor AND 1, L_0x55a1f3acc6e0, L_0x55a1f3acc8a0, C4<1>, C4<1>;
L_0x55a1f3acc390 .functor AND 1, L_0x55a1f3acc6e0, L_0x55a1f3acca60, C4<1>, C4<1>;
L_0x55a1f3acc450 .functor OR 1, L_0x55a1f3acc320, L_0x55a1f3acc390, C4<0>, C4<0>;
L_0x55a1f3acc560 .functor AND 1, L_0x55a1f3acca60, L_0x55a1f3acc8a0, C4<1>, C4<1>;
L_0x55a1f3acc5d0 .functor OR 1, L_0x55a1f3acc450, L_0x55a1f3acc560, C4<0>, C4<0>;
v0x55a1f37168a0_0 .net *"_s0", 0 0, L_0x55a1f3acc240;  1 drivers
v0x55a1f371db50_0 .net *"_s10", 0 0, L_0x55a1f3acc560;  1 drivers
v0x55a1f371dc30_0 .net *"_s4", 0 0, L_0x55a1f3acc320;  1 drivers
v0x55a1f371ef80_0 .net *"_s6", 0 0, L_0x55a1f3acc390;  1 drivers
v0x55a1f371f060_0 .net *"_s8", 0 0, L_0x55a1f3acc450;  1 drivers
v0x55a1f371ac70_0 .net "a", 0 0, L_0x55a1f3acc6e0;  1 drivers
v0x55a1f371c030_0 .net "b", 0 0, L_0x55a1f3acc8a0;  1 drivers
v0x55a1f371c0f0_0 .net "ca", 0 0, L_0x55a1f3acc5d0;  1 drivers
v0x55a1f3717cb0_0 .net "cin", 0 0, L_0x55a1f3acca60;  1 drivers
v0x55a1f37190e0_0 .net "sum", 0 0, L_0x55a1f3acc2b0;  1 drivers
S_0x55a1f370c790 .scope module, "a_3" "sixtyBitAdder" 10 47, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f355b5e0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1690;  1 drivers
L_0x7fcc609e16d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f355b6e0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e16d8;  1 drivers
v0x55a1f355c990_0 .net "a", 64 0, L_0x55a1f3afac70;  1 drivers
v0x55a1f355ca70_0 .net "b", 64 0, L_0x55a1f3afad10;  1 drivers
v0x55a1f3550e00_0 .net "ca", 64 0, L_0x55a1f3afaa90;  1 drivers
v0x55a1f3559850_0 .net "cin", 64 0, L_0x55a1f3afadb0;  1 drivers
v0x55a1f3559930_0 .net "sum", 64 0, L_0x55a1f3afa900;  1 drivers
L_0x55a1f3ae47f0 .part L_0x55a1f3afac70, 0, 32;
L_0x55a1f3ae4890 .part L_0x55a1f3afad10, 0, 32;
L_0x55a1f3ae4930 .part L_0x55a1f3afadb0, 0, 32;
L_0x55a1f3afa630 .part L_0x55a1f3afac70, 32, 32;
L_0x55a1f3afa720 .part L_0x55a1f3afad10, 32, 32;
L_0x55a1f3afa810 .part L_0x55a1f3afadb0, 32, 32;
L_0x55a1f3afa900 .concat8 [ 32 32 1 0], L_0x55a1f3ae4520, L_0x55a1f3afa360, L_0x7fcc609e16d8;
L_0x55a1f3afaa90 .concat8 [ 1 32 32 0], L_0x7fcc609e1690, L_0x55a1f3ae4660, L_0x55a1f3afa4a0;
S_0x55a1f3708450 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f370c790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f36339e0_0 .net "a", 31 0, L_0x55a1f3ae47f0;  1 drivers
v0x55a1f3633ae0_0 .net "b", 31 0, L_0x55a1f3ae4890;  1 drivers
v0x55a1f3633600_0 .net "ca", 31 0, L_0x55a1f3ae4660;  1 drivers
v0x55a1f36336c0_0 .net "cin", 31 0, L_0x55a1f3ae4930;  1 drivers
v0x55a1f3630a90_0 .net "sum", 31 0, L_0x55a1f3ae4520;  1 drivers
L_0x55a1f3ad9430 .part L_0x55a1f3ae47f0, 0, 16;
L_0x55a1f3ad94d0 .part L_0x55a1f3ae4890, 0, 16;
L_0x55a1f3ad9570 .part L_0x55a1f3ae4930, 0, 16;
L_0x55a1f3ae4250 .part L_0x55a1f3ae47f0, 16, 16;
L_0x55a1f3ae4340 .part L_0x55a1f3ae4890, 16, 16;
L_0x55a1f3ae4430 .part L_0x55a1f3ae4930, 16, 16;
L_0x55a1f3ae4520 .concat8 [ 16 16 0 0], L_0x55a1f3ad9130, L_0x55a1f3ae3f50;
L_0x55a1f3ae4660 .concat8 [ 16 16 0 0], L_0x55a1f3ad91d0, L_0x55a1f3ae3ff0;
S_0x55a1f36fdd20 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f3708450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f36a0be0_0 .net "a", 15 0, L_0x55a1f3ad9430;  1 drivers
v0x55a1f36a0ce0_0 .net "b", 15 0, L_0x55a1f3ad94d0;  1 drivers
v0x55a1f3695120_0 .net "ca", 15 0, L_0x55a1f3ad91d0;  1 drivers
v0x55a1f36951e0_0 .net "cin", 15 0, L_0x55a1f3ad9570;  1 drivers
v0x55a1f369dbb0_0 .net "sum", 15 0, L_0x55a1f3ad9130;  1 drivers
L_0x55a1f3ad0f40 .part L_0x55a1f3ad9430, 0, 4;
L_0x55a1f3ad0fe0 .part L_0x55a1f3ad94d0, 0, 4;
L_0x55a1f3ad1080 .part L_0x55a1f3ad9570, 0, 4;
L_0x55a1f3ad38d0 .part L_0x55a1f3ad9430, 4, 4;
L_0x55a1f3ad39c0 .part L_0x55a1f3ad94d0, 4, 4;
L_0x55a1f3ad3ab0 .part L_0x55a1f3ad9570, 4, 4;
L_0x55a1f3ad6390 .part L_0x55a1f3ad9430, 8, 4;
L_0x55a1f3ad6430 .part L_0x55a1f3ad94d0, 8, 4;
L_0x55a1f3ad6520 .part L_0x55a1f3ad9570, 8, 4;
L_0x55a1f3ad8d30 .part L_0x55a1f3ad9430, 12, 4;
L_0x55a1f3ad8e60 .part L_0x55a1f3ad94d0, 12, 4;
L_0x55a1f3ad8f90 .part L_0x55a1f3ad9570, 12, 4;
L_0x55a1f3ad9130 .concat8 [ 4 4 4 4], L_0x55a1f3ad0d30, L_0x55a1f3ad36c0, L_0x55a1f3ad6180, L_0x55a1f3ad8b20;
L_0x55a1f3ad91d0 .concat8 [ 4 4 4 4], L_0x55a1f3ad0dd0, L_0x55a1f3ad3760, L_0x55a1f3ad6220, L_0x55a1f3ad8bc0;
S_0x55a1f37063d0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f36fdd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36f0450_0 .net "a", 3 0, L_0x55a1f3ad0f40;  1 drivers
v0x55a1f36f0550_0 .net "b", 3 0, L_0x55a1f3ad0fe0;  1 drivers
v0x55a1f36edb50_0 .net "ca", 3 0, L_0x55a1f3ad0dd0;  1 drivers
v0x55a1f36edc10_0 .net "cin", 3 0, L_0x55a1f3ad1080;  1 drivers
v0x55a1f36e1200_0 .net "sum", 3 0, L_0x55a1f3ad0d30;  1 drivers
L_0x55a1f3acecd0 .part L_0x55a1f3ad0f40, 0, 1;
L_0x55a1f3acee00 .part L_0x55a1f3ad0fe0, 0, 1;
L_0x55a1f3acef30 .part L_0x55a1f3ad1080, 0, 1;
L_0x55a1f3acf500 .part L_0x55a1f3ad0f40, 1, 1;
L_0x55a1f3acf630 .part L_0x55a1f3ad0fe0, 1, 1;
L_0x55a1f3acf760 .part L_0x55a1f3ad1080, 1, 1;
L_0x55a1f3acfea0 .part L_0x55a1f3ad0f40, 2, 1;
L_0x55a1f3acffd0 .part L_0x55a1f3ad0fe0, 2, 1;
L_0x55a1f3ad0150 .part L_0x55a1f3ad1080, 2, 1;
L_0x55a1f3ad0720 .part L_0x55a1f3ad0f40, 3, 1;
L_0x55a1f3ad0940 .part L_0x55a1f3ad0fe0, 3, 1;
L_0x55a1f3ad0b00 .part L_0x55a1f3ad1080, 3, 1;
L_0x55a1f3ad0d30 .concat8 [ 1 1 1 1], L_0x55a1f3accc20, L_0x55a1f3acf0d0, L_0x55a1f3acf940, L_0x55a1f3ad02f0;
L_0x55a1f3ad0dd0 .concat8 [ 1 1 1 1], L_0x55a1f3acebc0, L_0x55a1f3acf3f0, L_0x55a1f3acfd90, L_0x55a1f3ad0610;
S_0x55a1f36fd900 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f37063d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3acd230 .functor XOR 1, L_0x55a1f3acecd0, L_0x55a1f3acee00, C4<0>, C4<0>;
L_0x55a1f3accc20 .functor XOR 1, L_0x55a1f3acd230, L_0x55a1f3acef30, C4<0>, C4<0>;
L_0x55a1f3ace870 .functor AND 1, L_0x55a1f3acecd0, L_0x55a1f3acee00, C4<1>, C4<1>;
L_0x55a1f3ace980 .functor AND 1, L_0x55a1f3acecd0, L_0x55a1f3acef30, C4<1>, C4<1>;
L_0x55a1f3acea40 .functor OR 1, L_0x55a1f3ace870, L_0x55a1f3ace980, C4<0>, C4<0>;
L_0x55a1f3aceb50 .functor AND 1, L_0x55a1f3acef30, L_0x55a1f3acee00, C4<1>, C4<1>;
L_0x55a1f3acebc0 .functor OR 1, L_0x55a1f3acea40, L_0x55a1f3aceb50, C4<0>, C4<0>;
v0x55a1f3703960_0 .net *"_s0", 0 0, L_0x55a1f3acd230;  1 drivers
v0x55a1f3703480_0 .net *"_s10", 0 0, L_0x55a1f3aceb50;  1 drivers
v0x55a1f3703520_0 .net *"_s4", 0 0, L_0x55a1f3ace870;  1 drivers
v0x55a1f3700910_0 .net *"_s6", 0 0, L_0x55a1f3ace980;  1 drivers
v0x55a1f37009f0_0 .net *"_s8", 0 0, L_0x55a1f3acea40;  1 drivers
v0x55a1f37005a0_0 .net "a", 0 0, L_0x55a1f3acecd0;  1 drivers
v0x55a1f36fd580_0 .net "b", 0 0, L_0x55a1f3acee00;  1 drivers
v0x55a1f36fd640_0 .net "ca", 0 0, L_0x55a1f3acebc0;  1 drivers
v0x55a1f37048b0_0 .net "cin", 0 0, L_0x55a1f3acef30;  1 drivers
v0x55a1f3705ce0_0 .net "sum", 0 0, L_0x55a1f3accc20;  1 drivers
S_0x55a1f3701960 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f37063d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3acf060 .functor XOR 1, L_0x55a1f3acf500, L_0x55a1f3acf630, C4<0>, C4<0>;
L_0x55a1f3acf0d0 .functor XOR 1, L_0x55a1f3acf060, L_0x55a1f3acf760, C4<0>, C4<0>;
L_0x55a1f3acf140 .functor AND 1, L_0x55a1f3acf500, L_0x55a1f3acf630, C4<1>, C4<1>;
L_0x55a1f3acf1b0 .functor AND 1, L_0x55a1f3acf500, L_0x55a1f3acf760, C4<1>, C4<1>;
L_0x55a1f3acf270 .functor OR 1, L_0x55a1f3acf140, L_0x55a1f3acf1b0, C4<0>, C4<0>;
L_0x55a1f3acf380 .functor AND 1, L_0x55a1f3acf760, L_0x55a1f3acf630, C4<1>, C4<1>;
L_0x55a1f3acf3f0 .functor OR 1, L_0x55a1f3acf270, L_0x55a1f3acf380, C4<0>, C4<0>;
v0x55a1f3702e10_0 .net *"_s0", 0 0, L_0x55a1f3acf060;  1 drivers
v0x55a1f36fea10_0 .net *"_s10", 0 0, L_0x55a1f3acf380;  1 drivers
v0x55a1f36feaf0_0 .net *"_s4", 0 0, L_0x55a1f3acf140;  1 drivers
v0x55a1f36ffe40_0 .net *"_s6", 0 0, L_0x55a1f3acf1b0;  1 drivers
v0x55a1f36fff20_0 .net *"_s8", 0 0, L_0x55a1f3acf270;  1 drivers
v0x55a1f36fbb00_0 .net "a", 0 0, L_0x55a1f3acf500;  1 drivers
v0x55a1f36fbbc0_0 .net "b", 0 0, L_0x55a1f3acf630;  1 drivers
v0x55a1f36fce90_0 .net "ca", 0 0, L_0x55a1f3acf3f0;  1 drivers
v0x55a1f36fcf30_0 .net "cin", 0 0, L_0x55a1f3acf760;  1 drivers
v0x55a1f36f1390_0 .net "sum", 0 0, L_0x55a1f3acf0d0;  1 drivers
S_0x55a1f36f9d70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f37063d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3acf8d0 .functor XOR 1, L_0x55a1f3acfea0, L_0x55a1f3acffd0, C4<0>, C4<0>;
L_0x55a1f3acf940 .functor XOR 1, L_0x55a1f3acf8d0, L_0x55a1f3ad0150, C4<0>, C4<0>;
L_0x55a1f3acfa00 .functor AND 1, L_0x55a1f3acfea0, L_0x55a1f3acffd0, C4<1>, C4<1>;
L_0x55a1f3acfb10 .functor AND 1, L_0x55a1f3acfea0, L_0x55a1f3ad0150, C4<1>, C4<1>;
L_0x55a1f3acfbd0 .functor OR 1, L_0x55a1f3acfa00, L_0x55a1f3acfb10, C4<0>, C4<0>;
L_0x55a1f3acfce0 .functor AND 1, L_0x55a1f3ad0150, L_0x55a1f3acffd0, C4<1>, C4<1>;
L_0x55a1f3acfd90 .functor OR 1, L_0x55a1f3acfbd0, L_0x55a1f3acfce0, C4<0>, C4<0>;
v0x55a1f36f9a10_0 .net *"_s0", 0 0, L_0x55a1f3acf8d0;  1 drivers
v0x55a1f36f0ec0_0 .net *"_s10", 0 0, L_0x55a1f3acfce0;  1 drivers
v0x55a1f36f0fa0_0 .net *"_s4", 0 0, L_0x55a1f3acfa00;  1 drivers
v0x55a1f36f6e20_0 .net *"_s6", 0 0, L_0x55a1f3acfb10;  1 drivers
v0x55a1f36f6f00_0 .net *"_s8", 0 0, L_0x55a1f3acfbd0;  1 drivers
v0x55a1f36f6a60_0 .net "a", 0 0, L_0x55a1f3acfea0;  1 drivers
v0x55a1f36f6b20_0 .net "b", 0 0, L_0x55a1f3acffd0;  1 drivers
v0x55a1f36f3ed0_0 .net "ca", 0 0, L_0x55a1f3acfd90;  1 drivers
v0x55a1f36f3f90_0 .net "cin", 0 0, L_0x55a1f3ad0150;  1 drivers
v0x55a1f36f3ba0_0 .net "sum", 0 0, L_0x55a1f3acf940;  1 drivers
S_0x55a1f36f7e70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f37063d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad0280 .functor XOR 1, L_0x55a1f3ad0720, L_0x55a1f3ad0940, C4<0>, C4<0>;
L_0x55a1f3ad02f0 .functor XOR 1, L_0x55a1f3ad0280, L_0x55a1f3ad0b00, C4<0>, C4<0>;
L_0x55a1f3ad0360 .functor AND 1, L_0x55a1f3ad0720, L_0x55a1f3ad0940, C4<1>, C4<1>;
L_0x55a1f3ad03d0 .functor AND 1, L_0x55a1f3ad0720, L_0x55a1f3ad0b00, C4<1>, C4<1>;
L_0x55a1f3ad0490 .functor OR 1, L_0x55a1f3ad0360, L_0x55a1f3ad03d0, C4<0>, C4<0>;
L_0x55a1f3ad05a0 .functor AND 1, L_0x55a1f3ad0b00, L_0x55a1f3ad0940, C4<1>, C4<1>;
L_0x55a1f3ad0610 .functor OR 1, L_0x55a1f3ad0490, L_0x55a1f3ad05a0, C4<0>, C4<0>;
v0x55a1f36f92a0_0 .net *"_s0", 0 0, L_0x55a1f3ad0280;  1 drivers
v0x55a1f36f9380_0 .net *"_s10", 0 0, L_0x55a1f3ad05a0;  1 drivers
v0x55a1f36f4f20_0 .net *"_s4", 0 0, L_0x55a1f3ad0360;  1 drivers
v0x55a1f36f5010_0 .net *"_s6", 0 0, L_0x55a1f3ad03d0;  1 drivers
v0x55a1f36f6350_0 .net *"_s8", 0 0, L_0x55a1f3ad0490;  1 drivers
v0x55a1f36f1fd0_0 .net "a", 0 0, L_0x55a1f3ad0720;  1 drivers
v0x55a1f36f2090_0 .net "b", 0 0, L_0x55a1f3ad0940;  1 drivers
v0x55a1f36f3400_0 .net "ca", 0 0, L_0x55a1f3ad0610;  1 drivers
v0x55a1f36f34a0_0 .net "cin", 0 0, L_0x55a1f3ad0b00;  1 drivers
v0x55a1f36ef170_0 .net "sum", 0 0, L_0x55a1f3ad02f0;  1 drivers
S_0x55a1f36d48b0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f36fdd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36d9550_0 .net "a", 3 0, L_0x55a1f3ad38d0;  1 drivers
v0x55a1f36d9650_0 .net "b", 3 0, L_0x55a1f3ad39c0;  1 drivers
v0x55a1f36d5210_0 .net "ca", 3 0, L_0x55a1f3ad3760;  1 drivers
v0x55a1f36d52d0_0 .net "cin", 3 0, L_0x55a1f3ad3ab0;  1 drivers
v0x55a1f36d65a0_0 .net "sum", 3 0, L_0x55a1f3ad36c0;  1 drivers
L_0x55a1f3ad1680 .part L_0x55a1f3ad38d0, 0, 1;
L_0x55a1f3ad17b0 .part L_0x55a1f3ad39c0, 0, 1;
L_0x55a1f3ad18e0 .part L_0x55a1f3ad3ab0, 0, 1;
L_0x55a1f3ad1ef0 .part L_0x55a1f3ad38d0, 1, 1;
L_0x55a1f3ad2020 .part L_0x55a1f3ad39c0, 1, 1;
L_0x55a1f3ad2150 .part L_0x55a1f3ad3ab0, 1, 1;
L_0x55a1f3ad2890 .part L_0x55a1f3ad38d0, 2, 1;
L_0x55a1f3ad29c0 .part L_0x55a1f3ad39c0, 2, 1;
L_0x55a1f3ad2b40 .part L_0x55a1f3ad3ab0, 2, 1;
L_0x55a1f3ad3110 .part L_0x55a1f3ad38d0, 3, 1;
L_0x55a1f3ad32d0 .part L_0x55a1f3ad39c0, 3, 1;
L_0x55a1f3ad3490 .part L_0x55a1f3ad3ab0, 3, 1;
L_0x55a1f3ad36c0 .concat8 [ 1 1 1 1], L_0x55a1f3ad1120, L_0x55a1f3ad1a80, L_0x55a1f3ad2330, L_0x55a1f3ad2ce0;
L_0x55a1f3ad3760 .concat8 [ 1 1 1 1], L_0x55a1f3ad1570, L_0x55a1f3ad1de0, L_0x55a1f3ad2780, L_0x55a1f3ad3000;
S_0x55a1f36ec810 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f36d48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad0cc0 .functor XOR 1, L_0x55a1f3ad1680, L_0x55a1f3ad17b0, C4<0>, C4<0>;
L_0x55a1f3ad1120 .functor XOR 1, L_0x55a1f3ad0cc0, L_0x55a1f3ad18e0, C4<0>, C4<0>;
L_0x55a1f3ad11e0 .functor AND 1, L_0x55a1f3ad1680, L_0x55a1f3ad17b0, C4<1>, C4<1>;
L_0x55a1f3ad12f0 .functor AND 1, L_0x55a1f3ad1680, L_0x55a1f3ad18e0, C4<1>, C4<1>;
L_0x55a1f3ad13b0 .functor OR 1, L_0x55a1f3ad11e0, L_0x55a1f3ad12f0, C4<0>, C4<0>;
L_0x55a1f3ad14c0 .functor AND 1, L_0x55a1f3ad18e0, L_0x55a1f3ad17b0, C4<1>, C4<1>;
L_0x55a1f3ad1570 .functor OR 1, L_0x55a1f3ad13b0, L_0x55a1f3ad14c0, C4<0>, C4<0>;
v0x55a1f36ec4b0_0 .net *"_s0", 0 0, L_0x55a1f3ad0cc0;  1 drivers
v0x55a1f36e3960_0 .net *"_s10", 0 0, L_0x55a1f3ad14c0;  1 drivers
v0x55a1f36e3a40_0 .net *"_s4", 0 0, L_0x55a1f3ad11e0;  1 drivers
v0x55a1f36e98c0_0 .net *"_s6", 0 0, L_0x55a1f3ad12f0;  1 drivers
v0x55a1f36e9980_0 .net *"_s8", 0 0, L_0x55a1f3ad13b0;  1 drivers
v0x55a1f36e94e0_0 .net "a", 0 0, L_0x55a1f3ad1680;  1 drivers
v0x55a1f36e95a0_0 .net "b", 0 0, L_0x55a1f3ad17b0;  1 drivers
v0x55a1f36e6970_0 .net "ca", 0 0, L_0x55a1f3ad1570;  1 drivers
v0x55a1f36e6a10_0 .net "cin", 0 0, L_0x55a1f3ad18e0;  1 drivers
v0x55a1f36e6640_0 .net "sum", 0 0, L_0x55a1f3ad1120;  1 drivers
S_0x55a1f36e3600 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f36d48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad1a10 .functor XOR 1, L_0x55a1f3ad1ef0, L_0x55a1f3ad2020, C4<0>, C4<0>;
L_0x55a1f3ad1a80 .functor XOR 1, L_0x55a1f3ad1a10, L_0x55a1f3ad2150, C4<0>, C4<0>;
L_0x55a1f3ad1af0 .functor AND 1, L_0x55a1f3ad1ef0, L_0x55a1f3ad2020, C4<1>, C4<1>;
L_0x55a1f3ad1b60 .functor AND 1, L_0x55a1f3ad1ef0, L_0x55a1f3ad2150, C4<1>, C4<1>;
L_0x55a1f3ad1c20 .functor OR 1, L_0x55a1f3ad1af0, L_0x55a1f3ad1b60, C4<0>, C4<0>;
L_0x55a1f3ad1d30 .functor AND 1, L_0x55a1f3ad2150, L_0x55a1f3ad2020, C4<1>, C4<1>;
L_0x55a1f3ad1de0 .functor OR 1, L_0x55a1f3ad1c20, L_0x55a1f3ad1d30, C4<0>, C4<0>;
v0x55a1f36eaa00_0 .net *"_s0", 0 0, L_0x55a1f3ad1a10;  1 drivers
v0x55a1f36ebd80_0 .net *"_s10", 0 0, L_0x55a1f3ad1d30;  1 drivers
v0x55a1f36e79c0_0 .net *"_s4", 0 0, L_0x55a1f3ad1af0;  1 drivers
v0x55a1f36e7ab0_0 .net *"_s6", 0 0, L_0x55a1f3ad1b60;  1 drivers
v0x55a1f36e8df0_0 .net *"_s8", 0 0, L_0x55a1f3ad1c20;  1 drivers
v0x55a1f36e4a70_0 .net "a", 0 0, L_0x55a1f3ad1ef0;  1 drivers
v0x55a1f36e4b30_0 .net "b", 0 0, L_0x55a1f3ad2020;  1 drivers
v0x55a1f36e5ea0_0 .net "ca", 0 0, L_0x55a1f3ad1de0;  1 drivers
v0x55a1f36e5f40_0 .net "cin", 0 0, L_0x55a1f3ad2150;  1 drivers
v0x55a1f36e1c10_0 .net "sum", 0 0, L_0x55a1f3ad1a80;  1 drivers
S_0x55a1f36e2ef0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f36d48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad22c0 .functor XOR 1, L_0x55a1f3ad2890, L_0x55a1f3ad29c0, C4<0>, C4<0>;
L_0x55a1f3ad2330 .functor XOR 1, L_0x55a1f3ad22c0, L_0x55a1f3ad2b40, C4<0>, C4<0>;
L_0x55a1f3ad23f0 .functor AND 1, L_0x55a1f3ad2890, L_0x55a1f3ad29c0, C4<1>, C4<1>;
L_0x55a1f3ad2500 .functor AND 1, L_0x55a1f3ad2890, L_0x55a1f3ad2b40, C4<1>, C4<1>;
L_0x55a1f3ad25c0 .functor OR 1, L_0x55a1f3ad23f0, L_0x55a1f3ad2500, C4<0>, C4<0>;
L_0x55a1f3ad26d0 .functor AND 1, L_0x55a1f3ad2b40, L_0x55a1f3ad29c0, C4<1>, C4<1>;
L_0x55a1f3ad2780 .functor OR 1, L_0x55a1f3ad25c0, L_0x55a1f3ad26d0, C4<0>, C4<0>;
v0x55a1f36d74b0_0 .net *"_s0", 0 0, L_0x55a1f3ad22c0;  1 drivers
v0x55a1f36dfec0_0 .net *"_s10", 0 0, L_0x55a1f3ad26d0;  1 drivers
v0x55a1f36dffa0_0 .net *"_s4", 0 0, L_0x55a1f3ad23f0;  1 drivers
v0x55a1f36dfae0_0 .net *"_s6", 0 0, L_0x55a1f3ad2500;  1 drivers
v0x55a1f36dfbc0_0 .net *"_s8", 0 0, L_0x55a1f3ad25c0;  1 drivers
v0x55a1f36d7010_0 .net "a", 0 0, L_0x55a1f3ad2890;  1 drivers
v0x55a1f36d70d0_0 .net "b", 0 0, L_0x55a1f3ad29c0;  1 drivers
v0x55a1f36dcf70_0 .net "ca", 0 0, L_0x55a1f3ad2780;  1 drivers
v0x55a1f36dd010_0 .net "cin", 0 0, L_0x55a1f3ad2b40;  1 drivers
v0x55a1f36dcc40_0 .net "sum", 0 0, L_0x55a1f3ad2330;  1 drivers
S_0x55a1f36d9c40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f36d48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad2c70 .functor XOR 1, L_0x55a1f3ad3110, L_0x55a1f3ad32d0, C4<0>, C4<0>;
L_0x55a1f3ad2ce0 .functor XOR 1, L_0x55a1f3ad2c70, L_0x55a1f3ad3490, C4<0>, C4<0>;
L_0x55a1f3ad2d50 .functor AND 1, L_0x55a1f3ad3110, L_0x55a1f3ad32d0, C4<1>, C4<1>;
L_0x55a1f3ad2dc0 .functor AND 1, L_0x55a1f3ad3110, L_0x55a1f3ad3490, C4<1>, C4<1>;
L_0x55a1f3ad2e80 .functor OR 1, L_0x55a1f3ad2d50, L_0x55a1f3ad2dc0, C4<0>, C4<0>;
L_0x55a1f3ad2f90 .functor AND 1, L_0x55a1f3ad3490, L_0x55a1f3ad32d0, C4<1>, C4<1>;
L_0x55a1f3ad3000 .functor OR 1, L_0x55a1f3ad2e80, L_0x55a1f3ad2f90, C4<0>, C4<0>;
v0x55a1f36da0e0_0 .net *"_s0", 0 0, L_0x55a1f3ad2c70;  1 drivers
v0x55a1f36d6c90_0 .net *"_s10", 0 0, L_0x55a1f3ad2f90;  1 drivers
v0x55a1f36d6d70_0 .net *"_s4", 0 0, L_0x55a1f3ad2d50;  1 drivers
v0x55a1f36ddff0_0 .net *"_s6", 0 0, L_0x55a1f3ad2dc0;  1 drivers
v0x55a1f36df3f0_0 .net *"_s8", 0 0, L_0x55a1f3ad2e80;  1 drivers
v0x55a1f36db070_0 .net "a", 0 0, L_0x55a1f3ad3110;  1 drivers
v0x55a1f36db130_0 .net "b", 0 0, L_0x55a1f3ad32d0;  1 drivers
v0x55a1f36dc4a0_0 .net "ca", 0 0, L_0x55a1f3ad3000;  1 drivers
v0x55a1f36dc540_0 .net "cin", 0 0, L_0x55a1f3ad3490;  1 drivers
v0x55a1f36d8120_0 .net "sum", 0 0, L_0x55a1f3ad2ce0;  1 drivers
S_0x55a1f36caae0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f36fdd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36bbd50_0 .net "a", 3 0, L_0x55a1f3ad6390;  1 drivers
v0x55a1f36bbe50_0 .net "b", 3 0, L_0x55a1f3ad6430;  1 drivers
v0x55a1f36bd180_0 .net "ca", 3 0, L_0x55a1f3ad6220;  1 drivers
v0x55a1f36bd240_0 .net "cin", 3 0, L_0x55a1f3ad6520;  1 drivers
v0x55a1f36ab840_0 .net "sum", 3 0, L_0x55a1f3ad6180;  1 drivers
L_0x55a1f3ad4140 .part L_0x55a1f3ad6390, 0, 1;
L_0x55a1f3ad4270 .part L_0x55a1f3ad6430, 0, 1;
L_0x55a1f3ad43a0 .part L_0x55a1f3ad6520, 0, 1;
L_0x55a1f3ad49b0 .part L_0x55a1f3ad6390, 1, 1;
L_0x55a1f3ad4ae0 .part L_0x55a1f3ad6430, 1, 1;
L_0x55a1f3ad4c10 .part L_0x55a1f3ad6520, 1, 1;
L_0x55a1f3ad5350 .part L_0x55a1f3ad6390, 2, 1;
L_0x55a1f3ad5480 .part L_0x55a1f3ad6430, 2, 1;
L_0x55a1f3ad5600 .part L_0x55a1f3ad6520, 2, 1;
L_0x55a1f3ad5bd0 .part L_0x55a1f3ad6390, 3, 1;
L_0x55a1f3ad5d90 .part L_0x55a1f3ad6430, 3, 1;
L_0x55a1f3ad5f50 .part L_0x55a1f3ad6520, 3, 1;
L_0x55a1f3ad6180 .concat8 [ 1 1 1 1], L_0x55a1f3ad3be0, L_0x55a1f3ad4540, L_0x55a1f3ad4df0, L_0x55a1f3ad57a0;
L_0x55a1f3ad6220 .concat8 [ 1 1 1 1], L_0x55a1f3ad4030, L_0x55a1f3ad48a0, L_0x55a1f3ad5240, L_0x55a1f3ad5ac0;
S_0x55a1f36d3190 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f36caae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad3650 .functor XOR 1, L_0x55a1f3ad4140, L_0x55a1f3ad4270, C4<0>, C4<0>;
L_0x55a1f3ad3be0 .functor XOR 1, L_0x55a1f3ad3650, L_0x55a1f3ad43a0, C4<0>, C4<0>;
L_0x55a1f3ad3ca0 .functor AND 1, L_0x55a1f3ad4140, L_0x55a1f3ad4270, C4<1>, C4<1>;
L_0x55a1f3ad3db0 .functor AND 1, L_0x55a1f3ad4140, L_0x55a1f3ad43a0, C4<1>, C4<1>;
L_0x55a1f3ad3e70 .functor OR 1, L_0x55a1f3ad3ca0, L_0x55a1f3ad3db0, C4<0>, C4<0>;
L_0x55a1f3ad3f80 .functor AND 1, L_0x55a1f3ad43a0, L_0x55a1f3ad4270, C4<1>, C4<1>;
L_0x55a1f3ad4030 .functor OR 1, L_0x55a1f3ad3e70, L_0x55a1f3ad3f80, C4<0>, C4<0>;
v0x55a1f36ca6c0_0 .net *"_s0", 0 0, L_0x55a1f3ad3650;  1 drivers
v0x55a1f36ca760_0 .net *"_s10", 0 0, L_0x55a1f3ad3f80;  1 drivers
v0x55a1f36d0620_0 .net *"_s4", 0 0, L_0x55a1f3ad3ca0;  1 drivers
v0x55a1f36d0710_0 .net *"_s6", 0 0, L_0x55a1f3ad3db0;  1 drivers
v0x55a1f36d0240_0 .net *"_s8", 0 0, L_0x55a1f3ad3e70;  1 drivers
v0x55a1f36cd6d0_0 .net "a", 0 0, L_0x55a1f3ad4140;  1 drivers
v0x55a1f36cd790_0 .net "b", 0 0, L_0x55a1f3ad4270;  1 drivers
v0x55a1f36cd2f0_0 .net "ca", 0 0, L_0x55a1f3ad4030;  1 drivers
v0x55a1f36cd390_0 .net "cin", 0 0, L_0x55a1f3ad43a0;  1 drivers
v0x55a1f36ca340_0 .net "sum", 0 0, L_0x55a1f3ad3be0;  1 drivers
S_0x55a1f36d1670 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f36caae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad44d0 .functor XOR 1, L_0x55a1f3ad49b0, L_0x55a1f3ad4ae0, C4<0>, C4<0>;
L_0x55a1f3ad4540 .functor XOR 1, L_0x55a1f3ad44d0, L_0x55a1f3ad4c10, C4<0>, C4<0>;
L_0x55a1f3ad45b0 .functor AND 1, L_0x55a1f3ad49b0, L_0x55a1f3ad4ae0, C4<1>, C4<1>;
L_0x55a1f3ad4620 .functor AND 1, L_0x55a1f3ad49b0, L_0x55a1f3ad4c10, C4<1>, C4<1>;
L_0x55a1f3ad46e0 .functor OR 1, L_0x55a1f3ad45b0, L_0x55a1f3ad4620, C4<0>, C4<0>;
L_0x55a1f3ad47f0 .functor AND 1, L_0x55a1f3ad4c10, L_0x55a1f3ad4ae0, C4<1>, C4<1>;
L_0x55a1f3ad48a0 .functor OR 1, L_0x55a1f3ad46e0, L_0x55a1f3ad47f0, C4<0>, C4<0>;
v0x55a1f36d2b20_0 .net *"_s0", 0 0, L_0x55a1f3ad44d0;  1 drivers
v0x55a1f36ce720_0 .net *"_s10", 0 0, L_0x55a1f3ad47f0;  1 drivers
v0x55a1f36ce800_0 .net *"_s4", 0 0, L_0x55a1f3ad45b0;  1 drivers
v0x55a1f36cfb50_0 .net *"_s6", 0 0, L_0x55a1f3ad4620;  1 drivers
v0x55a1f36cfc30_0 .net *"_s8", 0 0, L_0x55a1f3ad46e0;  1 drivers
v0x55a1f36cb840_0 .net "a", 0 0, L_0x55a1f3ad49b0;  1 drivers
v0x55a1f36ccc00_0 .net "b", 0 0, L_0x55a1f3ad4ae0;  1 drivers
v0x55a1f36cccc0_0 .net "ca", 0 0, L_0x55a1f3ad48a0;  1 drivers
v0x55a1f36c88c0_0 .net "cin", 0 0, L_0x55a1f3ad4c10;  1 drivers
v0x55a1f36c9c50_0 .net "sum", 0 0, L_0x55a1f3ad4540;  1 drivers
S_0x55a1f36be0a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f36caae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad4d80 .functor XOR 1, L_0x55a1f3ad5350, L_0x55a1f3ad5480, C4<0>, C4<0>;
L_0x55a1f3ad4df0 .functor XOR 1, L_0x55a1f3ad4d80, L_0x55a1f3ad5600, C4<0>, C4<0>;
L_0x55a1f3ad4eb0 .functor AND 1, L_0x55a1f3ad5350, L_0x55a1f3ad5480, C4<1>, C4<1>;
L_0x55a1f3ad4fc0 .functor AND 1, L_0x55a1f3ad5350, L_0x55a1f3ad5600, C4<1>, C4<1>;
L_0x55a1f3ad5080 .functor OR 1, L_0x55a1f3ad4eb0, L_0x55a1f3ad4fc0, C4<0>, C4<0>;
L_0x55a1f3ad5190 .functor AND 1, L_0x55a1f3ad5600, L_0x55a1f3ad5480, C4<1>, C4<1>;
L_0x55a1f3ad5240 .functor OR 1, L_0x55a1f3ad5080, L_0x55a1f3ad5190, C4<0>, C4<0>;
v0x55a1f36c6bb0_0 .net *"_s0", 0 0, L_0x55a1f3ad4d80;  1 drivers
v0x55a1f36c6750_0 .net *"_s10", 0 0, L_0x55a1f3ad5190;  1 drivers
v0x55a1f36c6830_0 .net *"_s4", 0 0, L_0x55a1f3ad4eb0;  1 drivers
v0x55a1f36bdc80_0 .net *"_s6", 0 0, L_0x55a1f3ad4fc0;  1 drivers
v0x55a1f36bdd60_0 .net *"_s8", 0 0, L_0x55a1f3ad5080;  1 drivers
v0x55a1f36c3be0_0 .net "a", 0 0, L_0x55a1f3ad5350;  1 drivers
v0x55a1f36c3ca0_0 .net "b", 0 0, L_0x55a1f3ad5480;  1 drivers
v0x55a1f36c3800_0 .net "ca", 0 0, L_0x55a1f3ad5240;  1 drivers
v0x55a1f36c38a0_0 .net "cin", 0 0, L_0x55a1f3ad5600;  1 drivers
v0x55a1f36c0d40_0 .net "sum", 0 0, L_0x55a1f3ad4df0;  1 drivers
S_0x55a1f36c08b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f36caae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad5730 .functor XOR 1, L_0x55a1f3ad5bd0, L_0x55a1f3ad5d90, C4<0>, C4<0>;
L_0x55a1f3ad57a0 .functor XOR 1, L_0x55a1f3ad5730, L_0x55a1f3ad5f50, C4<0>, C4<0>;
L_0x55a1f3ad5810 .functor AND 1, L_0x55a1f3ad5bd0, L_0x55a1f3ad5d90, C4<1>, C4<1>;
L_0x55a1f3ad5880 .functor AND 1, L_0x55a1f3ad5bd0, L_0x55a1f3ad5f50, C4<1>, C4<1>;
L_0x55a1f3ad5940 .functor OR 1, L_0x55a1f3ad5810, L_0x55a1f3ad5880, C4<0>, C4<0>;
L_0x55a1f3ad5a50 .functor AND 1, L_0x55a1f3ad5f50, L_0x55a1f3ad5d90, C4<1>, C4<1>;
L_0x55a1f3ad5ac0 .functor OR 1, L_0x55a1f3ad5940, L_0x55a1f3ad5a50, C4<0>, C4<0>;
v0x55a1f36bd920_0 .net *"_s0", 0 0, L_0x55a1f3ad5730;  1 drivers
v0x55a1f36c4c30_0 .net *"_s10", 0 0, L_0x55a1f3ad5a50;  1 drivers
v0x55a1f36c4d10_0 .net *"_s4", 0 0, L_0x55a1f3ad5810;  1 drivers
v0x55a1f36c6060_0 .net *"_s6", 0 0, L_0x55a1f3ad5880;  1 drivers
v0x55a1f36c6140_0 .net *"_s8", 0 0, L_0x55a1f3ad5940;  1 drivers
v0x55a1f36c1d50_0 .net "a", 0 0, L_0x55a1f3ad5bd0;  1 drivers
v0x55a1f36c3110_0 .net "b", 0 0, L_0x55a1f3ad5d90;  1 drivers
v0x55a1f36c31d0_0 .net "ca", 0 0, L_0x55a1f3ad5ac0;  1 drivers
v0x55a1f36bed90_0 .net "cin", 0 0, L_0x55a1f3ad5f50;  1 drivers
v0x55a1f36c01c0_0 .net "sum", 0 0, L_0x55a1f3ad57a0;  1 drivers
S_0x55a1f369eef0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f36fdd20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36a2760_0 .net "a", 3 0, L_0x55a1f3ad8d30;  1 drivers
v0x55a1f36a2860_0 .net "b", 3 0, L_0x55a1f3ad8e60;  1 drivers
v0x55a1f36a3b90_0 .net "ca", 3 0, L_0x55a1f3ad8bc0;  1 drivers
v0x55a1f36a3c50_0 .net "cin", 3 0, L_0x55a1f3ad8f90;  1 drivers
v0x55a1f369f850_0 .net "sum", 3 0, L_0x55a1f3ad8b20;  1 drivers
L_0x55a1f3ad6ae0 .part L_0x55a1f3ad8d30, 0, 1;
L_0x55a1f3ad6c10 .part L_0x55a1f3ad8e60, 0, 1;
L_0x55a1f3ad6d40 .part L_0x55a1f3ad8f90, 0, 1;
L_0x55a1f3ad7350 .part L_0x55a1f3ad8d30, 1, 1;
L_0x55a1f3ad7480 .part L_0x55a1f3ad8e60, 1, 1;
L_0x55a1f3ad75b0 .part L_0x55a1f3ad8f90, 1, 1;
L_0x55a1f3ad7cf0 .part L_0x55a1f3ad8d30, 2, 1;
L_0x55a1f3ad7e20 .part L_0x55a1f3ad8e60, 2, 1;
L_0x55a1f3ad7fa0 .part L_0x55a1f3ad8f90, 2, 1;
L_0x55a1f3ad8570 .part L_0x55a1f3ad8d30, 3, 1;
L_0x55a1f3ad8730 .part L_0x55a1f3ad8e60, 3, 1;
L_0x55a1f3ad88f0 .part L_0x55a1f3ad8f90, 3, 1;
L_0x55a1f3ad8b20 .concat8 [ 1 1 1 1], L_0x55a1f3ad65c0, L_0x55a1f3ad6ee0, L_0x55a1f3ad7790, L_0x55a1f3ad8140;
L_0x55a1f3ad8bc0 .concat8 [ 1 1 1 1], L_0x55a1f3ad69d0, L_0x55a1f3ad7240, L_0x55a1f3ad7be0, L_0x55a1f3ad8460;
S_0x55a1f36b6e50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f369eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad6110 .functor XOR 1, L_0x55a1f3ad6ae0, L_0x55a1f3ad6c10, C4<0>, C4<0>;
L_0x55a1f3ad65c0 .functor XOR 1, L_0x55a1f3ad6110, L_0x55a1f3ad6d40, C4<0>, C4<0>;
L_0x55a1f3ad6680 .functor AND 1, L_0x55a1f3ad6ae0, L_0x55a1f3ad6c10, C4<1>, C4<1>;
L_0x55a1f3ad6790 .functor AND 1, L_0x55a1f3ad6ae0, L_0x55a1f3ad6d40, C4<1>, C4<1>;
L_0x55a1f3ad6850 .functor OR 1, L_0x55a1f3ad6680, L_0x55a1f3ad6790, C4<0>, C4<0>;
L_0x55a1f3ad6960 .functor AND 1, L_0x55a1f3ad6d40, L_0x55a1f3ad6c10, C4<1>, C4<1>;
L_0x55a1f3ad69d0 .functor OR 1, L_0x55a1f3ad6850, L_0x55a1f3ad6960, C4<0>, C4<0>;
v0x55a1f36b6a70_0 .net *"_s0", 0 0, L_0x55a1f3ad6110;  1 drivers
v0x55a1f36b6b10_0 .net *"_s10", 0 0, L_0x55a1f3ad6960;  1 drivers
v0x55a1f36adfa0_0 .net *"_s4", 0 0, L_0x55a1f3ad6680;  1 drivers
v0x55a1f36ae090_0 .net *"_s6", 0 0, L_0x55a1f3ad6790;  1 drivers
v0x55a1f36b3f00_0 .net *"_s8", 0 0, L_0x55a1f3ad6850;  1 drivers
v0x55a1f36b3b20_0 .net "a", 0 0, L_0x55a1f3ad6ae0;  1 drivers
v0x55a1f36b3be0_0 .net "b", 0 0, L_0x55a1f3ad6c10;  1 drivers
v0x55a1f36b0fb0_0 .net "ca", 0 0, L_0x55a1f3ad69d0;  1 drivers
v0x55a1f36b1050_0 .net "cin", 0 0, L_0x55a1f3ad6d40;  1 drivers
v0x55a1f36b0c80_0 .net "sum", 0 0, L_0x55a1f3ad65c0;  1 drivers
S_0x55a1f36adc20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f369eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad6e70 .functor XOR 1, L_0x55a1f3ad7350, L_0x55a1f3ad7480, C4<0>, C4<0>;
L_0x55a1f3ad6ee0 .functor XOR 1, L_0x55a1f3ad6e70, L_0x55a1f3ad75b0, C4<0>, C4<0>;
L_0x55a1f3ad6f50 .functor AND 1, L_0x55a1f3ad7350, L_0x55a1f3ad7480, C4<1>, C4<1>;
L_0x55a1f3ad6fc0 .functor AND 1, L_0x55a1f3ad7350, L_0x55a1f3ad75b0, C4<1>, C4<1>;
L_0x55a1f3ad7080 .functor OR 1, L_0x55a1f3ad6f50, L_0x55a1f3ad6fc0, C4<0>, C4<0>;
L_0x55a1f3ad7190 .functor AND 1, L_0x55a1f3ad75b0, L_0x55a1f3ad7480, C4<1>, C4<1>;
L_0x55a1f3ad7240 .functor OR 1, L_0x55a1f3ad7080, L_0x55a1f3ad7190, C4<0>, C4<0>;
v0x55a1f36b4fd0_0 .net *"_s0", 0 0, L_0x55a1f3ad6e70;  1 drivers
v0x55a1f36b6380_0 .net *"_s10", 0 0, L_0x55a1f3ad7190;  1 drivers
v0x55a1f36b6460_0 .net *"_s4", 0 0, L_0x55a1f3ad6f50;  1 drivers
v0x55a1f36b2000_0 .net *"_s6", 0 0, L_0x55a1f3ad6fc0;  1 drivers
v0x55a1f36b20e0_0 .net *"_s8", 0 0, L_0x55a1f3ad7080;  1 drivers
v0x55a1f36b3430_0 .net "a", 0 0, L_0x55a1f3ad7350;  1 drivers
v0x55a1f36b34f0_0 .net "b", 0 0, L_0x55a1f3ad7480;  1 drivers
v0x55a1f36af0b0_0 .net "ca", 0 0, L_0x55a1f3ad7240;  1 drivers
v0x55a1f36af170_0 .net "cin", 0 0, L_0x55a1f3ad75b0;  1 drivers
v0x55a1f36b0590_0 .net "sum", 0 0, L_0x55a1f3ad6ee0;  1 drivers
S_0x55a1f36ac1a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f369eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad7720 .functor XOR 1, L_0x55a1f3ad7cf0, L_0x55a1f3ad7e20, C4<0>, C4<0>;
L_0x55a1f3ad7790 .functor XOR 1, L_0x55a1f3ad7720, L_0x55a1f3ad7fa0, C4<0>, C4<0>;
L_0x55a1f3ad7850 .functor AND 1, L_0x55a1f3ad7cf0, L_0x55a1f3ad7e20, C4<1>, C4<1>;
L_0x55a1f3ad7960 .functor AND 1, L_0x55a1f3ad7cf0, L_0x55a1f3ad7fa0, C4<1>, C4<1>;
L_0x55a1f3ad7a20 .functor OR 1, L_0x55a1f3ad7850, L_0x55a1f3ad7960, C4<0>, C4<0>;
L_0x55a1f3ad7b30 .functor AND 1, L_0x55a1f3ad7fa0, L_0x55a1f3ad7e20, C4<1>, C4<1>;
L_0x55a1f3ad7be0 .functor OR 1, L_0x55a1f3ad7a20, L_0x55a1f3ad7b30, C4<0>, C4<0>;
v0x55a1f36ad5e0_0 .net *"_s0", 0 0, L_0x55a1f3ad7720;  1 drivers
v0x55a1f36a1a70_0 .net *"_s10", 0 0, L_0x55a1f3ad7b30;  1 drivers
v0x55a1f36a1b50_0 .net *"_s4", 0 0, L_0x55a1f3ad7850;  1 drivers
v0x55a1f36aa500_0 .net *"_s6", 0 0, L_0x55a1f3ad7960;  1 drivers
v0x55a1f36aa5e0_0 .net *"_s8", 0 0, L_0x55a1f3ad7a20;  1 drivers
v0x55a1f36aa190_0 .net "a", 0 0, L_0x55a1f3ad7cf0;  1 drivers
v0x55a1f36a1650_0 .net "b", 0 0, L_0x55a1f3ad7e20;  1 drivers
v0x55a1f36a1710_0 .net "ca", 0 0, L_0x55a1f3ad7be0;  1 drivers
v0x55a1f36a75b0_0 .net "cin", 0 0, L_0x55a1f3ad7fa0;  1 drivers
v0x55a1f36a71d0_0 .net "sum", 0 0, L_0x55a1f3ad7790;  1 drivers
S_0x55a1f36a4660 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f369eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad80d0 .functor XOR 1, L_0x55a1f3ad8570, L_0x55a1f3ad8730, C4<0>, C4<0>;
L_0x55a1f3ad8140 .functor XOR 1, L_0x55a1f3ad80d0, L_0x55a1f3ad88f0, C4<0>, C4<0>;
L_0x55a1f3ad81b0 .functor AND 1, L_0x55a1f3ad8570, L_0x55a1f3ad8730, C4<1>, C4<1>;
L_0x55a1f3ad8220 .functor AND 1, L_0x55a1f3ad8570, L_0x55a1f3ad88f0, C4<1>, C4<1>;
L_0x55a1f3ad82e0 .functor OR 1, L_0x55a1f3ad81b0, L_0x55a1f3ad8220, C4<0>, C4<0>;
L_0x55a1f3ad83f0 .functor AND 1, L_0x55a1f3ad88f0, L_0x55a1f3ad8730, C4<1>, C4<1>;
L_0x55a1f3ad8460 .functor OR 1, L_0x55a1f3ad82e0, L_0x55a1f3ad83f0, C4<0>, C4<0>;
v0x55a1f36a4300_0 .net *"_s0", 0 0, L_0x55a1f3ad80d0;  1 drivers
v0x55a1f36a12d0_0 .net *"_s10", 0 0, L_0x55a1f3ad83f0;  1 drivers
v0x55a1f36a13b0_0 .net *"_s4", 0 0, L_0x55a1f3ad81b0;  1 drivers
v0x55a1f36a8600_0 .net *"_s6", 0 0, L_0x55a1f3ad8220;  1 drivers
v0x55a1f36a86e0_0 .net *"_s8", 0 0, L_0x55a1f3ad82e0;  1 drivers
v0x55a1f36a9a30_0 .net "a", 0 0, L_0x55a1f3ad8570;  1 drivers
v0x55a1f36a9af0_0 .net "b", 0 0, L_0x55a1f3ad8730;  1 drivers
v0x55a1f36a56b0_0 .net "ca", 0 0, L_0x55a1f3ad8460;  1 drivers
v0x55a1f36a5750_0 .net "cin", 0 0, L_0x55a1f3ad88f0;  1 drivers
v0x55a1f36a6b90_0 .net "sum", 0 0, L_0x55a1f3ad8140;  1 drivers
S_0x55a1f3694d00 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f3708450;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3636930_0 .net "a", 15 0, L_0x55a1f3ae4250;  1 drivers
v0x55a1f3636a10_0 .net "b", 15 0, L_0x55a1f3ae4340;  1 drivers
v0x55a1f3636550_0 .net "ca", 15 0, L_0x55a1f3ae3ff0;  1 drivers
v0x55a1f36365f0_0 .net "cin", 15 0, L_0x55a1f3ae4430;  1 drivers
v0x55a1f362da80_0 .net "sum", 15 0, L_0x55a1f3ae3f50;  1 drivers
L_0x55a1f3adbd50 .part L_0x55a1f3ae4250, 0, 4;
L_0x55a1f3adbdf0 .part L_0x55a1f3ae4340, 0, 4;
L_0x55a1f3adbe90 .part L_0x55a1f3ae4430, 0, 4;
L_0x55a1f3ade6e0 .part L_0x55a1f3ae4250, 4, 4;
L_0x55a1f3ade7d0 .part L_0x55a1f3ae4340, 4, 4;
L_0x55a1f3ade8c0 .part L_0x55a1f3ae4430, 4, 4;
L_0x55a1f3ae11a0 .part L_0x55a1f3ae4250, 8, 4;
L_0x55a1f3ae1240 .part L_0x55a1f3ae4340, 8, 4;
L_0x55a1f3ae1330 .part L_0x55a1f3ae4430, 8, 4;
L_0x55a1f3ae3b50 .part L_0x55a1f3ae4250, 12, 4;
L_0x55a1f3ae3c80 .part L_0x55a1f3ae4340, 12, 4;
L_0x55a1f3ae3db0 .part L_0x55a1f3ae4430, 12, 4;
L_0x55a1f3ae3f50 .concat8 [ 4 4 4 4], L_0x55a1f3adbb40, L_0x55a1f3ade4d0, L_0x55a1f3ae0f90, L_0x55a1f3ae38f0;
L_0x55a1f3ae3ff0 .concat8 [ 4 4 4 4], L_0x55a1f3adbbe0, L_0x55a1f3ade570, L_0x55a1f3ae1030, L_0x55a1f3ae3990;
S_0x55a1f369ac60 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3694d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f366bcb0_0 .net "a", 3 0, L_0x55a1f3adbd50;  1 drivers
v0x55a1f366bdb0_0 .net "b", 3 0, L_0x55a1f3adbdf0;  1 drivers
v0x55a1f367b180_0 .net "ca", 3 0, L_0x55a1f3adbbe0;  1 drivers
v0x55a1f367b240_0 .net "cin", 3 0, L_0x55a1f3adbe90;  1 drivers
v0x55a1f3683c10_0 .net "sum", 3 0, L_0x55a1f3adbb40;  1 drivers
L_0x55a1f3ad9b00 .part L_0x55a1f3adbd50, 0, 1;
L_0x55a1f3ad9c30 .part L_0x55a1f3adbdf0, 0, 1;
L_0x55a1f3ad9d60 .part L_0x55a1f3adbe90, 0, 1;
L_0x55a1f3ada370 .part L_0x55a1f3adbd50, 1, 1;
L_0x55a1f3ada4a0 .part L_0x55a1f3adbdf0, 1, 1;
L_0x55a1f3ada5d0 .part L_0x55a1f3adbe90, 1, 1;
L_0x55a1f3adad10 .part L_0x55a1f3adbd50, 2, 1;
L_0x55a1f3adae40 .part L_0x55a1f3adbdf0, 2, 1;
L_0x55a1f3adafc0 .part L_0x55a1f3adbe90, 2, 1;
L_0x55a1f3adb590 .part L_0x55a1f3adbd50, 3, 1;
L_0x55a1f3adb750 .part L_0x55a1f3adbdf0, 3, 1;
L_0x55a1f3adb910 .part L_0x55a1f3adbe90, 3, 1;
L_0x55a1f3adbb40 .concat8 [ 1 1 1 1], L_0x55a1f3ad8ab0, L_0x55a1f3ad9f00, L_0x55a1f3ada7b0, L_0x55a1f3adb160;
L_0x55a1f3adbbe0 .concat8 [ 1 1 1 1], L_0x55a1f3ad99f0, L_0x55a1f3ada260, L_0x55a1f3adac00, L_0x55a1f3adb480;
S_0x55a1f3697d10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f369ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad90c0 .functor XOR 1, L_0x55a1f3ad9b00, L_0x55a1f3ad9c30, C4<0>, C4<0>;
L_0x55a1f3ad8ab0 .functor XOR 1, L_0x55a1f3ad90c0, L_0x55a1f3ad9d60, C4<0>, C4<0>;
L_0x55a1f3ad9660 .functor AND 1, L_0x55a1f3ad9b00, L_0x55a1f3ad9c30, C4<1>, C4<1>;
L_0x55a1f3ad9770 .functor AND 1, L_0x55a1f3ad9b00, L_0x55a1f3ad9d60, C4<1>, C4<1>;
L_0x55a1f3ad9830 .functor OR 1, L_0x55a1f3ad9660, L_0x55a1f3ad9770, C4<0>, C4<0>;
L_0x55a1f3ad9940 .functor AND 1, L_0x55a1f3ad9d60, L_0x55a1f3ad9c30, C4<1>, C4<1>;
L_0x55a1f3ad99f0 .functor OR 1, L_0x55a1f3ad9830, L_0x55a1f3ad9940, C4<0>, C4<0>;
v0x55a1f3697930_0 .net *"_s0", 0 0, L_0x55a1f3ad90c0;  1 drivers
v0x55a1f36979f0_0 .net *"_s10", 0 0, L_0x55a1f3ad9940;  1 drivers
v0x55a1f3694980_0 .net *"_s4", 0 0, L_0x55a1f3ad9660;  1 drivers
v0x55a1f3694a70_0 .net *"_s6", 0 0, L_0x55a1f3ad9770;  1 drivers
v0x55a1f369bcf0_0 .net *"_s8", 0 0, L_0x55a1f3ad9830;  1 drivers
v0x55a1f369d0e0_0 .net "a", 0 0, L_0x55a1f3ad9b00;  1 drivers
v0x55a1f369d1a0_0 .net "b", 0 0, L_0x55a1f3ad9c30;  1 drivers
v0x55a1f3698d60_0 .net "ca", 0 0, L_0x55a1f3ad99f0;  1 drivers
v0x55a1f3698e20_0 .net "cin", 0 0, L_0x55a1f3ad9d60;  1 drivers
v0x55a1f369a240_0 .net "sum", 0 0, L_0x55a1f3ad8ab0;  1 drivers
S_0x55a1f3695e10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f369ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ad9e90 .functor XOR 1, L_0x55a1f3ada370, L_0x55a1f3ada4a0, C4<0>, C4<0>;
L_0x55a1f3ad9f00 .functor XOR 1, L_0x55a1f3ad9e90, L_0x55a1f3ada5d0, C4<0>, C4<0>;
L_0x55a1f3ad9f70 .functor AND 1, L_0x55a1f3ada370, L_0x55a1f3ada4a0, C4<1>, C4<1>;
L_0x55a1f3ad9fe0 .functor AND 1, L_0x55a1f3ada370, L_0x55a1f3ada5d0, C4<1>, C4<1>;
L_0x55a1f3ada0a0 .functor OR 1, L_0x55a1f3ad9f70, L_0x55a1f3ad9fe0, C4<0>, C4<0>;
L_0x55a1f3ada1b0 .functor AND 1, L_0x55a1f3ada5d0, L_0x55a1f3ada4a0, C4<1>, C4<1>;
L_0x55a1f3ada260 .functor OR 1, L_0x55a1f3ada0a0, L_0x55a1f3ada1b0, C4<0>, C4<0>;
v0x55a1f36972c0_0 .net *"_s0", 0 0, L_0x55a1f3ad9e90;  1 drivers
v0x55a1f3692f00_0 .net *"_s10", 0 0, L_0x55a1f3ada1b0;  1 drivers
v0x55a1f3692fe0_0 .net *"_s4", 0 0, L_0x55a1f3ad9f70;  1 drivers
v0x55a1f3694290_0 .net *"_s6", 0 0, L_0x55a1f3ad9fe0;  1 drivers
v0x55a1f3694370_0 .net *"_s8", 0 0, L_0x55a1f3ada0a0;  1 drivers
v0x55a1f3688750_0 .net "a", 0 0, L_0x55a1f3ada370;  1 drivers
v0x55a1f3691170_0 .net "b", 0 0, L_0x55a1f3ada4a0;  1 drivers
v0x55a1f3691230_0 .net "ca", 0 0, L_0x55a1f3ada260;  1 drivers
v0x55a1f3690d90_0 .net "cin", 0 0, L_0x55a1f3ada5d0;  1 drivers
v0x55a1f36882c0_0 .net "sum", 0 0, L_0x55a1f3ad9f00;  1 drivers
S_0x55a1f368e220 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f369ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ada740 .functor XOR 1, L_0x55a1f3adad10, L_0x55a1f3adae40, C4<0>, C4<0>;
L_0x55a1f3ada7b0 .functor XOR 1, L_0x55a1f3ada740, L_0x55a1f3adafc0, C4<0>, C4<0>;
L_0x55a1f3ada870 .functor AND 1, L_0x55a1f3adad10, L_0x55a1f3adae40, C4<1>, C4<1>;
L_0x55a1f3ada980 .functor AND 1, L_0x55a1f3adad10, L_0x55a1f3adafc0, C4<1>, C4<1>;
L_0x55a1f3adaa40 .functor OR 1, L_0x55a1f3ada870, L_0x55a1f3ada980, C4<0>, C4<0>;
L_0x55a1f3adab50 .functor AND 1, L_0x55a1f3adafc0, L_0x55a1f3adae40, C4<1>, C4<1>;
L_0x55a1f3adac00 .functor OR 1, L_0x55a1f3adaa40, L_0x55a1f3adab50, C4<0>, C4<0>;
v0x55a1f368dec0_0 .net *"_s0", 0 0, L_0x55a1f3ada740;  1 drivers
v0x55a1f368b2d0_0 .net *"_s10", 0 0, L_0x55a1f3adab50;  1 drivers
v0x55a1f368b3b0_0 .net *"_s4", 0 0, L_0x55a1f3ada870;  1 drivers
v0x55a1f368aef0_0 .net *"_s6", 0 0, L_0x55a1f3ada980;  1 drivers
v0x55a1f368afd0_0 .net *"_s8", 0 0, L_0x55a1f3adaa40;  1 drivers
v0x55a1f3687f40_0 .net "a", 0 0, L_0x55a1f3adad10;  1 drivers
v0x55a1f3688000_0 .net "b", 0 0, L_0x55a1f3adae40;  1 drivers
v0x55a1f368f270_0 .net "ca", 0 0, L_0x55a1f3adac00;  1 drivers
v0x55a1f368f310_0 .net "cin", 0 0, L_0x55a1f3adafc0;  1 drivers
v0x55a1f3690750_0 .net "sum", 0 0, L_0x55a1f3ada7b0;  1 drivers
S_0x55a1f368c320 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f369ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3adb0f0 .functor XOR 1, L_0x55a1f3adb590, L_0x55a1f3adb750, C4<0>, C4<0>;
L_0x55a1f3adb160 .functor XOR 1, L_0x55a1f3adb0f0, L_0x55a1f3adb910, C4<0>, C4<0>;
L_0x55a1f3adb1d0 .functor AND 1, L_0x55a1f3adb590, L_0x55a1f3adb750, C4<1>, C4<1>;
L_0x55a1f3adb240 .functor AND 1, L_0x55a1f3adb590, L_0x55a1f3adb910, C4<1>, C4<1>;
L_0x55a1f3adb300 .functor OR 1, L_0x55a1f3adb1d0, L_0x55a1f3adb240, C4<0>, C4<0>;
L_0x55a1f3adb410 .functor AND 1, L_0x55a1f3adb910, L_0x55a1f3adb750, C4<1>, C4<1>;
L_0x55a1f3adb480 .functor OR 1, L_0x55a1f3adb300, L_0x55a1f3adb410, C4<0>, C4<0>;
v0x55a1f368d820_0 .net *"_s0", 0 0, L_0x55a1f3adb0f0;  1 drivers
v0x55a1f36893f0_0 .net *"_s10", 0 0, L_0x55a1f3adb410;  1 drivers
v0x55a1f36894d0_0 .net *"_s4", 0 0, L_0x55a1f3adb1d0;  1 drivers
v0x55a1f368a850_0 .net *"_s6", 0 0, L_0x55a1f3adb240;  1 drivers
v0x55a1f36864c0_0 .net *"_s8", 0 0, L_0x55a1f3adb300;  1 drivers
v0x55a1f3687850_0 .net "a", 0 0, L_0x55a1f3adb590;  1 drivers
v0x55a1f3687910_0 .net "b", 0 0, L_0x55a1f3adb750;  1 drivers
v0x55a1f3684f50_0 .net "ca", 0 0, L_0x55a1f3adb480;  1 drivers
v0x55a1f3684ff0_0 .net "cin", 0 0, L_0x55a1f3adb910;  1 drivers
v0x55a1f36786b0_0 .net "sum", 0 0, L_0x55a1f3adb160;  1 drivers
S_0x55a1f3683830 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3694d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3661ee0_0 .net "a", 3 0, L_0x55a1f3ade6e0;  1 drivers
v0x55a1f3661fe0_0 .net "b", 3 0, L_0x55a1f3ade7d0;  1 drivers
v0x55a1f366a970_0 .net "ca", 3 0, L_0x55a1f3ade570;  1 drivers
v0x55a1f366aa30_0 .net "cin", 3 0, L_0x55a1f3ade8c0;  1 drivers
v0x55a1f366a590_0 .net "sum", 3 0, L_0x55a1f3ade4d0;  1 drivers
L_0x55a1f3adc490 .part L_0x55a1f3ade6e0, 0, 1;
L_0x55a1f3adc5c0 .part L_0x55a1f3ade7d0, 0, 1;
L_0x55a1f3adc6f0 .part L_0x55a1f3ade8c0, 0, 1;
L_0x55a1f3adcd00 .part L_0x55a1f3ade6e0, 1, 1;
L_0x55a1f3adce30 .part L_0x55a1f3ade7d0, 1, 1;
L_0x55a1f3adcf60 .part L_0x55a1f3ade8c0, 1, 1;
L_0x55a1f3add6a0 .part L_0x55a1f3ade6e0, 2, 1;
L_0x55a1f3add7d0 .part L_0x55a1f3ade7d0, 2, 1;
L_0x55a1f3add950 .part L_0x55a1f3ade8c0, 2, 1;
L_0x55a1f3addf20 .part L_0x55a1f3ade6e0, 3, 1;
L_0x55a1f3ade0e0 .part L_0x55a1f3ade7d0, 3, 1;
L_0x55a1f3ade2a0 .part L_0x55a1f3ade8c0, 3, 1;
L_0x55a1f3ade4d0 .concat8 [ 1 1 1 1], L_0x55a1f3adbf30, L_0x55a1f3adc890, L_0x55a1f3add140, L_0x55a1f3addaf0;
L_0x55a1f3ade570 .concat8 [ 1 1 1 1], L_0x55a1f3adc380, L_0x55a1f3adcbf0, L_0x55a1f3add590, L_0x55a1f3adde10;
S_0x55a1f3680cc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3683830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3adbad0 .functor XOR 1, L_0x55a1f3adc490, L_0x55a1f3adc5c0, C4<0>, C4<0>;
L_0x55a1f3adbf30 .functor XOR 1, L_0x55a1f3adbad0, L_0x55a1f3adc6f0, C4<0>, C4<0>;
L_0x55a1f3adbff0 .functor AND 1, L_0x55a1f3adc490, L_0x55a1f3adc5c0, C4<1>, C4<1>;
L_0x55a1f3adc100 .functor AND 1, L_0x55a1f3adc490, L_0x55a1f3adc6f0, C4<1>, C4<1>;
L_0x55a1f3adc1c0 .functor OR 1, L_0x55a1f3adbff0, L_0x55a1f3adc100, C4<0>, C4<0>;
L_0x55a1f3adc2d0 .functor AND 1, L_0x55a1f3adc6f0, L_0x55a1f3adc5c0, C4<1>, C4<1>;
L_0x55a1f3adc380 .functor OR 1, L_0x55a1f3adc1c0, L_0x55a1f3adc2d0, C4<0>, C4<0>;
v0x55a1f3680960_0 .net *"_s0", 0 0, L_0x55a1f3adbad0;  1 drivers
v0x55a1f367dd70_0 .net *"_s10", 0 0, L_0x55a1f3adc2d0;  1 drivers
v0x55a1f367de50_0 .net *"_s4", 0 0, L_0x55a1f3adbff0;  1 drivers
v0x55a1f367d990_0 .net *"_s6", 0 0, L_0x55a1f3adc100;  1 drivers
v0x55a1f367da70_0 .net *"_s8", 0 0, L_0x55a1f3adc1c0;  1 drivers
v0x55a1f367a9e0_0 .net "a", 0 0, L_0x55a1f3adc490;  1 drivers
v0x55a1f367aaa0_0 .net "b", 0 0, L_0x55a1f3adc5c0;  1 drivers
v0x55a1f3681d10_0 .net "ca", 0 0, L_0x55a1f3adc380;  1 drivers
v0x55a1f3681db0_0 .net "cin", 0 0, L_0x55a1f3adc6f0;  1 drivers
v0x55a1f36831f0_0 .net "sum", 0 0, L_0x55a1f3adbf30;  1 drivers
S_0x55a1f367edc0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3683830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3adc820 .functor XOR 1, L_0x55a1f3adcd00, L_0x55a1f3adce30, C4<0>, C4<0>;
L_0x55a1f3adc890 .functor XOR 1, L_0x55a1f3adc820, L_0x55a1f3adcf60, C4<0>, C4<0>;
L_0x55a1f3adc900 .functor AND 1, L_0x55a1f3adcd00, L_0x55a1f3adce30, C4<1>, C4<1>;
L_0x55a1f3adc970 .functor AND 1, L_0x55a1f3adcd00, L_0x55a1f3adcf60, C4<1>, C4<1>;
L_0x55a1f3adca30 .functor OR 1, L_0x55a1f3adc900, L_0x55a1f3adc970, C4<0>, C4<0>;
L_0x55a1f3adcb40 .functor AND 1, L_0x55a1f3adcf60, L_0x55a1f3adce30, C4<1>, C4<1>;
L_0x55a1f3adcbf0 .functor OR 1, L_0x55a1f3adca30, L_0x55a1f3adcb40, C4<0>, C4<0>;
v0x55a1f3680270_0 .net *"_s0", 0 0, L_0x55a1f3adc820;  1 drivers
v0x55a1f367be70_0 .net *"_s10", 0 0, L_0x55a1f3adcb40;  1 drivers
v0x55a1f367bf50_0 .net *"_s4", 0 0, L_0x55a1f3adc900;  1 drivers
v0x55a1f367d2a0_0 .net *"_s6", 0 0, L_0x55a1f3adc970;  1 drivers
v0x55a1f367d380_0 .net *"_s8", 0 0, L_0x55a1f3adca30;  1 drivers
v0x55a1f3678fd0_0 .net "a", 0 0, L_0x55a1f3adcd00;  1 drivers
v0x55a1f367a2f0_0 .net "b", 0 0, L_0x55a1f3adce30;  1 drivers
v0x55a1f367a3b0_0 .net "ca", 0 0, L_0x55a1f3adcbf0;  1 drivers
v0x55a1f366e830_0 .net "cin", 0 0, L_0x55a1f3adcf60;  1 drivers
v0x55a1f36772c0_0 .net "sum", 0 0, L_0x55a1f3adc890;  1 drivers
S_0x55a1f3676ee0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3683830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3add0d0 .functor XOR 1, L_0x55a1f3add6a0, L_0x55a1f3add7d0, C4<0>, C4<0>;
L_0x55a1f3add140 .functor XOR 1, L_0x55a1f3add0d0, L_0x55a1f3add950, C4<0>, C4<0>;
L_0x55a1f3add200 .functor AND 1, L_0x55a1f3add6a0, L_0x55a1f3add7d0, C4<1>, C4<1>;
L_0x55a1f3add310 .functor AND 1, L_0x55a1f3add6a0, L_0x55a1f3add950, C4<1>, C4<1>;
L_0x55a1f3add3d0 .functor OR 1, L_0x55a1f3add200, L_0x55a1f3add310, C4<0>, C4<0>;
L_0x55a1f3add4e0 .functor AND 1, L_0x55a1f3add950, L_0x55a1f3add7d0, C4<1>, C4<1>;
L_0x55a1f3add590 .functor OR 1, L_0x55a1f3add3d0, L_0x55a1f3add4e0, C4<0>, C4<0>;
v0x55a1f366e490_0 .net *"_s0", 0 0, L_0x55a1f3add0d0;  1 drivers
v0x55a1f3674370_0 .net *"_s10", 0 0, L_0x55a1f3add4e0;  1 drivers
v0x55a1f3674450_0 .net *"_s4", 0 0, L_0x55a1f3add200;  1 drivers
v0x55a1f3673f90_0 .net *"_s6", 0 0, L_0x55a1f3add310;  1 drivers
v0x55a1f3674070_0 .net *"_s8", 0 0, L_0x55a1f3add3d0;  1 drivers
v0x55a1f3671420_0 .net "a", 0 0, L_0x55a1f3add6a0;  1 drivers
v0x55a1f36714e0_0 .net "b", 0 0, L_0x55a1f3add7d0;  1 drivers
v0x55a1f3671040_0 .net "ca", 0 0, L_0x55a1f3add590;  1 drivers
v0x55a1f36710e0_0 .net "cin", 0 0, L_0x55a1f3add950;  1 drivers
v0x55a1f366e140_0 .net "sum", 0 0, L_0x55a1f3add140;  1 drivers
S_0x55a1f36753c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3683830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3adda80 .functor XOR 1, L_0x55a1f3addf20, L_0x55a1f3ade0e0, C4<0>, C4<0>;
L_0x55a1f3addaf0 .functor XOR 1, L_0x55a1f3adda80, L_0x55a1f3ade2a0, C4<0>, C4<0>;
L_0x55a1f3addb60 .functor AND 1, L_0x55a1f3addf20, L_0x55a1f3ade0e0, C4<1>, C4<1>;
L_0x55a1f3addbd0 .functor AND 1, L_0x55a1f3addf20, L_0x55a1f3ade2a0, C4<1>, C4<1>;
L_0x55a1f3addc90 .functor OR 1, L_0x55a1f3addb60, L_0x55a1f3addbd0, C4<0>, C4<0>;
L_0x55a1f3addda0 .functor AND 1, L_0x55a1f3ade2a0, L_0x55a1f3ade0e0, C4<1>, C4<1>;
L_0x55a1f3adde10 .functor OR 1, L_0x55a1f3addc90, L_0x55a1f3addda0, C4<0>, C4<0>;
v0x55a1f3676870_0 .net *"_s0", 0 0, L_0x55a1f3adda80;  1 drivers
v0x55a1f3672470_0 .net *"_s10", 0 0, L_0x55a1f3addda0;  1 drivers
v0x55a1f3672550_0 .net *"_s4", 0 0, L_0x55a1f3addb60;  1 drivers
v0x55a1f36738a0_0 .net *"_s6", 0 0, L_0x55a1f3addbd0;  1 drivers
v0x55a1f3673980_0 .net *"_s8", 0 0, L_0x55a1f3addc90;  1 drivers
v0x55a1f366f590_0 .net "a", 0 0, L_0x55a1f3addf20;  1 drivers
v0x55a1f3670950_0 .net "b", 0 0, L_0x55a1f3ade0e0;  1 drivers
v0x55a1f3670a10_0 .net "ca", 0 0, L_0x55a1f3adde10;  1 drivers
v0x55a1f366c610_0 .net "cin", 0 0, L_0x55a1f3ade2a0;  1 drivers
v0x55a1f366d9a0_0 .net "sum", 0 0, L_0x55a1f3addaf0;  1 drivers
S_0x55a1f3661ac0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3694d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3651a80_0 .net "a", 3 0, L_0x55a1f3ae11a0;  1 drivers
v0x55a1f3651b80_0 .net "b", 3 0, L_0x55a1f3ae1240;  1 drivers
v0x55a1f36445c0_0 .net "ca", 3 0, L_0x55a1f3ae1030;  1 drivers
v0x55a1f3644680_0 .net "cin", 3 0, L_0x55a1f3ae1330;  1 drivers
v0x55a1f3637c70_0 .net "sum", 3 0, L_0x55a1f3ae0f90;  1 drivers
L_0x55a1f3adef50 .part L_0x55a1f3ae11a0, 0, 1;
L_0x55a1f3adf080 .part L_0x55a1f3ae1240, 0, 1;
L_0x55a1f3adf1b0 .part L_0x55a1f3ae1330, 0, 1;
L_0x55a1f3adf7c0 .part L_0x55a1f3ae11a0, 1, 1;
L_0x55a1f3adf8f0 .part L_0x55a1f3ae1240, 1, 1;
L_0x55a1f3adfa20 .part L_0x55a1f3ae1330, 1, 1;
L_0x55a1f3ae0160 .part L_0x55a1f3ae11a0, 2, 1;
L_0x55a1f3ae0290 .part L_0x55a1f3ae1240, 2, 1;
L_0x55a1f3ae0410 .part L_0x55a1f3ae1330, 2, 1;
L_0x55a1f3ae09e0 .part L_0x55a1f3ae11a0, 3, 1;
L_0x55a1f3ae0ba0 .part L_0x55a1f3ae1240, 3, 1;
L_0x55a1f3ae0d60 .part L_0x55a1f3ae1330, 3, 1;
L_0x55a1f3ae0f90 .concat8 [ 1 1 1 1], L_0x55a1f3ade9f0, L_0x55a1f3adf350, L_0x55a1f3adfc00, L_0x55a1f3ae05b0;
L_0x55a1f3ae1030 .concat8 [ 1 1 1 1], L_0x55a1f3adee40, L_0x55a1f3adf6b0, L_0x55a1f3ae0050, L_0x55a1f3ae08d0;
S_0x55a1f3667640 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3661ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ade460 .functor XOR 1, L_0x55a1f3adef50, L_0x55a1f3adf080, C4<0>, C4<0>;
L_0x55a1f3ade9f0 .functor XOR 1, L_0x55a1f3ade460, L_0x55a1f3adf1b0, C4<0>, C4<0>;
L_0x55a1f3adeab0 .functor AND 1, L_0x55a1f3adef50, L_0x55a1f3adf080, C4<1>, C4<1>;
L_0x55a1f3adebc0 .functor AND 1, L_0x55a1f3adef50, L_0x55a1f3adf1b0, C4<1>, C4<1>;
L_0x55a1f3adec80 .functor OR 1, L_0x55a1f3adeab0, L_0x55a1f3adebc0, C4<0>, C4<0>;
L_0x55a1f3aded90 .functor AND 1, L_0x55a1f3adf1b0, L_0x55a1f3adf080, C4<1>, C4<1>;
L_0x55a1f3adee40 .functor OR 1, L_0x55a1f3adec80, L_0x55a1f3aded90, C4<0>, C4<0>;
v0x55a1f3664ad0_0 .net *"_s0", 0 0, L_0x55a1f3ade460;  1 drivers
v0x55a1f3664b70_0 .net *"_s10", 0 0, L_0x55a1f3aded90;  1 drivers
v0x55a1f36646f0_0 .net *"_s4", 0 0, L_0x55a1f3adeab0;  1 drivers
v0x55a1f36647e0_0 .net *"_s6", 0 0, L_0x55a1f3adebc0;  1 drivers
v0x55a1f3661740_0 .net *"_s8", 0 0, L_0x55a1f3adec80;  1 drivers
v0x55a1f3668a70_0 .net "a", 0 0, L_0x55a1f3adef50;  1 drivers
v0x55a1f3668b30_0 .net "b", 0 0, L_0x55a1f3adf080;  1 drivers
v0x55a1f3669ea0_0 .net "ca", 0 0, L_0x55a1f3adee40;  1 drivers
v0x55a1f3669f40_0 .net "cin", 0 0, L_0x55a1f3adf1b0;  1 drivers
v0x55a1f3665bd0_0 .net "sum", 0 0, L_0x55a1f3ade9f0;  1 drivers
S_0x55a1f3666f50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3661ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3adf2e0 .functor XOR 1, L_0x55a1f3adf7c0, L_0x55a1f3adf8f0, C4<0>, C4<0>;
L_0x55a1f3adf350 .functor XOR 1, L_0x55a1f3adf2e0, L_0x55a1f3adfa20, C4<0>, C4<0>;
L_0x55a1f3adf3c0 .functor AND 1, L_0x55a1f3adf7c0, L_0x55a1f3adf8f0, C4<1>, C4<1>;
L_0x55a1f3adf430 .functor AND 1, L_0x55a1f3adf7c0, L_0x55a1f3adfa20, C4<1>, C4<1>;
L_0x55a1f3adf4f0 .functor OR 1, L_0x55a1f3adf3c0, L_0x55a1f3adf430, C4<0>, C4<0>;
L_0x55a1f3adf600 .functor AND 1, L_0x55a1f3adfa20, L_0x55a1f3adf8f0, C4<1>, C4<1>;
L_0x55a1f3adf6b0 .functor OR 1, L_0x55a1f3adf4f0, L_0x55a1f3adf600, C4<0>, C4<0>;
v0x55a1f3662c50_0 .net *"_s0", 0 0, L_0x55a1f3adf2e0;  1 drivers
v0x55a1f3664000_0 .net *"_s10", 0 0, L_0x55a1f3adf600;  1 drivers
v0x55a1f36640e0_0 .net *"_s4", 0 0, L_0x55a1f3adf3c0;  1 drivers
v0x55a1f365fcc0_0 .net *"_s6", 0 0, L_0x55a1f3adf430;  1 drivers
v0x55a1f365fda0_0 .net *"_s8", 0 0, L_0x55a1f3adf4f0;  1 drivers
v0x55a1f3661050_0 .net "a", 0 0, L_0x55a1f3adf7c0;  1 drivers
v0x55a1f3661110_0 .net "b", 0 0, L_0x55a1f3adf8f0;  1 drivers
v0x55a1f36554a0_0 .net "ca", 0 0, L_0x55a1f3adf6b0;  1 drivers
v0x55a1f3655540_0 .net "cin", 0 0, L_0x55a1f3adfa20;  1 drivers
v0x55a1f365dfe0_0 .net "sum", 0 0, L_0x55a1f3adf350;  1 drivers
S_0x55a1f365db50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3661ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3adfb90 .functor XOR 1, L_0x55a1f3ae0160, L_0x55a1f3ae0290, C4<0>, C4<0>;
L_0x55a1f3adfc00 .functor XOR 1, L_0x55a1f3adfb90, L_0x55a1f3ae0410, C4<0>, C4<0>;
L_0x55a1f3adfcc0 .functor AND 1, L_0x55a1f3ae0160, L_0x55a1f3ae0290, C4<1>, C4<1>;
L_0x55a1f3adfdd0 .functor AND 1, L_0x55a1f3ae0160, L_0x55a1f3ae0410, C4<1>, C4<1>;
L_0x55a1f3adfe90 .functor OR 1, L_0x55a1f3adfcc0, L_0x55a1f3adfdd0, C4<0>, C4<0>;
L_0x55a1f3adffa0 .functor AND 1, L_0x55a1f3ae0410, L_0x55a1f3ae0290, C4<1>, C4<1>;
L_0x55a1f3ae0050 .functor OR 1, L_0x55a1f3adfe90, L_0x55a1f3adffa0, C4<0>, C4<0>;
v0x55a1f3655130_0 .net *"_s0", 0 0, L_0x55a1f3adfb90;  1 drivers
v0x55a1f365afe0_0 .net *"_s10", 0 0, L_0x55a1f3adffa0;  1 drivers
v0x55a1f365b0c0_0 .net *"_s4", 0 0, L_0x55a1f3adfcc0;  1 drivers
v0x55a1f365ac00_0 .net *"_s6", 0 0, L_0x55a1f3adfdd0;  1 drivers
v0x55a1f365ace0_0 .net *"_s8", 0 0, L_0x55a1f3adfe90;  1 drivers
v0x55a1f3658100_0 .net "a", 0 0, L_0x55a1f3ae0160;  1 drivers
v0x55a1f3657cb0_0 .net "b", 0 0, L_0x55a1f3ae0290;  1 drivers
v0x55a1f3657d70_0 .net "ca", 0 0, L_0x55a1f3ae0050;  1 drivers
v0x55a1f3654d00_0 .net "cin", 0 0, L_0x55a1f3ae0410;  1 drivers
v0x55a1f365c030_0 .net "sum", 0 0, L_0x55a1f3adfc00;  1 drivers
S_0x55a1f365d460 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3661ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae0540 .functor XOR 1, L_0x55a1f3ae09e0, L_0x55a1f3ae0ba0, C4<0>, C4<0>;
L_0x55a1f3ae05b0 .functor XOR 1, L_0x55a1f3ae0540, L_0x55a1f3ae0d60, C4<0>, C4<0>;
L_0x55a1f3ae0620 .functor AND 1, L_0x55a1f3ae09e0, L_0x55a1f3ae0ba0, C4<1>, C4<1>;
L_0x55a1f3ae0690 .functor AND 1, L_0x55a1f3ae09e0, L_0x55a1f3ae0d60, C4<1>, C4<1>;
L_0x55a1f3ae0750 .functor OR 1, L_0x55a1f3ae0620, L_0x55a1f3ae0690, C4<0>, C4<0>;
L_0x55a1f3ae0860 .functor AND 1, L_0x55a1f3ae0d60, L_0x55a1f3ae0ba0, C4<1>, C4<1>;
L_0x55a1f3ae08d0 .functor OR 1, L_0x55a1f3ae0750, L_0x55a1f3ae0860, C4<0>, C4<0>;
v0x55a1f3659160_0 .net *"_s0", 0 0, L_0x55a1f3ae0540;  1 drivers
v0x55a1f365a510_0 .net *"_s10", 0 0, L_0x55a1f3ae0860;  1 drivers
v0x55a1f365a5f0_0 .net *"_s4", 0 0, L_0x55a1f3ae0620;  1 drivers
v0x55a1f3656190_0 .net *"_s6", 0 0, L_0x55a1f3ae0690;  1 drivers
v0x55a1f3656270_0 .net *"_s8", 0 0, L_0x55a1f3ae0750;  1 drivers
v0x55a1f36575c0_0 .net "a", 0 0, L_0x55a1f3ae09e0;  1 drivers
v0x55a1f3657680_0 .net "b", 0 0, L_0x55a1f3ae0ba0;  1 drivers
v0x55a1f36531e0_0 .net "ca", 0 0, L_0x55a1f3ae08d0;  1 drivers
v0x55a1f3653280_0 .net "cin", 0 0, L_0x55a1f3ae0d60;  1 drivers
v0x55a1f36546c0_0 .net "sum", 0 0, L_0x55a1f3ae05b0;  1 drivers
S_0x55a1f3647140 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3694d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36385d0_0 .net "a", 3 0, L_0x55a1f3ae3b50;  1 drivers
v0x55a1f36386d0_0 .net "b", 3 0, L_0x55a1f3ae3c80;  1 drivers
v0x55a1f3639960_0 .net "ca", 3 0, L_0x55a1f3ae3990;  1 drivers
v0x55a1f3639a20_0 .net "cin", 3 0, L_0x55a1f3ae3db0;  1 drivers
v0x55a1f362dea0_0 .net "sum", 3 0, L_0x55a1f3ae38f0;  1 drivers
L_0x55a1f3ae18f0 .part L_0x55a1f3ae3b50, 0, 1;
L_0x55a1f3ae1a20 .part L_0x55a1f3ae3c80, 0, 1;
L_0x55a1f3ae1b50 .part L_0x55a1f3ae3db0, 0, 1;
L_0x55a1f3ae2160 .part L_0x55a1f3ae3b50, 1, 1;
L_0x55a1f3ae2290 .part L_0x55a1f3ae3c80, 1, 1;
L_0x55a1f3ae23c0 .part L_0x55a1f3ae3db0, 1, 1;
L_0x55a1f3ae2b00 .part L_0x55a1f3ae3b50, 2, 1;
L_0x55a1f3ae2c30 .part L_0x55a1f3ae3c80, 2, 1;
L_0x55a1f3ae2db0 .part L_0x55a1f3ae3db0, 2, 1;
L_0x55a1f3ae32e0 .part L_0x55a1f3ae3b50, 3, 1;
L_0x55a1f3ae3500 .part L_0x55a1f3ae3c80, 3, 1;
L_0x55a1f3ae36c0 .part L_0x55a1f3ae3db0, 3, 1;
L_0x55a1f3ae38f0 .concat8 [ 1 1 1 1], L_0x55a1f3ae13d0, L_0x55a1f3ae1cf0, L_0x55a1f3ae25a0, L_0x55a1f3ae2f50;
L_0x55a1f3ae3990 .concat8 [ 1 1 1 1], L_0x55a1f3ae17e0, L_0x55a1f3ae2050, L_0x55a1f3ae29f0, L_0x55a1f3ae31d0;
S_0x55a1f364f7f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3647140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae0f20 .functor XOR 1, L_0x55a1f3ae18f0, L_0x55a1f3ae1a20, C4<0>, C4<0>;
L_0x55a1f3ae13d0 .functor XOR 1, L_0x55a1f3ae0f20, L_0x55a1f3ae1b50, C4<0>, C4<0>;
L_0x55a1f3ae1490 .functor AND 1, L_0x55a1f3ae18f0, L_0x55a1f3ae1a20, C4<1>, C4<1>;
L_0x55a1f3ae15a0 .functor AND 1, L_0x55a1f3ae18f0, L_0x55a1f3ae1b50, C4<1>, C4<1>;
L_0x55a1f3ae1660 .functor OR 1, L_0x55a1f3ae1490, L_0x55a1f3ae15a0, C4<0>, C4<0>;
L_0x55a1f3ae1770 .functor AND 1, L_0x55a1f3ae1b50, L_0x55a1f3ae1a20, C4<1>, C4<1>;
L_0x55a1f3ae17e0 .functor OR 1, L_0x55a1f3ae1660, L_0x55a1f3ae1770, C4<0>, C4<0>;
v0x55a1f3646da0_0 .net *"_s0", 0 0, L_0x55a1f3ae0f20;  1 drivers
v0x55a1f364cc80_0 .net *"_s10", 0 0, L_0x55a1f3ae1770;  1 drivers
v0x55a1f364cd60_0 .net *"_s4", 0 0, L_0x55a1f3ae1490;  1 drivers
v0x55a1f364c8a0_0 .net *"_s6", 0 0, L_0x55a1f3ae15a0;  1 drivers
v0x55a1f364c980_0 .net *"_s8", 0 0, L_0x55a1f3ae1660;  1 drivers
v0x55a1f3649d30_0 .net "a", 0 0, L_0x55a1f3ae18f0;  1 drivers
v0x55a1f3649dd0_0 .net "b", 0 0, L_0x55a1f3ae1a20;  1 drivers
v0x55a1f3649950_0 .net "ca", 0 0, L_0x55a1f3ae17e0;  1 drivers
v0x55a1f3649a10_0 .net "cin", 0 0, L_0x55a1f3ae1b50;  1 drivers
v0x55a1f3646a50_0 .net "sum", 0 0, L_0x55a1f3ae13d0;  1 drivers
S_0x55a1f364dcf0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3647140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae1c80 .functor XOR 1, L_0x55a1f3ae2160, L_0x55a1f3ae2290, C4<0>, C4<0>;
L_0x55a1f3ae1cf0 .functor XOR 1, L_0x55a1f3ae1c80, L_0x55a1f3ae23c0, C4<0>, C4<0>;
L_0x55a1f3ae1d60 .functor AND 1, L_0x55a1f3ae2160, L_0x55a1f3ae2290, C4<1>, C4<1>;
L_0x55a1f3ae1dd0 .functor AND 1, L_0x55a1f3ae2160, L_0x55a1f3ae23c0, C4<1>, C4<1>;
L_0x55a1f3ae1e90 .functor OR 1, L_0x55a1f3ae1d60, L_0x55a1f3ae1dd0, C4<0>, C4<0>;
L_0x55a1f3ae1fa0 .functor AND 1, L_0x55a1f3ae23c0, L_0x55a1f3ae2290, C4<1>, C4<1>;
L_0x55a1f3ae2050 .functor OR 1, L_0x55a1f3ae1e90, L_0x55a1f3ae1fa0, C4<0>, C4<0>;
v0x55a1f364f1a0_0 .net *"_s0", 0 0, L_0x55a1f3ae1c80;  1 drivers
v0x55a1f364ad80_0 .net *"_s10", 0 0, L_0x55a1f3ae1fa0;  1 drivers
v0x55a1f364ae40_0 .net *"_s4", 0 0, L_0x55a1f3ae1d60;  1 drivers
v0x55a1f364c1d0_0 .net *"_s6", 0 0, L_0x55a1f3ae1dd0;  1 drivers
v0x55a1f364c2b0_0 .net *"_s8", 0 0, L_0x55a1f3ae1e90;  1 drivers
v0x55a1f3647ec0_0 .net "a", 0 0, L_0x55a1f3ae2160;  1 drivers
v0x55a1f3649260_0 .net "b", 0 0, L_0x55a1f3ae2290;  1 drivers
v0x55a1f3649320_0 .net "ca", 0 0, L_0x55a1f3ae2050;  1 drivers
v0x55a1f3644f20_0 .net "cin", 0 0, L_0x55a1f3ae23c0;  1 drivers
v0x55a1f36462b0_0 .net "sum", 0 0, L_0x55a1f3ae1cf0;  1 drivers
S_0x55a1f363a7f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3647140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae2530 .functor XOR 1, L_0x55a1f3ae2b00, L_0x55a1f3ae2c30, C4<0>, C4<0>;
L_0x55a1f3ae25a0 .functor XOR 1, L_0x55a1f3ae2530, L_0x55a1f3ae2db0, C4<0>, C4<0>;
L_0x55a1f3ae2660 .functor AND 1, L_0x55a1f3ae2b00, L_0x55a1f3ae2c30, C4<1>, C4<1>;
L_0x55a1f3ae2770 .functor AND 1, L_0x55a1f3ae2b00, L_0x55a1f3ae2db0, C4<1>, C4<1>;
L_0x55a1f3ae2830 .functor OR 1, L_0x55a1f3ae2660, L_0x55a1f3ae2770, C4<0>, C4<0>;
L_0x55a1f3ae2940 .functor AND 1, L_0x55a1f3ae2db0, L_0x55a1f3ae2c30, C4<1>, C4<1>;
L_0x55a1f3ae29f0 .functor OR 1, L_0x55a1f3ae2830, L_0x55a1f3ae2940, C4<0>, C4<0>;
v0x55a1f3643300_0 .net *"_s0", 0 0, L_0x55a1f3ae2530;  1 drivers
v0x55a1f3642ea0_0 .net *"_s10", 0 0, L_0x55a1f3ae2940;  1 drivers
v0x55a1f3642f80_0 .net *"_s4", 0 0, L_0x55a1f3ae2660;  1 drivers
v0x55a1f363a3d0_0 .net *"_s6", 0 0, L_0x55a1f3ae2770;  1 drivers
v0x55a1f363a4b0_0 .net *"_s8", 0 0, L_0x55a1f3ae2830;  1 drivers
v0x55a1f3640330_0 .net "a", 0 0, L_0x55a1f3ae2b00;  1 drivers
v0x55a1f36403f0_0 .net "b", 0 0, L_0x55a1f3ae2c30;  1 drivers
v0x55a1f363ff50_0 .net "ca", 0 0, L_0x55a1f3ae29f0;  1 drivers
v0x55a1f363fff0_0 .net "cin", 0 0, L_0x55a1f3ae2db0;  1 drivers
v0x55a1f363d490_0 .net "sum", 0 0, L_0x55a1f3ae25a0;  1 drivers
S_0x55a1f363d000 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3647140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae2ee0 .functor XOR 1, L_0x55a1f3ae32e0, L_0x55a1f3ae3500, C4<0>, C4<0>;
L_0x55a1f3ae2f50 .functor XOR 1, L_0x55a1f3ae2ee0, L_0x55a1f3ae36c0, C4<0>, C4<0>;
L_0x55a1f3ae2fc0 .functor AND 1, L_0x55a1f3ae32e0, L_0x55a1f3ae3500, C4<1>, C4<1>;
L_0x55a1f3ae3030 .functor AND 1, L_0x55a1f3ae32e0, L_0x55a1f3ae36c0, C4<1>, C4<1>;
L_0x55a1f3ae30a0 .functor OR 1, L_0x55a1f3ae2fc0, L_0x55a1f3ae3030, C4<0>, C4<0>;
L_0x55a1f3ae3160 .functor AND 1, L_0x55a1f3ae36c0, L_0x55a1f3ae3500, C4<1>, C4<1>;
L_0x55a1f3ae31d0 .functor OR 1, L_0x55a1f3ae30a0, L_0x55a1f3ae3160, C4<0>, C4<0>;
v0x55a1f363a0d0_0 .net *"_s0", 0 0, L_0x55a1f3ae2ee0;  1 drivers
v0x55a1f3641380_0 .net *"_s10", 0 0, L_0x55a1f3ae3160;  1 drivers
v0x55a1f3641460_0 .net *"_s4", 0 0, L_0x55a1f3ae2fc0;  1 drivers
v0x55a1f36427b0_0 .net *"_s6", 0 0, L_0x55a1f3ae3030;  1 drivers
v0x55a1f3642890_0 .net *"_s8", 0 0, L_0x55a1f3ae30a0;  1 drivers
v0x55a1f363e4a0_0 .net "a", 0 0, L_0x55a1f3ae32e0;  1 drivers
v0x55a1f363f860_0 .net "b", 0 0, L_0x55a1f3ae3500;  1 drivers
v0x55a1f363f920_0 .net "ca", 0 0, L_0x55a1f3ae31d0;  1 drivers
v0x55a1f363b4e0_0 .net "cin", 0 0, L_0x55a1f3ae36c0;  1 drivers
v0x55a1f363c910_0 .net "sum", 0 0, L_0x55a1f3ae2f50;  1 drivers
S_0x55a1f36306b0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f370c790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f3562870_0 .net "a", 31 0, L_0x55a1f3afa630;  1 drivers
v0x55a1f3562970_0 .net "b", 31 0, L_0x55a1f3afa720;  1 drivers
v0x55a1f355e4f0_0 .net "ca", 31 0, L_0x55a1f3afa4a0;  1 drivers
v0x55a1f355e5b0_0 .net "cin", 31 0, L_0x55a1f3afa810;  1 drivers
v0x55a1f355f920_0 .net "sum", 31 0, L_0x55a1f3afa360;  1 drivers
L_0x55a1f3aef240 .part L_0x55a1f3afa630, 0, 16;
L_0x55a1f3aef2e0 .part L_0x55a1f3afa720, 0, 16;
L_0x55a1f3aef380 .part L_0x55a1f3afa810, 0, 16;
L_0x55a1f3afa050 .part L_0x55a1f3afa630, 16, 16;
L_0x55a1f3afa140 .part L_0x55a1f3afa720, 16, 16;
L_0x55a1f3afa230 .part L_0x55a1f3afa810, 16, 16;
L_0x55a1f3afa360 .concat8 [ 16 16 0 0], L_0x55a1f3aeef40, L_0x55a1f3af9d50;
L_0x55a1f3afa4a0 .concat8 [ 16 16 0 0], L_0x55a1f3aeefe0, L_0x55a1f3af9df0;
S_0x55a1f3634a30 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f36306b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f35c42e0_0 .net "a", 15 0, L_0x55a1f3aef240;  1 drivers
v0x55a1f35c43c0_0 .net "b", 15 0, L_0x55a1f3aef2e0;  1 drivers
v0x55a1f35cb610_0 .net "ca", 15 0, L_0x55a1f3aeefe0;  1 drivers
v0x55a1f35cb6b0_0 .net "cin", 15 0, L_0x55a1f3aef380;  1 drivers
v0x55a1f35cca40_0 .net "sum", 15 0, L_0x55a1f3aeef40;  1 drivers
L_0x55a1f3ae7010 .part L_0x55a1f3aef240, 0, 4;
L_0x55a1f3ae70b0 .part L_0x55a1f3aef2e0, 0, 4;
L_0x55a1f3ae7150 .part L_0x55a1f3aef380, 0, 4;
L_0x55a1f3ae98a0 .part L_0x55a1f3aef240, 4, 4;
L_0x55a1f3ae9990 .part L_0x55a1f3aef2e0, 4, 4;
L_0x55a1f3ae9a80 .part L_0x55a1f3aef380, 4, 4;
L_0x55a1f3aec220 .part L_0x55a1f3aef240, 8, 4;
L_0x55a1f3aec2c0 .part L_0x55a1f3aef2e0, 8, 4;
L_0x55a1f3aec3b0 .part L_0x55a1f3aef380, 8, 4;
L_0x55a1f3aeeb40 .part L_0x55a1f3aef240, 12, 4;
L_0x55a1f3aeec70 .part L_0x55a1f3aef2e0, 12, 4;
L_0x55a1f3aeeda0 .part L_0x55a1f3aef380, 12, 4;
L_0x55a1f3aeef40 .concat8 [ 4 4 4 4], L_0x55a1f3ae6e00, L_0x55a1f3ae9690, L_0x55a1f3aec010, L_0x55a1f3aee930;
L_0x55a1f3aeefe0 .concat8 [ 4 4 4 4], L_0x55a1f3ae6ea0, L_0x55a1f3ae9730, L_0x55a1f3aec0b0, L_0x55a1f3aee9d0;
S_0x55a1f3635e60 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3634a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3619660_0 .net "a", 3 0, L_0x55a1f3ae7010;  1 drivers
v0x55a1f3619760_0 .net "b", 3 0, L_0x55a1f3ae70b0;  1 drivers
v0x55a1f3616af0_0 .net "ca", 3 0, L_0x55a1f3ae6ea0;  1 drivers
v0x55a1f3616bb0_0 .net "cin", 3 0, L_0x55a1f3ae7150;  1 drivers
v0x55a1f3616710_0 .net "sum", 3 0, L_0x55a1f3ae6e00;  1 drivers
L_0x55a1f3ae4e80 .part L_0x55a1f3ae7010, 0, 1;
L_0x55a1f3ae4fb0 .part L_0x55a1f3ae70b0, 0, 1;
L_0x55a1f3ae50e0 .part L_0x55a1f3ae7150, 0, 1;
L_0x55a1f3ae56b0 .part L_0x55a1f3ae7010, 1, 1;
L_0x55a1f3ae57e0 .part L_0x55a1f3ae70b0, 1, 1;
L_0x55a1f3ae5910 .part L_0x55a1f3ae7150, 1, 1;
L_0x55a1f3ae5fd0 .part L_0x55a1f3ae7010, 2, 1;
L_0x55a1f3ae6100 .part L_0x55a1f3ae70b0, 2, 1;
L_0x55a1f3ae6280 .part L_0x55a1f3ae7150, 2, 1;
L_0x55a1f3ae6850 .part L_0x55a1f3ae7010, 3, 1;
L_0x55a1f3ae6a10 .part L_0x55a1f3ae70b0, 3, 1;
L_0x55a1f3ae6bd0 .part L_0x55a1f3ae7150, 3, 1;
L_0x55a1f3ae6e00 .concat8 [ 1 1 1 1], L_0x55a1f3ae3880, L_0x55a1f3ae5280, L_0x55a1f3ae5ab0, L_0x55a1f3ae6420;
L_0x55a1f3ae6ea0 .concat8 [ 1 1 1 1], L_0x55a1f3ae4d70, L_0x55a1f3ae55a0, L_0x55a1f3ae5ec0, L_0x55a1f3ae6740;
S_0x55a1f3632f10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3635e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae3ee0 .functor XOR 1, L_0x55a1f3ae4e80, L_0x55a1f3ae4fb0, C4<0>, C4<0>;
L_0x55a1f3ae3880 .functor XOR 1, L_0x55a1f3ae3ee0, L_0x55a1f3ae50e0, C4<0>, C4<0>;
L_0x55a1f3ae4a20 .functor AND 1, L_0x55a1f3ae4e80, L_0x55a1f3ae4fb0, C4<1>, C4<1>;
L_0x55a1f3ae4b30 .functor AND 1, L_0x55a1f3ae4e80, L_0x55a1f3ae50e0, C4<1>, C4<1>;
L_0x55a1f3ae4bf0 .functor OR 1, L_0x55a1f3ae4a20, L_0x55a1f3ae4b30, C4<0>, C4<0>;
L_0x55a1f3ae4d00 .functor AND 1, L_0x55a1f3ae50e0, L_0x55a1f3ae4fb0, C4<1>, C4<1>;
L_0x55a1f3ae4d70 .functor OR 1, L_0x55a1f3ae4bf0, L_0x55a1f3ae4d00, C4<0>, C4<0>;
v0x55a1f362ec10_0 .net *"_s0", 0 0, L_0x55a1f3ae3ee0;  1 drivers
v0x55a1f362ffc0_0 .net *"_s10", 0 0, L_0x55a1f3ae4d00;  1 drivers
v0x55a1f36300a0_0 .net *"_s4", 0 0, L_0x55a1f3ae4a20;  1 drivers
v0x55a1f362bc80_0 .net *"_s6", 0 0, L_0x55a1f3ae4b30;  1 drivers
v0x55a1f362bd60_0 .net *"_s8", 0 0, L_0x55a1f3ae4bf0;  1 drivers
v0x55a1f362d080_0 .net "a", 0 0, L_0x55a1f3ae4e80;  1 drivers
v0x55a1f3621460_0 .net "b", 0 0, L_0x55a1f3ae4fb0;  1 drivers
v0x55a1f3621520_0 .net "ca", 0 0, L_0x55a1f3ae4d70;  1 drivers
v0x55a1f3629ef0_0 .net "cin", 0 0, L_0x55a1f3ae50e0;  1 drivers
v0x55a1f3629b10_0 .net "sum", 0 0, L_0x55a1f3ae3880;  1 drivers
S_0x55a1f3621040 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3635e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae5210 .functor XOR 1, L_0x55a1f3ae56b0, L_0x55a1f3ae57e0, C4<0>, C4<0>;
L_0x55a1f3ae5280 .functor XOR 1, L_0x55a1f3ae5210, L_0x55a1f3ae5910, C4<0>, C4<0>;
L_0x55a1f3ae52f0 .functor AND 1, L_0x55a1f3ae56b0, L_0x55a1f3ae57e0, C4<1>, C4<1>;
L_0x55a1f3ae5360 .functor AND 1, L_0x55a1f3ae56b0, L_0x55a1f3ae5910, C4<1>, C4<1>;
L_0x55a1f3ae5420 .functor OR 1, L_0x55a1f3ae52f0, L_0x55a1f3ae5360, C4<0>, C4<0>;
L_0x55a1f3ae5530 .functor AND 1, L_0x55a1f3ae5910, L_0x55a1f3ae57e0, C4<1>, C4<1>;
L_0x55a1f3ae55a0 .functor OR 1, L_0x55a1f3ae5420, L_0x55a1f3ae5530, C4<0>, C4<0>;
v0x55a1f3627020_0 .net *"_s0", 0 0, L_0x55a1f3ae5210;  1 drivers
v0x55a1f3626bc0_0 .net *"_s10", 0 0, L_0x55a1f3ae5530;  1 drivers
v0x55a1f3626ca0_0 .net *"_s4", 0 0, L_0x55a1f3ae52f0;  1 drivers
v0x55a1f3624050_0 .net *"_s6", 0 0, L_0x55a1f3ae5360;  1 drivers
v0x55a1f3624130_0 .net *"_s8", 0 0, L_0x55a1f3ae5420;  1 drivers
v0x55a1f3623c70_0 .net "a", 0 0, L_0x55a1f3ae56b0;  1 drivers
v0x55a1f3623d10_0 .net "b", 0 0, L_0x55a1f3ae57e0;  1 drivers
v0x55a1f3620cc0_0 .net "ca", 0 0, L_0x55a1f3ae55a0;  1 drivers
v0x55a1f3620d80_0 .net "cin", 0 0, L_0x55a1f3ae5910;  1 drivers
v0x55a1f36280a0_0 .net "sum", 0 0, L_0x55a1f3ae5280;  1 drivers
S_0x55a1f3629420 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3635e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae5a40 .functor XOR 1, L_0x55a1f3ae5fd0, L_0x55a1f3ae6100, C4<0>, C4<0>;
L_0x55a1f3ae5ab0 .functor XOR 1, L_0x55a1f3ae5a40, L_0x55a1f3ae6280, C4<0>, C4<0>;
L_0x55a1f3ae5b70 .functor AND 1, L_0x55a1f3ae5fd0, L_0x55a1f3ae6100, C4<1>, C4<1>;
L_0x55a1f3ae5c80 .functor AND 1, L_0x55a1f3ae5fd0, L_0x55a1f3ae6280, C4<1>, C4<1>;
L_0x55a1f3ae5d40 .functor OR 1, L_0x55a1f3ae5b70, L_0x55a1f3ae5c80, C4<0>, C4<0>;
L_0x55a1f3ae5e50 .functor AND 1, L_0x55a1f3ae6280, L_0x55a1f3ae6100, C4<1>, C4<1>;
L_0x55a1f3ae5ec0 .functor OR 1, L_0x55a1f3ae5d40, L_0x55a1f3ae5e50, C4<0>, C4<0>;
v0x55a1f3625120_0 .net *"_s0", 0 0, L_0x55a1f3ae5a40;  1 drivers
v0x55a1f36264d0_0 .net *"_s10", 0 0, L_0x55a1f3ae5e50;  1 drivers
v0x55a1f36265b0_0 .net *"_s4", 0 0, L_0x55a1f3ae5b70;  1 drivers
v0x55a1f3622150_0 .net *"_s6", 0 0, L_0x55a1f3ae5c80;  1 drivers
v0x55a1f3622230_0 .net *"_s8", 0 0, L_0x55a1f3ae5d40;  1 drivers
v0x55a1f3623580_0 .net "a", 0 0, L_0x55a1f3ae5fd0;  1 drivers
v0x55a1f3623640_0 .net "b", 0 0, L_0x55a1f3ae6100;  1 drivers
v0x55a1f361f240_0 .net "ca", 0 0, L_0x55a1f3ae5ec0;  1 drivers
v0x55a1f361f2e0_0 .net "cin", 0 0, L_0x55a1f3ae6280;  1 drivers
v0x55a1f3620680_0 .net "sum", 0 0, L_0x55a1f3ae5ab0;  1 drivers
S_0x55a1f3611380 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3635e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae63b0 .functor XOR 1, L_0x55a1f3ae6850, L_0x55a1f3ae6a10, C4<0>, C4<0>;
L_0x55a1f3ae6420 .functor XOR 1, L_0x55a1f3ae63b0, L_0x55a1f3ae6bd0, C4<0>, C4<0>;
L_0x55a1f3ae6490 .functor AND 1, L_0x55a1f3ae6850, L_0x55a1f3ae6a10, C4<1>, C4<1>;
L_0x55a1f3ae6500 .functor AND 1, L_0x55a1f3ae6850, L_0x55a1f3ae6bd0, C4<1>, C4<1>;
L_0x55a1f3ae65c0 .functor OR 1, L_0x55a1f3ae6490, L_0x55a1f3ae6500, C4<0>, C4<0>;
L_0x55a1f3ae66d0 .functor AND 1, L_0x55a1f3ae6bd0, L_0x55a1f3ae6a10, C4<1>, C4<1>;
L_0x55a1f3ae6740 .functor OR 1, L_0x55a1f3ae65c0, L_0x55a1f3ae66d0, C4<0>, C4<0>;
v0x55a1f361dd90_0 .net *"_s0", 0 0, L_0x55a1f3ae63b0;  1 drivers
v0x55a1f3604a30_0 .net *"_s10", 0 0, L_0x55a1f3ae66d0;  1 drivers
v0x55a1f3604b10_0 .net *"_s4", 0 0, L_0x55a1f3ae6490;  1 drivers
v0x55a1f3613f30_0 .net *"_s6", 0 0, L_0x55a1f3ae6500;  1 drivers
v0x55a1f361c990_0 .net *"_s8", 0 0, L_0x55a1f3ae65c0;  1 drivers
v0x55a1f361c5b0_0 .net "a", 0 0, L_0x55a1f3ae6850;  1 drivers
v0x55a1f361c670_0 .net "b", 0 0, L_0x55a1f3ae6a10;  1 drivers
v0x55a1f3613ae0_0 .net "ca", 0 0, L_0x55a1f3ae6740;  1 drivers
v0x55a1f3613b80_0 .net "cin", 0 0, L_0x55a1f3ae6bd0;  1 drivers
v0x55a1f3619a40_0 .net "sum", 0 0, L_0x55a1f3ae6420;  1 drivers
S_0x55a1f3613760 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3634a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36003c0_0 .net "a", 3 0, L_0x55a1f3ae98a0;  1 drivers
v0x55a1f36004c0_0 .net "b", 3 0, L_0x55a1f3ae9990;  1 drivers
v0x55a1f35fd850_0 .net "ca", 3 0, L_0x55a1f3ae9730;  1 drivers
v0x55a1f35fd910_0 .net "cin", 3 0, L_0x55a1f3ae9a80;  1 drivers
v0x55a1f35fd470_0 .net "sum", 3 0, L_0x55a1f3ae9690;  1 drivers
L_0x55a1f3ae7710 .part L_0x55a1f3ae98a0, 0, 1;
L_0x55a1f3ae7840 .part L_0x55a1f3ae9990, 0, 1;
L_0x55a1f3ae7970 .part L_0x55a1f3ae9a80, 0, 1;
L_0x55a1f3ae7f40 .part L_0x55a1f3ae98a0, 1, 1;
L_0x55a1f3ae8070 .part L_0x55a1f3ae9990, 1, 1;
L_0x55a1f3ae81a0 .part L_0x55a1f3ae9a80, 1, 1;
L_0x55a1f3ae8860 .part L_0x55a1f3ae98a0, 2, 1;
L_0x55a1f3ae8990 .part L_0x55a1f3ae9990, 2, 1;
L_0x55a1f3ae8b10 .part L_0x55a1f3ae9a80, 2, 1;
L_0x55a1f3ae90e0 .part L_0x55a1f3ae98a0, 3, 1;
L_0x55a1f3ae92a0 .part L_0x55a1f3ae9990, 3, 1;
L_0x55a1f3ae9460 .part L_0x55a1f3ae9a80, 3, 1;
L_0x55a1f3ae9690 .concat8 [ 1 1 1 1], L_0x55a1f3ae71f0, L_0x55a1f3ae7b10, L_0x55a1f3ae8340, L_0x55a1f3ae8cb0;
L_0x55a1f3ae9730 .concat8 [ 1 1 1 1], L_0x55a1f3ae7600, L_0x55a1f3ae7e30, L_0x55a1f3ae8750, L_0x55a1f3ae8fd0;
S_0x55a1f361bec0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3613760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae6d90 .functor XOR 1, L_0x55a1f3ae7710, L_0x55a1f3ae7840, C4<0>, C4<0>;
L_0x55a1f3ae71f0 .functor XOR 1, L_0x55a1f3ae6d90, L_0x55a1f3ae7970, C4<0>, C4<0>;
L_0x55a1f3ae72b0 .functor AND 1, L_0x55a1f3ae7710, L_0x55a1f3ae7840, C4<1>, C4<1>;
L_0x55a1f3ae73c0 .functor AND 1, L_0x55a1f3ae7710, L_0x55a1f3ae7970, C4<1>, C4<1>;
L_0x55a1f3ae7480 .functor OR 1, L_0x55a1f3ae72b0, L_0x55a1f3ae73c0, C4<0>, C4<0>;
L_0x55a1f3ae7590 .functor AND 1, L_0x55a1f3ae7970, L_0x55a1f3ae7840, C4<1>, C4<1>;
L_0x55a1f3ae7600 .functor OR 1, L_0x55a1f3ae7480, L_0x55a1f3ae7590, C4<0>, C4<0>;
v0x55a1f3617b40_0 .net *"_s0", 0 0, L_0x55a1f3ae6d90;  1 drivers
v0x55a1f3617be0_0 .net *"_s10", 0 0, L_0x55a1f3ae7590;  1 drivers
v0x55a1f3618f70_0 .net *"_s4", 0 0, L_0x55a1f3ae72b0;  1 drivers
v0x55a1f3619060_0 .net *"_s6", 0 0, L_0x55a1f3ae73c0;  1 drivers
v0x55a1f3614bf0_0 .net *"_s8", 0 0, L_0x55a1f3ae7480;  1 drivers
v0x55a1f3616020_0 .net "a", 0 0, L_0x55a1f3ae7710;  1 drivers
v0x55a1f36160e0_0 .net "b", 0 0, L_0x55a1f3ae7840;  1 drivers
v0x55a1f3611ce0_0 .net "ca", 0 0, L_0x55a1f3ae7600;  1 drivers
v0x55a1f3611d80_0 .net "cin", 0 0, L_0x55a1f3ae7970;  1 drivers
v0x55a1f3613120_0 .net "sum", 0 0, L_0x55a1f3ae71f0;  1 drivers
S_0x55a1f36075b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3613760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae7aa0 .functor XOR 1, L_0x55a1f3ae7f40, L_0x55a1f3ae8070, C4<0>, C4<0>;
L_0x55a1f3ae7b10 .functor XOR 1, L_0x55a1f3ae7aa0, L_0x55a1f3ae81a0, C4<0>, C4<0>;
L_0x55a1f3ae7b80 .functor AND 1, L_0x55a1f3ae7f40, L_0x55a1f3ae8070, C4<1>, C4<1>;
L_0x55a1f3ae7bf0 .functor AND 1, L_0x55a1f3ae7f40, L_0x55a1f3ae81a0, C4<1>, C4<1>;
L_0x55a1f3ae7cb0 .functor OR 1, L_0x55a1f3ae7b80, L_0x55a1f3ae7bf0, C4<0>, C4<0>;
L_0x55a1f3ae7dc0 .functor AND 1, L_0x55a1f3ae81a0, L_0x55a1f3ae8070, C4<1>, C4<1>;
L_0x55a1f3ae7e30 .functor OR 1, L_0x55a1f3ae7cb0, L_0x55a1f3ae7dc0, C4<0>, C4<0>;
v0x55a1f36100c0_0 .net *"_s0", 0 0, L_0x55a1f3ae7aa0;  1 drivers
v0x55a1f360fc60_0 .net *"_s10", 0 0, L_0x55a1f3ae7dc0;  1 drivers
v0x55a1f360fd40_0 .net *"_s4", 0 0, L_0x55a1f3ae7b80;  1 drivers
v0x55a1f3607190_0 .net *"_s6", 0 0, L_0x55a1f3ae7bf0;  1 drivers
v0x55a1f3607270_0 .net *"_s8", 0 0, L_0x55a1f3ae7cb0;  1 drivers
v0x55a1f360d0f0_0 .net "a", 0 0, L_0x55a1f3ae7f40;  1 drivers
v0x55a1f360d1b0_0 .net "b", 0 0, L_0x55a1f3ae8070;  1 drivers
v0x55a1f360cd10_0 .net "ca", 0 0, L_0x55a1f3ae7e30;  1 drivers
v0x55a1f360cdd0_0 .net "cin", 0 0, L_0x55a1f3ae81a0;  1 drivers
v0x55a1f360a250_0 .net "sum", 0 0, L_0x55a1f3ae7b10;  1 drivers
S_0x55a1f3609dc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3613760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae82d0 .functor XOR 1, L_0x55a1f3ae8860, L_0x55a1f3ae8990, C4<0>, C4<0>;
L_0x55a1f3ae8340 .functor XOR 1, L_0x55a1f3ae82d0, L_0x55a1f3ae8b10, C4<0>, C4<0>;
L_0x55a1f3ae8400 .functor AND 1, L_0x55a1f3ae8860, L_0x55a1f3ae8990, C4<1>, C4<1>;
L_0x55a1f3ae8510 .functor AND 1, L_0x55a1f3ae8860, L_0x55a1f3ae8b10, C4<1>, C4<1>;
L_0x55a1f3ae85d0 .functor OR 1, L_0x55a1f3ae8400, L_0x55a1f3ae8510, C4<0>, C4<0>;
L_0x55a1f3ae86e0 .functor AND 1, L_0x55a1f3ae8b10, L_0x55a1f3ae8990, C4<1>, C4<1>;
L_0x55a1f3ae8750 .functor OR 1, L_0x55a1f3ae85d0, L_0x55a1f3ae86e0, C4<0>, C4<0>;
v0x55a1f3606ec0_0 .net *"_s0", 0 0, L_0x55a1f3ae82d0;  1 drivers
v0x55a1f360e140_0 .net *"_s10", 0 0, L_0x55a1f3ae86e0;  1 drivers
v0x55a1f360e220_0 .net *"_s4", 0 0, L_0x55a1f3ae8400;  1 drivers
v0x55a1f360f570_0 .net *"_s6", 0 0, L_0x55a1f3ae8510;  1 drivers
v0x55a1f360f650_0 .net *"_s8", 0 0, L_0x55a1f3ae85d0;  1 drivers
v0x55a1f360b260_0 .net "a", 0 0, L_0x55a1f3ae8860;  1 drivers
v0x55a1f360c620_0 .net "b", 0 0, L_0x55a1f3ae8990;  1 drivers
v0x55a1f360c6e0_0 .net "ca", 0 0, L_0x55a1f3ae8750;  1 drivers
v0x55a1f36082a0_0 .net "cin", 0 0, L_0x55a1f3ae8b10;  1 drivers
v0x55a1f36096d0_0 .net "sum", 0 0, L_0x55a1f3ae8340;  1 drivers
S_0x55a1f3605390 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3613760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae8c40 .functor XOR 1, L_0x55a1f3ae90e0, L_0x55a1f3ae92a0, C4<0>, C4<0>;
L_0x55a1f3ae8cb0 .functor XOR 1, L_0x55a1f3ae8c40, L_0x55a1f3ae9460, C4<0>, C4<0>;
L_0x55a1f3ae8d20 .functor AND 1, L_0x55a1f3ae90e0, L_0x55a1f3ae92a0, C4<1>, C4<1>;
L_0x55a1f3ae8d90 .functor AND 1, L_0x55a1f3ae90e0, L_0x55a1f3ae9460, C4<1>, C4<1>;
L_0x55a1f3ae8e50 .functor OR 1, L_0x55a1f3ae8d20, L_0x55a1f3ae8d90, C4<0>, C4<0>;
L_0x55a1f3ae8f60 .functor AND 1, L_0x55a1f3ae9460, L_0x55a1f3ae92a0, C4<1>, C4<1>;
L_0x55a1f3ae8fd0 .functor OR 1, L_0x55a1f3ae8e50, L_0x55a1f3ae8f60, C4<0>, C4<0>;
v0x55a1f36067a0_0 .net *"_s0", 0 0, L_0x55a1f3ae8c40;  1 drivers
v0x55a1f35fac60_0 .net *"_s10", 0 0, L_0x55a1f3ae8f60;  1 drivers
v0x55a1f35fad40_0 .net *"_s4", 0 0, L_0x55a1f3ae8d20;  1 drivers
v0x55a1f36036f0_0 .net *"_s6", 0 0, L_0x55a1f3ae8d90;  1 drivers
v0x55a1f36037d0_0 .net *"_s8", 0 0, L_0x55a1f3ae8e50;  1 drivers
v0x55a1f3603310_0 .net "a", 0 0, L_0x55a1f3ae90e0;  1 drivers
v0x55a1f36033d0_0 .net "b", 0 0, L_0x55a1f3ae92a0;  1 drivers
v0x55a1f35fa840_0 .net "ca", 0 0, L_0x55a1f3ae8fd0;  1 drivers
v0x55a1f35fa8e0_0 .net "cin", 0 0, L_0x55a1f3ae9460;  1 drivers
v0x55a1f3600850_0 .net "sum", 0 0, L_0x55a1f3ae8cb0;  1 drivers
S_0x55a1f35fa4c0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3634a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35e3860_0 .net "a", 3 0, L_0x55a1f3aec220;  1 drivers
v0x55a1f35e3940_0 .net "b", 3 0, L_0x55a1f3aec2c0;  1 drivers
v0x55a1f35e34a0_0 .net "ca", 3 0, L_0x55a1f3aec0b0;  1 drivers
v0x55a1f35e3560_0 .net "cin", 3 0, L_0x55a1f3aec3b0;  1 drivers
v0x55a1f35e0930_0 .net "sum", 3 0, L_0x55a1f3aec010;  1 drivers
L_0x55a1f3aea090 .part L_0x55a1f3aec220, 0, 1;
L_0x55a1f3aea1c0 .part L_0x55a1f3aec2c0, 0, 1;
L_0x55a1f3aea2f0 .part L_0x55a1f3aec3b0, 0, 1;
L_0x55a1f3aea8c0 .part L_0x55a1f3aec220, 1, 1;
L_0x55a1f3aea9f0 .part L_0x55a1f3aec2c0, 1, 1;
L_0x55a1f3aeab20 .part L_0x55a1f3aec3b0, 1, 1;
L_0x55a1f3aeb1e0 .part L_0x55a1f3aec220, 2, 1;
L_0x55a1f3aeb310 .part L_0x55a1f3aec2c0, 2, 1;
L_0x55a1f3aeb490 .part L_0x55a1f3aec3b0, 2, 1;
L_0x55a1f3aeba60 .part L_0x55a1f3aec220, 3, 1;
L_0x55a1f3aebc20 .part L_0x55a1f3aec2c0, 3, 1;
L_0x55a1f3aebde0 .part L_0x55a1f3aec3b0, 3, 1;
L_0x55a1f3aec010 .concat8 [ 1 1 1 1], L_0x55a1f3ae9b70, L_0x55a1f3aea490, L_0x55a1f3aeacc0, L_0x55a1f3aeb630;
L_0x55a1f3aec0b0 .concat8 [ 1 1 1 1], L_0x55a1f3ae9f80, L_0x55a1f3aea7b0, L_0x55a1f3aeb0d0, L_0x55a1f3aeb950;
S_0x55a1f3602c20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f35fa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ae9620 .functor XOR 1, L_0x55a1f3aea090, L_0x55a1f3aea1c0, C4<0>, C4<0>;
L_0x55a1f3ae9b70 .functor XOR 1, L_0x55a1f3ae9620, L_0x55a1f3aea2f0, C4<0>, C4<0>;
L_0x55a1f3ae9c30 .functor AND 1, L_0x55a1f3aea090, L_0x55a1f3aea1c0, C4<1>, C4<1>;
L_0x55a1f3ae9d40 .functor AND 1, L_0x55a1f3aea090, L_0x55a1f3aea2f0, C4<1>, C4<1>;
L_0x55a1f3ae9e00 .functor OR 1, L_0x55a1f3ae9c30, L_0x55a1f3ae9d40, C4<0>, C4<0>;
L_0x55a1f3ae9f10 .functor AND 1, L_0x55a1f3aea2f0, L_0x55a1f3aea1c0, C4<1>, C4<1>;
L_0x55a1f3ae9f80 .functor OR 1, L_0x55a1f3ae9e00, L_0x55a1f3ae9f10, C4<0>, C4<0>;
v0x55a1f35fe920_0 .net *"_s0", 0 0, L_0x55a1f3ae9620;  1 drivers
v0x55a1f35ffcd0_0 .net *"_s10", 0 0, L_0x55a1f3ae9f10;  1 drivers
v0x55a1f35ffdb0_0 .net *"_s4", 0 0, L_0x55a1f3ae9c30;  1 drivers
v0x55a1f35fb950_0 .net *"_s6", 0 0, L_0x55a1f3ae9d40;  1 drivers
v0x55a1f35fba10_0 .net *"_s8", 0 0, L_0x55a1f3ae9e00;  1 drivers
v0x55a1f35fcd80_0 .net "a", 0 0, L_0x55a1f3aea090;  1 drivers
v0x55a1f35fce40_0 .net "b", 0 0, L_0x55a1f3aea1c0;  1 drivers
v0x55a1f35f8a40_0 .net "ca", 0 0, L_0x55a1f3ae9f80;  1 drivers
v0x55a1f35f8ae0_0 .net "cin", 0 0, L_0x55a1f3aea2f0;  1 drivers
v0x55a1f35f9e80_0 .net "sum", 0 0, L_0x55a1f3ae9b70;  1 drivers
S_0x55a1f35ee240 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f35fa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aea420 .functor XOR 1, L_0x55a1f3aea8c0, L_0x55a1f3aea9f0, C4<0>, C4<0>;
L_0x55a1f3aea490 .functor XOR 1, L_0x55a1f3aea420, L_0x55a1f3aeab20, C4<0>, C4<0>;
L_0x55a1f3aea500 .functor AND 1, L_0x55a1f3aea8c0, L_0x55a1f3aea9f0, C4<1>, C4<1>;
L_0x55a1f3aea570 .functor AND 1, L_0x55a1f3aea8c0, L_0x55a1f3aeab20, C4<1>, C4<1>;
L_0x55a1f3aea630 .functor OR 1, L_0x55a1f3aea500, L_0x55a1f3aea570, C4<0>, C4<0>;
L_0x55a1f3aea740 .functor AND 1, L_0x55a1f3aeab20, L_0x55a1f3aea9f0, C4<1>, C4<1>;
L_0x55a1f3aea7b0 .functor OR 1, L_0x55a1f3aea630, L_0x55a1f3aea740, C4<0>, C4<0>;
v0x55a1f35f68d0_0 .net *"_s0", 0 0, L_0x55a1f3aea420;  1 drivers
v0x55a1f35f69b0_0 .net *"_s10", 0 0, L_0x55a1f3aea740;  1 drivers
v0x55a1f35ede00_0 .net *"_s4", 0 0, L_0x55a1f3aea500;  1 drivers
v0x55a1f35edef0_0 .net *"_s6", 0 0, L_0x55a1f3aea570;  1 drivers
v0x55a1f35f3d60_0 .net *"_s8", 0 0, L_0x55a1f3aea630;  1 drivers
v0x55a1f35f3980_0 .net "a", 0 0, L_0x55a1f3aea8c0;  1 drivers
v0x55a1f35f3a40_0 .net "b", 0 0, L_0x55a1f3aea9f0;  1 drivers
v0x55a1f35f0e10_0 .net "ca", 0 0, L_0x55a1f3aea7b0;  1 drivers
v0x55a1f35f0eb0_0 .net "cin", 0 0, L_0x55a1f3aeab20;  1 drivers
v0x55a1f35f0a30_0 .net "sum", 0 0, L_0x55a1f3aea490;  1 drivers
S_0x55a1f35ed9f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f35fa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aeac50 .functor XOR 1, L_0x55a1f3aeb1e0, L_0x55a1f3aeb310, C4<0>, C4<0>;
L_0x55a1f3aeacc0 .functor XOR 1, L_0x55a1f3aeac50, L_0x55a1f3aeb490, C4<0>, C4<0>;
L_0x55a1f3aead80 .functor AND 1, L_0x55a1f3aeb1e0, L_0x55a1f3aeb310, C4<1>, C4<1>;
L_0x55a1f3aeae90 .functor AND 1, L_0x55a1f3aeb1e0, L_0x55a1f3aeb490, C4<1>, C4<1>;
L_0x55a1f3aeaf50 .functor OR 1, L_0x55a1f3aead80, L_0x55a1f3aeae90, C4<0>, C4<0>;
L_0x55a1f3aeb060 .functor AND 1, L_0x55a1f3aeb490, L_0x55a1f3aeb310, C4<1>, C4<1>;
L_0x55a1f3aeb0d0 .functor OR 1, L_0x55a1f3aeaf50, L_0x55a1f3aeb060, C4<0>, C4<0>;
v0x55a1f35f4e30_0 .net *"_s0", 0 0, L_0x55a1f3aeac50;  1 drivers
v0x55a1f35f61e0_0 .net *"_s10", 0 0, L_0x55a1f3aeb060;  1 drivers
v0x55a1f35f62c0_0 .net *"_s4", 0 0, L_0x55a1f3aead80;  1 drivers
v0x55a1f35f1e60_0 .net *"_s6", 0 0, L_0x55a1f3aeae90;  1 drivers
v0x55a1f35f1f40_0 .net *"_s8", 0 0, L_0x55a1f3aeaf50;  1 drivers
v0x55a1f35f32b0_0 .net "a", 0 0, L_0x55a1f3aeb1e0;  1 drivers
v0x55a1f35f3370_0 .net "b", 0 0, L_0x55a1f3aeb310;  1 drivers
v0x55a1f35eef10_0 .net "ca", 0 0, L_0x55a1f3aeb0d0;  1 drivers
v0x55a1f35eefd0_0 .net "cin", 0 0, L_0x55a1f3aeb490;  1 drivers
v0x55a1f35f03f0_0 .net "sum", 0 0, L_0x55a1f3aeacc0;  1 drivers
S_0x55a1f35ed300 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f35fa4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aeb5c0 .functor XOR 1, L_0x55a1f3aeba60, L_0x55a1f3aebc20, C4<0>, C4<0>;
L_0x55a1f3aeb630 .functor XOR 1, L_0x55a1f3aeb5c0, L_0x55a1f3aebde0, C4<0>, C4<0>;
L_0x55a1f3aeb6a0 .functor AND 1, L_0x55a1f3aeba60, L_0x55a1f3aebc20, C4<1>, C4<1>;
L_0x55a1f3aeb710 .functor AND 1, L_0x55a1f3aeba60, L_0x55a1f3aebde0, C4<1>, C4<1>;
L_0x55a1f3aeb7d0 .functor OR 1, L_0x55a1f3aeb6a0, L_0x55a1f3aeb710, C4<0>, C4<0>;
L_0x55a1f3aeb8e0 .functor AND 1, L_0x55a1f3aebde0, L_0x55a1f3aebc20, C4<1>, C4<1>;
L_0x55a1f3aeb950 .functor OR 1, L_0x55a1f3aeb7d0, L_0x55a1f3aeb8e0, C4<0>, C4<0>;
v0x55a1f35db1a0_0 .net *"_s0", 0 0, L_0x55a1f3aeb5c0;  1 drivers
v0x55a1f35db280_0 .net *"_s10", 0 0, L_0x55a1f3aeb8e0;  1 drivers
v0x55a1f35ce850_0 .net *"_s4", 0 0, L_0x55a1f3aeb6a0;  1 drivers
v0x55a1f35ce920_0 .net *"_s6", 0 0, L_0x55a1f3aeb710;  1 drivers
v0x55a1f35ddd40_0 .net *"_s8", 0 0, L_0x55a1f3aeb7d0;  1 drivers
v0x55a1f35e67b0_0 .net "a", 0 0, L_0x55a1f3aeba60;  1 drivers
v0x55a1f35e6870_0 .net "b", 0 0, L_0x55a1f3aebc20;  1 drivers
v0x55a1f35e63d0_0 .net "ca", 0 0, L_0x55a1f3aeb950;  1 drivers
v0x55a1f35e6470_0 .net "cin", 0 0, L_0x55a1f3aebde0;  1 drivers
v0x55a1f35dd9b0_0 .net "sum", 0 0, L_0x55a1f3aeb630;  1 drivers
S_0x55a1f35e0530 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3634a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35ca1e0_0 .net "a", 3 0, L_0x55a1f3aeeb40;  1 drivers
v0x55a1f35ca2e0_0 .net "b", 3 0, L_0x55a1f3aeec70;  1 drivers
v0x55a1f35c7670_0 .net "ca", 3 0, L_0x55a1f3aee9d0;  1 drivers
v0x55a1f35c7730_0 .net "cin", 3 0, L_0x55a1f3aeeda0;  1 drivers
v0x55a1f35c7290_0 .net "sum", 3 0, L_0x55a1f3aee930;  1 drivers
L_0x55a1f3aec970 .part L_0x55a1f3aeeb40, 0, 1;
L_0x55a1f3aecaa0 .part L_0x55a1f3aeec70, 0, 1;
L_0x55a1f3aecbd0 .part L_0x55a1f3aeeda0, 0, 1;
L_0x55a1f3aed1a0 .part L_0x55a1f3aeeb40, 1, 1;
L_0x55a1f3aed2d0 .part L_0x55a1f3aeec70, 1, 1;
L_0x55a1f3aed400 .part L_0x55a1f3aeeda0, 1, 1;
L_0x55a1f3aedb00 .part L_0x55a1f3aeeb40, 2, 1;
L_0x55a1f3aedc30 .part L_0x55a1f3aeec70, 2, 1;
L_0x55a1f3aeddb0 .part L_0x55a1f3aeeda0, 2, 1;
L_0x55a1f3aee380 .part L_0x55a1f3aeeb40, 3, 1;
L_0x55a1f3aee540 .part L_0x55a1f3aeec70, 3, 1;
L_0x55a1f3aee700 .part L_0x55a1f3aeeda0, 3, 1;
L_0x55a1f3aee930 .concat8 [ 1 1 1 1], L_0x55a1f3aec450, L_0x55a1f3aecd70, L_0x55a1f3aed5a0, L_0x55a1f3aedf50;
L_0x55a1f3aee9d0 .concat8 [ 1 1 1 1], L_0x55a1f3aec860, L_0x55a1f3aed090, L_0x55a1f3aed9f0, L_0x55a1f3aee270;
S_0x55a1f35e48b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f35e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aebfa0 .functor XOR 1, L_0x55a1f3aec970, L_0x55a1f3aecaa0, C4<0>, C4<0>;
L_0x55a1f3aec450 .functor XOR 1, L_0x55a1f3aebfa0, L_0x55a1f3aecbd0, C4<0>, C4<0>;
L_0x55a1f3aec510 .functor AND 1, L_0x55a1f3aec970, L_0x55a1f3aecaa0, C4<1>, C4<1>;
L_0x55a1f3aec620 .functor AND 1, L_0x55a1f3aec970, L_0x55a1f3aecbd0, C4<1>, C4<1>;
L_0x55a1f3aec6e0 .functor OR 1, L_0x55a1f3aec510, L_0x55a1f3aec620, C4<0>, C4<0>;
L_0x55a1f3aec7f0 .functor AND 1, L_0x55a1f3aecbd0, L_0x55a1f3aecaa0, C4<1>, C4<1>;
L_0x55a1f3aec860 .functor OR 1, L_0x55a1f3aec6e0, L_0x55a1f3aec7f0, C4<0>, C4<0>;
v0x55a1f35e5d60_0 .net *"_s0", 0 0, L_0x55a1f3aebfa0;  1 drivers
v0x55a1f35e1960_0 .net *"_s10", 0 0, L_0x55a1f3aec7f0;  1 drivers
v0x55a1f35e1a40_0 .net *"_s4", 0 0, L_0x55a1f3aec510;  1 drivers
v0x55a1f35e2d90_0 .net *"_s6", 0 0, L_0x55a1f3aec620;  1 drivers
v0x55a1f35e2e70_0 .net *"_s8", 0 0, L_0x55a1f3aec6e0;  1 drivers
v0x55a1f35dea30_0 .net "a", 0 0, L_0x55a1f3aec970;  1 drivers
v0x55a1f35deaf0_0 .net "b", 0 0, L_0x55a1f3aecaa0;  1 drivers
v0x55a1f35dfe40_0 .net "ca", 0 0, L_0x55a1f3aec860;  1 drivers
v0x55a1f35dff00_0 .net "cin", 0 0, L_0x55a1f3aecbd0;  1 drivers
v0x55a1f35dbbb0_0 .net "sum", 0 0, L_0x55a1f3aec450;  1 drivers
S_0x55a1f35d13d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f35e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aecd00 .functor XOR 1, L_0x55a1f3aed1a0, L_0x55a1f3aed2d0, C4<0>, C4<0>;
L_0x55a1f3aecd70 .functor XOR 1, L_0x55a1f3aecd00, L_0x55a1f3aed400, C4<0>, C4<0>;
L_0x55a1f3aecde0 .functor AND 1, L_0x55a1f3aed1a0, L_0x55a1f3aed2d0, C4<1>, C4<1>;
L_0x55a1f3aece50 .functor AND 1, L_0x55a1f3aed1a0, L_0x55a1f3aed400, C4<1>, C4<1>;
L_0x55a1f3aecf10 .functor OR 1, L_0x55a1f3aecde0, L_0x55a1f3aece50, C4<0>, C4<0>;
L_0x55a1f3aed020 .functor AND 1, L_0x55a1f3aed400, L_0x55a1f3aed2d0, C4<1>, C4<1>;
L_0x55a1f3aed090 .functor OR 1, L_0x55a1f3aecf10, L_0x55a1f3aed020, C4<0>, C4<0>;
v0x55a1f35dcf70_0 .net *"_s0", 0 0, L_0x55a1f3aecd00;  1 drivers
v0x55a1f35d9e80_0 .net *"_s10", 0 0, L_0x55a1f3aed020;  1 drivers
v0x55a1f35d9f60_0 .net *"_s4", 0 0, L_0x55a1f3aecde0;  1 drivers
v0x55a1f35d9ad0_0 .net *"_s6", 0 0, L_0x55a1f3aece50;  1 drivers
v0x55a1f35d0fb0_0 .net *"_s8", 0 0, L_0x55a1f3aecf10;  1 drivers
v0x55a1f35d6f10_0 .net "a", 0 0, L_0x55a1f3aed1a0;  1 drivers
v0x55a1f35d6fd0_0 .net "b", 0 0, L_0x55a1f3aed2d0;  1 drivers
v0x55a1f35d6b30_0 .net "ca", 0 0, L_0x55a1f3aed090;  1 drivers
v0x55a1f35d6bd0_0 .net "cin", 0 0, L_0x55a1f3aed400;  1 drivers
v0x55a1f35d4070_0 .net "sum", 0 0, L_0x55a1f3aecd70;  1 drivers
S_0x55a1f35d3be0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f35e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aed530 .functor XOR 1, L_0x55a1f3aedb00, L_0x55a1f3aedc30, C4<0>, C4<0>;
L_0x55a1f3aed5a0 .functor XOR 1, L_0x55a1f3aed530, L_0x55a1f3aeddb0, C4<0>, C4<0>;
L_0x55a1f3aed660 .functor AND 1, L_0x55a1f3aedb00, L_0x55a1f3aedc30, C4<1>, C4<1>;
L_0x55a1f3aed770 .functor AND 1, L_0x55a1f3aedb00, L_0x55a1f3aeddb0, C4<1>, C4<1>;
L_0x55a1f3aed830 .functor OR 1, L_0x55a1f3aed660, L_0x55a1f3aed770, C4<0>, C4<0>;
L_0x55a1f3aed940 .functor AND 1, L_0x55a1f3aeddb0, L_0x55a1f3aedc30, C4<1>, C4<1>;
L_0x55a1f3aed9f0 .functor OR 1, L_0x55a1f3aed830, L_0x55a1f3aed940, C4<0>, C4<0>;
v0x55a1f35d0cb0_0 .net *"_s0", 0 0, L_0x55a1f3aed530;  1 drivers
v0x55a1f35d7f60_0 .net *"_s10", 0 0, L_0x55a1f3aed940;  1 drivers
v0x55a1f35d8040_0 .net *"_s4", 0 0, L_0x55a1f3aed660;  1 drivers
v0x55a1f35d9390_0 .net *"_s6", 0 0, L_0x55a1f3aed770;  1 drivers
v0x55a1f35d9470_0 .net *"_s8", 0 0, L_0x55a1f3aed830;  1 drivers
v0x55a1f35d5010_0 .net "a", 0 0, L_0x55a1f3aedb00;  1 drivers
v0x55a1f35d50d0_0 .net "b", 0 0, L_0x55a1f3aedc30;  1 drivers
v0x55a1f35d6440_0 .net "ca", 0 0, L_0x55a1f3aed9f0;  1 drivers
v0x55a1f35d64e0_0 .net "cin", 0 0, L_0x55a1f3aeddb0;  1 drivers
v0x55a1f35d2170_0 .net "sum", 0 0, L_0x55a1f3aed5a0;  1 drivers
S_0x55a1f35d34f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f35e0530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aedee0 .functor XOR 1, L_0x55a1f3aee380, L_0x55a1f3aee540, C4<0>, C4<0>;
L_0x55a1f3aedf50 .functor XOR 1, L_0x55a1f3aedee0, L_0x55a1f3aee700, C4<0>, C4<0>;
L_0x55a1f3aedfc0 .functor AND 1, L_0x55a1f3aee380, L_0x55a1f3aee540, C4<1>, C4<1>;
L_0x55a1f3aee030 .functor AND 1, L_0x55a1f3aee380, L_0x55a1f3aee700, C4<1>, C4<1>;
L_0x55a1f3aee0f0 .functor OR 1, L_0x55a1f3aedfc0, L_0x55a1f3aee030, C4<0>, C4<0>;
L_0x55a1f3aee200 .functor AND 1, L_0x55a1f3aee700, L_0x55a1f3aee540, C4<1>, C4<1>;
L_0x55a1f3aee270 .functor OR 1, L_0x55a1f3aee0f0, L_0x55a1f3aee200, C4<0>, C4<0>;
v0x55a1f35cf230_0 .net *"_s0", 0 0, L_0x55a1f3aedee0;  1 drivers
v0x55a1f35d0540_0 .net *"_s10", 0 0, L_0x55a1f3aee200;  1 drivers
v0x55a1f35d0620_0 .net *"_s4", 0 0, L_0x55a1f3aedfc0;  1 drivers
v0x55a1f35c4a80_0 .net *"_s6", 0 0, L_0x55a1f3aee030;  1 drivers
v0x55a1f35c4b60_0 .net *"_s8", 0 0, L_0x55a1f3aee0f0;  1 drivers
v0x55a1f35cd580_0 .net "a", 0 0, L_0x55a1f3aee380;  1 drivers
v0x55a1f35cd130_0 .net "b", 0 0, L_0x55a1f3aee540;  1 drivers
v0x55a1f35cd1f0_0 .net "ca", 0 0, L_0x55a1f3aee270;  1 drivers
v0x55a1f35c4660_0 .net "cin", 0 0, L_0x55a1f3aee700;  1 drivers
v0x55a1f35ca5c0_0 .net "sum", 0 0, L_0x55a1f3aedf50;  1 drivers
S_0x55a1f35c86c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f36306b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3564390_0 .net "a", 15 0, L_0x55a1f3afa050;  1 drivers
v0x55a1f3564470_0 .net "b", 15 0, L_0x55a1f3afa140;  1 drivers
v0x55a1f35657c0_0 .net "ca", 15 0, L_0x55a1f3af9df0;  1 drivers
v0x55a1f3565860_0 .net "cin", 15 0, L_0x55a1f3afa230;  1 drivers
v0x55a1f3561440_0 .net "sum", 15 0, L_0x55a1f3af9d50;  1 drivers
L_0x55a1f3af1b60 .part L_0x55a1f3afa050, 0, 4;
L_0x55a1f3af1c00 .part L_0x55a1f3afa140, 0, 4;
L_0x55a1f3af1ca0 .part L_0x55a1f3afa230, 0, 4;
L_0x55a1f3af44f0 .part L_0x55a1f3afa050, 4, 4;
L_0x55a1f3af45e0 .part L_0x55a1f3afa140, 4, 4;
L_0x55a1f3af46d0 .part L_0x55a1f3afa230, 4, 4;
L_0x55a1f3af6fb0 .part L_0x55a1f3afa050, 8, 4;
L_0x55a1f3af7050 .part L_0x55a1f3afa140, 8, 4;
L_0x55a1f3af7140 .part L_0x55a1f3afa230, 8, 4;
L_0x55a1f3af9950 .part L_0x55a1f3afa050, 12, 4;
L_0x55a1f3af9a80 .part L_0x55a1f3afa140, 12, 4;
L_0x55a1f3af9bb0 .part L_0x55a1f3afa230, 12, 4;
L_0x55a1f3af9d50 .concat8 [ 4 4 4 4], L_0x55a1f3af1950, L_0x55a1f3af42e0, L_0x55a1f3af6da0, L_0x55a1f3af9740;
L_0x55a1f3af9df0 .concat8 [ 4 4 4 4], L_0x55a1f3af19f0, L_0x55a1f3af4380, L_0x55a1f3af6e40, L_0x55a1f3af97e0;
S_0x55a1f35c5770 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f35c86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35ad2f0_0 .net "a", 3 0, L_0x55a1f3af1b60;  1 drivers
v0x55a1f35ad3d0_0 .net "b", 3 0, L_0x55a1f3af1c00;  1 drivers
v0x55a1f35aa340_0 .net "ca", 3 0, L_0x55a1f3af19f0;  1 drivers
v0x55a1f35aa400_0 .net "cin", 3 0, L_0x55a1f3af1ca0;  1 drivers
v0x55a1f35b1670_0 .net "sum", 3 0, L_0x55a1f3af1950;  1 drivers
L_0x55a1f3aef910 .part L_0x55a1f3af1b60, 0, 1;
L_0x55a1f3aefa40 .part L_0x55a1f3af1c00, 0, 1;
L_0x55a1f3aefb70 .part L_0x55a1f3af1ca0, 0, 1;
L_0x55a1f3af0180 .part L_0x55a1f3af1b60, 1, 1;
L_0x55a1f3af02b0 .part L_0x55a1f3af1c00, 1, 1;
L_0x55a1f3af03e0 .part L_0x55a1f3af1ca0, 1, 1;
L_0x55a1f3af0b20 .part L_0x55a1f3af1b60, 2, 1;
L_0x55a1f3af0c50 .part L_0x55a1f3af1c00, 2, 1;
L_0x55a1f3af0dd0 .part L_0x55a1f3af1ca0, 2, 1;
L_0x55a1f3af13a0 .part L_0x55a1f3af1b60, 3, 1;
L_0x55a1f3af1560 .part L_0x55a1f3af1c00, 3, 1;
L_0x55a1f3af1720 .part L_0x55a1f3af1ca0, 3, 1;
L_0x55a1f3af1950 .concat8 [ 1 1 1 1], L_0x55a1f3aee8c0, L_0x55a1f3aefd10, L_0x55a1f3af05c0, L_0x55a1f3af0f70;
L_0x55a1f3af19f0 .concat8 [ 1 1 1 1], L_0x55a1f3aef800, L_0x55a1f3af0070, L_0x55a1f3af0a10, L_0x55a1f3af1290;
S_0x55a1f35c6ba0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f35c5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aeeed0 .functor XOR 1, L_0x55a1f3aef910, L_0x55a1f3aefa40, C4<0>, C4<0>;
L_0x55a1f3aee8c0 .functor XOR 1, L_0x55a1f3aeeed0, L_0x55a1f3aefb70, C4<0>, C4<0>;
L_0x55a1f3aef470 .functor AND 1, L_0x55a1f3aef910, L_0x55a1f3aefa40, C4<1>, C4<1>;
L_0x55a1f3aef580 .functor AND 1, L_0x55a1f3aef910, L_0x55a1f3aefb70, C4<1>, C4<1>;
L_0x55a1f3aef640 .functor OR 1, L_0x55a1f3aef470, L_0x55a1f3aef580, C4<0>, C4<0>;
L_0x55a1f3aef750 .functor AND 1, L_0x55a1f3aefb70, L_0x55a1f3aefa40, C4<1>, C4<1>;
L_0x55a1f3aef800 .functor OR 1, L_0x55a1f3aef640, L_0x55a1f3aef750, C4<0>, C4<0>;
v0x55a1f35c2960_0 .net *"_s0", 0 0, L_0x55a1f3aeeed0;  1 drivers
v0x55a1f35c3bf0_0 .net *"_s10", 0 0, L_0x55a1f3aef750;  1 drivers
v0x55a1f35c3cd0_0 .net *"_s4", 0 0, L_0x55a1f3aef470;  1 drivers
v0x55a1f35b8040_0 .net *"_s6", 0 0, L_0x55a1f3aef580;  1 drivers
v0x55a1f35b8120_0 .net *"_s8", 0 0, L_0x55a1f3aef640;  1 drivers
v0x55a1f35c0b40_0 .net "a", 0 0, L_0x55a1f3aef910;  1 drivers
v0x55a1f35c06f0_0 .net "b", 0 0, L_0x55a1f3aefa40;  1 drivers
v0x55a1f35c07b0_0 .net "ca", 0 0, L_0x55a1f3aef800;  1 drivers
v0x55a1f35b7c20_0 .net "cin", 0 0, L_0x55a1f3aefb70;  1 drivers
v0x55a1f35bdb80_0 .net "sum", 0 0, L_0x55a1f3aee8c0;  1 drivers
S_0x55a1f35bd7a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f35c5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aefca0 .functor XOR 1, L_0x55a1f3af0180, L_0x55a1f3af02b0, C4<0>, C4<0>;
L_0x55a1f3aefd10 .functor XOR 1, L_0x55a1f3aefca0, L_0x55a1f3af03e0, C4<0>, C4<0>;
L_0x55a1f3aefd80 .functor AND 1, L_0x55a1f3af0180, L_0x55a1f3af02b0, C4<1>, C4<1>;
L_0x55a1f3aefdf0 .functor AND 1, L_0x55a1f3af0180, L_0x55a1f3af03e0, C4<1>, C4<1>;
L_0x55a1f3aefeb0 .functor OR 1, L_0x55a1f3aefd80, L_0x55a1f3aefdf0, C4<0>, C4<0>;
L_0x55a1f3aeffc0 .functor AND 1, L_0x55a1f3af03e0, L_0x55a1f3af02b0, C4<1>, C4<1>;
L_0x55a1f3af0070 .functor OR 1, L_0x55a1f3aefeb0, L_0x55a1f3aeffc0, C4<0>, C4<0>;
v0x55a1f35bacb0_0 .net *"_s0", 0 0, L_0x55a1f3aefca0;  1 drivers
v0x55a1f35ba850_0 .net *"_s10", 0 0, L_0x55a1f3aeffc0;  1 drivers
v0x55a1f35ba930_0 .net *"_s4", 0 0, L_0x55a1f3aefd80;  1 drivers
v0x55a1f35b78a0_0 .net *"_s6", 0 0, L_0x55a1f3aefdf0;  1 drivers
v0x55a1f35b7980_0 .net *"_s8", 0 0, L_0x55a1f3aefeb0;  1 drivers
v0x55a1f35bebd0_0 .net "a", 0 0, L_0x55a1f3af0180;  1 drivers
v0x55a1f35bec90_0 .net "b", 0 0, L_0x55a1f3af02b0;  1 drivers
v0x55a1f35c0000_0 .net "ca", 0 0, L_0x55a1f3af0070;  1 drivers
v0x55a1f35c00a0_0 .net "cin", 0 0, L_0x55a1f3af03e0;  1 drivers
v0x55a1f35bbd30_0 .net "sum", 0 0, L_0x55a1f3aefd10;  1 drivers
S_0x55a1f35bd0b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f35c5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af0550 .functor XOR 1, L_0x55a1f3af0b20, L_0x55a1f3af0c50, C4<0>, C4<0>;
L_0x55a1f3af05c0 .functor XOR 1, L_0x55a1f3af0550, L_0x55a1f3af0dd0, C4<0>, C4<0>;
L_0x55a1f3af0680 .functor AND 1, L_0x55a1f3af0b20, L_0x55a1f3af0c50, C4<1>, C4<1>;
L_0x55a1f3af0790 .functor AND 1, L_0x55a1f3af0b20, L_0x55a1f3af0dd0, C4<1>, C4<1>;
L_0x55a1f3af0850 .functor OR 1, L_0x55a1f3af0680, L_0x55a1f3af0790, C4<0>, C4<0>;
L_0x55a1f3af0960 .functor AND 1, L_0x55a1f3af0dd0, L_0x55a1f3af0c50, C4<1>, C4<1>;
L_0x55a1f3af0a10 .functor OR 1, L_0x55a1f3af0850, L_0x55a1f3af0960, C4<0>, C4<0>;
v0x55a1f35b8db0_0 .net *"_s0", 0 0, L_0x55a1f3af0550;  1 drivers
v0x55a1f35ba160_0 .net *"_s10", 0 0, L_0x55a1f3af0960;  1 drivers
v0x55a1f35ba240_0 .net *"_s4", 0 0, L_0x55a1f3af0680;  1 drivers
v0x55a1f35b5e20_0 .net *"_s6", 0 0, L_0x55a1f3af0790;  1 drivers
v0x55a1f35b5f00_0 .net *"_s8", 0 0, L_0x55a1f3af0850;  1 drivers
v0x55a1f35b7220_0 .net "a", 0 0, L_0x55a1f3af0b20;  1 drivers
v0x55a1f35b48b0_0 .net "b", 0 0, L_0x55a1f3af0c50;  1 drivers
v0x55a1f35b4970_0 .net "ca", 0 0, L_0x55a1f3af0a10;  1 drivers
v0x55a1f35a7f60_0 .net "cin", 0 0, L_0x55a1f3af0dd0;  1 drivers
v0x55a1f359b610_0 .net "sum", 0 0, L_0x55a1f3af05c0;  1 drivers
S_0x55a1f35aaae0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f35c5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af0f00 .functor XOR 1, L_0x55a1f3af13a0, L_0x55a1f3af1560, C4<0>, C4<0>;
L_0x55a1f3af0f70 .functor XOR 1, L_0x55a1f3af0f00, L_0x55a1f3af1720, C4<0>, C4<0>;
L_0x55a1f3af0fe0 .functor AND 1, L_0x55a1f3af13a0, L_0x55a1f3af1560, C4<1>, C4<1>;
L_0x55a1f3af1050 .functor AND 1, L_0x55a1f3af13a0, L_0x55a1f3af1720, C4<1>, C4<1>;
L_0x55a1f3af1110 .functor OR 1, L_0x55a1f3af0fe0, L_0x55a1f3af1050, C4<0>, C4<0>;
L_0x55a1f3af1220 .functor AND 1, L_0x55a1f3af1720, L_0x55a1f3af1560, C4<1>, C4<1>;
L_0x55a1f3af1290 .functor OR 1, L_0x55a1f3af1110, L_0x55a1f3af1220, C4<0>, C4<0>;
v0x55a1f35b35f0_0 .net *"_s0", 0 0, L_0x55a1f3af0f00;  1 drivers
v0x55a1f35b3190_0 .net *"_s10", 0 0, L_0x55a1f3af1220;  1 drivers
v0x55a1f35b3270_0 .net *"_s4", 0 0, L_0x55a1f3af0fe0;  1 drivers
v0x55a1f35aa6c0_0 .net *"_s6", 0 0, L_0x55a1f3af1050;  1 drivers
v0x55a1f35aa7a0_0 .net *"_s8", 0 0, L_0x55a1f3af1110;  1 drivers
v0x55a1f35b0620_0 .net "a", 0 0, L_0x55a1f3af13a0;  1 drivers
v0x55a1f35b06c0_0 .net "b", 0 0, L_0x55a1f3af1560;  1 drivers
v0x55a1f35b0240_0 .net "ca", 0 0, L_0x55a1f3af1290;  1 drivers
v0x55a1f35b0300_0 .net "cin", 0 0, L_0x55a1f3af1720;  1 drivers
v0x55a1f35ad780_0 .net "sum", 0 0, L_0x55a1f3af0f70;  1 drivers
S_0x55a1f35b2aa0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f35c86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35910a0_0 .net "a", 3 0, L_0x55a1f3af44f0;  1 drivers
v0x55a1f35911a0_0 .net "b", 3 0, L_0x55a1f3af45e0;  1 drivers
v0x55a1f35983d0_0 .net "ca", 3 0, L_0x55a1f3af4380;  1 drivers
v0x55a1f3598490_0 .net "cin", 3 0, L_0x55a1f3af46d0;  1 drivers
v0x55a1f3599800_0 .net "sum", 3 0, L_0x55a1f3af42e0;  1 drivers
L_0x55a1f3af22a0 .part L_0x55a1f3af44f0, 0, 1;
L_0x55a1f3af23d0 .part L_0x55a1f3af45e0, 0, 1;
L_0x55a1f3af2500 .part L_0x55a1f3af46d0, 0, 1;
L_0x55a1f3af2b10 .part L_0x55a1f3af44f0, 1, 1;
L_0x55a1f3af2c40 .part L_0x55a1f3af45e0, 1, 1;
L_0x55a1f3af2d70 .part L_0x55a1f3af46d0, 1, 1;
L_0x55a1f3af34b0 .part L_0x55a1f3af44f0, 2, 1;
L_0x55a1f3af35e0 .part L_0x55a1f3af45e0, 2, 1;
L_0x55a1f3af3760 .part L_0x55a1f3af46d0, 2, 1;
L_0x55a1f3af3d30 .part L_0x55a1f3af44f0, 3, 1;
L_0x55a1f3af3ef0 .part L_0x55a1f3af45e0, 3, 1;
L_0x55a1f3af40b0 .part L_0x55a1f3af46d0, 3, 1;
L_0x55a1f3af42e0 .concat8 [ 1 1 1 1], L_0x55a1f3af1d40, L_0x55a1f3af26a0, L_0x55a1f3af2f50, L_0x55a1f3af3900;
L_0x55a1f3af4380 .concat8 [ 1 1 1 1], L_0x55a1f3af2190, L_0x55a1f3af2a00, L_0x55a1f3af33a0, L_0x55a1f3af3c20;
S_0x55a1f35afb50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f35b2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af18e0 .functor XOR 1, L_0x55a1f3af22a0, L_0x55a1f3af23d0, C4<0>, C4<0>;
L_0x55a1f3af1d40 .functor XOR 1, L_0x55a1f3af18e0, L_0x55a1f3af2500, C4<0>, C4<0>;
L_0x55a1f3af1e00 .functor AND 1, L_0x55a1f3af22a0, L_0x55a1f3af23d0, C4<1>, C4<1>;
L_0x55a1f3af1f10 .functor AND 1, L_0x55a1f3af22a0, L_0x55a1f3af2500, C4<1>, C4<1>;
L_0x55a1f3af1fd0 .functor OR 1, L_0x55a1f3af1e00, L_0x55a1f3af1f10, C4<0>, C4<0>;
L_0x55a1f3af20e0 .functor AND 1, L_0x55a1f3af2500, L_0x55a1f3af23d0, C4<1>, C4<1>;
L_0x55a1f3af2190 .functor OR 1, L_0x55a1f3af1fd0, L_0x55a1f3af20e0, C4<0>, C4<0>;
v0x55a1f35ab7d0_0 .net *"_s0", 0 0, L_0x55a1f3af18e0;  1 drivers
v0x55a1f35ab870_0 .net *"_s10", 0 0, L_0x55a1f3af20e0;  1 drivers
v0x55a1f35acc00_0 .net *"_s4", 0 0, L_0x55a1f3af1e00;  1 drivers
v0x55a1f35accd0_0 .net *"_s6", 0 0, L_0x55a1f3af1f10;  1 drivers
v0x55a1f35a88e0_0 .net *"_s8", 0 0, L_0x55a1f3af1fd0;  1 drivers
v0x55a1f35a9c50_0 .net "a", 0 0, L_0x55a1f3af22a0;  1 drivers
v0x55a1f35a9d10_0 .net "b", 0 0, L_0x55a1f3af23d0;  1 drivers
v0x55a1f359e190_0 .net "ca", 0 0, L_0x55a1f3af2190;  1 drivers
v0x55a1f359e230_0 .net "cin", 0 0, L_0x55a1f3af2500;  1 drivers
v0x55a1f35a6cd0_0 .net "sum", 0 0, L_0x55a1f3af1d40;  1 drivers
S_0x55a1f35a6840 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f35b2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af2630 .functor XOR 1, L_0x55a1f3af2b10, L_0x55a1f3af2c40, C4<0>, C4<0>;
L_0x55a1f3af26a0 .functor XOR 1, L_0x55a1f3af2630, L_0x55a1f3af2d70, C4<0>, C4<0>;
L_0x55a1f3af2710 .functor AND 1, L_0x55a1f3af2b10, L_0x55a1f3af2c40, C4<1>, C4<1>;
L_0x55a1f3af2780 .functor AND 1, L_0x55a1f3af2b10, L_0x55a1f3af2d70, C4<1>, C4<1>;
L_0x55a1f3af2840 .functor OR 1, L_0x55a1f3af2710, L_0x55a1f3af2780, C4<0>, C4<0>;
L_0x55a1f3af2950 .functor AND 1, L_0x55a1f3af2d70, L_0x55a1f3af2c40, C4<1>, C4<1>;
L_0x55a1f3af2a00 .functor OR 1, L_0x55a1f3af2840, L_0x55a1f3af2950, C4<0>, C4<0>;
v0x55a1f359ddf0_0 .net *"_s0", 0 0, L_0x55a1f3af2630;  1 drivers
v0x55a1f35a3cd0_0 .net *"_s10", 0 0, L_0x55a1f3af2950;  1 drivers
v0x55a1f35a3db0_0 .net *"_s4", 0 0, L_0x55a1f3af2710;  1 drivers
v0x55a1f35a38f0_0 .net *"_s6", 0 0, L_0x55a1f3af2780;  1 drivers
v0x55a1f35a39d0_0 .net *"_s8", 0 0, L_0x55a1f3af2840;  1 drivers
v0x55a1f35a0df0_0 .net "a", 0 0, L_0x55a1f3af2b10;  1 drivers
v0x55a1f35a09a0_0 .net "b", 0 0, L_0x55a1f3af2c40;  1 drivers
v0x55a1f35a0a60_0 .net "ca", 0 0, L_0x55a1f3af2a00;  1 drivers
v0x55a1f359d9f0_0 .net "cin", 0 0, L_0x55a1f3af2d70;  1 drivers
v0x55a1f35a4d20_0 .net "sum", 0 0, L_0x55a1f3af26a0;  1 drivers
S_0x55a1f35a6150 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f35b2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af2ee0 .functor XOR 1, L_0x55a1f3af34b0, L_0x55a1f3af35e0, C4<0>, C4<0>;
L_0x55a1f3af2f50 .functor XOR 1, L_0x55a1f3af2ee0, L_0x55a1f3af3760, C4<0>, C4<0>;
L_0x55a1f3af3010 .functor AND 1, L_0x55a1f3af34b0, L_0x55a1f3af35e0, C4<1>, C4<1>;
L_0x55a1f3af3120 .functor AND 1, L_0x55a1f3af34b0, L_0x55a1f3af3760, C4<1>, C4<1>;
L_0x55a1f3af31e0 .functor OR 1, L_0x55a1f3af3010, L_0x55a1f3af3120, C4<0>, C4<0>;
L_0x55a1f3af32f0 .functor AND 1, L_0x55a1f3af3760, L_0x55a1f3af35e0, C4<1>, C4<1>;
L_0x55a1f3af33a0 .functor OR 1, L_0x55a1f3af31e0, L_0x55a1f3af32f0, C4<0>, C4<0>;
v0x55a1f35a1e50_0 .net *"_s0", 0 0, L_0x55a1f3af2ee0;  1 drivers
v0x55a1f35a3200_0 .net *"_s10", 0 0, L_0x55a1f3af32f0;  1 drivers
v0x55a1f35a32e0_0 .net *"_s4", 0 0, L_0x55a1f3af3010;  1 drivers
v0x55a1f359ee80_0 .net *"_s6", 0 0, L_0x55a1f3af3120;  1 drivers
v0x55a1f359ef60_0 .net *"_s8", 0 0, L_0x55a1f3af31e0;  1 drivers
v0x55a1f35a02b0_0 .net "a", 0 0, L_0x55a1f3af34b0;  1 drivers
v0x55a1f35a0370_0 .net "b", 0 0, L_0x55a1f3af35e0;  1 drivers
v0x55a1f359bf70_0 .net "ca", 0 0, L_0x55a1f3af33a0;  1 drivers
v0x55a1f359c010_0 .net "cin", 0 0, L_0x55a1f3af3760;  1 drivers
v0x55a1f359d3b0_0 .net "sum", 0 0, L_0x55a1f3af2f50;  1 drivers
S_0x55a1f3591840 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f35b2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af3890 .functor XOR 1, L_0x55a1f3af3d30, L_0x55a1f3af3ef0, C4<0>, C4<0>;
L_0x55a1f3af3900 .functor XOR 1, L_0x55a1f3af3890, L_0x55a1f3af40b0, C4<0>, C4<0>;
L_0x55a1f3af3970 .functor AND 1, L_0x55a1f3af3d30, L_0x55a1f3af3ef0, C4<1>, C4<1>;
L_0x55a1f3af39e0 .functor AND 1, L_0x55a1f3af3d30, L_0x55a1f3af40b0, C4<1>, C4<1>;
L_0x55a1f3af3aa0 .functor OR 1, L_0x55a1f3af3970, L_0x55a1f3af39e0, C4<0>, C4<0>;
L_0x55a1f3af3bb0 .functor AND 1, L_0x55a1f3af40b0, L_0x55a1f3af3ef0, C4<1>, C4<1>;
L_0x55a1f3af3c20 .functor OR 1, L_0x55a1f3af3aa0, L_0x55a1f3af3bb0, C4<0>, C4<0>;
v0x55a1f359a350_0 .net *"_s0", 0 0, L_0x55a1f3af3890;  1 drivers
v0x55a1f3599ef0_0 .net *"_s10", 0 0, L_0x55a1f3af3bb0;  1 drivers
v0x55a1f3599fd0_0 .net *"_s4", 0 0, L_0x55a1f3af3970;  1 drivers
v0x55a1f3591420_0 .net *"_s6", 0 0, L_0x55a1f3af39e0;  1 drivers
v0x55a1f3591500_0 .net *"_s8", 0 0, L_0x55a1f3af3aa0;  1 drivers
v0x55a1f35973f0_0 .net "a", 0 0, L_0x55a1f3af3d30;  1 drivers
v0x55a1f3596fa0_0 .net "b", 0 0, L_0x55a1f3af3ef0;  1 drivers
v0x55a1f3597060_0 .net "ca", 0 0, L_0x55a1f3af3c20;  1 drivers
v0x55a1f3594430_0 .net "cin", 0 0, L_0x55a1f3af40b0;  1 drivers
v0x55a1f3594050_0 .net "sum", 0 0, L_0x55a1f3af3900;  1 drivers
S_0x55a1f3595480 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f35c86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f357c200_0 .net "a", 3 0, L_0x55a1f3af6fb0;  1 drivers
v0x55a1f357c300_0 .net "b", 3 0, L_0x55a1f3af7050;  1 drivers
v0x55a1f3579690_0 .net "ca", 3 0, L_0x55a1f3af6e40;  1 drivers
v0x55a1f3579750_0 .net "cin", 3 0, L_0x55a1f3af7140;  1 drivers
v0x55a1f35792b0_0 .net "sum", 3 0, L_0x55a1f3af6da0;  1 drivers
L_0x55a1f3af4d60 .part L_0x55a1f3af6fb0, 0, 1;
L_0x55a1f3af4e90 .part L_0x55a1f3af7050, 0, 1;
L_0x55a1f3af4fc0 .part L_0x55a1f3af7140, 0, 1;
L_0x55a1f3af55d0 .part L_0x55a1f3af6fb0, 1, 1;
L_0x55a1f3af5700 .part L_0x55a1f3af7050, 1, 1;
L_0x55a1f3af5830 .part L_0x55a1f3af7140, 1, 1;
L_0x55a1f3af5f70 .part L_0x55a1f3af6fb0, 2, 1;
L_0x55a1f3af60a0 .part L_0x55a1f3af7050, 2, 1;
L_0x55a1f3af6220 .part L_0x55a1f3af7140, 2, 1;
L_0x55a1f3af67f0 .part L_0x55a1f3af6fb0, 3, 1;
L_0x55a1f3af69b0 .part L_0x55a1f3af7050, 3, 1;
L_0x55a1f3af6b70 .part L_0x55a1f3af7140, 3, 1;
L_0x55a1f3af6da0 .concat8 [ 1 1 1 1], L_0x55a1f3af4800, L_0x55a1f3af5160, L_0x55a1f3af5a10, L_0x55a1f3af63c0;
L_0x55a1f3af6e40 .concat8 [ 1 1 1 1], L_0x55a1f3af4c50, L_0x55a1f3af54c0, L_0x55a1f3af5e60, L_0x55a1f3af66e0;
S_0x55a1f3592530 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3595480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af4270 .functor XOR 1, L_0x55a1f3af4d60, L_0x55a1f3af4e90, C4<0>, C4<0>;
L_0x55a1f3af4800 .functor XOR 1, L_0x55a1f3af4270, L_0x55a1f3af4fc0, C4<0>, C4<0>;
L_0x55a1f3af48c0 .functor AND 1, L_0x55a1f3af4d60, L_0x55a1f3af4e90, C4<1>, C4<1>;
L_0x55a1f3af49d0 .functor AND 1, L_0x55a1f3af4d60, L_0x55a1f3af4fc0, C4<1>, C4<1>;
L_0x55a1f3af4a90 .functor OR 1, L_0x55a1f3af48c0, L_0x55a1f3af49d0, C4<0>, C4<0>;
L_0x55a1f3af4ba0 .functor AND 1, L_0x55a1f3af4fc0, L_0x55a1f3af4e90, C4<1>, C4<1>;
L_0x55a1f3af4c50 .functor OR 1, L_0x55a1f3af4a90, L_0x55a1f3af4ba0, C4<0>, C4<0>;
v0x55a1f3593960_0 .net *"_s0", 0 0, L_0x55a1f3af4270;  1 drivers
v0x55a1f3593a00_0 .net *"_s10", 0 0, L_0x55a1f3af4ba0;  1 drivers
v0x55a1f358f620_0 .net *"_s4", 0 0, L_0x55a1f3af48c0;  1 drivers
v0x55a1f358f710_0 .net *"_s6", 0 0, L_0x55a1f3af49d0;  1 drivers
v0x55a1f35909b0_0 .net *"_s8", 0 0, L_0x55a1f3af4a90;  1 drivers
v0x55a1f3584e00_0 .net "a", 0 0, L_0x55a1f3af4d60;  1 drivers
v0x55a1f3584ec0_0 .net "b", 0 0, L_0x55a1f3af4e90;  1 drivers
v0x55a1f358d890_0 .net "ca", 0 0, L_0x55a1f3af4c50;  1 drivers
v0x55a1f358d930_0 .net "cin", 0 0, L_0x55a1f3af4fc0;  1 drivers
v0x55a1f358d560_0 .net "sum", 0 0, L_0x55a1f3af4800;  1 drivers
S_0x55a1f35849e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3595480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af50f0 .functor XOR 1, L_0x55a1f3af55d0, L_0x55a1f3af5700, C4<0>, C4<0>;
L_0x55a1f3af5160 .functor XOR 1, L_0x55a1f3af50f0, L_0x55a1f3af5830, C4<0>, C4<0>;
L_0x55a1f3af51d0 .functor AND 1, L_0x55a1f3af55d0, L_0x55a1f3af5700, C4<1>, C4<1>;
L_0x55a1f3af5240 .functor AND 1, L_0x55a1f3af55d0, L_0x55a1f3af5830, C4<1>, C4<1>;
L_0x55a1f3af5300 .functor OR 1, L_0x55a1f3af51d0, L_0x55a1f3af5240, C4<0>, C4<0>;
L_0x55a1f3af5410 .functor AND 1, L_0x55a1f3af5830, L_0x55a1f3af5700, C4<1>, C4<1>;
L_0x55a1f3af54c0 .functor OR 1, L_0x55a1f3af5300, L_0x55a1f3af5410, C4<0>, C4<0>;
v0x55a1f358a9c0_0 .net *"_s0", 0 0, L_0x55a1f3af50f0;  1 drivers
v0x55a1f358a560_0 .net *"_s10", 0 0, L_0x55a1f3af5410;  1 drivers
v0x55a1f358a640_0 .net *"_s4", 0 0, L_0x55a1f3af51d0;  1 drivers
v0x55a1f35879f0_0 .net *"_s6", 0 0, L_0x55a1f3af5240;  1 drivers
v0x55a1f3587ad0_0 .net *"_s8", 0 0, L_0x55a1f3af5300;  1 drivers
v0x55a1f3587610_0 .net "a", 0 0, L_0x55a1f3af55d0;  1 drivers
v0x55a1f35876d0_0 .net "b", 0 0, L_0x55a1f3af5700;  1 drivers
v0x55a1f3584660_0 .net "ca", 0 0, L_0x55a1f3af54c0;  1 drivers
v0x55a1f3584700_0 .net "cin", 0 0, L_0x55a1f3af5830;  1 drivers
v0x55a1f358ba40_0 .net "sum", 0 0, L_0x55a1f3af5160;  1 drivers
S_0x55a1f358cdc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3595480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af59a0 .functor XOR 1, L_0x55a1f3af5f70, L_0x55a1f3af60a0, C4<0>, C4<0>;
L_0x55a1f3af5a10 .functor XOR 1, L_0x55a1f3af59a0, L_0x55a1f3af6220, C4<0>, C4<0>;
L_0x55a1f3af5ad0 .functor AND 1, L_0x55a1f3af5f70, L_0x55a1f3af60a0, C4<1>, C4<1>;
L_0x55a1f3af5be0 .functor AND 1, L_0x55a1f3af5f70, L_0x55a1f3af6220, C4<1>, C4<1>;
L_0x55a1f3af5ca0 .functor OR 1, L_0x55a1f3af5ad0, L_0x55a1f3af5be0, C4<0>, C4<0>;
L_0x55a1f3af5db0 .functor AND 1, L_0x55a1f3af6220, L_0x55a1f3af60a0, C4<1>, C4<1>;
L_0x55a1f3af5e60 .functor OR 1, L_0x55a1f3af5ca0, L_0x55a1f3af5db0, C4<0>, C4<0>;
v0x55a1f3588af0_0 .net *"_s0", 0 0, L_0x55a1f3af59a0;  1 drivers
v0x55a1f3589e70_0 .net *"_s10", 0 0, L_0x55a1f3af5db0;  1 drivers
v0x55a1f3589f50_0 .net *"_s4", 0 0, L_0x55a1f3af5ad0;  1 drivers
v0x55a1f3585af0_0 .net *"_s6", 0 0, L_0x55a1f3af5be0;  1 drivers
v0x55a1f3585bd0_0 .net *"_s8", 0 0, L_0x55a1f3af5ca0;  1 drivers
v0x55a1f3586f90_0 .net "a", 0 0, L_0x55a1f3af5f70;  1 drivers
v0x55a1f3582b40_0 .net "b", 0 0, L_0x55a1f3af60a0;  1 drivers
v0x55a1f3582c00_0 .net "ca", 0 0, L_0x55a1f3af5e60;  1 drivers
v0x55a1f3583f70_0 .net "cin", 0 0, L_0x55a1f3af6220;  1 drivers
v0x55a1f35813e0_0 .net "sum", 0 0, L_0x55a1f3af5a10;  1 drivers
S_0x55a1f3573f20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3595480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af6350 .functor XOR 1, L_0x55a1f3af67f0, L_0x55a1f3af69b0, C4<0>, C4<0>;
L_0x55a1f3af63c0 .functor XOR 1, L_0x55a1f3af6350, L_0x55a1f3af6b70, C4<0>, C4<0>;
L_0x55a1f3af6430 .functor AND 1, L_0x55a1f3af67f0, L_0x55a1f3af69b0, C4<1>, C4<1>;
L_0x55a1f3af64a0 .functor AND 1, L_0x55a1f3af67f0, L_0x55a1f3af6b70, C4<1>, C4<1>;
L_0x55a1f3af6560 .functor OR 1, L_0x55a1f3af6430, L_0x55a1f3af64a0, C4<0>, C4<0>;
L_0x55a1f3af6670 .functor AND 1, L_0x55a1f3af6b70, L_0x55a1f3af69b0, C4<1>, C4<1>;
L_0x55a1f3af66e0 .functor OR 1, L_0x55a1f3af6560, L_0x55a1f3af6670, C4<0>, C4<0>;
v0x55a1f3567650_0 .net *"_s0", 0 0, L_0x55a1f3af6350;  1 drivers
v0x55a1f3576aa0_0 .net *"_s10", 0 0, L_0x55a1f3af6670;  1 drivers
v0x55a1f3576b80_0 .net *"_s4", 0 0, L_0x55a1f3af6430;  1 drivers
v0x55a1f357f530_0 .net *"_s6", 0 0, L_0x55a1f3af64a0;  1 drivers
v0x55a1f357f610_0 .net *"_s8", 0 0, L_0x55a1f3af6560;  1 drivers
v0x55a1f357f150_0 .net "a", 0 0, L_0x55a1f3af67f0;  1 drivers
v0x55a1f357f210_0 .net "b", 0 0, L_0x55a1f3af69b0;  1 drivers
v0x55a1f3576680_0 .net "ca", 0 0, L_0x55a1f3af66e0;  1 drivers
v0x55a1f3576720_0 .net "cin", 0 0, L_0x55a1f3af6b70;  1 drivers
v0x55a1f357c690_0 .net "sum", 0 0, L_0x55a1f3af63c0;  1 drivers
S_0x55a1f3576300 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f35c86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35603f0_0 .net "a", 3 0, L_0x55a1f3af9950;  1 drivers
v0x55a1f35604f0_0 .net "b", 3 0, L_0x55a1f3af9a80;  1 drivers
v0x55a1f3560010_0 .net "ca", 3 0, L_0x55a1f3af97e0;  1 drivers
v0x55a1f35600d0_0 .net "cin", 3 0, L_0x55a1f3af9bb0;  1 drivers
v0x55a1f355d060_0 .net "sum", 3 0, L_0x55a1f3af9740;  1 drivers
L_0x55a1f3af7700 .part L_0x55a1f3af9950, 0, 1;
L_0x55a1f3af7830 .part L_0x55a1f3af9a80, 0, 1;
L_0x55a1f3af7960 .part L_0x55a1f3af9bb0, 0, 1;
L_0x55a1f3af7f70 .part L_0x55a1f3af9950, 1, 1;
L_0x55a1f3af80a0 .part L_0x55a1f3af9a80, 1, 1;
L_0x55a1f3af81d0 .part L_0x55a1f3af9bb0, 1, 1;
L_0x55a1f3af8910 .part L_0x55a1f3af9950, 2, 1;
L_0x55a1f3af8a40 .part L_0x55a1f3af9a80, 2, 1;
L_0x55a1f3af8bc0 .part L_0x55a1f3af9bb0, 2, 1;
L_0x55a1f3af9190 .part L_0x55a1f3af9950, 3, 1;
L_0x55a1f3af9350 .part L_0x55a1f3af9a80, 3, 1;
L_0x55a1f3af9510 .part L_0x55a1f3af9bb0, 3, 1;
L_0x55a1f3af9740 .concat8 [ 1 1 1 1], L_0x55a1f3af71e0, L_0x55a1f3af7b00, L_0x55a1f3af83b0, L_0x55a1f3af8d60;
L_0x55a1f3af97e0 .concat8 [ 1 1 1 1], L_0x55a1f3af75f0, L_0x55a1f3af7e60, L_0x55a1f3af8800, L_0x55a1f3af9080;
S_0x55a1f357ea60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3576300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af6d30 .functor XOR 1, L_0x55a1f3af7700, L_0x55a1f3af7830, C4<0>, C4<0>;
L_0x55a1f3af71e0 .functor XOR 1, L_0x55a1f3af6d30, L_0x55a1f3af7960, C4<0>, C4<0>;
L_0x55a1f3af72a0 .functor AND 1, L_0x55a1f3af7700, L_0x55a1f3af7830, C4<1>, C4<1>;
L_0x55a1f3af73b0 .functor AND 1, L_0x55a1f3af7700, L_0x55a1f3af7960, C4<1>, C4<1>;
L_0x55a1f3af7470 .functor OR 1, L_0x55a1f3af72a0, L_0x55a1f3af73b0, C4<0>, C4<0>;
L_0x55a1f3af7580 .functor AND 1, L_0x55a1f3af7960, L_0x55a1f3af7830, C4<1>, C4<1>;
L_0x55a1f3af75f0 .functor OR 1, L_0x55a1f3af7470, L_0x55a1f3af7580, C4<0>, C4<0>;
v0x55a1f357a760_0 .net *"_s0", 0 0, L_0x55a1f3af6d30;  1 drivers
v0x55a1f357bb10_0 .net *"_s10", 0 0, L_0x55a1f3af7580;  1 drivers
v0x55a1f357bbf0_0 .net *"_s4", 0 0, L_0x55a1f3af72a0;  1 drivers
v0x55a1f3577790_0 .net *"_s6", 0 0, L_0x55a1f3af73b0;  1 drivers
v0x55a1f3577870_0 .net *"_s8", 0 0, L_0x55a1f3af7470;  1 drivers
v0x55a1f3578bc0_0 .net "a", 0 0, L_0x55a1f3af7700;  1 drivers
v0x55a1f3578c60_0 .net "b", 0 0, L_0x55a1f3af7830;  1 drivers
v0x55a1f3574880_0 .net "ca", 0 0, L_0x55a1f3af75f0;  1 drivers
v0x55a1f3574940_0 .net "cin", 0 0, L_0x55a1f3af7960;  1 drivers
v0x55a1f3575cc0_0 .net "sum", 0 0, L_0x55a1f3af71e0;  1 drivers
S_0x55a1f356a170 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3576300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af7a90 .functor XOR 1, L_0x55a1f3af7f70, L_0x55a1f3af80a0, C4<0>, C4<0>;
L_0x55a1f3af7b00 .functor XOR 1, L_0x55a1f3af7a90, L_0x55a1f3af81d0, C4<0>, C4<0>;
L_0x55a1f3af7b70 .functor AND 1, L_0x55a1f3af7f70, L_0x55a1f3af80a0, C4<1>, C4<1>;
L_0x55a1f3af7be0 .functor AND 1, L_0x55a1f3af7f70, L_0x55a1f3af81d0, C4<1>, C4<1>;
L_0x55a1f3af7ca0 .functor OR 1, L_0x55a1f3af7b70, L_0x55a1f3af7be0, C4<0>, C4<0>;
L_0x55a1f3af7db0 .functor AND 1, L_0x55a1f3af81d0, L_0x55a1f3af80a0, C4<1>, C4<1>;
L_0x55a1f3af7e60 .functor OR 1, L_0x55a1f3af7ca0, L_0x55a1f3af7db0, C4<0>, C4<0>;
v0x55a1f3572c80_0 .net *"_s0", 0 0, L_0x55a1f3af7a90;  1 drivers
v0x55a1f3572800_0 .net *"_s10", 0 0, L_0x55a1f3af7db0;  1 drivers
v0x55a1f35728c0_0 .net *"_s4", 0 0, L_0x55a1f3af7b70;  1 drivers
v0x55a1f3569d50_0 .net *"_s6", 0 0, L_0x55a1f3af7be0;  1 drivers
v0x55a1f3569e30_0 .net *"_s8", 0 0, L_0x55a1f3af7ca0;  1 drivers
v0x55a1f356fd20_0 .net "a", 0 0, L_0x55a1f3af7f70;  1 drivers
v0x55a1f356f8b0_0 .net "b", 0 0, L_0x55a1f3af80a0;  1 drivers
v0x55a1f356f970_0 .net "ca", 0 0, L_0x55a1f3af7e60;  1 drivers
v0x55a1f356cd40_0 .net "cin", 0 0, L_0x55a1f3af81d0;  1 drivers
v0x55a1f356c960_0 .net "sum", 0 0, L_0x55a1f3af7b00;  1 drivers
S_0x55a1f35699b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3576300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af8340 .functor XOR 1, L_0x55a1f3af8910, L_0x55a1f3af8a40, C4<0>, C4<0>;
L_0x55a1f3af83b0 .functor XOR 1, L_0x55a1f3af8340, L_0x55a1f3af8bc0, C4<0>, C4<0>;
L_0x55a1f3af8470 .functor AND 1, L_0x55a1f3af8910, L_0x55a1f3af8a40, C4<1>, C4<1>;
L_0x55a1f3af8580 .functor AND 1, L_0x55a1f3af8910, L_0x55a1f3af8bc0, C4<1>, C4<1>;
L_0x55a1f3af8640 .functor OR 1, L_0x55a1f3af8470, L_0x55a1f3af8580, C4<0>, C4<0>;
L_0x55a1f3af8750 .functor AND 1, L_0x55a1f3af8bc0, L_0x55a1f3af8a40, C4<1>, C4<1>;
L_0x55a1f3af8800 .functor OR 1, L_0x55a1f3af8640, L_0x55a1f3af8750, C4<0>, C4<0>;
v0x55a1f3570d60_0 .net *"_s0", 0 0, L_0x55a1f3af8340;  1 drivers
v0x55a1f3572110_0 .net *"_s10", 0 0, L_0x55a1f3af8750;  1 drivers
v0x55a1f35721f0_0 .net *"_s4", 0 0, L_0x55a1f3af8470;  1 drivers
v0x55a1f356dd90_0 .net *"_s6", 0 0, L_0x55a1f3af8580;  1 drivers
v0x55a1f356de70_0 .net *"_s8", 0 0, L_0x55a1f3af8640;  1 drivers
v0x55a1f356f1c0_0 .net "a", 0 0, L_0x55a1f3af8910;  1 drivers
v0x55a1f356f280_0 .net "b", 0 0, L_0x55a1f3af8a40;  1 drivers
v0x55a1f356ae40_0 .net "ca", 0 0, L_0x55a1f3af8800;  1 drivers
v0x55a1f356aee0_0 .net "cin", 0 0, L_0x55a1f3af8bc0;  1 drivers
v0x55a1f356c320_0 .net "sum", 0 0, L_0x55a1f3af83b0;  1 drivers
S_0x55a1f3567f30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3576300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af8cf0 .functor XOR 1, L_0x55a1f3af9190, L_0x55a1f3af9350, C4<0>, C4<0>;
L_0x55a1f3af8d60 .functor XOR 1, L_0x55a1f3af8cf0, L_0x55a1f3af9510, C4<0>, C4<0>;
L_0x55a1f3af8dd0 .functor AND 1, L_0x55a1f3af9190, L_0x55a1f3af9350, C4<1>, C4<1>;
L_0x55a1f3af8e40 .functor AND 1, L_0x55a1f3af9190, L_0x55a1f3af9510, C4<1>, C4<1>;
L_0x55a1f3af8f00 .functor OR 1, L_0x55a1f3af8dd0, L_0x55a1f3af8e40, C4<0>, C4<0>;
L_0x55a1f3af9010 .functor AND 1, L_0x55a1f3af9510, L_0x55a1f3af9350, C4<1>, C4<1>;
L_0x55a1f3af9080 .functor OR 1, L_0x55a1f3af8f00, L_0x55a1f3af9010, C4<0>, C4<0>;
v0x55a1f3569340_0 .net *"_s0", 0 0, L_0x55a1f3af8cf0;  1 drivers
v0x55a1f355d800_0 .net *"_s10", 0 0, L_0x55a1f3af9010;  1 drivers
v0x55a1f355d8e0_0 .net *"_s4", 0 0, L_0x55a1f3af8dd0;  1 drivers
v0x55a1f3566290_0 .net *"_s6", 0 0, L_0x55a1f3af8e40;  1 drivers
v0x55a1f3566370_0 .net *"_s8", 0 0, L_0x55a1f3af8f00;  1 drivers
v0x55a1f3565f20_0 .net "a", 0 0, L_0x55a1f3af9190;  1 drivers
v0x55a1f355d3e0_0 .net "b", 0 0, L_0x55a1f3af9350;  1 drivers
v0x55a1f355d4a0_0 .net "ca", 0 0, L_0x55a1f3af9080;  1 drivers
v0x55a1f3563340_0 .net "cin", 0 0, L_0x55a1f3af9510;  1 drivers
v0x55a1f3562f60_0 .net "sum", 0 0, L_0x55a1f3af8d60;  1 drivers
S_0x55a1f35509a0 .scope module, "a_4" "three_fam" 10 57, 17 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55a1f226dfe0_0 .net "c", 259 0, L_0x55a1f3b80a50;  1 drivers
v0x55a1f226f370_0 .net "ca", 194 0, L_0x55a1f3b80820;  1 drivers
v0x55a1f226f410_0 .net "s", 324 0, L_0x55a1f3b80960;  1 drivers
v0x55a1f226aff0_0 .net "sum", 194 0, L_0x55a1f3b80730;  1 drivers
L_0x55a1f3b27740 .part L_0x55a1f3b80960, 0, 65;
L_0x55a1f3b277e0 .part L_0x55a1f3b80960, 65, 65;
L_0x55a1f3b278d0 .part L_0x55a1f3b80a50, 0, 65;
L_0x55a1f3b53bd0 .part L_0x55a1f3b80a50, 65, 65;
L_0x55a1f3b53cc0 .part L_0x55a1f3b80960, 130, 65;
L_0x55a1f3b53d60 .part L_0x55a1f3b80a50, 130, 65;
L_0x55a1f3b803e0 .part L_0x55a1f3b80960, 195, 65;
L_0x55a1f3b80510 .part L_0x55a1f3b80960, 260, 65;
L_0x55a1f3b80600 .part L_0x55a1f3b80a50, 195, 65;
L_0x55a1f3b80730 .concat8 [ 65 65 65 0], L_0x55a1f3b273d0, L_0x55a1f3b53860, L_0x55a1f3b80070;
L_0x55a1f3b80820 .concat8 [ 65 65 65 0], L_0x55a1f3b27560, L_0x55a1f3b539f0, L_0x55a1f3b80200;
S_0x55a1f3556900 .scope module, "a_0" "sixtyBitAdder" 17 10, 12 3 0, S_0x55a1f35509a0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f33ab3e0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1720;  1 drivers
L_0x7fcc609e1768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f33ab4e0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1768;  1 drivers
v0x55a1f33a2930_0 .net "a", 64 0, L_0x55a1f3b27740;  1 drivers
v0x55a1f33a2a10_0 .net "b", 64 0, L_0x55a1f3b277e0;  1 drivers
v0x55a1f33a88b0_0 .net "ca", 64 0, L_0x55a1f3b27560;  1 drivers
v0x55a1f33a8490_0 .net "cin", 64 0, L_0x55a1f3b278d0;  1 drivers
v0x55a1f33a8570_0 .net "sum", 64 0, L_0x55a1f3b273d0;  1 drivers
L_0x55a1f3b10fc0 .part L_0x55a1f3b27740, 0, 32;
L_0x55a1f3b11060 .part L_0x55a1f3b277e0, 0, 32;
L_0x55a1f3b11100 .part L_0x55a1f3b278d0, 0, 32;
L_0x55a1f3b27100 .part L_0x55a1f3b27740, 32, 32;
L_0x55a1f3b271f0 .part L_0x55a1f3b277e0, 32, 32;
L_0x55a1f3b272e0 .part L_0x55a1f3b278d0, 32, 32;
L_0x55a1f3b273d0 .concat8 [ 32 32 1 0], L_0x55a1f3b10cf0, L_0x55a1f3b26e30, L_0x7fcc609e1768;
L_0x55a1f3b27560 .concat8 [ 1 32 32 0], L_0x7fcc609e1720, L_0x55a1f3b10e30, L_0x55a1f3b26f70;
S_0x55a1f35539b0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f3556900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f34880b0_0 .net "a", 31 0, L_0x55a1f3b10fc0;  1 drivers
v0x55a1f3483cf0_0 .net "b", 31 0, L_0x55a1f3b11060;  1 drivers
v0x55a1f3483dd0_0 .net "ca", 31 0, L_0x55a1f3b10e30;  1 drivers
v0x55a1f3485120_0 .net "cin", 31 0, L_0x55a1f3b11100;  1 drivers
v0x55a1f3485200_0 .net "sum", 31 0, L_0x55a1f3b10cf0;  1 drivers
L_0x55a1f3b05dd0 .part L_0x55a1f3b10fc0, 0, 16;
L_0x55a1f3b05e70 .part L_0x55a1f3b11060, 0, 16;
L_0x55a1f3b05f10 .part L_0x55a1f3b11100, 0, 16;
L_0x55a1f3b109e0 .part L_0x55a1f3b10fc0, 16, 16;
L_0x55a1f3b10ad0 .part L_0x55a1f3b11060, 16, 16;
L_0x55a1f3b10bc0 .part L_0x55a1f3b11100, 16, 16;
L_0x55a1f3b10cf0 .concat8 [ 16 16 0 0], L_0x55a1f3b05ad0, L_0x55a1f3b106e0;
L_0x55a1f3b10e30 .concat8 [ 16 16 0 0], L_0x55a1f3b05b70, L_0x55a1f3b10780;
S_0x55a1f35535d0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f35539b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f34e9f20_0 .net "a", 15 0, L_0x55a1f3b05dd0;  1 drivers
v0x55a1f34ea000_0 .net "b", 15 0, L_0x55a1f3b05e70;  1 drivers
v0x55a1f34e9b60_0 .net "ca", 15 0, L_0x55a1f3b05b70;  1 drivers
v0x55a1f34e9c20_0 .net "cin", 15 0, L_0x55a1f3b05f10;  1 drivers
v0x55a1f34e6bb0_0 .net "sum", 15 0, L_0x55a1f3b05ad0;  1 drivers
L_0x55a1f3afd9b0 .part L_0x55a1f3b05dd0, 0, 4;
L_0x55a1f3afda50 .part L_0x55a1f3b05e70, 0, 4;
L_0x55a1f3afdaf0 .part L_0x55a1f3b05f10, 0, 4;
L_0x55a1f3b00340 .part L_0x55a1f3b05dd0, 4, 4;
L_0x55a1f3b00430 .part L_0x55a1f3b05e70, 4, 4;
L_0x55a1f3b00520 .part L_0x55a1f3b05f10, 4, 4;
L_0x55a1f3b02e00 .part L_0x55a1f3b05dd0, 8, 4;
L_0x55a1f3b02ea0 .part L_0x55a1f3b05e70, 8, 4;
L_0x55a1f3b02f90 .part L_0x55a1f3b05f10, 8, 4;
L_0x55a1f3b056d0 .part L_0x55a1f3b05dd0, 12, 4;
L_0x55a1f3b05800 .part L_0x55a1f3b05e70, 12, 4;
L_0x55a1f3b05930 .part L_0x55a1f3b05f10, 12, 4;
L_0x55a1f3b05ad0 .concat8 [ 4 4 4 4], L_0x55a1f3afd7a0, L_0x55a1f3b00130, L_0x55a1f3b02bf0, L_0x55a1f3b054c0;
L_0x55a1f3b05b70 .concat8 [ 4 4 4 4], L_0x55a1f3afd840, L_0x55a1f3b001d0, L_0x55a1f3b02c90, L_0x55a1f3b05560;
S_0x55a1f3557950 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f35535d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3536af0_0 .net "a", 3 0, L_0x55a1f3afd9b0;  1 drivers
v0x55a1f3536bf0_0 .net "b", 3 0, L_0x55a1f3afda50;  1 drivers
v0x55a1f353ca50_0 .net "ca", 3 0, L_0x55a1f3afd840;  1 drivers
v0x55a1f353cb10_0 .net "cin", 3 0, L_0x55a1f3afdaf0;  1 drivers
v0x55a1f353c670_0 .net "sum", 3 0, L_0x55a1f3afd7a0;  1 drivers
L_0x55a1f3afb760 .part L_0x55a1f3afd9b0, 0, 1;
L_0x55a1f3afb890 .part L_0x55a1f3afda50, 0, 1;
L_0x55a1f3afb9c0 .part L_0x55a1f3afdaf0, 0, 1;
L_0x55a1f3afbfd0 .part L_0x55a1f3afd9b0, 1, 1;
L_0x55a1f3afc100 .part L_0x55a1f3afda50, 1, 1;
L_0x55a1f3afc230 .part L_0x55a1f3afdaf0, 1, 1;
L_0x55a1f3afc970 .part L_0x55a1f3afd9b0, 2, 1;
L_0x55a1f3afcaa0 .part L_0x55a1f3afda50, 2, 1;
L_0x55a1f3afcc20 .part L_0x55a1f3afdaf0, 2, 1;
L_0x55a1f3afd1f0 .part L_0x55a1f3afd9b0, 3, 1;
L_0x55a1f3afd3b0 .part L_0x55a1f3afda50, 3, 1;
L_0x55a1f3afd570 .part L_0x55a1f3afdaf0, 3, 1;
L_0x55a1f3afd7a0 .concat8 [ 1 1 1 1], L_0x55a1f3af96d0, L_0x55a1f3afbb60, L_0x55a1f3afc410, L_0x55a1f3afcdc0;
L_0x55a1f3afd840 .concat8 [ 1 1 1 1], L_0x55a1f3afb650, L_0x55a1f3afbec0, L_0x55a1f3afc860, L_0x55a1f3afd0e0;
S_0x55a1f3554a00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3557950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3af9ce0 .functor XOR 1, L_0x55a1f3afb760, L_0x55a1f3afb890, C4<0>, C4<0>;
L_0x55a1f3af96d0 .functor XOR 1, L_0x55a1f3af9ce0, L_0x55a1f3afb9c0, C4<0>, C4<0>;
L_0x55a1f3afb300 .functor AND 1, L_0x55a1f3afb760, L_0x55a1f3afb890, C4<1>, C4<1>;
L_0x55a1f3afb410 .functor AND 1, L_0x55a1f3afb760, L_0x55a1f3afb9c0, C4<1>, C4<1>;
L_0x55a1f3afb4d0 .functor OR 1, L_0x55a1f3afb300, L_0x55a1f3afb410, C4<0>, C4<0>;
L_0x55a1f3afb5e0 .functor AND 1, L_0x55a1f3afb9c0, L_0x55a1f3afb890, C4<1>, C4<1>;
L_0x55a1f3afb650 .functor OR 1, L_0x55a1f3afb4d0, L_0x55a1f3afb5e0, C4<0>, C4<0>;
v0x55a1f3555e30_0 .net *"_s0", 0 0, L_0x55a1f3af9ce0;  1 drivers
v0x55a1f3555ed0_0 .net *"_s10", 0 0, L_0x55a1f3afb5e0;  1 drivers
v0x55a1f3551ab0_0 .net *"_s4", 0 0, L_0x55a1f3afb300;  1 drivers
v0x55a1f3551b80_0 .net *"_s6", 0 0, L_0x55a1f3afb410;  1 drivers
v0x55a1f3552ee0_0 .net *"_s8", 0 0, L_0x55a1f3afb4d0;  1 drivers
v0x55a1f3552fc0_0 .net "a", 0 0, L_0x55a1f3afb760;  1 drivers
v0x55a1f354eba0_0 .net "b", 0 0, L_0x55a1f3afb890;  1 drivers
v0x55a1f354ec60_0 .net "ca", 0 0, L_0x55a1f3afb650;  1 drivers
v0x55a1f354ff30_0 .net "cin", 0 0, L_0x55a1f3afb9c0;  1 drivers
v0x55a1f354d630_0 .net "sum", 0 0, L_0x55a1f3af96d0;  1 drivers
S_0x55a1f3540ce0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3557950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3afbaf0 .functor XOR 1, L_0x55a1f3afbfd0, L_0x55a1f3afc100, C4<0>, C4<0>;
L_0x55a1f3afbb60 .functor XOR 1, L_0x55a1f3afbaf0, L_0x55a1f3afc230, C4<0>, C4<0>;
L_0x55a1f3afbbd0 .functor AND 1, L_0x55a1f3afbfd0, L_0x55a1f3afc100, C4<1>, C4<1>;
L_0x55a1f3afbc40 .functor AND 1, L_0x55a1f3afbfd0, L_0x55a1f3afc230, C4<1>, C4<1>;
L_0x55a1f3afbd00 .functor OR 1, L_0x55a1f3afbbd0, L_0x55a1f3afbc40, C4<0>, C4<0>;
L_0x55a1f3afbe10 .functor AND 1, L_0x55a1f3afc230, L_0x55a1f3afc100, C4<1>, C4<1>;
L_0x55a1f3afbec0 .functor OR 1, L_0x55a1f3afbd00, L_0x55a1f3afbe10, C4<0>, C4<0>;
v0x55a1f3534410_0 .net *"_s0", 0 0, L_0x55a1f3afbaf0;  1 drivers
v0x55a1f3543860_0 .net *"_s10", 0 0, L_0x55a1f3afbe10;  1 drivers
v0x55a1f3543940_0 .net *"_s4", 0 0, L_0x55a1f3afbbd0;  1 drivers
v0x55a1f354c2f0_0 .net *"_s6", 0 0, L_0x55a1f3afbc40;  1 drivers
v0x55a1f354c3d0_0 .net *"_s8", 0 0, L_0x55a1f3afbd00;  1 drivers
v0x55a1f354bf10_0 .net "a", 0 0, L_0x55a1f3afbfd0;  1 drivers
v0x55a1f354bfd0_0 .net "b", 0 0, L_0x55a1f3afc100;  1 drivers
v0x55a1f3543440_0 .net "ca", 0 0, L_0x55a1f3afbec0;  1 drivers
v0x55a1f35434e0_0 .net "cin", 0 0, L_0x55a1f3afc230;  1 drivers
v0x55a1f3549450_0 .net "sum", 0 0, L_0x55a1f3afbb60;  1 drivers
S_0x55a1f3548fc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3557950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3afc3a0 .functor XOR 1, L_0x55a1f3afc970, L_0x55a1f3afcaa0, C4<0>, C4<0>;
L_0x55a1f3afc410 .functor XOR 1, L_0x55a1f3afc3a0, L_0x55a1f3afcc20, C4<0>, C4<0>;
L_0x55a1f3afc4d0 .functor AND 1, L_0x55a1f3afc970, L_0x55a1f3afcaa0, C4<1>, C4<1>;
L_0x55a1f3afc5e0 .functor AND 1, L_0x55a1f3afc970, L_0x55a1f3afcc20, C4<1>, C4<1>;
L_0x55a1f3afc6a0 .functor OR 1, L_0x55a1f3afc4d0, L_0x55a1f3afc5e0, C4<0>, C4<0>;
L_0x55a1f3afc7b0 .functor AND 1, L_0x55a1f3afcc20, L_0x55a1f3afcaa0, C4<1>, C4<1>;
L_0x55a1f3afc860 .functor OR 1, L_0x55a1f3afc6a0, L_0x55a1f3afc7b0, C4<0>, C4<0>;
v0x55a1f3546500_0 .net *"_s0", 0 0, L_0x55a1f3afc3a0;  1 drivers
v0x55a1f3546070_0 .net *"_s10", 0 0, L_0x55a1f3afc7b0;  1 drivers
v0x55a1f3546150_0 .net *"_s4", 0 0, L_0x55a1f3afc4d0;  1 drivers
v0x55a1f35430c0_0 .net *"_s6", 0 0, L_0x55a1f3afc5e0;  1 drivers
v0x55a1f35431a0_0 .net *"_s8", 0 0, L_0x55a1f3afc6a0;  1 drivers
v0x55a1f354a460_0 .net "a", 0 0, L_0x55a1f3afc970;  1 drivers
v0x55a1f354b820_0 .net "b", 0 0, L_0x55a1f3afcaa0;  1 drivers
v0x55a1f354b8e0_0 .net "ca", 0 0, L_0x55a1f3afc860;  1 drivers
v0x55a1f35474a0_0 .net "cin", 0 0, L_0x55a1f3afcc20;  1 drivers
v0x55a1f35488d0_0 .net "sum", 0 0, L_0x55a1f3afc410;  1 drivers
S_0x55a1f3544550 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3557950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3afcd50 .functor XOR 1, L_0x55a1f3afd1f0, L_0x55a1f3afd3b0, C4<0>, C4<0>;
L_0x55a1f3afcdc0 .functor XOR 1, L_0x55a1f3afcd50, L_0x55a1f3afd570, C4<0>, C4<0>;
L_0x55a1f3afce30 .functor AND 1, L_0x55a1f3afd1f0, L_0x55a1f3afd3b0, C4<1>, C4<1>;
L_0x55a1f3afcea0 .functor AND 1, L_0x55a1f3afd1f0, L_0x55a1f3afd570, C4<1>, C4<1>;
L_0x55a1f3afcf60 .functor OR 1, L_0x55a1f3afce30, L_0x55a1f3afcea0, C4<0>, C4<0>;
L_0x55a1f3afd070 .functor AND 1, L_0x55a1f3afd570, L_0x55a1f3afd3b0, C4<1>, C4<1>;
L_0x55a1f3afd0e0 .functor OR 1, L_0x55a1f3afcf60, L_0x55a1f3afd070, C4<0>, C4<0>;
v0x55a1f3545a00_0 .net *"_s0", 0 0, L_0x55a1f3afcd50;  1 drivers
v0x55a1f3541640_0 .net *"_s10", 0 0, L_0x55a1f3afd070;  1 drivers
v0x55a1f3541720_0 .net *"_s4", 0 0, L_0x55a1f3afce30;  1 drivers
v0x55a1f35429d0_0 .net *"_s6", 0 0, L_0x55a1f3afcea0;  1 drivers
v0x55a1f3542ab0_0 .net *"_s8", 0 0, L_0x55a1f3afcf60;  1 drivers
v0x55a1f3536f10_0 .net "a", 0 0, L_0x55a1f3afd1f0;  1 drivers
v0x55a1f3536fd0_0 .net "b", 0 0, L_0x55a1f3afd3b0;  1 drivers
v0x55a1f353f9a0_0 .net "ca", 0 0, L_0x55a1f3afd0e0;  1 drivers
v0x55a1f353fa40_0 .net "cin", 0 0, L_0x55a1f3afd570;  1 drivers
v0x55a1f353f670_0 .net "sum", 0 0, L_0x55a1f3afcdc0;  1 drivers
S_0x55a1f3539b00 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f35535d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f35236c0_0 .net "a", 3 0, L_0x55a1f3b00340;  1 drivers
v0x55a1f35237c0_0 .net "b", 3 0, L_0x55a1f3b00430;  1 drivers
v0x55a1f35232e0_0 .net "ca", 3 0, L_0x55a1f3b001d0;  1 drivers
v0x55a1f35233a0_0 .net "cin", 3 0, L_0x55a1f3b00520;  1 drivers
v0x55a1f3520770_0 .net "sum", 3 0, L_0x55a1f3b00130;  1 drivers
L_0x55a1f3afe0f0 .part L_0x55a1f3b00340, 0, 1;
L_0x55a1f3afe220 .part L_0x55a1f3b00430, 0, 1;
L_0x55a1f3afe350 .part L_0x55a1f3b00520, 0, 1;
L_0x55a1f3afe960 .part L_0x55a1f3b00340, 1, 1;
L_0x55a1f3afea90 .part L_0x55a1f3b00430, 1, 1;
L_0x55a1f3afebc0 .part L_0x55a1f3b00520, 1, 1;
L_0x55a1f3aff300 .part L_0x55a1f3b00340, 2, 1;
L_0x55a1f3aff430 .part L_0x55a1f3b00430, 2, 1;
L_0x55a1f3aff5b0 .part L_0x55a1f3b00520, 2, 1;
L_0x55a1f3affb80 .part L_0x55a1f3b00340, 3, 1;
L_0x55a1f3affd40 .part L_0x55a1f3b00430, 3, 1;
L_0x55a1f3afff00 .part L_0x55a1f3b00520, 3, 1;
L_0x55a1f3b00130 .concat8 [ 1 1 1 1], L_0x55a1f3afdb90, L_0x55a1f3afe4f0, L_0x55a1f3afeda0, L_0x55a1f3aff750;
L_0x55a1f3b001d0 .concat8 [ 1 1 1 1], L_0x55a1f3afdfe0, L_0x55a1f3afe850, L_0x55a1f3aff1f0, L_0x55a1f3affa70;
S_0x55a1f3536770 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3539b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3afd730 .functor XOR 1, L_0x55a1f3afe0f0, L_0x55a1f3afe220, C4<0>, C4<0>;
L_0x55a1f3afdb90 .functor XOR 1, L_0x55a1f3afd730, L_0x55a1f3afe350, C4<0>, C4<0>;
L_0x55a1f3afdc50 .functor AND 1, L_0x55a1f3afe0f0, L_0x55a1f3afe220, C4<1>, C4<1>;
L_0x55a1f3afdd60 .functor AND 1, L_0x55a1f3afe0f0, L_0x55a1f3afe350, C4<1>, C4<1>;
L_0x55a1f3afde20 .functor OR 1, L_0x55a1f3afdc50, L_0x55a1f3afdd60, C4<0>, C4<0>;
L_0x55a1f3afdf30 .functor AND 1, L_0x55a1f3afe350, L_0x55a1f3afe220, C4<1>, C4<1>;
L_0x55a1f3afdfe0 .functor OR 1, L_0x55a1f3afde20, L_0x55a1f3afdf30, C4<0>, C4<0>;
v0x55a1f353db20_0 .net *"_s0", 0 0, L_0x55a1f3afd730;  1 drivers
v0x55a1f353eed0_0 .net *"_s10", 0 0, L_0x55a1f3afdf30;  1 drivers
v0x55a1f353efb0_0 .net *"_s4", 0 0, L_0x55a1f3afdc50;  1 drivers
v0x55a1f353ab50_0 .net *"_s6", 0 0, L_0x55a1f3afdd60;  1 drivers
v0x55a1f353ac30_0 .net *"_s8", 0 0, L_0x55a1f3afde20;  1 drivers
v0x55a1f353bf80_0 .net "a", 0 0, L_0x55a1f3afe0f0;  1 drivers
v0x55a1f353c020_0 .net "b", 0 0, L_0x55a1f3afe220;  1 drivers
v0x55a1f3537c00_0 .net "ca", 0 0, L_0x55a1f3afdfe0;  1 drivers
v0x55a1f3537cc0_0 .net "cin", 0 0, L_0x55a1f3afe350;  1 drivers
v0x55a1f35390e0_0 .net "sum", 0 0, L_0x55a1f3afdb90;  1 drivers
S_0x55a1f3534d10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3539b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3afe480 .functor XOR 1, L_0x55a1f3afe960, L_0x55a1f3afea90, C4<0>, C4<0>;
L_0x55a1f3afe4f0 .functor XOR 1, L_0x55a1f3afe480, L_0x55a1f3afebc0, C4<0>, C4<0>;
L_0x55a1f3afe560 .functor AND 1, L_0x55a1f3afe960, L_0x55a1f3afea90, C4<1>, C4<1>;
L_0x55a1f3afe5d0 .functor AND 1, L_0x55a1f3afe960, L_0x55a1f3afebc0, C4<1>, C4<1>;
L_0x55a1f3afe690 .functor OR 1, L_0x55a1f3afe560, L_0x55a1f3afe5d0, C4<0>, C4<0>;
L_0x55a1f3afe7a0 .functor AND 1, L_0x55a1f3afebc0, L_0x55a1f3afea90, C4<1>, C4<1>;
L_0x55a1f3afe850 .functor OR 1, L_0x55a1f3afe690, L_0x55a1f3afe7a0, C4<0>, C4<0>;
v0x55a1f3536120_0 .net *"_s0", 0 0, L_0x55a1f3afe480;  1 drivers
v0x55a1f352a5c0_0 .net *"_s10", 0 0, L_0x55a1f3afe7a0;  1 drivers
v0x55a1f352a680_0 .net *"_s4", 0 0, L_0x55a1f3afe560;  1 drivers
v0x55a1f3533070_0 .net *"_s6", 0 0, L_0x55a1f3afe5d0;  1 drivers
v0x55a1f3533150_0 .net *"_s8", 0 0, L_0x55a1f3afe690;  1 drivers
v0x55a1f3532d00_0 .net "a", 0 0, L_0x55a1f3afe960;  1 drivers
v0x55a1f352a1a0_0 .net "b", 0 0, L_0x55a1f3afea90;  1 drivers
v0x55a1f352a260_0 .net "ca", 0 0, L_0x55a1f3afe850;  1 drivers
v0x55a1f3530100_0 .net "cin", 0 0, L_0x55a1f3afebc0;  1 drivers
v0x55a1f352fd20_0 .net "sum", 0 0, L_0x55a1f3afe4f0;  1 drivers
S_0x55a1f352d1b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3539b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3afed30 .functor XOR 1, L_0x55a1f3aff300, L_0x55a1f3aff430, C4<0>, C4<0>;
L_0x55a1f3afeda0 .functor XOR 1, L_0x55a1f3afed30, L_0x55a1f3aff5b0, C4<0>, C4<0>;
L_0x55a1f3afee60 .functor AND 1, L_0x55a1f3aff300, L_0x55a1f3aff430, C4<1>, C4<1>;
L_0x55a1f3afef70 .functor AND 1, L_0x55a1f3aff300, L_0x55a1f3aff5b0, C4<1>, C4<1>;
L_0x55a1f3aff030 .functor OR 1, L_0x55a1f3afee60, L_0x55a1f3afef70, C4<0>, C4<0>;
L_0x55a1f3aff140 .functor AND 1, L_0x55a1f3aff5b0, L_0x55a1f3aff430, C4<1>, C4<1>;
L_0x55a1f3aff1f0 .functor OR 1, L_0x55a1f3aff030, L_0x55a1f3aff140, C4<0>, C4<0>;
v0x55a1f352ce50_0 .net *"_s0", 0 0, L_0x55a1f3afed30;  1 drivers
v0x55a1f3529e20_0 .net *"_s10", 0 0, L_0x55a1f3aff140;  1 drivers
v0x55a1f3529f00_0 .net *"_s4", 0 0, L_0x55a1f3afee60;  1 drivers
v0x55a1f3531150_0 .net *"_s6", 0 0, L_0x55a1f3afef70;  1 drivers
v0x55a1f3531230_0 .net *"_s8", 0 0, L_0x55a1f3aff030;  1 drivers
v0x55a1f3532580_0 .net "a", 0 0, L_0x55a1f3aff300;  1 drivers
v0x55a1f3532640_0 .net "b", 0 0, L_0x55a1f3aff430;  1 drivers
v0x55a1f352e200_0 .net "ca", 0 0, L_0x55a1f3aff1f0;  1 drivers
v0x55a1f352e2a0_0 .net "cin", 0 0, L_0x55a1f3aff5b0;  1 drivers
v0x55a1f352f6e0_0 .net "sum", 0 0, L_0x55a1f3afeda0;  1 drivers
S_0x55a1f352b2b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3539b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3aff6e0 .functor XOR 1, L_0x55a1f3affb80, L_0x55a1f3affd40, C4<0>, C4<0>;
L_0x55a1f3aff750 .functor XOR 1, L_0x55a1f3aff6e0, L_0x55a1f3afff00, C4<0>, C4<0>;
L_0x55a1f3aff7c0 .functor AND 1, L_0x55a1f3affb80, L_0x55a1f3affd40, C4<1>, C4<1>;
L_0x55a1f3aff830 .functor AND 1, L_0x55a1f3affb80, L_0x55a1f3afff00, C4<1>, C4<1>;
L_0x55a1f3aff8f0 .functor OR 1, L_0x55a1f3aff7c0, L_0x55a1f3aff830, C4<0>, C4<0>;
L_0x55a1f3affa00 .functor AND 1, L_0x55a1f3afff00, L_0x55a1f3affd40, C4<1>, C4<1>;
L_0x55a1f3affa70 .functor OR 1, L_0x55a1f3aff8f0, L_0x55a1f3affa00, C4<0>, C4<0>;
v0x55a1f352c760_0 .net *"_s0", 0 0, L_0x55a1f3aff6e0;  1 drivers
v0x55a1f35283a0_0 .net *"_s10", 0 0, L_0x55a1f3affa00;  1 drivers
v0x55a1f3528480_0 .net *"_s4", 0 0, L_0x55a1f3aff7c0;  1 drivers
v0x55a1f3529730_0 .net *"_s6", 0 0, L_0x55a1f3aff830;  1 drivers
v0x55a1f3529810_0 .net *"_s8", 0 0, L_0x55a1f3aff8f0;  1 drivers
v0x55a1f351dbf0_0 .net "a", 0 0, L_0x55a1f3affb80;  1 drivers
v0x55a1f3526610_0 .net "b", 0 0, L_0x55a1f3affd40;  1 drivers
v0x55a1f35266d0_0 .net "ca", 0 0, L_0x55a1f3affa70;  1 drivers
v0x55a1f3526230_0 .net "cin", 0 0, L_0x55a1f3afff00;  1 drivers
v0x55a1f351d760_0 .net "sum", 0 0, L_0x55a1f3aff750;  1 drivers
S_0x55a1f3520390 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f35535d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3508d70_0 .net "a", 3 0, L_0x55a1f3b02e00;  1 drivers
v0x55a1f3508e70_0 .net "b", 3 0, L_0x55a1f3b02ea0;  1 drivers
v0x55a1f35002a0_0 .net "ca", 3 0, L_0x55a1f3b02c90;  1 drivers
v0x55a1f3500360_0 .net "cin", 3 0, L_0x55a1f3b02f90;  1 drivers
v0x55a1f3506200_0 .net "sum", 3 0, L_0x55a1f3b02bf0;  1 drivers
L_0x55a1f3b00bb0 .part L_0x55a1f3b02e00, 0, 1;
L_0x55a1f3b00ce0 .part L_0x55a1f3b02ea0, 0, 1;
L_0x55a1f3b00e10 .part L_0x55a1f3b02f90, 0, 1;
L_0x55a1f3b01420 .part L_0x55a1f3b02e00, 1, 1;
L_0x55a1f3b01550 .part L_0x55a1f3b02ea0, 1, 1;
L_0x55a1f3b01680 .part L_0x55a1f3b02f90, 1, 1;
L_0x55a1f3b01dc0 .part L_0x55a1f3b02e00, 2, 1;
L_0x55a1f3b01ef0 .part L_0x55a1f3b02ea0, 2, 1;
L_0x55a1f3b02070 .part L_0x55a1f3b02f90, 2, 1;
L_0x55a1f3b02640 .part L_0x55a1f3b02e00, 3, 1;
L_0x55a1f3b02800 .part L_0x55a1f3b02ea0, 3, 1;
L_0x55a1f3b029c0 .part L_0x55a1f3b02f90, 3, 1;
L_0x55a1f3b02bf0 .concat8 [ 1 1 1 1], L_0x55a1f3b00650, L_0x55a1f3b00fb0, L_0x55a1f3b01860, L_0x55a1f3b02210;
L_0x55a1f3b02c90 .concat8 [ 1 1 1 1], L_0x55a1f3b00aa0, L_0x55a1f3b01310, L_0x55a1f3b01cb0, L_0x55a1f3b02530;
S_0x55a1f3524710 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3520390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b000c0 .functor XOR 1, L_0x55a1f3b00bb0, L_0x55a1f3b00ce0, C4<0>, C4<0>;
L_0x55a1f3b00650 .functor XOR 1, L_0x55a1f3b000c0, L_0x55a1f3b00e10, C4<0>, C4<0>;
L_0x55a1f3b00710 .functor AND 1, L_0x55a1f3b00bb0, L_0x55a1f3b00ce0, C4<1>, C4<1>;
L_0x55a1f3b00820 .functor AND 1, L_0x55a1f3b00bb0, L_0x55a1f3b00e10, C4<1>, C4<1>;
L_0x55a1f3b008e0 .functor OR 1, L_0x55a1f3b00710, L_0x55a1f3b00820, C4<0>, C4<0>;
L_0x55a1f3b009f0 .functor AND 1, L_0x55a1f3b00e10, L_0x55a1f3b00ce0, C4<1>, C4<1>;
L_0x55a1f3b00aa0 .functor OR 1, L_0x55a1f3b008e0, L_0x55a1f3b009f0, C4<0>, C4<0>;
v0x55a1f3525b40_0 .net *"_s0", 0 0, L_0x55a1f3b000c0;  1 drivers
v0x55a1f3525be0_0 .net *"_s10", 0 0, L_0x55a1f3b009f0;  1 drivers
v0x55a1f35217c0_0 .net *"_s4", 0 0, L_0x55a1f3b00710;  1 drivers
v0x55a1f35218b0_0 .net *"_s6", 0 0, L_0x55a1f3b00820;  1 drivers
v0x55a1f3522bf0_0 .net *"_s8", 0 0, L_0x55a1f3b008e0;  1 drivers
v0x55a1f351e870_0 .net "a", 0 0, L_0x55a1f3b00bb0;  1 drivers
v0x55a1f351e930_0 .net "b", 0 0, L_0x55a1f3b00ce0;  1 drivers
v0x55a1f351fca0_0 .net "ca", 0 0, L_0x55a1f3b00aa0;  1 drivers
v0x55a1f351fd40_0 .net "cin", 0 0, L_0x55a1f3b00e10;  1 drivers
v0x55a1f351b8e0_0 .net "sum", 0 0, L_0x55a1f3b00650;  1 drivers
S_0x55a1f351cc60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3520390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b00f40 .functor XOR 1, L_0x55a1f3b01420, L_0x55a1f3b01550, C4<0>, C4<0>;
L_0x55a1f3b00fb0 .functor XOR 1, L_0x55a1f3b00f40, L_0x55a1f3b01680, C4<0>, C4<0>;
L_0x55a1f3b01020 .functor AND 1, L_0x55a1f3b01420, L_0x55a1f3b01550, C4<1>, C4<1>;
L_0x55a1f3b01090 .functor AND 1, L_0x55a1f3b01420, L_0x55a1f3b01680, C4<1>, C4<1>;
L_0x55a1f3b01150 .functor OR 1, L_0x55a1f3b01020, L_0x55a1f3b01090, C4<0>, C4<0>;
L_0x55a1f3b01260 .functor AND 1, L_0x55a1f3b01680, L_0x55a1f3b01550, C4<1>, C4<1>;
L_0x55a1f3b01310 .functor OR 1, L_0x55a1f3b01150, L_0x55a1f3b01260, C4<0>, C4<0>;
v0x55a1f350a510_0 .net *"_s0", 0 0, L_0x55a1f3b00f40;  1 drivers
v0x55a1f34fdb40_0 .net *"_s10", 0 0, L_0x55a1f3b01260;  1 drivers
v0x55a1f34fdc20_0 .net *"_s4", 0 0, L_0x55a1f3b01020;  1 drivers
v0x55a1f350d010_0 .net *"_s6", 0 0, L_0x55a1f3b01090;  1 drivers
v0x55a1f350d0f0_0 .net *"_s8", 0 0, L_0x55a1f3b01150;  1 drivers
v0x55a1f3515aa0_0 .net "a", 0 0, L_0x55a1f3b01420;  1 drivers
v0x55a1f3515b60_0 .net "b", 0 0, L_0x55a1f3b01550;  1 drivers
v0x55a1f35156c0_0 .net "ca", 0 0, L_0x55a1f3b01310;  1 drivers
v0x55a1f3515760_0 .net "cin", 0 0, L_0x55a1f3b01680;  1 drivers
v0x55a1f350cca0_0 .net "sum", 0 0, L_0x55a1f3b00fb0;  1 drivers
S_0x55a1f3512b50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3520390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b017f0 .functor XOR 1, L_0x55a1f3b01dc0, L_0x55a1f3b01ef0, C4<0>, C4<0>;
L_0x55a1f3b01860 .functor XOR 1, L_0x55a1f3b017f0, L_0x55a1f3b02070, C4<0>, C4<0>;
L_0x55a1f3b01920 .functor AND 1, L_0x55a1f3b01dc0, L_0x55a1f3b01ef0, C4<1>, C4<1>;
L_0x55a1f3b01a30 .functor AND 1, L_0x55a1f3b01dc0, L_0x55a1f3b02070, C4<1>, C4<1>;
L_0x55a1f3b01af0 .functor OR 1, L_0x55a1f3b01920, L_0x55a1f3b01a30, C4<0>, C4<0>;
L_0x55a1f3b01c00 .functor AND 1, L_0x55a1f3b02070, L_0x55a1f3b01ef0, C4<1>, C4<1>;
L_0x55a1f3b01cb0 .functor OR 1, L_0x55a1f3b01af0, L_0x55a1f3b01c00, C4<0>, C4<0>;
v0x55a1f3512820_0 .net *"_s0", 0 0, L_0x55a1f3b017f0;  1 drivers
v0x55a1f350fc00_0 .net *"_s10", 0 0, L_0x55a1f3b01c00;  1 drivers
v0x55a1f350fce0_0 .net *"_s4", 0 0, L_0x55a1f3b01920;  1 drivers
v0x55a1f350f820_0 .net *"_s6", 0 0, L_0x55a1f3b01a30;  1 drivers
v0x55a1f350f900_0 .net *"_s8", 0 0, L_0x55a1f3b01af0;  1 drivers
v0x55a1f350c8e0_0 .net "a", 0 0, L_0x55a1f3b01dc0;  1 drivers
v0x55a1f3513ba0_0 .net "b", 0 0, L_0x55a1f3b01ef0;  1 drivers
v0x55a1f3513c60_0 .net "ca", 0 0, L_0x55a1f3b01cb0;  1 drivers
v0x55a1f3514fd0_0 .net "cin", 0 0, L_0x55a1f3b02070;  1 drivers
v0x55a1f3510c50_0 .net "sum", 0 0, L_0x55a1f3b01860;  1 drivers
S_0x55a1f3512080 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3520390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b021a0 .functor XOR 1, L_0x55a1f3b02640, L_0x55a1f3b02800, C4<0>, C4<0>;
L_0x55a1f3b02210 .functor XOR 1, L_0x55a1f3b021a0, L_0x55a1f3b029c0, C4<0>, C4<0>;
L_0x55a1f3b02280 .functor AND 1, L_0x55a1f3b02640, L_0x55a1f3b02800, C4<1>, C4<1>;
L_0x55a1f3b022f0 .functor AND 1, L_0x55a1f3b02640, L_0x55a1f3b029c0, C4<1>, C4<1>;
L_0x55a1f3b023b0 .functor OR 1, L_0x55a1f3b02280, L_0x55a1f3b022f0, C4<0>, C4<0>;
L_0x55a1f3b024c0 .functor AND 1, L_0x55a1f3b029c0, L_0x55a1f3b02800, C4<1>, C4<1>;
L_0x55a1f3b02530 .functor OR 1, L_0x55a1f3b023b0, L_0x55a1f3b024c0, C4<0>, C4<0>;
v0x55a1f350dd80_0 .net *"_s0", 0 0, L_0x55a1f3b021a0;  1 drivers
v0x55a1f350f130_0 .net *"_s10", 0 0, L_0x55a1f3b024c0;  1 drivers
v0x55a1f350f210_0 .net *"_s4", 0 0, L_0x55a1f3b02280;  1 drivers
v0x55a1f350adf0_0 .net *"_s6", 0 0, L_0x55a1f3b022f0;  1 drivers
v0x55a1f350aed0_0 .net *"_s8", 0 0, L_0x55a1f3b023b0;  1 drivers
v0x55a1f350c180_0 .net "a", 0 0, L_0x55a1f3b02640;  1 drivers
v0x55a1f350c240_0 .net "b", 0 0, L_0x55a1f3b02800;  1 drivers
v0x55a1f35006c0_0 .net "ca", 0 0, L_0x55a1f3b02530;  1 drivers
v0x55a1f3500760_0 .net "cin", 0 0, L_0x55a1f3b029c0;  1 drivers
v0x55a1f3509200_0 .net "sum", 0 0, L_0x55a1f3b02210;  1 drivers
S_0x55a1f3505e20 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f35535d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34e6f10_0 .net "a", 3 0, L_0x55a1f3b056d0;  1 drivers
v0x55a1f34e7010_0 .net "b", 3 0, L_0x55a1f3b05800;  1 drivers
v0x55a1f34ece70_0 .net "ca", 3 0, L_0x55a1f3b05560;  1 drivers
v0x55a1f34ecf30_0 .net "cin", 3 0, L_0x55a1f3b05930;  1 drivers
v0x55a1f34eca90_0 .net "sum", 3 0, L_0x55a1f3b054c0;  1 drivers
L_0x55a1f3b03550 .part L_0x55a1f3b056d0, 0, 1;
L_0x55a1f3b03680 .part L_0x55a1f3b05800, 0, 1;
L_0x55a1f3b037b0 .part L_0x55a1f3b05930, 0, 1;
L_0x55a1f3b03dc0 .part L_0x55a1f3b056d0, 1, 1;
L_0x55a1f3b03ef0 .part L_0x55a1f3b05800, 1, 1;
L_0x55a1f3b04020 .part L_0x55a1f3b05930, 1, 1;
L_0x55a1f3b04640 .part L_0x55a1f3b056d0, 2, 1;
L_0x55a1f3b04770 .part L_0x55a1f3b05800, 2, 1;
L_0x55a1f3b048f0 .part L_0x55a1f3b05930, 2, 1;
L_0x55a1f3b04f10 .part L_0x55a1f3b056d0, 3, 1;
L_0x55a1f3b050d0 .part L_0x55a1f3b05800, 3, 1;
L_0x55a1f3b05290 .part L_0x55a1f3b05930, 3, 1;
L_0x55a1f3b054c0 .concat8 [ 1 1 1 1], L_0x55a1f3b03030, L_0x55a1f3b03950, L_0x55a1f3b041c0, L_0x55a1f3b04a90;
L_0x55a1f3b05560 .concat8 [ 1 1 1 1], L_0x55a1f3b03440, L_0x55a1f3b03cb0, L_0x55a1f3b04530, L_0x55a1f3b04e00;
S_0x55a1f3502ed0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3505e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b02b80 .functor XOR 1, L_0x55a1f3b03550, L_0x55a1f3b03680, C4<0>, C4<0>;
L_0x55a1f3b03030 .functor XOR 1, L_0x55a1f3b02b80, L_0x55a1f3b037b0, C4<0>, C4<0>;
L_0x55a1f3b030f0 .functor AND 1, L_0x55a1f3b03550, L_0x55a1f3b03680, C4<1>, C4<1>;
L_0x55a1f3b03200 .functor AND 1, L_0x55a1f3b03550, L_0x55a1f3b037b0, C4<1>, C4<1>;
L_0x55a1f3b032c0 .functor OR 1, L_0x55a1f3b030f0, L_0x55a1f3b03200, C4<0>, C4<0>;
L_0x55a1f3b033d0 .functor AND 1, L_0x55a1f3b037b0, L_0x55a1f3b03680, C4<1>, C4<1>;
L_0x55a1f3b03440 .functor OR 1, L_0x55a1f3b032c0, L_0x55a1f3b033d0, C4<0>, C4<0>;
v0x55a1f34fffa0_0 .net *"_s0", 0 0, L_0x55a1f3b02b80;  1 drivers
v0x55a1f3507250_0 .net *"_s10", 0 0, L_0x55a1f3b033d0;  1 drivers
v0x55a1f3507330_0 .net *"_s4", 0 0, L_0x55a1f3b030f0;  1 drivers
v0x55a1f3508680_0 .net *"_s6", 0 0, L_0x55a1f3b03200;  1 drivers
v0x55a1f3508760_0 .net *"_s8", 0 0, L_0x55a1f3b032c0;  1 drivers
v0x55a1f3504320_0 .net "a", 0 0, L_0x55a1f3b03550;  1 drivers
v0x55a1f35043e0_0 .net "b", 0 0, L_0x55a1f3b03680;  1 drivers
v0x55a1f3505730_0 .net "ca", 0 0, L_0x55a1f3b03440;  1 drivers
v0x55a1f35057f0_0 .net "cin", 0 0, L_0x55a1f3b037b0;  1 drivers
v0x55a1f3501460_0 .net "sum", 0 0, L_0x55a1f3b03030;  1 drivers
S_0x55a1f34fe4a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3505e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b038e0 .functor XOR 1, L_0x55a1f3b03dc0, L_0x55a1f3b03ef0, C4<0>, C4<0>;
L_0x55a1f3b03950 .functor XOR 1, L_0x55a1f3b038e0, L_0x55a1f3b04020, C4<0>, C4<0>;
L_0x55a1f3b039c0 .functor AND 1, L_0x55a1f3b03dc0, L_0x55a1f3b03ef0, C4<1>, C4<1>;
L_0x55a1f3b03a30 .functor AND 1, L_0x55a1f3b03dc0, L_0x55a1f3b04020, C4<1>, C4<1>;
L_0x55a1f3b03af0 .functor OR 1, L_0x55a1f3b039c0, L_0x55a1f3b03a30, C4<0>, C4<0>;
L_0x55a1f3b03c00 .functor AND 1, L_0x55a1f3b04020, L_0x55a1f3b03ef0, C4<1>, C4<1>;
L_0x55a1f3b03cb0 .functor OR 1, L_0x55a1f3b03af0, L_0x55a1f3b03c00, C4<0>, C4<0>;
v0x55a1f34ff830_0 .net *"_s0", 0 0, L_0x55a1f3b038e0;  1 drivers
v0x55a1f34ff910_0 .net *"_s10", 0 0, L_0x55a1f3b03c00;  1 drivers
v0x55a1f34f3d70_0 .net *"_s4", 0 0, L_0x55a1f3b039c0;  1 drivers
v0x55a1f34f3e60_0 .net *"_s6", 0 0, L_0x55a1f3b03a30;  1 drivers
v0x55a1f34fc800_0 .net *"_s8", 0 0, L_0x55a1f3b03af0;  1 drivers
v0x55a1f34fc420_0 .net "a", 0 0, L_0x55a1f3b03dc0;  1 drivers
v0x55a1f34fc4e0_0 .net "b", 0 0, L_0x55a1f3b03ef0;  1 drivers
v0x55a1f34f3950_0 .net "ca", 0 0, L_0x55a1f3b03cb0;  1 drivers
v0x55a1f34f3a10_0 .net "cin", 0 0, L_0x55a1f3b04020;  1 drivers
v0x55a1f34f9960_0 .net "sum", 0 0, L_0x55a1f3b03950;  1 drivers
S_0x55a1f34f94d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3505e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b04150 .functor XOR 1, L_0x55a1f3b04640, L_0x55a1f3b04770, C4<0>, C4<0>;
L_0x55a1f3b041c0 .functor XOR 1, L_0x55a1f3b04150, L_0x55a1f3b048f0, C4<0>, C4<0>;
L_0x55a1f3b04230 .functor AND 1, L_0x55a1f3b04640, L_0x55a1f3b04770, C4<1>, C4<1>;
L_0x55a1f3b042f0 .functor AND 1, L_0x55a1f3b04640, L_0x55a1f3b048f0, C4<1>, C4<1>;
L_0x55a1f3b043b0 .functor OR 1, L_0x55a1f3b04230, L_0x55a1f3b042f0, C4<0>, C4<0>;
L_0x55a1f3b044c0 .functor AND 1, L_0x55a1f3b048f0, L_0x55a1f3b04770, C4<1>, C4<1>;
L_0x55a1f3b04530 .functor OR 1, L_0x55a1f3b043b0, L_0x55a1f3b044c0, C4<0>, C4<0>;
v0x55a1f34f69e0_0 .net *"_s0", 0 0, L_0x55a1f3b04150;  1 drivers
v0x55a1f34f6580_0 .net *"_s10", 0 0, L_0x55a1f3b044c0;  1 drivers
v0x55a1f34f6660_0 .net *"_s4", 0 0, L_0x55a1f3b04230;  1 drivers
v0x55a1f34f35d0_0 .net *"_s6", 0 0, L_0x55a1f3b042f0;  1 drivers
v0x55a1f34f36b0_0 .net *"_s8", 0 0, L_0x55a1f3b043b0;  1 drivers
v0x55a1f34fa920_0 .net "a", 0 0, L_0x55a1f3b04640;  1 drivers
v0x55a1f34fa9e0_0 .net "b", 0 0, L_0x55a1f3b04770;  1 drivers
v0x55a1f34fbd30_0 .net "ca", 0 0, L_0x55a1f3b04530;  1 drivers
v0x55a1f34fbdf0_0 .net "cin", 0 0, L_0x55a1f3b048f0;  1 drivers
v0x55a1f34f7a60_0 .net "sum", 0 0, L_0x55a1f3b041c0;  1 drivers
S_0x55a1f34f4a60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3505e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b04a20 .functor XOR 1, L_0x55a1f3b04f10, L_0x55a1f3b050d0, C4<0>, C4<0>;
L_0x55a1f3b04a90 .functor XOR 1, L_0x55a1f3b04a20, L_0x55a1f3b05290, C4<0>, C4<0>;
L_0x55a1f3b04b00 .functor AND 1, L_0x55a1f3b04f10, L_0x55a1f3b050d0, C4<1>, C4<1>;
L_0x55a1f3b04bc0 .functor AND 1, L_0x55a1f3b04f10, L_0x55a1f3b05290, C4<1>, C4<1>;
L_0x55a1f3b04c80 .functor OR 1, L_0x55a1f3b04b00, L_0x55a1f3b04bc0, C4<0>, C4<0>;
L_0x55a1f3b04d90 .functor AND 1, L_0x55a1f3b05290, L_0x55a1f3b050d0, C4<1>, C4<1>;
L_0x55a1f3b04e00 .functor OR 1, L_0x55a1f3b04c80, L_0x55a1f3b04d90, C4<0>, C4<0>;
v0x55a1f34f5e90_0 .net *"_s0", 0 0, L_0x55a1f3b04a20;  1 drivers
v0x55a1f34f5f70_0 .net *"_s10", 0 0, L_0x55a1f3b04d90;  1 drivers
v0x55a1f34f1b50_0 .net *"_s4", 0 0, L_0x55a1f3b04b00;  1 drivers
v0x55a1f34f1c40_0 .net *"_s6", 0 0, L_0x55a1f3b04bc0;  1 drivers
v0x55a1f34f2ee0_0 .net *"_s8", 0 0, L_0x55a1f3b04c80;  1 drivers
v0x55a1f34e7330_0 .net "a", 0 0, L_0x55a1f3b04f10;  1 drivers
v0x55a1f34e73f0_0 .net "b", 0 0, L_0x55a1f3b050d0;  1 drivers
v0x55a1f34efdc0_0 .net "ca", 0 0, L_0x55a1f3b04e00;  1 drivers
v0x55a1f34efe60_0 .net "cin", 0 0, L_0x55a1f3b05290;  1 drivers
v0x55a1f34efa90_0 .net "sum", 0 0, L_0x55a1f3b04a90;  1 drivers
S_0x55a1f34ef2f0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f35539b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f34828c0_0 .net "a", 15 0, L_0x55a1f3b109e0;  1 drivers
v0x55a1f34829c0_0 .net "b", 15 0, L_0x55a1f3b10ad0;  1 drivers
v0x55a1f347f910_0 .net "ca", 15 0, L_0x55a1f3b10780;  1 drivers
v0x55a1f347f9d0_0 .net "cin", 15 0, L_0x55a1f3b10bc0;  1 drivers
v0x55a1f3486c40_0 .net "sum", 15 0, L_0x55a1f3b106e0;  1 drivers
L_0x55a1f3b085f0 .part L_0x55a1f3b109e0, 0, 4;
L_0x55a1f3b08690 .part L_0x55a1f3b10ad0, 0, 4;
L_0x55a1f3b08730 .part L_0x55a1f3b10bc0, 0, 4;
L_0x55a1f3b0ae80 .part L_0x55a1f3b109e0, 4, 4;
L_0x55a1f3b0af70 .part L_0x55a1f3b10ad0, 4, 4;
L_0x55a1f3b0b060 .part L_0x55a1f3b10bc0, 4, 4;
L_0x55a1f3b0d940 .part L_0x55a1f3b109e0, 8, 4;
L_0x55a1f3b0d9e0 .part L_0x55a1f3b10ad0, 8, 4;
L_0x55a1f3b0dad0 .part L_0x55a1f3b10bc0, 8, 4;
L_0x55a1f3b102e0 .part L_0x55a1f3b109e0, 12, 4;
L_0x55a1f3b10410 .part L_0x55a1f3b10ad0, 12, 4;
L_0x55a1f3b10540 .part L_0x55a1f3b10bc0, 12, 4;
L_0x55a1f3b106e0 .concat8 [ 4 4 4 4], L_0x55a1f3b083e0, L_0x55a1f3b0ac70, L_0x55a1f3b0d730, L_0x55a1f3b100d0;
L_0x55a1f3b10780 .concat8 [ 4 4 4 4], L_0x55a1f3b08480, L_0x55a1f3b0ad10, L_0x55a1f3b0d7d0, L_0x55a1f3b10170;
S_0x55a1f34eaf70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f34ef2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34d0070_0 .net "a", 3 0, L_0x55a1f3b085f0;  1 drivers
v0x55a1f34d0170_0 .net "b", 3 0, L_0x55a1f3b08690;  1 drivers
v0x55a1f34cfc90_0 .net "ca", 3 0, L_0x55a1f3b08480;  1 drivers
v0x55a1f34cfd50_0 .net "cin", 3 0, L_0x55a1f3b08730;  1 drivers
v0x55a1f34ccce0_0 .net "sum", 3 0, L_0x55a1f3b083e0;  1 drivers
L_0x55a1f3b06460 .part L_0x55a1f3b085f0, 0, 1;
L_0x55a1f3b06590 .part L_0x55a1f3b08690, 0, 1;
L_0x55a1f3b066c0 .part L_0x55a1f3b08730, 0, 1;
L_0x55a1f3b06c90 .part L_0x55a1f3b085f0, 1, 1;
L_0x55a1f3b06dc0 .part L_0x55a1f3b08690, 1, 1;
L_0x55a1f3b06ef0 .part L_0x55a1f3b08730, 1, 1;
L_0x55a1f3b075b0 .part L_0x55a1f3b085f0, 2, 1;
L_0x55a1f3b076e0 .part L_0x55a1f3b08690, 2, 1;
L_0x55a1f3b07860 .part L_0x55a1f3b08730, 2, 1;
L_0x55a1f3b07e30 .part L_0x55a1f3b085f0, 3, 1;
L_0x55a1f3b07ff0 .part L_0x55a1f3b08690, 3, 1;
L_0x55a1f3b081b0 .part L_0x55a1f3b08730, 3, 1;
L_0x55a1f3b083e0 .concat8 [ 1 1 1 1], L_0x55a1f3b05450, L_0x55a1f3b06860, L_0x55a1f3b07090, L_0x55a1f3b07a00;
L_0x55a1f3b08480 .concat8 [ 1 1 1 1], L_0x55a1f3b06350, L_0x55a1f3b06b80, L_0x55a1f3b074a0, L_0x55a1f3b07d20;
S_0x55a1f34e8020 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34eaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b05a60 .functor XOR 1, L_0x55a1f3b06460, L_0x55a1f3b06590, C4<0>, C4<0>;
L_0x55a1f3b05450 .functor XOR 1, L_0x55a1f3b05a60, L_0x55a1f3b066c0, C4<0>, C4<0>;
L_0x55a1f3b06000 .functor AND 1, L_0x55a1f3b06460, L_0x55a1f3b06590, C4<1>, C4<1>;
L_0x55a1f3b06110 .functor AND 1, L_0x55a1f3b06460, L_0x55a1f3b066c0, C4<1>, C4<1>;
L_0x55a1f3b061d0 .functor OR 1, L_0x55a1f3b06000, L_0x55a1f3b06110, C4<0>, C4<0>;
L_0x55a1f3b062e0 .functor AND 1, L_0x55a1f3b066c0, L_0x55a1f3b06590, C4<1>, C4<1>;
L_0x55a1f3b06350 .functor OR 1, L_0x55a1f3b061d0, L_0x55a1f3b062e0, C4<0>, C4<0>;
v0x55a1f34e94d0_0 .net *"_s0", 0 0, L_0x55a1f3b05a60;  1 drivers
v0x55a1f34e5110_0 .net *"_s10", 0 0, L_0x55a1f3b062e0;  1 drivers
v0x55a1f34e51f0_0 .net *"_s4", 0 0, L_0x55a1f3b06000;  1 drivers
v0x55a1f34e64a0_0 .net *"_s6", 0 0, L_0x55a1f3b06110;  1 drivers
v0x55a1f34e6580_0 .net *"_s8", 0 0, L_0x55a1f3b061d0;  1 drivers
v0x55a1f34e3ba0_0 .net "a", 0 0, L_0x55a1f3b06460;  1 drivers
v0x55a1f34e3c60_0 .net "b", 0 0, L_0x55a1f3b06590;  1 drivers
v0x55a1f34d7250_0 .net "ca", 0 0, L_0x55a1f3b06350;  1 drivers
v0x55a1f34d7310_0 .net "cin", 0 0, L_0x55a1f3b066c0;  1 drivers
v0x55a1f34ca9b0_0 .net "sum", 0 0, L_0x55a1f3b05450;  1 drivers
S_0x55a1f34d9dd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34eaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b067f0 .functor XOR 1, L_0x55a1f3b06c90, L_0x55a1f3b06dc0, C4<0>, C4<0>;
L_0x55a1f3b06860 .functor XOR 1, L_0x55a1f3b067f0, L_0x55a1f3b06ef0, C4<0>, C4<0>;
L_0x55a1f3b068d0 .functor AND 1, L_0x55a1f3b06c90, L_0x55a1f3b06dc0, C4<1>, C4<1>;
L_0x55a1f3b06940 .functor AND 1, L_0x55a1f3b06c90, L_0x55a1f3b06ef0, C4<1>, C4<1>;
L_0x55a1f3b06a00 .functor OR 1, L_0x55a1f3b068d0, L_0x55a1f3b06940, C4<0>, C4<0>;
L_0x55a1f3b06b10 .functor AND 1, L_0x55a1f3b06ef0, L_0x55a1f3b06dc0, C4<1>, C4<1>;
L_0x55a1f3b06b80 .functor OR 1, L_0x55a1f3b06a00, L_0x55a1f3b06b10, C4<0>, C4<0>;
v0x55a1f34e28e0_0 .net *"_s0", 0 0, L_0x55a1f3b067f0;  1 drivers
v0x55a1f34e2480_0 .net *"_s10", 0 0, L_0x55a1f3b06b10;  1 drivers
v0x55a1f34e2560_0 .net *"_s4", 0 0, L_0x55a1f3b068d0;  1 drivers
v0x55a1f34d99b0_0 .net *"_s6", 0 0, L_0x55a1f3b06940;  1 drivers
v0x55a1f34d9a90_0 .net *"_s8", 0 0, L_0x55a1f3b06a00;  1 drivers
v0x55a1f34df980_0 .net "a", 0 0, L_0x55a1f3b06c90;  1 drivers
v0x55a1f34df530_0 .net "b", 0 0, L_0x55a1f3b06dc0;  1 drivers
v0x55a1f34df5f0_0 .net "ca", 0 0, L_0x55a1f3b06b80;  1 drivers
v0x55a1f34dc9c0_0 .net "cin", 0 0, L_0x55a1f3b06ef0;  1 drivers
v0x55a1f34dc5e0_0 .net "sum", 0 0, L_0x55a1f3b06860;  1 drivers
S_0x55a1f34d9630 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34eaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b07020 .functor XOR 1, L_0x55a1f3b075b0, L_0x55a1f3b076e0, C4<0>, C4<0>;
L_0x55a1f3b07090 .functor XOR 1, L_0x55a1f3b07020, L_0x55a1f3b07860, C4<0>, C4<0>;
L_0x55a1f3b07150 .functor AND 1, L_0x55a1f3b075b0, L_0x55a1f3b076e0, C4<1>, C4<1>;
L_0x55a1f3b07260 .functor AND 1, L_0x55a1f3b075b0, L_0x55a1f3b07860, C4<1>, C4<1>;
L_0x55a1f3b07320 .functor OR 1, L_0x55a1f3b07150, L_0x55a1f3b07260, C4<0>, C4<0>;
L_0x55a1f3b07430 .functor AND 1, L_0x55a1f3b07860, L_0x55a1f3b076e0, C4<1>, C4<1>;
L_0x55a1f3b074a0 .functor OR 1, L_0x55a1f3b07320, L_0x55a1f3b07430, C4<0>, C4<0>;
v0x55a1f34e09e0_0 .net *"_s0", 0 0, L_0x55a1f3b07020;  1 drivers
v0x55a1f34e1d90_0 .net *"_s10", 0 0, L_0x55a1f3b07430;  1 drivers
v0x55a1f34e1e70_0 .net *"_s4", 0 0, L_0x55a1f3b07150;  1 drivers
v0x55a1f34dda10_0 .net *"_s6", 0 0, L_0x55a1f3b07260;  1 drivers
v0x55a1f34ddaf0_0 .net *"_s8", 0 0, L_0x55a1f3b07320;  1 drivers
v0x55a1f34dee40_0 .net "a", 0 0, L_0x55a1f3b075b0;  1 drivers
v0x55a1f34def00_0 .net "b", 0 0, L_0x55a1f3b076e0;  1 drivers
v0x55a1f34daac0_0 .net "ca", 0 0, L_0x55a1f3b074a0;  1 drivers
v0x55a1f34dab60_0 .net "cin", 0 0, L_0x55a1f3b07860;  1 drivers
v0x55a1f34dbfa0_0 .net "sum", 0 0, L_0x55a1f3b07090;  1 drivers
S_0x55a1f34d7bb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34eaf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b07990 .functor XOR 1, L_0x55a1f3b07e30, L_0x55a1f3b07ff0, C4<0>, C4<0>;
L_0x55a1f3b07a00 .functor XOR 1, L_0x55a1f3b07990, L_0x55a1f3b081b0, C4<0>, C4<0>;
L_0x55a1f3b07a70 .functor AND 1, L_0x55a1f3b07e30, L_0x55a1f3b07ff0, C4<1>, C4<1>;
L_0x55a1f3b07ae0 .functor AND 1, L_0x55a1f3b07e30, L_0x55a1f3b081b0, C4<1>, C4<1>;
L_0x55a1f3b07ba0 .functor OR 1, L_0x55a1f3b07a70, L_0x55a1f3b07ae0, C4<0>, C4<0>;
L_0x55a1f3b07cb0 .functor AND 1, L_0x55a1f3b081b0, L_0x55a1f3b07ff0, C4<1>, C4<1>;
L_0x55a1f3b07d20 .functor OR 1, L_0x55a1f3b07ba0, L_0x55a1f3b07cb0, C4<0>, C4<0>;
v0x55a1f34d9010_0 .net *"_s0", 0 0, L_0x55a1f3b07990;  1 drivers
v0x55a1f34cd4a0_0 .net *"_s10", 0 0, L_0x55a1f3b07cb0;  1 drivers
v0x55a1f34cd580_0 .net *"_s4", 0 0, L_0x55a1f3b07a70;  1 drivers
v0x55a1f34d5f60_0 .net *"_s6", 0 0, L_0x55a1f3b07ae0;  1 drivers
v0x55a1f34d5b30_0 .net *"_s8", 0 0, L_0x55a1f3b07ba0;  1 drivers
v0x55a1f34cd060_0 .net "a", 0 0, L_0x55a1f3b07e30;  1 drivers
v0x55a1f34cd120_0 .net "b", 0 0, L_0x55a1f3b07ff0;  1 drivers
v0x55a1f34d2fc0_0 .net "ca", 0 0, L_0x55a1f3b07d20;  1 drivers
v0x55a1f34d3060_0 .net "cin", 0 0, L_0x55a1f3b081b0;  1 drivers
v0x55a1f34d2c90_0 .net "sum", 0 0, L_0x55a1f3b07a00;  1 drivers
S_0x55a1f34d4010 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f34ef2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34b6ce0_0 .net "a", 3 0, L_0x55a1f3b0ae80;  1 drivers
v0x55a1f34b6de0_0 .net "b", 3 0, L_0x55a1f3b0af70;  1 drivers
v0x55a1f34b6940_0 .net "ca", 3 0, L_0x55a1f3b0ad10;  1 drivers
v0x55a1f34b6a00_0 .net "cin", 3 0, L_0x55a1f3b0b060;  1 drivers
v0x55a1f34b3990_0 .net "sum", 3 0, L_0x55a1f3b0ac70;  1 drivers
L_0x55a1f3b08cf0 .part L_0x55a1f3b0ae80, 0, 1;
L_0x55a1f3b08e20 .part L_0x55a1f3b0af70, 0, 1;
L_0x55a1f3b08f50 .part L_0x55a1f3b0b060, 0, 1;
L_0x55a1f3b09520 .part L_0x55a1f3b0ae80, 1, 1;
L_0x55a1f3b09650 .part L_0x55a1f3b0af70, 1, 1;
L_0x55a1f3b09780 .part L_0x55a1f3b0b060, 1, 1;
L_0x55a1f3b09e40 .part L_0x55a1f3b0ae80, 2, 1;
L_0x55a1f3b09f70 .part L_0x55a1f3b0af70, 2, 1;
L_0x55a1f3b0a0f0 .part L_0x55a1f3b0b060, 2, 1;
L_0x55a1f3b0a6c0 .part L_0x55a1f3b0ae80, 3, 1;
L_0x55a1f3b0a880 .part L_0x55a1f3b0af70, 3, 1;
L_0x55a1f3b0aa40 .part L_0x55a1f3b0b060, 3, 1;
L_0x55a1f3b0ac70 .concat8 [ 1 1 1 1], L_0x55a1f3b087d0, L_0x55a1f3b090f0, L_0x55a1f3b09920, L_0x55a1f3b0a290;
L_0x55a1f3b0ad10 .concat8 [ 1 1 1 1], L_0x55a1f3b08be0, L_0x55a1f3b09410, L_0x55a1f3b09d30, L_0x55a1f3b0a5b0;
S_0x55a1f34d10c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34d4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b08370 .functor XOR 1, L_0x55a1f3b08cf0, L_0x55a1f3b08e20, C4<0>, C4<0>;
L_0x55a1f3b087d0 .functor XOR 1, L_0x55a1f3b08370, L_0x55a1f3b08f50, C4<0>, C4<0>;
L_0x55a1f3b08890 .functor AND 1, L_0x55a1f3b08cf0, L_0x55a1f3b08e20, C4<1>, C4<1>;
L_0x55a1f3b089a0 .functor AND 1, L_0x55a1f3b08cf0, L_0x55a1f3b08f50, C4<1>, C4<1>;
L_0x55a1f3b08a60 .functor OR 1, L_0x55a1f3b08890, L_0x55a1f3b089a0, C4<0>, C4<0>;
L_0x55a1f3b08b70 .functor AND 1, L_0x55a1f3b08f50, L_0x55a1f3b08e20, C4<1>, C4<1>;
L_0x55a1f3b08be0 .functor OR 1, L_0x55a1f3b08a60, L_0x55a1f3b08b70, C4<0>, C4<0>;
v0x55a1f34d24f0_0 .net *"_s0", 0 0, L_0x55a1f3b08370;  1 drivers
v0x55a1f34d2590_0 .net *"_s10", 0 0, L_0x55a1f3b08b70;  1 drivers
v0x55a1f34ce170_0 .net *"_s4", 0 0, L_0x55a1f3b08890;  1 drivers
v0x55a1f34ce260_0 .net *"_s6", 0 0, L_0x55a1f3b089a0;  1 drivers
v0x55a1f34cf5a0_0 .net *"_s8", 0 0, L_0x55a1f3b08a60;  1 drivers
v0x55a1f34cb260_0 .net "a", 0 0, L_0x55a1f3b08cf0;  1 drivers
v0x55a1f34cb320_0 .net "b", 0 0, L_0x55a1f3b08e20;  1 drivers
v0x55a1f34cc5f0_0 .net "ca", 0 0, L_0x55a1f3b08be0;  1 drivers
v0x55a1f34cc690_0 .net "cin", 0 0, L_0x55a1f3b08f50;  1 drivers
v0x55a1f34c0be0_0 .net "sum", 0 0, L_0x55a1f3b087d0;  1 drivers
S_0x55a1f34c95c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34d4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b09080 .functor XOR 1, L_0x55a1f3b09520, L_0x55a1f3b09650, C4<0>, C4<0>;
L_0x55a1f3b090f0 .functor XOR 1, L_0x55a1f3b09080, L_0x55a1f3b09780, C4<0>, C4<0>;
L_0x55a1f3b09160 .functor AND 1, L_0x55a1f3b09520, L_0x55a1f3b09650, C4<1>, C4<1>;
L_0x55a1f3b091d0 .functor AND 1, L_0x55a1f3b09520, L_0x55a1f3b09780, C4<1>, C4<1>;
L_0x55a1f3b09290 .functor OR 1, L_0x55a1f3b09160, L_0x55a1f3b091d0, C4<0>, C4<0>;
L_0x55a1f3b093a0 .functor AND 1, L_0x55a1f3b09780, L_0x55a1f3b09650, C4<1>, C4<1>;
L_0x55a1f3b09410 .functor OR 1, L_0x55a1f3b09290, L_0x55a1f3b093a0, C4<0>, C4<0>;
v0x55a1f34c9260_0 .net *"_s0", 0 0, L_0x55a1f3b09080;  1 drivers
v0x55a1f34c0710_0 .net *"_s10", 0 0, L_0x55a1f3b093a0;  1 drivers
v0x55a1f34c07f0_0 .net *"_s4", 0 0, L_0x55a1f3b09160;  1 drivers
v0x55a1f34c6670_0 .net *"_s6", 0 0, L_0x55a1f3b091d0;  1 drivers
v0x55a1f34c6750_0 .net *"_s8", 0 0, L_0x55a1f3b09290;  1 drivers
v0x55a1f34c62b0_0 .net "a", 0 0, L_0x55a1f3b09520;  1 drivers
v0x55a1f34c6370_0 .net "b", 0 0, L_0x55a1f3b09650;  1 drivers
v0x55a1f34c3720_0 .net "ca", 0 0, L_0x55a1f3b09410;  1 drivers
v0x55a1f34c37e0_0 .net "cin", 0 0, L_0x55a1f3b09780;  1 drivers
v0x55a1f34c33f0_0 .net "sum", 0 0, L_0x55a1f3b090f0;  1 drivers
S_0x55a1f34c76c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34d4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b098b0 .functor XOR 1, L_0x55a1f3b09e40, L_0x55a1f3b09f70, C4<0>, C4<0>;
L_0x55a1f3b09920 .functor XOR 1, L_0x55a1f3b098b0, L_0x55a1f3b0a0f0, C4<0>, C4<0>;
L_0x55a1f3b099e0 .functor AND 1, L_0x55a1f3b09e40, L_0x55a1f3b09f70, C4<1>, C4<1>;
L_0x55a1f3b09af0 .functor AND 1, L_0x55a1f3b09e40, L_0x55a1f3b0a0f0, C4<1>, C4<1>;
L_0x55a1f3b09bb0 .functor OR 1, L_0x55a1f3b099e0, L_0x55a1f3b09af0, C4<0>, C4<0>;
L_0x55a1f3b09cc0 .functor AND 1, L_0x55a1f3b0a0f0, L_0x55a1f3b09f70, C4<1>, C4<1>;
L_0x55a1f3b09d30 .functor OR 1, L_0x55a1f3b09bb0, L_0x55a1f3b09cc0, C4<0>, C4<0>;
v0x55a1f34c8af0_0 .net *"_s0", 0 0, L_0x55a1f3b098b0;  1 drivers
v0x55a1f34c8bb0_0 .net *"_s10", 0 0, L_0x55a1f3b09cc0;  1 drivers
v0x55a1f34c4770_0 .net *"_s4", 0 0, L_0x55a1f3b099e0;  1 drivers
v0x55a1f34c4860_0 .net *"_s6", 0 0, L_0x55a1f3b09af0;  1 drivers
v0x55a1f34c5ba0_0 .net *"_s8", 0 0, L_0x55a1f3b09bb0;  1 drivers
v0x55a1f34c5c80_0 .net "a", 0 0, L_0x55a1f3b09e40;  1 drivers
v0x55a1f34c1820_0 .net "b", 0 0, L_0x55a1f3b09f70;  1 drivers
v0x55a1f34c18e0_0 .net "ca", 0 0, L_0x55a1f3b09d30;  1 drivers
v0x55a1f34c2c50_0 .net "cin", 0 0, L_0x55a1f3b0a0f0;  1 drivers
v0x55a1f34be910_0 .net "sum", 0 0, L_0x55a1f3b09920;  1 drivers
S_0x55a1f34bfca0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34d4010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0a220 .functor XOR 1, L_0x55a1f3b0a6c0, L_0x55a1f3b0a880, C4<0>, C4<0>;
L_0x55a1f3b0a290 .functor XOR 1, L_0x55a1f3b0a220, L_0x55a1f3b0aa40, C4<0>, C4<0>;
L_0x55a1f3b0a300 .functor AND 1, L_0x55a1f3b0a6c0, L_0x55a1f3b0a880, C4<1>, C4<1>;
L_0x55a1f3b0a370 .functor AND 1, L_0x55a1f3b0a6c0, L_0x55a1f3b0aa40, C4<1>, C4<1>;
L_0x55a1f3b0a430 .functor OR 1, L_0x55a1f3b0a300, L_0x55a1f3b0a370, C4<0>, C4<0>;
L_0x55a1f3b0a540 .functor AND 1, L_0x55a1f3b0aa40, L_0x55a1f3b0a880, C4<1>, C4<1>;
L_0x55a1f3b0a5b0 .functor OR 1, L_0x55a1f3b0a430, L_0x55a1f3b0a540, C4<0>, C4<0>;
v0x55a1f34b4170_0 .net *"_s0", 0 0, L_0x55a1f3b0a220;  1 drivers
v0x55a1f34bcb80_0 .net *"_s10", 0 0, L_0x55a1f3b0a540;  1 drivers
v0x55a1f34bcc60_0 .net *"_s4", 0 0, L_0x55a1f3b0a300;  1 drivers
v0x55a1f34bc7a0_0 .net *"_s6", 0 0, L_0x55a1f3b0a370;  1 drivers
v0x55a1f34bc880_0 .net *"_s8", 0 0, L_0x55a1f3b0a430;  1 drivers
v0x55a1f34b3cd0_0 .net "a", 0 0, L_0x55a1f3b0a6c0;  1 drivers
v0x55a1f34b3d90_0 .net "b", 0 0, L_0x55a1f3b0a880;  1 drivers
v0x55a1f34b9c30_0 .net "ca", 0 0, L_0x55a1f3b0a5b0;  1 drivers
v0x55a1f34b9cd0_0 .net "cin", 0 0, L_0x55a1f3b0aa40;  1 drivers
v0x55a1f34b9900_0 .net "sum", 0 0, L_0x55a1f3b0a290;  1 drivers
S_0x55a1f34baca0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f34ef2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f349ef80_0 .net "a", 3 0, L_0x55a1f3b0d940;  1 drivers
v0x55a1f349f080_0 .net "b", 3 0, L_0x55a1f3b0d9e0;  1 drivers
v0x55a1f349eba0_0 .net "ca", 3 0, L_0x55a1f3b0d7d0;  1 drivers
v0x55a1f349ec60_0 .net "cin", 3 0, L_0x55a1f3b0dad0;  1 drivers
v0x55a1f349c030_0 .net "sum", 3 0, L_0x55a1f3b0d730;  1 drivers
L_0x55a1f3b0b6f0 .part L_0x55a1f3b0d940, 0, 1;
L_0x55a1f3b0b820 .part L_0x55a1f3b0d9e0, 0, 1;
L_0x55a1f3b0b950 .part L_0x55a1f3b0dad0, 0, 1;
L_0x55a1f3b0bf60 .part L_0x55a1f3b0d940, 1, 1;
L_0x55a1f3b0c090 .part L_0x55a1f3b0d9e0, 1, 1;
L_0x55a1f3b0c1c0 .part L_0x55a1f3b0dad0, 1, 1;
L_0x55a1f3b0c900 .part L_0x55a1f3b0d940, 2, 1;
L_0x55a1f3b0ca30 .part L_0x55a1f3b0d9e0, 2, 1;
L_0x55a1f3b0cbb0 .part L_0x55a1f3b0dad0, 2, 1;
L_0x55a1f3b0d180 .part L_0x55a1f3b0d940, 3, 1;
L_0x55a1f3b0d340 .part L_0x55a1f3b0d9e0, 3, 1;
L_0x55a1f3b0d500 .part L_0x55a1f3b0dad0, 3, 1;
L_0x55a1f3b0d730 .concat8 [ 1 1 1 1], L_0x55a1f3b0b190, L_0x55a1f3b0baf0, L_0x55a1f3b0c3a0, L_0x55a1f3b0cd50;
L_0x55a1f3b0d7d0 .concat8 [ 1 1 1 1], L_0x55a1f3b0b5e0, L_0x55a1f3b0be50, L_0x55a1f3b0c7f0, L_0x55a1f3b0d070;
S_0x55a1f34b7d30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34baca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0ac00 .functor XOR 1, L_0x55a1f3b0b6f0, L_0x55a1f3b0b820, C4<0>, C4<0>;
L_0x55a1f3b0b190 .functor XOR 1, L_0x55a1f3b0ac00, L_0x55a1f3b0b950, C4<0>, C4<0>;
L_0x55a1f3b0b250 .functor AND 1, L_0x55a1f3b0b6f0, L_0x55a1f3b0b820, C4<1>, C4<1>;
L_0x55a1f3b0b360 .functor AND 1, L_0x55a1f3b0b6f0, L_0x55a1f3b0b950, C4<1>, C4<1>;
L_0x55a1f3b0b420 .functor OR 1, L_0x55a1f3b0b250, L_0x55a1f3b0b360, C4<0>, C4<0>;
L_0x55a1f3b0b530 .functor AND 1, L_0x55a1f3b0b950, L_0x55a1f3b0b820, C4<1>, C4<1>;
L_0x55a1f3b0b5e0 .functor OR 1, L_0x55a1f3b0b420, L_0x55a1f3b0b530, C4<0>, C4<0>;
v0x55a1f34b91e0_0 .net *"_s0", 0 0, L_0x55a1f3b0ac00;  1 drivers
v0x55a1f34b4de0_0 .net *"_s10", 0 0, L_0x55a1f3b0b530;  1 drivers
v0x55a1f34b4ec0_0 .net *"_s4", 0 0, L_0x55a1f3b0b250;  1 drivers
v0x55a1f34b6210_0 .net *"_s6", 0 0, L_0x55a1f3b0b360;  1 drivers
v0x55a1f34b62f0_0 .net *"_s8", 0 0, L_0x55a1f3b0b420;  1 drivers
v0x55a1f34b1ea0_0 .net "a", 0 0, L_0x55a1f3b0b6f0;  1 drivers
v0x55a1f34b3260_0 .net "b", 0 0, L_0x55a1f3b0b820;  1 drivers
v0x55a1f34b3320_0 .net "ca", 0 0, L_0x55a1f3b0b5e0;  1 drivers
v0x55a1f34b06d0_0 .net "cin", 0 0, L_0x55a1f3b0b950;  1 drivers
v0x55a1f34a3210_0 .net "sum", 0 0, L_0x55a1f3b0b190;  1 drivers
S_0x55a1f34968c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34baca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0ba80 .functor XOR 1, L_0x55a1f3b0bf60, L_0x55a1f3b0c090, C4<0>, C4<0>;
L_0x55a1f3b0baf0 .functor XOR 1, L_0x55a1f3b0ba80, L_0x55a1f3b0c1c0, C4<0>, C4<0>;
L_0x55a1f3b0bb60 .functor AND 1, L_0x55a1f3b0bf60, L_0x55a1f3b0c090, C4<1>, C4<1>;
L_0x55a1f3b0bbd0 .functor AND 1, L_0x55a1f3b0bf60, L_0x55a1f3b0c1c0, C4<1>, C4<1>;
L_0x55a1f3b0bc90 .functor OR 1, L_0x55a1f3b0bb60, L_0x55a1f3b0bbd0, C4<0>, C4<0>;
L_0x55a1f3b0bda0 .functor AND 1, L_0x55a1f3b0c1c0, L_0x55a1f3b0c090, C4<1>, C4<1>;
L_0x55a1f3b0be50 .functor OR 1, L_0x55a1f3b0bc90, L_0x55a1f3b0bda0, C4<0>, C4<0>;
v0x55a1f34a5e10_0 .net *"_s0", 0 0, L_0x55a1f3b0ba80;  1 drivers
v0x55a1f34ae820_0 .net *"_s10", 0 0, L_0x55a1f3b0bda0;  1 drivers
v0x55a1f34ae900_0 .net *"_s4", 0 0, L_0x55a1f3b0bb60;  1 drivers
v0x55a1f34ae440_0 .net *"_s6", 0 0, L_0x55a1f3b0bbd0;  1 drivers
v0x55a1f34ae520_0 .net *"_s8", 0 0, L_0x55a1f3b0bc90;  1 drivers
v0x55a1f34a5970_0 .net "a", 0 0, L_0x55a1f3b0bf60;  1 drivers
v0x55a1f34a5a10_0 .net "b", 0 0, L_0x55a1f3b0c090;  1 drivers
v0x55a1f34ab8d0_0 .net "ca", 0 0, L_0x55a1f3b0be50;  1 drivers
v0x55a1f34ab990_0 .net "cin", 0 0, L_0x55a1f3b0c1c0;  1 drivers
v0x55a1f34ab5a0_0 .net "sum", 0 0, L_0x55a1f3b0baf0;  1 drivers
S_0x55a1f34a8980 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34baca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0c330 .functor XOR 1, L_0x55a1f3b0c900, L_0x55a1f3b0ca30, C4<0>, C4<0>;
L_0x55a1f3b0c3a0 .functor XOR 1, L_0x55a1f3b0c330, L_0x55a1f3b0cbb0, C4<0>, C4<0>;
L_0x55a1f3b0c460 .functor AND 1, L_0x55a1f3b0c900, L_0x55a1f3b0ca30, C4<1>, C4<1>;
L_0x55a1f3b0c570 .functor AND 1, L_0x55a1f3b0c900, L_0x55a1f3b0cbb0, C4<1>, C4<1>;
L_0x55a1f3b0c630 .functor OR 1, L_0x55a1f3b0c460, L_0x55a1f3b0c570, C4<0>, C4<0>;
L_0x55a1f3b0c740 .functor AND 1, L_0x55a1f3b0cbb0, L_0x55a1f3b0ca30, C4<1>, C4<1>;
L_0x55a1f3b0c7f0 .functor OR 1, L_0x55a1f3b0c630, L_0x55a1f3b0c740, C4<0>, C4<0>;
v0x55a1f34a8620_0 .net *"_s0", 0 0, L_0x55a1f3b0c330;  1 drivers
v0x55a1f34a55f0_0 .net *"_s10", 0 0, L_0x55a1f3b0c740;  1 drivers
v0x55a1f34a56d0_0 .net *"_s4", 0 0, L_0x55a1f3b0c460;  1 drivers
v0x55a1f34ac920_0 .net *"_s6", 0 0, L_0x55a1f3b0c570;  1 drivers
v0x55a1f34aca00_0 .net *"_s8", 0 0, L_0x55a1f3b0c630;  1 drivers
v0x55a1f34add50_0 .net "a", 0 0, L_0x55a1f3b0c900;  1 drivers
v0x55a1f34ade10_0 .net "b", 0 0, L_0x55a1f3b0ca30;  1 drivers
v0x55a1f34a99d0_0 .net "ca", 0 0, L_0x55a1f3b0c7f0;  1 drivers
v0x55a1f34a9a70_0 .net "cin", 0 0, L_0x55a1f3b0cbb0;  1 drivers
v0x55a1f34aaeb0_0 .net "sum", 0 0, L_0x55a1f3b0c3a0;  1 drivers
S_0x55a1f34a7eb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34baca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0cce0 .functor XOR 1, L_0x55a1f3b0d180, L_0x55a1f3b0d340, C4<0>, C4<0>;
L_0x55a1f3b0cd50 .functor XOR 1, L_0x55a1f3b0cce0, L_0x55a1f3b0d500, C4<0>, C4<0>;
L_0x55a1f3b0cdc0 .functor AND 1, L_0x55a1f3b0d180, L_0x55a1f3b0d340, C4<1>, C4<1>;
L_0x55a1f3b0ce30 .functor AND 1, L_0x55a1f3b0d180, L_0x55a1f3b0d500, C4<1>, C4<1>;
L_0x55a1f3b0cef0 .functor OR 1, L_0x55a1f3b0cdc0, L_0x55a1f3b0ce30, C4<0>, C4<0>;
L_0x55a1f3b0d000 .functor AND 1, L_0x55a1f3b0d500, L_0x55a1f3b0d340, C4<1>, C4<1>;
L_0x55a1f3b0d070 .functor OR 1, L_0x55a1f3b0cef0, L_0x55a1f3b0d000, C4<0>, C4<0>;
v0x55a1f34a6b40_0 .net *"_s0", 0 0, L_0x55a1f3b0cce0;  1 drivers
v0x55a1f34a3b70_0 .net *"_s10", 0 0, L_0x55a1f3b0d000;  1 drivers
v0x55a1f34a3c50_0 .net *"_s4", 0 0, L_0x55a1f3b0cdc0;  1 drivers
v0x55a1f34a4f30_0 .net *"_s6", 0 0, L_0x55a1f3b0ce30;  1 drivers
v0x55a1f3499440_0 .net *"_s8", 0 0, L_0x55a1f3b0cef0;  1 drivers
v0x55a1f34a1ed0_0 .net "a", 0 0, L_0x55a1f3b0d180;  1 drivers
v0x55a1f34a1f90_0 .net "b", 0 0, L_0x55a1f3b0d340;  1 drivers
v0x55a1f34a1af0_0 .net "ca", 0 0, L_0x55a1f3b0d070;  1 drivers
v0x55a1f34a1b90_0 .net "cin", 0 0, L_0x55a1f3b0d500;  1 drivers
v0x55a1f3499020_0 .net "sum", 0 0, L_0x55a1f3b0cd50;  1 drivers
S_0x55a1f349bc50 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f34ef2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3485bf0_0 .net "a", 3 0, L_0x55a1f3b102e0;  1 drivers
v0x55a1f3485cf0_0 .net "b", 3 0, L_0x55a1f3b10410;  1 drivers
v0x55a1f3485810_0 .net "ca", 3 0, L_0x55a1f3b10170;  1 drivers
v0x55a1f34858d0_0 .net "cin", 3 0, L_0x55a1f3b10540;  1 drivers
v0x55a1f3482ca0_0 .net "sum", 3 0, L_0x55a1f3b100d0;  1 drivers
L_0x55a1f3b0e090 .part L_0x55a1f3b102e0, 0, 1;
L_0x55a1f3b0e1c0 .part L_0x55a1f3b10410, 0, 1;
L_0x55a1f3b0e2f0 .part L_0x55a1f3b10540, 0, 1;
L_0x55a1f3b0e900 .part L_0x55a1f3b102e0, 1, 1;
L_0x55a1f3b0ea30 .part L_0x55a1f3b10410, 1, 1;
L_0x55a1f3b0eb60 .part L_0x55a1f3b10540, 1, 1;
L_0x55a1f3b0f2a0 .part L_0x55a1f3b102e0, 2, 1;
L_0x55a1f3b0f3d0 .part L_0x55a1f3b10410, 2, 1;
L_0x55a1f3b0f550 .part L_0x55a1f3b10540, 2, 1;
L_0x55a1f3b0fb20 .part L_0x55a1f3b102e0, 3, 1;
L_0x55a1f3b0fce0 .part L_0x55a1f3b10410, 3, 1;
L_0x55a1f3b0fea0 .part L_0x55a1f3b10540, 3, 1;
L_0x55a1f3b100d0 .concat8 [ 1 1 1 1], L_0x55a1f3b0db70, L_0x55a1f3b0e490, L_0x55a1f3b0ed40, L_0x55a1f3b0f6f0;
L_0x55a1f3b10170 .concat8 [ 1 1 1 1], L_0x55a1f3b0df80, L_0x55a1f3b0e7f0, L_0x55a1f3b0f190, L_0x55a1f3b0fa10;
S_0x55a1f349ffd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f349bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0d6c0 .functor XOR 1, L_0x55a1f3b0e090, L_0x55a1f3b0e1c0, C4<0>, C4<0>;
L_0x55a1f3b0db70 .functor XOR 1, L_0x55a1f3b0d6c0, L_0x55a1f3b0e2f0, C4<0>, C4<0>;
L_0x55a1f3b0dc30 .functor AND 1, L_0x55a1f3b0e090, L_0x55a1f3b0e1c0, C4<1>, C4<1>;
L_0x55a1f3b0dd40 .functor AND 1, L_0x55a1f3b0e090, L_0x55a1f3b0e2f0, C4<1>, C4<1>;
L_0x55a1f3b0de00 .functor OR 1, L_0x55a1f3b0dc30, L_0x55a1f3b0dd40, C4<0>, C4<0>;
L_0x55a1f3b0df10 .functor AND 1, L_0x55a1f3b0e2f0, L_0x55a1f3b0e1c0, C4<1>, C4<1>;
L_0x55a1f3b0df80 .functor OR 1, L_0x55a1f3b0de00, L_0x55a1f3b0df10, C4<0>, C4<0>;
v0x55a1f34a1400_0 .net *"_s0", 0 0, L_0x55a1f3b0d6c0;  1 drivers
v0x55a1f34a14a0_0 .net *"_s10", 0 0, L_0x55a1f3b0df10;  1 drivers
v0x55a1f349d080_0 .net *"_s4", 0 0, L_0x55a1f3b0dc30;  1 drivers
v0x55a1f349d170_0 .net *"_s6", 0 0, L_0x55a1f3b0dd40;  1 drivers
v0x55a1f349e4b0_0 .net *"_s8", 0 0, L_0x55a1f3b0de00;  1 drivers
v0x55a1f349a130_0 .net "a", 0 0, L_0x55a1f3b0e090;  1 drivers
v0x55a1f349a1f0_0 .net "b", 0 0, L_0x55a1f3b0e1c0;  1 drivers
v0x55a1f349b560_0 .net "ca", 0 0, L_0x55a1f3b0df80;  1 drivers
v0x55a1f349b600_0 .net "cin", 0 0, L_0x55a1f3b0e2f0;  1 drivers
v0x55a1f34972d0_0 .net "sum", 0 0, L_0x55a1f3b0db70;  1 drivers
S_0x55a1f34985b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f349bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0e420 .functor XOR 1, L_0x55a1f3b0e900, L_0x55a1f3b0ea30, C4<0>, C4<0>;
L_0x55a1f3b0e490 .functor XOR 1, L_0x55a1f3b0e420, L_0x55a1f3b0eb60, C4<0>, C4<0>;
L_0x55a1f3b0e500 .functor AND 1, L_0x55a1f3b0e900, L_0x55a1f3b0ea30, C4<1>, C4<1>;
L_0x55a1f3b0e570 .functor AND 1, L_0x55a1f3b0e900, L_0x55a1f3b0eb60, C4<1>, C4<1>;
L_0x55a1f3b0e630 .functor OR 1, L_0x55a1f3b0e500, L_0x55a1f3b0e570, C4<0>, C4<0>;
L_0x55a1f3b0e740 .functor AND 1, L_0x55a1f3b0eb60, L_0x55a1f3b0ea30, C4<1>, C4<1>;
L_0x55a1f3b0e7f0 .functor OR 1, L_0x55a1f3b0e630, L_0x55a1f3b0e740, C4<0>, C4<0>;
v0x55a1f348cb70_0 .net *"_s0", 0 0, L_0x55a1f3b0e420;  1 drivers
v0x55a1f3495580_0 .net *"_s10", 0 0, L_0x55a1f3b0e740;  1 drivers
v0x55a1f3495660_0 .net *"_s4", 0 0, L_0x55a1f3b0e500;  1 drivers
v0x55a1f34951a0_0 .net *"_s6", 0 0, L_0x55a1f3b0e570;  1 drivers
v0x55a1f3495280_0 .net *"_s8", 0 0, L_0x55a1f3b0e630;  1 drivers
v0x55a1f348c6d0_0 .net "a", 0 0, L_0x55a1f3b0e900;  1 drivers
v0x55a1f348c790_0 .net "b", 0 0, L_0x55a1f3b0ea30;  1 drivers
v0x55a1f3492630_0 .net "ca", 0 0, L_0x55a1f3b0e7f0;  1 drivers
v0x55a1f34926f0_0 .net "cin", 0 0, L_0x55a1f3b0eb60;  1 drivers
v0x55a1f3492300_0 .net "sum", 0 0, L_0x55a1f3b0e490;  1 drivers
S_0x55a1f348f6e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f349bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0ecd0 .functor XOR 1, L_0x55a1f3b0f2a0, L_0x55a1f3b0f3d0, C4<0>, C4<0>;
L_0x55a1f3b0ed40 .functor XOR 1, L_0x55a1f3b0ecd0, L_0x55a1f3b0f550, C4<0>, C4<0>;
L_0x55a1f3b0ee00 .functor AND 1, L_0x55a1f3b0f2a0, L_0x55a1f3b0f3d0, C4<1>, C4<1>;
L_0x55a1f3b0ef10 .functor AND 1, L_0x55a1f3b0f2a0, L_0x55a1f3b0f550, C4<1>, C4<1>;
L_0x55a1f3b0efd0 .functor OR 1, L_0x55a1f3b0ee00, L_0x55a1f3b0ef10, C4<0>, C4<0>;
L_0x55a1f3b0f0e0 .functor AND 1, L_0x55a1f3b0f550, L_0x55a1f3b0f3d0, C4<1>, C4<1>;
L_0x55a1f3b0f190 .functor OR 1, L_0x55a1f3b0efd0, L_0x55a1f3b0f0e0, C4<0>, C4<0>;
v0x55a1f348f3b0_0 .net *"_s0", 0 0, L_0x55a1f3b0ecd0;  1 drivers
v0x55a1f348c350_0 .net *"_s10", 0 0, L_0x55a1f3b0f0e0;  1 drivers
v0x55a1f348c430_0 .net *"_s4", 0 0, L_0x55a1f3b0ee00;  1 drivers
v0x55a1f3493680_0 .net *"_s6", 0 0, L_0x55a1f3b0ef10;  1 drivers
v0x55a1f3493760_0 .net *"_s8", 0 0, L_0x55a1f3b0efd0;  1 drivers
v0x55a1f3494b20_0 .net "a", 0 0, L_0x55a1f3b0f2a0;  1 drivers
v0x55a1f3490730_0 .net "b", 0 0, L_0x55a1f3b0f3d0;  1 drivers
v0x55a1f34907f0_0 .net "ca", 0 0, L_0x55a1f3b0f190;  1 drivers
v0x55a1f3491b60_0 .net "cin", 0 0, L_0x55a1f3b0f550;  1 drivers
v0x55a1f348d7e0_0 .net "sum", 0 0, L_0x55a1f3b0ed40;  1 drivers
S_0x55a1f348ec10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f349bc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b0f680 .functor XOR 1, L_0x55a1f3b0fb20, L_0x55a1f3b0fce0, C4<0>, C4<0>;
L_0x55a1f3b0f6f0 .functor XOR 1, L_0x55a1f3b0f680, L_0x55a1f3b0fea0, C4<0>, C4<0>;
L_0x55a1f3b0f760 .functor AND 1, L_0x55a1f3b0fb20, L_0x55a1f3b0fce0, C4<1>, C4<1>;
L_0x55a1f3b0f7d0 .functor AND 1, L_0x55a1f3b0fb20, L_0x55a1f3b0fea0, C4<1>, C4<1>;
L_0x55a1f3b0f890 .functor OR 1, L_0x55a1f3b0f760, L_0x55a1f3b0f7d0, C4<0>, C4<0>;
L_0x55a1f3b0f9a0 .functor AND 1, L_0x55a1f3b0fea0, L_0x55a1f3b0fce0, C4<1>, C4<1>;
L_0x55a1f3b0fa10 .functor OR 1, L_0x55a1f3b0f890, L_0x55a1f3b0f9a0, C4<0>, C4<0>;
v0x55a1f348a950_0 .net *"_s0", 0 0, L_0x55a1f3b0f680;  1 drivers
v0x55a1f348bc60_0 .net *"_s10", 0 0, L_0x55a1f3b0f9a0;  1 drivers
v0x55a1f348bd40_0 .net *"_s4", 0 0, L_0x55a1f3b0f760;  1 drivers
v0x55a1f34800b0_0 .net *"_s6", 0 0, L_0x55a1f3b0f7d0;  1 drivers
v0x55a1f3480190_0 .net *"_s8", 0 0, L_0x55a1f3b0f890;  1 drivers
v0x55a1f3488b40_0 .net "a", 0 0, L_0x55a1f3b0fb20;  1 drivers
v0x55a1f3488c00_0 .net "b", 0 0, L_0x55a1f3b0fce0;  1 drivers
v0x55a1f3488760_0 .net "ca", 0 0, L_0x55a1f3b0fa10;  1 drivers
v0x55a1f3488800_0 .net "cin", 0 0, L_0x55a1f3b0fea0;  1 drivers
v0x55a1f347fd40_0 .net "sum", 0 0, L_0x55a1f3b0f6f0;  1 drivers
S_0x55a1f34821d0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f3556900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f3393860_0 .net "a", 31 0, L_0x55a1f3b27100;  1 drivers
v0x55a1f3393960_0 .net "b", 31 0, L_0x55a1f3b271f0;  1 drivers
v0x55a1f33a2d30_0 .net "ca", 31 0, L_0x55a1f3b26f70;  1 drivers
v0x55a1f33a2df0_0 .net "cin", 31 0, L_0x55a1f3b272e0;  1 drivers
v0x55a1f33ab7c0_0 .net "sum", 31 0, L_0x55a1f3b26e30;  1 drivers
L_0x55a1f3b1bd90 .part L_0x55a1f3b27100, 0, 16;
L_0x55a1f3b1be30 .part L_0x55a1f3b271f0, 0, 16;
L_0x55a1f3b1bed0 .part L_0x55a1f3b272e0, 0, 16;
L_0x55a1f3b26b60 .part L_0x55a1f3b27100, 16, 16;
L_0x55a1f3b26c50 .part L_0x55a1f3b271f0, 16, 16;
L_0x55a1f3b26d40 .part L_0x55a1f3b272e0, 16, 16;
L_0x55a1f3b26e30 .concat8 [ 16 16 0 0], L_0x55a1f3b1ba90, L_0x55a1f3b26860;
L_0x55a1f3b26f70 .concat8 [ 16 16 0 0], L_0x55a1f3b1bb30, L_0x55a1f3b26900;
S_0x55a1f347de90 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f34821d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f34152f0_0 .net "a", 15 0, L_0x55a1f3b1bd90;  1 drivers
v0x55a1f34153d0_0 .net "b", 15 0, L_0x55a1f3b1be30;  1 drivers
v0x55a1f3416680_0 .net "ca", 15 0, L_0x55a1f3b1bb30;  1 drivers
v0x55a1f3416720_0 .net "cin", 15 0, L_0x55a1f3b1bed0;  1 drivers
v0x55a1f3413d80_0 .net "sum", 15 0, L_0x55a1f3b1ba90;  1 drivers
L_0x55a1f3b138a0 .part L_0x55a1f3b1bd90, 0, 4;
L_0x55a1f3b13940 .part L_0x55a1f3b1be30, 0, 4;
L_0x55a1f3b139e0 .part L_0x55a1f3b1bed0, 0, 4;
L_0x55a1f3b16230 .part L_0x55a1f3b1bd90, 4, 4;
L_0x55a1f3b16320 .part L_0x55a1f3b1be30, 4, 4;
L_0x55a1f3b16410 .part L_0x55a1f3b1bed0, 4, 4;
L_0x55a1f3b18cf0 .part L_0x55a1f3b1bd90, 8, 4;
L_0x55a1f3b18d90 .part L_0x55a1f3b1be30, 8, 4;
L_0x55a1f3b18e80 .part L_0x55a1f3b1bed0, 8, 4;
L_0x55a1f3b1b690 .part L_0x55a1f3b1bd90, 12, 4;
L_0x55a1f3b1b7c0 .part L_0x55a1f3b1be30, 12, 4;
L_0x55a1f3b1b8f0 .part L_0x55a1f3b1bed0, 12, 4;
L_0x55a1f3b1ba90 .concat8 [ 4 4 4 4], L_0x55a1f3b13690, L_0x55a1f3b16020, L_0x55a1f3b18ae0, L_0x55a1f3b1b480;
L_0x55a1f3b1bb30 .concat8 [ 4 4 4 4], L_0x55a1f3b13730, L_0x55a1f3b160c0, L_0x55a1f3b18b80, L_0x55a1f3b1b520;
S_0x55a1f347c920 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f347de90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f346b270_0 .net "a", 3 0, L_0x55a1f3b138a0;  1 drivers
v0x55a1f346b370_0 .net "b", 3 0, L_0x55a1f3b13940;  1 drivers
v0x55a1f3466ef0_0 .net "ca", 3 0, L_0x55a1f3b13730;  1 drivers
v0x55a1f3466fb0_0 .net "cin", 3 0, L_0x55a1f3b139e0;  1 drivers
v0x55a1f3468320_0 .net "sum", 3 0, L_0x55a1f3b13690;  1 drivers
L_0x55a1f3b11650 .part L_0x55a1f3b138a0, 0, 1;
L_0x55a1f3b11780 .part L_0x55a1f3b13940, 0, 1;
L_0x55a1f3b118b0 .part L_0x55a1f3b139e0, 0, 1;
L_0x55a1f3b11ec0 .part L_0x55a1f3b138a0, 1, 1;
L_0x55a1f3b11ff0 .part L_0x55a1f3b13940, 1, 1;
L_0x55a1f3b12120 .part L_0x55a1f3b139e0, 1, 1;
L_0x55a1f3b12860 .part L_0x55a1f3b138a0, 2, 1;
L_0x55a1f3b12990 .part L_0x55a1f3b13940, 2, 1;
L_0x55a1f3b12b10 .part L_0x55a1f3b139e0, 2, 1;
L_0x55a1f3b130e0 .part L_0x55a1f3b138a0, 3, 1;
L_0x55a1f3b132a0 .part L_0x55a1f3b13940, 3, 1;
L_0x55a1f3b13460 .part L_0x55a1f3b139e0, 3, 1;
L_0x55a1f3b13690 .concat8 [ 1 1 1 1], L_0x55a1f3b10060, L_0x55a1f3b11a50, L_0x55a1f3b12300, L_0x55a1f3b12cb0;
L_0x55a1f3b13730 .concat8 [ 1 1 1 1], L_0x55a1f3b11540, L_0x55a1f3b11db0, L_0x55a1f3b12750, L_0x55a1f3b12fd0;
S_0x55a1f3463680 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f347c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b10670 .functor XOR 1, L_0x55a1f3b11650, L_0x55a1f3b11780, C4<0>, C4<0>;
L_0x55a1f3b10060 .functor XOR 1, L_0x55a1f3b10670, L_0x55a1f3b118b0, C4<0>, C4<0>;
L_0x55a1f3b111f0 .functor AND 1, L_0x55a1f3b11650, L_0x55a1f3b11780, C4<1>, C4<1>;
L_0x55a1f3b11300 .functor AND 1, L_0x55a1f3b11650, L_0x55a1f3b118b0, C4<1>, C4<1>;
L_0x55a1f3b113c0 .functor OR 1, L_0x55a1f3b111f0, L_0x55a1f3b11300, C4<0>, C4<0>;
L_0x55a1f3b114d0 .functor AND 1, L_0x55a1f3b118b0, L_0x55a1f3b11780, C4<1>, C4<1>;
L_0x55a1f3b11540 .functor OR 1, L_0x55a1f3b113c0, L_0x55a1f3b114d0, C4<0>, C4<0>;
v0x55a1f3472b50_0 .net *"_s0", 0 0, L_0x55a1f3b10670;  1 drivers
v0x55a1f3472bf0_0 .net *"_s10", 0 0, L_0x55a1f3b114d0;  1 drivers
v0x55a1f347b5e0_0 .net *"_s4", 0 0, L_0x55a1f3b111f0;  1 drivers
v0x55a1f347b6b0_0 .net *"_s6", 0 0, L_0x55a1f3b11300;  1 drivers
v0x55a1f347b220_0 .net *"_s8", 0 0, L_0x55a1f3b113c0;  1 drivers
v0x55a1f3472730_0 .net "a", 0 0, L_0x55a1f3b11650;  1 drivers
v0x55a1f34727f0_0 .net "b", 0 0, L_0x55a1f3b11780;  1 drivers
v0x55a1f3478690_0 .net "ca", 0 0, L_0x55a1f3b11540;  1 drivers
v0x55a1f3478730_0 .net "cin", 0 0, L_0x55a1f3b118b0;  1 drivers
v0x55a1f3478360_0 .net "sum", 0 0, L_0x55a1f3b10060;  1 drivers
S_0x55a1f3475740 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f347c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b119e0 .functor XOR 1, L_0x55a1f3b11ec0, L_0x55a1f3b11ff0, C4<0>, C4<0>;
L_0x55a1f3b11a50 .functor XOR 1, L_0x55a1f3b119e0, L_0x55a1f3b12120, C4<0>, C4<0>;
L_0x55a1f3b11ac0 .functor AND 1, L_0x55a1f3b11ec0, L_0x55a1f3b11ff0, C4<1>, C4<1>;
L_0x55a1f3b11b30 .functor AND 1, L_0x55a1f3b11ec0, L_0x55a1f3b12120, C4<1>, C4<1>;
L_0x55a1f3b11bf0 .functor OR 1, L_0x55a1f3b11ac0, L_0x55a1f3b11b30, C4<0>, C4<0>;
L_0x55a1f3b11d00 .functor AND 1, L_0x55a1f3b12120, L_0x55a1f3b11ff0, C4<1>, C4<1>;
L_0x55a1f3b11db0 .functor OR 1, L_0x55a1f3b11bf0, L_0x55a1f3b11d00, C4<0>, C4<0>;
v0x55a1f34753e0_0 .net *"_s0", 0 0, L_0x55a1f3b119e0;  1 drivers
v0x55a1f34723b0_0 .net *"_s10", 0 0, L_0x55a1f3b11d00;  1 drivers
v0x55a1f3472490_0 .net *"_s4", 0 0, L_0x55a1f3b11ac0;  1 drivers
v0x55a1f34796e0_0 .net *"_s6", 0 0, L_0x55a1f3b11b30;  1 drivers
v0x55a1f34797c0_0 .net *"_s8", 0 0, L_0x55a1f3b11bf0;  1 drivers
v0x55a1f347ab80_0 .net "a", 0 0, L_0x55a1f3b11ec0;  1 drivers
v0x55a1f3476790_0 .net "b", 0 0, L_0x55a1f3b11ff0;  1 drivers
v0x55a1f3476850_0 .net "ca", 0 0, L_0x55a1f3b11db0;  1 drivers
v0x55a1f3477bc0_0 .net "cin", 0 0, L_0x55a1f3b12120;  1 drivers
v0x55a1f3473840_0 .net "sum", 0 0, L_0x55a1f3b11a50;  1 drivers
S_0x55a1f3474c70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f347c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b12290 .functor XOR 1, L_0x55a1f3b12860, L_0x55a1f3b12990, C4<0>, C4<0>;
L_0x55a1f3b12300 .functor XOR 1, L_0x55a1f3b12290, L_0x55a1f3b12b10, C4<0>, C4<0>;
L_0x55a1f3b123c0 .functor AND 1, L_0x55a1f3b12860, L_0x55a1f3b12990, C4<1>, C4<1>;
L_0x55a1f3b124d0 .functor AND 1, L_0x55a1f3b12860, L_0x55a1f3b12b10, C4<1>, C4<1>;
L_0x55a1f3b12590 .functor OR 1, L_0x55a1f3b123c0, L_0x55a1f3b124d0, C4<0>, C4<0>;
L_0x55a1f3b126a0 .functor AND 1, L_0x55a1f3b12b10, L_0x55a1f3b12990, C4<1>, C4<1>;
L_0x55a1f3b12750 .functor OR 1, L_0x55a1f3b12590, L_0x55a1f3b126a0, C4<0>, C4<0>;
v0x55a1f34709b0_0 .net *"_s0", 0 0, L_0x55a1f3b12290;  1 drivers
v0x55a1f3471cc0_0 .net *"_s10", 0 0, L_0x55a1f3b126a0;  1 drivers
v0x55a1f3471da0_0 .net *"_s4", 0 0, L_0x55a1f3b123c0;  1 drivers
v0x55a1f3466200_0 .net *"_s6", 0 0, L_0x55a1f3b124d0;  1 drivers
v0x55a1f34662e0_0 .net *"_s8", 0 0, L_0x55a1f3b12590;  1 drivers
v0x55a1f346ec90_0 .net "a", 0 0, L_0x55a1f3b12860;  1 drivers
v0x55a1f346ed50_0 .net "b", 0 0, L_0x55a1f3b12990;  1 drivers
v0x55a1f346e8b0_0 .net "ca", 0 0, L_0x55a1f3b12750;  1 drivers
v0x55a1f346e950_0 .net "cin", 0 0, L_0x55a1f3b12b10;  1 drivers
v0x55a1f3465e90_0 .net "sum", 0 0, L_0x55a1f3b12300;  1 drivers
S_0x55a1f346bd40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f347c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b12c40 .functor XOR 1, L_0x55a1f3b130e0, L_0x55a1f3b132a0, C4<0>, C4<0>;
L_0x55a1f3b12cb0 .functor XOR 1, L_0x55a1f3b12c40, L_0x55a1f3b13460, C4<0>, C4<0>;
L_0x55a1f3b12d20 .functor AND 1, L_0x55a1f3b130e0, L_0x55a1f3b132a0, C4<1>, C4<1>;
L_0x55a1f3b12d90 .functor AND 1, L_0x55a1f3b130e0, L_0x55a1f3b13460, C4<1>, C4<1>;
L_0x55a1f3b12e50 .functor OR 1, L_0x55a1f3b12d20, L_0x55a1f3b12d90, C4<0>, C4<0>;
L_0x55a1f3b12f60 .functor AND 1, L_0x55a1f3b13460, L_0x55a1f3b132a0, C4<1>, C4<1>;
L_0x55a1f3b12fd0 .functor OR 1, L_0x55a1f3b12e50, L_0x55a1f3b12f60, C4<0>, C4<0>;
v0x55a1f346b9e0_0 .net *"_s0", 0 0, L_0x55a1f3b12c40;  1 drivers
v0x55a1f3468df0_0 .net *"_s10", 0 0, L_0x55a1f3b12f60;  1 drivers
v0x55a1f3468ed0_0 .net *"_s4", 0 0, L_0x55a1f3b12d20;  1 drivers
v0x55a1f3468a10_0 .net *"_s6", 0 0, L_0x55a1f3b12d90;  1 drivers
v0x55a1f3468af0_0 .net *"_s8", 0 0, L_0x55a1f3b12e50;  1 drivers
v0x55a1f3465ad0_0 .net "a", 0 0, L_0x55a1f3b130e0;  1 drivers
v0x55a1f346cd90_0 .net "b", 0 0, L_0x55a1f3b132a0;  1 drivers
v0x55a1f346ce50_0 .net "ca", 0 0, L_0x55a1f3b12fd0;  1 drivers
v0x55a1f346e1c0_0 .net "cin", 0 0, L_0x55a1f3b13460;  1 drivers
v0x55a1f3469e40_0 .net "sum", 0 0, L_0x55a1f3b12cb0;  1 drivers
S_0x55a1f3463fe0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f347de90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3451ee0_0 .net "a", 3 0, L_0x55a1f3b16230;  1 drivers
v0x55a1f3451fe0_0 .net "b", 3 0, L_0x55a1f3b16320;  1 drivers
v0x55a1f344db60_0 .net "ca", 3 0, L_0x55a1f3b160c0;  1 drivers
v0x55a1f344dc20_0 .net "cin", 3 0, L_0x55a1f3b16410;  1 drivers
v0x55a1f344ef90_0 .net "sum", 3 0, L_0x55a1f3b16020;  1 drivers
L_0x55a1f3b13fe0 .part L_0x55a1f3b16230, 0, 1;
L_0x55a1f3b14110 .part L_0x55a1f3b16320, 0, 1;
L_0x55a1f3b14240 .part L_0x55a1f3b16410, 0, 1;
L_0x55a1f3b14850 .part L_0x55a1f3b16230, 1, 1;
L_0x55a1f3b14980 .part L_0x55a1f3b16320, 1, 1;
L_0x55a1f3b14ab0 .part L_0x55a1f3b16410, 1, 1;
L_0x55a1f3b151f0 .part L_0x55a1f3b16230, 2, 1;
L_0x55a1f3b15320 .part L_0x55a1f3b16320, 2, 1;
L_0x55a1f3b154a0 .part L_0x55a1f3b16410, 2, 1;
L_0x55a1f3b15a70 .part L_0x55a1f3b16230, 3, 1;
L_0x55a1f3b15c30 .part L_0x55a1f3b16320, 3, 1;
L_0x55a1f3b15df0 .part L_0x55a1f3b16410, 3, 1;
L_0x55a1f3b16020 .concat8 [ 1 1 1 1], L_0x55a1f3b13a80, L_0x55a1f3b143e0, L_0x55a1f3b14c90, L_0x55a1f3b15640;
L_0x55a1f3b160c0 .concat8 [ 1 1 1 1], L_0x55a1f3b13ed0, L_0x55a1f3b14740, L_0x55a1f3b150e0, L_0x55a1f3b15960;
S_0x55a1f34598b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3463fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b13620 .functor XOR 1, L_0x55a1f3b13fe0, L_0x55a1f3b14110, C4<0>, C4<0>;
L_0x55a1f3b13a80 .functor XOR 1, L_0x55a1f3b13620, L_0x55a1f3b14240, C4<0>, C4<0>;
L_0x55a1f3b13b40 .functor AND 1, L_0x55a1f3b13fe0, L_0x55a1f3b14110, C4<1>, C4<1>;
L_0x55a1f3b13c50 .functor AND 1, L_0x55a1f3b13fe0, L_0x55a1f3b14240, C4<1>, C4<1>;
L_0x55a1f3b13d10 .functor OR 1, L_0x55a1f3b13b40, L_0x55a1f3b13c50, C4<0>, C4<0>;
L_0x55a1f3b13e20 .functor AND 1, L_0x55a1f3b14240, L_0x55a1f3b14110, C4<1>, C4<1>;
L_0x55a1f3b13ed0 .functor OR 1, L_0x55a1f3b13d10, L_0x55a1f3b13e20, C4<0>, C4<0>;
v0x55a1f3462340_0 .net *"_s0", 0 0, L_0x55a1f3b13620;  1 drivers
v0x55a1f34623e0_0 .net *"_s10", 0 0, L_0x55a1f3b13e20;  1 drivers
v0x55a1f3461f60_0 .net *"_s4", 0 0, L_0x55a1f3b13b40;  1 drivers
v0x55a1f3462050_0 .net *"_s6", 0 0, L_0x55a1f3b13c50;  1 drivers
v0x55a1f3459490_0 .net *"_s8", 0 0, L_0x55a1f3b13d10;  1 drivers
v0x55a1f345f3f0_0 .net "a", 0 0, L_0x55a1f3b13fe0;  1 drivers
v0x55a1f345f4b0_0 .net "b", 0 0, L_0x55a1f3b14110;  1 drivers
v0x55a1f345f010_0 .net "ca", 0 0, L_0x55a1f3b13ed0;  1 drivers
v0x55a1f345f0b0_0 .net "cin", 0 0, L_0x55a1f3b14240;  1 drivers
v0x55a1f345c550_0 .net "sum", 0 0, L_0x55a1f3b13a80;  1 drivers
S_0x55a1f345c0c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3463fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b14370 .functor XOR 1, L_0x55a1f3b14850, L_0x55a1f3b14980, C4<0>, C4<0>;
L_0x55a1f3b143e0 .functor XOR 1, L_0x55a1f3b14370, L_0x55a1f3b14ab0, C4<0>, C4<0>;
L_0x55a1f3b14450 .functor AND 1, L_0x55a1f3b14850, L_0x55a1f3b14980, C4<1>, C4<1>;
L_0x55a1f3b144c0 .functor AND 1, L_0x55a1f3b14850, L_0x55a1f3b14ab0, C4<1>, C4<1>;
L_0x55a1f3b14580 .functor OR 1, L_0x55a1f3b14450, L_0x55a1f3b144c0, C4<0>, C4<0>;
L_0x55a1f3b14690 .functor AND 1, L_0x55a1f3b14ab0, L_0x55a1f3b14980, C4<1>, C4<1>;
L_0x55a1f3b14740 .functor OR 1, L_0x55a1f3b14580, L_0x55a1f3b14690, C4<0>, C4<0>;
v0x55a1f3459190_0 .net *"_s0", 0 0, L_0x55a1f3b14370;  1 drivers
v0x55a1f3460440_0 .net *"_s10", 0 0, L_0x55a1f3b14690;  1 drivers
v0x55a1f3460520_0 .net *"_s4", 0 0, L_0x55a1f3b14450;  1 drivers
v0x55a1f3461870_0 .net *"_s6", 0 0, L_0x55a1f3b144c0;  1 drivers
v0x55a1f3461950_0 .net *"_s8", 0 0, L_0x55a1f3b14580;  1 drivers
v0x55a1f345d4f0_0 .net "a", 0 0, L_0x55a1f3b14850;  1 drivers
v0x55a1f345d5b0_0 .net "b", 0 0, L_0x55a1f3b14980;  1 drivers
v0x55a1f345e920_0 .net "ca", 0 0, L_0x55a1f3b14740;  1 drivers
v0x55a1f345e9c0_0 .net "cin", 0 0, L_0x55a1f3b14ab0;  1 drivers
v0x55a1f345a650_0 .net "sum", 0 0, L_0x55a1f3b143e0;  1 drivers
S_0x55a1f345b9d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3463fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b14c20 .functor XOR 1, L_0x55a1f3b151f0, L_0x55a1f3b15320, C4<0>, C4<0>;
L_0x55a1f3b14c90 .functor XOR 1, L_0x55a1f3b14c20, L_0x55a1f3b154a0, C4<0>, C4<0>;
L_0x55a1f3b14d50 .functor AND 1, L_0x55a1f3b151f0, L_0x55a1f3b15320, C4<1>, C4<1>;
L_0x55a1f3b14e60 .functor AND 1, L_0x55a1f3b151f0, L_0x55a1f3b154a0, C4<1>, C4<1>;
L_0x55a1f3b14f20 .functor OR 1, L_0x55a1f3b14d50, L_0x55a1f3b14e60, C4<0>, C4<0>;
L_0x55a1f3b15030 .functor AND 1, L_0x55a1f3b154a0, L_0x55a1f3b15320, C4<1>, C4<1>;
L_0x55a1f3b150e0 .functor OR 1, L_0x55a1f3b14f20, L_0x55a1f3b15030, C4<0>, C4<0>;
v0x55a1f3457740_0 .net *"_s0", 0 0, L_0x55a1f3b14c20;  1 drivers
v0x55a1f3458a20_0 .net *"_s10", 0 0, L_0x55a1f3b15030;  1 drivers
v0x55a1f3458b00_0 .net *"_s4", 0 0, L_0x55a1f3b14d50;  1 drivers
v0x55a1f344ce70_0 .net *"_s6", 0 0, L_0x55a1f3b14e60;  1 drivers
v0x55a1f344cf50_0 .net *"_s8", 0 0, L_0x55a1f3b14f20;  1 drivers
v0x55a1f3455970_0 .net "a", 0 0, L_0x55a1f3b151f0;  1 drivers
v0x55a1f3455520_0 .net "b", 0 0, L_0x55a1f3b15320;  1 drivers
v0x55a1f34555e0_0 .net "ca", 0 0, L_0x55a1f3b150e0;  1 drivers
v0x55a1f344ca50_0 .net "cin", 0 0, L_0x55a1f3b154a0;  1 drivers
v0x55a1f34529b0_0 .net "sum", 0 0, L_0x55a1f3b14c90;  1 drivers
S_0x55a1f34525d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3463fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b155d0 .functor XOR 1, L_0x55a1f3b15a70, L_0x55a1f3b15c30, C4<0>, C4<0>;
L_0x55a1f3b15640 .functor XOR 1, L_0x55a1f3b155d0, L_0x55a1f3b15df0, C4<0>, C4<0>;
L_0x55a1f3b156b0 .functor AND 1, L_0x55a1f3b15a70, L_0x55a1f3b15c30, C4<1>, C4<1>;
L_0x55a1f3b15720 .functor AND 1, L_0x55a1f3b15a70, L_0x55a1f3b15df0, C4<1>, C4<1>;
L_0x55a1f3b157e0 .functor OR 1, L_0x55a1f3b156b0, L_0x55a1f3b15720, C4<0>, C4<0>;
L_0x55a1f3b158f0 .functor AND 1, L_0x55a1f3b15df0, L_0x55a1f3b15c30, C4<1>, C4<1>;
L_0x55a1f3b15960 .functor OR 1, L_0x55a1f3b157e0, L_0x55a1f3b158f0, C4<0>, C4<0>;
v0x55a1f344fae0_0 .net *"_s0", 0 0, L_0x55a1f3b155d0;  1 drivers
v0x55a1f344f680_0 .net *"_s10", 0 0, L_0x55a1f3b158f0;  1 drivers
v0x55a1f344f760_0 .net *"_s4", 0 0, L_0x55a1f3b156b0;  1 drivers
v0x55a1f344c640_0 .net *"_s6", 0 0, L_0x55a1f3b15720;  1 drivers
v0x55a1f344c720_0 .net *"_s8", 0 0, L_0x55a1f3b157e0;  1 drivers
v0x55a1f3453a00_0 .net "a", 0 0, L_0x55a1f3b15a70;  1 drivers
v0x55a1f3453ac0_0 .net "b", 0 0, L_0x55a1f3b15c30;  1 drivers
v0x55a1f3454e30_0 .net "ca", 0 0, L_0x55a1f3b15960;  1 drivers
v0x55a1f3454ed0_0 .net "cin", 0 0, L_0x55a1f3b15df0;  1 drivers
v0x55a1f3450b60_0 .net "sum", 0 0, L_0x55a1f3b15640;  1 drivers
S_0x55a1f344ab20 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f347de90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34344e0_0 .net "a", 3 0, L_0x55a1f3b18cf0;  1 drivers
v0x55a1f34345c0_0 .net "b", 3 0, L_0x55a1f3b18d90;  1 drivers
v0x55a1f3435930_0 .net "ca", 3 0, L_0x55a1f3b18b80;  1 drivers
v0x55a1f34359f0_0 .net "cin", 3 0, L_0x55a1f3b18e80;  1 drivers
v0x55a1f34315b0_0 .net "sum", 3 0, L_0x55a1f3b18ae0;  1 drivers
L_0x55a1f3b16aa0 .part L_0x55a1f3b18cf0, 0, 1;
L_0x55a1f3b16bd0 .part L_0x55a1f3b18d90, 0, 1;
L_0x55a1f3b16d00 .part L_0x55a1f3b18e80, 0, 1;
L_0x55a1f3b17310 .part L_0x55a1f3b18cf0, 1, 1;
L_0x55a1f3b17440 .part L_0x55a1f3b18d90, 1, 1;
L_0x55a1f3b17570 .part L_0x55a1f3b18e80, 1, 1;
L_0x55a1f3b17cb0 .part L_0x55a1f3b18cf0, 2, 1;
L_0x55a1f3b17de0 .part L_0x55a1f3b18d90, 2, 1;
L_0x55a1f3b17f60 .part L_0x55a1f3b18e80, 2, 1;
L_0x55a1f3b18530 .part L_0x55a1f3b18cf0, 3, 1;
L_0x55a1f3b186f0 .part L_0x55a1f3b18d90, 3, 1;
L_0x55a1f3b188b0 .part L_0x55a1f3b18e80, 3, 1;
L_0x55a1f3b18ae0 .concat8 [ 1 1 1 1], L_0x55a1f3b16540, L_0x55a1f3b16ea0, L_0x55a1f3b17750, L_0x55a1f3b18100;
L_0x55a1f3b18b80 .concat8 [ 1 1 1 1], L_0x55a1f3b16990, L_0x55a1f3b17200, L_0x55a1f3b17ba0, L_0x55a1f3b18420;
S_0x55a1f343a670 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f344ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b15fb0 .functor XOR 1, L_0x55a1f3b16aa0, L_0x55a1f3b16bd0, C4<0>, C4<0>;
L_0x55a1f3b16540 .functor XOR 1, L_0x55a1f3b15fb0, L_0x55a1f3b16d00, C4<0>, C4<0>;
L_0x55a1f3b16600 .functor AND 1, L_0x55a1f3b16aa0, L_0x55a1f3b16bd0, C4<1>, C4<1>;
L_0x55a1f3b16710 .functor AND 1, L_0x55a1f3b16aa0, L_0x55a1f3b16d00, C4<1>, C4<1>;
L_0x55a1f3b167d0 .functor OR 1, L_0x55a1f3b16600, L_0x55a1f3b16710, C4<0>, C4<0>;
L_0x55a1f3b168e0 .functor AND 1, L_0x55a1f3b16d00, L_0x55a1f3b16bd0, C4<1>, C4<1>;
L_0x55a1f3b16990 .functor OR 1, L_0x55a1f3b167d0, L_0x55a1f3b168e0, C4<0>, C4<0>;
v0x55a1f342dda0_0 .net *"_s0", 0 0, L_0x55a1f3b15fb0;  1 drivers
v0x55a1f343d1f0_0 .net *"_s10", 0 0, L_0x55a1f3b168e0;  1 drivers
v0x55a1f343d2d0_0 .net *"_s4", 0 0, L_0x55a1f3b16600;  1 drivers
v0x55a1f3445c80_0 .net *"_s6", 0 0, L_0x55a1f3b16710;  1 drivers
v0x55a1f3445d40_0 .net *"_s8", 0 0, L_0x55a1f3b167d0;  1 drivers
v0x55a1f34458a0_0 .net "a", 0 0, L_0x55a1f3b16aa0;  1 drivers
v0x55a1f3445960_0 .net "b", 0 0, L_0x55a1f3b16bd0;  1 drivers
v0x55a1f343cdd0_0 .net "ca", 0 0, L_0x55a1f3b16990;  1 drivers
v0x55a1f343ce70_0 .net "cin", 0 0, L_0x55a1f3b16d00;  1 drivers
v0x55a1f3442de0_0 .net "sum", 0 0, L_0x55a1f3b16540;  1 drivers
S_0x55a1f3442970 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f344ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b16e30 .functor XOR 1, L_0x55a1f3b17310, L_0x55a1f3b17440, C4<0>, C4<0>;
L_0x55a1f3b16ea0 .functor XOR 1, L_0x55a1f3b16e30, L_0x55a1f3b17570, C4<0>, C4<0>;
L_0x55a1f3b16f10 .functor AND 1, L_0x55a1f3b17310, L_0x55a1f3b17440, C4<1>, C4<1>;
L_0x55a1f3b16f80 .functor AND 1, L_0x55a1f3b17310, L_0x55a1f3b17570, C4<1>, C4<1>;
L_0x55a1f3b17040 .functor OR 1, L_0x55a1f3b16f10, L_0x55a1f3b16f80, C4<0>, C4<0>;
L_0x55a1f3b17150 .functor AND 1, L_0x55a1f3b17570, L_0x55a1f3b17440, C4<1>, C4<1>;
L_0x55a1f3b17200 .functor OR 1, L_0x55a1f3b17040, L_0x55a1f3b17150, C4<0>, C4<0>;
v0x55a1f343fa00_0 .net *"_s0", 0 0, L_0x55a1f3b16e30;  1 drivers
v0x55a1f343fae0_0 .net *"_s10", 0 0, L_0x55a1f3b17150;  1 drivers
v0x55a1f343ca50_0 .net *"_s4", 0 0, L_0x55a1f3b16f10;  1 drivers
v0x55a1f343cb40_0 .net *"_s6", 0 0, L_0x55a1f3b16f80;  1 drivers
v0x55a1f3443d80_0 .net *"_s8", 0 0, L_0x55a1f3b17040;  1 drivers
v0x55a1f34451b0_0 .net "a", 0 0, L_0x55a1f3b17310;  1 drivers
v0x55a1f3445270_0 .net "b", 0 0, L_0x55a1f3b17440;  1 drivers
v0x55a1f3440e30_0 .net "ca", 0 0, L_0x55a1f3b17200;  1 drivers
v0x55a1f3440ed0_0 .net "cin", 0 0, L_0x55a1f3b17570;  1 drivers
v0x55a1f3442260_0 .net "sum", 0 0, L_0x55a1f3b16ea0;  1 drivers
S_0x55a1f343dee0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f344ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b176e0 .functor XOR 1, L_0x55a1f3b17cb0, L_0x55a1f3b17de0, C4<0>, C4<0>;
L_0x55a1f3b17750 .functor XOR 1, L_0x55a1f3b176e0, L_0x55a1f3b17f60, C4<0>, C4<0>;
L_0x55a1f3b17810 .functor AND 1, L_0x55a1f3b17cb0, L_0x55a1f3b17de0, C4<1>, C4<1>;
L_0x55a1f3b17920 .functor AND 1, L_0x55a1f3b17cb0, L_0x55a1f3b17f60, C4<1>, C4<1>;
L_0x55a1f3b179e0 .functor OR 1, L_0x55a1f3b17810, L_0x55a1f3b17920, C4<0>, C4<0>;
L_0x55a1f3b17af0 .functor AND 1, L_0x55a1f3b17f60, L_0x55a1f3b17de0, C4<1>, C4<1>;
L_0x55a1f3b17ba0 .functor OR 1, L_0x55a1f3b179e0, L_0x55a1f3b17af0, C4<0>, C4<0>;
v0x55a1f343f390_0 .net *"_s0", 0 0, L_0x55a1f3b176e0;  1 drivers
v0x55a1f343afd0_0 .net *"_s10", 0 0, L_0x55a1f3b17af0;  1 drivers
v0x55a1f343b0b0_0 .net *"_s4", 0 0, L_0x55a1f3b17810;  1 drivers
v0x55a1f343c360_0 .net *"_s6", 0 0, L_0x55a1f3b17920;  1 drivers
v0x55a1f343c440_0 .net *"_s8", 0 0, L_0x55a1f3b179e0;  1 drivers
v0x55a1f34308c0_0 .net "a", 0 0, L_0x55a1f3b17cb0;  1 drivers
v0x55a1f3430980_0 .net "b", 0 0, L_0x55a1f3b17de0;  1 drivers
v0x55a1f3439330_0 .net "ca", 0 0, L_0x55a1f3b17ba0;  1 drivers
v0x55a1f34393f0_0 .net "cin", 0 0, L_0x55a1f3b17f60;  1 drivers
v0x55a1f3439000_0 .net "sum", 0 0, L_0x55a1f3b17750;  1 drivers
S_0x55a1f34363e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f344ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b18090 .functor XOR 1, L_0x55a1f3b18530, L_0x55a1f3b186f0, C4<0>, C4<0>;
L_0x55a1f3b18100 .functor XOR 1, L_0x55a1f3b18090, L_0x55a1f3b188b0, C4<0>, C4<0>;
L_0x55a1f3b18170 .functor AND 1, L_0x55a1f3b18530, L_0x55a1f3b186f0, C4<1>, C4<1>;
L_0x55a1f3b181e0 .functor AND 1, L_0x55a1f3b18530, L_0x55a1f3b188b0, C4<1>, C4<1>;
L_0x55a1f3b182a0 .functor OR 1, L_0x55a1f3b18170, L_0x55a1f3b181e0, C4<0>, C4<0>;
L_0x55a1f3b183b0 .functor AND 1, L_0x55a1f3b188b0, L_0x55a1f3b186f0, C4<1>, C4<1>;
L_0x55a1f3b18420 .functor OR 1, L_0x55a1f3b182a0, L_0x55a1f3b183b0, C4<0>, C4<0>;
v0x55a1f3436000_0 .net *"_s0", 0 0, L_0x55a1f3b18090;  1 drivers
v0x55a1f34360e0_0 .net *"_s10", 0 0, L_0x55a1f3b183b0;  1 drivers
v0x55a1f3433490_0 .net *"_s4", 0 0, L_0x55a1f3b18170;  1 drivers
v0x55a1f3433560_0 .net *"_s6", 0 0, L_0x55a1f3b181e0;  1 drivers
v0x55a1f34330d0_0 .net *"_s8", 0 0, L_0x55a1f3b182a0;  1 drivers
v0x55a1f3430100_0 .net "a", 0 0, L_0x55a1f3b18530;  1 drivers
v0x55a1f34301c0_0 .net "b", 0 0, L_0x55a1f3b186f0;  1 drivers
v0x55a1f3437430_0 .net "ca", 0 0, L_0x55a1f3b18420;  1 drivers
v0x55a1f34374d0_0 .net "cin", 0 0, L_0x55a1f3b188b0;  1 drivers
v0x55a1f3438910_0 .net "sum", 0 0, L_0x55a1f3b18100;  1 drivers
S_0x55a1f34329c0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f347de90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f341c580_0 .net "a", 3 0, L_0x55a1f3b1b690;  1 drivers
v0x55a1f341c680_0 .net "b", 3 0, L_0x55a1f3b1b7c0;  1 drivers
v0x55a1f3418200_0 .net "ca", 3 0, L_0x55a1f3b1b520;  1 drivers
v0x55a1f34182c0_0 .net "cin", 3 0, L_0x55a1f3b1b8f0;  1 drivers
v0x55a1f3419630_0 .net "sum", 3 0, L_0x55a1f3b1b480;  1 drivers
L_0x55a1f3b19440 .part L_0x55a1f3b1b690, 0, 1;
L_0x55a1f3b19570 .part L_0x55a1f3b1b7c0, 0, 1;
L_0x55a1f3b196a0 .part L_0x55a1f3b1b8f0, 0, 1;
L_0x55a1f3b19cb0 .part L_0x55a1f3b1b690, 1, 1;
L_0x55a1f3b19de0 .part L_0x55a1f3b1b7c0, 1, 1;
L_0x55a1f3b19f10 .part L_0x55a1f3b1b8f0, 1, 1;
L_0x55a1f3b1a650 .part L_0x55a1f3b1b690, 2, 1;
L_0x55a1f3b1a780 .part L_0x55a1f3b1b7c0, 2, 1;
L_0x55a1f3b1a900 .part L_0x55a1f3b1b8f0, 2, 1;
L_0x55a1f3b1aed0 .part L_0x55a1f3b1b690, 3, 1;
L_0x55a1f3b1b090 .part L_0x55a1f3b1b7c0, 3, 1;
L_0x55a1f3b1b250 .part L_0x55a1f3b1b8f0, 3, 1;
L_0x55a1f3b1b480 .concat8 [ 1 1 1 1], L_0x55a1f3b18f20, L_0x55a1f3b19840, L_0x55a1f3b1a0f0, L_0x55a1f3b1aaa0;
L_0x55a1f3b1b520 .concat8 [ 1 1 1 1], L_0x55a1f3b19330, L_0x55a1f3b19ba0, L_0x55a1f3b1a540, L_0x55a1f3b1adc0;
S_0x55a1f342fa10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b18a70 .functor XOR 1, L_0x55a1f3b19440, L_0x55a1f3b19570, C4<0>, C4<0>;
L_0x55a1f3b18f20 .functor XOR 1, L_0x55a1f3b18a70, L_0x55a1f3b196a0, C4<0>, C4<0>;
L_0x55a1f3b18fe0 .functor AND 1, L_0x55a1f3b19440, L_0x55a1f3b19570, C4<1>, C4<1>;
L_0x55a1f3b190f0 .functor AND 1, L_0x55a1f3b19440, L_0x55a1f3b196a0, C4<1>, C4<1>;
L_0x55a1f3b191b0 .functor OR 1, L_0x55a1f3b18fe0, L_0x55a1f3b190f0, C4<0>, C4<0>;
L_0x55a1f3b192c0 .functor AND 1, L_0x55a1f3b196a0, L_0x55a1f3b19570, C4<1>, C4<1>;
L_0x55a1f3b19330 .functor OR 1, L_0x55a1f3b191b0, L_0x55a1f3b192c0, C4<0>, C4<0>;
v0x55a1f3423fd0_0 .net *"_s0", 0 0, L_0x55a1f3b18a70;  1 drivers
v0x55a1f342c9e0_0 .net *"_s10", 0 0, L_0x55a1f3b192c0;  1 drivers
v0x55a1f342cac0_0 .net *"_s4", 0 0, L_0x55a1f3b18fe0;  1 drivers
v0x55a1f342c600_0 .net *"_s6", 0 0, L_0x55a1f3b190f0;  1 drivers
v0x55a1f342c6e0_0 .net *"_s8", 0 0, L_0x55a1f3b191b0;  1 drivers
v0x55a1f3423b50_0 .net "a", 0 0, L_0x55a1f3b19440;  1 drivers
v0x55a1f3423c10_0 .net "b", 0 0, L_0x55a1f3b19570;  1 drivers
v0x55a1f3429a90_0 .net "ca", 0 0, L_0x55a1f3b19330;  1 drivers
v0x55a1f3429b50_0 .net "cin", 0 0, L_0x55a1f3b196a0;  1 drivers
v0x55a1f3429760_0 .net "sum", 0 0, L_0x55a1f3b18f20;  1 drivers
S_0x55a1f3426760 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b197d0 .functor XOR 1, L_0x55a1f3b19cb0, L_0x55a1f3b19de0, C4<0>, C4<0>;
L_0x55a1f3b19840 .functor XOR 1, L_0x55a1f3b197d0, L_0x55a1f3b19f10, C4<0>, C4<0>;
L_0x55a1f3b198b0 .functor AND 1, L_0x55a1f3b19cb0, L_0x55a1f3b19de0, C4<1>, C4<1>;
L_0x55a1f3b19920 .functor AND 1, L_0x55a1f3b19cb0, L_0x55a1f3b19f10, C4<1>, C4<1>;
L_0x55a1f3b199e0 .functor OR 1, L_0x55a1f3b198b0, L_0x55a1f3b19920, C4<0>, C4<0>;
L_0x55a1f3b19af0 .functor AND 1, L_0x55a1f3b19f10, L_0x55a1f3b19de0, C4<1>, C4<1>;
L_0x55a1f3b19ba0 .functor OR 1, L_0x55a1f3b199e0, L_0x55a1f3b19af0, C4<0>, C4<0>;
v0x55a1f3426c20_0 .net *"_s0", 0 0, L_0x55a1f3b197d0;  1 drivers
v0x55a1f34237d0_0 .net *"_s10", 0 0, L_0x55a1f3b19af0;  1 drivers
v0x55a1f34238b0_0 .net *"_s4", 0 0, L_0x55a1f3b198b0;  1 drivers
v0x55a1f342ab30_0 .net *"_s6", 0 0, L_0x55a1f3b19920;  1 drivers
v0x55a1f342bf10_0 .net *"_s8", 0 0, L_0x55a1f3b199e0;  1 drivers
v0x55a1f3427b90_0 .net "a", 0 0, L_0x55a1f3b19cb0;  1 drivers
v0x55a1f3427c50_0 .net "b", 0 0, L_0x55a1f3b19de0;  1 drivers
v0x55a1f3428fc0_0 .net "ca", 0 0, L_0x55a1f3b19ba0;  1 drivers
v0x55a1f3429060_0 .net "cin", 0 0, L_0x55a1f3b19f10;  1 drivers
v0x55a1f3424cf0_0 .net "sum", 0 0, L_0x55a1f3b19840;  1 drivers
S_0x55a1f3426070 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1a080 .functor XOR 1, L_0x55a1f3b1a650, L_0x55a1f3b1a780, C4<0>, C4<0>;
L_0x55a1f3b1a0f0 .functor XOR 1, L_0x55a1f3b1a080, L_0x55a1f3b1a900, C4<0>, C4<0>;
L_0x55a1f3b1a1b0 .functor AND 1, L_0x55a1f3b1a650, L_0x55a1f3b1a780, C4<1>, C4<1>;
L_0x55a1f3b1a2c0 .functor AND 1, L_0x55a1f3b1a650, L_0x55a1f3b1a900, C4<1>, C4<1>;
L_0x55a1f3b1a380 .functor OR 1, L_0x55a1f3b1a1b0, L_0x55a1f3b1a2c0, C4<0>, C4<0>;
L_0x55a1f3b1a490 .functor AND 1, L_0x55a1f3b1a900, L_0x55a1f3b1a780, C4<1>, C4<1>;
L_0x55a1f3b1a540 .functor OR 1, L_0x55a1f3b1a380, L_0x55a1f3b1a490, C4<0>, C4<0>;
v0x55a1f3421db0_0 .net *"_s0", 0 0, L_0x55a1f3b1a080;  1 drivers
v0x55a1f34230c0_0 .net *"_s10", 0 0, L_0x55a1f3b1a490;  1 drivers
v0x55a1f34231a0_0 .net *"_s4", 0 0, L_0x55a1f3b1a1b0;  1 drivers
v0x55a1f3417510_0 .net *"_s6", 0 0, L_0x55a1f3b1a2c0;  1 drivers
v0x55a1f34175f0_0 .net *"_s8", 0 0, L_0x55a1f3b1a380;  1 drivers
v0x55a1f341ffa0_0 .net "a", 0 0, L_0x55a1f3b1a650;  1 drivers
v0x55a1f3420060_0 .net "b", 0 0, L_0x55a1f3b1a780;  1 drivers
v0x55a1f341fbc0_0 .net "ca", 0 0, L_0x55a1f3b1a540;  1 drivers
v0x55a1f341fc60_0 .net "cin", 0 0, L_0x55a1f3b1a900;  1 drivers
v0x55a1f34171a0_0 .net "sum", 0 0, L_0x55a1f3b1a0f0;  1 drivers
S_0x55a1f341d050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34329c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1aa30 .functor XOR 1, L_0x55a1f3b1aed0, L_0x55a1f3b1b090, C4<0>, C4<0>;
L_0x55a1f3b1aaa0 .functor XOR 1, L_0x55a1f3b1aa30, L_0x55a1f3b1b250, C4<0>, C4<0>;
L_0x55a1f3b1ab10 .functor AND 1, L_0x55a1f3b1aed0, L_0x55a1f3b1b090, C4<1>, C4<1>;
L_0x55a1f3b1ab80 .functor AND 1, L_0x55a1f3b1aed0, L_0x55a1f3b1b250, C4<1>, C4<1>;
L_0x55a1f3b1ac40 .functor OR 1, L_0x55a1f3b1ab10, L_0x55a1f3b1ab80, C4<0>, C4<0>;
L_0x55a1f3b1ad50 .functor AND 1, L_0x55a1f3b1b250, L_0x55a1f3b1b090, C4<1>, C4<1>;
L_0x55a1f3b1adc0 .functor OR 1, L_0x55a1f3b1ac40, L_0x55a1f3b1ad50, C4<0>, C4<0>;
v0x55a1f341ccf0_0 .net *"_s0", 0 0, L_0x55a1f3b1aa30;  1 drivers
v0x55a1f341a100_0 .net *"_s10", 0 0, L_0x55a1f3b1ad50;  1 drivers
v0x55a1f341a1e0_0 .net *"_s4", 0 0, L_0x55a1f3b1ab10;  1 drivers
v0x55a1f3419d20_0 .net *"_s6", 0 0, L_0x55a1f3b1ab80;  1 drivers
v0x55a1f3419e00_0 .net *"_s8", 0 0, L_0x55a1f3b1ac40;  1 drivers
v0x55a1f3416de0_0 .net "a", 0 0, L_0x55a1f3b1aed0;  1 drivers
v0x55a1f341e0a0_0 .net "b", 0 0, L_0x55a1f3b1b090;  1 drivers
v0x55a1f341e160_0 .net "ca", 0 0, L_0x55a1f3b1adc0;  1 drivers
v0x55a1f341f4d0_0 .net "cin", 0 0, L_0x55a1f3b1b250;  1 drivers
v0x55a1f341b150_0 .net "sum", 0 0, L_0x55a1f3b1aaa0;  1 drivers
S_0x55a1f3407430 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f34821d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f33af400_0 .net "a", 15 0, L_0x55a1f3b26b60;  1 drivers
v0x55a1f33af4e0_0 .net "b", 15 0, L_0x55a1f3b26c50;  1 drivers
v0x55a1f33acb00_0 .net "ca", 15 0, L_0x55a1f3b26900;  1 drivers
v0x55a1f33acba0_0 .net "cin", 15 0, L_0x55a1f3b26d40;  1 drivers
v0x55a1f33a01b0_0 .net "sum", 15 0, L_0x55a1f3b26860;  1 drivers
L_0x55a1f3b1e6b0 .part L_0x55a1f3b26b60, 0, 4;
L_0x55a1f3b1e750 .part L_0x55a1f3b26c50, 0, 4;
L_0x55a1f3b1e7f0 .part L_0x55a1f3b26d40, 0, 4;
L_0x55a1f3b21040 .part L_0x55a1f3b26b60, 4, 4;
L_0x55a1f3b21130 .part L_0x55a1f3b26c50, 4, 4;
L_0x55a1f3b21220 .part L_0x55a1f3b26d40, 4, 4;
L_0x55a1f3b23b00 .part L_0x55a1f3b26b60, 8, 4;
L_0x55a1f3b23ba0 .part L_0x55a1f3b26c50, 8, 4;
L_0x55a1f3b23c90 .part L_0x55a1f3b26d40, 8, 4;
L_0x55a1f3b26460 .part L_0x55a1f3b26b60, 12, 4;
L_0x55a1f3b26590 .part L_0x55a1f3b26c50, 12, 4;
L_0x55a1f3b266c0 .part L_0x55a1f3b26d40, 12, 4;
L_0x55a1f3b26860 .concat8 [ 4 4 4 4], L_0x55a1f3b1e4a0, L_0x55a1f3b20e30, L_0x55a1f3b238f0, L_0x55a1f3b26250;
L_0x55a1f3b26900 .concat8 [ 4 4 4 4], L_0x55a1f3b1e540, L_0x55a1f3b20ed0, L_0x55a1f3b23990, L_0x55a1f3b262f0;
S_0x55a1f3409fb0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3407430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33ff780_0 .net "a", 3 0, L_0x55a1f3b1e6b0;  1 drivers
v0x55a1f33ff860_0 .net "b", 3 0, L_0x55a1f3b1e750;  1 drivers
v0x55a1f33fb440_0 .net "ca", 3 0, L_0x55a1f3b1e540;  1 drivers
v0x55a1f33fb500_0 .net "cin", 3 0, L_0x55a1f3b1e7f0;  1 drivers
v0x55a1f33fc7d0_0 .net "sum", 3 0, L_0x55a1f3b1e4a0;  1 drivers
L_0x55a1f3b1c460 .part L_0x55a1f3b1e6b0, 0, 1;
L_0x55a1f3b1c590 .part L_0x55a1f3b1e750, 0, 1;
L_0x55a1f3b1c6c0 .part L_0x55a1f3b1e7f0, 0, 1;
L_0x55a1f3b1ccd0 .part L_0x55a1f3b1e6b0, 1, 1;
L_0x55a1f3b1ce00 .part L_0x55a1f3b1e750, 1, 1;
L_0x55a1f3b1cf30 .part L_0x55a1f3b1e7f0, 1, 1;
L_0x55a1f3b1d670 .part L_0x55a1f3b1e6b0, 2, 1;
L_0x55a1f3b1d7a0 .part L_0x55a1f3b1e750, 2, 1;
L_0x55a1f3b1d920 .part L_0x55a1f3b1e7f0, 2, 1;
L_0x55a1f3b1def0 .part L_0x55a1f3b1e6b0, 3, 1;
L_0x55a1f3b1e0b0 .part L_0x55a1f3b1e750, 3, 1;
L_0x55a1f3b1e270 .part L_0x55a1f3b1e7f0, 3, 1;
L_0x55a1f3b1e4a0 .concat8 [ 1 1 1 1], L_0x55a1f3b1b410, L_0x55a1f3b1c860, L_0x55a1f3b1d110, L_0x55a1f3b1dac0;
L_0x55a1f3b1e540 .concat8 [ 1 1 1 1], L_0x55a1f3b1c350, L_0x55a1f3b1cbc0, L_0x55a1f3b1d560, L_0x55a1f3b1dde0;
S_0x55a1f3412a40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3409fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1ba20 .functor XOR 1, L_0x55a1f3b1c460, L_0x55a1f3b1c590, C4<0>, C4<0>;
L_0x55a1f3b1b410 .functor XOR 1, L_0x55a1f3b1ba20, L_0x55a1f3b1c6c0, C4<0>, C4<0>;
L_0x55a1f3b1bfc0 .functor AND 1, L_0x55a1f3b1c460, L_0x55a1f3b1c590, C4<1>, C4<1>;
L_0x55a1f3b1c0d0 .functor AND 1, L_0x55a1f3b1c460, L_0x55a1f3b1c6c0, C4<1>, C4<1>;
L_0x55a1f3b1c190 .functor OR 1, L_0x55a1f3b1bfc0, L_0x55a1f3b1c0d0, C4<0>, C4<0>;
L_0x55a1f3b1c2a0 .functor AND 1, L_0x55a1f3b1c6c0, L_0x55a1f3b1c590, C4<1>, C4<1>;
L_0x55a1f3b1c350 .functor OR 1, L_0x55a1f3b1c190, L_0x55a1f3b1c2a0, C4<0>, C4<0>;
v0x55a1f3412760_0 .net *"_s0", 0 0, L_0x55a1f3b1ba20;  1 drivers
v0x55a1f3409b90_0 .net *"_s10", 0 0, L_0x55a1f3b1c2a0;  1 drivers
v0x55a1f3409c70_0 .net *"_s4", 0 0, L_0x55a1f3b1bfc0;  1 drivers
v0x55a1f340faf0_0 .net *"_s6", 0 0, L_0x55a1f3b1c0d0;  1 drivers
v0x55a1f340fbd0_0 .net *"_s8", 0 0, L_0x55a1f3b1c190;  1 drivers
v0x55a1f340f780_0 .net "a", 0 0, L_0x55a1f3b1c460;  1 drivers
v0x55a1f340cba0_0 .net "b", 0 0, L_0x55a1f3b1c590;  1 drivers
v0x55a1f340cc60_0 .net "ca", 0 0, L_0x55a1f3b1c350;  1 drivers
v0x55a1f340c7c0_0 .net "cin", 0 0, L_0x55a1f3b1c6c0;  1 drivers
v0x55a1f3409810_0 .net "sum", 0 0, L_0x55a1f3b1b410;  1 drivers
S_0x55a1f3410b40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3409fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1c7f0 .functor XOR 1, L_0x55a1f3b1ccd0, L_0x55a1f3b1ce00, C4<0>, C4<0>;
L_0x55a1f3b1c860 .functor XOR 1, L_0x55a1f3b1c7f0, L_0x55a1f3b1cf30, C4<0>, C4<0>;
L_0x55a1f3b1c8d0 .functor AND 1, L_0x55a1f3b1ccd0, L_0x55a1f3b1ce00, C4<1>, C4<1>;
L_0x55a1f3b1c940 .functor AND 1, L_0x55a1f3b1ccd0, L_0x55a1f3b1cf30, C4<1>, C4<1>;
L_0x55a1f3b1ca00 .functor OR 1, L_0x55a1f3b1c8d0, L_0x55a1f3b1c940, C4<0>, C4<0>;
L_0x55a1f3b1cb10 .functor AND 1, L_0x55a1f3b1cf30, L_0x55a1f3b1ce00, C4<1>, C4<1>;
L_0x55a1f3b1cbc0 .functor OR 1, L_0x55a1f3b1ca00, L_0x55a1f3b1cb10, C4<0>, C4<0>;
v0x55a1f3411ff0_0 .net *"_s0", 0 0, L_0x55a1f3b1c7f0;  1 drivers
v0x55a1f340dbf0_0 .net *"_s10", 0 0, L_0x55a1f3b1cb10;  1 drivers
v0x55a1f340dcd0_0 .net *"_s4", 0 0, L_0x55a1f3b1c8d0;  1 drivers
v0x55a1f340f020_0 .net *"_s6", 0 0, L_0x55a1f3b1c940;  1 drivers
v0x55a1f340f100_0 .net *"_s8", 0 0, L_0x55a1f3b1ca00;  1 drivers
v0x55a1f340aca0_0 .net "a", 0 0, L_0x55a1f3b1ccd0;  1 drivers
v0x55a1f340ad60_0 .net "b", 0 0, L_0x55a1f3b1ce00;  1 drivers
v0x55a1f340c0d0_0 .net "ca", 0 0, L_0x55a1f3b1cbc0;  1 drivers
v0x55a1f340c170_0 .net "cin", 0 0, L_0x55a1f3b1cf30;  1 drivers
v0x55a1f3407e40_0 .net "sum", 0 0, L_0x55a1f3b1c860;  1 drivers
S_0x55a1f3409120 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3409fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1d0a0 .functor XOR 1, L_0x55a1f3b1d670, L_0x55a1f3b1d7a0, C4<0>, C4<0>;
L_0x55a1f3b1d110 .functor XOR 1, L_0x55a1f3b1d0a0, L_0x55a1f3b1d920, C4<0>, C4<0>;
L_0x55a1f3b1d1d0 .functor AND 1, L_0x55a1f3b1d670, L_0x55a1f3b1d7a0, C4<1>, C4<1>;
L_0x55a1f3b1d2e0 .functor AND 1, L_0x55a1f3b1d670, L_0x55a1f3b1d920, C4<1>, C4<1>;
L_0x55a1f3b1d3a0 .functor OR 1, L_0x55a1f3b1d1d0, L_0x55a1f3b1d2e0, C4<0>, C4<0>;
L_0x55a1f3b1d4b0 .functor AND 1, L_0x55a1f3b1d920, L_0x55a1f3b1d7a0, C4<1>, C4<1>;
L_0x55a1f3b1d560 .functor OR 1, L_0x55a1f3b1d3a0, L_0x55a1f3b1d4b0, C4<0>, C4<0>;
v0x55a1f33fd6e0_0 .net *"_s0", 0 0, L_0x55a1f3b1d0a0;  1 drivers
v0x55a1f34060f0_0 .net *"_s10", 0 0, L_0x55a1f3b1d4b0;  1 drivers
v0x55a1f34061d0_0 .net *"_s4", 0 0, L_0x55a1f3b1d1d0;  1 drivers
v0x55a1f3405d10_0 .net *"_s6", 0 0, L_0x55a1f3b1d2e0;  1 drivers
v0x55a1f3405df0_0 .net *"_s8", 0 0, L_0x55a1f3b1d3a0;  1 drivers
v0x55a1f33fd2b0_0 .net "a", 0 0, L_0x55a1f3b1d670;  1 drivers
v0x55a1f34031a0_0 .net "b", 0 0, L_0x55a1f3b1d7a0;  1 drivers
v0x55a1f3403260_0 .net "ca", 0 0, L_0x55a1f3b1d560;  1 drivers
v0x55a1f3402dc0_0 .net "cin", 0 0, L_0x55a1f3b1d920;  1 drivers
v0x55a1f3400250_0 .net "sum", 0 0, L_0x55a1f3b1d110;  1 drivers
S_0x55a1f33ffe70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3409fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1da50 .functor XOR 1, L_0x55a1f3b1def0, L_0x55a1f3b1e0b0, C4<0>, C4<0>;
L_0x55a1f3b1dac0 .functor XOR 1, L_0x55a1f3b1da50, L_0x55a1f3b1e270, C4<0>, C4<0>;
L_0x55a1f3b1db30 .functor AND 1, L_0x55a1f3b1def0, L_0x55a1f3b1e0b0, C4<1>, C4<1>;
L_0x55a1f3b1dba0 .functor AND 1, L_0x55a1f3b1def0, L_0x55a1f3b1e270, C4<1>, C4<1>;
L_0x55a1f3b1dc60 .functor OR 1, L_0x55a1f3b1db30, L_0x55a1f3b1dba0, C4<0>, C4<0>;
L_0x55a1f3b1dd70 .functor AND 1, L_0x55a1f3b1e270, L_0x55a1f3b1e0b0, C4<1>, C4<1>;
L_0x55a1f3b1dde0 .functor OR 1, L_0x55a1f3b1dc60, L_0x55a1f3b1dd70, C4<0>, C4<0>;
v0x55a1f33fcf40_0 .net *"_s0", 0 0, L_0x55a1f3b1da50;  1 drivers
v0x55a1f34041f0_0 .net *"_s10", 0 0, L_0x55a1f3b1dd70;  1 drivers
v0x55a1f34042d0_0 .net *"_s4", 0 0, L_0x55a1f3b1db30;  1 drivers
v0x55a1f3405620_0 .net *"_s6", 0 0, L_0x55a1f3b1dba0;  1 drivers
v0x55a1f3405700_0 .net *"_s8", 0 0, L_0x55a1f3b1dc60;  1 drivers
v0x55a1f34012a0_0 .net "a", 0 0, L_0x55a1f3b1def0;  1 drivers
v0x55a1f3401340_0 .net "b", 0 0, L_0x55a1f3b1e0b0;  1 drivers
v0x55a1f34026d0_0 .net "ca", 0 0, L_0x55a1f3b1dde0;  1 drivers
v0x55a1f3402790_0 .net "cin", 0 0, L_0x55a1f3b1e270;  1 drivers
v0x55a1f33fe400_0 .net "sum", 0 0, L_0x55a1f3b1dac0;  1 drivers
S_0x55a1f33f0d10 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3407430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33e2010_0 .net "a", 3 0, L_0x55a1f3b21040;  1 drivers
v0x55a1f33e2110_0 .net "b", 3 0, L_0x55a1f3b21130;  1 drivers
v0x55a1f33e3440_0 .net "ca", 3 0, L_0x55a1f3b20ed0;  1 drivers
v0x55a1f33e3500_0 .net "cin", 3 0, L_0x55a1f3b21220;  1 drivers
v0x55a1f33e08b0_0 .net "sum", 3 0, L_0x55a1f3b20e30;  1 drivers
L_0x55a1f3b1edf0 .part L_0x55a1f3b21040, 0, 1;
L_0x55a1f3b1ef20 .part L_0x55a1f3b21130, 0, 1;
L_0x55a1f3b1f050 .part L_0x55a1f3b21220, 0, 1;
L_0x55a1f3b1f660 .part L_0x55a1f3b21040, 1, 1;
L_0x55a1f3b1f790 .part L_0x55a1f3b21130, 1, 1;
L_0x55a1f3b1f8c0 .part L_0x55a1f3b21220, 1, 1;
L_0x55a1f3b20000 .part L_0x55a1f3b21040, 2, 1;
L_0x55a1f3b20130 .part L_0x55a1f3b21130, 2, 1;
L_0x55a1f3b202b0 .part L_0x55a1f3b21220, 2, 1;
L_0x55a1f3b20880 .part L_0x55a1f3b21040, 3, 1;
L_0x55a1f3b20a40 .part L_0x55a1f3b21130, 3, 1;
L_0x55a1f3b20c00 .part L_0x55a1f3b21220, 3, 1;
L_0x55a1f3b20e30 .concat8 [ 1 1 1 1], L_0x55a1f3b1e890, L_0x55a1f3b1f1f0, L_0x55a1f3b1faa0, L_0x55a1f3b20450;
L_0x55a1f3b20ed0 .concat8 [ 1 1 1 1], L_0x55a1f3b1ece0, L_0x55a1f3b1f550, L_0x55a1f3b1fef0, L_0x55a1f3b20770;
S_0x55a1f33f93c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1e430 .functor XOR 1, L_0x55a1f3b1edf0, L_0x55a1f3b1ef20, C4<0>, C4<0>;
L_0x55a1f3b1e890 .functor XOR 1, L_0x55a1f3b1e430, L_0x55a1f3b1f050, C4<0>, C4<0>;
L_0x55a1f3b1e950 .functor AND 1, L_0x55a1f3b1edf0, L_0x55a1f3b1ef20, C4<1>, C4<1>;
L_0x55a1f3b1ea60 .functor AND 1, L_0x55a1f3b1edf0, L_0x55a1f3b1f050, C4<1>, C4<1>;
L_0x55a1f3b1eb20 .functor OR 1, L_0x55a1f3b1e950, L_0x55a1f3b1ea60, C4<0>, C4<0>;
L_0x55a1f3b1ec30 .functor AND 1, L_0x55a1f3b1f050, L_0x55a1f3b1ef20, C4<1>, C4<1>;
L_0x55a1f3b1ece0 .functor OR 1, L_0x55a1f3b1eb20, L_0x55a1f3b1ec30, C4<0>, C4<0>;
v0x55a1f33f08f0_0 .net *"_s0", 0 0, L_0x55a1f3b1e430;  1 drivers
v0x55a1f33f0990_0 .net *"_s10", 0 0, L_0x55a1f3b1ec30;  1 drivers
v0x55a1f33f6850_0 .net *"_s4", 0 0, L_0x55a1f3b1e950;  1 drivers
v0x55a1f33f6920_0 .net *"_s6", 0 0, L_0x55a1f3b1ea60;  1 drivers
v0x55a1f33f6490_0 .net *"_s8", 0 0, L_0x55a1f3b1eb20;  1 drivers
v0x55a1f33f3900_0 .net "a", 0 0, L_0x55a1f3b1edf0;  1 drivers
v0x55a1f33f39c0_0 .net "b", 0 0, L_0x55a1f3b1ef20;  1 drivers
v0x55a1f33f3520_0 .net "ca", 0 0, L_0x55a1f3b1ece0;  1 drivers
v0x55a1f33f35c0_0 .net "cin", 0 0, L_0x55a1f3b1f050;  1 drivers
v0x55a1f33f0620_0 .net "sum", 0 0, L_0x55a1f3b1e890;  1 drivers
S_0x55a1f33f78a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1f180 .functor XOR 1, L_0x55a1f3b1f660, L_0x55a1f3b1f790, C4<0>, C4<0>;
L_0x55a1f3b1f1f0 .functor XOR 1, L_0x55a1f3b1f180, L_0x55a1f3b1f8c0, C4<0>, C4<0>;
L_0x55a1f3b1f260 .functor AND 1, L_0x55a1f3b1f660, L_0x55a1f3b1f790, C4<1>, C4<1>;
L_0x55a1f3b1f2d0 .functor AND 1, L_0x55a1f3b1f660, L_0x55a1f3b1f8c0, C4<1>, C4<1>;
L_0x55a1f3b1f390 .functor OR 1, L_0x55a1f3b1f260, L_0x55a1f3b1f2d0, C4<0>, C4<0>;
L_0x55a1f3b1f4a0 .functor AND 1, L_0x55a1f3b1f8c0, L_0x55a1f3b1f790, C4<1>, C4<1>;
L_0x55a1f3b1f550 .functor OR 1, L_0x55a1f3b1f390, L_0x55a1f3b1f4a0, C4<0>, C4<0>;
v0x55a1f33f8d50_0 .net *"_s0", 0 0, L_0x55a1f3b1f180;  1 drivers
v0x55a1f33f4950_0 .net *"_s10", 0 0, L_0x55a1f3b1f4a0;  1 drivers
v0x55a1f33f4a30_0 .net *"_s4", 0 0, L_0x55a1f3b1f260;  1 drivers
v0x55a1f33f5d80_0 .net *"_s6", 0 0, L_0x55a1f3b1f2d0;  1 drivers
v0x55a1f33f5e60_0 .net *"_s8", 0 0, L_0x55a1f3b1f390;  1 drivers
v0x55a1f33f1a70_0 .net "a", 0 0, L_0x55a1f3b1f660;  1 drivers
v0x55a1f33f2e30_0 .net "b", 0 0, L_0x55a1f3b1f790;  1 drivers
v0x55a1f33f2ef0_0 .net "ca", 0 0, L_0x55a1f3b1f550;  1 drivers
v0x55a1f33eeaf0_0 .net "cin", 0 0, L_0x55a1f3b1f8c0;  1 drivers
v0x55a1f33efe80_0 .net "sum", 0 0, L_0x55a1f3b1f1f0;  1 drivers
S_0x55a1f33e42d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b1fa30 .functor XOR 1, L_0x55a1f3b20000, L_0x55a1f3b20130, C4<0>, C4<0>;
L_0x55a1f3b1faa0 .functor XOR 1, L_0x55a1f3b1fa30, L_0x55a1f3b202b0, C4<0>, C4<0>;
L_0x55a1f3b1fb60 .functor AND 1, L_0x55a1f3b20000, L_0x55a1f3b20130, C4<1>, C4<1>;
L_0x55a1f3b1fc70 .functor AND 1, L_0x55a1f3b20000, L_0x55a1f3b202b0, C4<1>, C4<1>;
L_0x55a1f3b1fd30 .functor OR 1, L_0x55a1f3b1fb60, L_0x55a1f3b1fc70, C4<0>, C4<0>;
L_0x55a1f3b1fe40 .functor AND 1, L_0x55a1f3b202b0, L_0x55a1f3b20130, C4<1>, C4<1>;
L_0x55a1f3b1fef0 .functor OR 1, L_0x55a1f3b1fd30, L_0x55a1f3b1fe40, C4<0>, C4<0>;
v0x55a1f33ecde0_0 .net *"_s0", 0 0, L_0x55a1f3b1fa30;  1 drivers
v0x55a1f33ec980_0 .net *"_s10", 0 0, L_0x55a1f3b1fe40;  1 drivers
v0x55a1f33eca60_0 .net *"_s4", 0 0, L_0x55a1f3b1fb60;  1 drivers
v0x55a1f33e3eb0_0 .net *"_s6", 0 0, L_0x55a1f3b1fc70;  1 drivers
v0x55a1f33e3f90_0 .net *"_s8", 0 0, L_0x55a1f3b1fd30;  1 drivers
v0x55a1f33e9e10_0 .net "a", 0 0, L_0x55a1f3b20000;  1 drivers
v0x55a1f33e9ed0_0 .net "b", 0 0, L_0x55a1f3b20130;  1 drivers
v0x55a1f33e9a30_0 .net "ca", 0 0, L_0x55a1f3b1fef0;  1 drivers
v0x55a1f33e9ad0_0 .net "cin", 0 0, L_0x55a1f3b202b0;  1 drivers
v0x55a1f33e6f70_0 .net "sum", 0 0, L_0x55a1f3b1faa0;  1 drivers
S_0x55a1f33e6ae0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33f0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b203e0 .functor XOR 1, L_0x55a1f3b20880, L_0x55a1f3b20a40, C4<0>, C4<0>;
L_0x55a1f3b20450 .functor XOR 1, L_0x55a1f3b203e0, L_0x55a1f3b20c00, C4<0>, C4<0>;
L_0x55a1f3b204c0 .functor AND 1, L_0x55a1f3b20880, L_0x55a1f3b20a40, C4<1>, C4<1>;
L_0x55a1f3b20530 .functor AND 1, L_0x55a1f3b20880, L_0x55a1f3b20c00, C4<1>, C4<1>;
L_0x55a1f3b205f0 .functor OR 1, L_0x55a1f3b204c0, L_0x55a1f3b20530, C4<0>, C4<0>;
L_0x55a1f3b20700 .functor AND 1, L_0x55a1f3b20c00, L_0x55a1f3b20a40, C4<1>, C4<1>;
L_0x55a1f3b20770 .functor OR 1, L_0x55a1f3b205f0, L_0x55a1f3b20700, C4<0>, C4<0>;
v0x55a1f33e3bb0_0 .net *"_s0", 0 0, L_0x55a1f3b203e0;  1 drivers
v0x55a1f33eae60_0 .net *"_s10", 0 0, L_0x55a1f3b20700;  1 drivers
v0x55a1f33eaf40_0 .net *"_s4", 0 0, L_0x55a1f3b204c0;  1 drivers
v0x55a1f33ec290_0 .net *"_s6", 0 0, L_0x55a1f3b20530;  1 drivers
v0x55a1f33ec370_0 .net *"_s8", 0 0, L_0x55a1f3b205f0;  1 drivers
v0x55a1f33e7f80_0 .net "a", 0 0, L_0x55a1f3b20880;  1 drivers
v0x55a1f33e9340_0 .net "b", 0 0, L_0x55a1f3b20a40;  1 drivers
v0x55a1f33e9400_0 .net "ca", 0 0, L_0x55a1f3b20770;  1 drivers
v0x55a1f33e4fc0_0 .net "cin", 0 0, L_0x55a1f3b20c00;  1 drivers
v0x55a1f33e63f0_0 .net "sum", 0 0, L_0x55a1f3b20450;  1 drivers
S_0x55a1f33d33f0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3407430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33ce690_0 .net "a", 3 0, L_0x55a1f3b23b00;  1 drivers
v0x55a1f33ce790_0 .net "b", 3 0, L_0x55a1f3b23ba0;  1 drivers
v0x55a1f33ca310_0 .net "ca", 3 0, L_0x55a1f3b23990;  1 drivers
v0x55a1f33ca3d0_0 .net "cin", 3 0, L_0x55a1f3b23c90;  1 drivers
v0x55a1f33cb740_0 .net "sum", 3 0, L_0x55a1f3b238f0;  1 drivers
L_0x55a1f3b218b0 .part L_0x55a1f3b23b00, 0, 1;
L_0x55a1f3b219e0 .part L_0x55a1f3b23ba0, 0, 1;
L_0x55a1f3b21b10 .part L_0x55a1f3b23c90, 0, 1;
L_0x55a1f3b22120 .part L_0x55a1f3b23b00, 1, 1;
L_0x55a1f3b22250 .part L_0x55a1f3b23ba0, 1, 1;
L_0x55a1f3b22380 .part L_0x55a1f3b23c90, 1, 1;
L_0x55a1f3b22ac0 .part L_0x55a1f3b23b00, 2, 1;
L_0x55a1f3b22bf0 .part L_0x55a1f3b23ba0, 2, 1;
L_0x55a1f3b22d70 .part L_0x55a1f3b23c90, 2, 1;
L_0x55a1f3b23340 .part L_0x55a1f3b23b00, 3, 1;
L_0x55a1f3b23500 .part L_0x55a1f3b23ba0, 3, 1;
L_0x55a1f3b236c0 .part L_0x55a1f3b23c90, 3, 1;
L_0x55a1f3b238f0 .concat8 [ 1 1 1 1], L_0x55a1f3b21350, L_0x55a1f3b21cb0, L_0x55a1f3b22560, L_0x55a1f3b22f10;
L_0x55a1f3b23990 .concat8 [ 1 1 1 1], L_0x55a1f3b217a0, L_0x55a1f3b22010, L_0x55a1f3b229b0, L_0x55a1f3b23230;
S_0x55a1f33d5f70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33d33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b20dc0 .functor XOR 1, L_0x55a1f3b218b0, L_0x55a1f3b219e0, C4<0>, C4<0>;
L_0x55a1f3b21350 .functor XOR 1, L_0x55a1f3b20dc0, L_0x55a1f3b21b10, C4<0>, C4<0>;
L_0x55a1f3b21410 .functor AND 1, L_0x55a1f3b218b0, L_0x55a1f3b219e0, C4<1>, C4<1>;
L_0x55a1f3b21520 .functor AND 1, L_0x55a1f3b218b0, L_0x55a1f3b21b10, C4<1>, C4<1>;
L_0x55a1f3b215e0 .functor OR 1, L_0x55a1f3b21410, L_0x55a1f3b21520, C4<0>, C4<0>;
L_0x55a1f3b216f0 .functor AND 1, L_0x55a1f3b21b10, L_0x55a1f3b219e0, C4<1>, C4<1>;
L_0x55a1f3b217a0 .functor OR 1, L_0x55a1f3b215e0, L_0x55a1f3b216f0, C4<0>, C4<0>;
v0x55a1f33dea00_0 .net *"_s0", 0 0, L_0x55a1f3b20dc0;  1 drivers
v0x55a1f33deaa0_0 .net *"_s10", 0 0, L_0x55a1f3b216f0;  1 drivers
v0x55a1f33de620_0 .net *"_s4", 0 0, L_0x55a1f3b21410;  1 drivers
v0x55a1f33de710_0 .net *"_s6", 0 0, L_0x55a1f3b21520;  1 drivers
v0x55a1f33d5b50_0 .net *"_s8", 0 0, L_0x55a1f3b215e0;  1 drivers
v0x55a1f33dbab0_0 .net "a", 0 0, L_0x55a1f3b218b0;  1 drivers
v0x55a1f33dbb70_0 .net "b", 0 0, L_0x55a1f3b219e0;  1 drivers
v0x55a1f33db6d0_0 .net "ca", 0 0, L_0x55a1f3b217a0;  1 drivers
v0x55a1f33db770_0 .net "cin", 0 0, L_0x55a1f3b21b10;  1 drivers
v0x55a1f33d8c10_0 .net "sum", 0 0, L_0x55a1f3b21350;  1 drivers
S_0x55a1f33d8780 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33d33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b21c40 .functor XOR 1, L_0x55a1f3b22120, L_0x55a1f3b22250, C4<0>, C4<0>;
L_0x55a1f3b21cb0 .functor XOR 1, L_0x55a1f3b21c40, L_0x55a1f3b22380, C4<0>, C4<0>;
L_0x55a1f3b21d20 .functor AND 1, L_0x55a1f3b22120, L_0x55a1f3b22250, C4<1>, C4<1>;
L_0x55a1f3b21d90 .functor AND 1, L_0x55a1f3b22120, L_0x55a1f3b22380, C4<1>, C4<1>;
L_0x55a1f3b21e50 .functor OR 1, L_0x55a1f3b21d20, L_0x55a1f3b21d90, C4<0>, C4<0>;
L_0x55a1f3b21f60 .functor AND 1, L_0x55a1f3b22380, L_0x55a1f3b22250, C4<1>, C4<1>;
L_0x55a1f3b22010 .functor OR 1, L_0x55a1f3b21e50, L_0x55a1f3b21f60, C4<0>, C4<0>;
v0x55a1f33d5850_0 .net *"_s0", 0 0, L_0x55a1f3b21c40;  1 drivers
v0x55a1f33dcb00_0 .net *"_s10", 0 0, L_0x55a1f3b21f60;  1 drivers
v0x55a1f33dcbe0_0 .net *"_s4", 0 0, L_0x55a1f3b21d20;  1 drivers
v0x55a1f33ddf30_0 .net *"_s6", 0 0, L_0x55a1f3b21d90;  1 drivers
v0x55a1f33de010_0 .net *"_s8", 0 0, L_0x55a1f3b21e50;  1 drivers
v0x55a1f33d9bb0_0 .net "a", 0 0, L_0x55a1f3b22120;  1 drivers
v0x55a1f33d9c70_0 .net "b", 0 0, L_0x55a1f3b22250;  1 drivers
v0x55a1f33dafe0_0 .net "ca", 0 0, L_0x55a1f3b22010;  1 drivers
v0x55a1f33db080_0 .net "cin", 0 0, L_0x55a1f3b22380;  1 drivers
v0x55a1f33d6d10_0 .net "sum", 0 0, L_0x55a1f3b21cb0;  1 drivers
S_0x55a1f33d8090 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33d33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b224f0 .functor XOR 1, L_0x55a1f3b22ac0, L_0x55a1f3b22bf0, C4<0>, C4<0>;
L_0x55a1f3b22560 .functor XOR 1, L_0x55a1f3b224f0, L_0x55a1f3b22d70, C4<0>, C4<0>;
L_0x55a1f3b22620 .functor AND 1, L_0x55a1f3b22ac0, L_0x55a1f3b22bf0, C4<1>, C4<1>;
L_0x55a1f3b22730 .functor AND 1, L_0x55a1f3b22ac0, L_0x55a1f3b22d70, C4<1>, C4<1>;
L_0x55a1f3b227f0 .functor OR 1, L_0x55a1f3b22620, L_0x55a1f3b22730, C4<0>, C4<0>;
L_0x55a1f3b22900 .functor AND 1, L_0x55a1f3b22d70, L_0x55a1f3b22bf0, C4<1>, C4<1>;
L_0x55a1f3b229b0 .functor OR 1, L_0x55a1f3b227f0, L_0x55a1f3b22900, C4<0>, C4<0>;
v0x55a1f33d3e00_0 .net *"_s0", 0 0, L_0x55a1f3b224f0;  1 drivers
v0x55a1f33d50e0_0 .net *"_s10", 0 0, L_0x55a1f3b22900;  1 drivers
v0x55a1f33d51c0_0 .net *"_s4", 0 0, L_0x55a1f3b22620;  1 drivers
v0x55a1f33c9620_0 .net *"_s6", 0 0, L_0x55a1f3b22730;  1 drivers
v0x55a1f33c9700_0 .net *"_s8", 0 0, L_0x55a1f3b227f0;  1 drivers
v0x55a1f33d2120_0 .net "a", 0 0, L_0x55a1f3b22ac0;  1 drivers
v0x55a1f33d1cd0_0 .net "b", 0 0, L_0x55a1f3b22bf0;  1 drivers
v0x55a1f33d1d90_0 .net "ca", 0 0, L_0x55a1f3b229b0;  1 drivers
v0x55a1f33c9200_0 .net "cin", 0 0, L_0x55a1f3b22d70;  1 drivers
v0x55a1f33cf160_0 .net "sum", 0 0, L_0x55a1f3b22560;  1 drivers
S_0x55a1f33ced80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33d33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b22ea0 .functor XOR 1, L_0x55a1f3b23340, L_0x55a1f3b23500, C4<0>, C4<0>;
L_0x55a1f3b22f10 .functor XOR 1, L_0x55a1f3b22ea0, L_0x55a1f3b236c0, C4<0>, C4<0>;
L_0x55a1f3b22f80 .functor AND 1, L_0x55a1f3b23340, L_0x55a1f3b23500, C4<1>, C4<1>;
L_0x55a1f3b22ff0 .functor AND 1, L_0x55a1f3b23340, L_0x55a1f3b236c0, C4<1>, C4<1>;
L_0x55a1f3b230b0 .functor OR 1, L_0x55a1f3b22f80, L_0x55a1f3b22ff0, C4<0>, C4<0>;
L_0x55a1f3b231c0 .functor AND 1, L_0x55a1f3b236c0, L_0x55a1f3b23500, C4<1>, C4<1>;
L_0x55a1f3b23230 .functor OR 1, L_0x55a1f3b230b0, L_0x55a1f3b231c0, C4<0>, C4<0>;
v0x55a1f33cc290_0 .net *"_s0", 0 0, L_0x55a1f3b22ea0;  1 drivers
v0x55a1f33cbe30_0 .net *"_s10", 0 0, L_0x55a1f3b231c0;  1 drivers
v0x55a1f33cbf10_0 .net *"_s4", 0 0, L_0x55a1f3b22f80;  1 drivers
v0x55a1f33c8e80_0 .net *"_s6", 0 0, L_0x55a1f3b22ff0;  1 drivers
v0x55a1f33c8f60_0 .net *"_s8", 0 0, L_0x55a1f3b230b0;  1 drivers
v0x55a1f33d01b0_0 .net "a", 0 0, L_0x55a1f3b23340;  1 drivers
v0x55a1f33d0270_0 .net "b", 0 0, L_0x55a1f3b23500;  1 drivers
v0x55a1f33d15e0_0 .net "ca", 0 0, L_0x55a1f3b23230;  1 drivers
v0x55a1f33d1680_0 .net "cin", 0 0, L_0x55a1f3b236c0;  1 drivers
v0x55a1f33cd310_0 .net "sum", 0 0, L_0x55a1f3b22f10;  1 drivers
S_0x55a1f33c7400 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3407430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33b0f80_0 .net "a", 3 0, L_0x55a1f3b26460;  1 drivers
v0x55a1f33b1080_0 .net "b", 3 0, L_0x55a1f3b26590;  1 drivers
v0x55a1f33b23b0_0 .net "ca", 3 0, L_0x55a1f3b262f0;  1 drivers
v0x55a1f33b2470_0 .net "cin", 3 0, L_0x55a1f3b266c0;  1 drivers
v0x55a1f33ae070_0 .net "sum", 3 0, L_0x55a1f3b26250;  1 drivers
L_0x55a1f3b24250 .part L_0x55a1f3b26460, 0, 1;
L_0x55a1f3b24380 .part L_0x55a1f3b26590, 0, 1;
L_0x55a1f3b244b0 .part L_0x55a1f3b266c0, 0, 1;
L_0x55a1f3b24ac0 .part L_0x55a1f3b26460, 1, 1;
L_0x55a1f3b24bf0 .part L_0x55a1f3b26590, 1, 1;
L_0x55a1f3b24d20 .part L_0x55a1f3b266c0, 1, 1;
L_0x55a1f3b253d0 .part L_0x55a1f3b26460, 2, 1;
L_0x55a1f3b25500 .part L_0x55a1f3b26590, 2, 1;
L_0x55a1f3b25680 .part L_0x55a1f3b266c0, 2, 1;
L_0x55a1f3b25ca0 .part L_0x55a1f3b26460, 3, 1;
L_0x55a1f3b25e60 .part L_0x55a1f3b26590, 3, 1;
L_0x55a1f3b26020 .part L_0x55a1f3b266c0, 3, 1;
L_0x55a1f3b26250 .concat8 [ 1 1 1 1], L_0x55a1f3b23d30, L_0x55a1f3b24650, L_0x55a1f3b24f00, L_0x55a1f3b25820;
L_0x55a1f3b262f0 .concat8 [ 1 1 1 1], L_0x55a1f3b24140, L_0x55a1f3b249b0, L_0x55a1f3b252c0, L_0x55a1f3b25b90;
S_0x55a1f33bccd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33c7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b23880 .functor XOR 1, L_0x55a1f3b24250, L_0x55a1f3b24380, C4<0>, C4<0>;
L_0x55a1f3b23d30 .functor XOR 1, L_0x55a1f3b23880, L_0x55a1f3b244b0, C4<0>, C4<0>;
L_0x55a1f3b23df0 .functor AND 1, L_0x55a1f3b24250, L_0x55a1f3b24380, C4<1>, C4<1>;
L_0x55a1f3b23f00 .functor AND 1, L_0x55a1f3b24250, L_0x55a1f3b244b0, C4<1>, C4<1>;
L_0x55a1f3b23fc0 .functor OR 1, L_0x55a1f3b23df0, L_0x55a1f3b23f00, C4<0>, C4<0>;
L_0x55a1f3b240d0 .functor AND 1, L_0x55a1f3b244b0, L_0x55a1f3b24380, C4<1>, C4<1>;
L_0x55a1f3b24140 .functor OR 1, L_0x55a1f3b23fc0, L_0x55a1f3b240d0, C4<0>, C4<0>;
v0x55a1f33c57e0_0 .net *"_s0", 0 0, L_0x55a1f3b23880;  1 drivers
v0x55a1f33c5380_0 .net *"_s10", 0 0, L_0x55a1f3b240d0;  1 drivers
v0x55a1f33c5460_0 .net *"_s4", 0 0, L_0x55a1f3b23df0;  1 drivers
v0x55a1f33bc8b0_0 .net *"_s6", 0 0, L_0x55a1f3b23f00;  1 drivers
v0x55a1f33bc990_0 .net *"_s8", 0 0, L_0x55a1f3b23fc0;  1 drivers
v0x55a1f33c2810_0 .net "a", 0 0, L_0x55a1f3b24250;  1 drivers
v0x55a1f33c28b0_0 .net "b", 0 0, L_0x55a1f3b24380;  1 drivers
v0x55a1f33c2430_0 .net "ca", 0 0, L_0x55a1f3b24140;  1 drivers
v0x55a1f33c24f0_0 .net "cin", 0 0, L_0x55a1f3b244b0;  1 drivers
v0x55a1f33bf970_0 .net "sum", 0 0, L_0x55a1f3b23d30;  1 drivers
S_0x55a1f33bf500 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33c7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b245e0 .functor XOR 1, L_0x55a1f3b24ac0, L_0x55a1f3b24bf0, C4<0>, C4<0>;
L_0x55a1f3b24650 .functor XOR 1, L_0x55a1f3b245e0, L_0x55a1f3b24d20, C4<0>, C4<0>;
L_0x55a1f3b246c0 .functor AND 1, L_0x55a1f3b24ac0, L_0x55a1f3b24bf0, C4<1>, C4<1>;
L_0x55a1f3b24730 .functor AND 1, L_0x55a1f3b24ac0, L_0x55a1f3b24d20, C4<1>, C4<1>;
L_0x55a1f3b247f0 .functor OR 1, L_0x55a1f3b246c0, L_0x55a1f3b24730, C4<0>, C4<0>;
L_0x55a1f3b24900 .functor AND 1, L_0x55a1f3b24d20, L_0x55a1f3b24bf0, C4<1>, C4<1>;
L_0x55a1f3b249b0 .functor OR 1, L_0x55a1f3b247f0, L_0x55a1f3b24900, C4<0>, C4<0>;
v0x55a1f33bc5d0_0 .net *"_s0", 0 0, L_0x55a1f3b245e0;  1 drivers
v0x55a1f33c3860_0 .net *"_s10", 0 0, L_0x55a1f3b24900;  1 drivers
v0x55a1f33c3920_0 .net *"_s4", 0 0, L_0x55a1f3b246c0;  1 drivers
v0x55a1f33c4cb0_0 .net *"_s6", 0 0, L_0x55a1f3b24730;  1 drivers
v0x55a1f33c4d90_0 .net *"_s8", 0 0, L_0x55a1f3b247f0;  1 drivers
v0x55a1f33c09a0_0 .net "a", 0 0, L_0x55a1f3b24ac0;  1 drivers
v0x55a1f33c1d40_0 .net "b", 0 0, L_0x55a1f3b24bf0;  1 drivers
v0x55a1f33c1e00_0 .net "ca", 0 0, L_0x55a1f3b249b0;  1 drivers
v0x55a1f33bd9c0_0 .net "cin", 0 0, L_0x55a1f3b24d20;  1 drivers
v0x55a1f33bedf0_0 .net "sum", 0 0, L_0x55a1f3b24650;  1 drivers
S_0x55a1f33baab0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33c7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b24e90 .functor XOR 1, L_0x55a1f3b253d0, L_0x55a1f3b25500, C4<0>, C4<0>;
L_0x55a1f3b24f00 .functor XOR 1, L_0x55a1f3b24e90, L_0x55a1f3b25680, C4<0>, C4<0>;
L_0x55a1f3b24fc0 .functor AND 1, L_0x55a1f3b253d0, L_0x55a1f3b25500, C4<1>, C4<1>;
L_0x55a1f3b25080 .functor AND 1, L_0x55a1f3b253d0, L_0x55a1f3b25680, C4<1>, C4<1>;
L_0x55a1f3b25140 .functor OR 1, L_0x55a1f3b24fc0, L_0x55a1f3b25080, C4<0>, C4<0>;
L_0x55a1f3b25250 .functor AND 1, L_0x55a1f3b25680, L_0x55a1f3b25500, C4<1>, C4<1>;
L_0x55a1f3b252c0 .functor OR 1, L_0x55a1f3b25140, L_0x55a1f3b25250, C4<0>, C4<0>;
v0x55a1f33bbec0_0 .net *"_s0", 0 0, L_0x55a1f3b24e90;  1 drivers
v0x55a1f33b0290_0 .net *"_s10", 0 0, L_0x55a1f3b25250;  1 drivers
v0x55a1f33b0370_0 .net *"_s4", 0 0, L_0x55a1f3b24fc0;  1 drivers
v0x55a1f33b8d20_0 .net *"_s6", 0 0, L_0x55a1f3b25080;  1 drivers
v0x55a1f33b8e00_0 .net *"_s8", 0 0, L_0x55a1f3b25140;  1 drivers
v0x55a1f33b8940_0 .net "a", 0 0, L_0x55a1f3b253d0;  1 drivers
v0x55a1f33b8a00_0 .net "b", 0 0, L_0x55a1f3b25500;  1 drivers
v0x55a1f33afe70_0 .net "ca", 0 0, L_0x55a1f3b252c0;  1 drivers
v0x55a1f33aff10_0 .net "cin", 0 0, L_0x55a1f3b25680;  1 drivers
v0x55a1f33b5e80_0 .net "sum", 0 0, L_0x55a1f3b24f00;  1 drivers
S_0x55a1f33b59f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33c7400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b257b0 .functor XOR 1, L_0x55a1f3b25ca0, L_0x55a1f3b25e60, C4<0>, C4<0>;
L_0x55a1f3b25820 .functor XOR 1, L_0x55a1f3b257b0, L_0x55a1f3b26020, C4<0>, C4<0>;
L_0x55a1f3b25890 .functor AND 1, L_0x55a1f3b25ca0, L_0x55a1f3b25e60, C4<1>, C4<1>;
L_0x55a1f3b25950 .functor AND 1, L_0x55a1f3b25ca0, L_0x55a1f3b26020, C4<1>, C4<1>;
L_0x55a1f3b25a10 .functor OR 1, L_0x55a1f3b25890, L_0x55a1f3b25950, C4<0>, C4<0>;
L_0x55a1f3b25b20 .functor AND 1, L_0x55a1f3b26020, L_0x55a1f3b25e60, C4<1>, C4<1>;
L_0x55a1f3b25b90 .functor OR 1, L_0x55a1f3b25a10, L_0x55a1f3b25b20, C4<0>, C4<0>;
v0x55a1f33b2f00_0 .net *"_s0", 0 0, L_0x55a1f3b257b0;  1 drivers
v0x55a1f33b2aa0_0 .net *"_s10", 0 0, L_0x55a1f3b25b20;  1 drivers
v0x55a1f33b2b80_0 .net *"_s4", 0 0, L_0x55a1f3b25890;  1 drivers
v0x55a1f33afaf0_0 .net *"_s6", 0 0, L_0x55a1f3b25950;  1 drivers
v0x55a1f33afbd0_0 .net *"_s8", 0 0, L_0x55a1f3b25a10;  1 drivers
v0x55a1f33b6e90_0 .net "a", 0 0, L_0x55a1f3b25ca0;  1 drivers
v0x55a1f33b8250_0 .net "b", 0 0, L_0x55a1f3b25e60;  1 drivers
v0x55a1f33b8310_0 .net "ca", 0 0, L_0x55a1f3b25b90;  1 drivers
v0x55a1f33b3ed0_0 .net "cin", 0 0, L_0x55a1f3b26020;  1 drivers
v0x55a1f33b5300_0 .net "sum", 0 0, L_0x55a1f3b25820;  1 drivers
S_0x55a1f33a5540 .scope module, "a_1" "sixtyBitAdder" 17 11, 12 3 0, S_0x55a1f35509a0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e17b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3118a70_0 .net/2u *"_s2", 0 0, L_0x7fcc609e17b0;  1 drivers
L_0x7fcc609e17f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3118b70_0 .net/2u *"_s6", 0 0, L_0x7fcc609e17f8;  1 drivers
v0x55a1f3121520_0 .net "a", 64 0, L_0x55a1f3b53bd0;  1 drivers
v0x55a1f3121600_0 .net "b", 64 0, L_0x55a1f3b53cc0;  1 drivers
v0x55a1f3121160_0 .net "ca", 64 0, L_0x55a1f3b539f0;  1 drivers
v0x55a1f3118650_0 .net "cin", 64 0, L_0x55a1f3b53d60;  1 drivers
v0x55a1f3118730_0 .net "sum", 64 0, L_0x55a1f3b53860;  1 drivers
L_0x55a1f3b3d690 .part L_0x55a1f3b53bd0, 0, 32;
L_0x55a1f3b3d730 .part L_0x55a1f3b53cc0, 0, 32;
L_0x55a1f3b3d7d0 .part L_0x55a1f3b53d60, 0, 32;
L_0x55a1f3b53590 .part L_0x55a1f3b53bd0, 32, 32;
L_0x55a1f3b53680 .part L_0x55a1f3b53cc0, 32, 32;
L_0x55a1f3b53770 .part L_0x55a1f3b53d60, 32, 32;
L_0x55a1f3b53860 .concat8 [ 32 32 1 0], L_0x55a1f3b3d3c0, L_0x55a1f3b532c0, L_0x7fcc609e17f8;
L_0x55a1f3b539f0 .concat8 [ 1 32 32 0], L_0x7fcc609e17b0, L_0x55a1f3b3d500, L_0x55a1f3b53400;
S_0x55a1f33a2590 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f33a5540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f32d55a0_0 .net "a", 31 0, L_0x55a1f3b3d690;  1 drivers
v0x55a1f32d56a0_0 .net "b", 31 0, L_0x55a1f3b3d730;  1 drivers
v0x55a1f32d69d0_0 .net "ca", 31 0, L_0x55a1f3b3d500;  1 drivers
v0x55a1f32d6a90_0 .net "cin", 31 0, L_0x55a1f3b3d7d0;  1 drivers
v0x55a1f32d2650_0 .net "sum", 31 0, L_0x55a1f3b3d3c0;  1 drivers
L_0x55a1f3b322a0 .part L_0x55a1f3b3d690, 0, 16;
L_0x55a1f3b32340 .part L_0x55a1f3b3d730, 0, 16;
L_0x55a1f3b323e0 .part L_0x55a1f3b3d7d0, 0, 16;
L_0x55a1f3b3d0b0 .part L_0x55a1f3b3d690, 16, 16;
L_0x55a1f3b3d1a0 .part L_0x55a1f3b3d730, 16, 16;
L_0x55a1f3b3d290 .part L_0x55a1f3b3d7d0, 16, 16;
L_0x55a1f3b3d3c0 .concat8 [ 16 16 0 0], L_0x55a1f3b31fa0, L_0x55a1f3b3cdb0;
L_0x55a1f3b3d500 .concat8 [ 16 16 0 0], L_0x55a1f3b32040, L_0x55a1f3b3ce50;
S_0x55a1f33aacf0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f33a2590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f333b3f0_0 .net "a", 15 0, L_0x55a1f3b322a0;  1 drivers
v0x55a1f333b4d0_0 .net "b", 15 0, L_0x55a1f3b32340;  1 drivers
v0x55a1f3338440_0 .net "ca", 15 0, L_0x55a1f3b32040;  1 drivers
v0x55a1f33384e0_0 .net "cin", 15 0, L_0x55a1f3b323e0;  1 drivers
v0x55a1f333f770_0 .net "sum", 15 0, L_0x55a1f3b31fa0;  1 drivers
L_0x55a1f3b29fb0 .part L_0x55a1f3b322a0, 0, 4;
L_0x55a1f3b2a050 .part L_0x55a1f3b32340, 0, 4;
L_0x55a1f3b2a0f0 .part L_0x55a1f3b323e0, 0, 4;
L_0x55a1f3b2c840 .part L_0x55a1f3b322a0, 4, 4;
L_0x55a1f3b2c930 .part L_0x55a1f3b32340, 4, 4;
L_0x55a1f3b2ca20 .part L_0x55a1f3b323e0, 4, 4;
L_0x55a1f3b2f200 .part L_0x55a1f3b322a0, 8, 4;
L_0x55a1f3b2f2a0 .part L_0x55a1f3b32340, 8, 4;
L_0x55a1f3b2f390 .part L_0x55a1f3b323e0, 8, 4;
L_0x55a1f3b31ba0 .part L_0x55a1f3b322a0, 12, 4;
L_0x55a1f3b31cd0 .part L_0x55a1f3b32340, 12, 4;
L_0x55a1f3b31e00 .part L_0x55a1f3b323e0, 12, 4;
L_0x55a1f3b31fa0 .concat8 [ 4 4 4 4], L_0x55a1f3b29da0, L_0x55a1f3b2c630, L_0x55a1f3b2eff0, L_0x55a1f3b31990;
L_0x55a1f3b32040 .concat8 [ 4 4 4 4], L_0x55a1f3b29e40, L_0x55a1f3b2c6d0, L_0x55a1f3b2f090, L_0x55a1f3b31a30;
S_0x55a1f33a6970 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f33aacf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3390620_0 .net "a", 3 0, L_0x55a1f3b29fb0;  1 drivers
v0x55a1f3390720_0 .net "b", 3 0, L_0x55a1f3b2a050;  1 drivers
v0x55a1f3391a50_0 .net "ca", 3 0, L_0x55a1f3b29e40;  1 drivers
v0x55a1f3391b10_0 .net "cin", 3 0, L_0x55a1f3b2a0f0;  1 drivers
v0x55a1f338d6d0_0 .net "sum", 3 0, L_0x55a1f3b29da0;  1 drivers
L_0x55a1f3b27e20 .part L_0x55a1f3b29fb0, 0, 1;
L_0x55a1f3b27f50 .part L_0x55a1f3b2a050, 0, 1;
L_0x55a1f3b28080 .part L_0x55a1f3b2a0f0, 0, 1;
L_0x55a1f3b28650 .part L_0x55a1f3b29fb0, 1, 1;
L_0x55a1f3b28780 .part L_0x55a1f3b2a050, 1, 1;
L_0x55a1f3b288b0 .part L_0x55a1f3b2a0f0, 1, 1;
L_0x55a1f3b28f70 .part L_0x55a1f3b29fb0, 2, 1;
L_0x55a1f3b290a0 .part L_0x55a1f3b2a050, 2, 1;
L_0x55a1f3b29220 .part L_0x55a1f3b2a0f0, 2, 1;
L_0x55a1f3b297f0 .part L_0x55a1f3b29fb0, 3, 1;
L_0x55a1f3b299b0 .part L_0x55a1f3b2a050, 3, 1;
L_0x55a1f3b29b70 .part L_0x55a1f3b2a0f0, 3, 1;
L_0x55a1f3b29da0 .concat8 [ 1 1 1 1], L_0x55a1f3b261e0, L_0x55a1f3b28220, L_0x55a1f3b28a50, L_0x55a1f3b293c0;
L_0x55a1f3b29e40 .concat8 [ 1 1 1 1], L_0x55a1f3b27d10, L_0x55a1f3b28540, L_0x55a1f3b28e60, L_0x55a1f3b296e0;
S_0x55a1f33a3a20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33a6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b267f0 .functor XOR 1, L_0x55a1f3b27e20, L_0x55a1f3b27f50, C4<0>, C4<0>;
L_0x55a1f3b261e0 .functor XOR 1, L_0x55a1f3b267f0, L_0x55a1f3b28080, C4<0>, C4<0>;
L_0x55a1f3b279c0 .functor AND 1, L_0x55a1f3b27e20, L_0x55a1f3b27f50, C4<1>, C4<1>;
L_0x55a1f3b27ad0 .functor AND 1, L_0x55a1f3b27e20, L_0x55a1f3b28080, C4<1>, C4<1>;
L_0x55a1f3b27b90 .functor OR 1, L_0x55a1f3b279c0, L_0x55a1f3b27ad0, C4<0>, C4<0>;
L_0x55a1f3b27ca0 .functor AND 1, L_0x55a1f3b28080, L_0x55a1f3b27f50, C4<1>, C4<1>;
L_0x55a1f3b27d10 .functor OR 1, L_0x55a1f3b27b90, L_0x55a1f3b27ca0, C4<0>, C4<0>;
v0x55a1f33a4ed0_0 .net *"_s0", 0 0, L_0x55a1f3b267f0;  1 drivers
v0x55a1f33a0b10_0 .net *"_s10", 0 0, L_0x55a1f3b27ca0;  1 drivers
v0x55a1f33a0bf0_0 .net *"_s4", 0 0, L_0x55a1f3b279c0;  1 drivers
v0x55a1f33a1ea0_0 .net *"_s6", 0 0, L_0x55a1f3b27ad0;  1 drivers
v0x55a1f33a1f80_0 .net *"_s8", 0 0, L_0x55a1f3b27b90;  1 drivers
v0x55a1f3396450_0 .net "a", 0 0, L_0x55a1f3b27e20;  1 drivers
v0x55a1f339ee70_0 .net "b", 0 0, L_0x55a1f3b27f50;  1 drivers
v0x55a1f339ef30_0 .net "ca", 0 0, L_0x55a1f3b27d10;  1 drivers
v0x55a1f339ea90_0 .net "cin", 0 0, L_0x55a1f3b28080;  1 drivers
v0x55a1f3395fc0_0 .net "sum", 0 0, L_0x55a1f3b261e0;  1 drivers
S_0x55a1f339bf20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33a6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b281b0 .functor XOR 1, L_0x55a1f3b28650, L_0x55a1f3b28780, C4<0>, C4<0>;
L_0x55a1f3b28220 .functor XOR 1, L_0x55a1f3b281b0, L_0x55a1f3b288b0, C4<0>, C4<0>;
L_0x55a1f3b28290 .functor AND 1, L_0x55a1f3b28650, L_0x55a1f3b28780, C4<1>, C4<1>;
L_0x55a1f3b28300 .functor AND 1, L_0x55a1f3b28650, L_0x55a1f3b288b0, C4<1>, C4<1>;
L_0x55a1f3b283c0 .functor OR 1, L_0x55a1f3b28290, L_0x55a1f3b28300, C4<0>, C4<0>;
L_0x55a1f3b284d0 .functor AND 1, L_0x55a1f3b288b0, L_0x55a1f3b28780, C4<1>, C4<1>;
L_0x55a1f3b28540 .functor OR 1, L_0x55a1f3b283c0, L_0x55a1f3b284d0, C4<0>, C4<0>;
v0x55a1f339bbc0_0 .net *"_s0", 0 0, L_0x55a1f3b281b0;  1 drivers
v0x55a1f3398fd0_0 .net *"_s10", 0 0, L_0x55a1f3b284d0;  1 drivers
v0x55a1f33990b0_0 .net *"_s4", 0 0, L_0x55a1f3b28290;  1 drivers
v0x55a1f3398bf0_0 .net *"_s6", 0 0, L_0x55a1f3b28300;  1 drivers
v0x55a1f3398cd0_0 .net *"_s8", 0 0, L_0x55a1f3b283c0;  1 drivers
v0x55a1f3395c40_0 .net "a", 0 0, L_0x55a1f3b28650;  1 drivers
v0x55a1f3395ce0_0 .net "b", 0 0, L_0x55a1f3b28780;  1 drivers
v0x55a1f339cf70_0 .net "ca", 0 0, L_0x55a1f3b28540;  1 drivers
v0x55a1f339d030_0 .net "cin", 0 0, L_0x55a1f3b288b0;  1 drivers
v0x55a1f339e450_0 .net "sum", 0 0, L_0x55a1f3b28220;  1 drivers
S_0x55a1f339a020 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33a6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b289e0 .functor XOR 1, L_0x55a1f3b28f70, L_0x55a1f3b290a0, C4<0>, C4<0>;
L_0x55a1f3b28a50 .functor XOR 1, L_0x55a1f3b289e0, L_0x55a1f3b29220, C4<0>, C4<0>;
L_0x55a1f3b28b10 .functor AND 1, L_0x55a1f3b28f70, L_0x55a1f3b290a0, C4<1>, C4<1>;
L_0x55a1f3b28c20 .functor AND 1, L_0x55a1f3b28f70, L_0x55a1f3b29220, C4<1>, C4<1>;
L_0x55a1f3b28ce0 .functor OR 1, L_0x55a1f3b28b10, L_0x55a1f3b28c20, C4<0>, C4<0>;
L_0x55a1f3b28df0 .functor AND 1, L_0x55a1f3b29220, L_0x55a1f3b290a0, C4<1>, C4<1>;
L_0x55a1f3b28e60 .functor OR 1, L_0x55a1f3b28ce0, L_0x55a1f3b28df0, C4<0>, C4<0>;
v0x55a1f339b4d0_0 .net *"_s0", 0 0, L_0x55a1f3b289e0;  1 drivers
v0x55a1f33970d0_0 .net *"_s10", 0 0, L_0x55a1f3b28df0;  1 drivers
v0x55a1f33971b0_0 .net *"_s4", 0 0, L_0x55a1f3b28b10;  1 drivers
v0x55a1f3398500_0 .net *"_s6", 0 0, L_0x55a1f3b28c20;  1 drivers
v0x55a1f33985e0_0 .net *"_s8", 0 0, L_0x55a1f3b28ce0;  1 drivers
v0x55a1f33941c0_0 .net "a", 0 0, L_0x55a1f3b28f70;  1 drivers
v0x55a1f3394280_0 .net "b", 0 0, L_0x55a1f3b290a0;  1 drivers
v0x55a1f3395550_0 .net "ca", 0 0, L_0x55a1f3b28e60;  1 drivers
v0x55a1f33955f0_0 .net "cin", 0 0, L_0x55a1f3b29220;  1 drivers
v0x55a1f3389b40_0 .net "sum", 0 0, L_0x55a1f3b28a50;  1 drivers
S_0x55a1f3392140 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33a6970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b29350 .functor XOR 1, L_0x55a1f3b297f0, L_0x55a1f3b299b0, C4<0>, C4<0>;
L_0x55a1f3b293c0 .functor XOR 1, L_0x55a1f3b29350, L_0x55a1f3b29b70, C4<0>, C4<0>;
L_0x55a1f3b29430 .functor AND 1, L_0x55a1f3b297f0, L_0x55a1f3b299b0, C4<1>, C4<1>;
L_0x55a1f3b294a0 .functor AND 1, L_0x55a1f3b297f0, L_0x55a1f3b29b70, C4<1>, C4<1>;
L_0x55a1f3b29560 .functor OR 1, L_0x55a1f3b29430, L_0x55a1f3b294a0, C4<0>, C4<0>;
L_0x55a1f3b29670 .functor AND 1, L_0x55a1f3b29b70, L_0x55a1f3b299b0, C4<1>, C4<1>;
L_0x55a1f3b296e0 .functor OR 1, L_0x55a1f3b29560, L_0x55a1f3b29670, C4<0>, C4<0>;
v0x55a1f33925e0_0 .net *"_s0", 0 0, L_0x55a1f3b29350;  1 drivers
v0x55a1f3389670_0 .net *"_s10", 0 0, L_0x55a1f3b29670;  1 drivers
v0x55a1f3389750_0 .net *"_s4", 0 0, L_0x55a1f3b29430;  1 drivers
v0x55a1f338f600_0 .net *"_s6", 0 0, L_0x55a1f3b294a0;  1 drivers
v0x55a1f338f1f0_0 .net *"_s8", 0 0, L_0x55a1f3b29560;  1 drivers
v0x55a1f338c680_0 .net "a", 0 0, L_0x55a1f3b297f0;  1 drivers
v0x55a1f338c740_0 .net "b", 0 0, L_0x55a1f3b299b0;  1 drivers
v0x55a1f338c2a0_0 .net "ca", 0 0, L_0x55a1f3b296e0;  1 drivers
v0x55a1f338c340_0 .net "cin", 0 0, L_0x55a1f3b29b70;  1 drivers
v0x55a1f33892f0_0 .net "sum", 0 0, L_0x55a1f3b293c0;  1 drivers
S_0x55a1f338eb00 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f33aacf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3371580_0 .net "a", 3 0, L_0x55a1f3b2c840;  1 drivers
v0x55a1f3371680_0 .net "b", 3 0, L_0x55a1f3b2c930;  1 drivers
v0x55a1f336ea10_0 .net "ca", 3 0, L_0x55a1f3b2c6d0;  1 drivers
v0x55a1f336ead0_0 .net "cin", 3 0, L_0x55a1f3b2ca20;  1 drivers
v0x55a1f336e630_0 .net "sum", 3 0, L_0x55a1f3b2c630;  1 drivers
L_0x55a1f3b2a6b0 .part L_0x55a1f3b2c840, 0, 1;
L_0x55a1f3b2a7e0 .part L_0x55a1f3b2c930, 0, 1;
L_0x55a1f3b2a910 .part L_0x55a1f3b2ca20, 0, 1;
L_0x55a1f3b2aee0 .part L_0x55a1f3b2c840, 1, 1;
L_0x55a1f3b2b010 .part L_0x55a1f3b2c930, 1, 1;
L_0x55a1f3b2b140 .part L_0x55a1f3b2ca20, 1, 1;
L_0x55a1f3b2b800 .part L_0x55a1f3b2c840, 2, 1;
L_0x55a1f3b2b930 .part L_0x55a1f3b2c930, 2, 1;
L_0x55a1f3b2bab0 .part L_0x55a1f3b2ca20, 2, 1;
L_0x55a1f3b2c080 .part L_0x55a1f3b2c840, 3, 1;
L_0x55a1f3b2c240 .part L_0x55a1f3b2c930, 3, 1;
L_0x55a1f3b2c400 .part L_0x55a1f3b2ca20, 3, 1;
L_0x55a1f3b2c630 .concat8 [ 1 1 1 1], L_0x55a1f3b2a190, L_0x55a1f3b2aab0, L_0x55a1f3b2b2e0, L_0x55a1f3b2bc50;
L_0x55a1f3b2c6d0 .concat8 [ 1 1 1 1], L_0x55a1f3b2a5a0, L_0x55a1f3b2add0, L_0x55a1f3b2b6f0, L_0x55a1f3b2bf70;
S_0x55a1f338bbb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f338eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b29d30 .functor XOR 1, L_0x55a1f3b2a6b0, L_0x55a1f3b2a7e0, C4<0>, C4<0>;
L_0x55a1f3b2a190 .functor XOR 1, L_0x55a1f3b29d30, L_0x55a1f3b2a910, C4<0>, C4<0>;
L_0x55a1f3b2a250 .functor AND 1, L_0x55a1f3b2a6b0, L_0x55a1f3b2a7e0, C4<1>, C4<1>;
L_0x55a1f3b2a360 .functor AND 1, L_0x55a1f3b2a6b0, L_0x55a1f3b2a910, C4<1>, C4<1>;
L_0x55a1f3b2a420 .functor OR 1, L_0x55a1f3b2a250, L_0x55a1f3b2a360, C4<0>, C4<0>;
L_0x55a1f3b2a530 .functor AND 1, L_0x55a1f3b2a910, L_0x55a1f3b2a7e0, C4<1>, C4<1>;
L_0x55a1f3b2a5a0 .functor OR 1, L_0x55a1f3b2a420, L_0x55a1f3b2a530, C4<0>, C4<0>;
v0x55a1f3387870_0 .net *"_s0", 0 0, L_0x55a1f3b29d30;  1 drivers
v0x55a1f3387910_0 .net *"_s10", 0 0, L_0x55a1f3b2a530;  1 drivers
v0x55a1f3388c00_0 .net *"_s4", 0 0, L_0x55a1f3b2a250;  1 drivers
v0x55a1f3388cf0_0 .net *"_s6", 0 0, L_0x55a1f3b2a360;  1 drivers
v0x55a1f337d050_0 .net *"_s8", 0 0, L_0x55a1f3b2a420;  1 drivers
v0x55a1f3385ae0_0 .net "a", 0 0, L_0x55a1f3b2a6b0;  1 drivers
v0x55a1f3385ba0_0 .net "b", 0 0, L_0x55a1f3b2a7e0;  1 drivers
v0x55a1f3385700_0 .net "ca", 0 0, L_0x55a1f3b2a5a0;  1 drivers
v0x55a1f33857a0_0 .net "cin", 0 0, L_0x55a1f3b2a910;  1 drivers
v0x55a1f337cce0_0 .net "sum", 0 0, L_0x55a1f3b2a190;  1 drivers
S_0x55a1f3382b90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f338eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2aa40 .functor XOR 1, L_0x55a1f3b2aee0, L_0x55a1f3b2b010, C4<0>, C4<0>;
L_0x55a1f3b2aab0 .functor XOR 1, L_0x55a1f3b2aa40, L_0x55a1f3b2b140, C4<0>, C4<0>;
L_0x55a1f3b2ab20 .functor AND 1, L_0x55a1f3b2aee0, L_0x55a1f3b2b010, C4<1>, C4<1>;
L_0x55a1f3b2ab90 .functor AND 1, L_0x55a1f3b2aee0, L_0x55a1f3b2b140, C4<1>, C4<1>;
L_0x55a1f3b2ac50 .functor OR 1, L_0x55a1f3b2ab20, L_0x55a1f3b2ab90, C4<0>, C4<0>;
L_0x55a1f3b2ad60 .functor AND 1, L_0x55a1f3b2b140, L_0x55a1f3b2b010, C4<1>, C4<1>;
L_0x55a1f3b2add0 .functor OR 1, L_0x55a1f3b2ac50, L_0x55a1f3b2ad60, C4<0>, C4<0>;
v0x55a1f3382830_0 .net *"_s0", 0 0, L_0x55a1f3b2aa40;  1 drivers
v0x55a1f337fc40_0 .net *"_s10", 0 0, L_0x55a1f3b2ad60;  1 drivers
v0x55a1f337fd20_0 .net *"_s4", 0 0, L_0x55a1f3b2ab20;  1 drivers
v0x55a1f337f860_0 .net *"_s6", 0 0, L_0x55a1f3b2ab90;  1 drivers
v0x55a1f337f940_0 .net *"_s8", 0 0, L_0x55a1f3b2ac50;  1 drivers
v0x55a1f337c8b0_0 .net "a", 0 0, L_0x55a1f3b2aee0;  1 drivers
v0x55a1f337c970_0 .net "b", 0 0, L_0x55a1f3b2b010;  1 drivers
v0x55a1f3383be0_0 .net "ca", 0 0, L_0x55a1f3b2add0;  1 drivers
v0x55a1f3383ca0_0 .net "cin", 0 0, L_0x55a1f3b2b140;  1 drivers
v0x55a1f33850c0_0 .net "sum", 0 0, L_0x55a1f3b2aab0;  1 drivers
S_0x55a1f3380c90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f338eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2b270 .functor XOR 1, L_0x55a1f3b2b800, L_0x55a1f3b2b930, C4<0>, C4<0>;
L_0x55a1f3b2b2e0 .functor XOR 1, L_0x55a1f3b2b270, L_0x55a1f3b2bab0, C4<0>, C4<0>;
L_0x55a1f3b2b3a0 .functor AND 1, L_0x55a1f3b2b800, L_0x55a1f3b2b930, C4<1>, C4<1>;
L_0x55a1f3b2b4b0 .functor AND 1, L_0x55a1f3b2b800, L_0x55a1f3b2bab0, C4<1>, C4<1>;
L_0x55a1f3b2b570 .functor OR 1, L_0x55a1f3b2b3a0, L_0x55a1f3b2b4b0, C4<0>, C4<0>;
L_0x55a1f3b2b680 .functor AND 1, L_0x55a1f3b2bab0, L_0x55a1f3b2b930, C4<1>, C4<1>;
L_0x55a1f3b2b6f0 .functor OR 1, L_0x55a1f3b2b570, L_0x55a1f3b2b680, C4<0>, C4<0>;
v0x55a1f3382170_0 .net *"_s0", 0 0, L_0x55a1f3b2b270;  1 drivers
v0x55a1f337dd40_0 .net *"_s10", 0 0, L_0x55a1f3b2b680;  1 drivers
v0x55a1f337de20_0 .net *"_s4", 0 0, L_0x55a1f3b2b3a0;  1 drivers
v0x55a1f337f170_0 .net *"_s6", 0 0, L_0x55a1f3b2b4b0;  1 drivers
v0x55a1f337f250_0 .net *"_s8", 0 0, L_0x55a1f3b2b570;  1 drivers
v0x55a1f337ae00_0 .net "a", 0 0, L_0x55a1f3b2b800;  1 drivers
v0x55a1f337c1c0_0 .net "b", 0 0, L_0x55a1f3b2b930;  1 drivers
v0x55a1f337c280_0 .net "ca", 0 0, L_0x55a1f3b2b6f0;  1 drivers
v0x55a1f31d8630_0 .net "cin", 0 0, L_0x55a1f3b2bab0;  1 drivers
v0x55a1f31d8010_0 .net "sum", 0 0, L_0x55a1f3b2b2e0;  1 drivers
S_0x55a1f33692a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f338eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2bbe0 .functor XOR 1, L_0x55a1f3b2c080, L_0x55a1f3b2c240, C4<0>, C4<0>;
L_0x55a1f3b2bc50 .functor XOR 1, L_0x55a1f3b2bbe0, L_0x55a1f3b2c400, C4<0>, C4<0>;
L_0x55a1f3b2bcc0 .functor AND 1, L_0x55a1f3b2c080, L_0x55a1f3b2c240, C4<1>, C4<1>;
L_0x55a1f3b2bd30 .functor AND 1, L_0x55a1f3b2c080, L_0x55a1f3b2c400, C4<1>, C4<1>;
L_0x55a1f3b2bdf0 .functor OR 1, L_0x55a1f3b2bcc0, L_0x55a1f3b2bd30, C4<0>, C4<0>;
L_0x55a1f3b2bf00 .functor AND 1, L_0x55a1f3b2c400, L_0x55a1f3b2c240, C4<1>, C4<1>;
L_0x55a1f3b2bf70 .functor OR 1, L_0x55a1f3b2bdf0, L_0x55a1f3b2bf00, C4<0>, C4<0>;
v0x55a1f335c9d0_0 .net *"_s0", 0 0, L_0x55a1f3b2bbe0;  1 drivers
v0x55a1f336be20_0 .net *"_s10", 0 0, L_0x55a1f3b2bf00;  1 drivers
v0x55a1f336bf00_0 .net *"_s4", 0 0, L_0x55a1f3b2bcc0;  1 drivers
v0x55a1f33748b0_0 .net *"_s6", 0 0, L_0x55a1f3b2bd30;  1 drivers
v0x55a1f3374990_0 .net *"_s8", 0 0, L_0x55a1f3b2bdf0;  1 drivers
v0x55a1f33744d0_0 .net "a", 0 0, L_0x55a1f3b2c080;  1 drivers
v0x55a1f3374590_0 .net "b", 0 0, L_0x55a1f3b2c240;  1 drivers
v0x55a1f336ba00_0 .net "ca", 0 0, L_0x55a1f3b2bf70;  1 drivers
v0x55a1f336baa0_0 .net "cin", 0 0, L_0x55a1f3b2c400;  1 drivers
v0x55a1f3371a10_0 .net "sum", 0 0, L_0x55a1f3b2bc50;  1 drivers
S_0x55a1f336b680 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f33aacf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3355770_0 .net "a", 3 0, L_0x55a1f3b2f200;  1 drivers
v0x55a1f3355850_0 .net "b", 3 0, L_0x55a1f3b2f2a0;  1 drivers
v0x55a1f33553b0_0 .net "ca", 3 0, L_0x55a1f3b2f090;  1 drivers
v0x55a1f3355470_0 .net "cin", 3 0, L_0x55a1f3b2f390;  1 drivers
v0x55a1f3352400_0 .net "sum", 3 0, L_0x55a1f3b2eff0;  1 drivers
L_0x55a1f3b2d030 .part L_0x55a1f3b2f200, 0, 1;
L_0x55a1f3b2d160 .part L_0x55a1f3b2f2a0, 0, 1;
L_0x55a1f3b2d290 .part L_0x55a1f3b2f390, 0, 1;
L_0x55a1f3b2d860 .part L_0x55a1f3b2f200, 1, 1;
L_0x55a1f3b2d990 .part L_0x55a1f3b2f2a0, 1, 1;
L_0x55a1f3b2dac0 .part L_0x55a1f3b2f390, 1, 1;
L_0x55a1f3b2e1c0 .part L_0x55a1f3b2f200, 2, 1;
L_0x55a1f3b2e2f0 .part L_0x55a1f3b2f2a0, 2, 1;
L_0x55a1f3b2e470 .part L_0x55a1f3b2f390, 2, 1;
L_0x55a1f3b2ea40 .part L_0x55a1f3b2f200, 3, 1;
L_0x55a1f3b2ec00 .part L_0x55a1f3b2f2a0, 3, 1;
L_0x55a1f3b2edc0 .part L_0x55a1f3b2f390, 3, 1;
L_0x55a1f3b2eff0 .concat8 [ 1 1 1 1], L_0x55a1f3b2cb10, L_0x55a1f3b2d430, L_0x55a1f3b2dc60, L_0x55a1f3b2e610;
L_0x55a1f3b2f090 .concat8 [ 1 1 1 1], L_0x55a1f3b2cf20, L_0x55a1f3b2d750, L_0x55a1f3b2e0b0, L_0x55a1f3b2e930;
S_0x55a1f3373de0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f336b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2c5c0 .functor XOR 1, L_0x55a1f3b2d030, L_0x55a1f3b2d160, C4<0>, C4<0>;
L_0x55a1f3b2cb10 .functor XOR 1, L_0x55a1f3b2c5c0, L_0x55a1f3b2d290, C4<0>, C4<0>;
L_0x55a1f3b2cbd0 .functor AND 1, L_0x55a1f3b2d030, L_0x55a1f3b2d160, C4<1>, C4<1>;
L_0x55a1f3b2cce0 .functor AND 1, L_0x55a1f3b2d030, L_0x55a1f3b2d290, C4<1>, C4<1>;
L_0x55a1f3b2cda0 .functor OR 1, L_0x55a1f3b2cbd0, L_0x55a1f3b2cce0, C4<0>, C4<0>;
L_0x55a1f3b2ceb0 .functor AND 1, L_0x55a1f3b2d290, L_0x55a1f3b2d160, C4<1>, C4<1>;
L_0x55a1f3b2cf20 .functor OR 1, L_0x55a1f3b2cda0, L_0x55a1f3b2ceb0, C4<0>, C4<0>;
v0x55a1f336fae0_0 .net *"_s0", 0 0, L_0x55a1f3b2c5c0;  1 drivers
v0x55a1f3370e90_0 .net *"_s10", 0 0, L_0x55a1f3b2ceb0;  1 drivers
v0x55a1f3370f70_0 .net *"_s4", 0 0, L_0x55a1f3b2cbd0;  1 drivers
v0x55a1f336cb10_0 .net *"_s6", 0 0, L_0x55a1f3b2cce0;  1 drivers
v0x55a1f336cbd0_0 .net *"_s8", 0 0, L_0x55a1f3b2cda0;  1 drivers
v0x55a1f336df40_0 .net "a", 0 0, L_0x55a1f3b2d030;  1 drivers
v0x55a1f336e000_0 .net "b", 0 0, L_0x55a1f3b2d160;  1 drivers
v0x55a1f3369c00_0 .net "ca", 0 0, L_0x55a1f3b2cf20;  1 drivers
v0x55a1f3369ca0_0 .net "cin", 0 0, L_0x55a1f3b2d290;  1 drivers
v0x55a1f336b040_0 .net "sum", 0 0, L_0x55a1f3b2cb10;  1 drivers
S_0x55a1f335f4f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f336b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2d3c0 .functor XOR 1, L_0x55a1f3b2d860, L_0x55a1f3b2d990, C4<0>, C4<0>;
L_0x55a1f3b2d430 .functor XOR 1, L_0x55a1f3b2d3c0, L_0x55a1f3b2dac0, C4<0>, C4<0>;
L_0x55a1f3b2d4a0 .functor AND 1, L_0x55a1f3b2d860, L_0x55a1f3b2d990, C4<1>, C4<1>;
L_0x55a1f3b2d510 .functor AND 1, L_0x55a1f3b2d860, L_0x55a1f3b2dac0, C4<1>, C4<1>;
L_0x55a1f3b2d5d0 .functor OR 1, L_0x55a1f3b2d4a0, L_0x55a1f3b2d510, C4<0>, C4<0>;
L_0x55a1f3b2d6e0 .functor AND 1, L_0x55a1f3b2dac0, L_0x55a1f3b2d990, C4<1>, C4<1>;
L_0x55a1f3b2d750 .functor OR 1, L_0x55a1f3b2d5d0, L_0x55a1f3b2d6e0, C4<0>, C4<0>;
v0x55a1f3367b80_0 .net *"_s0", 0 0, L_0x55a1f3b2d3c0;  1 drivers
v0x55a1f3367c60_0 .net *"_s10", 0 0, L_0x55a1f3b2d6e0;  1 drivers
v0x55a1f335f0b0_0 .net *"_s4", 0 0, L_0x55a1f3b2d4a0;  1 drivers
v0x55a1f335f1a0_0 .net *"_s6", 0 0, L_0x55a1f3b2d510;  1 drivers
v0x55a1f3365010_0 .net *"_s8", 0 0, L_0x55a1f3b2d5d0;  1 drivers
v0x55a1f3364c30_0 .net "a", 0 0, L_0x55a1f3b2d860;  1 drivers
v0x55a1f3364cf0_0 .net "b", 0 0, L_0x55a1f3b2d990;  1 drivers
v0x55a1f33620c0_0 .net "ca", 0 0, L_0x55a1f3b2d750;  1 drivers
v0x55a1f3362160_0 .net "cin", 0 0, L_0x55a1f3b2dac0;  1 drivers
v0x55a1f3361ce0_0 .net "sum", 0 0, L_0x55a1f3b2d430;  1 drivers
S_0x55a1f335ed30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f336b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2dbf0 .functor XOR 1, L_0x55a1f3b2e1c0, L_0x55a1f3b2e2f0, C4<0>, C4<0>;
L_0x55a1f3b2dc60 .functor XOR 1, L_0x55a1f3b2dbf0, L_0x55a1f3b2e470, C4<0>, C4<0>;
L_0x55a1f3b2dd20 .functor AND 1, L_0x55a1f3b2e1c0, L_0x55a1f3b2e2f0, C4<1>, C4<1>;
L_0x55a1f3b2de30 .functor AND 1, L_0x55a1f3b2e1c0, L_0x55a1f3b2e470, C4<1>, C4<1>;
L_0x55a1f3b2def0 .functor OR 1, L_0x55a1f3b2dd20, L_0x55a1f3b2de30, C4<0>, C4<0>;
L_0x55a1f3b2e000 .functor AND 1, L_0x55a1f3b2e470, L_0x55a1f3b2e2f0, C4<1>, C4<1>;
L_0x55a1f3b2e0b0 .functor OR 1, L_0x55a1f3b2def0, L_0x55a1f3b2e000, C4<0>, C4<0>;
v0x55a1f33660e0_0 .net *"_s0", 0 0, L_0x55a1f3b2dbf0;  1 drivers
v0x55a1f3367490_0 .net *"_s10", 0 0, L_0x55a1f3b2e000;  1 drivers
v0x55a1f3367570_0 .net *"_s4", 0 0, L_0x55a1f3b2dd20;  1 drivers
v0x55a1f3363110_0 .net *"_s6", 0 0, L_0x55a1f3b2de30;  1 drivers
v0x55a1f33631f0_0 .net *"_s8", 0 0, L_0x55a1f3b2def0;  1 drivers
v0x55a1f3364560_0 .net "a", 0 0, L_0x55a1f3b2e1c0;  1 drivers
v0x55a1f3364620_0 .net "b", 0 0, L_0x55a1f3b2e2f0;  1 drivers
v0x55a1f33601c0_0 .net "ca", 0 0, L_0x55a1f3b2e0b0;  1 drivers
v0x55a1f3360280_0 .net "cin", 0 0, L_0x55a1f3b2e470;  1 drivers
v0x55a1f33616a0_0 .net "sum", 0 0, L_0x55a1f3b2dc60;  1 drivers
S_0x55a1f335e640 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f336b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2e5a0 .functor XOR 1, L_0x55a1f3b2ea40, L_0x55a1f3b2ec00, C4<0>, C4<0>;
L_0x55a1f3b2e610 .functor XOR 1, L_0x55a1f3b2e5a0, L_0x55a1f3b2edc0, C4<0>, C4<0>;
L_0x55a1f3b2e680 .functor AND 1, L_0x55a1f3b2ea40, L_0x55a1f3b2ec00, C4<1>, C4<1>;
L_0x55a1f3b2e6f0 .functor AND 1, L_0x55a1f3b2ea40, L_0x55a1f3b2edc0, C4<1>, C4<1>;
L_0x55a1f3b2e7b0 .functor OR 1, L_0x55a1f3b2e680, L_0x55a1f3b2e6f0, C4<0>, C4<0>;
L_0x55a1f3b2e8c0 .functor AND 1, L_0x55a1f3b2edc0, L_0x55a1f3b2ec00, C4<1>, C4<1>;
L_0x55a1f3b2e930 .functor OR 1, L_0x55a1f3b2e7b0, L_0x55a1f3b2e8c0, C4<0>, C4<0>;
v0x55a1f3352b80_0 .net *"_s0", 0 0, L_0x55a1f3b2e5a0;  1 drivers
v0x55a1f3352c60_0 .net *"_s10", 0 0, L_0x55a1f3b2e8c0;  1 drivers
v0x55a1f335b610_0 .net *"_s4", 0 0, L_0x55a1f3b2e680;  1 drivers
v0x55a1f335b6e0_0 .net *"_s6", 0 0, L_0x55a1f3b2e6f0;  1 drivers
v0x55a1f335b250_0 .net *"_s8", 0 0, L_0x55a1f3b2e7b0;  1 drivers
v0x55a1f3352760_0 .net "a", 0 0, L_0x55a1f3b2ea40;  1 drivers
v0x55a1f3352820_0 .net "b", 0 0, L_0x55a1f3b2ec00;  1 drivers
v0x55a1f33586c0_0 .net "ca", 0 0, L_0x55a1f3b2e930;  1 drivers
v0x55a1f3358760_0 .net "cin", 0 0, L_0x55a1f3b2edc0;  1 drivers
v0x55a1f3358390_0 .net "sum", 0 0, L_0x55a1f3b2e610;  1 drivers
S_0x55a1f3359710 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f33aacf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f333e720_0 .net "a", 3 0, L_0x55a1f3b31ba0;  1 drivers
v0x55a1f333e820_0 .net "b", 3 0, L_0x55a1f3b31cd0;  1 drivers
v0x55a1f333e340_0 .net "ca", 3 0, L_0x55a1f3b31a30;  1 drivers
v0x55a1f333e400_0 .net "cin", 3 0, L_0x55a1f3b31e00;  1 drivers
v0x55a1f333b7d0_0 .net "sum", 3 0, L_0x55a1f3b31990;  1 drivers
L_0x55a1f3b2f950 .part L_0x55a1f3b31ba0, 0, 1;
L_0x55a1f3b2fa80 .part L_0x55a1f3b31cd0, 0, 1;
L_0x55a1f3b2fbb0 .part L_0x55a1f3b31e00, 0, 1;
L_0x55a1f3b301c0 .part L_0x55a1f3b31ba0, 1, 1;
L_0x55a1f3b302f0 .part L_0x55a1f3b31cd0, 1, 1;
L_0x55a1f3b30420 .part L_0x55a1f3b31e00, 1, 1;
L_0x55a1f3b30b60 .part L_0x55a1f3b31ba0, 2, 1;
L_0x55a1f3b30c90 .part L_0x55a1f3b31cd0, 2, 1;
L_0x55a1f3b30e10 .part L_0x55a1f3b31e00, 2, 1;
L_0x55a1f3b313e0 .part L_0x55a1f3b31ba0, 3, 1;
L_0x55a1f3b315a0 .part L_0x55a1f3b31cd0, 3, 1;
L_0x55a1f3b31760 .part L_0x55a1f3b31e00, 3, 1;
L_0x55a1f3b31990 .concat8 [ 1 1 1 1], L_0x55a1f3b2f430, L_0x55a1f3b2fd50, L_0x55a1f3b30600, L_0x55a1f3b30fb0;
L_0x55a1f3b31a30 .concat8 [ 1 1 1 1], L_0x55a1f3b2f840, L_0x55a1f3b300b0, L_0x55a1f3b30a50, L_0x55a1f3b312d0;
S_0x55a1f33567c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3359710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2ef80 .functor XOR 1, L_0x55a1f3b2f950, L_0x55a1f3b2fa80, C4<0>, C4<0>;
L_0x55a1f3b2f430 .functor XOR 1, L_0x55a1f3b2ef80, L_0x55a1f3b2fbb0, C4<0>, C4<0>;
L_0x55a1f3b2f4f0 .functor AND 1, L_0x55a1f3b2f950, L_0x55a1f3b2fa80, C4<1>, C4<1>;
L_0x55a1f3b2f600 .functor AND 1, L_0x55a1f3b2f950, L_0x55a1f3b2fbb0, C4<1>, C4<1>;
L_0x55a1f3b2f6c0 .functor OR 1, L_0x55a1f3b2f4f0, L_0x55a1f3b2f600, C4<0>, C4<0>;
L_0x55a1f3b2f7d0 .functor AND 1, L_0x55a1f3b2fbb0, L_0x55a1f3b2fa80, C4<1>, C4<1>;
L_0x55a1f3b2f840 .functor OR 1, L_0x55a1f3b2f6c0, L_0x55a1f3b2f7d0, C4<0>, C4<0>;
v0x55a1f3357c70_0 .net *"_s0", 0 0, L_0x55a1f3b2ef80;  1 drivers
v0x55a1f3353870_0 .net *"_s10", 0 0, L_0x55a1f3b2f7d0;  1 drivers
v0x55a1f3353950_0 .net *"_s4", 0 0, L_0x55a1f3b2f4f0;  1 drivers
v0x55a1f3354ca0_0 .net *"_s6", 0 0, L_0x55a1f3b2f600;  1 drivers
v0x55a1f3354d80_0 .net *"_s8", 0 0, L_0x55a1f3b2f6c0;  1 drivers
v0x55a1f3350980_0 .net "a", 0 0, L_0x55a1f3b2f950;  1 drivers
v0x55a1f3350a40_0 .net "b", 0 0, L_0x55a1f3b2fa80;  1 drivers
v0x55a1f3351cf0_0 .net "ca", 0 0, L_0x55a1f3b2f840;  1 drivers
v0x55a1f3351db0_0 .net "cin", 0 0, L_0x55a1f3b2fbb0;  1 drivers
v0x55a1f33461f0_0 .net "sum", 0 0, L_0x55a1f3b2f430;  1 drivers
S_0x55a1f334e7f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3359710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b2fce0 .functor XOR 1, L_0x55a1f3b301c0, L_0x55a1f3b302f0, C4<0>, C4<0>;
L_0x55a1f3b2fd50 .functor XOR 1, L_0x55a1f3b2fce0, L_0x55a1f3b30420, C4<0>, C4<0>;
L_0x55a1f3b2fdc0 .functor AND 1, L_0x55a1f3b301c0, L_0x55a1f3b302f0, C4<1>, C4<1>;
L_0x55a1f3b2fe30 .functor AND 1, L_0x55a1f3b301c0, L_0x55a1f3b30420, C4<1>, C4<1>;
L_0x55a1f3b2fef0 .functor OR 1, L_0x55a1f3b2fdc0, L_0x55a1f3b2fe30, C4<0>, C4<0>;
L_0x55a1f3b30000 .functor AND 1, L_0x55a1f3b30420, L_0x55a1f3b302f0, C4<1>, C4<1>;
L_0x55a1f3b300b0 .functor OR 1, L_0x55a1f3b2fef0, L_0x55a1f3b30000, C4<0>, C4<0>;
v0x55a1f334ecb0_0 .net *"_s0", 0 0, L_0x55a1f3b2fce0;  1 drivers
v0x55a1f3345d40_0 .net *"_s10", 0 0, L_0x55a1f3b30000;  1 drivers
v0x55a1f3345e20_0 .net *"_s4", 0 0, L_0x55a1f3b2fdc0;  1 drivers
v0x55a1f334bcd0_0 .net *"_s6", 0 0, L_0x55a1f3b2fe30;  1 drivers
v0x55a1f334b8a0_0 .net *"_s8", 0 0, L_0x55a1f3b2fef0;  1 drivers
v0x55a1f3348d30_0 .net "a", 0 0, L_0x55a1f3b301c0;  1 drivers
v0x55a1f3348df0_0 .net "b", 0 0, L_0x55a1f3b302f0;  1 drivers
v0x55a1f3348950_0 .net "ca", 0 0, L_0x55a1f3b300b0;  1 drivers
v0x55a1f33489f0_0 .net "cin", 0 0, L_0x55a1f3b30420;  1 drivers
v0x55a1f3345a50_0 .net "sum", 0 0, L_0x55a1f3b2fd50;  1 drivers
S_0x55a1f334ccd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3359710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b30590 .functor XOR 1, L_0x55a1f3b30b60, L_0x55a1f3b30c90, C4<0>, C4<0>;
L_0x55a1f3b30600 .functor XOR 1, L_0x55a1f3b30590, L_0x55a1f3b30e10, C4<0>, C4<0>;
L_0x55a1f3b306c0 .functor AND 1, L_0x55a1f3b30b60, L_0x55a1f3b30c90, C4<1>, C4<1>;
L_0x55a1f3b307d0 .functor AND 1, L_0x55a1f3b30b60, L_0x55a1f3b30e10, C4<1>, C4<1>;
L_0x55a1f3b30890 .functor OR 1, L_0x55a1f3b306c0, L_0x55a1f3b307d0, C4<0>, C4<0>;
L_0x55a1f3b309a0 .functor AND 1, L_0x55a1f3b30e10, L_0x55a1f3b30c90, C4<1>, C4<1>;
L_0x55a1f3b30a50 .functor OR 1, L_0x55a1f3b30890, L_0x55a1f3b309a0, C4<0>, C4<0>;
v0x55a1f334e180_0 .net *"_s0", 0 0, L_0x55a1f3b30590;  1 drivers
v0x55a1f3349d80_0 .net *"_s10", 0 0, L_0x55a1f3b309a0;  1 drivers
v0x55a1f3349e60_0 .net *"_s4", 0 0, L_0x55a1f3b306c0;  1 drivers
v0x55a1f334b1b0_0 .net *"_s6", 0 0, L_0x55a1f3b307d0;  1 drivers
v0x55a1f334b290_0 .net *"_s8", 0 0, L_0x55a1f3b30890;  1 drivers
v0x55a1f3346e30_0 .net "a", 0 0, L_0x55a1f3b30b60;  1 drivers
v0x55a1f3346ef0_0 .net "b", 0 0, L_0x55a1f3b30c90;  1 drivers
v0x55a1f3348260_0 .net "ca", 0 0, L_0x55a1f3b30a50;  1 drivers
v0x55a1f3348300_0 .net "cin", 0 0, L_0x55a1f3b30e10;  1 drivers
v0x55a1f3343fd0_0 .net "sum", 0 0, L_0x55a1f3b30600;  1 drivers
S_0x55a1f33452b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3359710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b30f40 .functor XOR 1, L_0x55a1f3b313e0, L_0x55a1f3b315a0, C4<0>, C4<0>;
L_0x55a1f3b30fb0 .functor XOR 1, L_0x55a1f3b30f40, L_0x55a1f3b31760, C4<0>, C4<0>;
L_0x55a1f3b31020 .functor AND 1, L_0x55a1f3b313e0, L_0x55a1f3b315a0, C4<1>, C4<1>;
L_0x55a1f3b31090 .functor AND 1, L_0x55a1f3b313e0, L_0x55a1f3b31760, C4<1>, C4<1>;
L_0x55a1f3b31150 .functor OR 1, L_0x55a1f3b31020, L_0x55a1f3b31090, C4<0>, C4<0>;
L_0x55a1f3b31260 .functor AND 1, L_0x55a1f3b31760, L_0x55a1f3b315a0, C4<1>, C4<1>;
L_0x55a1f3b312d0 .functor OR 1, L_0x55a1f3b31150, L_0x55a1f3b31260, C4<0>, C4<0>;
v0x55a1f3342a30_0 .net *"_s0", 0 0, L_0x55a1f3b30f40;  1 drivers
v0x55a1f3336060_0 .net *"_s10", 0 0, L_0x55a1f3b31260;  1 drivers
v0x55a1f3336140_0 .net *"_s4", 0 0, L_0x55a1f3b31020;  1 drivers
v0x55a1f3329710_0 .net *"_s6", 0 0, L_0x55a1f3b31090;  1 drivers
v0x55a1f33297f0_0 .net *"_s8", 0 0, L_0x55a1f3b31150;  1 drivers
v0x55a1f3338c50_0 .net "a", 0 0, L_0x55a1f3b313e0;  1 drivers
v0x55a1f3341670_0 .net "b", 0 0, L_0x55a1f3b315a0;  1 drivers
v0x55a1f3341730_0 .net "ca", 0 0, L_0x55a1f3b312d0;  1 drivers
v0x55a1f3341290_0 .net "cin", 0 0, L_0x55a1f3b31760;  1 drivers
v0x55a1f33387c0_0 .net "sum", 0 0, L_0x55a1f3b30fb0;  1 drivers
S_0x55a1f3340ba0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f33a2590;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f32d11c0_0 .net "a", 15 0, L_0x55a1f3b3d0b0;  1 drivers
v0x55a1f32d12a0_0 .net "b", 15 0, L_0x55a1f3b3d1a0;  1 drivers
v0x55a1f32d84f0_0 .net "ca", 15 0, L_0x55a1f3b3ce50;  1 drivers
v0x55a1f32d8590_0 .net "cin", 15 0, L_0x55a1f3b3d290;  1 drivers
v0x55a1f32d9920_0 .net "sum", 15 0, L_0x55a1f3b3cdb0;  1 drivers
L_0x55a1f3b34bc0 .part L_0x55a1f3b3d0b0, 0, 4;
L_0x55a1f3b34c60 .part L_0x55a1f3b3d1a0, 0, 4;
L_0x55a1f3b34d00 .part L_0x55a1f3b3d290, 0, 4;
L_0x55a1f3b37550 .part L_0x55a1f3b3d0b0, 4, 4;
L_0x55a1f3b37640 .part L_0x55a1f3b3d1a0, 4, 4;
L_0x55a1f3b37730 .part L_0x55a1f3b3d290, 4, 4;
L_0x55a1f3b3a010 .part L_0x55a1f3b3d0b0, 8, 4;
L_0x55a1f3b3a0b0 .part L_0x55a1f3b3d1a0, 8, 4;
L_0x55a1f3b3a1a0 .part L_0x55a1f3b3d290, 8, 4;
L_0x55a1f3b3c9b0 .part L_0x55a1f3b3d0b0, 12, 4;
L_0x55a1f3b3cae0 .part L_0x55a1f3b3d1a0, 12, 4;
L_0x55a1f3b3cc10 .part L_0x55a1f3b3d290, 12, 4;
L_0x55a1f3b3cdb0 .concat8 [ 4 4 4 4], L_0x55a1f3b349b0, L_0x55a1f3b37340, L_0x55a1f3b39e00, L_0x55a1f3b3c7a0;
L_0x55a1f3b3ce50 .concat8 [ 4 4 4 4], L_0x55a1f3b34a50, L_0x55a1f3b373e0, L_0x55a1f3b39ea0, L_0x55a1f3b3c840;
S_0x55a1f333dc50 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3340ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33264d0_0 .net "a", 3 0, L_0x55a1f3b34bc0;  1 drivers
v0x55a1f33265b0_0 .net "b", 3 0, L_0x55a1f3b34c60;  1 drivers
v0x55a1f3327900_0 .net "ca", 3 0, L_0x55a1f3b34a50;  1 drivers
v0x55a1f33279c0_0 .net "cin", 3 0, L_0x55a1f3b34d00;  1 drivers
v0x55a1f3323580_0 .net "sum", 3 0, L_0x55a1f3b349b0;  1 drivers
L_0x55a1f3b32970 .part L_0x55a1f3b34bc0, 0, 1;
L_0x55a1f3b32aa0 .part L_0x55a1f3b34c60, 0, 1;
L_0x55a1f3b32bd0 .part L_0x55a1f3b34d00, 0, 1;
L_0x55a1f3b331e0 .part L_0x55a1f3b34bc0, 1, 1;
L_0x55a1f3b33310 .part L_0x55a1f3b34c60, 1, 1;
L_0x55a1f3b33440 .part L_0x55a1f3b34d00, 1, 1;
L_0x55a1f3b33b80 .part L_0x55a1f3b34bc0, 2, 1;
L_0x55a1f3b33cb0 .part L_0x55a1f3b34c60, 2, 1;
L_0x55a1f3b33e30 .part L_0x55a1f3b34d00, 2, 1;
L_0x55a1f3b34400 .part L_0x55a1f3b34bc0, 3, 1;
L_0x55a1f3b345c0 .part L_0x55a1f3b34c60, 3, 1;
L_0x55a1f3b34780 .part L_0x55a1f3b34d00, 3, 1;
L_0x55a1f3b349b0 .concat8 [ 1 1 1 1], L_0x55a1f3b31920, L_0x55a1f3b32d70, L_0x55a1f3b33620, L_0x55a1f3b33fd0;
L_0x55a1f3b34a50 .concat8 [ 1 1 1 1], L_0x55a1f3b32860, L_0x55a1f3b330d0, L_0x55a1f3b33a70, L_0x55a1f3b342f0;
S_0x55a1f33398d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f333dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b31f30 .functor XOR 1, L_0x55a1f3b32970, L_0x55a1f3b32aa0, C4<0>, C4<0>;
L_0x55a1f3b31920 .functor XOR 1, L_0x55a1f3b31f30, L_0x55a1f3b32bd0, C4<0>, C4<0>;
L_0x55a1f3b324d0 .functor AND 1, L_0x55a1f3b32970, L_0x55a1f3b32aa0, C4<1>, C4<1>;
L_0x55a1f3b325e0 .functor AND 1, L_0x55a1f3b32970, L_0x55a1f3b32bd0, C4<1>, C4<1>;
L_0x55a1f3b326a0 .functor OR 1, L_0x55a1f3b324d0, L_0x55a1f3b325e0, C4<0>, C4<0>;
L_0x55a1f3b327b0 .functor AND 1, L_0x55a1f3b32bd0, L_0x55a1f3b32aa0, C4<1>, C4<1>;
L_0x55a1f3b32860 .functor OR 1, L_0x55a1f3b326a0, L_0x55a1f3b327b0, C4<0>, C4<0>;
v0x55a1f333ae00_0 .net *"_s0", 0 0, L_0x55a1f3b31f30;  1 drivers
v0x55a1f33369c0_0 .net *"_s10", 0 0, L_0x55a1f3b327b0;  1 drivers
v0x55a1f3336aa0_0 .net *"_s4", 0 0, L_0x55a1f3b324d0;  1 drivers
v0x55a1f3337d50_0 .net *"_s6", 0 0, L_0x55a1f3b325e0;  1 drivers
v0x55a1f3337e30_0 .net *"_s8", 0 0, L_0x55a1f3b326a0;  1 drivers
v0x55a1f332c300_0 .net "a", 0 0, L_0x55a1f3b32970;  1 drivers
v0x55a1f3334d20_0 .net "b", 0 0, L_0x55a1f3b32aa0;  1 drivers
v0x55a1f3334de0_0 .net "ca", 0 0, L_0x55a1f3b32860;  1 drivers
v0x55a1f3334940_0 .net "cin", 0 0, L_0x55a1f3b32bd0;  1 drivers
v0x55a1f332be70_0 .net "sum", 0 0, L_0x55a1f3b31920;  1 drivers
S_0x55a1f3331dd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f333dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b32d00 .functor XOR 1, L_0x55a1f3b331e0, L_0x55a1f3b33310, C4<0>, C4<0>;
L_0x55a1f3b32d70 .functor XOR 1, L_0x55a1f3b32d00, L_0x55a1f3b33440, C4<0>, C4<0>;
L_0x55a1f3b32de0 .functor AND 1, L_0x55a1f3b331e0, L_0x55a1f3b33310, C4<1>, C4<1>;
L_0x55a1f3b32e50 .functor AND 1, L_0x55a1f3b331e0, L_0x55a1f3b33440, C4<1>, C4<1>;
L_0x55a1f3b32f10 .functor OR 1, L_0x55a1f3b32de0, L_0x55a1f3b32e50, C4<0>, C4<0>;
L_0x55a1f3b33020 .functor AND 1, L_0x55a1f3b33440, L_0x55a1f3b33310, C4<1>, C4<1>;
L_0x55a1f3b330d0 .functor OR 1, L_0x55a1f3b32f10, L_0x55a1f3b33020, C4<0>, C4<0>;
v0x55a1f3331a70_0 .net *"_s0", 0 0, L_0x55a1f3b32d00;  1 drivers
v0x55a1f332ee80_0 .net *"_s10", 0 0, L_0x55a1f3b33020;  1 drivers
v0x55a1f332ef60_0 .net *"_s4", 0 0, L_0x55a1f3b32de0;  1 drivers
v0x55a1f332eaa0_0 .net *"_s6", 0 0, L_0x55a1f3b32e50;  1 drivers
v0x55a1f332eb80_0 .net *"_s8", 0 0, L_0x55a1f3b32f10;  1 drivers
v0x55a1f332baf0_0 .net "a", 0 0, L_0x55a1f3b331e0;  1 drivers
v0x55a1f332bbb0_0 .net "b", 0 0, L_0x55a1f3b33310;  1 drivers
v0x55a1f3332e20_0 .net "ca", 0 0, L_0x55a1f3b330d0;  1 drivers
v0x55a1f3332ec0_0 .net "cin", 0 0, L_0x55a1f3b33440;  1 drivers
v0x55a1f3334300_0 .net "sum", 0 0, L_0x55a1f3b32d70;  1 drivers
S_0x55a1f332fed0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f333dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b335b0 .functor XOR 1, L_0x55a1f3b33b80, L_0x55a1f3b33cb0, C4<0>, C4<0>;
L_0x55a1f3b33620 .functor XOR 1, L_0x55a1f3b335b0, L_0x55a1f3b33e30, C4<0>, C4<0>;
L_0x55a1f3b336e0 .functor AND 1, L_0x55a1f3b33b80, L_0x55a1f3b33cb0, C4<1>, C4<1>;
L_0x55a1f3b337f0 .functor AND 1, L_0x55a1f3b33b80, L_0x55a1f3b33e30, C4<1>, C4<1>;
L_0x55a1f3b338b0 .functor OR 1, L_0x55a1f3b336e0, L_0x55a1f3b337f0, C4<0>, C4<0>;
L_0x55a1f3b339c0 .functor AND 1, L_0x55a1f3b33e30, L_0x55a1f3b33cb0, C4<1>, C4<1>;
L_0x55a1f3b33a70 .functor OR 1, L_0x55a1f3b338b0, L_0x55a1f3b339c0, C4<0>, C4<0>;
v0x55a1f3331380_0 .net *"_s0", 0 0, L_0x55a1f3b335b0;  1 drivers
v0x55a1f332cf80_0 .net *"_s10", 0 0, L_0x55a1f3b339c0;  1 drivers
v0x55a1f332d060_0 .net *"_s4", 0 0, L_0x55a1f3b336e0;  1 drivers
v0x55a1f332e3b0_0 .net *"_s6", 0 0, L_0x55a1f3b337f0;  1 drivers
v0x55a1f332e490_0 .net *"_s8", 0 0, L_0x55a1f3b338b0;  1 drivers
v0x55a1f332a0e0_0 .net "a", 0 0, L_0x55a1f3b33b80;  1 drivers
v0x55a1f332b400_0 .net "b", 0 0, L_0x55a1f3b33cb0;  1 drivers
v0x55a1f332b4c0_0 .net "ca", 0 0, L_0x55a1f3b33a70;  1 drivers
v0x55a1f331f940_0 .net "cin", 0 0, L_0x55a1f3b33e30;  1 drivers
v0x55a1f33283d0_0 .net "sum", 0 0, L_0x55a1f3b33620;  1 drivers
S_0x55a1f3327ff0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f333dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b33f60 .functor XOR 1, L_0x55a1f3b34400, L_0x55a1f3b345c0, C4<0>, C4<0>;
L_0x55a1f3b33fd0 .functor XOR 1, L_0x55a1f3b33f60, L_0x55a1f3b34780, C4<0>, C4<0>;
L_0x55a1f3b34040 .functor AND 1, L_0x55a1f3b34400, L_0x55a1f3b345c0, C4<1>, C4<1>;
L_0x55a1f3b340b0 .functor AND 1, L_0x55a1f3b34400, L_0x55a1f3b34780, C4<1>, C4<1>;
L_0x55a1f3b34170 .functor OR 1, L_0x55a1f3b34040, L_0x55a1f3b340b0, C4<0>, C4<0>;
L_0x55a1f3b34280 .functor AND 1, L_0x55a1f3b34780, L_0x55a1f3b345c0, C4<1>, C4<1>;
L_0x55a1f3b342f0 .functor OR 1, L_0x55a1f3b34170, L_0x55a1f3b34280, C4<0>, C4<0>;
v0x55a1f331f5a0_0 .net *"_s0", 0 0, L_0x55a1f3b33f60;  1 drivers
v0x55a1f3325480_0 .net *"_s10", 0 0, L_0x55a1f3b34280;  1 drivers
v0x55a1f3325560_0 .net *"_s4", 0 0, L_0x55a1f3b34040;  1 drivers
v0x55a1f33250a0_0 .net *"_s6", 0 0, L_0x55a1f3b340b0;  1 drivers
v0x55a1f3325180_0 .net *"_s8", 0 0, L_0x55a1f3b34170;  1 drivers
v0x55a1f3322530_0 .net "a", 0 0, L_0x55a1f3b34400;  1 drivers
v0x55a1f33225d0_0 .net "b", 0 0, L_0x55a1f3b345c0;  1 drivers
v0x55a1f3322150_0 .net "ca", 0 0, L_0x55a1f3b342f0;  1 drivers
v0x55a1f3322210_0 .net "cin", 0 0, L_0x55a1f3b34780;  1 drivers
v0x55a1f331f250_0 .net "sum", 0 0, L_0x55a1f3b33fd0;  1 drivers
S_0x55a1f33249b0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3340ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33073b0_0 .net "a", 3 0, L_0x55a1f3b37550;  1 drivers
v0x55a1f33074b0_0 .net "b", 3 0, L_0x55a1f3b37640;  1 drivers
v0x55a1f3304400_0 .net "ca", 3 0, L_0x55a1f3b373e0;  1 drivers
v0x55a1f33044c0_0 .net "cin", 3 0, L_0x55a1f3b37730;  1 drivers
v0x55a1f330b730_0 .net "sum", 3 0, L_0x55a1f3b37340;  1 drivers
L_0x55a1f3b35300 .part L_0x55a1f3b37550, 0, 1;
L_0x55a1f3b35430 .part L_0x55a1f3b37640, 0, 1;
L_0x55a1f3b35560 .part L_0x55a1f3b37730, 0, 1;
L_0x55a1f3b35b70 .part L_0x55a1f3b37550, 1, 1;
L_0x55a1f3b35ca0 .part L_0x55a1f3b37640, 1, 1;
L_0x55a1f3b35dd0 .part L_0x55a1f3b37730, 1, 1;
L_0x55a1f3b36510 .part L_0x55a1f3b37550, 2, 1;
L_0x55a1f3b36640 .part L_0x55a1f3b37640, 2, 1;
L_0x55a1f3b367c0 .part L_0x55a1f3b37730, 2, 1;
L_0x55a1f3b36d90 .part L_0x55a1f3b37550, 3, 1;
L_0x55a1f3b36f50 .part L_0x55a1f3b37640, 3, 1;
L_0x55a1f3b37110 .part L_0x55a1f3b37730, 3, 1;
L_0x55a1f3b37340 .concat8 [ 1 1 1 1], L_0x55a1f3b34da0, L_0x55a1f3b35700, L_0x55a1f3b35fb0, L_0x55a1f3b36960;
L_0x55a1f3b373e0 .concat8 [ 1 1 1 1], L_0x55a1f3b351f0, L_0x55a1f3b35a60, L_0x55a1f3b36400, L_0x55a1f3b36c80;
S_0x55a1f3321a60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f33249b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b34940 .functor XOR 1, L_0x55a1f3b35300, L_0x55a1f3b35430, C4<0>, C4<0>;
L_0x55a1f3b34da0 .functor XOR 1, L_0x55a1f3b34940, L_0x55a1f3b35560, C4<0>, C4<0>;
L_0x55a1f3b34e60 .functor AND 1, L_0x55a1f3b35300, L_0x55a1f3b35430, C4<1>, C4<1>;
L_0x55a1f3b34f70 .functor AND 1, L_0x55a1f3b35300, L_0x55a1f3b35560, C4<1>, C4<1>;
L_0x55a1f3b35030 .functor OR 1, L_0x55a1f3b34e60, L_0x55a1f3b34f70, C4<0>, C4<0>;
L_0x55a1f3b35140 .functor AND 1, L_0x55a1f3b35560, L_0x55a1f3b35430, C4<1>, C4<1>;
L_0x55a1f3b351f0 .functor OR 1, L_0x55a1f3b35030, L_0x55a1f3b35140, C4<0>, C4<0>;
v0x55a1f331d720_0 .net *"_s0", 0 0, L_0x55a1f3b34940;  1 drivers
v0x55a1f331d7c0_0 .net *"_s10", 0 0, L_0x55a1f3b35140;  1 drivers
v0x55a1f331eab0_0 .net *"_s4", 0 0, L_0x55a1f3b34e60;  1 drivers
v0x55a1f331eb80_0 .net *"_s6", 0 0, L_0x55a1f3b34f70;  1 drivers
v0x55a1f3312f20_0 .net *"_s8", 0 0, L_0x55a1f3b35030;  1 drivers
v0x55a1f331b990_0 .net "a", 0 0, L_0x55a1f3b35300;  1 drivers
v0x55a1f331ba50_0 .net "b", 0 0, L_0x55a1f3b35430;  1 drivers
v0x55a1f331b5b0_0 .net "ca", 0 0, L_0x55a1f3b351f0;  1 drivers
v0x55a1f331b650_0 .net "cin", 0 0, L_0x55a1f3b35560;  1 drivers
v0x55a1f3312b90_0 .net "sum", 0 0, L_0x55a1f3b34da0;  1 drivers
S_0x55a1f3318a40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f33249b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b35690 .functor XOR 1, L_0x55a1f3b35b70, L_0x55a1f3b35ca0, C4<0>, C4<0>;
L_0x55a1f3b35700 .functor XOR 1, L_0x55a1f3b35690, L_0x55a1f3b35dd0, C4<0>, C4<0>;
L_0x55a1f3b35770 .functor AND 1, L_0x55a1f3b35b70, L_0x55a1f3b35ca0, C4<1>, C4<1>;
L_0x55a1f3b357e0 .functor AND 1, L_0x55a1f3b35b70, L_0x55a1f3b35dd0, C4<1>, C4<1>;
L_0x55a1f3b358a0 .functor OR 1, L_0x55a1f3b35770, L_0x55a1f3b357e0, C4<0>, C4<0>;
L_0x55a1f3b359b0 .functor AND 1, L_0x55a1f3b35dd0, L_0x55a1f3b35ca0, C4<1>, C4<1>;
L_0x55a1f3b35a60 .functor OR 1, L_0x55a1f3b358a0, L_0x55a1f3b359b0, C4<0>, C4<0>;
v0x55a1f33186e0_0 .net *"_s0", 0 0, L_0x55a1f3b35690;  1 drivers
v0x55a1f3315af0_0 .net *"_s10", 0 0, L_0x55a1f3b359b0;  1 drivers
v0x55a1f3315bd0_0 .net *"_s4", 0 0, L_0x55a1f3b35770;  1 drivers
v0x55a1f3315710_0 .net *"_s6", 0 0, L_0x55a1f3b357e0;  1 drivers
v0x55a1f33157f0_0 .net *"_s8", 0 0, L_0x55a1f3b358a0;  1 drivers
v0x55a1f33127d0_0 .net "a", 0 0, L_0x55a1f3b35b70;  1 drivers
v0x55a1f3319a90_0 .net "b", 0 0, L_0x55a1f3b35ca0;  1 drivers
v0x55a1f3319b50_0 .net "ca", 0 0, L_0x55a1f3b35a60;  1 drivers
v0x55a1f331aec0_0 .net "cin", 0 0, L_0x55a1f3b35dd0;  1 drivers
v0x55a1f3316b40_0 .net "sum", 0 0, L_0x55a1f3b35700;  1 drivers
S_0x55a1f3317f70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f33249b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b35f40 .functor XOR 1, L_0x55a1f3b36510, L_0x55a1f3b36640, C4<0>, C4<0>;
L_0x55a1f3b35fb0 .functor XOR 1, L_0x55a1f3b35f40, L_0x55a1f3b367c0, C4<0>, C4<0>;
L_0x55a1f3b36070 .functor AND 1, L_0x55a1f3b36510, L_0x55a1f3b36640, C4<1>, C4<1>;
L_0x55a1f3b36180 .functor AND 1, L_0x55a1f3b36510, L_0x55a1f3b367c0, C4<1>, C4<1>;
L_0x55a1f3b36240 .functor OR 1, L_0x55a1f3b36070, L_0x55a1f3b36180, C4<0>, C4<0>;
L_0x55a1f3b36350 .functor AND 1, L_0x55a1f3b367c0, L_0x55a1f3b36640, C4<1>, C4<1>;
L_0x55a1f3b36400 .functor OR 1, L_0x55a1f3b36240, L_0x55a1f3b36350, C4<0>, C4<0>;
v0x55a1f3313c70_0 .net *"_s0", 0 0, L_0x55a1f3b35f40;  1 drivers
v0x55a1f3315020_0 .net *"_s10", 0 0, L_0x55a1f3b36350;  1 drivers
v0x55a1f3315100_0 .net *"_s4", 0 0, L_0x55a1f3b36070;  1 drivers
v0x55a1f3310c40_0 .net *"_s6", 0 0, L_0x55a1f3b36180;  1 drivers
v0x55a1f3310d20_0 .net *"_s8", 0 0, L_0x55a1f3b36240;  1 drivers
v0x55a1f3312070_0 .net "a", 0 0, L_0x55a1f3b36510;  1 drivers
v0x55a1f3312130_0 .net "b", 0 0, L_0x55a1f3b36640;  1 drivers
v0x55a1f330f4e0_0 .net "ca", 0 0, L_0x55a1f3b36400;  1 drivers
v0x55a1f330f580_0 .net "cin", 0 0, L_0x55a1f3b367c0;  1 drivers
v0x55a1f33020d0_0 .net "sum", 0 0, L_0x55a1f3b35fb0;  1 drivers
S_0x55a1f32f56d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f33249b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b368f0 .functor XOR 1, L_0x55a1f3b36d90, L_0x55a1f3b36f50, C4<0>, C4<0>;
L_0x55a1f3b36960 .functor XOR 1, L_0x55a1f3b368f0, L_0x55a1f3b37110, C4<0>, C4<0>;
L_0x55a1f3b369d0 .functor AND 1, L_0x55a1f3b36d90, L_0x55a1f3b36f50, C4<1>, C4<1>;
L_0x55a1f3b36a40 .functor AND 1, L_0x55a1f3b36d90, L_0x55a1f3b37110, C4<1>, C4<1>;
L_0x55a1f3b36b00 .functor OR 1, L_0x55a1f3b369d0, L_0x55a1f3b36a40, C4<0>, C4<0>;
L_0x55a1f3b36c10 .functor AND 1, L_0x55a1f3b37110, L_0x55a1f3b36f50, C4<1>, C4<1>;
L_0x55a1f3b36c80 .functor OR 1, L_0x55a1f3b36b00, L_0x55a1f3b36c10, C4<0>, C4<0>;
v0x55a1f3304c20_0 .net *"_s0", 0 0, L_0x55a1f3b368f0;  1 drivers
v0x55a1f330d630_0 .net *"_s10", 0 0, L_0x55a1f3b36c10;  1 drivers
v0x55a1f330d710_0 .net *"_s4", 0 0, L_0x55a1f3b369d0;  1 drivers
v0x55a1f330d250_0 .net *"_s6", 0 0, L_0x55a1f3b36a40;  1 drivers
v0x55a1f330d330_0 .net *"_s8", 0 0, L_0x55a1f3b36b00;  1 drivers
v0x55a1f33047f0_0 .net "a", 0 0, L_0x55a1f3b36d90;  1 drivers
v0x55a1f330a6e0_0 .net "b", 0 0, L_0x55a1f3b36f50;  1 drivers
v0x55a1f330a7a0_0 .net "ca", 0 0, L_0x55a1f3b36c80;  1 drivers
v0x55a1f330a300_0 .net "cin", 0 0, L_0x55a1f3b37110;  1 drivers
v0x55a1f3307790_0 .net "sum", 0 0, L_0x55a1f3b36960;  1 drivers
S_0x55a1f330cb60 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3340ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32ee110_0 .net "a", 3 0, L_0x55a1f3b3a010;  1 drivers
v0x55a1f32ee210_0 .net "b", 3 0, L_0x55a1f3b3a0b0;  1 drivers
v0x55a1f32eb160_0 .net "ca", 3 0, L_0x55a1f3b39ea0;  1 drivers
v0x55a1f32eb220_0 .net "cin", 3 0, L_0x55a1f3b3a1a0;  1 drivers
v0x55a1f32f2490_0 .net "sum", 3 0, L_0x55a1f3b39e00;  1 drivers
L_0x55a1f3b37dc0 .part L_0x55a1f3b3a010, 0, 1;
L_0x55a1f3b37ef0 .part L_0x55a1f3b3a0b0, 0, 1;
L_0x55a1f3b38020 .part L_0x55a1f3b3a1a0, 0, 1;
L_0x55a1f3b38630 .part L_0x55a1f3b3a010, 1, 1;
L_0x55a1f3b38760 .part L_0x55a1f3b3a0b0, 1, 1;
L_0x55a1f3b38890 .part L_0x55a1f3b3a1a0, 1, 1;
L_0x55a1f3b38fd0 .part L_0x55a1f3b3a010, 2, 1;
L_0x55a1f3b39100 .part L_0x55a1f3b3a0b0, 2, 1;
L_0x55a1f3b39280 .part L_0x55a1f3b3a1a0, 2, 1;
L_0x55a1f3b39850 .part L_0x55a1f3b3a010, 3, 1;
L_0x55a1f3b39a10 .part L_0x55a1f3b3a0b0, 3, 1;
L_0x55a1f3b39bd0 .part L_0x55a1f3b3a1a0, 3, 1;
L_0x55a1f3b39e00 .concat8 [ 1 1 1 1], L_0x55a1f3b37860, L_0x55a1f3b381c0, L_0x55a1f3b38a70, L_0x55a1f3b39420;
L_0x55a1f3b39ea0 .concat8 [ 1 1 1 1], L_0x55a1f3b37cb0, L_0x55a1f3b38520, L_0x55a1f3b38ec0, L_0x55a1f3b39740;
S_0x55a1f3309c10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f330cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b372d0 .functor XOR 1, L_0x55a1f3b37dc0, L_0x55a1f3b37ef0, C4<0>, C4<0>;
L_0x55a1f3b37860 .functor XOR 1, L_0x55a1f3b372d0, L_0x55a1f3b38020, C4<0>, C4<0>;
L_0x55a1f3b37920 .functor AND 1, L_0x55a1f3b37dc0, L_0x55a1f3b37ef0, C4<1>, C4<1>;
L_0x55a1f3b37a30 .functor AND 1, L_0x55a1f3b37dc0, L_0x55a1f3b38020, C4<1>, C4<1>;
L_0x55a1f3b37af0 .functor OR 1, L_0x55a1f3b37920, L_0x55a1f3b37a30, C4<0>, C4<0>;
L_0x55a1f3b37c00 .functor AND 1, L_0x55a1f3b38020, L_0x55a1f3b37ef0, C4<1>, C4<1>;
L_0x55a1f3b37cb0 .functor OR 1, L_0x55a1f3b37af0, L_0x55a1f3b37c00, C4<0>, C4<0>;
v0x55a1f3305890_0 .net *"_s0", 0 0, L_0x55a1f3b372d0;  1 drivers
v0x55a1f3305930_0 .net *"_s10", 0 0, L_0x55a1f3b37c00;  1 drivers
v0x55a1f3306cc0_0 .net *"_s4", 0 0, L_0x55a1f3b37920;  1 drivers
v0x55a1f3306db0_0 .net *"_s6", 0 0, L_0x55a1f3b37a30;  1 drivers
v0x55a1f3302980_0 .net *"_s8", 0 0, L_0x55a1f3b37af0;  1 drivers
v0x55a1f3303d10_0 .net "a", 0 0, L_0x55a1f3b37dc0;  1 drivers
v0x55a1f3303dd0_0 .net "b", 0 0, L_0x55a1f3b37ef0;  1 drivers
v0x55a1f32f8250_0 .net "ca", 0 0, L_0x55a1f3b37cb0;  1 drivers
v0x55a1f32f82f0_0 .net "cin", 0 0, L_0x55a1f3b38020;  1 drivers
v0x55a1f3300d90_0 .net "sum", 0 0, L_0x55a1f3b37860;  1 drivers
S_0x55a1f3300900 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f330cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b38150 .functor XOR 1, L_0x55a1f3b38630, L_0x55a1f3b38760, C4<0>, C4<0>;
L_0x55a1f3b381c0 .functor XOR 1, L_0x55a1f3b38150, L_0x55a1f3b38890, C4<0>, C4<0>;
L_0x55a1f3b38230 .functor AND 1, L_0x55a1f3b38630, L_0x55a1f3b38760, C4<1>, C4<1>;
L_0x55a1f3b382a0 .functor AND 1, L_0x55a1f3b38630, L_0x55a1f3b38890, C4<1>, C4<1>;
L_0x55a1f3b38360 .functor OR 1, L_0x55a1f3b38230, L_0x55a1f3b382a0, C4<0>, C4<0>;
L_0x55a1f3b38470 .functor AND 1, L_0x55a1f3b38890, L_0x55a1f3b38760, C4<1>, C4<1>;
L_0x55a1f3b38520 .functor OR 1, L_0x55a1f3b38360, L_0x55a1f3b38470, C4<0>, C4<0>;
v0x55a1f32f7eb0_0 .net *"_s0", 0 0, L_0x55a1f3b38150;  1 drivers
v0x55a1f32fdd90_0 .net *"_s10", 0 0, L_0x55a1f3b38470;  1 drivers
v0x55a1f32fde70_0 .net *"_s4", 0 0, L_0x55a1f3b38230;  1 drivers
v0x55a1f32fd9b0_0 .net *"_s6", 0 0, L_0x55a1f3b382a0;  1 drivers
v0x55a1f32fda90_0 .net *"_s8", 0 0, L_0x55a1f3b38360;  1 drivers
v0x55a1f32fae40_0 .net "a", 0 0, L_0x55a1f3b38630;  1 drivers
v0x55a1f32faf00_0 .net "b", 0 0, L_0x55a1f3b38760;  1 drivers
v0x55a1f32faa60_0 .net "ca", 0 0, L_0x55a1f3b38520;  1 drivers
v0x55a1f32fab00_0 .net "cin", 0 0, L_0x55a1f3b38890;  1 drivers
v0x55a1f32f7b60_0 .net "sum", 0 0, L_0x55a1f3b381c0;  1 drivers
S_0x55a1f32fede0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f330cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b38a00 .functor XOR 1, L_0x55a1f3b38fd0, L_0x55a1f3b39100, C4<0>, C4<0>;
L_0x55a1f3b38a70 .functor XOR 1, L_0x55a1f3b38a00, L_0x55a1f3b39280, C4<0>, C4<0>;
L_0x55a1f3b38b30 .functor AND 1, L_0x55a1f3b38fd0, L_0x55a1f3b39100, C4<1>, C4<1>;
L_0x55a1f3b38c40 .functor AND 1, L_0x55a1f3b38fd0, L_0x55a1f3b39280, C4<1>, C4<1>;
L_0x55a1f3b38d00 .functor OR 1, L_0x55a1f3b38b30, L_0x55a1f3b38c40, C4<0>, C4<0>;
L_0x55a1f3b38e10 .functor AND 1, L_0x55a1f3b39280, L_0x55a1f3b39100, C4<1>, C4<1>;
L_0x55a1f3b38ec0 .functor OR 1, L_0x55a1f3b38d00, L_0x55a1f3b38e10, C4<0>, C4<0>;
v0x55a1f33002c0_0 .net *"_s0", 0 0, L_0x55a1f3b38a00;  1 drivers
v0x55a1f32fbe90_0 .net *"_s10", 0 0, L_0x55a1f3b38e10;  1 drivers
v0x55a1f32fbf70_0 .net *"_s4", 0 0, L_0x55a1f3b38b30;  1 drivers
v0x55a1f32fd2c0_0 .net *"_s6", 0 0, L_0x55a1f3b38c40;  1 drivers
v0x55a1f32fd3a0_0 .net *"_s8", 0 0, L_0x55a1f3b38d00;  1 drivers
v0x55a1f32f8fb0_0 .net "a", 0 0, L_0x55a1f3b38fd0;  1 drivers
v0x55a1f32fa370_0 .net "b", 0 0, L_0x55a1f3b39100;  1 drivers
v0x55a1f32fa430_0 .net "ca", 0 0, L_0x55a1f3b38ec0;  1 drivers
v0x55a1f32f6030_0 .net "cin", 0 0, L_0x55a1f3b39280;  1 drivers
v0x55a1f32f73c0_0 .net "sum", 0 0, L_0x55a1f3b38a70;  1 drivers
S_0x55a1f32eb900 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f330cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b393b0 .functor XOR 1, L_0x55a1f3b39850, L_0x55a1f3b39a10, C4<0>, C4<0>;
L_0x55a1f3b39420 .functor XOR 1, L_0x55a1f3b393b0, L_0x55a1f3b39bd0, C4<0>, C4<0>;
L_0x55a1f3b39490 .functor AND 1, L_0x55a1f3b39850, L_0x55a1f3b39a10, C4<1>, C4<1>;
L_0x55a1f3b39500 .functor AND 1, L_0x55a1f3b39850, L_0x55a1f3b39bd0, C4<1>, C4<1>;
L_0x55a1f3b395c0 .functor OR 1, L_0x55a1f3b39490, L_0x55a1f3b39500, C4<0>, C4<0>;
L_0x55a1f3b396d0 .functor AND 1, L_0x55a1f3b39bd0, L_0x55a1f3b39a10, C4<1>, C4<1>;
L_0x55a1f3b39740 .functor OR 1, L_0x55a1f3b395c0, L_0x55a1f3b396d0, C4<0>, C4<0>;
v0x55a1f32f4410_0 .net *"_s0", 0 0, L_0x55a1f3b393b0;  1 drivers
v0x55a1f32f3fb0_0 .net *"_s10", 0 0, L_0x55a1f3b396d0;  1 drivers
v0x55a1f32f4090_0 .net *"_s4", 0 0, L_0x55a1f3b39490;  1 drivers
v0x55a1f32eb4e0_0 .net *"_s6", 0 0, L_0x55a1f3b39500;  1 drivers
v0x55a1f32eb5c0_0 .net *"_s8", 0 0, L_0x55a1f3b395c0;  1 drivers
v0x55a1f32f1440_0 .net "a", 0 0, L_0x55a1f3b39850;  1 drivers
v0x55a1f32f1500_0 .net "b", 0 0, L_0x55a1f3b39a10;  1 drivers
v0x55a1f32f1060_0 .net "ca", 0 0, L_0x55a1f3b39740;  1 drivers
v0x55a1f32f1100_0 .net "cin", 0 0, L_0x55a1f3b39bd0;  1 drivers
v0x55a1f32ee5a0_0 .net "sum", 0 0, L_0x55a1f3b39420;  1 drivers
S_0x55a1f32f38c0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3340ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32d70c0_0 .net "a", 3 0, L_0x55a1f3b3c9b0;  1 drivers
v0x55a1f32d71c0_0 .net "b", 3 0, L_0x55a1f3b3cae0;  1 drivers
v0x55a1f32d4550_0 .net "ca", 3 0, L_0x55a1f3b3c840;  1 drivers
v0x55a1f32d4610_0 .net "cin", 3 0, L_0x55a1f3b3cc10;  1 drivers
v0x55a1f32d4170_0 .net "sum", 3 0, L_0x55a1f3b3c7a0;  1 drivers
L_0x55a1f3b3a760 .part L_0x55a1f3b3c9b0, 0, 1;
L_0x55a1f3b3a890 .part L_0x55a1f3b3cae0, 0, 1;
L_0x55a1f3b3a9c0 .part L_0x55a1f3b3cc10, 0, 1;
L_0x55a1f3b3afd0 .part L_0x55a1f3b3c9b0, 1, 1;
L_0x55a1f3b3b100 .part L_0x55a1f3b3cae0, 1, 1;
L_0x55a1f3b3b230 .part L_0x55a1f3b3cc10, 1, 1;
L_0x55a1f3b3b970 .part L_0x55a1f3b3c9b0, 2, 1;
L_0x55a1f3b3baa0 .part L_0x55a1f3b3cae0, 2, 1;
L_0x55a1f3b3bc20 .part L_0x55a1f3b3cc10, 2, 1;
L_0x55a1f3b3c1f0 .part L_0x55a1f3b3c9b0, 3, 1;
L_0x55a1f3b3c3b0 .part L_0x55a1f3b3cae0, 3, 1;
L_0x55a1f3b3c570 .part L_0x55a1f3b3cc10, 3, 1;
L_0x55a1f3b3c7a0 .concat8 [ 1 1 1 1], L_0x55a1f3b3a240, L_0x55a1f3b3ab60, L_0x55a1f3b3b410, L_0x55a1f3b3bdc0;
L_0x55a1f3b3c840 .concat8 [ 1 1 1 1], L_0x55a1f3b3a650, L_0x55a1f3b3aec0, L_0x55a1f3b3b860, L_0x55a1f3b3c0e0;
S_0x55a1f32f0970 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f32f38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b39d90 .functor XOR 1, L_0x55a1f3b3a760, L_0x55a1f3b3a890, C4<0>, C4<0>;
L_0x55a1f3b3a240 .functor XOR 1, L_0x55a1f3b39d90, L_0x55a1f3b3a9c0, C4<0>, C4<0>;
L_0x55a1f3b3a300 .functor AND 1, L_0x55a1f3b3a760, L_0x55a1f3b3a890, C4<1>, C4<1>;
L_0x55a1f3b3a410 .functor AND 1, L_0x55a1f3b3a760, L_0x55a1f3b3a9c0, C4<1>, C4<1>;
L_0x55a1f3b3a4d0 .functor OR 1, L_0x55a1f3b3a300, L_0x55a1f3b3a410, C4<0>, C4<0>;
L_0x55a1f3b3a5e0 .functor AND 1, L_0x55a1f3b3a9c0, L_0x55a1f3b3a890, C4<1>, C4<1>;
L_0x55a1f3b3a650 .functor OR 1, L_0x55a1f3b3a4d0, L_0x55a1f3b3a5e0, C4<0>, C4<0>;
v0x55a1f32ec670_0 .net *"_s0", 0 0, L_0x55a1f3b39d90;  1 drivers
v0x55a1f32eda20_0 .net *"_s10", 0 0, L_0x55a1f3b3a5e0;  1 drivers
v0x55a1f32edb00_0 .net *"_s4", 0 0, L_0x55a1f3b3a300;  1 drivers
v0x55a1f32e96e0_0 .net *"_s6", 0 0, L_0x55a1f3b3a410;  1 drivers
v0x55a1f32e97c0_0 .net *"_s8", 0 0, L_0x55a1f3b3a4d0;  1 drivers
v0x55a1f32eaa70_0 .net "a", 0 0, L_0x55a1f3b3a760;  1 drivers
v0x55a1f32eab10_0 .net "b", 0 0, L_0x55a1f3b3a890;  1 drivers
v0x55a1f32deec0_0 .net "ca", 0 0, L_0x55a1f3b3a650;  1 drivers
v0x55a1f32def80_0 .net "cin", 0 0, L_0x55a1f3b3a9c0;  1 drivers
v0x55a1f32e7a00_0 .net "sum", 0 0, L_0x55a1f3b3a240;  1 drivers
S_0x55a1f32e7590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f32f38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3aaf0 .functor XOR 1, L_0x55a1f3b3afd0, L_0x55a1f3b3b100, C4<0>, C4<0>;
L_0x55a1f3b3ab60 .functor XOR 1, L_0x55a1f3b3aaf0, L_0x55a1f3b3b230, C4<0>, C4<0>;
L_0x55a1f3b3abd0 .functor AND 1, L_0x55a1f3b3afd0, L_0x55a1f3b3b100, C4<1>, C4<1>;
L_0x55a1f3b3ac40 .functor AND 1, L_0x55a1f3b3afd0, L_0x55a1f3b3b230, C4<1>, C4<1>;
L_0x55a1f3b3ad00 .functor OR 1, L_0x55a1f3b3abd0, L_0x55a1f3b3ac40, C4<0>, C4<0>;
L_0x55a1f3b3ae10 .functor AND 1, L_0x55a1f3b3b230, L_0x55a1f3b3b100, C4<1>, C4<1>;
L_0x55a1f3b3aec0 .functor OR 1, L_0x55a1f3b3ad00, L_0x55a1f3b3ae10, C4<0>, C4<0>;
v0x55a1f32deb40_0 .net *"_s0", 0 0, L_0x55a1f3b3aaf0;  1 drivers
v0x55a1f32e4a00_0 .net *"_s10", 0 0, L_0x55a1f3b3ae10;  1 drivers
v0x55a1f32e4ac0_0 .net *"_s4", 0 0, L_0x55a1f3b3abd0;  1 drivers
v0x55a1f32e4640_0 .net *"_s6", 0 0, L_0x55a1f3b3ac40;  1 drivers
v0x55a1f32e4720_0 .net *"_s8", 0 0, L_0x55a1f3b3ad00;  1 drivers
v0x55a1f32e1b40_0 .net "a", 0 0, L_0x55a1f3b3afd0;  1 drivers
v0x55a1f32e16d0_0 .net "b", 0 0, L_0x55a1f3b3b100;  1 drivers
v0x55a1f32e1790_0 .net "ca", 0 0, L_0x55a1f3b3aec0;  1 drivers
v0x55a1f32de720_0 .net "cin", 0 0, L_0x55a1f3b3b230;  1 drivers
v0x55a1f32e5a50_0 .net "sum", 0 0, L_0x55a1f3b3ab60;  1 drivers
S_0x55a1f32e6e80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f32f38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3b3a0 .functor XOR 1, L_0x55a1f3b3b970, L_0x55a1f3b3baa0, C4<0>, C4<0>;
L_0x55a1f3b3b410 .functor XOR 1, L_0x55a1f3b3b3a0, L_0x55a1f3b3bc20, C4<0>, C4<0>;
L_0x55a1f3b3b4d0 .functor AND 1, L_0x55a1f3b3b970, L_0x55a1f3b3baa0, C4<1>, C4<1>;
L_0x55a1f3b3b5e0 .functor AND 1, L_0x55a1f3b3b970, L_0x55a1f3b3bc20, C4<1>, C4<1>;
L_0x55a1f3b3b6a0 .functor OR 1, L_0x55a1f3b3b4d0, L_0x55a1f3b3b5e0, C4<0>, C4<0>;
L_0x55a1f3b3b7b0 .functor AND 1, L_0x55a1f3b3bc20, L_0x55a1f3b3baa0, C4<1>, C4<1>;
L_0x55a1f3b3b860 .functor OR 1, L_0x55a1f3b3b6a0, L_0x55a1f3b3b7b0, C4<0>, C4<0>;
v0x55a1f32e2b80_0 .net *"_s0", 0 0, L_0x55a1f3b3b3a0;  1 drivers
v0x55a1f32e3f30_0 .net *"_s10", 0 0, L_0x55a1f3b3b7b0;  1 drivers
v0x55a1f32e4010_0 .net *"_s4", 0 0, L_0x55a1f3b3b4d0;  1 drivers
v0x55a1f32dfbb0_0 .net *"_s6", 0 0, L_0x55a1f3b3b5e0;  1 drivers
v0x55a1f32dfc90_0 .net *"_s8", 0 0, L_0x55a1f3b3b6a0;  1 drivers
v0x55a1f32e0fe0_0 .net "a", 0 0, L_0x55a1f3b3b970;  1 drivers
v0x55a1f32e10a0_0 .net "b", 0 0, L_0x55a1f3b3baa0;  1 drivers
v0x55a1f32dcca0_0 .net "ca", 0 0, L_0x55a1f3b3b860;  1 drivers
v0x55a1f32dcd40_0 .net "cin", 0 0, L_0x55a1f3b3bc20;  1 drivers
v0x55a1f32de0e0_0 .net "sum", 0 0, L_0x55a1f3b3b410;  1 drivers
S_0x55a1f32db730 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f32f38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3bd50 .functor XOR 1, L_0x55a1f3b3c1f0, L_0x55a1f3b3c3b0, C4<0>, C4<0>;
L_0x55a1f3b3bdc0 .functor XOR 1, L_0x55a1f3b3bd50, L_0x55a1f3b3c570, C4<0>, C4<0>;
L_0x55a1f3b3be30 .functor AND 1, L_0x55a1f3b3c1f0, L_0x55a1f3b3c3b0, C4<1>, C4<1>;
L_0x55a1f3b3bea0 .functor AND 1, L_0x55a1f3b3c1f0, L_0x55a1f3b3c570, C4<1>, C4<1>;
L_0x55a1f3b3bf60 .functor OR 1, L_0x55a1f3b3be30, L_0x55a1f3b3bea0, C4<0>, C4<0>;
L_0x55a1f3b3c070 .functor AND 1, L_0x55a1f3b3c570, L_0x55a1f3b3c3b0, C4<1>, C4<1>;
L_0x55a1f3b3c0e0 .functor OR 1, L_0x55a1f3b3bf60, L_0x55a1f3b3c070, C4<0>, C4<0>;
v0x55a1f32cee60_0 .net *"_s0", 0 0, L_0x55a1f3b3bd50;  1 drivers
v0x55a1f32c2490_0 .net *"_s10", 0 0, L_0x55a1f3b3c070;  1 drivers
v0x55a1f32c2570_0 .net *"_s4", 0 0, L_0x55a1f3b3be30;  1 drivers
v0x55a1f32d1960_0 .net *"_s6", 0 0, L_0x55a1f3b3bea0;  1 drivers
v0x55a1f32d1a40_0 .net *"_s8", 0 0, L_0x55a1f3b3bf60;  1 drivers
v0x55a1f32da460_0 .net "a", 0 0, L_0x55a1f3b3c1f0;  1 drivers
v0x55a1f32da010_0 .net "b", 0 0, L_0x55a1f3b3c3b0;  1 drivers
v0x55a1f32da0d0_0 .net "ca", 0 0, L_0x55a1f3b3c0e0;  1 drivers
v0x55a1f32d1540_0 .net "cin", 0 0, L_0x55a1f3b3c570;  1 drivers
v0x55a1f32d74a0_0 .net "sum", 0 0, L_0x55a1f3b3bdc0;  1 drivers
S_0x55a1f32d3a80 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f33a5540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f31274e0_0 .net "a", 31 0, L_0x55a1f3b53590;  1 drivers
v0x55a1f31275e0_0 .net "b", 31 0, L_0x55a1f3b53680;  1 drivers
v0x55a1f31231a0_0 .net "ca", 31 0, L_0x55a1f3b53400;  1 drivers
v0x55a1f3123260_0 .net "cin", 31 0, L_0x55a1f3b53770;  1 drivers
v0x55a1f3124530_0 .net "sum", 31 0, L_0x55a1f3b532c0;  1 drivers
L_0x55a1f3b483a0 .part L_0x55a1f3b53590, 0, 16;
L_0x55a1f3b48440 .part L_0x55a1f3b53680, 0, 16;
L_0x55a1f3b484e0 .part L_0x55a1f3b53770, 0, 16;
L_0x55a1f3b52fb0 .part L_0x55a1f3b53590, 16, 16;
L_0x55a1f3b530a0 .part L_0x55a1f3b53680, 16, 16;
L_0x55a1f3b53190 .part L_0x55a1f3b53770, 16, 16;
L_0x55a1f3b532c0 .concat8 [ 16 16 0 0], L_0x55a1f3b480a0, L_0x55a1f3b52cb0;
L_0x55a1f3b53400 .concat8 [ 16 16 0 0], L_0x55a1f3b48140, L_0x55a1f3b52d50;
S_0x55a1f32d0ad0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f32d3a80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3266c00_0 .net "a", 15 0, L_0x55a1f3b483a0;  1 drivers
v0x55a1f3266ce0_0 .net "b", 15 0, L_0x55a1f3b48440;  1 drivers
v0x55a1f3267f90_0 .net "ca", 15 0, L_0x55a1f3b48140;  1 drivers
v0x55a1f3268030_0 .net "cin", 15 0, L_0x55a1f3b484e0;  1 drivers
v0x55a1f325c4d0_0 .net "sum", 15 0, L_0x55a1f3b480a0;  1 drivers
L_0x55a1f3b3ff70 .part L_0x55a1f3b483a0, 0, 4;
L_0x55a1f3b40010 .part L_0x55a1f3b48440, 0, 4;
L_0x55a1f3b400b0 .part L_0x55a1f3b484e0, 0, 4;
L_0x55a1f3b42900 .part L_0x55a1f3b483a0, 4, 4;
L_0x55a1f3b429f0 .part L_0x55a1f3b48440, 4, 4;
L_0x55a1f3b42ae0 .part L_0x55a1f3b484e0, 4, 4;
L_0x55a1f3b453c0 .part L_0x55a1f3b483a0, 8, 4;
L_0x55a1f3b45460 .part L_0x55a1f3b48440, 8, 4;
L_0x55a1f3b45550 .part L_0x55a1f3b484e0, 8, 4;
L_0x55a1f3b47ca0 .part L_0x55a1f3b483a0, 12, 4;
L_0x55a1f3b47dd0 .part L_0x55a1f3b48440, 12, 4;
L_0x55a1f3b47f00 .part L_0x55a1f3b484e0, 12, 4;
L_0x55a1f3b480a0 .concat8 [ 4 4 4 4], L_0x55a1f3b3fd60, L_0x55a1f3b426f0, L_0x55a1f3b451b0, L_0x55a1f3b47a90;
L_0x55a1f3b48140 .concat8 [ 4 4 4 4], L_0x55a1f3b3fe00, L_0x55a1f3b42790, L_0x55a1f3b45250, L_0x55a1f3b47b30;
S_0x55a1f32c5010 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f32d0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32b64a0_0 .net "a", 3 0, L_0x55a1f3b3ff70;  1 drivers
v0x55a1f32b65a0_0 .net "b", 3 0, L_0x55a1f3b40010;  1 drivers
v0x55a1f32b7830_0 .net "ca", 3 0, L_0x55a1f3b3fe00;  1 drivers
v0x55a1f32b78f0_0 .net "cin", 3 0, L_0x55a1f3b400b0;  1 drivers
v0x55a1f32abc80_0 .net "sum", 3 0, L_0x55a1f3b3fd60;  1 drivers
L_0x55a1f3b3dd20 .part L_0x55a1f3b3ff70, 0, 1;
L_0x55a1f3b3de50 .part L_0x55a1f3b40010, 0, 1;
L_0x55a1f3b3df80 .part L_0x55a1f3b400b0, 0, 1;
L_0x55a1f3b3e590 .part L_0x55a1f3b3ff70, 1, 1;
L_0x55a1f3b3e6c0 .part L_0x55a1f3b40010, 1, 1;
L_0x55a1f3b3e7f0 .part L_0x55a1f3b400b0, 1, 1;
L_0x55a1f3b3ef30 .part L_0x55a1f3b3ff70, 2, 1;
L_0x55a1f3b3f060 .part L_0x55a1f3b40010, 2, 1;
L_0x55a1f3b3f1e0 .part L_0x55a1f3b400b0, 2, 1;
L_0x55a1f3b3f7b0 .part L_0x55a1f3b3ff70, 3, 1;
L_0x55a1f3b3f970 .part L_0x55a1f3b40010, 3, 1;
L_0x55a1f3b3fb30 .part L_0x55a1f3b400b0, 3, 1;
L_0x55a1f3b3fd60 .concat8 [ 1 1 1 1], L_0x55a1f3b3c730, L_0x55a1f3b3e120, L_0x55a1f3b3e9d0, L_0x55a1f3b3f380;
L_0x55a1f3b3fe00 .concat8 [ 1 1 1 1], L_0x55a1f3b3dc10, L_0x55a1f3b3e480, L_0x55a1f3b3ee20, L_0x55a1f3b3f6a0;
S_0x55a1f32cd6c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f32c5010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3cd40 .functor XOR 1, L_0x55a1f3b3dd20, L_0x55a1f3b3de50, C4<0>, C4<0>;
L_0x55a1f3b3c730 .functor XOR 1, L_0x55a1f3b3cd40, L_0x55a1f3b3df80, C4<0>, C4<0>;
L_0x55a1f3b3d8c0 .functor AND 1, L_0x55a1f3b3dd20, L_0x55a1f3b3de50, C4<1>, C4<1>;
L_0x55a1f3b3d9d0 .functor AND 1, L_0x55a1f3b3dd20, L_0x55a1f3b3df80, C4<1>, C4<1>;
L_0x55a1f3b3da90 .functor OR 1, L_0x55a1f3b3d8c0, L_0x55a1f3b3d9d0, C4<0>, C4<0>;
L_0x55a1f3b3dba0 .functor AND 1, L_0x55a1f3b3df80, L_0x55a1f3b3de50, C4<1>, C4<1>;
L_0x55a1f3b3dc10 .functor OR 1, L_0x55a1f3b3da90, L_0x55a1f3b3dba0, C4<0>, C4<0>;
v0x55a1f32c4c70_0 .net *"_s0", 0 0, L_0x55a1f3b3cd40;  1 drivers
v0x55a1f32cab50_0 .net *"_s10", 0 0, L_0x55a1f3b3dba0;  1 drivers
v0x55a1f32cac30_0 .net *"_s4", 0 0, L_0x55a1f3b3d8c0;  1 drivers
v0x55a1f32ca770_0 .net *"_s6", 0 0, L_0x55a1f3b3d9d0;  1 drivers
v0x55a1f32ca850_0 .net *"_s8", 0 0, L_0x55a1f3b3da90;  1 drivers
v0x55a1f32c7c70_0 .net "a", 0 0, L_0x55a1f3b3dd20;  1 drivers
v0x55a1f32c7820_0 .net "b", 0 0, L_0x55a1f3b3de50;  1 drivers
v0x55a1f32c78e0_0 .net "ca", 0 0, L_0x55a1f3b3dc10;  1 drivers
v0x55a1f32c4870_0 .net "cin", 0 0, L_0x55a1f3b3df80;  1 drivers
v0x55a1f32cbba0_0 .net "sum", 0 0, L_0x55a1f3b3c730;  1 drivers
S_0x55a1f32ccfd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f32c5010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3e0b0 .functor XOR 1, L_0x55a1f3b3e590, L_0x55a1f3b3e6c0, C4<0>, C4<0>;
L_0x55a1f3b3e120 .functor XOR 1, L_0x55a1f3b3e0b0, L_0x55a1f3b3e7f0, C4<0>, C4<0>;
L_0x55a1f3b3e190 .functor AND 1, L_0x55a1f3b3e590, L_0x55a1f3b3e6c0, C4<1>, C4<1>;
L_0x55a1f3b3e200 .functor AND 1, L_0x55a1f3b3e590, L_0x55a1f3b3e7f0, C4<1>, C4<1>;
L_0x55a1f3b3e2c0 .functor OR 1, L_0x55a1f3b3e190, L_0x55a1f3b3e200, C4<0>, C4<0>;
L_0x55a1f3b3e3d0 .functor AND 1, L_0x55a1f3b3e7f0, L_0x55a1f3b3e6c0, C4<1>, C4<1>;
L_0x55a1f3b3e480 .functor OR 1, L_0x55a1f3b3e2c0, L_0x55a1f3b3e3d0, C4<0>, C4<0>;
v0x55a1f32c8cd0_0 .net *"_s0", 0 0, L_0x55a1f3b3e0b0;  1 drivers
v0x55a1f32ca080_0 .net *"_s10", 0 0, L_0x55a1f3b3e3d0;  1 drivers
v0x55a1f32ca160_0 .net *"_s4", 0 0, L_0x55a1f3b3e190;  1 drivers
v0x55a1f32c5d00_0 .net *"_s6", 0 0, L_0x55a1f3b3e200;  1 drivers
v0x55a1f32c5de0_0 .net *"_s8", 0 0, L_0x55a1f3b3e2c0;  1 drivers
v0x55a1f32c7130_0 .net "a", 0 0, L_0x55a1f3b3e590;  1 drivers
v0x55a1f32c71d0_0 .net "b", 0 0, L_0x55a1f3b3e6c0;  1 drivers
v0x55a1f32c2df0_0 .net "ca", 0 0, L_0x55a1f3b3e480;  1 drivers
v0x55a1f32c2eb0_0 .net "cin", 0 0, L_0x55a1f3b3e7f0;  1 drivers
v0x55a1f32c4230_0 .net "sum", 0 0, L_0x55a1f3b3e120;  1 drivers
S_0x55a1f32b86c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f32c5010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3e960 .functor XOR 1, L_0x55a1f3b3ef30, L_0x55a1f3b3f060, C4<0>, C4<0>;
L_0x55a1f3b3e9d0 .functor XOR 1, L_0x55a1f3b3e960, L_0x55a1f3b3f1e0, C4<0>, C4<0>;
L_0x55a1f3b3ea90 .functor AND 1, L_0x55a1f3b3ef30, L_0x55a1f3b3f060, C4<1>, C4<1>;
L_0x55a1f3b3eba0 .functor AND 1, L_0x55a1f3b3ef30, L_0x55a1f3b3f1e0, C4<1>, C4<1>;
L_0x55a1f3b3ec60 .functor OR 1, L_0x55a1f3b3ea90, L_0x55a1f3b3eba0, C4<0>, C4<0>;
L_0x55a1f3b3ed70 .functor AND 1, L_0x55a1f3b3f1e0, L_0x55a1f3b3f060, C4<1>, C4<1>;
L_0x55a1f3b3ee20 .functor OR 1, L_0x55a1f3b3ec60, L_0x55a1f3b3ed70, C4<0>, C4<0>;
v0x55a1f32c11d0_0 .net *"_s0", 0 0, L_0x55a1f3b3e960;  1 drivers
v0x55a1f32c0d70_0 .net *"_s10", 0 0, L_0x55a1f3b3ed70;  1 drivers
v0x55a1f32c0e50_0 .net *"_s4", 0 0, L_0x55a1f3b3ea90;  1 drivers
v0x55a1f32b82a0_0 .net *"_s6", 0 0, L_0x55a1f3b3eba0;  1 drivers
v0x55a1f32b8380_0 .net *"_s8", 0 0, L_0x55a1f3b3ec60;  1 drivers
v0x55a1f32be200_0 .net "a", 0 0, L_0x55a1f3b3ef30;  1 drivers
v0x55a1f32be2c0_0 .net "b", 0 0, L_0x55a1f3b3f060;  1 drivers
v0x55a1f32bde20_0 .net "ca", 0 0, L_0x55a1f3b3ee20;  1 drivers
v0x55a1f32bdec0_0 .net "cin", 0 0, L_0x55a1f3b3f1e0;  1 drivers
v0x55a1f32bb360_0 .net "sum", 0 0, L_0x55a1f3b3e9d0;  1 drivers
S_0x55a1f32b7f20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f32c5010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3f310 .functor XOR 1, L_0x55a1f3b3f7b0, L_0x55a1f3b3f970, C4<0>, C4<0>;
L_0x55a1f3b3f380 .functor XOR 1, L_0x55a1f3b3f310, L_0x55a1f3b3fb30, C4<0>, C4<0>;
L_0x55a1f3b3f3f0 .functor AND 1, L_0x55a1f3b3f7b0, L_0x55a1f3b3f970, C4<1>, C4<1>;
L_0x55a1f3b3f460 .functor AND 1, L_0x55a1f3b3f7b0, L_0x55a1f3b3fb30, C4<1>, C4<1>;
L_0x55a1f3b3f520 .functor OR 1, L_0x55a1f3b3f3f0, L_0x55a1f3b3f460, C4<0>, C4<0>;
L_0x55a1f3b3f630 .functor AND 1, L_0x55a1f3b3fb30, L_0x55a1f3b3f970, C4<1>, C4<1>;
L_0x55a1f3b3f6a0 .functor OR 1, L_0x55a1f3b3f520, L_0x55a1f3b3f630, C4<0>, C4<0>;
v0x55a1f32baf90_0 .net *"_s0", 0 0, L_0x55a1f3b3f310;  1 drivers
v0x55a1f32bf250_0 .net *"_s10", 0 0, L_0x55a1f3b3f630;  1 drivers
v0x55a1f32bf330_0 .net *"_s4", 0 0, L_0x55a1f3b3f3f0;  1 drivers
v0x55a1f32c06b0_0 .net *"_s6", 0 0, L_0x55a1f3b3f460;  1 drivers
v0x55a1f32bc300_0 .net *"_s8", 0 0, L_0x55a1f3b3f520;  1 drivers
v0x55a1f32bd730_0 .net "a", 0 0, L_0x55a1f3b3f7b0;  1 drivers
v0x55a1f32bd7f0_0 .net "b", 0 0, L_0x55a1f3b3f970;  1 drivers
v0x55a1f32b93b0_0 .net "ca", 0 0, L_0x55a1f3b3f6a0;  1 drivers
v0x55a1f32b9450_0 .net "cin", 0 0, L_0x55a1f3b3fb30;  1 drivers
v0x55a1f32ba7e0_0 .net "sum", 0 0, L_0x55a1f3b3f380;  1 drivers
S_0x55a1f32b4710 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f32d0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f329cd50_0 .net "a", 3 0, L_0x55a1f3b42900;  1 drivers
v0x55a1f329ce50_0 .net "b", 3 0, L_0x55a1f3b429f0;  1 drivers
v0x55a1f329e180_0 .net "ca", 3 0, L_0x55a1f3b42790;  1 drivers
v0x55a1f329e240_0 .net "cin", 3 0, L_0x55a1f3b42ae0;  1 drivers
v0x55a1f3299e40_0 .net "sum", 3 0, L_0x55a1f3b426f0;  1 drivers
L_0x55a1f3b406b0 .part L_0x55a1f3b42900, 0, 1;
L_0x55a1f3b407e0 .part L_0x55a1f3b429f0, 0, 1;
L_0x55a1f3b40910 .part L_0x55a1f3b42ae0, 0, 1;
L_0x55a1f3b40f20 .part L_0x55a1f3b42900, 1, 1;
L_0x55a1f3b41050 .part L_0x55a1f3b429f0, 1, 1;
L_0x55a1f3b41180 .part L_0x55a1f3b42ae0, 1, 1;
L_0x55a1f3b418c0 .part L_0x55a1f3b42900, 2, 1;
L_0x55a1f3b419f0 .part L_0x55a1f3b429f0, 2, 1;
L_0x55a1f3b41b70 .part L_0x55a1f3b42ae0, 2, 1;
L_0x55a1f3b42140 .part L_0x55a1f3b42900, 3, 1;
L_0x55a1f3b42300 .part L_0x55a1f3b429f0, 3, 1;
L_0x55a1f3b424c0 .part L_0x55a1f3b42ae0, 3, 1;
L_0x55a1f3b426f0 .concat8 [ 1 1 1 1], L_0x55a1f3b40150, L_0x55a1f3b40ab0, L_0x55a1f3b41360, L_0x55a1f3b41d10;
L_0x55a1f3b42790 .concat8 [ 1 1 1 1], L_0x55a1f3b405a0, L_0x55a1f3b40e10, L_0x55a1f3b417b0, L_0x55a1f3b42030;
S_0x55a1f32ab860 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f32b4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b3fcf0 .functor XOR 1, L_0x55a1f3b406b0, L_0x55a1f3b407e0, C4<0>, C4<0>;
L_0x55a1f3b40150 .functor XOR 1, L_0x55a1f3b3fcf0, L_0x55a1f3b40910, C4<0>, C4<0>;
L_0x55a1f3b40210 .functor AND 1, L_0x55a1f3b406b0, L_0x55a1f3b407e0, C4<1>, C4<1>;
L_0x55a1f3b40320 .functor AND 1, L_0x55a1f3b406b0, L_0x55a1f3b40910, C4<1>, C4<1>;
L_0x55a1f3b403e0 .functor OR 1, L_0x55a1f3b40210, L_0x55a1f3b40320, C4<0>, C4<0>;
L_0x55a1f3b404f0 .functor AND 1, L_0x55a1f3b40910, L_0x55a1f3b407e0, C4<1>, C4<1>;
L_0x55a1f3b405a0 .functor OR 1, L_0x55a1f3b403e0, L_0x55a1f3b404f0, C4<0>, C4<0>;
v0x55a1f32b17c0_0 .net *"_s0", 0 0, L_0x55a1f3b3fcf0;  1 drivers
v0x55a1f32b1860_0 .net *"_s10", 0 0, L_0x55a1f3b404f0;  1 drivers
v0x55a1f32b13e0_0 .net *"_s4", 0 0, L_0x55a1f3b40210;  1 drivers
v0x55a1f32b14d0_0 .net *"_s6", 0 0, L_0x55a1f3b40320;  1 drivers
v0x55a1f32ae870_0 .net *"_s8", 0 0, L_0x55a1f3b403e0;  1 drivers
v0x55a1f32ae490_0 .net "a", 0 0, L_0x55a1f3b406b0;  1 drivers
v0x55a1f32ae550_0 .net "b", 0 0, L_0x55a1f3b407e0;  1 drivers
v0x55a1f32ab450_0 .net "ca", 0 0, L_0x55a1f3b405a0;  1 drivers
v0x55a1f32ab4f0_0 .net "cin", 0 0, L_0x55a1f3b40910;  1 drivers
v0x55a1f32b28c0_0 .net "sum", 0 0, L_0x55a1f3b40150;  1 drivers
S_0x55a1f32b3c40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f32b4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b40a40 .functor XOR 1, L_0x55a1f3b40f20, L_0x55a1f3b41050, C4<0>, C4<0>;
L_0x55a1f3b40ab0 .functor XOR 1, L_0x55a1f3b40a40, L_0x55a1f3b41180, C4<0>, C4<0>;
L_0x55a1f3b40b20 .functor AND 1, L_0x55a1f3b40f20, L_0x55a1f3b41050, C4<1>, C4<1>;
L_0x55a1f3b40b90 .functor AND 1, L_0x55a1f3b40f20, L_0x55a1f3b41180, C4<1>, C4<1>;
L_0x55a1f3b40c50 .functor OR 1, L_0x55a1f3b40b20, L_0x55a1f3b40b90, C4<0>, C4<0>;
L_0x55a1f3b40d60 .functor AND 1, L_0x55a1f3b41180, L_0x55a1f3b41050, C4<1>, C4<1>;
L_0x55a1f3b40e10 .functor OR 1, L_0x55a1f3b40c50, L_0x55a1f3b40d60, C4<0>, C4<0>;
v0x55a1f32af940_0 .net *"_s0", 0 0, L_0x55a1f3b40a40;  1 drivers
v0x55a1f32b0cf0_0 .net *"_s10", 0 0, L_0x55a1f3b40d60;  1 drivers
v0x55a1f32b0dd0_0 .net *"_s4", 0 0, L_0x55a1f3b40b20;  1 drivers
v0x55a1f32ac970_0 .net *"_s6", 0 0, L_0x55a1f3b40b90;  1 drivers
v0x55a1f32aca50_0 .net *"_s8", 0 0, L_0x55a1f3b40c50;  1 drivers
v0x55a1f32adda0_0 .net "a", 0 0, L_0x55a1f3b40f20;  1 drivers
v0x55a1f32ade60_0 .net "b", 0 0, L_0x55a1f3b41050;  1 drivers
v0x55a1f32a9930_0 .net "ca", 0 0, L_0x55a1f3b40e10;  1 drivers
v0x55a1f32a99f0_0 .net "cin", 0 0, L_0x55a1f3b41180;  1 drivers
v0x55a1f32aae10_0 .net "sum", 0 0, L_0x55a1f3b40ab0;  1 drivers
S_0x55a1f32994e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f32b4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b412f0 .functor XOR 1, L_0x55a1f3b418c0, L_0x55a1f3b419f0, C4<0>, C4<0>;
L_0x55a1f3b41360 .functor XOR 1, L_0x55a1f3b412f0, L_0x55a1f3b41b70, C4<0>, C4<0>;
L_0x55a1f3b41420 .functor AND 1, L_0x55a1f3b418c0, L_0x55a1f3b419f0, C4<1>, C4<1>;
L_0x55a1f3b41530 .functor AND 1, L_0x55a1f3b418c0, L_0x55a1f3b41b70, C4<1>, C4<1>;
L_0x55a1f3b415f0 .functor OR 1, L_0x55a1f3b41420, L_0x55a1f3b41530, C4<0>, C4<0>;
L_0x55a1f3b41700 .functor AND 1, L_0x55a1f3b41b70, L_0x55a1f3b419f0, C4<1>, C4<1>;
L_0x55a1f3b417b0 .functor OR 1, L_0x55a1f3b415f0, L_0x55a1f3b41700, C4<0>, C4<0>;
v0x55a1f328cc40_0 .net *"_s0", 0 0, L_0x55a1f3b412f0;  1 drivers
v0x55a1f329c060_0 .net *"_s10", 0 0, L_0x55a1f3b41700;  1 drivers
v0x55a1f329c140_0 .net *"_s4", 0 0, L_0x55a1f3b41420;  1 drivers
v0x55a1f32a4af0_0 .net *"_s6", 0 0, L_0x55a1f3b41530;  1 drivers
v0x55a1f32a4bd0_0 .net *"_s8", 0 0, L_0x55a1f3b415f0;  1 drivers
v0x55a1f32a4780_0 .net "a", 0 0, L_0x55a1f3b418c0;  1 drivers
v0x55a1f329bc40_0 .net "b", 0 0, L_0x55a1f3b419f0;  1 drivers
v0x55a1f329bd00_0 .net "ca", 0 0, L_0x55a1f3b417b0;  1 drivers
v0x55a1f32a1ba0_0 .net "cin", 0 0, L_0x55a1f3b41b70;  1 drivers
v0x55a1f32a17c0_0 .net "sum", 0 0, L_0x55a1f3b41360;  1 drivers
S_0x55a1f329ec50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f32b4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b41ca0 .functor XOR 1, L_0x55a1f3b42140, L_0x55a1f3b42300, C4<0>, C4<0>;
L_0x55a1f3b41d10 .functor XOR 1, L_0x55a1f3b41ca0, L_0x55a1f3b424c0, C4<0>, C4<0>;
L_0x55a1f3b41d80 .functor AND 1, L_0x55a1f3b42140, L_0x55a1f3b42300, C4<1>, C4<1>;
L_0x55a1f3b41df0 .functor AND 1, L_0x55a1f3b42140, L_0x55a1f3b424c0, C4<1>, C4<1>;
L_0x55a1f3b41eb0 .functor OR 1, L_0x55a1f3b41d80, L_0x55a1f3b41df0, C4<0>, C4<0>;
L_0x55a1f3b41fc0 .functor AND 1, L_0x55a1f3b424c0, L_0x55a1f3b42300, C4<1>, C4<1>;
L_0x55a1f3b42030 .functor OR 1, L_0x55a1f3b41eb0, L_0x55a1f3b41fc0, C4<0>, C4<0>;
v0x55a1f329e8f0_0 .net *"_s0", 0 0, L_0x55a1f3b41ca0;  1 drivers
v0x55a1f329b8c0_0 .net *"_s10", 0 0, L_0x55a1f3b41fc0;  1 drivers
v0x55a1f329b9a0_0 .net *"_s4", 0 0, L_0x55a1f3b41d80;  1 drivers
v0x55a1f32a2bf0_0 .net *"_s6", 0 0, L_0x55a1f3b41df0;  1 drivers
v0x55a1f32a2cd0_0 .net *"_s8", 0 0, L_0x55a1f3b41eb0;  1 drivers
v0x55a1f32a4020_0 .net "a", 0 0, L_0x55a1f3b42140;  1 drivers
v0x55a1f32a40e0_0 .net "b", 0 0, L_0x55a1f3b42300;  1 drivers
v0x55a1f329fca0_0 .net "ca", 0 0, L_0x55a1f3b42030;  1 drivers
v0x55a1f329fd40_0 .net "cin", 0 0, L_0x55a1f3b424c0;  1 drivers
v0x55a1f32a1180_0 .net "sum", 0 0, L_0x55a1f3b41d10;  1 drivers
S_0x55a1f329b1d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f32d0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3284ee0_0 .net "a", 3 0, L_0x55a1f3b453c0;  1 drivers
v0x55a1f3284fc0_0 .net "b", 3 0, L_0x55a1f3b45460;  1 drivers
v0x55a1f3280bc0_0 .net "ca", 3 0, L_0x55a1f3b45250;  1 drivers
v0x55a1f3280c80_0 .net "cin", 3 0, L_0x55a1f3b45550;  1 drivers
v0x55a1f3281f50_0 .net "sum", 3 0, L_0x55a1f3b451b0;  1 drivers
L_0x55a1f3b43170 .part L_0x55a1f3b453c0, 0, 1;
L_0x55a1f3b432a0 .part L_0x55a1f3b45460, 0, 1;
L_0x55a1f3b433d0 .part L_0x55a1f3b45550, 0, 1;
L_0x55a1f3b439e0 .part L_0x55a1f3b453c0, 1, 1;
L_0x55a1f3b43b10 .part L_0x55a1f3b45460, 1, 1;
L_0x55a1f3b43c40 .part L_0x55a1f3b45550, 1, 1;
L_0x55a1f3b44380 .part L_0x55a1f3b453c0, 2, 1;
L_0x55a1f3b444b0 .part L_0x55a1f3b45460, 2, 1;
L_0x55a1f3b44630 .part L_0x55a1f3b45550, 2, 1;
L_0x55a1f3b44c00 .part L_0x55a1f3b453c0, 3, 1;
L_0x55a1f3b44dc0 .part L_0x55a1f3b45460, 3, 1;
L_0x55a1f3b44f80 .part L_0x55a1f3b45550, 3, 1;
L_0x55a1f3b451b0 .concat8 [ 1 1 1 1], L_0x55a1f3b42c10, L_0x55a1f3b43570, L_0x55a1f3b43e20, L_0x55a1f3b447d0;
L_0x55a1f3b45250 .concat8 [ 1 1 1 1], L_0x55a1f3b43060, L_0x55a1f3b438d0, L_0x55a1f3b44270, L_0x55a1f3b44af0;
S_0x55a1f32981a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f329b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b42680 .functor XOR 1, L_0x55a1f3b43170, L_0x55a1f3b432a0, C4<0>, C4<0>;
L_0x55a1f3b42c10 .functor XOR 1, L_0x55a1f3b42680, L_0x55a1f3b433d0, C4<0>, C4<0>;
L_0x55a1f3b42cd0 .functor AND 1, L_0x55a1f3b43170, L_0x55a1f3b432a0, C4<1>, C4<1>;
L_0x55a1f3b42de0 .functor AND 1, L_0x55a1f3b43170, L_0x55a1f3b433d0, C4<1>, C4<1>;
L_0x55a1f3b42ea0 .functor OR 1, L_0x55a1f3b42cd0, L_0x55a1f3b42de0, C4<0>, C4<0>;
L_0x55a1f3b42fb0 .functor AND 1, L_0x55a1f3b433d0, L_0x55a1f3b432a0, C4<1>, C4<1>;
L_0x55a1f3b43060 .functor OR 1, L_0x55a1f3b42ea0, L_0x55a1f3b42fb0, C4<0>, C4<0>;
v0x55a1f3297e40_0 .net *"_s0", 0 0, L_0x55a1f3b42680;  1 drivers
v0x55a1f328f2f0_0 .net *"_s10", 0 0, L_0x55a1f3b42fb0;  1 drivers
v0x55a1f328f3d0_0 .net *"_s4", 0 0, L_0x55a1f3b42cd0;  1 drivers
v0x55a1f3295250_0 .net *"_s6", 0 0, L_0x55a1f3b42de0;  1 drivers
v0x55a1f3295310_0 .net *"_s8", 0 0, L_0x55a1f3b42ea0;  1 drivers
v0x55a1f3294e70_0 .net "a", 0 0, L_0x55a1f3b43170;  1 drivers
v0x55a1f3294f30_0 .net "b", 0 0, L_0x55a1f3b432a0;  1 drivers
v0x55a1f3292300_0 .net "ca", 0 0, L_0x55a1f3b43060;  1 drivers
v0x55a1f32923a0_0 .net "cin", 0 0, L_0x55a1f3b433d0;  1 drivers
v0x55a1f3291fd0_0 .net "sum", 0 0, L_0x55a1f3b42c10;  1 drivers
S_0x55a1f328ef90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f329b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b43500 .functor XOR 1, L_0x55a1f3b439e0, L_0x55a1f3b43b10, C4<0>, C4<0>;
L_0x55a1f3b43570 .functor XOR 1, L_0x55a1f3b43500, L_0x55a1f3b43c40, C4<0>, C4<0>;
L_0x55a1f3b435e0 .functor AND 1, L_0x55a1f3b439e0, L_0x55a1f3b43b10, C4<1>, C4<1>;
L_0x55a1f3b43650 .functor AND 1, L_0x55a1f3b439e0, L_0x55a1f3b43c40, C4<1>, C4<1>;
L_0x55a1f3b43710 .functor OR 1, L_0x55a1f3b435e0, L_0x55a1f3b43650, C4<0>, C4<0>;
L_0x55a1f3b43820 .functor AND 1, L_0x55a1f3b43c40, L_0x55a1f3b43b10, C4<1>, C4<1>;
L_0x55a1f3b438d0 .functor OR 1, L_0x55a1f3b43710, L_0x55a1f3b43820, C4<0>, C4<0>;
v0x55a1f32976d0_0 .net *"_s0", 0 0, L_0x55a1f3b43500;  1 drivers
v0x55a1f32977b0_0 .net *"_s10", 0 0, L_0x55a1f3b43820;  1 drivers
v0x55a1f3293350_0 .net *"_s4", 0 0, L_0x55a1f3b435e0;  1 drivers
v0x55a1f3293440_0 .net *"_s6", 0 0, L_0x55a1f3b43650;  1 drivers
v0x55a1f3294780_0 .net *"_s8", 0 0, L_0x55a1f3b43710;  1 drivers
v0x55a1f3290400_0 .net "a", 0 0, L_0x55a1f3b439e0;  1 drivers
v0x55a1f32904c0_0 .net "b", 0 0, L_0x55a1f3b43b10;  1 drivers
v0x55a1f3291830_0 .net "ca", 0 0, L_0x55a1f3b438d0;  1 drivers
v0x55a1f32918d0_0 .net "cin", 0 0, L_0x55a1f3b43c40;  1 drivers
v0x55a1f328d4f0_0 .net "sum", 0 0, L_0x55a1f3b43570;  1 drivers
S_0x55a1f328e880 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f329b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b43db0 .functor XOR 1, L_0x55a1f3b44380, L_0x55a1f3b444b0, C4<0>, C4<0>;
L_0x55a1f3b43e20 .functor XOR 1, L_0x55a1f3b43db0, L_0x55a1f3b44630, C4<0>, C4<0>;
L_0x55a1f3b43ee0 .functor AND 1, L_0x55a1f3b44380, L_0x55a1f3b444b0, C4<1>, C4<1>;
L_0x55a1f3b43ff0 .functor AND 1, L_0x55a1f3b44380, L_0x55a1f3b44630, C4<1>, C4<1>;
L_0x55a1f3b440b0 .functor OR 1, L_0x55a1f3b43ee0, L_0x55a1f3b43ff0, C4<0>, C4<0>;
L_0x55a1f3b441c0 .functor AND 1, L_0x55a1f3b44630, L_0x55a1f3b444b0, C4<1>, C4<1>;
L_0x55a1f3b44270 .functor OR 1, L_0x55a1f3b440b0, L_0x55a1f3b441c0, C4<0>, C4<0>;
v0x55a1f3282e40_0 .net *"_s0", 0 0, L_0x55a1f3b43db0;  1 drivers
v0x55a1f328b850_0 .net *"_s10", 0 0, L_0x55a1f3b441c0;  1 drivers
v0x55a1f328b930_0 .net *"_s4", 0 0, L_0x55a1f3b43ee0;  1 drivers
v0x55a1f328b470_0 .net *"_s6", 0 0, L_0x55a1f3b43ff0;  1 drivers
v0x55a1f328b550_0 .net *"_s8", 0 0, L_0x55a1f3b440b0;  1 drivers
v0x55a1f32829c0_0 .net "a", 0 0, L_0x55a1f3b44380;  1 drivers
v0x55a1f3282a80_0 .net "b", 0 0, L_0x55a1f3b444b0;  1 drivers
v0x55a1f3288900_0 .net "ca", 0 0, L_0x55a1f3b44270;  1 drivers
v0x55a1f32889c0_0 .net "cin", 0 0, L_0x55a1f3b44630;  1 drivers
v0x55a1f32885d0_0 .net "sum", 0 0, L_0x55a1f3b43e20;  1 drivers
S_0x55a1f32855d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f329b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b44760 .functor XOR 1, L_0x55a1f3b44c00, L_0x55a1f3b44dc0, C4<0>, C4<0>;
L_0x55a1f3b447d0 .functor XOR 1, L_0x55a1f3b44760, L_0x55a1f3b44f80, C4<0>, C4<0>;
L_0x55a1f3b44840 .functor AND 1, L_0x55a1f3b44c00, L_0x55a1f3b44dc0, C4<1>, C4<1>;
L_0x55a1f3b448b0 .functor AND 1, L_0x55a1f3b44c00, L_0x55a1f3b44f80, C4<1>, C4<1>;
L_0x55a1f3b44970 .functor OR 1, L_0x55a1f3b44840, L_0x55a1f3b448b0, C4<0>, C4<0>;
L_0x55a1f3b44a80 .functor AND 1, L_0x55a1f3b44f80, L_0x55a1f3b44dc0, C4<1>, C4<1>;
L_0x55a1f3b44af0 .functor OR 1, L_0x55a1f3b44970, L_0x55a1f3b44a80, C4<0>, C4<0>;
v0x55a1f3282620_0 .net *"_s0", 0 0, L_0x55a1f3b44760;  1 drivers
v0x55a1f3282700_0 .net *"_s10", 0 0, L_0x55a1f3b44a80;  1 drivers
v0x55a1f3289950_0 .net *"_s4", 0 0, L_0x55a1f3b44840;  1 drivers
v0x55a1f3289a20_0 .net *"_s6", 0 0, L_0x55a1f3b448b0;  1 drivers
v0x55a1f328ada0_0 .net *"_s8", 0 0, L_0x55a1f3b44970;  1 drivers
v0x55a1f3286a00_0 .net "a", 0 0, L_0x55a1f3b44c00;  1 drivers
v0x55a1f3286ac0_0 .net "b", 0 0, L_0x55a1f3b44dc0;  1 drivers
v0x55a1f3287e30_0 .net "ca", 0 0, L_0x55a1f3b44af0;  1 drivers
v0x55a1f3287ed0_0 .net "cin", 0 0, L_0x55a1f3b44f80;  1 drivers
v0x55a1f3283b60_0 .net "sum", 0 0, L_0x55a1f3b447d0;  1 drivers
S_0x55a1f3276380 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f32d0ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f326de90_0 .net "a", 3 0, L_0x55a1f3b47ca0;  1 drivers
v0x55a1f326df90_0 .net "b", 3 0, L_0x55a1f3b47dd0;  1 drivers
v0x55a1f3269b10_0 .net "ca", 3 0, L_0x55a1f3b47b30;  1 drivers
v0x55a1f3269bd0_0 .net "cin", 3 0, L_0x55a1f3b47f00;  1 drivers
v0x55a1f326af40_0 .net "sum", 3 0, L_0x55a1f3b47a90;  1 drivers
L_0x55a1f3b45b10 .part L_0x55a1f3b47ca0, 0, 1;
L_0x55a1f3b45c40 .part L_0x55a1f3b47dd0, 0, 1;
L_0x55a1f3b45d70 .part L_0x55a1f3b47f00, 0, 1;
L_0x55a1f3b462f0 .part L_0x55a1f3b47ca0, 1, 1;
L_0x55a1f3b46420 .part L_0x55a1f3b47dd0, 1, 1;
L_0x55a1f3b46550 .part L_0x55a1f3b47f00, 1, 1;
L_0x55a1f3b46c60 .part L_0x55a1f3b47ca0, 2, 1;
L_0x55a1f3b46d90 .part L_0x55a1f3b47dd0, 2, 1;
L_0x55a1f3b46f10 .part L_0x55a1f3b47f00, 2, 1;
L_0x55a1f3b474e0 .part L_0x55a1f3b47ca0, 3, 1;
L_0x55a1f3b476a0 .part L_0x55a1f3b47dd0, 3, 1;
L_0x55a1f3b47860 .part L_0x55a1f3b47f00, 3, 1;
L_0x55a1f3b47a90 .concat8 [ 1 1 1 1], L_0x55a1f3b455f0, L_0x55a1f3b45f10, L_0x55a1f3b46740, L_0x55a1f3b470b0;
L_0x55a1f3b47b30 .concat8 [ 1 1 1 1], L_0x55a1f3b45a00, L_0x55a1f3b461e0, L_0x55a1f3b46b50, L_0x55a1f3b473d0;
S_0x55a1f327ea30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3276380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b45140 .functor XOR 1, L_0x55a1f3b45b10, L_0x55a1f3b45c40, C4<0>, C4<0>;
L_0x55a1f3b455f0 .functor XOR 1, L_0x55a1f3b45140, L_0x55a1f3b45d70, C4<0>, C4<0>;
L_0x55a1f3b456b0 .functor AND 1, L_0x55a1f3b45b10, L_0x55a1f3b45c40, C4<1>, C4<1>;
L_0x55a1f3b457c0 .functor AND 1, L_0x55a1f3b45b10, L_0x55a1f3b45d70, C4<1>, C4<1>;
L_0x55a1f3b45880 .functor OR 1, L_0x55a1f3b456b0, L_0x55a1f3b457c0, C4<0>, C4<0>;
L_0x55a1f3b45990 .functor AND 1, L_0x55a1f3b45d70, L_0x55a1f3b45c40, C4<1>, C4<1>;
L_0x55a1f3b45a00 .functor OR 1, L_0x55a1f3b45880, L_0x55a1f3b45990, C4<0>, C4<0>;
v0x55a1f3275fe0_0 .net *"_s0", 0 0, L_0x55a1f3b45140;  1 drivers
v0x55a1f327bec0_0 .net *"_s10", 0 0, L_0x55a1f3b45990;  1 drivers
v0x55a1f327bfa0_0 .net *"_s4", 0 0, L_0x55a1f3b456b0;  1 drivers
v0x55a1f327bae0_0 .net *"_s6", 0 0, L_0x55a1f3b457c0;  1 drivers
v0x55a1f327bbc0_0 .net *"_s8", 0 0, L_0x55a1f3b45880;  1 drivers
v0x55a1f3278f90_0 .net "a", 0 0, L_0x55a1f3b45b10;  1 drivers
v0x55a1f3279050_0 .net "b", 0 0, L_0x55a1f3b45c40;  1 drivers
v0x55a1f3278b90_0 .net "ca", 0 0, L_0x55a1f3b45a00;  1 drivers
v0x55a1f3278c50_0 .net "cin", 0 0, L_0x55a1f3b45d70;  1 drivers
v0x55a1f3275c90_0 .net "sum", 0 0, L_0x55a1f3b455f0;  1 drivers
S_0x55a1f327e340 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3276380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b45ea0 .functor XOR 1, L_0x55a1f3b462f0, L_0x55a1f3b46420, C4<0>, C4<0>;
L_0x55a1f3b45f10 .functor XOR 1, L_0x55a1f3b45ea0, L_0x55a1f3b46550, C4<0>, C4<0>;
L_0x55a1f3b45f80 .functor AND 1, L_0x55a1f3b462f0, L_0x55a1f3b46420, C4<1>, C4<1>;
L_0x55a1f3b45ff0 .functor AND 1, L_0x55a1f3b462f0, L_0x55a1f3b46550, C4<1>, C4<1>;
L_0x55a1f3b46060 .functor OR 1, L_0x55a1f3b45f80, L_0x55a1f3b45ff0, C4<0>, C4<0>;
L_0x55a1f3b46170 .functor AND 1, L_0x55a1f3b46550, L_0x55a1f3b46420, C4<1>, C4<1>;
L_0x55a1f3b461e0 .functor OR 1, L_0x55a1f3b46060, L_0x55a1f3b46170, C4<0>, C4<0>;
v0x55a1f327cff0_0 .net *"_s0", 0 0, L_0x55a1f3b45ea0;  1 drivers
v0x55a1f3279fe0_0 .net *"_s10", 0 0, L_0x55a1f3b46170;  1 drivers
v0x55a1f327a0c0_0 .net *"_s4", 0 0, L_0x55a1f3b45f80;  1 drivers
v0x55a1f327b440_0 .net *"_s6", 0 0, L_0x55a1f3b45ff0;  1 drivers
v0x55a1f3277070_0 .net *"_s8", 0 0, L_0x55a1f3b46060;  1 drivers
v0x55a1f32784a0_0 .net "a", 0 0, L_0x55a1f3b462f0;  1 drivers
v0x55a1f3278560_0 .net "b", 0 0, L_0x55a1f3b46420;  1 drivers
v0x55a1f3274160_0 .net "ca", 0 0, L_0x55a1f3b461e0;  1 drivers
v0x55a1f3274200_0 .net "cin", 0 0, L_0x55a1f3b46550;  1 drivers
v0x55a1f32755a0_0 .net "sum", 0 0, L_0x55a1f3b45f10;  1 drivers
S_0x55a1f3272bf0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3276380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b466d0 .functor XOR 1, L_0x55a1f3b46c60, L_0x55a1f3b46d90, C4<0>, C4<0>;
L_0x55a1f3b46740 .functor XOR 1, L_0x55a1f3b466d0, L_0x55a1f3b46f10, C4<0>, C4<0>;
L_0x55a1f3b46800 .functor AND 1, L_0x55a1f3b46c60, L_0x55a1f3b46d90, C4<1>, C4<1>;
L_0x55a1f3b46910 .functor AND 1, L_0x55a1f3b46c60, L_0x55a1f3b46f10, C4<1>, C4<1>;
L_0x55a1f3b469d0 .functor OR 1, L_0x55a1f3b46800, L_0x55a1f3b46910, C4<0>, C4<0>;
L_0x55a1f3b46ae0 .functor AND 1, L_0x55a1f3b46f10, L_0x55a1f3b46d90, C4<1>, C4<1>;
L_0x55a1f3b46b50 .functor OR 1, L_0x55a1f3b469d0, L_0x55a1f3b46ae0, C4<0>, C4<0>;
v0x55a1f3266320_0 .net *"_s0", 0 0, L_0x55a1f3b466d0;  1 drivers
v0x55a1f3259950_0 .net *"_s10", 0 0, L_0x55a1f3b46ae0;  1 drivers
v0x55a1f3259a30_0 .net *"_s4", 0 0, L_0x55a1f3b46800;  1 drivers
v0x55a1f3268e20_0 .net *"_s6", 0 0, L_0x55a1f3b46910;  1 drivers
v0x55a1f3268f00_0 .net *"_s8", 0 0, L_0x55a1f3b469d0;  1 drivers
v0x55a1f32718b0_0 .net "a", 0 0, L_0x55a1f3b46c60;  1 drivers
v0x55a1f3271970_0 .net "b", 0 0, L_0x55a1f3b46d90;  1 drivers
v0x55a1f32714d0_0 .net "ca", 0 0, L_0x55a1f3b46b50;  1 drivers
v0x55a1f3271570_0 .net "cin", 0 0, L_0x55a1f3b46f10;  1 drivers
v0x55a1f3268ab0_0 .net "sum", 0 0, L_0x55a1f3b46740;  1 drivers
S_0x55a1f326e960 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3276380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b47040 .functor XOR 1, L_0x55a1f3b474e0, L_0x55a1f3b476a0, C4<0>, C4<0>;
L_0x55a1f3b470b0 .functor XOR 1, L_0x55a1f3b47040, L_0x55a1f3b47860, C4<0>, C4<0>;
L_0x55a1f3b47120 .functor AND 1, L_0x55a1f3b474e0, L_0x55a1f3b476a0, C4<1>, C4<1>;
L_0x55a1f3b47190 .functor AND 1, L_0x55a1f3b474e0, L_0x55a1f3b47860, C4<1>, C4<1>;
L_0x55a1f3b47250 .functor OR 1, L_0x55a1f3b47120, L_0x55a1f3b47190, C4<0>, C4<0>;
L_0x55a1f3b47360 .functor AND 1, L_0x55a1f3b47860, L_0x55a1f3b476a0, C4<1>, C4<1>;
L_0x55a1f3b473d0 .functor OR 1, L_0x55a1f3b47250, L_0x55a1f3b47360, C4<0>, C4<0>;
v0x55a1f326e600_0 .net *"_s0", 0 0, L_0x55a1f3b47040;  1 drivers
v0x55a1f326ba10_0 .net *"_s10", 0 0, L_0x55a1f3b47360;  1 drivers
v0x55a1f326baf0_0 .net *"_s4", 0 0, L_0x55a1f3b47120;  1 drivers
v0x55a1f326b630_0 .net *"_s6", 0 0, L_0x55a1f3b47190;  1 drivers
v0x55a1f326b710_0 .net *"_s8", 0 0, L_0x55a1f3b47250;  1 drivers
v0x55a1f32686f0_0 .net "a", 0 0, L_0x55a1f3b474e0;  1 drivers
v0x55a1f326f9b0_0 .net "b", 0 0, L_0x55a1f3b476a0;  1 drivers
v0x55a1f326fa70_0 .net "ca", 0 0, L_0x55a1f3b473d0;  1 drivers
v0x55a1f3270de0_0 .net "cin", 0 0, L_0x55a1f3b47860;  1 drivers
v0x55a1f326ca60_0 .net "sum", 0 0, L_0x55a1f3b470b0;  1 drivers
S_0x55a1f3264f60 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f32d3a80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3129000_0 .net "a", 15 0, L_0x55a1f3b52fb0;  1 drivers
v0x55a1f31290e0_0 .net "b", 15 0, L_0x55a1f3b530a0;  1 drivers
v0x55a1f312a430_0 .net "ca", 15 0, L_0x55a1f3b52d50;  1 drivers
v0x55a1f312a4d0_0 .net "cin", 15 0, L_0x55a1f3b53190;  1 drivers
v0x55a1f31260b0_0 .net "sum", 15 0, L_0x55a1f3b52cb0;  1 drivers
L_0x55a1f3b4abc0 .part L_0x55a1f3b52fb0, 0, 4;
L_0x55a1f3b4ac60 .part L_0x55a1f3b530a0, 0, 4;
L_0x55a1f3b4ad00 .part L_0x55a1f3b53190, 0, 4;
L_0x55a1f3b4d450 .part L_0x55a1f3b52fb0, 4, 4;
L_0x55a1f3b4d540 .part L_0x55a1f3b530a0, 4, 4;
L_0x55a1f3b4d630 .part L_0x55a1f3b53190, 4, 4;
L_0x55a1f3b4ff10 .part L_0x55a1f3b52fb0, 8, 4;
L_0x55a1f3b4ffb0 .part L_0x55a1f3b530a0, 8, 4;
L_0x55a1f3b500a0 .part L_0x55a1f3b53190, 8, 4;
L_0x55a1f3b528b0 .part L_0x55a1f3b52fb0, 12, 4;
L_0x55a1f3b529e0 .part L_0x55a1f3b530a0, 12, 4;
L_0x55a1f3b52b10 .part L_0x55a1f3b53190, 12, 4;
L_0x55a1f3b52cb0 .concat8 [ 4 4 4 4], L_0x55a1f3b4a9b0, L_0x55a1f3b4d240, L_0x55a1f3b4fd00, L_0x55a1f3b526a0;
L_0x55a1f3b52d50 .concat8 [ 4 4 4 4], L_0x55a1f3b4aa50, L_0x55a1f3b4d2e0, L_0x55a1f3b4fda0, L_0x55a1f3b52740;
S_0x55a1f325c0b0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3264f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3243140_0 .net "a", 3 0, L_0x55a1f3b4abc0;  1 drivers
v0x55a1f3243220_0 .net "b", 3 0, L_0x55a1f3b4ac60;  1 drivers
v0x55a1f324bbd0_0 .net "ca", 3 0, L_0x55a1f3b4aa50;  1 drivers
v0x55a1f324bc90_0 .net "cin", 3 0, L_0x55a1f3b4ad00;  1 drivers
v0x55a1f324b7f0_0 .net "sum", 3 0, L_0x55a1f3b4a9b0;  1 drivers
L_0x55a1f3b48a30 .part L_0x55a1f3b4abc0, 0, 1;
L_0x55a1f3b48b60 .part L_0x55a1f3b4ac60, 0, 1;
L_0x55a1f3b48c90 .part L_0x55a1f3b4ad00, 0, 1;
L_0x55a1f3b49260 .part L_0x55a1f3b4abc0, 1, 1;
L_0x55a1f3b49390 .part L_0x55a1f3b4ac60, 1, 1;
L_0x55a1f3b494c0 .part L_0x55a1f3b4ad00, 1, 1;
L_0x55a1f3b49b80 .part L_0x55a1f3b4abc0, 2, 1;
L_0x55a1f3b49cb0 .part L_0x55a1f3b4ac60, 2, 1;
L_0x55a1f3b49e30 .part L_0x55a1f3b4ad00, 2, 1;
L_0x55a1f3b4a400 .part L_0x55a1f3b4abc0, 3, 1;
L_0x55a1f3b4a5c0 .part L_0x55a1f3b4ac60, 3, 1;
L_0x55a1f3b4a780 .part L_0x55a1f3b4ad00, 3, 1;
L_0x55a1f3b4a9b0 .concat8 [ 1 1 1 1], L_0x55a1f3b47a20, L_0x55a1f3b48e30, L_0x55a1f3b49660, L_0x55a1f3b49fd0;
L_0x55a1f3b4aa50 .concat8 [ 1 1 1 1], L_0x55a1f3b48920, L_0x55a1f3b49150, L_0x55a1f3b49a70, L_0x55a1f3b4a2f0;
S_0x55a1f3262010 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f325c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b48030 .functor XOR 1, L_0x55a1f3b48a30, L_0x55a1f3b48b60, C4<0>, C4<0>;
L_0x55a1f3b47a20 .functor XOR 1, L_0x55a1f3b48030, L_0x55a1f3b48c90, C4<0>, C4<0>;
L_0x55a1f3b485d0 .functor AND 1, L_0x55a1f3b48a30, L_0x55a1f3b48b60, C4<1>, C4<1>;
L_0x55a1f3b486e0 .functor AND 1, L_0x55a1f3b48a30, L_0x55a1f3b48c90, C4<1>, C4<1>;
L_0x55a1f3b487a0 .functor OR 1, L_0x55a1f3b485d0, L_0x55a1f3b486e0, C4<0>, C4<0>;
L_0x55a1f3b488b0 .functor AND 1, L_0x55a1f3b48c90, L_0x55a1f3b48b60, C4<1>, C4<1>;
L_0x55a1f3b48920 .functor OR 1, L_0x55a1f3b487a0, L_0x55a1f3b488b0, C4<0>, C4<0>;
v0x55a1f3261d30_0 .net *"_s0", 0 0, L_0x55a1f3b48030;  1 drivers
v0x55a1f325f0c0_0 .net *"_s10", 0 0, L_0x55a1f3b488b0;  1 drivers
v0x55a1f325f1a0_0 .net *"_s4", 0 0, L_0x55a1f3b485d0;  1 drivers
v0x55a1f325ece0_0 .net *"_s6", 0 0, L_0x55a1f3b486e0;  1 drivers
v0x55a1f325edc0_0 .net *"_s8", 0 0, L_0x55a1f3b487a0;  1 drivers
v0x55a1f325bda0_0 .net "a", 0 0, L_0x55a1f3b48a30;  1 drivers
v0x55a1f3263060_0 .net "b", 0 0, L_0x55a1f3b48b60;  1 drivers
v0x55a1f3263120_0 .net "ca", 0 0, L_0x55a1f3b48920;  1 drivers
v0x55a1f3264490_0 .net "cin", 0 0, L_0x55a1f3b48c90;  1 drivers
v0x55a1f3260110_0 .net "sum", 0 0, L_0x55a1f3b47a20;  1 drivers
S_0x55a1f3261540 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f325c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b48dc0 .functor XOR 1, L_0x55a1f3b49260, L_0x55a1f3b49390, C4<0>, C4<0>;
L_0x55a1f3b48e30 .functor XOR 1, L_0x55a1f3b48dc0, L_0x55a1f3b494c0, C4<0>, C4<0>;
L_0x55a1f3b48ea0 .functor AND 1, L_0x55a1f3b49260, L_0x55a1f3b49390, C4<1>, C4<1>;
L_0x55a1f3b48f10 .functor AND 1, L_0x55a1f3b49260, L_0x55a1f3b494c0, C4<1>, C4<1>;
L_0x55a1f3b48fd0 .functor OR 1, L_0x55a1f3b48ea0, L_0x55a1f3b48f10, C4<0>, C4<0>;
L_0x55a1f3b490e0 .functor AND 1, L_0x55a1f3b494c0, L_0x55a1f3b49390, C4<1>, C4<1>;
L_0x55a1f3b49150 .functor OR 1, L_0x55a1f3b48fd0, L_0x55a1f3b490e0, C4<0>, C4<0>;
v0x55a1f325d240_0 .net *"_s0", 0 0, L_0x55a1f3b48dc0;  1 drivers
v0x55a1f325e5f0_0 .net *"_s10", 0 0, L_0x55a1f3b490e0;  1 drivers
v0x55a1f325e6d0_0 .net *"_s4", 0 0, L_0x55a1f3b48ea0;  1 drivers
v0x55a1f325a2b0_0 .net *"_s6", 0 0, L_0x55a1f3b48f10;  1 drivers
v0x55a1f325a390_0 .net *"_s8", 0 0, L_0x55a1f3b48fd0;  1 drivers
v0x55a1f325b640_0 .net "a", 0 0, L_0x55a1f3b49260;  1 drivers
v0x55a1f325b700_0 .net "b", 0 0, L_0x55a1f3b49390;  1 drivers
v0x55a1f324fb80_0 .net "ca", 0 0, L_0x55a1f3b49150;  1 drivers
v0x55a1f324fc20_0 .net "cin", 0 0, L_0x55a1f3b494c0;  1 drivers
v0x55a1f32586c0_0 .net "sum", 0 0, L_0x55a1f3b48e30;  1 drivers
S_0x55a1f3258230 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f325c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b495f0 .functor XOR 1, L_0x55a1f3b49b80, L_0x55a1f3b49cb0, C4<0>, C4<0>;
L_0x55a1f3b49660 .functor XOR 1, L_0x55a1f3b495f0, L_0x55a1f3b49e30, C4<0>, C4<0>;
L_0x55a1f3b49720 .functor AND 1, L_0x55a1f3b49b80, L_0x55a1f3b49cb0, C4<1>, C4<1>;
L_0x55a1f3b49830 .functor AND 1, L_0x55a1f3b49b80, L_0x55a1f3b49e30, C4<1>, C4<1>;
L_0x55a1f3b498f0 .functor OR 1, L_0x55a1f3b49720, L_0x55a1f3b49830, C4<0>, C4<0>;
L_0x55a1f3b49a00 .functor AND 1, L_0x55a1f3b49e30, L_0x55a1f3b49cb0, C4<1>, C4<1>;
L_0x55a1f3b49a70 .functor OR 1, L_0x55a1f3b498f0, L_0x55a1f3b49a00, C4<0>, C4<0>;
v0x55a1f324f7e0_0 .net *"_s0", 0 0, L_0x55a1f3b495f0;  1 drivers
v0x55a1f32556c0_0 .net *"_s10", 0 0, L_0x55a1f3b49a00;  1 drivers
v0x55a1f32557a0_0 .net *"_s4", 0 0, L_0x55a1f3b49720;  1 drivers
v0x55a1f32552e0_0 .net *"_s6", 0 0, L_0x55a1f3b49830;  1 drivers
v0x55a1f32553c0_0 .net *"_s8", 0 0, L_0x55a1f3b498f0;  1 drivers
v0x55a1f32527e0_0 .net "a", 0 0, L_0x55a1f3b49b80;  1 drivers
v0x55a1f3252390_0 .net "b", 0 0, L_0x55a1f3b49cb0;  1 drivers
v0x55a1f3252450_0 .net "ca", 0 0, L_0x55a1f3b49a70;  1 drivers
v0x55a1f324f3e0_0 .net "cin", 0 0, L_0x55a1f3b49e30;  1 drivers
v0x55a1f3256710_0 .net "sum", 0 0, L_0x55a1f3b49660;  1 drivers
S_0x55a1f3257b40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f325c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b49f60 .functor XOR 1, L_0x55a1f3b4a400, L_0x55a1f3b4a5c0, C4<0>, C4<0>;
L_0x55a1f3b49fd0 .functor XOR 1, L_0x55a1f3b49f60, L_0x55a1f3b4a780, C4<0>, C4<0>;
L_0x55a1f3b4a040 .functor AND 1, L_0x55a1f3b4a400, L_0x55a1f3b4a5c0, C4<1>, C4<1>;
L_0x55a1f3b4a0b0 .functor AND 1, L_0x55a1f3b4a400, L_0x55a1f3b4a780, C4<1>, C4<1>;
L_0x55a1f3b4a170 .functor OR 1, L_0x55a1f3b4a040, L_0x55a1f3b4a0b0, C4<0>, C4<0>;
L_0x55a1f3b4a280 .functor AND 1, L_0x55a1f3b4a780, L_0x55a1f3b4a5c0, C4<1>, C4<1>;
L_0x55a1f3b4a2f0 .functor OR 1, L_0x55a1f3b4a170, L_0x55a1f3b4a280, C4<0>, C4<0>;
v0x55a1f3253840_0 .net *"_s0", 0 0, L_0x55a1f3b49f60;  1 drivers
v0x55a1f3254bf0_0 .net *"_s10", 0 0, L_0x55a1f3b4a280;  1 drivers
v0x55a1f3254cd0_0 .net *"_s4", 0 0, L_0x55a1f3b4a040;  1 drivers
v0x55a1f3250870_0 .net *"_s6", 0 0, L_0x55a1f3b4a0b0;  1 drivers
v0x55a1f3250950_0 .net *"_s8", 0 0, L_0x55a1f3b4a170;  1 drivers
v0x55a1f3251ca0_0 .net "a", 0 0, L_0x55a1f3b4a400;  1 drivers
v0x55a1f3251d40_0 .net "b", 0 0, L_0x55a1f3b4a5c0;  1 drivers
v0x55a1f324d960_0 .net "ca", 0 0, L_0x55a1f3b4a2f0;  1 drivers
v0x55a1f324da20_0 .net "cin", 0 0, L_0x55a1f3b4a780;  1 drivers
v0x55a1f324eda0_0 .net "sum", 0 0, L_0x55a1f3b49fd0;  1 drivers
S_0x55a1f3242d20 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3264f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3232bb0_0 .net "a", 3 0, L_0x55a1f3b4d450;  1 drivers
v0x55a1f31605c0_0 .net "b", 3 0, L_0x55a1f3b4d540;  1 drivers
v0x55a1f31606a0_0 .net "ca", 3 0, L_0x55a1f3b4d2e0;  1 drivers
v0x55a1f315c240_0 .net "cin", 3 0, L_0x55a1f3b4d630;  1 drivers
v0x55a1f315c320_0 .net "sum", 3 0, L_0x55a1f3b4d240;  1 drivers
L_0x55a1f3b4b2c0 .part L_0x55a1f3b4d450, 0, 1;
L_0x55a1f3b4b3f0 .part L_0x55a1f3b4d540, 0, 1;
L_0x55a1f3b4b520 .part L_0x55a1f3b4d630, 0, 1;
L_0x55a1f3b4baf0 .part L_0x55a1f3b4d450, 1, 1;
L_0x55a1f3b4bc20 .part L_0x55a1f3b4d540, 1, 1;
L_0x55a1f3b4bd50 .part L_0x55a1f3b4d630, 1, 1;
L_0x55a1f3b4c410 .part L_0x55a1f3b4d450, 2, 1;
L_0x55a1f3b4c540 .part L_0x55a1f3b4d540, 2, 1;
L_0x55a1f3b4c6c0 .part L_0x55a1f3b4d630, 2, 1;
L_0x55a1f3b4cc90 .part L_0x55a1f3b4d450, 3, 1;
L_0x55a1f3b4ce50 .part L_0x55a1f3b4d540, 3, 1;
L_0x55a1f3b4d010 .part L_0x55a1f3b4d630, 3, 1;
L_0x55a1f3b4d240 .concat8 [ 1 1 1 1], L_0x55a1f3b4ada0, L_0x55a1f3b4b6c0, L_0x55a1f3b4bef0, L_0x55a1f3b4c860;
L_0x55a1f3b4d2e0 .concat8 [ 1 1 1 1], L_0x55a1f3b4b1b0, L_0x55a1f3b4b9e0, L_0x55a1f3b4c300, L_0x55a1f3b4cb80;
S_0x55a1f32488a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3242d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4a940 .functor XOR 1, L_0x55a1f3b4b2c0, L_0x55a1f3b4b3f0, C4<0>, C4<0>;
L_0x55a1f3b4ada0 .functor XOR 1, L_0x55a1f3b4a940, L_0x55a1f3b4b520, C4<0>, C4<0>;
L_0x55a1f3b4ae60 .functor AND 1, L_0x55a1f3b4b2c0, L_0x55a1f3b4b3f0, C4<1>, C4<1>;
L_0x55a1f3b4af70 .functor AND 1, L_0x55a1f3b4b2c0, L_0x55a1f3b4b520, C4<1>, C4<1>;
L_0x55a1f3b4b030 .functor OR 1, L_0x55a1f3b4ae60, L_0x55a1f3b4af70, C4<0>, C4<0>;
L_0x55a1f3b4b140 .functor AND 1, L_0x55a1f3b4b520, L_0x55a1f3b4b3f0, C4<1>, C4<1>;
L_0x55a1f3b4b1b0 .functor OR 1, L_0x55a1f3b4b030, L_0x55a1f3b4b140, C4<0>, C4<0>;
v0x55a1f3245d30_0 .net *"_s0", 0 0, L_0x55a1f3b4a940;  1 drivers
v0x55a1f3245dd0_0 .net *"_s10", 0 0, L_0x55a1f3b4b140;  1 drivers
v0x55a1f3245950_0 .net *"_s4", 0 0, L_0x55a1f3b4ae60;  1 drivers
v0x55a1f3245a20_0 .net *"_s6", 0 0, L_0x55a1f3b4af70;  1 drivers
v0x55a1f32429c0_0 .net *"_s8", 0 0, L_0x55a1f3b4b030;  1 drivers
v0x55a1f3249cd0_0 .net "a", 0 0, L_0x55a1f3b4b2c0;  1 drivers
v0x55a1f3249d90_0 .net "b", 0 0, L_0x55a1f3b4b3f0;  1 drivers
v0x55a1f324b100_0 .net "ca", 0 0, L_0x55a1f3b4b1b0;  1 drivers
v0x55a1f324b1a0_0 .net "cin", 0 0, L_0x55a1f3b4b520;  1 drivers
v0x55a1f3246e30_0 .net "sum", 0 0, L_0x55a1f3b4ada0;  1 drivers
S_0x55a1f32481b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3242d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4b650 .functor XOR 1, L_0x55a1f3b4baf0, L_0x55a1f3b4bc20, C4<0>, C4<0>;
L_0x55a1f3b4b6c0 .functor XOR 1, L_0x55a1f3b4b650, L_0x55a1f3b4bd50, C4<0>, C4<0>;
L_0x55a1f3b4b730 .functor AND 1, L_0x55a1f3b4baf0, L_0x55a1f3b4bc20, C4<1>, C4<1>;
L_0x55a1f3b4b7a0 .functor AND 1, L_0x55a1f3b4baf0, L_0x55a1f3b4bd50, C4<1>, C4<1>;
L_0x55a1f3b4b860 .functor OR 1, L_0x55a1f3b4b730, L_0x55a1f3b4b7a0, C4<0>, C4<0>;
L_0x55a1f3b4b970 .functor AND 1, L_0x55a1f3b4bd50, L_0x55a1f3b4bc20, C4<1>, C4<1>;
L_0x55a1f3b4b9e0 .functor OR 1, L_0x55a1f3b4b860, L_0x55a1f3b4b970, C4<0>, C4<0>;
v0x55a1f3243eb0_0 .net *"_s0", 0 0, L_0x55a1f3b4b650;  1 drivers
v0x55a1f3245260_0 .net *"_s10", 0 0, L_0x55a1f3b4b970;  1 drivers
v0x55a1f3245340_0 .net *"_s4", 0 0, L_0x55a1f3b4b730;  1 drivers
v0x55a1f3240e80_0 .net *"_s6", 0 0, L_0x55a1f3b4b7a0;  1 drivers
v0x55a1f3240f60_0 .net *"_s8", 0 0, L_0x55a1f3b4b860;  1 drivers
v0x55a1f3242320_0 .net "a", 0 0, L_0x55a1f3b4baf0;  1 drivers
v0x55a1f323f710_0 .net "b", 0 0, L_0x55a1f3b4bc20;  1 drivers
v0x55a1f323f7d0_0 .net "ca", 0 0, L_0x55a1f3b4b9e0;  1 drivers
v0x55a1f3232250_0 .net "cin", 0 0, L_0x55a1f3b4bd50;  1 drivers
v0x55a1f3225900_0 .net "sum", 0 0, L_0x55a1f3b4b6c0;  1 drivers
S_0x55a1f3234dd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3242d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4be80 .functor XOR 1, L_0x55a1f3b4c410, L_0x55a1f3b4c540, C4<0>, C4<0>;
L_0x55a1f3b4bef0 .functor XOR 1, L_0x55a1f3b4be80, L_0x55a1f3b4c6c0, C4<0>, C4<0>;
L_0x55a1f3b4bfb0 .functor AND 1, L_0x55a1f3b4c410, L_0x55a1f3b4c540, C4<1>, C4<1>;
L_0x55a1f3b4c0c0 .functor AND 1, L_0x55a1f3b4c410, L_0x55a1f3b4c6c0, C4<1>, C4<1>;
L_0x55a1f3b4c180 .functor OR 1, L_0x55a1f3b4bfb0, L_0x55a1f3b4c0c0, C4<0>, C4<0>;
L_0x55a1f3b4c290 .functor AND 1, L_0x55a1f3b4c6c0, L_0x55a1f3b4c540, C4<1>, C4<1>;
L_0x55a1f3b4c300 .functor OR 1, L_0x55a1f3b4c180, L_0x55a1f3b4c290, C4<0>, C4<0>;
v0x55a1f323d8e0_0 .net *"_s0", 0 0, L_0x55a1f3b4be80;  1 drivers
v0x55a1f323d480_0 .net *"_s10", 0 0, L_0x55a1f3b4c290;  1 drivers
v0x55a1f323d560_0 .net *"_s4", 0 0, L_0x55a1f3b4bfb0;  1 drivers
v0x55a1f32349b0_0 .net *"_s6", 0 0, L_0x55a1f3b4c0c0;  1 drivers
v0x55a1f3234a90_0 .net *"_s8", 0 0, L_0x55a1f3b4c180;  1 drivers
v0x55a1f323a910_0 .net "a", 0 0, L_0x55a1f3b4c410;  1 drivers
v0x55a1f323a9d0_0 .net "b", 0 0, L_0x55a1f3b4c540;  1 drivers
v0x55a1f323a530_0 .net "ca", 0 0, L_0x55a1f3b4c300;  1 drivers
v0x55a1f323a5d0_0 .net "cin", 0 0, L_0x55a1f3b4c6c0;  1 drivers
v0x55a1f3237a70_0 .net "sum", 0 0, L_0x55a1f3b4bef0;  1 drivers
S_0x55a1f32375e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3242d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4c7f0 .functor XOR 1, L_0x55a1f3b4cc90, L_0x55a1f3b4ce50, C4<0>, C4<0>;
L_0x55a1f3b4c860 .functor XOR 1, L_0x55a1f3b4c7f0, L_0x55a1f3b4d010, C4<0>, C4<0>;
L_0x55a1f3b4c8d0 .functor AND 1, L_0x55a1f3b4cc90, L_0x55a1f3b4ce50, C4<1>, C4<1>;
L_0x55a1f3b4c940 .functor AND 1, L_0x55a1f3b4cc90, L_0x55a1f3b4d010, C4<1>, C4<1>;
L_0x55a1f3b4ca00 .functor OR 1, L_0x55a1f3b4c8d0, L_0x55a1f3b4c940, C4<0>, C4<0>;
L_0x55a1f3b4cb10 .functor AND 1, L_0x55a1f3b4d010, L_0x55a1f3b4ce50, C4<1>, C4<1>;
L_0x55a1f3b4cb80 .functor OR 1, L_0x55a1f3b4ca00, L_0x55a1f3b4cb10, C4<0>, C4<0>;
v0x55a1f32346b0_0 .net *"_s0", 0 0, L_0x55a1f3b4c7f0;  1 drivers
v0x55a1f323b960_0 .net *"_s10", 0 0, L_0x55a1f3b4cb10;  1 drivers
v0x55a1f323ba40_0 .net *"_s4", 0 0, L_0x55a1f3b4c8d0;  1 drivers
v0x55a1f323cd90_0 .net *"_s6", 0 0, L_0x55a1f3b4c940;  1 drivers
v0x55a1f323ce70_0 .net *"_s8", 0 0, L_0x55a1f3b4ca00;  1 drivers
v0x55a1f3238a80_0 .net "a", 0 0, L_0x55a1f3b4cc90;  1 drivers
v0x55a1f3239e40_0 .net "b", 0 0, L_0x55a1f3b4ce50;  1 drivers
v0x55a1f3239f00_0 .net "ca", 0 0, L_0x55a1f3b4cb80;  1 drivers
v0x55a1f3235ac0_0 .net "cin", 0 0, L_0x55a1f3b4d010;  1 drivers
v0x55a1f3236ef0_0 .net "sum", 0 0, L_0x55a1f3b4c860;  1 drivers
S_0x55a1f31592f0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3264f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3147230_0 .net "a", 3 0, L_0x55a1f3b4ff10;  1 drivers
v0x55a1f3147330_0 .net "b", 3 0, L_0x55a1f3b4ffb0;  1 drivers
v0x55a1f3142eb0_0 .net "ca", 3 0, L_0x55a1f3b4fda0;  1 drivers
v0x55a1f3142f70_0 .net "cin", 3 0, L_0x55a1f3b500a0;  1 drivers
v0x55a1f31442e0_0 .net "sum", 3 0, L_0x55a1f3b4fd00;  1 drivers
L_0x55a1f3b4dcc0 .part L_0x55a1f3b4ff10, 0, 1;
L_0x55a1f3b4ddf0 .part L_0x55a1f3b4ffb0, 0, 1;
L_0x55a1f3b4df20 .part L_0x55a1f3b500a0, 0, 1;
L_0x55a1f3b4e530 .part L_0x55a1f3b4ff10, 1, 1;
L_0x55a1f3b4e660 .part L_0x55a1f3b4ffb0, 1, 1;
L_0x55a1f3b4e790 .part L_0x55a1f3b500a0, 1, 1;
L_0x55a1f3b4eed0 .part L_0x55a1f3b4ff10, 2, 1;
L_0x55a1f3b4f000 .part L_0x55a1f3b4ffb0, 2, 1;
L_0x55a1f3b4f180 .part L_0x55a1f3b500a0, 2, 1;
L_0x55a1f3b4f750 .part L_0x55a1f3b4ff10, 3, 1;
L_0x55a1f3b4f910 .part L_0x55a1f3b4ffb0, 3, 1;
L_0x55a1f3b4fad0 .part L_0x55a1f3b500a0, 3, 1;
L_0x55a1f3b4fd00 .concat8 [ 1 1 1 1], L_0x55a1f3b4d760, L_0x55a1f3b4e0c0, L_0x55a1f3b4e970, L_0x55a1f3b4f320;
L_0x55a1f3b4fda0 .concat8 [ 1 1 1 1], L_0x55a1f3b4dbb0, L_0x55a1f3b4e420, L_0x55a1f3b4edc0, L_0x55a1f3b4f640;
S_0x55a1f315a720 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f31592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4d1d0 .functor XOR 1, L_0x55a1f3b4dcc0, L_0x55a1f3b4ddf0, C4<0>, C4<0>;
L_0x55a1f3b4d760 .functor XOR 1, L_0x55a1f3b4d1d0, L_0x55a1f3b4df20, C4<0>, C4<0>;
L_0x55a1f3b4d820 .functor AND 1, L_0x55a1f3b4dcc0, L_0x55a1f3b4ddf0, C4<1>, C4<1>;
L_0x55a1f3b4d930 .functor AND 1, L_0x55a1f3b4dcc0, L_0x55a1f3b4df20, C4<1>, C4<1>;
L_0x55a1f3b4d9f0 .functor OR 1, L_0x55a1f3b4d820, L_0x55a1f3b4d930, C4<0>, C4<0>;
L_0x55a1f3b4db00 .functor AND 1, L_0x55a1f3b4df20, L_0x55a1f3b4ddf0, C4<1>, C4<1>;
L_0x55a1f3b4dbb0 .functor OR 1, L_0x55a1f3b4d9f0, L_0x55a1f3b4db00, C4<0>, C4<0>;
v0x55a1f31564e0_0 .net *"_s0", 0 0, L_0x55a1f3b4d1d0;  1 drivers
v0x55a1f3157770_0 .net *"_s10", 0 0, L_0x55a1f3b4db00;  1 drivers
v0x55a1f3157830_0 .net *"_s4", 0 0, L_0x55a1f3b4d820;  1 drivers
v0x55a1f314bcd0_0 .net *"_s6", 0 0, L_0x55a1f3b4d930;  1 drivers
v0x55a1f314bdb0_0 .net *"_s8", 0 0, L_0x55a1f3b4d9f0;  1 drivers
v0x55a1f31547d0_0 .net "a", 0 0, L_0x55a1f3b4dcc0;  1 drivers
v0x55a1f3154360_0 .net "b", 0 0, L_0x55a1f3b4ddf0;  1 drivers
v0x55a1f3154420_0 .net "ca", 0 0, L_0x55a1f3b4dbb0;  1 drivers
v0x55a1f314b890_0 .net "cin", 0 0, L_0x55a1f3b4df20;  1 drivers
v0x55a1f31517f0_0 .net "sum", 0 0, L_0x55a1f3b4d760;  1 drivers
S_0x55a1f3151410 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f31592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4e050 .functor XOR 1, L_0x55a1f3b4e530, L_0x55a1f3b4e660, C4<0>, C4<0>;
L_0x55a1f3b4e0c0 .functor XOR 1, L_0x55a1f3b4e050, L_0x55a1f3b4e790, C4<0>, C4<0>;
L_0x55a1f3b4e130 .functor AND 1, L_0x55a1f3b4e530, L_0x55a1f3b4e660, C4<1>, C4<1>;
L_0x55a1f3b4e1a0 .functor AND 1, L_0x55a1f3b4e530, L_0x55a1f3b4e790, C4<1>, C4<1>;
L_0x55a1f3b4e260 .functor OR 1, L_0x55a1f3b4e130, L_0x55a1f3b4e1a0, C4<0>, C4<0>;
L_0x55a1f3b4e370 .functor AND 1, L_0x55a1f3b4e790, L_0x55a1f3b4e660, C4<1>, C4<1>;
L_0x55a1f3b4e420 .functor OR 1, L_0x55a1f3b4e260, L_0x55a1f3b4e370, C4<0>, C4<0>;
v0x55a1f314e920_0 .net *"_s0", 0 0, L_0x55a1f3b4e050;  1 drivers
v0x55a1f314e4c0_0 .net *"_s10", 0 0, L_0x55a1f3b4e370;  1 drivers
v0x55a1f314e5a0_0 .net *"_s4", 0 0, L_0x55a1f3b4e130;  1 drivers
v0x55a1f314b510_0 .net *"_s6", 0 0, L_0x55a1f3b4e1a0;  1 drivers
v0x55a1f314b5f0_0 .net *"_s8", 0 0, L_0x55a1f3b4e260;  1 drivers
v0x55a1f3152840_0 .net "a", 0 0, L_0x55a1f3b4e530;  1 drivers
v0x55a1f3152900_0 .net "b", 0 0, L_0x55a1f3b4e660;  1 drivers
v0x55a1f3153c70_0 .net "ca", 0 0, L_0x55a1f3b4e420;  1 drivers
v0x55a1f3153d10_0 .net "cin", 0 0, L_0x55a1f3b4e790;  1 drivers
v0x55a1f314f9a0_0 .net "sum", 0 0, L_0x55a1f3b4e0c0;  1 drivers
S_0x55a1f3150d20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f31592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4e900 .functor XOR 1, L_0x55a1f3b4eed0, L_0x55a1f3b4f000, C4<0>, C4<0>;
L_0x55a1f3b4e970 .functor XOR 1, L_0x55a1f3b4e900, L_0x55a1f3b4f180, C4<0>, C4<0>;
L_0x55a1f3b4ea30 .functor AND 1, L_0x55a1f3b4eed0, L_0x55a1f3b4f000, C4<1>, C4<1>;
L_0x55a1f3b4eb40 .functor AND 1, L_0x55a1f3b4eed0, L_0x55a1f3b4f180, C4<1>, C4<1>;
L_0x55a1f3b4ec00 .functor OR 1, L_0x55a1f3b4ea30, L_0x55a1f3b4eb40, C4<0>, C4<0>;
L_0x55a1f3b4ed10 .functor AND 1, L_0x55a1f3b4f180, L_0x55a1f3b4f000, C4<1>, C4<1>;
L_0x55a1f3b4edc0 .functor OR 1, L_0x55a1f3b4ec00, L_0x55a1f3b4ed10, C4<0>, C4<0>;
v0x55a1f314ca50_0 .net *"_s0", 0 0, L_0x55a1f3b4e900;  1 drivers
v0x55a1f314ddd0_0 .net *"_s10", 0 0, L_0x55a1f3b4ed10;  1 drivers
v0x55a1f314deb0_0 .net *"_s4", 0 0, L_0x55a1f3b4ea30;  1 drivers
v0x55a1f3149a90_0 .net *"_s6", 0 0, L_0x55a1f3b4eb40;  1 drivers
v0x55a1f3149b70_0 .net *"_s8", 0 0, L_0x55a1f3b4ec00;  1 drivers
v0x55a1f314ae90_0 .net "a", 0 0, L_0x55a1f3b4eed0;  1 drivers
v0x55a1f313f270_0 .net "b", 0 0, L_0x55a1f3b4f000;  1 drivers
v0x55a1f313f330_0 .net "ca", 0 0, L_0x55a1f3b4edc0;  1 drivers
v0x55a1f3147d00_0 .net "cin", 0 0, L_0x55a1f3b4f180;  1 drivers
v0x55a1f3147920_0 .net "sum", 0 0, L_0x55a1f3b4e970;  1 drivers
S_0x55a1f313ee50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f31592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4f2b0 .functor XOR 1, L_0x55a1f3b4f750, L_0x55a1f3b4f910, C4<0>, C4<0>;
L_0x55a1f3b4f320 .functor XOR 1, L_0x55a1f3b4f2b0, L_0x55a1f3b4fad0, C4<0>, C4<0>;
L_0x55a1f3b4f390 .functor AND 1, L_0x55a1f3b4f750, L_0x55a1f3b4f910, C4<1>, C4<1>;
L_0x55a1f3b4f400 .functor AND 1, L_0x55a1f3b4f750, L_0x55a1f3b4fad0, C4<1>, C4<1>;
L_0x55a1f3b4f4c0 .functor OR 1, L_0x55a1f3b4f390, L_0x55a1f3b4f400, C4<0>, C4<0>;
L_0x55a1f3b4f5d0 .functor AND 1, L_0x55a1f3b4fad0, L_0x55a1f3b4f910, C4<1>, C4<1>;
L_0x55a1f3b4f640 .functor OR 1, L_0x55a1f3b4f4c0, L_0x55a1f3b4f5d0, C4<0>, C4<0>;
v0x55a1f3144e30_0 .net *"_s0", 0 0, L_0x55a1f3b4f2b0;  1 drivers
v0x55a1f31449d0_0 .net *"_s10", 0 0, L_0x55a1f3b4f5d0;  1 drivers
v0x55a1f3144ab0_0 .net *"_s4", 0 0, L_0x55a1f3b4f390;  1 drivers
v0x55a1f3141e60_0 .net *"_s6", 0 0, L_0x55a1f3b4f400;  1 drivers
v0x55a1f3141f40_0 .net *"_s8", 0 0, L_0x55a1f3b4f4c0;  1 drivers
v0x55a1f3141a80_0 .net "a", 0 0, L_0x55a1f3b4f750;  1 drivers
v0x55a1f3141b40_0 .net "b", 0 0, L_0x55a1f3b4f910;  1 drivers
v0x55a1f313ead0_0 .net "ca", 0 0, L_0x55a1f3b4f640;  1 drivers
v0x55a1f313eb70_0 .net "cin", 0 0, L_0x55a1f3b4fad0;  1 drivers
v0x55a1f3145eb0_0 .net "sum", 0 0, L_0x55a1f3b4f320;  1 drivers
S_0x55a1f313ff60 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3264f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3124c20_0 .net "a", 3 0, L_0x55a1f3b528b0;  1 drivers
v0x55a1f3124d20_0 .net "b", 3 0, L_0x55a1f3b529e0;  1 drivers
v0x55a1f312bf50_0 .net "ca", 3 0, L_0x55a1f3b52740;  1 drivers
v0x55a1f312c010_0 .net "cin", 3 0, L_0x55a1f3b52b10;  1 drivers
v0x55a1f312d380_0 .net "sum", 3 0, L_0x55a1f3b526a0;  1 drivers
L_0x55a1f3b50660 .part L_0x55a1f3b528b0, 0, 1;
L_0x55a1f3b50790 .part L_0x55a1f3b529e0, 0, 1;
L_0x55a1f3b508c0 .part L_0x55a1f3b52b10, 0, 1;
L_0x55a1f3b50ed0 .part L_0x55a1f3b528b0, 1, 1;
L_0x55a1f3b51000 .part L_0x55a1f3b529e0, 1, 1;
L_0x55a1f3b51130 .part L_0x55a1f3b52b10, 1, 1;
L_0x55a1f3b51870 .part L_0x55a1f3b528b0, 2, 1;
L_0x55a1f3b519a0 .part L_0x55a1f3b529e0, 2, 1;
L_0x55a1f3b51b20 .part L_0x55a1f3b52b10, 2, 1;
L_0x55a1f3b520f0 .part L_0x55a1f3b528b0, 3, 1;
L_0x55a1f3b522b0 .part L_0x55a1f3b529e0, 3, 1;
L_0x55a1f3b52470 .part L_0x55a1f3b52b10, 3, 1;
L_0x55a1f3b526a0 .concat8 [ 1 1 1 1], L_0x55a1f3b50140, L_0x55a1f3b50a60, L_0x55a1f3b51310, L_0x55a1f3b51cc0;
L_0x55a1f3b52740 .concat8 [ 1 1 1 1], L_0x55a1f3b50550, L_0x55a1f3b50dc0, L_0x55a1f3b51760, L_0x55a1f3b51fe0;
S_0x55a1f313d050 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f313ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b4fc90 .functor XOR 1, L_0x55a1f3b50660, L_0x55a1f3b50790, C4<0>, C4<0>;
L_0x55a1f3b50140 .functor XOR 1, L_0x55a1f3b4fc90, L_0x55a1f3b508c0, C4<0>, C4<0>;
L_0x55a1f3b50200 .functor AND 1, L_0x55a1f3b50660, L_0x55a1f3b50790, C4<1>, C4<1>;
L_0x55a1f3b50310 .functor AND 1, L_0x55a1f3b50660, L_0x55a1f3b508c0, C4<1>, C4<1>;
L_0x55a1f3b503d0 .functor OR 1, L_0x55a1f3b50200, L_0x55a1f3b50310, C4<0>, C4<0>;
L_0x55a1f3b504e0 .functor AND 1, L_0x55a1f3b508c0, L_0x55a1f3b50790, C4<1>, C4<1>;
L_0x55a1f3b50550 .functor OR 1, L_0x55a1f3b503d0, L_0x55a1f3b504e0, C4<0>, C4<0>;
v0x55a1f313e460_0 .net *"_s0", 0 0, L_0x55a1f3b4fc90;  1 drivers
v0x55a1f313bae0_0 .net *"_s10", 0 0, L_0x55a1f3b504e0;  1 drivers
v0x55a1f313bbc0_0 .net *"_s4", 0 0, L_0x55a1f3b50200;  1 drivers
v0x55a1f312f190_0 .net *"_s6", 0 0, L_0x55a1f3b50310;  1 drivers
v0x55a1f312f270_0 .net *"_s8", 0 0, L_0x55a1f3b503d0;  1 drivers
v0x55a1f3122840_0 .net "a", 0 0, L_0x55a1f3b50660;  1 drivers
v0x55a1f31228e0_0 .net "b", 0 0, L_0x55a1f3b50790;  1 drivers
v0x55a1f3131d10_0 .net "ca", 0 0, L_0x55a1f3b50550;  1 drivers
v0x55a1f3131dd0_0 .net "cin", 0 0, L_0x55a1f3b508c0;  1 drivers
v0x55a1f313a850_0 .net "sum", 0 0, L_0x55a1f3b50140;  1 drivers
S_0x55a1f313a3e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f313ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b509f0 .functor XOR 1, L_0x55a1f3b50ed0, L_0x55a1f3b51000, C4<0>, C4<0>;
L_0x55a1f3b50a60 .functor XOR 1, L_0x55a1f3b509f0, L_0x55a1f3b51130, C4<0>, C4<0>;
L_0x55a1f3b50ad0 .functor AND 1, L_0x55a1f3b50ed0, L_0x55a1f3b51000, C4<1>, C4<1>;
L_0x55a1f3b50b40 .functor AND 1, L_0x55a1f3b50ed0, L_0x55a1f3b51130, C4<1>, C4<1>;
L_0x55a1f3b50c00 .functor OR 1, L_0x55a1f3b50ad0, L_0x55a1f3b50b40, C4<0>, C4<0>;
L_0x55a1f3b50d10 .functor AND 1, L_0x55a1f3b51130, L_0x55a1f3b51000, C4<1>, C4<1>;
L_0x55a1f3b50dc0 .functor OR 1, L_0x55a1f3b50c00, L_0x55a1f3b50d10, C4<0>, C4<0>;
v0x55a1f3131990_0 .net *"_s0", 0 0, L_0x55a1f3b509f0;  1 drivers
v0x55a1f3137850_0 .net *"_s10", 0 0, L_0x55a1f3b50d10;  1 drivers
v0x55a1f3137910_0 .net *"_s4", 0 0, L_0x55a1f3b50ad0;  1 drivers
v0x55a1f3137490_0 .net *"_s6", 0 0, L_0x55a1f3b50b40;  1 drivers
v0x55a1f3137570_0 .net *"_s8", 0 0, L_0x55a1f3b50c00;  1 drivers
v0x55a1f3134990_0 .net "a", 0 0, L_0x55a1f3b50ed0;  1 drivers
v0x55a1f3134520_0 .net "b", 0 0, L_0x55a1f3b51000;  1 drivers
v0x55a1f31345e0_0 .net "ca", 0 0, L_0x55a1f3b50dc0;  1 drivers
v0x55a1f3131570_0 .net "cin", 0 0, L_0x55a1f3b51130;  1 drivers
v0x55a1f31388a0_0 .net "sum", 0 0, L_0x55a1f3b50a60;  1 drivers
S_0x55a1f3139cd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f313ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b512a0 .functor XOR 1, L_0x55a1f3b51870, L_0x55a1f3b519a0, C4<0>, C4<0>;
L_0x55a1f3b51310 .functor XOR 1, L_0x55a1f3b512a0, L_0x55a1f3b51b20, C4<0>, C4<0>;
L_0x55a1f3b513d0 .functor AND 1, L_0x55a1f3b51870, L_0x55a1f3b519a0, C4<1>, C4<1>;
L_0x55a1f3b514e0 .functor AND 1, L_0x55a1f3b51870, L_0x55a1f3b51b20, C4<1>, C4<1>;
L_0x55a1f3b515a0 .functor OR 1, L_0x55a1f3b513d0, L_0x55a1f3b514e0, C4<0>, C4<0>;
L_0x55a1f3b516b0 .functor AND 1, L_0x55a1f3b51b20, L_0x55a1f3b519a0, C4<1>, C4<1>;
L_0x55a1f3b51760 .functor OR 1, L_0x55a1f3b515a0, L_0x55a1f3b516b0, C4<0>, C4<0>;
v0x55a1f31359d0_0 .net *"_s0", 0 0, L_0x55a1f3b512a0;  1 drivers
v0x55a1f3136d80_0 .net *"_s10", 0 0, L_0x55a1f3b516b0;  1 drivers
v0x55a1f3136e60_0 .net *"_s4", 0 0, L_0x55a1f3b513d0;  1 drivers
v0x55a1f3132a00_0 .net *"_s6", 0 0, L_0x55a1f3b514e0;  1 drivers
v0x55a1f3132ae0_0 .net *"_s8", 0 0, L_0x55a1f3b515a0;  1 drivers
v0x55a1f3133e30_0 .net "a", 0 0, L_0x55a1f3b51870;  1 drivers
v0x55a1f3133ef0_0 .net "b", 0 0, L_0x55a1f3b519a0;  1 drivers
v0x55a1f312faf0_0 .net "ca", 0 0, L_0x55a1f3b51760;  1 drivers
v0x55a1f312fb90_0 .net "cin", 0 0, L_0x55a1f3b51b20;  1 drivers
v0x55a1f3130f30_0 .net "sum", 0 0, L_0x55a1f3b51310;  1 drivers
S_0x55a1f31253c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f313ff60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b51c50 .functor XOR 1, L_0x55a1f3b520f0, L_0x55a1f3b522b0, C4<0>, C4<0>;
L_0x55a1f3b51cc0 .functor XOR 1, L_0x55a1f3b51c50, L_0x55a1f3b52470, C4<0>, C4<0>;
L_0x55a1f3b51d30 .functor AND 1, L_0x55a1f3b520f0, L_0x55a1f3b522b0, C4<1>, C4<1>;
L_0x55a1f3b51da0 .functor AND 1, L_0x55a1f3b520f0, L_0x55a1f3b52470, C4<1>, C4<1>;
L_0x55a1f3b51e60 .functor OR 1, L_0x55a1f3b51d30, L_0x55a1f3b51da0, C4<0>, C4<0>;
L_0x55a1f3b51f70 .functor AND 1, L_0x55a1f3b52470, L_0x55a1f3b522b0, C4<1>, C4<1>;
L_0x55a1f3b51fe0 .functor OR 1, L_0x55a1f3b51e60, L_0x55a1f3b51f70, C4<0>, C4<0>;
v0x55a1f312ded0_0 .net *"_s0", 0 0, L_0x55a1f3b51c50;  1 drivers
v0x55a1f312da70_0 .net *"_s10", 0 0, L_0x55a1f3b51f70;  1 drivers
v0x55a1f312db50_0 .net *"_s4", 0 0, L_0x55a1f3b51d30;  1 drivers
v0x55a1f3124fa0_0 .net *"_s6", 0 0, L_0x55a1f3b51da0;  1 drivers
v0x55a1f3125080_0 .net *"_s8", 0 0, L_0x55a1f3b51e60;  1 drivers
v0x55a1f312af70_0 .net "a", 0 0, L_0x55a1f3b520f0;  1 drivers
v0x55a1f312ab20_0 .net "b", 0 0, L_0x55a1f3b522b0;  1 drivers
v0x55a1f312abe0_0 .net "ca", 0 0, L_0x55a1f3b51fe0;  1 drivers
v0x55a1f3127fb0_0 .net "cin", 0 0, L_0x55a1f3b52470;  1 drivers
v0x55a1f3127bd0_0 .net "sum", 0 0, L_0x55a1f3b51cc0;  1 drivers
S_0x55a1f311e1d0 .scope module, "a_2" "sixtyBitAdder" 17 12, 12 3 0, S_0x55a1f35509a0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f226cb10_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1840;  1 drivers
L_0x7fcc609e1888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f226cc10_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1888;  1 drivers
v0x55a1f2269fc0_0 .net "a", 64 0, L_0x55a1f3b803e0;  1 drivers
v0x55a1f226a0a0_0 .net "b", 64 0, L_0x55a1f3b80510;  1 drivers
v0x55a1f2269c00_0 .net "ca", 64 0, L_0x55a1f3b80200;  1 drivers
v0x55a1f2266b80_0 .net "cin", 64 0, L_0x55a1f3b80600;  1 drivers
v0x55a1f2266c60_0 .net "sum", 64 0, L_0x55a1f3b80070;  1 drivers
L_0x55a1f3b69d20 .part L_0x55a1f3b803e0, 0, 32;
L_0x55a1f3b69dc0 .part L_0x55a1f3b80510, 0, 32;
L_0x55a1f3b69e60 .part L_0x55a1f3b80600, 0, 32;
L_0x55a1f3b7fda0 .part L_0x55a1f3b803e0, 32, 32;
L_0x55a1f3b7fe90 .part L_0x55a1f3b80510, 32, 32;
L_0x55a1f3b7ff80 .part L_0x55a1f3b80600, 32, 32;
L_0x55a1f3b80070 .concat8 [ 32 32 1 0], L_0x55a1f3b69a50, L_0x55a1f3b7fad0, L_0x7fcc609e1888;
L_0x55a1f3b80200 .concat8 [ 1 32 32 0], L_0x7fcc609e1840, L_0x55a1f3b69b90, L_0x55a1f3b7fc10;
S_0x55a1f311b660 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f311e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f23477f0_0 .net "a", 31 0, L_0x55a1f3b69d20;  1 drivers
v0x55a1f23478f0_0 .net "b", 31 0, L_0x55a1f3b69dc0;  1 drivers
v0x55a1f2348c20_0 .net "ca", 31 0, L_0x55a1f3b69b90;  1 drivers
v0x55a1f2348ce0_0 .net "cin", 31 0, L_0x55a1f3b69e60;  1 drivers
v0x55a1f23448a0_0 .net "sum", 31 0, L_0x55a1f3b69a50;  1 drivers
L_0x55a1f3b5ea30 .part L_0x55a1f3b69d20, 0, 16;
L_0x55a1f3b5ead0 .part L_0x55a1f3b69dc0, 0, 16;
L_0x55a1f3b5eb70 .part L_0x55a1f3b69e60, 0, 16;
L_0x55a1f3b69780 .part L_0x55a1f3b69d20, 16, 16;
L_0x55a1f3b69870 .part L_0x55a1f3b69dc0, 16, 16;
L_0x55a1f3b69960 .part L_0x55a1f3b69e60, 16, 16;
L_0x55a1f3b69a50 .concat8 [ 16 16 0 0], L_0x55a1f3b5e730, L_0x55a1f3b69480;
L_0x55a1f3b69b90 .concat8 [ 16 16 0 0], L_0x55a1f3b5e7d0, L_0x55a1f3b69520;
S_0x55a1f31182d0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f311b660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f23ad640_0 .net "a", 15 0, L_0x55a1f3b5ea30;  1 drivers
v0x55a1f23ad720_0 .net "b", 15 0, L_0x55a1f3b5ead0;  1 drivers
v0x55a1f23aa690_0 .net "ca", 15 0, L_0x55a1f3b5e7d0;  1 drivers
v0x55a1f23aa730_0 .net "cin", 15 0, L_0x55a1f3b5eb70;  1 drivers
v0x55a1f23b19c0_0 .net "sum", 15 0, L_0x55a1f3b5e730;  1 drivers
L_0x55a1f3b56540 .part L_0x55a1f3b5ea30, 0, 4;
L_0x55a1f3b565e0 .part L_0x55a1f3b5ead0, 0, 4;
L_0x55a1f3b56680 .part L_0x55a1f3b5eb70, 0, 4;
L_0x55a1f3b58ed0 .part L_0x55a1f3b5ea30, 4, 4;
L_0x55a1f3b58fc0 .part L_0x55a1f3b5ead0, 4, 4;
L_0x55a1f3b590b0 .part L_0x55a1f3b5eb70, 4, 4;
L_0x55a1f3b5b990 .part L_0x55a1f3b5ea30, 8, 4;
L_0x55a1f3b5ba30 .part L_0x55a1f3b5ead0, 8, 4;
L_0x55a1f3b5bb20 .part L_0x55a1f3b5eb70, 8, 4;
L_0x55a1f3b5e330 .part L_0x55a1f3b5ea30, 12, 4;
L_0x55a1f3b5e460 .part L_0x55a1f3b5ead0, 12, 4;
L_0x55a1f3b5e590 .part L_0x55a1f3b5eb70, 12, 4;
L_0x55a1f3b5e730 .concat8 [ 4 4 4 4], L_0x55a1f3b56330, L_0x55a1f3b58cc0, L_0x55a1f3b5b780, L_0x55a1f3b5e120;
L_0x55a1f3b5e7d0 .concat8 [ 4 4 4 4], L_0x55a1f3b563d0, L_0x55a1f3b58d60, L_0x55a1f3b5b820, L_0x55a1f3b5e1c0;
S_0x55a1f3120a30 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f31182d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23fca70_0 .net "a", 3 0, L_0x55a1f3b56540;  1 drivers
v0x55a1f23fcb70_0 .net "b", 3 0, L_0x55a1f3b565e0;  1 drivers
v0x55a1f23f9f00_0 .net "ca", 3 0, L_0x55a1f3b563d0;  1 drivers
v0x55a1f23f9fc0_0 .net "cin", 3 0, L_0x55a1f3b56680;  1 drivers
v0x55a1f23f9b20_0 .net "sum", 3 0, L_0x55a1f3b56330;  1 drivers
L_0x55a1f3b542f0 .part L_0x55a1f3b56540, 0, 1;
L_0x55a1f3b54420 .part L_0x55a1f3b565e0, 0, 1;
L_0x55a1f3b54550 .part L_0x55a1f3b56680, 0, 1;
L_0x55a1f3b54b60 .part L_0x55a1f3b56540, 1, 1;
L_0x55a1f3b54c90 .part L_0x55a1f3b565e0, 1, 1;
L_0x55a1f3b54dc0 .part L_0x55a1f3b56680, 1, 1;
L_0x55a1f3b55500 .part L_0x55a1f3b56540, 2, 1;
L_0x55a1f3b55630 .part L_0x55a1f3b565e0, 2, 1;
L_0x55a1f3b557b0 .part L_0x55a1f3b56680, 2, 1;
L_0x55a1f3b55d80 .part L_0x55a1f3b56540, 3, 1;
L_0x55a1f3b55f40 .part L_0x55a1f3b565e0, 3, 1;
L_0x55a1f3b56100 .part L_0x55a1f3b56680, 3, 1;
L_0x55a1f3b56330 .concat8 [ 1 1 1 1], L_0x55a1f3b52630, L_0x55a1f3b546f0, L_0x55a1f3b54fa0, L_0x55a1f3b55950;
L_0x55a1f3b563d0 .concat8 [ 1 1 1 1], L_0x55a1f3b541e0, L_0x55a1f3b54a50, L_0x55a1f3b553f0, L_0x55a1f3b55c70;
S_0x55a1f311c6b0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3120a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b52c40 .functor XOR 1, L_0x55a1f3b542f0, L_0x55a1f3b54420, C4<0>, C4<0>;
L_0x55a1f3b52630 .functor XOR 1, L_0x55a1f3b52c40, L_0x55a1f3b54550, C4<0>, C4<0>;
L_0x55a1f3b53e50 .functor AND 1, L_0x55a1f3b542f0, L_0x55a1f3b54420, C4<1>, C4<1>;
L_0x55a1f3b53f60 .functor AND 1, L_0x55a1f3b542f0, L_0x55a1f3b54550, C4<1>, C4<1>;
L_0x55a1f3b54020 .functor OR 1, L_0x55a1f3b53e50, L_0x55a1f3b53f60, C4<0>, C4<0>;
L_0x55a1f3b54130 .functor AND 1, L_0x55a1f3b54550, L_0x55a1f3b54420, C4<1>, C4<1>;
L_0x55a1f3b541e0 .functor OR 1, L_0x55a1f3b54020, L_0x55a1f3b54130, C4<0>, C4<0>;
v0x55a1f311db90_0 .net *"_s0", 0 0, L_0x55a1f3b52c40;  1 drivers
v0x55a1f3119760_0 .net *"_s10", 0 0, L_0x55a1f3b54130;  1 drivers
v0x55a1f3119840_0 .net *"_s4", 0 0, L_0x55a1f3b53e50;  1 drivers
v0x55a1f311ab90_0 .net *"_s6", 0 0, L_0x55a1f3b53f60;  1 drivers
v0x55a1f311ac50_0 .net *"_s8", 0 0, L_0x55a1f3b54020;  1 drivers
v0x55a1f31168e0_0 .net "a", 0 0, L_0x55a1f3b542f0;  1 drivers
v0x55a1f3117be0_0 .net "b", 0 0, L_0x55a1f3b54420;  1 drivers
v0x55a1f3117ca0_0 .net "ca", 0 0, L_0x55a1f3b541e0;  1 drivers
v0x55a1f310c030_0 .net "cin", 0 0, L_0x55a1f3b54550;  1 drivers
v0x55a1f3114ac0_0 .net "sum", 0 0, L_0x55a1f3b52630;  1 drivers
S_0x55a1f31146e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3120a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b54680 .functor XOR 1, L_0x55a1f3b54b60, L_0x55a1f3b54c90, C4<0>, C4<0>;
L_0x55a1f3b546f0 .functor XOR 1, L_0x55a1f3b54680, L_0x55a1f3b54dc0, C4<0>, C4<0>;
L_0x55a1f3b54760 .functor AND 1, L_0x55a1f3b54b60, L_0x55a1f3b54c90, C4<1>, C4<1>;
L_0x55a1f3b547d0 .functor AND 1, L_0x55a1f3b54b60, L_0x55a1f3b54dc0, C4<1>, C4<1>;
L_0x55a1f3b54890 .functor OR 1, L_0x55a1f3b54760, L_0x55a1f3b547d0, C4<0>, C4<0>;
L_0x55a1f3b549a0 .functor AND 1, L_0x55a1f3b54dc0, L_0x55a1f3b54c90, C4<1>, C4<1>;
L_0x55a1f3b54a50 .functor OR 1, L_0x55a1f3b54890, L_0x55a1f3b549a0, C4<0>, C4<0>;
v0x55a1f310bc90_0 .net *"_s0", 0 0, L_0x55a1f3b54680;  1 drivers
v0x55a1f3111b70_0 .net *"_s10", 0 0, L_0x55a1f3b549a0;  1 drivers
v0x55a1f3111c50_0 .net *"_s4", 0 0, L_0x55a1f3b54760;  1 drivers
v0x55a1f3111790_0 .net *"_s6", 0 0, L_0x55a1f3b547d0;  1 drivers
v0x55a1f3111870_0 .net *"_s8", 0 0, L_0x55a1f3b54890;  1 drivers
v0x55a1f310ec20_0 .net "a", 0 0, L_0x55a1f3b54b60;  1 drivers
v0x55a1f310ecc0_0 .net "b", 0 0, L_0x55a1f3b54c90;  1 drivers
v0x55a1f310e840_0 .net "ca", 0 0, L_0x55a1f3b54a50;  1 drivers
v0x55a1f310e900_0 .net "cin", 0 0, L_0x55a1f3b54dc0;  1 drivers
v0x55a1f310b8b0_0 .net "sum", 0 0, L_0x55a1f3b546f0;  1 drivers
S_0x55a1f3112bc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3120a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b54f30 .functor XOR 1, L_0x55a1f3b55500, L_0x55a1f3b55630, C4<0>, C4<0>;
L_0x55a1f3b54fa0 .functor XOR 1, L_0x55a1f3b54f30, L_0x55a1f3b557b0, C4<0>, C4<0>;
L_0x55a1f3b55060 .functor AND 1, L_0x55a1f3b55500, L_0x55a1f3b55630, C4<1>, C4<1>;
L_0x55a1f3b55170 .functor AND 1, L_0x55a1f3b55500, L_0x55a1f3b557b0, C4<1>, C4<1>;
L_0x55a1f3b55230 .functor OR 1, L_0x55a1f3b55060, L_0x55a1f3b55170, C4<0>, C4<0>;
L_0x55a1f3b55340 .functor AND 1, L_0x55a1f3b557b0, L_0x55a1f3b55630, C4<1>, C4<1>;
L_0x55a1f3b553f0 .functor OR 1, L_0x55a1f3b55230, L_0x55a1f3b55340, C4<0>, C4<0>;
v0x55a1f3114070_0 .net *"_s0", 0 0, L_0x55a1f3b54f30;  1 drivers
v0x55a1f310fc70_0 .net *"_s10", 0 0, L_0x55a1f3b55340;  1 drivers
v0x55a1f310fd50_0 .net *"_s4", 0 0, L_0x55a1f3b55060;  1 drivers
v0x55a1f31110a0_0 .net *"_s6", 0 0, L_0x55a1f3b55170;  1 drivers
v0x55a1f3111180_0 .net *"_s8", 0 0, L_0x55a1f3b55230;  1 drivers
v0x55a1f310cd20_0 .net "a", 0 0, L_0x55a1f3b55500;  1 drivers
v0x55a1f310cde0_0 .net "b", 0 0, L_0x55a1f3b55630;  1 drivers
v0x55a1f310e150_0 .net "ca", 0 0, L_0x55a1f3b553f0;  1 drivers
v0x55a1f310e1f0_0 .net "cin", 0 0, L_0x55a1f3b557b0;  1 drivers
v0x55a1f3109e30_0 .net "sum", 0 0, L_0x55a1f3b54fa0;  1 drivers
S_0x55a1f23f4790 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3120a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b558e0 .functor XOR 1, L_0x55a1f3b55d80, L_0x55a1f3b55f40, C4<0>, C4<0>;
L_0x55a1f3b55950 .functor XOR 1, L_0x55a1f3b558e0, L_0x55a1f3b56100, C4<0>, C4<0>;
L_0x55a1f3b559c0 .functor AND 1, L_0x55a1f3b55d80, L_0x55a1f3b55f40, C4<1>, C4<1>;
L_0x55a1f3b55a30 .functor AND 1, L_0x55a1f3b55d80, L_0x55a1f3b56100, C4<1>, C4<1>;
L_0x55a1f3b55af0 .functor OR 1, L_0x55a1f3b559c0, L_0x55a1f3b55a30, C4<0>, C4<0>;
L_0x55a1f3b55c00 .functor AND 1, L_0x55a1f3b56100, L_0x55a1f3b55f40, C4<1>, C4<1>;
L_0x55a1f3b55c70 .functor OR 1, L_0x55a1f3b55af0, L_0x55a1f3b55c00, C4<0>, C4<0>;
v0x55a1f310b1d0_0 .net *"_s0", 0 0, L_0x55a1f3b558e0;  1 drivers
v0x55a1f23e7e40_0 .net *"_s10", 0 0, L_0x55a1f3b55c00;  1 drivers
v0x55a1f23e7f20_0 .net *"_s4", 0 0, L_0x55a1f3b559c0;  1 drivers
v0x55a1f23f7340_0 .net *"_s6", 0 0, L_0x55a1f3b55a30;  1 drivers
v0x55a1f23ffda0_0 .net *"_s8", 0 0, L_0x55a1f3b55af0;  1 drivers
v0x55a1f23ff9c0_0 .net "a", 0 0, L_0x55a1f3b55d80;  1 drivers
v0x55a1f23ffa80_0 .net "b", 0 0, L_0x55a1f3b55f40;  1 drivers
v0x55a1f23f6ef0_0 .net "ca", 0 0, L_0x55a1f3b55c70;  1 drivers
v0x55a1f23f6f90_0 .net "cin", 0 0, L_0x55a1f3b56100;  1 drivers
v0x55a1f23fce50_0 .net "sum", 0 0, L_0x55a1f3b55950;  1 drivers
S_0x55a1f23f6b70 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f31182d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23e37d0_0 .net "a", 3 0, L_0x55a1f3b58ed0;  1 drivers
v0x55a1f23e38d0_0 .net "b", 3 0, L_0x55a1f3b58fc0;  1 drivers
v0x55a1f23e0c60_0 .net "ca", 3 0, L_0x55a1f3b58d60;  1 drivers
v0x55a1f23e0d20_0 .net "cin", 3 0, L_0x55a1f3b590b0;  1 drivers
v0x55a1f23e0880_0 .net "sum", 3 0, L_0x55a1f3b58cc0;  1 drivers
L_0x55a1f3b56c80 .part L_0x55a1f3b58ed0, 0, 1;
L_0x55a1f3b56db0 .part L_0x55a1f3b58fc0, 0, 1;
L_0x55a1f3b56ee0 .part L_0x55a1f3b590b0, 0, 1;
L_0x55a1f3b574f0 .part L_0x55a1f3b58ed0, 1, 1;
L_0x55a1f3b57620 .part L_0x55a1f3b58fc0, 1, 1;
L_0x55a1f3b57750 .part L_0x55a1f3b590b0, 1, 1;
L_0x55a1f3b57e90 .part L_0x55a1f3b58ed0, 2, 1;
L_0x55a1f3b57fc0 .part L_0x55a1f3b58fc0, 2, 1;
L_0x55a1f3b58140 .part L_0x55a1f3b590b0, 2, 1;
L_0x55a1f3b58710 .part L_0x55a1f3b58ed0, 3, 1;
L_0x55a1f3b588d0 .part L_0x55a1f3b58fc0, 3, 1;
L_0x55a1f3b58a90 .part L_0x55a1f3b590b0, 3, 1;
L_0x55a1f3b58cc0 .concat8 [ 1 1 1 1], L_0x55a1f3b56720, L_0x55a1f3b57080, L_0x55a1f3b57930, L_0x55a1f3b582e0;
L_0x55a1f3b58d60 .concat8 [ 1 1 1 1], L_0x55a1f3b56b70, L_0x55a1f3b573e0, L_0x55a1f3b57d80, L_0x55a1f3b58600;
S_0x55a1f23ff2d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23f6b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b562c0 .functor XOR 1, L_0x55a1f3b56c80, L_0x55a1f3b56db0, C4<0>, C4<0>;
L_0x55a1f3b56720 .functor XOR 1, L_0x55a1f3b562c0, L_0x55a1f3b56ee0, C4<0>, C4<0>;
L_0x55a1f3b567e0 .functor AND 1, L_0x55a1f3b56c80, L_0x55a1f3b56db0, C4<1>, C4<1>;
L_0x55a1f3b568f0 .functor AND 1, L_0x55a1f3b56c80, L_0x55a1f3b56ee0, C4<1>, C4<1>;
L_0x55a1f3b569b0 .functor OR 1, L_0x55a1f3b567e0, L_0x55a1f3b568f0, C4<0>, C4<0>;
L_0x55a1f3b56ac0 .functor AND 1, L_0x55a1f3b56ee0, L_0x55a1f3b56db0, C4<1>, C4<1>;
L_0x55a1f3b56b70 .functor OR 1, L_0x55a1f3b569b0, L_0x55a1f3b56ac0, C4<0>, C4<0>;
v0x55a1f23faf50_0 .net *"_s0", 0 0, L_0x55a1f3b562c0;  1 drivers
v0x55a1f23faff0_0 .net *"_s10", 0 0, L_0x55a1f3b56ac0;  1 drivers
v0x55a1f23fc380_0 .net *"_s4", 0 0, L_0x55a1f3b567e0;  1 drivers
v0x55a1f23fc470_0 .net *"_s6", 0 0, L_0x55a1f3b568f0;  1 drivers
v0x55a1f23f8000_0 .net *"_s8", 0 0, L_0x55a1f3b569b0;  1 drivers
v0x55a1f23f9430_0 .net "a", 0 0, L_0x55a1f3b56c80;  1 drivers
v0x55a1f23f94f0_0 .net "b", 0 0, L_0x55a1f3b56db0;  1 drivers
v0x55a1f23f50f0_0 .net "ca", 0 0, L_0x55a1f3b56b70;  1 drivers
v0x55a1f23f5190_0 .net "cin", 0 0, L_0x55a1f3b56ee0;  1 drivers
v0x55a1f23f6530_0 .net "sum", 0 0, L_0x55a1f3b56720;  1 drivers
S_0x55a1f23ea9c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23f6b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b57010 .functor XOR 1, L_0x55a1f3b574f0, L_0x55a1f3b57620, C4<0>, C4<0>;
L_0x55a1f3b57080 .functor XOR 1, L_0x55a1f3b57010, L_0x55a1f3b57750, C4<0>, C4<0>;
L_0x55a1f3b570f0 .functor AND 1, L_0x55a1f3b574f0, L_0x55a1f3b57620, C4<1>, C4<1>;
L_0x55a1f3b57160 .functor AND 1, L_0x55a1f3b574f0, L_0x55a1f3b57750, C4<1>, C4<1>;
L_0x55a1f3b57220 .functor OR 1, L_0x55a1f3b570f0, L_0x55a1f3b57160, C4<0>, C4<0>;
L_0x55a1f3b57330 .functor AND 1, L_0x55a1f3b57750, L_0x55a1f3b57620, C4<1>, C4<1>;
L_0x55a1f3b573e0 .functor OR 1, L_0x55a1f3b57220, L_0x55a1f3b57330, C4<0>, C4<0>;
v0x55a1f23f34d0_0 .net *"_s0", 0 0, L_0x55a1f3b57010;  1 drivers
v0x55a1f23f3070_0 .net *"_s10", 0 0, L_0x55a1f3b57330;  1 drivers
v0x55a1f23f3150_0 .net *"_s4", 0 0, L_0x55a1f3b570f0;  1 drivers
v0x55a1f23ea5a0_0 .net *"_s6", 0 0, L_0x55a1f3b57160;  1 drivers
v0x55a1f23ea680_0 .net *"_s8", 0 0, L_0x55a1f3b57220;  1 drivers
v0x55a1f23f0500_0 .net "a", 0 0, L_0x55a1f3b574f0;  1 drivers
v0x55a1f23f05c0_0 .net "b", 0 0, L_0x55a1f3b57620;  1 drivers
v0x55a1f23f0120_0 .net "ca", 0 0, L_0x55a1f3b573e0;  1 drivers
v0x55a1f23f01e0_0 .net "cin", 0 0, L_0x55a1f3b57750;  1 drivers
v0x55a1f23ed660_0 .net "sum", 0 0, L_0x55a1f3b57080;  1 drivers
S_0x55a1f23ed1d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23f6b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b578c0 .functor XOR 1, L_0x55a1f3b57e90, L_0x55a1f3b57fc0, C4<0>, C4<0>;
L_0x55a1f3b57930 .functor XOR 1, L_0x55a1f3b578c0, L_0x55a1f3b58140, C4<0>, C4<0>;
L_0x55a1f3b579f0 .functor AND 1, L_0x55a1f3b57e90, L_0x55a1f3b57fc0, C4<1>, C4<1>;
L_0x55a1f3b57b00 .functor AND 1, L_0x55a1f3b57e90, L_0x55a1f3b58140, C4<1>, C4<1>;
L_0x55a1f3b57bc0 .functor OR 1, L_0x55a1f3b579f0, L_0x55a1f3b57b00, C4<0>, C4<0>;
L_0x55a1f3b57cd0 .functor AND 1, L_0x55a1f3b58140, L_0x55a1f3b57fc0, C4<1>, C4<1>;
L_0x55a1f3b57d80 .functor OR 1, L_0x55a1f3b57bc0, L_0x55a1f3b57cd0, C4<0>, C4<0>;
v0x55a1f23ea2d0_0 .net *"_s0", 0 0, L_0x55a1f3b578c0;  1 drivers
v0x55a1f23f1550_0 .net *"_s10", 0 0, L_0x55a1f3b57cd0;  1 drivers
v0x55a1f23f1630_0 .net *"_s4", 0 0, L_0x55a1f3b579f0;  1 drivers
v0x55a1f23f2980_0 .net *"_s6", 0 0, L_0x55a1f3b57b00;  1 drivers
v0x55a1f23f2a60_0 .net *"_s8", 0 0, L_0x55a1f3b57bc0;  1 drivers
v0x55a1f23ee670_0 .net "a", 0 0, L_0x55a1f3b57e90;  1 drivers
v0x55a1f23efa30_0 .net "b", 0 0, L_0x55a1f3b57fc0;  1 drivers
v0x55a1f23efaf0_0 .net "ca", 0 0, L_0x55a1f3b57d80;  1 drivers
v0x55a1f23eb6b0_0 .net "cin", 0 0, L_0x55a1f3b58140;  1 drivers
v0x55a1f23ecae0_0 .net "sum", 0 0, L_0x55a1f3b57930;  1 drivers
S_0x55a1f23e87a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23f6b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b58270 .functor XOR 1, L_0x55a1f3b58710, L_0x55a1f3b588d0, C4<0>, C4<0>;
L_0x55a1f3b582e0 .functor XOR 1, L_0x55a1f3b58270, L_0x55a1f3b58a90, C4<0>, C4<0>;
L_0x55a1f3b58350 .functor AND 1, L_0x55a1f3b58710, L_0x55a1f3b588d0, C4<1>, C4<1>;
L_0x55a1f3b583c0 .functor AND 1, L_0x55a1f3b58710, L_0x55a1f3b58a90, C4<1>, C4<1>;
L_0x55a1f3b58480 .functor OR 1, L_0x55a1f3b58350, L_0x55a1f3b583c0, C4<0>, C4<0>;
L_0x55a1f3b58590 .functor AND 1, L_0x55a1f3b58a90, L_0x55a1f3b588d0, C4<1>, C4<1>;
L_0x55a1f3b58600 .functor OR 1, L_0x55a1f3b58480, L_0x55a1f3b58590, C4<0>, C4<0>;
v0x55a1f23e9bb0_0 .net *"_s0", 0 0, L_0x55a1f3b58270;  1 drivers
v0x55a1f23de070_0 .net *"_s10", 0 0, L_0x55a1f3b58590;  1 drivers
v0x55a1f23de150_0 .net *"_s4", 0 0, L_0x55a1f3b58350;  1 drivers
v0x55a1f23e6b00_0 .net *"_s6", 0 0, L_0x55a1f3b583c0;  1 drivers
v0x55a1f23e6be0_0 .net *"_s8", 0 0, L_0x55a1f3b58480;  1 drivers
v0x55a1f23e6720_0 .net "a", 0 0, L_0x55a1f3b58710;  1 drivers
v0x55a1f23e67e0_0 .net "b", 0 0, L_0x55a1f3b588d0;  1 drivers
v0x55a1f23ddc50_0 .net "ca", 0 0, L_0x55a1f3b58600;  1 drivers
v0x55a1f23ddcf0_0 .net "cin", 0 0, L_0x55a1f3b58a90;  1 drivers
v0x55a1f23e3c60_0 .net "sum", 0 0, L_0x55a1f3b582e0;  1 drivers
S_0x55a1f23dd8d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f31182d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23c3cb0_0 .net "a", 3 0, L_0x55a1f3b5b990;  1 drivers
v0x55a1f23c3d90_0 .net "b", 3 0, L_0x55a1f3b5ba30;  1 drivers
v0x55a1f23c9c30_0 .net "ca", 3 0, L_0x55a1f3b5b820;  1 drivers
v0x55a1f23c9cf0_0 .net "cin", 3 0, L_0x55a1f3b5bb20;  1 drivers
v0x55a1f23c9850_0 .net "sum", 3 0, L_0x55a1f3b5b780;  1 drivers
L_0x55a1f3b59740 .part L_0x55a1f3b5b990, 0, 1;
L_0x55a1f3b59870 .part L_0x55a1f3b5ba30, 0, 1;
L_0x55a1f3b599a0 .part L_0x55a1f3b5bb20, 0, 1;
L_0x55a1f3b59fb0 .part L_0x55a1f3b5b990, 1, 1;
L_0x55a1f3b5a0e0 .part L_0x55a1f3b5ba30, 1, 1;
L_0x55a1f3b5a210 .part L_0x55a1f3b5bb20, 1, 1;
L_0x55a1f3b5a950 .part L_0x55a1f3b5b990, 2, 1;
L_0x55a1f3b5aa80 .part L_0x55a1f3b5ba30, 2, 1;
L_0x55a1f3b5ac00 .part L_0x55a1f3b5bb20, 2, 1;
L_0x55a1f3b5b1d0 .part L_0x55a1f3b5b990, 3, 1;
L_0x55a1f3b5b390 .part L_0x55a1f3b5ba30, 3, 1;
L_0x55a1f3b5b550 .part L_0x55a1f3b5bb20, 3, 1;
L_0x55a1f3b5b780 .concat8 [ 1 1 1 1], L_0x55a1f3b591e0, L_0x55a1f3b59b40, L_0x55a1f3b5a3f0, L_0x55a1f3b5ada0;
L_0x55a1f3b5b820 .concat8 [ 1 1 1 1], L_0x55a1f3b59630, L_0x55a1f3b59ea0, L_0x55a1f3b5a840, L_0x55a1f3b5b0c0;
S_0x55a1f23e6030 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23dd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b58c50 .functor XOR 1, L_0x55a1f3b59740, L_0x55a1f3b59870, C4<0>, C4<0>;
L_0x55a1f3b591e0 .functor XOR 1, L_0x55a1f3b58c50, L_0x55a1f3b599a0, C4<0>, C4<0>;
L_0x55a1f3b592a0 .functor AND 1, L_0x55a1f3b59740, L_0x55a1f3b59870, C4<1>, C4<1>;
L_0x55a1f3b593b0 .functor AND 1, L_0x55a1f3b59740, L_0x55a1f3b599a0, C4<1>, C4<1>;
L_0x55a1f3b59470 .functor OR 1, L_0x55a1f3b592a0, L_0x55a1f3b593b0, C4<0>, C4<0>;
L_0x55a1f3b59580 .functor AND 1, L_0x55a1f3b599a0, L_0x55a1f3b59870, C4<1>, C4<1>;
L_0x55a1f3b59630 .functor OR 1, L_0x55a1f3b59470, L_0x55a1f3b59580, C4<0>, C4<0>;
v0x55a1f23e1d30_0 .net *"_s0", 0 0, L_0x55a1f3b58c50;  1 drivers
v0x55a1f23e30e0_0 .net *"_s10", 0 0, L_0x55a1f3b59580;  1 drivers
v0x55a1f23e31c0_0 .net *"_s4", 0 0, L_0x55a1f3b592a0;  1 drivers
v0x55a1f23ded60_0 .net *"_s6", 0 0, L_0x55a1f3b593b0;  1 drivers
v0x55a1f23dee20_0 .net *"_s8", 0 0, L_0x55a1f3b59470;  1 drivers
v0x55a1f23e0190_0 .net "a", 0 0, L_0x55a1f3b59740;  1 drivers
v0x55a1f23e0250_0 .net "b", 0 0, L_0x55a1f3b59870;  1 drivers
v0x55a1f23dbe50_0 .net "ca", 0 0, L_0x55a1f3b59630;  1 drivers
v0x55a1f23dbef0_0 .net "cin", 0 0, L_0x55a1f3b599a0;  1 drivers
v0x55a1f23dd290_0 .net "sum", 0 0, L_0x55a1f3b591e0;  1 drivers
S_0x55a1f23d1650 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23dd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b59ad0 .functor XOR 1, L_0x55a1f3b59fb0, L_0x55a1f3b5a0e0, C4<0>, C4<0>;
L_0x55a1f3b59b40 .functor XOR 1, L_0x55a1f3b59ad0, L_0x55a1f3b5a210, C4<0>, C4<0>;
L_0x55a1f3b59bb0 .functor AND 1, L_0x55a1f3b59fb0, L_0x55a1f3b5a0e0, C4<1>, C4<1>;
L_0x55a1f3b59c20 .functor AND 1, L_0x55a1f3b59fb0, L_0x55a1f3b5a210, C4<1>, C4<1>;
L_0x55a1f3b59ce0 .functor OR 1, L_0x55a1f3b59bb0, L_0x55a1f3b59c20, C4<0>, C4<0>;
L_0x55a1f3b59df0 .functor AND 1, L_0x55a1f3b5a210, L_0x55a1f3b5a0e0, C4<1>, C4<1>;
L_0x55a1f3b59ea0 .functor OR 1, L_0x55a1f3b59ce0, L_0x55a1f3b59df0, C4<0>, C4<0>;
v0x55a1f23d9ce0_0 .net *"_s0", 0 0, L_0x55a1f3b59ad0;  1 drivers
v0x55a1f23d9dc0_0 .net *"_s10", 0 0, L_0x55a1f3b59df0;  1 drivers
v0x55a1f23d1210_0 .net *"_s4", 0 0, L_0x55a1f3b59bb0;  1 drivers
v0x55a1f23d1300_0 .net *"_s6", 0 0, L_0x55a1f3b59c20;  1 drivers
v0x55a1f23d7170_0 .net *"_s8", 0 0, L_0x55a1f3b59ce0;  1 drivers
v0x55a1f23d6d90_0 .net "a", 0 0, L_0x55a1f3b59fb0;  1 drivers
v0x55a1f23d6e50_0 .net "b", 0 0, L_0x55a1f3b5a0e0;  1 drivers
v0x55a1f23d4220_0 .net "ca", 0 0, L_0x55a1f3b59ea0;  1 drivers
v0x55a1f23d42c0_0 .net "cin", 0 0, L_0x55a1f3b5a210;  1 drivers
v0x55a1f23d3e40_0 .net "sum", 0 0, L_0x55a1f3b59b40;  1 drivers
S_0x55a1f23d0e90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23dd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5a380 .functor XOR 1, L_0x55a1f3b5a950, L_0x55a1f3b5aa80, C4<0>, C4<0>;
L_0x55a1f3b5a3f0 .functor XOR 1, L_0x55a1f3b5a380, L_0x55a1f3b5ac00, C4<0>, C4<0>;
L_0x55a1f3b5a4b0 .functor AND 1, L_0x55a1f3b5a950, L_0x55a1f3b5aa80, C4<1>, C4<1>;
L_0x55a1f3b5a5c0 .functor AND 1, L_0x55a1f3b5a950, L_0x55a1f3b5ac00, C4<1>, C4<1>;
L_0x55a1f3b5a680 .functor OR 1, L_0x55a1f3b5a4b0, L_0x55a1f3b5a5c0, C4<0>, C4<0>;
L_0x55a1f3b5a790 .functor AND 1, L_0x55a1f3b5ac00, L_0x55a1f3b5aa80, C4<1>, C4<1>;
L_0x55a1f3b5a840 .functor OR 1, L_0x55a1f3b5a680, L_0x55a1f3b5a790, C4<0>, C4<0>;
v0x55a1f23d8240_0 .net *"_s0", 0 0, L_0x55a1f3b5a380;  1 drivers
v0x55a1f23d95f0_0 .net *"_s10", 0 0, L_0x55a1f3b5a790;  1 drivers
v0x55a1f23d96d0_0 .net *"_s4", 0 0, L_0x55a1f3b5a4b0;  1 drivers
v0x55a1f23d5270_0 .net *"_s6", 0 0, L_0x55a1f3b5a5c0;  1 drivers
v0x55a1f23d5350_0 .net *"_s8", 0 0, L_0x55a1f3b5a680;  1 drivers
v0x55a1f23d66c0_0 .net "a", 0 0, L_0x55a1f3b5a950;  1 drivers
v0x55a1f23d6780_0 .net "b", 0 0, L_0x55a1f3b5aa80;  1 drivers
v0x55a1f23d2320_0 .net "ca", 0 0, L_0x55a1f3b5a840;  1 drivers
v0x55a1f23d23e0_0 .net "cin", 0 0, L_0x55a1f3b5ac00;  1 drivers
v0x55a1f23d3800_0 .net "sum", 0 0, L_0x55a1f3b5a3f0;  1 drivers
S_0x55a1f23d07a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23dd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5ad30 .functor XOR 1, L_0x55a1f3b5b1d0, L_0x55a1f3b5b390, C4<0>, C4<0>;
L_0x55a1f3b5ada0 .functor XOR 1, L_0x55a1f3b5ad30, L_0x55a1f3b5b550, C4<0>, C4<0>;
L_0x55a1f3b5ae10 .functor AND 1, L_0x55a1f3b5b1d0, L_0x55a1f3b5b390, C4<1>, C4<1>;
L_0x55a1f3b5ae80 .functor AND 1, L_0x55a1f3b5b1d0, L_0x55a1f3b5b550, C4<1>, C4<1>;
L_0x55a1f3b5af40 .functor OR 1, L_0x55a1f3b5ae10, L_0x55a1f3b5ae80, C4<0>, C4<0>;
L_0x55a1f3b5b050 .functor AND 1, L_0x55a1f3b5b550, L_0x55a1f3b5b390, C4<1>, C4<1>;
L_0x55a1f3b5b0c0 .functor OR 1, L_0x55a1f3b5af40, L_0x55a1f3b5b050, C4<0>, C4<0>;
v0x55a1f23cdea0_0 .net *"_s0", 0 0, L_0x55a1f3b5ad30;  1 drivers
v0x55a1f23cdf80_0 .net *"_s10", 0 0, L_0x55a1f3b5b050;  1 drivers
v0x55a1f23c1550_0 .net *"_s4", 0 0, L_0x55a1f3b5ae10;  1 drivers
v0x55a1f23c1620_0 .net *"_s6", 0 0, L_0x55a1f3b5ae80;  1 drivers
v0x55a1f23b4c20_0 .net *"_s8", 0 0, L_0x55a1f3b5af40;  1 drivers
v0x55a1f23c40d0_0 .net "a", 0 0, L_0x55a1f3b5b1d0;  1 drivers
v0x55a1f23c4190_0 .net "b", 0 0, L_0x55a1f3b5b390;  1 drivers
v0x55a1f23ccb60_0 .net "ca", 0 0, L_0x55a1f3b5b0c0;  1 drivers
v0x55a1f23ccc00_0 .net "cin", 0 0, L_0x55a1f3b5b550;  1 drivers
v0x55a1f23cc830_0 .net "sum", 0 0, L_0x55a1f3b5ada0;  1 drivers
S_0x55a1f23c6cc0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f31182d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23b0970_0 .net "a", 3 0, L_0x55a1f3b5e330;  1 drivers
v0x55a1f23b0a70_0 .net "b", 3 0, L_0x55a1f3b5e460;  1 drivers
v0x55a1f23b0590_0 .net "ca", 3 0, L_0x55a1f3b5e1c0;  1 drivers
v0x55a1f23b0650_0 .net "cin", 3 0, L_0x55a1f3b5e590;  1 drivers
v0x55a1f23ada20_0 .net "sum", 3 0, L_0x55a1f3b5e120;  1 drivers
L_0x55a1f3b5c0e0 .part L_0x55a1f3b5e330, 0, 1;
L_0x55a1f3b5c210 .part L_0x55a1f3b5e460, 0, 1;
L_0x55a1f3b5c340 .part L_0x55a1f3b5e590, 0, 1;
L_0x55a1f3b5c950 .part L_0x55a1f3b5e330, 1, 1;
L_0x55a1f3b5ca80 .part L_0x55a1f3b5e460, 1, 1;
L_0x55a1f3b5cbb0 .part L_0x55a1f3b5e590, 1, 1;
L_0x55a1f3b5d2f0 .part L_0x55a1f3b5e330, 2, 1;
L_0x55a1f3b5d420 .part L_0x55a1f3b5e460, 2, 1;
L_0x55a1f3b5d5a0 .part L_0x55a1f3b5e590, 2, 1;
L_0x55a1f3b5db70 .part L_0x55a1f3b5e330, 3, 1;
L_0x55a1f3b5dd30 .part L_0x55a1f3b5e460, 3, 1;
L_0x55a1f3b5def0 .part L_0x55a1f3b5e590, 3, 1;
L_0x55a1f3b5e120 .concat8 [ 1 1 1 1], L_0x55a1f3b5bbc0, L_0x55a1f3b5c4e0, L_0x55a1f3b5cd90, L_0x55a1f3b5d740;
L_0x55a1f3b5e1c0 .concat8 [ 1 1 1 1], L_0x55a1f3b5bfd0, L_0x55a1f3b5c840, L_0x55a1f3b5d1e0, L_0x55a1f3b5da60;
S_0x55a1f23c3930 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23c6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5b710 .functor XOR 1, L_0x55a1f3b5c0e0, L_0x55a1f3b5c210, C4<0>, C4<0>;
L_0x55a1f3b5bbc0 .functor XOR 1, L_0x55a1f3b5b710, L_0x55a1f3b5c340, C4<0>, C4<0>;
L_0x55a1f3b5bc80 .functor AND 1, L_0x55a1f3b5c0e0, L_0x55a1f3b5c210, C4<1>, C4<1>;
L_0x55a1f3b5bd90 .functor AND 1, L_0x55a1f3b5c0e0, L_0x55a1f3b5c340, C4<1>, C4<1>;
L_0x55a1f3b5be50 .functor OR 1, L_0x55a1f3b5bc80, L_0x55a1f3b5bd90, C4<0>, C4<0>;
L_0x55a1f3b5bf60 .functor AND 1, L_0x55a1f3b5c340, L_0x55a1f3b5c210, C4<1>, C4<1>;
L_0x55a1f3b5bfd0 .functor OR 1, L_0x55a1f3b5be50, L_0x55a1f3b5bf60, C4<0>, C4<0>;
v0x55a1f23cace0_0 .net *"_s0", 0 0, L_0x55a1f3b5b710;  1 drivers
v0x55a1f23cc090_0 .net *"_s10", 0 0, L_0x55a1f3b5bf60;  1 drivers
v0x55a1f23cc170_0 .net *"_s4", 0 0, L_0x55a1f3b5bc80;  1 drivers
v0x55a1f23c7d10_0 .net *"_s6", 0 0, L_0x55a1f3b5bd90;  1 drivers
v0x55a1f23c7df0_0 .net *"_s8", 0 0, L_0x55a1f3b5be50;  1 drivers
v0x55a1f23c9160_0 .net "a", 0 0, L_0x55a1f3b5c0e0;  1 drivers
v0x55a1f23c9220_0 .net "b", 0 0, L_0x55a1f3b5c210;  1 drivers
v0x55a1f23c4dc0_0 .net "ca", 0 0, L_0x55a1f3b5bfd0;  1 drivers
v0x55a1f23c4e80_0 .net "cin", 0 0, L_0x55a1f3b5c340;  1 drivers
v0x55a1f23c62a0_0 .net "sum", 0 0, L_0x55a1f3b5bbc0;  1 drivers
S_0x55a1f23c3240 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23c6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5c470 .functor XOR 1, L_0x55a1f3b5c950, L_0x55a1f3b5ca80, C4<0>, C4<0>;
L_0x55a1f3b5c4e0 .functor XOR 1, L_0x55a1f3b5c470, L_0x55a1f3b5cbb0, C4<0>, C4<0>;
L_0x55a1f3b5c550 .functor AND 1, L_0x55a1f3b5c950, L_0x55a1f3b5ca80, C4<1>, C4<1>;
L_0x55a1f3b5c5c0 .functor AND 1, L_0x55a1f3b5c950, L_0x55a1f3b5cbb0, C4<1>, C4<1>;
L_0x55a1f3b5c680 .functor OR 1, L_0x55a1f3b5c550, L_0x55a1f3b5c5c0, C4<0>, C4<0>;
L_0x55a1f3b5c790 .functor AND 1, L_0x55a1f3b5cbb0, L_0x55a1f3b5ca80, C4<1>, C4<1>;
L_0x55a1f3b5c840 .functor OR 1, L_0x55a1f3b5c680, L_0x55a1f3b5c790, C4<0>, C4<0>;
v0x55a1f23c1f90_0 .net *"_s0", 0 0, L_0x55a1f3b5c470;  1 drivers
v0x55a1f23b77a0_0 .net *"_s10", 0 0, L_0x55a1f3b5c790;  1 drivers
v0x55a1f23b7880_0 .net *"_s4", 0 0, L_0x55a1f3b5c550;  1 drivers
v0x55a1f23c0260_0 .net *"_s6", 0 0, L_0x55a1f3b5c5c0;  1 drivers
v0x55a1f23bfe30_0 .net *"_s8", 0 0, L_0x55a1f3b5c680;  1 drivers
v0x55a1f23b7360_0 .net "a", 0 0, L_0x55a1f3b5c950;  1 drivers
v0x55a1f23b7420_0 .net "b", 0 0, L_0x55a1f3b5ca80;  1 drivers
v0x55a1f23bd2c0_0 .net "ca", 0 0, L_0x55a1f3b5c840;  1 drivers
v0x55a1f23bd360_0 .net "cin", 0 0, L_0x55a1f3b5cbb0;  1 drivers
v0x55a1f23bcf90_0 .net "sum", 0 0, L_0x55a1f3b5c4e0;  1 drivers
S_0x55a1f23ba370 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23c6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5cd20 .functor XOR 1, L_0x55a1f3b5d2f0, L_0x55a1f3b5d420, C4<0>, C4<0>;
L_0x55a1f3b5cd90 .functor XOR 1, L_0x55a1f3b5cd20, L_0x55a1f3b5d5a0, C4<0>, C4<0>;
L_0x55a1f3b5ce50 .functor AND 1, L_0x55a1f3b5d2f0, L_0x55a1f3b5d420, C4<1>, C4<1>;
L_0x55a1f3b5cf60 .functor AND 1, L_0x55a1f3b5d2f0, L_0x55a1f3b5d5a0, C4<1>, C4<1>;
L_0x55a1f3b5d020 .functor OR 1, L_0x55a1f3b5ce50, L_0x55a1f3b5cf60, C4<0>, C4<0>;
L_0x55a1f3b5d130 .functor AND 1, L_0x55a1f3b5d5a0, L_0x55a1f3b5d420, C4<1>, C4<1>;
L_0x55a1f3b5d1e0 .functor OR 1, L_0x55a1f3b5d020, L_0x55a1f3b5d130, C4<0>, C4<0>;
v0x55a1f23ba010_0 .net *"_s0", 0 0, L_0x55a1f3b5cd20;  1 drivers
v0x55a1f23b6fe0_0 .net *"_s10", 0 0, L_0x55a1f3b5d130;  1 drivers
v0x55a1f23b70c0_0 .net *"_s4", 0 0, L_0x55a1f3b5ce50;  1 drivers
v0x55a1f23be310_0 .net *"_s6", 0 0, L_0x55a1f3b5cf60;  1 drivers
v0x55a1f23be3f0_0 .net *"_s8", 0 0, L_0x55a1f3b5d020;  1 drivers
v0x55a1f23bf740_0 .net "a", 0 0, L_0x55a1f3b5d2f0;  1 drivers
v0x55a1f23bf800_0 .net "b", 0 0, L_0x55a1f3b5d420;  1 drivers
v0x55a1f23bb3c0_0 .net "ca", 0 0, L_0x55a1f3b5d1e0;  1 drivers
v0x55a1f23bb460_0 .net "cin", 0 0, L_0x55a1f3b5d5a0;  1 drivers
v0x55a1f23bc8a0_0 .net "sum", 0 0, L_0x55a1f3b5cd90;  1 drivers
S_0x55a1f23b8470 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23c6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5d6d0 .functor XOR 1, L_0x55a1f3b5db70, L_0x55a1f3b5dd30, C4<0>, C4<0>;
L_0x55a1f3b5d740 .functor XOR 1, L_0x55a1f3b5d6d0, L_0x55a1f3b5def0, C4<0>, C4<0>;
L_0x55a1f3b5d7b0 .functor AND 1, L_0x55a1f3b5db70, L_0x55a1f3b5dd30, C4<1>, C4<1>;
L_0x55a1f3b5d820 .functor AND 1, L_0x55a1f3b5db70, L_0x55a1f3b5def0, C4<1>, C4<1>;
L_0x55a1f3b5d8e0 .functor OR 1, L_0x55a1f3b5d7b0, L_0x55a1f3b5d820, C4<0>, C4<0>;
L_0x55a1f3b5d9f0 .functor AND 1, L_0x55a1f3b5def0, L_0x55a1f3b5dd30, C4<1>, C4<1>;
L_0x55a1f3b5da60 .functor OR 1, L_0x55a1f3b5d8e0, L_0x55a1f3b5d9f0, C4<0>, C4<0>;
v0x55a1f23b9920_0 .net *"_s0", 0 0, L_0x55a1f3b5d6d0;  1 drivers
v0x55a1f23b5560_0 .net *"_s10", 0 0, L_0x55a1f3b5d9f0;  1 drivers
v0x55a1f23b5640_0 .net *"_s4", 0 0, L_0x55a1f3b5d7b0;  1 drivers
v0x55a1f23b68f0_0 .net *"_s6", 0 0, L_0x55a1f3b5d820;  1 drivers
v0x55a1f23b69d0_0 .net *"_s8", 0 0, L_0x55a1f3b5d8e0;  1 drivers
v0x55a1f23aaea0_0 .net "a", 0 0, L_0x55a1f3b5db70;  1 drivers
v0x55a1f23b38c0_0 .net "b", 0 0, L_0x55a1f3b5dd30;  1 drivers
v0x55a1f23b3980_0 .net "ca", 0 0, L_0x55a1f3b5da60;  1 drivers
v0x55a1f23b34e0_0 .net "cin", 0 0, L_0x55a1f3b5def0;  1 drivers
v0x55a1f23aaa10_0 .net "sum", 0 0, L_0x55a1f3b5d740;  1 drivers
S_0x55a1f23b2df0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f311b660;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2343410_0 .net "a", 15 0, L_0x55a1f3b69780;  1 drivers
v0x55a1f23434f0_0 .net "b", 15 0, L_0x55a1f3b69870;  1 drivers
v0x55a1f234a740_0 .net "ca", 15 0, L_0x55a1f3b69520;  1 drivers
v0x55a1f234a7e0_0 .net "cin", 15 0, L_0x55a1f3b69960;  1 drivers
v0x55a1f234bb70_0 .net "sum", 15 0, L_0x55a1f3b69480;  1 drivers
L_0x55a1f3b61350 .part L_0x55a1f3b69780, 0, 4;
L_0x55a1f3b613f0 .part L_0x55a1f3b69870, 0, 4;
L_0x55a1f3b61490 .part L_0x55a1f3b69960, 0, 4;
L_0x55a1f3b63ce0 .part L_0x55a1f3b69780, 4, 4;
L_0x55a1f3b63dd0 .part L_0x55a1f3b69870, 4, 4;
L_0x55a1f3b63ec0 .part L_0x55a1f3b69960, 4, 4;
L_0x55a1f3b667a0 .part L_0x55a1f3b69780, 8, 4;
L_0x55a1f3b66840 .part L_0x55a1f3b69870, 8, 4;
L_0x55a1f3b66930 .part L_0x55a1f3b69960, 8, 4;
L_0x55a1f3b69080 .part L_0x55a1f3b69780, 12, 4;
L_0x55a1f3b691b0 .part L_0x55a1f3b69870, 12, 4;
L_0x55a1f3b692e0 .part L_0x55a1f3b69960, 12, 4;
L_0x55a1f3b69480 .concat8 [ 4 4 4 4], L_0x55a1f3b61140, L_0x55a1f3b63ad0, L_0x55a1f3b66590, L_0x55a1f3b68e70;
L_0x55a1f3b69520 .concat8 [ 4 4 4 4], L_0x55a1f3b611e0, L_0x55a1f3b63b70, L_0x55a1f3b66630, L_0x55a1f3b68f10;
S_0x55a1f23afea0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f23b2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2392c80_0 .net "a", 3 0, L_0x55a1f3b61350;  1 drivers
v0x55a1f2392d60_0 .net "b", 3 0, L_0x55a1f3b613f0;  1 drivers
v0x55a1f23928a0_0 .net "ca", 3 0, L_0x55a1f3b611e0;  1 drivers
v0x55a1f2392960_0 .net "cin", 3 0, L_0x55a1f3b61490;  1 drivers
v0x55a1f238f8f0_0 .net "sum", 3 0, L_0x55a1f3b61140;  1 drivers
L_0x55a1f3b5f100 .part L_0x55a1f3b61350, 0, 1;
L_0x55a1f3b5f230 .part L_0x55a1f3b613f0, 0, 1;
L_0x55a1f3b5f360 .part L_0x55a1f3b61490, 0, 1;
L_0x55a1f3b5f970 .part L_0x55a1f3b61350, 1, 1;
L_0x55a1f3b5faa0 .part L_0x55a1f3b613f0, 1, 1;
L_0x55a1f3b5fbd0 .part L_0x55a1f3b61490, 1, 1;
L_0x55a1f3b60310 .part L_0x55a1f3b61350, 2, 1;
L_0x55a1f3b60440 .part L_0x55a1f3b613f0, 2, 1;
L_0x55a1f3b605c0 .part L_0x55a1f3b61490, 2, 1;
L_0x55a1f3b60b90 .part L_0x55a1f3b61350, 3, 1;
L_0x55a1f3b60d50 .part L_0x55a1f3b613f0, 3, 1;
L_0x55a1f3b60f10 .part L_0x55a1f3b61490, 3, 1;
L_0x55a1f3b61140 .concat8 [ 1 1 1 1], L_0x55a1f3b5e0b0, L_0x55a1f3b5f500, L_0x55a1f3b5fdb0, L_0x55a1f3b60760;
L_0x55a1f3b611e0 .concat8 [ 1 1 1 1], L_0x55a1f3b5eff0, L_0x55a1f3b5f860, L_0x55a1f3b60200, L_0x55a1f3b60a80;
S_0x55a1f23abb20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23afea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5e6c0 .functor XOR 1, L_0x55a1f3b5f100, L_0x55a1f3b5f230, C4<0>, C4<0>;
L_0x55a1f3b5e0b0 .functor XOR 1, L_0x55a1f3b5e6c0, L_0x55a1f3b5f360, C4<0>, C4<0>;
L_0x55a1f3b5ec60 .functor AND 1, L_0x55a1f3b5f100, L_0x55a1f3b5f230, C4<1>, C4<1>;
L_0x55a1f3b5ed70 .functor AND 1, L_0x55a1f3b5f100, L_0x55a1f3b5f360, C4<1>, C4<1>;
L_0x55a1f3b5ee30 .functor OR 1, L_0x55a1f3b5ec60, L_0x55a1f3b5ed70, C4<0>, C4<0>;
L_0x55a1f3b5ef40 .functor AND 1, L_0x55a1f3b5f360, L_0x55a1f3b5f230, C4<1>, C4<1>;
L_0x55a1f3b5eff0 .functor OR 1, L_0x55a1f3b5ee30, L_0x55a1f3b5ef40, C4<0>, C4<0>;
v0x55a1f23ad050_0 .net *"_s0", 0 0, L_0x55a1f3b5e6c0;  1 drivers
v0x55a1f23a8c10_0 .net *"_s10", 0 0, L_0x55a1f3b5ef40;  1 drivers
v0x55a1f23a8cf0_0 .net *"_s4", 0 0, L_0x55a1f3b5ec60;  1 drivers
v0x55a1f23a9fa0_0 .net *"_s6", 0 0, L_0x55a1f3b5ed70;  1 drivers
v0x55a1f23aa080_0 .net *"_s8", 0 0, L_0x55a1f3b5ee30;  1 drivers
v0x55a1f239e460_0 .net "a", 0 0, L_0x55a1f3b5f100;  1 drivers
v0x55a1f23a6e80_0 .net "b", 0 0, L_0x55a1f3b5f230;  1 drivers
v0x55a1f23a6f40_0 .net "ca", 0 0, L_0x55a1f3b5eff0;  1 drivers
v0x55a1f23a6aa0_0 .net "cin", 0 0, L_0x55a1f3b5f360;  1 drivers
v0x55a1f239dfd0_0 .net "sum", 0 0, L_0x55a1f3b5e0b0;  1 drivers
S_0x55a1f23a3f30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23afea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5f490 .functor XOR 1, L_0x55a1f3b5f970, L_0x55a1f3b5faa0, C4<0>, C4<0>;
L_0x55a1f3b5f500 .functor XOR 1, L_0x55a1f3b5f490, L_0x55a1f3b5fbd0, C4<0>, C4<0>;
L_0x55a1f3b5f570 .functor AND 1, L_0x55a1f3b5f970, L_0x55a1f3b5faa0, C4<1>, C4<1>;
L_0x55a1f3b5f5e0 .functor AND 1, L_0x55a1f3b5f970, L_0x55a1f3b5fbd0, C4<1>, C4<1>;
L_0x55a1f3b5f6a0 .functor OR 1, L_0x55a1f3b5f570, L_0x55a1f3b5f5e0, C4<0>, C4<0>;
L_0x55a1f3b5f7b0 .functor AND 1, L_0x55a1f3b5fbd0, L_0x55a1f3b5faa0, C4<1>, C4<1>;
L_0x55a1f3b5f860 .functor OR 1, L_0x55a1f3b5f6a0, L_0x55a1f3b5f7b0, C4<0>, C4<0>;
v0x55a1f23a3bd0_0 .net *"_s0", 0 0, L_0x55a1f3b5f490;  1 drivers
v0x55a1f23a0fe0_0 .net *"_s10", 0 0, L_0x55a1f3b5f7b0;  1 drivers
v0x55a1f23a10c0_0 .net *"_s4", 0 0, L_0x55a1f3b5f570;  1 drivers
v0x55a1f23a0c00_0 .net *"_s6", 0 0, L_0x55a1f3b5f5e0;  1 drivers
v0x55a1f23a0ce0_0 .net *"_s8", 0 0, L_0x55a1f3b5f6a0;  1 drivers
v0x55a1f239dc50_0 .net "a", 0 0, L_0x55a1f3b5f970;  1 drivers
v0x55a1f239dd10_0 .net "b", 0 0, L_0x55a1f3b5faa0;  1 drivers
v0x55a1f23a4f80_0 .net "ca", 0 0, L_0x55a1f3b5f860;  1 drivers
v0x55a1f23a5020_0 .net "cin", 0 0, L_0x55a1f3b5fbd0;  1 drivers
v0x55a1f23a6460_0 .net "sum", 0 0, L_0x55a1f3b5f500;  1 drivers
S_0x55a1f23a2030 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23afea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b5fd40 .functor XOR 1, L_0x55a1f3b60310, L_0x55a1f3b60440, C4<0>, C4<0>;
L_0x55a1f3b5fdb0 .functor XOR 1, L_0x55a1f3b5fd40, L_0x55a1f3b605c0, C4<0>, C4<0>;
L_0x55a1f3b5fe70 .functor AND 1, L_0x55a1f3b60310, L_0x55a1f3b60440, C4<1>, C4<1>;
L_0x55a1f3b5ff80 .functor AND 1, L_0x55a1f3b60310, L_0x55a1f3b605c0, C4<1>, C4<1>;
L_0x55a1f3b60040 .functor OR 1, L_0x55a1f3b5fe70, L_0x55a1f3b5ff80, C4<0>, C4<0>;
L_0x55a1f3b60150 .functor AND 1, L_0x55a1f3b605c0, L_0x55a1f3b60440, C4<1>, C4<1>;
L_0x55a1f3b60200 .functor OR 1, L_0x55a1f3b60040, L_0x55a1f3b60150, C4<0>, C4<0>;
v0x55a1f23a34e0_0 .net *"_s0", 0 0, L_0x55a1f3b5fd40;  1 drivers
v0x55a1f239f0e0_0 .net *"_s10", 0 0, L_0x55a1f3b60150;  1 drivers
v0x55a1f239f1c0_0 .net *"_s4", 0 0, L_0x55a1f3b5fe70;  1 drivers
v0x55a1f23a0510_0 .net *"_s6", 0 0, L_0x55a1f3b5ff80;  1 drivers
v0x55a1f23a05f0_0 .net *"_s8", 0 0, L_0x55a1f3b60040;  1 drivers
v0x55a1f239c1a0_0 .net "a", 0 0, L_0x55a1f3b60310;  1 drivers
v0x55a1f239d560_0 .net "b", 0 0, L_0x55a1f3b60440;  1 drivers
v0x55a1f239d620_0 .net "ca", 0 0, L_0x55a1f3b60200;  1 drivers
v0x55a1f239a9d0_0 .net "cin", 0 0, L_0x55a1f3b605c0;  1 drivers
v0x55a1f238d510_0 .net "sum", 0 0, L_0x55a1f3b5fdb0;  1 drivers
S_0x55a1f2380bc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23afea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b606f0 .functor XOR 1, L_0x55a1f3b60b90, L_0x55a1f3b60d50, C4<0>, C4<0>;
L_0x55a1f3b60760 .functor XOR 1, L_0x55a1f3b606f0, L_0x55a1f3b60f10, C4<0>, C4<0>;
L_0x55a1f3b607d0 .functor AND 1, L_0x55a1f3b60b90, L_0x55a1f3b60d50, C4<1>, C4<1>;
L_0x55a1f3b60840 .functor AND 1, L_0x55a1f3b60b90, L_0x55a1f3b60f10, C4<1>, C4<1>;
L_0x55a1f3b60900 .functor OR 1, L_0x55a1f3b607d0, L_0x55a1f3b60840, C4<0>, C4<0>;
L_0x55a1f3b60a10 .functor AND 1, L_0x55a1f3b60f10, L_0x55a1f3b60d50, C4<1>, C4<1>;
L_0x55a1f3b60a80 .functor OR 1, L_0x55a1f3b60900, L_0x55a1f3b60a10, C4<0>, C4<0>;
v0x55a1f2390110_0 .net *"_s0", 0 0, L_0x55a1f3b606f0;  1 drivers
v0x55a1f2398b20_0 .net *"_s10", 0 0, L_0x55a1f3b60a10;  1 drivers
v0x55a1f2398c00_0 .net *"_s4", 0 0, L_0x55a1f3b607d0;  1 drivers
v0x55a1f2398740_0 .net *"_s6", 0 0, L_0x55a1f3b60840;  1 drivers
v0x55a1f2398820_0 .net *"_s8", 0 0, L_0x55a1f3b60900;  1 drivers
v0x55a1f238fc70_0 .net "a", 0 0, L_0x55a1f3b60b90;  1 drivers
v0x55a1f238fd10_0 .net "b", 0 0, L_0x55a1f3b60d50;  1 drivers
v0x55a1f2395bd0_0 .net "ca", 0 0, L_0x55a1f3b60a80;  1 drivers
v0x55a1f2395c90_0 .net "cin", 0 0, L_0x55a1f3b60f10;  1 drivers
v0x55a1f23958a0_0 .net "sum", 0 0, L_0x55a1f3b60760;  1 drivers
S_0x55a1f2396c20 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f23b2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2379600_0 .net "a", 3 0, L_0x55a1f3b63ce0;  1 drivers
v0x55a1f2379700_0 .net "b", 3 0, L_0x55a1f3b63dd0;  1 drivers
v0x55a1f2376650_0 .net "ca", 3 0, L_0x55a1f3b63b70;  1 drivers
v0x55a1f2376710_0 .net "cin", 3 0, L_0x55a1f3b63ec0;  1 drivers
v0x55a1f237d980_0 .net "sum", 3 0, L_0x55a1f3b63ad0;  1 drivers
L_0x55a1f3b61a90 .part L_0x55a1f3b63ce0, 0, 1;
L_0x55a1f3b61bc0 .part L_0x55a1f3b63dd0, 0, 1;
L_0x55a1f3b61cf0 .part L_0x55a1f3b63ec0, 0, 1;
L_0x55a1f3b62300 .part L_0x55a1f3b63ce0, 1, 1;
L_0x55a1f3b62430 .part L_0x55a1f3b63dd0, 1, 1;
L_0x55a1f3b62560 .part L_0x55a1f3b63ec0, 1, 1;
L_0x55a1f3b62ca0 .part L_0x55a1f3b63ce0, 2, 1;
L_0x55a1f3b62dd0 .part L_0x55a1f3b63dd0, 2, 1;
L_0x55a1f3b62f50 .part L_0x55a1f3b63ec0, 2, 1;
L_0x55a1f3b63520 .part L_0x55a1f3b63ce0, 3, 1;
L_0x55a1f3b636e0 .part L_0x55a1f3b63dd0, 3, 1;
L_0x55a1f3b638a0 .part L_0x55a1f3b63ec0, 3, 1;
L_0x55a1f3b63ad0 .concat8 [ 1 1 1 1], L_0x55a1f3b61530, L_0x55a1f3b61e90, L_0x55a1f3b62740, L_0x55a1f3b630f0;
L_0x55a1f3b63b70 .concat8 [ 1 1 1 1], L_0x55a1f3b61980, L_0x55a1f3b621f0, L_0x55a1f3b62b90, L_0x55a1f3b63410;
S_0x55a1f2393cd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2396c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b610d0 .functor XOR 1, L_0x55a1f3b61a90, L_0x55a1f3b61bc0, C4<0>, C4<0>;
L_0x55a1f3b61530 .functor XOR 1, L_0x55a1f3b610d0, L_0x55a1f3b61cf0, C4<0>, C4<0>;
L_0x55a1f3b615f0 .functor AND 1, L_0x55a1f3b61a90, L_0x55a1f3b61bc0, C4<1>, C4<1>;
L_0x55a1f3b61700 .functor AND 1, L_0x55a1f3b61a90, L_0x55a1f3b61cf0, C4<1>, C4<1>;
L_0x55a1f3b617c0 .functor OR 1, L_0x55a1f3b615f0, L_0x55a1f3b61700, C4<0>, C4<0>;
L_0x55a1f3b618d0 .functor AND 1, L_0x55a1f3b61cf0, L_0x55a1f3b61bc0, C4<1>, C4<1>;
L_0x55a1f3b61980 .functor OR 1, L_0x55a1f3b617c0, L_0x55a1f3b618d0, C4<0>, C4<0>;
v0x55a1f2395100_0 .net *"_s0", 0 0, L_0x55a1f3b610d0;  1 drivers
v0x55a1f23951a0_0 .net *"_s10", 0 0, L_0x55a1f3b618d0;  1 drivers
v0x55a1f2390d80_0 .net *"_s4", 0 0, L_0x55a1f3b615f0;  1 drivers
v0x55a1f2390e50_0 .net *"_s6", 0 0, L_0x55a1f3b61700;  1 drivers
v0x55a1f23921d0_0 .net *"_s8", 0 0, L_0x55a1f3b617c0;  1 drivers
v0x55a1f238de70_0 .net "a", 0 0, L_0x55a1f3b61a90;  1 drivers
v0x55a1f238df30_0 .net "b", 0 0, L_0x55a1f3b61bc0;  1 drivers
v0x55a1f238f200_0 .net "ca", 0 0, L_0x55a1f3b61980;  1 drivers
v0x55a1f238f2a0_0 .net "cin", 0 0, L_0x55a1f3b61cf0;  1 drivers
v0x55a1f23837f0_0 .net "sum", 0 0, L_0x55a1f3b61530;  1 drivers
S_0x55a1f238c1d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2396c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b61e20 .functor XOR 1, L_0x55a1f3b62300, L_0x55a1f3b62430, C4<0>, C4<0>;
L_0x55a1f3b61e90 .functor XOR 1, L_0x55a1f3b61e20, L_0x55a1f3b62560, C4<0>, C4<0>;
L_0x55a1f3b61f00 .functor AND 1, L_0x55a1f3b62300, L_0x55a1f3b62430, C4<1>, C4<1>;
L_0x55a1f3b61f70 .functor AND 1, L_0x55a1f3b62300, L_0x55a1f3b62560, C4<1>, C4<1>;
L_0x55a1f3b62030 .functor OR 1, L_0x55a1f3b61f00, L_0x55a1f3b61f70, C4<0>, C4<0>;
L_0x55a1f3b62140 .functor AND 1, L_0x55a1f3b62560, L_0x55a1f3b62430, C4<1>, C4<1>;
L_0x55a1f3b621f0 .functor OR 1, L_0x55a1f3b62030, L_0x55a1f3b62140, C4<0>, C4<0>;
v0x55a1f238be70_0 .net *"_s0", 0 0, L_0x55a1f3b61e20;  1 drivers
v0x55a1f2383320_0 .net *"_s10", 0 0, L_0x55a1f3b62140;  1 drivers
v0x55a1f2383400_0 .net *"_s4", 0 0, L_0x55a1f3b61f00;  1 drivers
v0x55a1f2389280_0 .net *"_s6", 0 0, L_0x55a1f3b61f70;  1 drivers
v0x55a1f2389360_0 .net *"_s8", 0 0, L_0x55a1f3b62030;  1 drivers
v0x55a1f2388f10_0 .net "a", 0 0, L_0x55a1f3b62300;  1 drivers
v0x55a1f2386330_0 .net "b", 0 0, L_0x55a1f3b62430;  1 drivers
v0x55a1f23863f0_0 .net "ca", 0 0, L_0x55a1f3b621f0;  1 drivers
v0x55a1f2385f50_0 .net "cin", 0 0, L_0x55a1f3b62560;  1 drivers
v0x55a1f2382fa0_0 .net "sum", 0 0, L_0x55a1f3b61e90;  1 drivers
S_0x55a1f238a2d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2396c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b626d0 .functor XOR 1, L_0x55a1f3b62ca0, L_0x55a1f3b62dd0, C4<0>, C4<0>;
L_0x55a1f3b62740 .functor XOR 1, L_0x55a1f3b626d0, L_0x55a1f3b62f50, C4<0>, C4<0>;
L_0x55a1f3b62800 .functor AND 1, L_0x55a1f3b62ca0, L_0x55a1f3b62dd0, C4<1>, C4<1>;
L_0x55a1f3b62910 .functor AND 1, L_0x55a1f3b62ca0, L_0x55a1f3b62f50, C4<1>, C4<1>;
L_0x55a1f3b629d0 .functor OR 1, L_0x55a1f3b62800, L_0x55a1f3b62910, C4<0>, C4<0>;
L_0x55a1f3b62ae0 .functor AND 1, L_0x55a1f3b62f50, L_0x55a1f3b62dd0, C4<1>, C4<1>;
L_0x55a1f3b62b90 .functor OR 1, L_0x55a1f3b629d0, L_0x55a1f3b62ae0, C4<0>, C4<0>;
v0x55a1f238b780_0 .net *"_s0", 0 0, L_0x55a1f3b626d0;  1 drivers
v0x55a1f2387380_0 .net *"_s10", 0 0, L_0x55a1f3b62ae0;  1 drivers
v0x55a1f2387460_0 .net *"_s4", 0 0, L_0x55a1f3b62800;  1 drivers
v0x55a1f23887b0_0 .net *"_s6", 0 0, L_0x55a1f3b62910;  1 drivers
v0x55a1f2388890_0 .net *"_s8", 0 0, L_0x55a1f3b629d0;  1 drivers
v0x55a1f2384430_0 .net "a", 0 0, L_0x55a1f3b62ca0;  1 drivers
v0x55a1f23844f0_0 .net "b", 0 0, L_0x55a1f3b62dd0;  1 drivers
v0x55a1f2385860_0 .net "ca", 0 0, L_0x55a1f3b62b90;  1 drivers
v0x55a1f2385900_0 .net "cin", 0 0, L_0x55a1f3b62f50;  1 drivers
v0x55a1f23815d0_0 .net "sum", 0 0, L_0x55a1f3b62740;  1 drivers
S_0x55a1f23828b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2396c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b63080 .functor XOR 1, L_0x55a1f3b63520, L_0x55a1f3b636e0, C4<0>, C4<0>;
L_0x55a1f3b630f0 .functor XOR 1, L_0x55a1f3b63080, L_0x55a1f3b638a0, C4<0>, C4<0>;
L_0x55a1f3b63160 .functor AND 1, L_0x55a1f3b63520, L_0x55a1f3b636e0, C4<1>, C4<1>;
L_0x55a1f3b631d0 .functor AND 1, L_0x55a1f3b63520, L_0x55a1f3b638a0, C4<1>, C4<1>;
L_0x55a1f3b63290 .functor OR 1, L_0x55a1f3b63160, L_0x55a1f3b631d0, C4<0>, C4<0>;
L_0x55a1f3b633a0 .functor AND 1, L_0x55a1f3b638a0, L_0x55a1f3b636e0, C4<1>, C4<1>;
L_0x55a1f3b63410 .functor OR 1, L_0x55a1f3b63290, L_0x55a1f3b633a0, C4<0>, C4<0>;
v0x55a1f2376e70_0 .net *"_s0", 0 0, L_0x55a1f3b63080;  1 drivers
v0x55a1f237f880_0 .net *"_s10", 0 0, L_0x55a1f3b633a0;  1 drivers
v0x55a1f237f960_0 .net *"_s4", 0 0, L_0x55a1f3b63160;  1 drivers
v0x55a1f237f4a0_0 .net *"_s6", 0 0, L_0x55a1f3b631d0;  1 drivers
v0x55a1f237f580_0 .net *"_s8", 0 0, L_0x55a1f3b63290;  1 drivers
v0x55a1f2376a40_0 .net "a", 0 0, L_0x55a1f3b63520;  1 drivers
v0x55a1f237c930_0 .net "b", 0 0, L_0x55a1f3b636e0;  1 drivers
v0x55a1f237c9f0_0 .net "ca", 0 0, L_0x55a1f3b63410;  1 drivers
v0x55a1f237c550_0 .net "cin", 0 0, L_0x55a1f3b638a0;  1 drivers
v0x55a1f23799e0_0 .net "sum", 0 0, L_0x55a1f3b630f0;  1 drivers
S_0x55a1f237edb0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f23b2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2362990_0 .net "a", 3 0, L_0x55a1f3b667a0;  1 drivers
v0x55a1f2362a90_0 .net "b", 3 0, L_0x55a1f3b66840;  1 drivers
v0x55a1f23625b0_0 .net "ca", 3 0, L_0x55a1f3b66630;  1 drivers
v0x55a1f2362670_0 .net "cin", 3 0, L_0x55a1f3b66930;  1 drivers
v0x55a1f235fa40_0 .net "sum", 3 0, L_0x55a1f3b66590;  1 drivers
L_0x55a1f3b64550 .part L_0x55a1f3b667a0, 0, 1;
L_0x55a1f3b64680 .part L_0x55a1f3b66840, 0, 1;
L_0x55a1f3b647b0 .part L_0x55a1f3b66930, 0, 1;
L_0x55a1f3b64dc0 .part L_0x55a1f3b667a0, 1, 1;
L_0x55a1f3b64ef0 .part L_0x55a1f3b66840, 1, 1;
L_0x55a1f3b65020 .part L_0x55a1f3b66930, 1, 1;
L_0x55a1f3b65760 .part L_0x55a1f3b667a0, 2, 1;
L_0x55a1f3b65890 .part L_0x55a1f3b66840, 2, 1;
L_0x55a1f3b65a10 .part L_0x55a1f3b66930, 2, 1;
L_0x55a1f3b65fe0 .part L_0x55a1f3b667a0, 3, 1;
L_0x55a1f3b661a0 .part L_0x55a1f3b66840, 3, 1;
L_0x55a1f3b66360 .part L_0x55a1f3b66930, 3, 1;
L_0x55a1f3b66590 .concat8 [ 1 1 1 1], L_0x55a1f3b63ff0, L_0x55a1f3b64950, L_0x55a1f3b65200, L_0x55a1f3b65bb0;
L_0x55a1f3b66630 .concat8 [ 1 1 1 1], L_0x55a1f3b64440, L_0x55a1f3b64cb0, L_0x55a1f3b65650, L_0x55a1f3b65ed0;
S_0x55a1f237be60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f237edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b63a60 .functor XOR 1, L_0x55a1f3b64550, L_0x55a1f3b64680, C4<0>, C4<0>;
L_0x55a1f3b63ff0 .functor XOR 1, L_0x55a1f3b63a60, L_0x55a1f3b647b0, C4<0>, C4<0>;
L_0x55a1f3b640b0 .functor AND 1, L_0x55a1f3b64550, L_0x55a1f3b64680, C4<1>, C4<1>;
L_0x55a1f3b641c0 .functor AND 1, L_0x55a1f3b64550, L_0x55a1f3b647b0, C4<1>, C4<1>;
L_0x55a1f3b64280 .functor OR 1, L_0x55a1f3b640b0, L_0x55a1f3b641c0, C4<0>, C4<0>;
L_0x55a1f3b64390 .functor AND 1, L_0x55a1f3b647b0, L_0x55a1f3b64680, C4<1>, C4<1>;
L_0x55a1f3b64440 .functor OR 1, L_0x55a1f3b64280, L_0x55a1f3b64390, C4<0>, C4<0>;
v0x55a1f2377ae0_0 .net *"_s0", 0 0, L_0x55a1f3b63a60;  1 drivers
v0x55a1f2377b80_0 .net *"_s10", 0 0, L_0x55a1f3b64390;  1 drivers
v0x55a1f2378f10_0 .net *"_s4", 0 0, L_0x55a1f3b640b0;  1 drivers
v0x55a1f2379000_0 .net *"_s6", 0 0, L_0x55a1f3b641c0;  1 drivers
v0x55a1f2374bd0_0 .net *"_s8", 0 0, L_0x55a1f3b64280;  1 drivers
v0x55a1f2375f60_0 .net "a", 0 0, L_0x55a1f3b64550;  1 drivers
v0x55a1f2376020_0 .net "b", 0 0, L_0x55a1f3b64680;  1 drivers
v0x55a1f236a3b0_0 .net "ca", 0 0, L_0x55a1f3b64440;  1 drivers
v0x55a1f236a450_0 .net "cin", 0 0, L_0x55a1f3b647b0;  1 drivers
v0x55a1f2372ef0_0 .net "sum", 0 0, L_0x55a1f3b63ff0;  1 drivers
S_0x55a1f2372a60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f237edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b648e0 .functor XOR 1, L_0x55a1f3b64dc0, L_0x55a1f3b64ef0, C4<0>, C4<0>;
L_0x55a1f3b64950 .functor XOR 1, L_0x55a1f3b648e0, L_0x55a1f3b65020, C4<0>, C4<0>;
L_0x55a1f3b649c0 .functor AND 1, L_0x55a1f3b64dc0, L_0x55a1f3b64ef0, C4<1>, C4<1>;
L_0x55a1f3b64a30 .functor AND 1, L_0x55a1f3b64dc0, L_0x55a1f3b65020, C4<1>, C4<1>;
L_0x55a1f3b64af0 .functor OR 1, L_0x55a1f3b649c0, L_0x55a1f3b64a30, C4<0>, C4<0>;
L_0x55a1f3b64c00 .functor AND 1, L_0x55a1f3b65020, L_0x55a1f3b64ef0, C4<1>, C4<1>;
L_0x55a1f3b64cb0 .functor OR 1, L_0x55a1f3b64af0, L_0x55a1f3b64c00, C4<0>, C4<0>;
v0x55a1f236a010_0 .net *"_s0", 0 0, L_0x55a1f3b648e0;  1 drivers
v0x55a1f236fef0_0 .net *"_s10", 0 0, L_0x55a1f3b64c00;  1 drivers
v0x55a1f236ffd0_0 .net *"_s4", 0 0, L_0x55a1f3b649c0;  1 drivers
v0x55a1f236fb10_0 .net *"_s6", 0 0, L_0x55a1f3b64a30;  1 drivers
v0x55a1f236fbf0_0 .net *"_s8", 0 0, L_0x55a1f3b64af0;  1 drivers
v0x55a1f236cfa0_0 .net "a", 0 0, L_0x55a1f3b64dc0;  1 drivers
v0x55a1f236d060_0 .net "b", 0 0, L_0x55a1f3b64ef0;  1 drivers
v0x55a1f236cbc0_0 .net "ca", 0 0, L_0x55a1f3b64cb0;  1 drivers
v0x55a1f236cc60_0 .net "cin", 0 0, L_0x55a1f3b65020;  1 drivers
v0x55a1f2369cc0_0 .net "sum", 0 0, L_0x55a1f3b64950;  1 drivers
S_0x55a1f2370f40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f237edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b65190 .functor XOR 1, L_0x55a1f3b65760, L_0x55a1f3b65890, C4<0>, C4<0>;
L_0x55a1f3b65200 .functor XOR 1, L_0x55a1f3b65190, L_0x55a1f3b65a10, C4<0>, C4<0>;
L_0x55a1f3b652c0 .functor AND 1, L_0x55a1f3b65760, L_0x55a1f3b65890, C4<1>, C4<1>;
L_0x55a1f3b653d0 .functor AND 1, L_0x55a1f3b65760, L_0x55a1f3b65a10, C4<1>, C4<1>;
L_0x55a1f3b65490 .functor OR 1, L_0x55a1f3b652c0, L_0x55a1f3b653d0, C4<0>, C4<0>;
L_0x55a1f3b655a0 .functor AND 1, L_0x55a1f3b65a10, L_0x55a1f3b65890, C4<1>, C4<1>;
L_0x55a1f3b65650 .functor OR 1, L_0x55a1f3b65490, L_0x55a1f3b655a0, C4<0>, C4<0>;
v0x55a1f2372420_0 .net *"_s0", 0 0, L_0x55a1f3b65190;  1 drivers
v0x55a1f236dff0_0 .net *"_s10", 0 0, L_0x55a1f3b655a0;  1 drivers
v0x55a1f236e0d0_0 .net *"_s4", 0 0, L_0x55a1f3b652c0;  1 drivers
v0x55a1f236f420_0 .net *"_s6", 0 0, L_0x55a1f3b653d0;  1 drivers
v0x55a1f236f500_0 .net *"_s8", 0 0, L_0x55a1f3b65490;  1 drivers
v0x55a1f236b110_0 .net "a", 0 0, L_0x55a1f3b65760;  1 drivers
v0x55a1f236c4d0_0 .net "b", 0 0, L_0x55a1f3b65890;  1 drivers
v0x55a1f236c590_0 .net "ca", 0 0, L_0x55a1f3b65650;  1 drivers
v0x55a1f2368190_0 .net "cin", 0 0, L_0x55a1f3b65a10;  1 drivers
v0x55a1f2369520_0 .net "sum", 0 0, L_0x55a1f3b65200;  1 drivers
S_0x55a1f2366c20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f237edb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b65b40 .functor XOR 1, L_0x55a1f3b65fe0, L_0x55a1f3b661a0, C4<0>, C4<0>;
L_0x55a1f3b65bb0 .functor XOR 1, L_0x55a1f3b65b40, L_0x55a1f3b66360, C4<0>, C4<0>;
L_0x55a1f3b65c20 .functor AND 1, L_0x55a1f3b65fe0, L_0x55a1f3b661a0, C4<1>, C4<1>;
L_0x55a1f3b65c90 .functor AND 1, L_0x55a1f3b65fe0, L_0x55a1f3b66360, C4<1>, C4<1>;
L_0x55a1f3b65d50 .functor OR 1, L_0x55a1f3b65c20, L_0x55a1f3b65c90, C4<0>, C4<0>;
L_0x55a1f3b65e60 .functor AND 1, L_0x55a1f3b66360, L_0x55a1f3b661a0, C4<1>, C4<1>;
L_0x55a1f3b65ed0 .functor OR 1, L_0x55a1f3b65d50, L_0x55a1f3b65e60, C4<0>, C4<0>;
v0x55a1f235a350_0 .net *"_s0", 0 0, L_0x55a1f3b65b40;  1 drivers
v0x55a1f234d980_0 .net *"_s10", 0 0, L_0x55a1f3b65e60;  1 drivers
v0x55a1f234da60_0 .net *"_s4", 0 0, L_0x55a1f3b65c20;  1 drivers
v0x55a1f235ce50_0 .net *"_s6", 0 0, L_0x55a1f3b65c90;  1 drivers
v0x55a1f235cf30_0 .net *"_s8", 0 0, L_0x55a1f3b65d50;  1 drivers
v0x55a1f23658e0_0 .net "a", 0 0, L_0x55a1f3b65fe0;  1 drivers
v0x55a1f23659a0_0 .net "b", 0 0, L_0x55a1f3b661a0;  1 drivers
v0x55a1f2365500_0 .net "ca", 0 0, L_0x55a1f3b65ed0;  1 drivers
v0x55a1f23655a0_0 .net "cin", 0 0, L_0x55a1f3b66360;  1 drivers
v0x55a1f235cae0_0 .net "sum", 0 0, L_0x55a1f3b65bb0;  1 drivers
S_0x55a1f235f660 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f23b2df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2349310_0 .net "a", 3 0, L_0x55a1f3b69080;  1 drivers
v0x55a1f2349410_0 .net "b", 3 0, L_0x55a1f3b691b0;  1 drivers
v0x55a1f23467a0_0 .net "ca", 3 0, L_0x55a1f3b68f10;  1 drivers
v0x55a1f2346860_0 .net "cin", 3 0, L_0x55a1f3b692e0;  1 drivers
v0x55a1f23463c0_0 .net "sum", 3 0, L_0x55a1f3b68e70;  1 drivers
L_0x55a1f3b66ef0 .part L_0x55a1f3b69080, 0, 1;
L_0x55a1f3b67020 .part L_0x55a1f3b691b0, 0, 1;
L_0x55a1f3b67150 .part L_0x55a1f3b692e0, 0, 1;
L_0x55a1f3b676d0 .part L_0x55a1f3b69080, 1, 1;
L_0x55a1f3b67800 .part L_0x55a1f3b691b0, 1, 1;
L_0x55a1f3b67930 .part L_0x55a1f3b692e0, 1, 1;
L_0x55a1f3b68040 .part L_0x55a1f3b69080, 2, 1;
L_0x55a1f3b68170 .part L_0x55a1f3b691b0, 2, 1;
L_0x55a1f3b682f0 .part L_0x55a1f3b692e0, 2, 1;
L_0x55a1f3b688c0 .part L_0x55a1f3b69080, 3, 1;
L_0x55a1f3b68a80 .part L_0x55a1f3b691b0, 3, 1;
L_0x55a1f3b68c40 .part L_0x55a1f3b692e0, 3, 1;
L_0x55a1f3b68e70 .concat8 [ 1 1 1 1], L_0x55a1f3b669d0, L_0x55a1f3b672f0, L_0x55a1f3b67b20, L_0x55a1f3b68490;
L_0x55a1f3b68f10 .concat8 [ 1 1 1 1], L_0x55a1f3b66de0, L_0x55a1f3b675c0, L_0x55a1f3b67f30, L_0x55a1f3b687b0;
S_0x55a1f23639e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f235f660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b66520 .functor XOR 1, L_0x55a1f3b66ef0, L_0x55a1f3b67020, C4<0>, C4<0>;
L_0x55a1f3b669d0 .functor XOR 1, L_0x55a1f3b66520, L_0x55a1f3b67150, C4<0>, C4<0>;
L_0x55a1f3b66a90 .functor AND 1, L_0x55a1f3b66ef0, L_0x55a1f3b67020, C4<1>, C4<1>;
L_0x55a1f3b66ba0 .functor AND 1, L_0x55a1f3b66ef0, L_0x55a1f3b67150, C4<1>, C4<1>;
L_0x55a1f3b66c60 .functor OR 1, L_0x55a1f3b66a90, L_0x55a1f3b66ba0, C4<0>, C4<0>;
L_0x55a1f3b66d70 .functor AND 1, L_0x55a1f3b67150, L_0x55a1f3b67020, C4<1>, C4<1>;
L_0x55a1f3b66de0 .functor OR 1, L_0x55a1f3b66c60, L_0x55a1f3b66d70, C4<0>, C4<0>;
v0x55a1f2364e90_0 .net *"_s0", 0 0, L_0x55a1f3b66520;  1 drivers
v0x55a1f2360a90_0 .net *"_s10", 0 0, L_0x55a1f3b66d70;  1 drivers
v0x55a1f2360b70_0 .net *"_s4", 0 0, L_0x55a1f3b66a90;  1 drivers
v0x55a1f2361ec0_0 .net *"_s6", 0 0, L_0x55a1f3b66ba0;  1 drivers
v0x55a1f2361fa0_0 .net *"_s8", 0 0, L_0x55a1f3b66c60;  1 drivers
v0x55a1f235db40_0 .net "a", 0 0, L_0x55a1f3b66ef0;  1 drivers
v0x55a1f235dbe0_0 .net "b", 0 0, L_0x55a1f3b67020;  1 drivers
v0x55a1f235ef70_0 .net "ca", 0 0, L_0x55a1f3b66de0;  1 drivers
v0x55a1f235f030_0 .net "cin", 0 0, L_0x55a1f3b67150;  1 drivers
v0x55a1f235ace0_0 .net "sum", 0 0, L_0x55a1f3b669d0;  1 drivers
S_0x55a1f235bfe0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f235f660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b67280 .functor XOR 1, L_0x55a1f3b676d0, L_0x55a1f3b67800, C4<0>, C4<0>;
L_0x55a1f3b672f0 .functor XOR 1, L_0x55a1f3b67280, L_0x55a1f3b67930, C4<0>, C4<0>;
L_0x55a1f3b67360 .functor AND 1, L_0x55a1f3b676d0, L_0x55a1f3b67800, C4<1>, C4<1>;
L_0x55a1f3b673d0 .functor AND 1, L_0x55a1f3b676d0, L_0x55a1f3b67930, C4<1>, C4<1>;
L_0x55a1f3b67440 .functor OR 1, L_0x55a1f3b67360, L_0x55a1f3b673d0, C4<0>, C4<0>;
L_0x55a1f3b67550 .functor AND 1, L_0x55a1f3b67930, L_0x55a1f3b67800, C4<1>, C4<1>;
L_0x55a1f3b675c0 .functor OR 1, L_0x55a1f3b67440, L_0x55a1f3b67550, C4<0>, C4<0>;
v0x55a1f23505a0_0 .net *"_s0", 0 0, L_0x55a1f3b67280;  1 drivers
v0x55a1f2358f90_0 .net *"_s10", 0 0, L_0x55a1f3b67550;  1 drivers
v0x55a1f2359050_0 .net *"_s4", 0 0, L_0x55a1f3b67360;  1 drivers
v0x55a1f2358bd0_0 .net *"_s6", 0 0, L_0x55a1f3b673d0;  1 drivers
v0x55a1f2358cb0_0 .net *"_s8", 0 0, L_0x55a1f3b67440;  1 drivers
v0x55a1f2350170_0 .net "a", 0 0, L_0x55a1f3b676d0;  1 drivers
v0x55a1f2356040_0 .net "b", 0 0, L_0x55a1f3b67800;  1 drivers
v0x55a1f2356100_0 .net "ca", 0 0, L_0x55a1f3b675c0;  1 drivers
v0x55a1f2355c60_0 .net "cin", 0 0, L_0x55a1f3b67930;  1 drivers
v0x55a1f23530f0_0 .net "sum", 0 0, L_0x55a1f3b672f0;  1 drivers
S_0x55a1f2352d10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f235f660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b67ab0 .functor XOR 1, L_0x55a1f3b68040, L_0x55a1f3b68170, C4<0>, C4<0>;
L_0x55a1f3b67b20 .functor XOR 1, L_0x55a1f3b67ab0, L_0x55a1f3b682f0, C4<0>, C4<0>;
L_0x55a1f3b67be0 .functor AND 1, L_0x55a1f3b68040, L_0x55a1f3b68170, C4<1>, C4<1>;
L_0x55a1f3b67cf0 .functor AND 1, L_0x55a1f3b68040, L_0x55a1f3b682f0, C4<1>, C4<1>;
L_0x55a1f3b67db0 .functor OR 1, L_0x55a1f3b67be0, L_0x55a1f3b67cf0, C4<0>, C4<0>;
L_0x55a1f3b67ec0 .functor AND 1, L_0x55a1f3b682f0, L_0x55a1f3b68170, C4<1>, C4<1>;
L_0x55a1f3b67f30 .functor OR 1, L_0x55a1f3b67db0, L_0x55a1f3b67ec0, C4<0>, C4<0>;
v0x55a1f234fde0_0 .net *"_s0", 0 0, L_0x55a1f3b67ab0;  1 drivers
v0x55a1f2357090_0 .net *"_s10", 0 0, L_0x55a1f3b67ec0;  1 drivers
v0x55a1f2357170_0 .net *"_s4", 0 0, L_0x55a1f3b67be0;  1 drivers
v0x55a1f23584c0_0 .net *"_s6", 0 0, L_0x55a1f3b67cf0;  1 drivers
v0x55a1f23585a0_0 .net *"_s8", 0 0, L_0x55a1f3b67db0;  1 drivers
v0x55a1f2354140_0 .net "a", 0 0, L_0x55a1f3b68040;  1 drivers
v0x55a1f2354200_0 .net "b", 0 0, L_0x55a1f3b68170;  1 drivers
v0x55a1f2355570_0 .net "ca", 0 0, L_0x55a1f3b67f30;  1 drivers
v0x55a1f2355610_0 .net "cin", 0 0, L_0x55a1f3b682f0;  1 drivers
v0x55a1f23512a0_0 .net "sum", 0 0, L_0x55a1f3b67b20;  1 drivers
S_0x55a1f2352620 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f235f660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b68420 .functor XOR 1, L_0x55a1f3b688c0, L_0x55a1f3b68a80, C4<0>, C4<0>;
L_0x55a1f3b68490 .functor XOR 1, L_0x55a1f3b68420, L_0x55a1f3b68c40, C4<0>, C4<0>;
L_0x55a1f3b68500 .functor AND 1, L_0x55a1f3b688c0, L_0x55a1f3b68a80, C4<1>, C4<1>;
L_0x55a1f3b68570 .functor AND 1, L_0x55a1f3b688c0, L_0x55a1f3b68c40, C4<1>, C4<1>;
L_0x55a1f3b68630 .functor OR 1, L_0x55a1f3b68500, L_0x55a1f3b68570, C4<0>, C4<0>;
L_0x55a1f3b68740 .functor AND 1, L_0x55a1f3b68c40, L_0x55a1f3b68a80, C4<1>, C4<1>;
L_0x55a1f3b687b0 .functor OR 1, L_0x55a1f3b68630, L_0x55a1f3b68740, C4<0>, C4<0>;
v0x55a1f234e360_0 .net *"_s0", 0 0, L_0x55a1f3b68420;  1 drivers
v0x55a1f234f670_0 .net *"_s10", 0 0, L_0x55a1f3b68740;  1 drivers
v0x55a1f234f750_0 .net *"_s4", 0 0, L_0x55a1f3b68500;  1 drivers
v0x55a1f2343bb0_0 .net *"_s6", 0 0, L_0x55a1f3b68570;  1 drivers
v0x55a1f2343c90_0 .net *"_s8", 0 0, L_0x55a1f3b68630;  1 drivers
v0x55a1f234c6b0_0 .net "a", 0 0, L_0x55a1f3b688c0;  1 drivers
v0x55a1f234c260_0 .net "b", 0 0, L_0x55a1f3b68a80;  1 drivers
v0x55a1f234c320_0 .net "ca", 0 0, L_0x55a1f3b687b0;  1 drivers
v0x55a1f2343790_0 .net "cin", 0 0, L_0x55a1f3b68c40;  1 drivers
v0x55a1f23496f0_0 .net "sum", 0 0, L_0x55a1f3b68490;  1 drivers
S_0x55a1f2345cd0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f311e1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f226fa60_0 .net "a", 31 0, L_0x55a1f3b7fda0;  1 drivers
v0x55a1f226fb60_0 .net "b", 31 0, L_0x55a1f3b7fe90;  1 drivers
v0x55a1f2266f90_0 .net "ca", 31 0, L_0x55a1f3b7fc10;  1 drivers
v0x55a1f2267050_0 .net "cin", 31 0, L_0x55a1f3b7ff80;  1 drivers
v0x55a1f226cef0_0 .net "sum", 31 0, L_0x55a1f3b7fad0;  1 drivers
L_0x55a1f3b749b0 .part L_0x55a1f3b7fda0, 0, 16;
L_0x55a1f3b74a50 .part L_0x55a1f3b7fe90, 0, 16;
L_0x55a1f3b74af0 .part L_0x55a1f3b7ff80, 0, 16;
L_0x55a1f3b7f7c0 .part L_0x55a1f3b7fda0, 16, 16;
L_0x55a1f3b7f8b0 .part L_0x55a1f3b7fe90, 16, 16;
L_0x55a1f3b7f9a0 .part L_0x55a1f3b7ff80, 16, 16;
L_0x55a1f3b7fad0 .concat8 [ 16 16 0 0], L_0x55a1f3b746b0, L_0x55a1f3b7f4c0;
L_0x55a1f3b7fc10 .concat8 [ 16 16 0 0], L_0x55a1f3b74750, L_0x55a1f3b7f560;
S_0x55a1f2342d20 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2345cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f22d8e50_0 .net "a", 15 0, L_0x55a1f3b749b0;  1 drivers
v0x55a1f22d8f30_0 .net "b", 15 0, L_0x55a1f3b74a50;  1 drivers
v0x55a1f22da1e0_0 .net "ca", 15 0, L_0x55a1f3b74750;  1 drivers
v0x55a1f22da280_0 .net "cin", 15 0, L_0x55a1f3b74af0;  1 drivers
v0x55a1f22ce630_0 .net "sum", 15 0, L_0x55a1f3b746b0;  1 drivers
L_0x55a1f3b6c540 .part L_0x55a1f3b749b0, 0, 4;
L_0x55a1f3b6c5e0 .part L_0x55a1f3b74a50, 0, 4;
L_0x55a1f3b6c680 .part L_0x55a1f3b74af0, 0, 4;
L_0x55a1f3b6ee50 .part L_0x55a1f3b749b0, 4, 4;
L_0x55a1f3b6ef40 .part L_0x55a1f3b74a50, 4, 4;
L_0x55a1f3b6f030 .part L_0x55a1f3b74af0, 4, 4;
L_0x55a1f3b71910 .part L_0x55a1f3b749b0, 8, 4;
L_0x55a1f3b719b0 .part L_0x55a1f3b74a50, 8, 4;
L_0x55a1f3b71aa0 .part L_0x55a1f3b74af0, 8, 4;
L_0x55a1f3b742b0 .part L_0x55a1f3b749b0, 12, 4;
L_0x55a1f3b743e0 .part L_0x55a1f3b74a50, 12, 4;
L_0x55a1f3b74510 .part L_0x55a1f3b74af0, 12, 4;
L_0x55a1f3b746b0 .concat8 [ 4 4 4 4], L_0x55a1f3b6c330, L_0x55a1f3b6ec40, L_0x55a1f3b71700, L_0x55a1f3b740a0;
L_0x55a1f3b74750 .concat8 [ 4 4 4 4], L_0x55a1f3b6c3d0, L_0x55a1f3b6ece0, L_0x55a1f3b717a0, L_0x55a1f3b74140;
S_0x55a1f2337170 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2342d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2328240_0 .net "a", 3 0, L_0x55a1f3b6c540;  1 drivers
v0x55a1f2328340_0 .net "b", 3 0, L_0x55a1f3b6c5e0;  1 drivers
v0x55a1f2329670_0 .net "ca", 3 0, L_0x55a1f3b6c3d0;  1 drivers
v0x55a1f2329730_0 .net "cin", 3 0, L_0x55a1f3b6c680;  1 drivers
v0x55a1f2325330_0 .net "sum", 3 0, L_0x55a1f3b6c330;  1 drivers
L_0x55a1f3b6a3b0 .part L_0x55a1f3b6c540, 0, 1;
L_0x55a1f3b6a4e0 .part L_0x55a1f3b6c5e0, 0, 1;
L_0x55a1f3b6a610 .part L_0x55a1f3b6c680, 0, 1;
L_0x55a1f3b6abe0 .part L_0x55a1f3b6c540, 1, 1;
L_0x55a1f3b6ad10 .part L_0x55a1f3b6c5e0, 1, 1;
L_0x55a1f3b6ae40 .part L_0x55a1f3b6c680, 1, 1;
L_0x55a1f3b6b500 .part L_0x55a1f3b6c540, 2, 1;
L_0x55a1f3b6b630 .part L_0x55a1f3b6c5e0, 2, 1;
L_0x55a1f3b6b7b0 .part L_0x55a1f3b6c680, 2, 1;
L_0x55a1f3b6bd80 .part L_0x55a1f3b6c540, 3, 1;
L_0x55a1f3b6bf40 .part L_0x55a1f3b6c5e0, 3, 1;
L_0x55a1f3b6c100 .part L_0x55a1f3b6c680, 3, 1;
L_0x55a1f3b6c330 .concat8 [ 1 1 1 1], L_0x55a1f3b68e00, L_0x55a1f3b6a7b0, L_0x55a1f3b6afe0, L_0x55a1f3b6b950;
L_0x55a1f3b6c3d0 .concat8 [ 1 1 1 1], L_0x55a1f3b6a2a0, L_0x55a1f3b6aad0, L_0x55a1f3b6b3f0, L_0x55a1f3b6bc70;
S_0x55a1f233f820 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2337170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b69410 .functor XOR 1, L_0x55a1f3b6a3b0, L_0x55a1f3b6a4e0, C4<0>, C4<0>;
L_0x55a1f3b68e00 .functor XOR 1, L_0x55a1f3b69410, L_0x55a1f3b6a610, C4<0>, C4<0>;
L_0x55a1f3b69f50 .functor AND 1, L_0x55a1f3b6a3b0, L_0x55a1f3b6a4e0, C4<1>, C4<1>;
L_0x55a1f3b6a060 .functor AND 1, L_0x55a1f3b6a3b0, L_0x55a1f3b6a610, C4<1>, C4<1>;
L_0x55a1f3b6a120 .functor OR 1, L_0x55a1f3b69f50, L_0x55a1f3b6a060, C4<0>, C4<0>;
L_0x55a1f3b6a230 .functor AND 1, L_0x55a1f3b6a610, L_0x55a1f3b6a4e0, C4<1>, C4<1>;
L_0x55a1f3b6a2a0 .functor OR 1, L_0x55a1f3b6a120, L_0x55a1f3b6a230, C4<0>, C4<0>;
v0x55a1f2336dd0_0 .net *"_s0", 0 0, L_0x55a1f3b69410;  1 drivers
v0x55a1f233ccb0_0 .net *"_s10", 0 0, L_0x55a1f3b6a230;  1 drivers
v0x55a1f233cd90_0 .net *"_s4", 0 0, L_0x55a1f3b69f50;  1 drivers
v0x55a1f233c8d0_0 .net *"_s6", 0 0, L_0x55a1f3b6a060;  1 drivers
v0x55a1f233c9b0_0 .net *"_s8", 0 0, L_0x55a1f3b6a120;  1 drivers
v0x55a1f2339dd0_0 .net "a", 0 0, L_0x55a1f3b6a3b0;  1 drivers
v0x55a1f2339980_0 .net "b", 0 0, L_0x55a1f3b6a4e0;  1 drivers
v0x55a1f2339a40_0 .net "ca", 0 0, L_0x55a1f3b6a2a0;  1 drivers
v0x55a1f2336940_0 .net "cin", 0 0, L_0x55a1f3b6a610;  1 drivers
v0x55a1f233dd00_0 .net "sum", 0 0, L_0x55a1f3b68e00;  1 drivers
S_0x55a1f233f130 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2337170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6a740 .functor XOR 1, L_0x55a1f3b6abe0, L_0x55a1f3b6ad10, C4<0>, C4<0>;
L_0x55a1f3b6a7b0 .functor XOR 1, L_0x55a1f3b6a740, L_0x55a1f3b6ae40, C4<0>, C4<0>;
L_0x55a1f3b6a820 .functor AND 1, L_0x55a1f3b6abe0, L_0x55a1f3b6ad10, C4<1>, C4<1>;
L_0x55a1f3b6a890 .functor AND 1, L_0x55a1f3b6abe0, L_0x55a1f3b6ae40, C4<1>, C4<1>;
L_0x55a1f3b6a950 .functor OR 1, L_0x55a1f3b6a820, L_0x55a1f3b6a890, C4<0>, C4<0>;
L_0x55a1f3b6aa60 .functor AND 1, L_0x55a1f3b6ae40, L_0x55a1f3b6ad10, C4<1>, C4<1>;
L_0x55a1f3b6aad0 .functor OR 1, L_0x55a1f3b6a950, L_0x55a1f3b6aa60, C4<0>, C4<0>;
v0x55a1f233ae30_0 .net *"_s0", 0 0, L_0x55a1f3b6a740;  1 drivers
v0x55a1f233c1e0_0 .net *"_s10", 0 0, L_0x55a1f3b6aa60;  1 drivers
v0x55a1f233c2c0_0 .net *"_s4", 0 0, L_0x55a1f3b6a820;  1 drivers
v0x55a1f2337e60_0 .net *"_s6", 0 0, L_0x55a1f3b6a890;  1 drivers
v0x55a1f2337f40_0 .net *"_s8", 0 0, L_0x55a1f3b6a950;  1 drivers
v0x55a1f2339290_0 .net "a", 0 0, L_0x55a1f3b6abe0;  1 drivers
v0x55a1f2339330_0 .net "b", 0 0, L_0x55a1f3b6ad10;  1 drivers
v0x55a1f2334e20_0 .net "ca", 0 0, L_0x55a1f3b6aad0;  1 drivers
v0x55a1f2334ee0_0 .net "cin", 0 0, L_0x55a1f3b6ae40;  1 drivers
v0x55a1f2336300_0 .net "sum", 0 0, L_0x55a1f3b6a7b0;  1 drivers
S_0x55a1f23249d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2337170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6af70 .functor XOR 1, L_0x55a1f3b6b500, L_0x55a1f3b6b630, C4<0>, C4<0>;
L_0x55a1f3b6afe0 .functor XOR 1, L_0x55a1f3b6af70, L_0x55a1f3b6b7b0, C4<0>, C4<0>;
L_0x55a1f3b6b0a0 .functor AND 1, L_0x55a1f3b6b500, L_0x55a1f3b6b630, C4<1>, C4<1>;
L_0x55a1f3b6b1b0 .functor AND 1, L_0x55a1f3b6b500, L_0x55a1f3b6b7b0, C4<1>, C4<1>;
L_0x55a1f3b6b270 .functor OR 1, L_0x55a1f3b6b0a0, L_0x55a1f3b6b1b0, C4<0>, C4<0>;
L_0x55a1f3b6b380 .functor AND 1, L_0x55a1f3b6b7b0, L_0x55a1f3b6b630, C4<1>, C4<1>;
L_0x55a1f3b6b3f0 .functor OR 1, L_0x55a1f3b6b270, L_0x55a1f3b6b380, C4<0>, C4<0>;
v0x55a1f2318100_0 .net *"_s0", 0 0, L_0x55a1f3b6af70;  1 drivers
v0x55a1f2327550_0 .net *"_s10", 0 0, L_0x55a1f3b6b380;  1 drivers
v0x55a1f2327630_0 .net *"_s4", 0 0, L_0x55a1f3b6b0a0;  1 drivers
v0x55a1f232ffe0_0 .net *"_s6", 0 0, L_0x55a1f3b6b1b0;  1 drivers
v0x55a1f23300c0_0 .net *"_s8", 0 0, L_0x55a1f3b6b270;  1 drivers
v0x55a1f232fc00_0 .net "a", 0 0, L_0x55a1f3b6b500;  1 drivers
v0x55a1f232fcc0_0 .net "b", 0 0, L_0x55a1f3b6b630;  1 drivers
v0x55a1f2327130_0 .net "ca", 0 0, L_0x55a1f3b6b3f0;  1 drivers
v0x55a1f23271d0_0 .net "cin", 0 0, L_0x55a1f3b6b7b0;  1 drivers
v0x55a1f232d140_0 .net "sum", 0 0, L_0x55a1f3b6afe0;  1 drivers
S_0x55a1f232a140 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2337170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6b8e0 .functor XOR 1, L_0x55a1f3b6bd80, L_0x55a1f3b6bf40, C4<0>, C4<0>;
L_0x55a1f3b6b950 .functor XOR 1, L_0x55a1f3b6b8e0, L_0x55a1f3b6c100, C4<0>, C4<0>;
L_0x55a1f3b6b9c0 .functor AND 1, L_0x55a1f3b6bd80, L_0x55a1f3b6bf40, C4<1>, C4<1>;
L_0x55a1f3b6ba30 .functor AND 1, L_0x55a1f3b6bd80, L_0x55a1f3b6c100, C4<1>, C4<1>;
L_0x55a1f3b6baf0 .functor OR 1, L_0x55a1f3b6b9c0, L_0x55a1f3b6ba30, C4<0>, C4<0>;
L_0x55a1f3b6bc00 .functor AND 1, L_0x55a1f3b6c100, L_0x55a1f3b6bf40, C4<1>, C4<1>;
L_0x55a1f3b6bc70 .functor OR 1, L_0x55a1f3b6baf0, L_0x55a1f3b6bc00, C4<0>, C4<0>;
v0x55a1f232cd70_0 .net *"_s0", 0 0, L_0x55a1f3b6b8e0;  1 drivers
v0x55a1f2329d60_0 .net *"_s10", 0 0, L_0x55a1f3b6bc00;  1 drivers
v0x55a1f2329e40_0 .net *"_s4", 0 0, L_0x55a1f3b6b9c0;  1 drivers
v0x55a1f2326de0_0 .net *"_s6", 0 0, L_0x55a1f3b6ba30;  1 drivers
v0x55a1f232e0e0_0 .net *"_s8", 0 0, L_0x55a1f3b6baf0;  1 drivers
v0x55a1f232f510_0 .net "a", 0 0, L_0x55a1f3b6bd80;  1 drivers
v0x55a1f232f5d0_0 .net "b", 0 0, L_0x55a1f3b6bf40;  1 drivers
v0x55a1f232b190_0 .net "ca", 0 0, L_0x55a1f3b6bc70;  1 drivers
v0x55a1f232b230_0 .net "cin", 0 0, L_0x55a1f3b6c100;  1 drivers
v0x55a1f232c5c0_0 .net "sum", 0 0, L_0x55a1f3b6b950;  1 drivers
S_0x55a1f23266c0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2342d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f230efa0_0 .net "a", 3 0, L_0x55a1f3b6ee50;  1 drivers
v0x55a1f230f0a0_0 .net "b", 3 0, L_0x55a1f3b6ef40;  1 drivers
v0x55a1f23103d0_0 .net "ca", 3 0, L_0x55a1f3b6ece0;  1 drivers
v0x55a1f2310490_0 .net "cin", 3 0, L_0x55a1f3b6f030;  1 drivers
v0x55a1f230c090_0 .net "sum", 3 0, L_0x55a1f3b6ec40;  1 drivers
L_0x55a1f3b6cc40 .part L_0x55a1f3b6ee50, 0, 1;
L_0x55a1f3b6cd70 .part L_0x55a1f3b6ef40, 0, 1;
L_0x55a1f3b6cea0 .part L_0x55a1f3b6f030, 0, 1;
L_0x55a1f3b6d470 .part L_0x55a1f3b6ee50, 1, 1;
L_0x55a1f3b6d5a0 .part L_0x55a1f3b6ef40, 1, 1;
L_0x55a1f3b6d6d0 .part L_0x55a1f3b6f030, 1, 1;
L_0x55a1f3b6de10 .part L_0x55a1f3b6ee50, 2, 1;
L_0x55a1f3b6df40 .part L_0x55a1f3b6ef40, 2, 1;
L_0x55a1f3b6e0c0 .part L_0x55a1f3b6f030, 2, 1;
L_0x55a1f3b6e690 .part L_0x55a1f3b6ee50, 3, 1;
L_0x55a1f3b6e850 .part L_0x55a1f3b6ef40, 3, 1;
L_0x55a1f3b6ea10 .part L_0x55a1f3b6f030, 3, 1;
L_0x55a1f3b6ec40 .concat8 [ 1 1 1 1], L_0x55a1f3b6c720, L_0x55a1f3b6d040, L_0x55a1f3b6d8b0, L_0x55a1f3b6e260;
L_0x55a1f3b6ece0 .concat8 [ 1 1 1 1], L_0x55a1f3b6cb30, L_0x55a1f3b6d360, L_0x55a1f3b6dd00, L_0x55a1f3b6e580;
S_0x55a1f2323690 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23266c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6c2c0 .functor XOR 1, L_0x55a1f3b6cc40, L_0x55a1f3b6cd70, C4<0>, C4<0>;
L_0x55a1f3b6c720 .functor XOR 1, L_0x55a1f3b6c2c0, L_0x55a1f3b6cea0, C4<0>, C4<0>;
L_0x55a1f3b6c7e0 .functor AND 1, L_0x55a1f3b6cc40, L_0x55a1f3b6cd70, C4<1>, C4<1>;
L_0x55a1f3b6c8f0 .functor AND 1, L_0x55a1f3b6cc40, L_0x55a1f3b6cea0, C4<1>, C4<1>;
L_0x55a1f3b6c9b0 .functor OR 1, L_0x55a1f3b6c7e0, L_0x55a1f3b6c8f0, C4<0>, C4<0>;
L_0x55a1f3b6cac0 .functor AND 1, L_0x55a1f3b6cea0, L_0x55a1f3b6cd70, C4<1>, C4<1>;
L_0x55a1f3b6cb30 .functor OR 1, L_0x55a1f3b6c9b0, L_0x55a1f3b6cac0, C4<0>, C4<0>;
v0x55a1f23232b0_0 .net *"_s0", 0 0, L_0x55a1f3b6c2c0;  1 drivers
v0x55a1f2323350_0 .net *"_s10", 0 0, L_0x55a1f3b6cac0;  1 drivers
v0x55a1f231a7e0_0 .net *"_s4", 0 0, L_0x55a1f3b6c7e0;  1 drivers
v0x55a1f231a8d0_0 .net *"_s6", 0 0, L_0x55a1f3b6c8f0;  1 drivers
v0x55a1f2320740_0 .net *"_s8", 0 0, L_0x55a1f3b6c9b0;  1 drivers
v0x55a1f2320360_0 .net "a", 0 0, L_0x55a1f3b6cc40;  1 drivers
v0x55a1f2320420_0 .net "b", 0 0, L_0x55a1f3b6cd70;  1 drivers
v0x55a1f231d7f0_0 .net "ca", 0 0, L_0x55a1f3b6cb30;  1 drivers
v0x55a1f231d890_0 .net "cin", 0 0, L_0x55a1f3b6cea0;  1 drivers
v0x55a1f231d4c0_0 .net "sum", 0 0, L_0x55a1f3b6c720;  1 drivers
S_0x55a1f231a460 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23266c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6cfd0 .functor XOR 1, L_0x55a1f3b6d470, L_0x55a1f3b6d5a0, C4<0>, C4<0>;
L_0x55a1f3b6d040 .functor XOR 1, L_0x55a1f3b6cfd0, L_0x55a1f3b6d6d0, C4<0>, C4<0>;
L_0x55a1f3b6d0b0 .functor AND 1, L_0x55a1f3b6d470, L_0x55a1f3b6d5a0, C4<1>, C4<1>;
L_0x55a1f3b6d120 .functor AND 1, L_0x55a1f3b6d470, L_0x55a1f3b6d6d0, C4<1>, C4<1>;
L_0x55a1f3b6d1e0 .functor OR 1, L_0x55a1f3b6d0b0, L_0x55a1f3b6d120, C4<0>, C4<0>;
L_0x55a1f3b6d2f0 .functor AND 1, L_0x55a1f3b6d6d0, L_0x55a1f3b6d5a0, C4<1>, C4<1>;
L_0x55a1f3b6d360 .functor OR 1, L_0x55a1f3b6d1e0, L_0x55a1f3b6d2f0, C4<0>, C4<0>;
v0x55a1f2321810_0 .net *"_s0", 0 0, L_0x55a1f3b6cfd0;  1 drivers
v0x55a1f2322bc0_0 .net *"_s10", 0 0, L_0x55a1f3b6d2f0;  1 drivers
v0x55a1f2322ca0_0 .net *"_s4", 0 0, L_0x55a1f3b6d0b0;  1 drivers
v0x55a1f231e840_0 .net *"_s6", 0 0, L_0x55a1f3b6d120;  1 drivers
v0x55a1f231e920_0 .net *"_s8", 0 0, L_0x55a1f3b6d1e0;  1 drivers
v0x55a1f231fc70_0 .net "a", 0 0, L_0x55a1f3b6d470;  1 drivers
v0x55a1f231fd30_0 .net "b", 0 0, L_0x55a1f3b6d5a0;  1 drivers
v0x55a1f231b8f0_0 .net "ca", 0 0, L_0x55a1f3b6d360;  1 drivers
v0x55a1f231b9b0_0 .net "cin", 0 0, L_0x55a1f3b6d6d0;  1 drivers
v0x55a1f231cdd0_0 .net "sum", 0 0, L_0x55a1f3b6d040;  1 drivers
S_0x55a1f23189e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23266c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6d840 .functor XOR 1, L_0x55a1f3b6de10, L_0x55a1f3b6df40, C4<0>, C4<0>;
L_0x55a1f3b6d8b0 .functor XOR 1, L_0x55a1f3b6d840, L_0x55a1f3b6e0c0, C4<0>, C4<0>;
L_0x55a1f3b6d970 .functor AND 1, L_0x55a1f3b6de10, L_0x55a1f3b6df40, C4<1>, C4<1>;
L_0x55a1f3b6da80 .functor AND 1, L_0x55a1f3b6de10, L_0x55a1f3b6e0c0, C4<1>, C4<1>;
L_0x55a1f3b6db40 .functor OR 1, L_0x55a1f3b6d970, L_0x55a1f3b6da80, C4<0>, C4<0>;
L_0x55a1f3b6dc50 .functor AND 1, L_0x55a1f3b6e0c0, L_0x55a1f3b6df40, C4<1>, C4<1>;
L_0x55a1f3b6dd00 .functor OR 1, L_0x55a1f3b6db40, L_0x55a1f3b6dc50, C4<0>, C4<0>;
v0x55a1f2319e20_0 .net *"_s0", 0 0, L_0x55a1f3b6d840;  1 drivers
v0x55a1f230e2b0_0 .net *"_s10", 0 0, L_0x55a1f3b6dc50;  1 drivers
v0x55a1f230e390_0 .net *"_s4", 0 0, L_0x55a1f3b6d970;  1 drivers
v0x55a1f2316d40_0 .net *"_s6", 0 0, L_0x55a1f3b6da80;  1 drivers
v0x55a1f2316e20_0 .net *"_s8", 0 0, L_0x55a1f3b6db40;  1 drivers
v0x55a1f23169d0_0 .net "a", 0 0, L_0x55a1f3b6de10;  1 drivers
v0x55a1f230de90_0 .net "b", 0 0, L_0x55a1f3b6df40;  1 drivers
v0x55a1f230df50_0 .net "ca", 0 0, L_0x55a1f3b6dd00;  1 drivers
v0x55a1f2313df0_0 .net "cin", 0 0, L_0x55a1f3b6e0c0;  1 drivers
v0x55a1f2313a10_0 .net "sum", 0 0, L_0x55a1f3b6d8b0;  1 drivers
S_0x55a1f2310ea0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23266c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6e1f0 .functor XOR 1, L_0x55a1f3b6e690, L_0x55a1f3b6e850, C4<0>, C4<0>;
L_0x55a1f3b6e260 .functor XOR 1, L_0x55a1f3b6e1f0, L_0x55a1f3b6ea10, C4<0>, C4<0>;
L_0x55a1f3b6e2d0 .functor AND 1, L_0x55a1f3b6e690, L_0x55a1f3b6e850, C4<1>, C4<1>;
L_0x55a1f3b6e340 .functor AND 1, L_0x55a1f3b6e690, L_0x55a1f3b6ea10, C4<1>, C4<1>;
L_0x55a1f3b6e400 .functor OR 1, L_0x55a1f3b6e2d0, L_0x55a1f3b6e340, C4<0>, C4<0>;
L_0x55a1f3b6e510 .functor AND 1, L_0x55a1f3b6ea10, L_0x55a1f3b6e850, C4<1>, C4<1>;
L_0x55a1f3b6e580 .functor OR 1, L_0x55a1f3b6e400, L_0x55a1f3b6e510, C4<0>, C4<0>;
v0x55a1f2310b40_0 .net *"_s0", 0 0, L_0x55a1f3b6e1f0;  1 drivers
v0x55a1f230db10_0 .net *"_s10", 0 0, L_0x55a1f3b6e510;  1 drivers
v0x55a1f230dbf0_0 .net *"_s4", 0 0, L_0x55a1f3b6e2d0;  1 drivers
v0x55a1f2314e40_0 .net *"_s6", 0 0, L_0x55a1f3b6e340;  1 drivers
v0x55a1f2314f20_0 .net *"_s8", 0 0, L_0x55a1f3b6e400;  1 drivers
v0x55a1f2316270_0 .net "a", 0 0, L_0x55a1f3b6e690;  1 drivers
v0x55a1f2316330_0 .net "b", 0 0, L_0x55a1f3b6e850;  1 drivers
v0x55a1f2311ef0_0 .net "ca", 0 0, L_0x55a1f3b6e580;  1 drivers
v0x55a1f2311f90_0 .net "cin", 0 0, L_0x55a1f3b6ea10;  1 drivers
v0x55a1f23133d0_0 .net "sum", 0 0, L_0x55a1f3b6e260;  1 drivers
S_0x55a1f230d420 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2342d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f22f7f50_0 .net "a", 3 0, L_0x55a1f3b71910;  1 drivers
v0x55a1f22f8030_0 .net "b", 3 0, L_0x55a1f3b719b0;  1 drivers
v0x55a1f22f93a0_0 .net "ca", 3 0, L_0x55a1f3b717a0;  1 drivers
v0x55a1f22f9460_0 .net "cin", 3 0, L_0x55a1f3b71aa0;  1 drivers
v0x55a1f22f5020_0 .net "sum", 3 0, L_0x55a1f3b71700;  1 drivers
L_0x55a1f3b6f6c0 .part L_0x55a1f3b71910, 0, 1;
L_0x55a1f3b6f7f0 .part L_0x55a1f3b719b0, 0, 1;
L_0x55a1f3b6f920 .part L_0x55a1f3b71aa0, 0, 1;
L_0x55a1f3b6ff30 .part L_0x55a1f3b71910, 1, 1;
L_0x55a1f3b70060 .part L_0x55a1f3b719b0, 1, 1;
L_0x55a1f3b70190 .part L_0x55a1f3b71aa0, 1, 1;
L_0x55a1f3b708d0 .part L_0x55a1f3b71910, 2, 1;
L_0x55a1f3b70a00 .part L_0x55a1f3b719b0, 2, 1;
L_0x55a1f3b70b80 .part L_0x55a1f3b71aa0, 2, 1;
L_0x55a1f3b71150 .part L_0x55a1f3b71910, 3, 1;
L_0x55a1f3b71310 .part L_0x55a1f3b719b0, 3, 1;
L_0x55a1f3b714d0 .part L_0x55a1f3b71aa0, 3, 1;
L_0x55a1f3b71700 .concat8 [ 1 1 1 1], L_0x55a1f3b6f160, L_0x55a1f3b6fac0, L_0x55a1f3b70370, L_0x55a1f3b70d20;
L_0x55a1f3b717a0 .concat8 [ 1 1 1 1], L_0x55a1f3b6f5b0, L_0x55a1f3b6fe20, L_0x55a1f3b707c0, L_0x55a1f3b71040;
S_0x55a1f230a300 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f230d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6ebd0 .functor XOR 1, L_0x55a1f3b6f6c0, L_0x55a1f3b6f7f0, C4<0>, C4<0>;
L_0x55a1f3b6f160 .functor XOR 1, L_0x55a1f3b6ebd0, L_0x55a1f3b6f920, C4<0>, C4<0>;
L_0x55a1f3b6f220 .functor AND 1, L_0x55a1f3b6f6c0, L_0x55a1f3b6f7f0, C4<1>, C4<1>;
L_0x55a1f3b6f330 .functor AND 1, L_0x55a1f3b6f6c0, L_0x55a1f3b6f920, C4<1>, C4<1>;
L_0x55a1f3b6f3f0 .functor OR 1, L_0x55a1f3b6f220, L_0x55a1f3b6f330, C4<0>, C4<0>;
L_0x55a1f3b6f500 .functor AND 1, L_0x55a1f3b6f920, L_0x55a1f3b6f7f0, C4<1>, C4<1>;
L_0x55a1f3b6f5b0 .functor OR 1, L_0x55a1f3b6f3f0, L_0x55a1f3b6f500, C4<0>, C4<0>;
v0x55a1f2309fa0_0 .net *"_s0", 0 0, L_0x55a1f3b6ebd0;  1 drivers
v0x55a1f2301450_0 .net *"_s10", 0 0, L_0x55a1f3b6f500;  1 drivers
v0x55a1f2301530_0 .net *"_s4", 0 0, L_0x55a1f3b6f220;  1 drivers
v0x55a1f23073b0_0 .net *"_s6", 0 0, L_0x55a1f3b6f330;  1 drivers
v0x55a1f2307470_0 .net *"_s8", 0 0, L_0x55a1f3b6f3f0;  1 drivers
v0x55a1f2306fd0_0 .net "a", 0 0, L_0x55a1f3b6f6c0;  1 drivers
v0x55a1f2307090_0 .net "b", 0 0, L_0x55a1f3b6f7f0;  1 drivers
v0x55a1f2304460_0 .net "ca", 0 0, L_0x55a1f3b6f5b0;  1 drivers
v0x55a1f2304500_0 .net "cin", 0 0, L_0x55a1f3b6f920;  1 drivers
v0x55a1f2304130_0 .net "sum", 0 0, L_0x55a1f3b6f160;  1 drivers
S_0x55a1f23010f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f230d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b6fa50 .functor XOR 1, L_0x55a1f3b6ff30, L_0x55a1f3b70060, C4<0>, C4<0>;
L_0x55a1f3b6fac0 .functor XOR 1, L_0x55a1f3b6fa50, L_0x55a1f3b70190, C4<0>, C4<0>;
L_0x55a1f3b6fb30 .functor AND 1, L_0x55a1f3b6ff30, L_0x55a1f3b70060, C4<1>, C4<1>;
L_0x55a1f3b6fba0 .functor AND 1, L_0x55a1f3b6ff30, L_0x55a1f3b70190, C4<1>, C4<1>;
L_0x55a1f3b6fc60 .functor OR 1, L_0x55a1f3b6fb30, L_0x55a1f3b6fba0, C4<0>, C4<0>;
L_0x55a1f3b6fd70 .functor AND 1, L_0x55a1f3b70190, L_0x55a1f3b70060, C4<1>, C4<1>;
L_0x55a1f3b6fe20 .functor OR 1, L_0x55a1f3b6fc60, L_0x55a1f3b6fd70, C4<0>, C4<0>;
v0x55a1f2309830_0 .net *"_s0", 0 0, L_0x55a1f3b6fa50;  1 drivers
v0x55a1f2309910_0 .net *"_s10", 0 0, L_0x55a1f3b6fd70;  1 drivers
v0x55a1f23054b0_0 .net *"_s4", 0 0, L_0x55a1f3b6fb30;  1 drivers
v0x55a1f23055a0_0 .net *"_s6", 0 0, L_0x55a1f3b6fba0;  1 drivers
v0x55a1f23068e0_0 .net *"_s8", 0 0, L_0x55a1f3b6fc60;  1 drivers
v0x55a1f2302560_0 .net "a", 0 0, L_0x55a1f3b6ff30;  1 drivers
v0x55a1f2302620_0 .net "b", 0 0, L_0x55a1f3b70060;  1 drivers
v0x55a1f2303990_0 .net "ca", 0 0, L_0x55a1f3b6fe20;  1 drivers
v0x55a1f2303a30_0 .net "cin", 0 0, L_0x55a1f3b70190;  1 drivers
v0x55a1f22ff650_0 .net "sum", 0 0, L_0x55a1f3b6fac0;  1 drivers
S_0x55a1f23009e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f230d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b70300 .functor XOR 1, L_0x55a1f3b708d0, L_0x55a1f3b70a00, C4<0>, C4<0>;
L_0x55a1f3b70370 .functor XOR 1, L_0x55a1f3b70300, L_0x55a1f3b70b80, C4<0>, C4<0>;
L_0x55a1f3b70430 .functor AND 1, L_0x55a1f3b708d0, L_0x55a1f3b70a00, C4<1>, C4<1>;
L_0x55a1f3b70540 .functor AND 1, L_0x55a1f3b708d0, L_0x55a1f3b70b80, C4<1>, C4<1>;
L_0x55a1f3b70600 .functor OR 1, L_0x55a1f3b70430, L_0x55a1f3b70540, C4<0>, C4<0>;
L_0x55a1f3b70710 .functor AND 1, L_0x55a1f3b70b80, L_0x55a1f3b70a00, C4<1>, C4<1>;
L_0x55a1f3b707c0 .functor OR 1, L_0x55a1f3b70600, L_0x55a1f3b70710, C4<0>, C4<0>;
v0x55a1f22fe160_0 .net *"_s0", 0 0, L_0x55a1f3b70300;  1 drivers
v0x55a1f22f1790_0 .net *"_s10", 0 0, L_0x55a1f3b70710;  1 drivers
v0x55a1f22f1870_0 .net *"_s4", 0 0, L_0x55a1f3b70430;  1 drivers
v0x55a1f22e4e40_0 .net *"_s6", 0 0, L_0x55a1f3b70540;  1 drivers
v0x55a1f22e4f20_0 .net *"_s8", 0 0, L_0x55a1f3b70600;  1 drivers
v0x55a1f22f4330_0 .net "a", 0 0, L_0x55a1f3b708d0;  1 drivers
v0x55a1f22f43f0_0 .net "b", 0 0, L_0x55a1f3b70a00;  1 drivers
v0x55a1f22fcda0_0 .net "ca", 0 0, L_0x55a1f3b707c0;  1 drivers
v0x55a1f22fce60_0 .net "cin", 0 0, L_0x55a1f3b70b80;  1 drivers
v0x55a1f22fca70_0 .net "sum", 0 0, L_0x55a1f3b70370;  1 drivers
S_0x55a1f22f9e50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f230d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b70cb0 .functor XOR 1, L_0x55a1f3b71150, L_0x55a1f3b71310, C4<0>, C4<0>;
L_0x55a1f3b70d20 .functor XOR 1, L_0x55a1f3b70cb0, L_0x55a1f3b714d0, C4<0>, C4<0>;
L_0x55a1f3b70d90 .functor AND 1, L_0x55a1f3b71150, L_0x55a1f3b71310, C4<1>, C4<1>;
L_0x55a1f3b70e00 .functor AND 1, L_0x55a1f3b71150, L_0x55a1f3b714d0, C4<1>, C4<1>;
L_0x55a1f3b70ec0 .functor OR 1, L_0x55a1f3b70d90, L_0x55a1f3b70e00, C4<0>, C4<0>;
L_0x55a1f3b70fd0 .functor AND 1, L_0x55a1f3b714d0, L_0x55a1f3b71310, C4<1>, C4<1>;
L_0x55a1f3b71040 .functor OR 1, L_0x55a1f3b70ec0, L_0x55a1f3b70fd0, C4<0>, C4<0>;
v0x55a1f22f9a70_0 .net *"_s0", 0 0, L_0x55a1f3b70cb0;  1 drivers
v0x55a1f22f9b50_0 .net *"_s10", 0 0, L_0x55a1f3b70fd0;  1 drivers
v0x55a1f22f6f00_0 .net *"_s4", 0 0, L_0x55a1f3b70d90;  1 drivers
v0x55a1f22f6fd0_0 .net *"_s6", 0 0, L_0x55a1f3b70e00;  1 drivers
v0x55a1f22f6b40_0 .net *"_s8", 0 0, L_0x55a1f3b70ec0;  1 drivers
v0x55a1f22f3b70_0 .net "a", 0 0, L_0x55a1f3b71150;  1 drivers
v0x55a1f22f3c30_0 .net "b", 0 0, L_0x55a1f3b71310;  1 drivers
v0x55a1f22faea0_0 .net "ca", 0 0, L_0x55a1f3b71040;  1 drivers
v0x55a1f22faf40_0 .net "cin", 0 0, L_0x55a1f3b714d0;  1 drivers
v0x55a1f22fc380_0 .net "sum", 0 0, L_0x55a1f3b70d20;  1 drivers
S_0x55a1f22f6430 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2342d20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f22e00e0_0 .net "a", 3 0, L_0x55a1f3b742b0;  1 drivers
v0x55a1f22e01e0_0 .net "b", 3 0, L_0x55a1f3b743e0;  1 drivers
v0x55a1f22dbd60_0 .net "ca", 3 0, L_0x55a1f3b74140;  1 drivers
v0x55a1f22dbe20_0 .net "cin", 3 0, L_0x55a1f3b74510;  1 drivers
v0x55a1f22dd190_0 .net "sum", 3 0, L_0x55a1f3b740a0;  1 drivers
L_0x55a1f3b72060 .part L_0x55a1f3b742b0, 0, 1;
L_0x55a1f3b72190 .part L_0x55a1f3b743e0, 0, 1;
L_0x55a1f3b722c0 .part L_0x55a1f3b74510, 0, 1;
L_0x55a1f3b728d0 .part L_0x55a1f3b742b0, 1, 1;
L_0x55a1f3b72a00 .part L_0x55a1f3b743e0, 1, 1;
L_0x55a1f3b72b30 .part L_0x55a1f3b74510, 1, 1;
L_0x55a1f3b73270 .part L_0x55a1f3b742b0, 2, 1;
L_0x55a1f3b733a0 .part L_0x55a1f3b743e0, 2, 1;
L_0x55a1f3b73520 .part L_0x55a1f3b74510, 2, 1;
L_0x55a1f3b73af0 .part L_0x55a1f3b742b0, 3, 1;
L_0x55a1f3b73cb0 .part L_0x55a1f3b743e0, 3, 1;
L_0x55a1f3b73e70 .part L_0x55a1f3b74510, 3, 1;
L_0x55a1f3b740a0 .concat8 [ 1 1 1 1], L_0x55a1f3b71b40, L_0x55a1f3b72460, L_0x55a1f3b72d10, L_0x55a1f3b736c0;
L_0x55a1f3b74140 .concat8 [ 1 1 1 1], L_0x55a1f3b71f50, L_0x55a1f3b727c0, L_0x55a1f3b73160, L_0x55a1f3b739e0;
S_0x55a1f22f3480 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f22f6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b71690 .functor XOR 1, L_0x55a1f3b72060, L_0x55a1f3b72190, C4<0>, C4<0>;
L_0x55a1f3b71b40 .functor XOR 1, L_0x55a1f3b71690, L_0x55a1f3b722c0, C4<0>, C4<0>;
L_0x55a1f3b71c00 .functor AND 1, L_0x55a1f3b72060, L_0x55a1f3b72190, C4<1>, C4<1>;
L_0x55a1f3b71d10 .functor AND 1, L_0x55a1f3b72060, L_0x55a1f3b722c0, C4<1>, C4<1>;
L_0x55a1f3b71dd0 .functor OR 1, L_0x55a1f3b71c00, L_0x55a1f3b71d10, C4<0>, C4<0>;
L_0x55a1f3b71ee0 .functor AND 1, L_0x55a1f3b722c0, L_0x55a1f3b72190, C4<1>, C4<1>;
L_0x55a1f3b71f50 .functor OR 1, L_0x55a1f3b71dd0, L_0x55a1f3b71ee0, C4<0>, C4<0>;
v0x55a1f22e7a40_0 .net *"_s0", 0 0, L_0x55a1f3b71690;  1 drivers
v0x55a1f22f0450_0 .net *"_s10", 0 0, L_0x55a1f3b71ee0;  1 drivers
v0x55a1f22f0530_0 .net *"_s4", 0 0, L_0x55a1f3b71c00;  1 drivers
v0x55a1f22f0070_0 .net *"_s6", 0 0, L_0x55a1f3b71d10;  1 drivers
v0x55a1f22f0150_0 .net *"_s8", 0 0, L_0x55a1f3b71dd0;  1 drivers
v0x55a1f22e75c0_0 .net "a", 0 0, L_0x55a1f3b72060;  1 drivers
v0x55a1f22e7680_0 .net "b", 0 0, L_0x55a1f3b72190;  1 drivers
v0x55a1f22ed500_0 .net "ca", 0 0, L_0x55a1f3b71f50;  1 drivers
v0x55a1f22ed5c0_0 .net "cin", 0 0, L_0x55a1f3b722c0;  1 drivers
v0x55a1f22ed1d0_0 .net "sum", 0 0, L_0x55a1f3b71b40;  1 drivers
S_0x55a1f22ea1d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f22f6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b723f0 .functor XOR 1, L_0x55a1f3b728d0, L_0x55a1f3b72a00, C4<0>, C4<0>;
L_0x55a1f3b72460 .functor XOR 1, L_0x55a1f3b723f0, L_0x55a1f3b72b30, C4<0>, C4<0>;
L_0x55a1f3b724d0 .functor AND 1, L_0x55a1f3b728d0, L_0x55a1f3b72a00, C4<1>, C4<1>;
L_0x55a1f3b72540 .functor AND 1, L_0x55a1f3b728d0, L_0x55a1f3b72b30, C4<1>, C4<1>;
L_0x55a1f3b72600 .functor OR 1, L_0x55a1f3b724d0, L_0x55a1f3b72540, C4<0>, C4<0>;
L_0x55a1f3b72710 .functor AND 1, L_0x55a1f3b72b30, L_0x55a1f3b72a00, C4<1>, C4<1>;
L_0x55a1f3b727c0 .functor OR 1, L_0x55a1f3b72600, L_0x55a1f3b72710, C4<0>, C4<0>;
v0x55a1f22ea690_0 .net *"_s0", 0 0, L_0x55a1f3b723f0;  1 drivers
v0x55a1f22e7240_0 .net *"_s10", 0 0, L_0x55a1f3b72710;  1 drivers
v0x55a1f22e7320_0 .net *"_s4", 0 0, L_0x55a1f3b724d0;  1 drivers
v0x55a1f22ee5a0_0 .net *"_s6", 0 0, L_0x55a1f3b72540;  1 drivers
v0x55a1f22ef980_0 .net *"_s8", 0 0, L_0x55a1f3b72600;  1 drivers
v0x55a1f22eb600_0 .net "a", 0 0, L_0x55a1f3b728d0;  1 drivers
v0x55a1f22eb6c0_0 .net "b", 0 0, L_0x55a1f3b72a00;  1 drivers
v0x55a1f22eca30_0 .net "ca", 0 0, L_0x55a1f3b727c0;  1 drivers
v0x55a1f22ecad0_0 .net "cin", 0 0, L_0x55a1f3b72b30;  1 drivers
v0x55a1f22e8760_0 .net "sum", 0 0, L_0x55a1f3b72460;  1 drivers
S_0x55a1f22e9ae0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f22f6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b72ca0 .functor XOR 1, L_0x55a1f3b73270, L_0x55a1f3b733a0, C4<0>, C4<0>;
L_0x55a1f3b72d10 .functor XOR 1, L_0x55a1f3b72ca0, L_0x55a1f3b73520, C4<0>, C4<0>;
L_0x55a1f3b72dd0 .functor AND 1, L_0x55a1f3b73270, L_0x55a1f3b733a0, C4<1>, C4<1>;
L_0x55a1f3b72ee0 .functor AND 1, L_0x55a1f3b73270, L_0x55a1f3b73520, C4<1>, C4<1>;
L_0x55a1f3b72fa0 .functor OR 1, L_0x55a1f3b72dd0, L_0x55a1f3b72ee0, C4<0>, C4<0>;
L_0x55a1f3b730b0 .functor AND 1, L_0x55a1f3b73520, L_0x55a1f3b733a0, C4<1>, C4<1>;
L_0x55a1f3b73160 .functor OR 1, L_0x55a1f3b72fa0, L_0x55a1f3b730b0, C4<0>, C4<0>;
v0x55a1f22e5820_0 .net *"_s0", 0 0, L_0x55a1f3b72ca0;  1 drivers
v0x55a1f22e6b30_0 .net *"_s10", 0 0, L_0x55a1f3b730b0;  1 drivers
v0x55a1f22e6c10_0 .net *"_s4", 0 0, L_0x55a1f3b72dd0;  1 drivers
v0x55a1f22db070_0 .net *"_s6", 0 0, L_0x55a1f3b72ee0;  1 drivers
v0x55a1f22db150_0 .net *"_s8", 0 0, L_0x55a1f3b72fa0;  1 drivers
v0x55a1f22e3b00_0 .net "a", 0 0, L_0x55a1f3b73270;  1 drivers
v0x55a1f22e3bc0_0 .net "b", 0 0, L_0x55a1f3b733a0;  1 drivers
v0x55a1f22e3720_0 .net "ca", 0 0, L_0x55a1f3b73160;  1 drivers
v0x55a1f22e37c0_0 .net "cin", 0 0, L_0x55a1f3b73520;  1 drivers
v0x55a1f22dad00_0 .net "sum", 0 0, L_0x55a1f3b72d10;  1 drivers
S_0x55a1f22e0bb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f22f6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b73650 .functor XOR 1, L_0x55a1f3b73af0, L_0x55a1f3b73cb0, C4<0>, C4<0>;
L_0x55a1f3b736c0 .functor XOR 1, L_0x55a1f3b73650, L_0x55a1f3b73e70, C4<0>, C4<0>;
L_0x55a1f3b73730 .functor AND 1, L_0x55a1f3b73af0, L_0x55a1f3b73cb0, C4<1>, C4<1>;
L_0x55a1f3b737a0 .functor AND 1, L_0x55a1f3b73af0, L_0x55a1f3b73e70, C4<1>, C4<1>;
L_0x55a1f3b73860 .functor OR 1, L_0x55a1f3b73730, L_0x55a1f3b737a0, C4<0>, C4<0>;
L_0x55a1f3b73970 .functor AND 1, L_0x55a1f3b73e70, L_0x55a1f3b73cb0, C4<1>, C4<1>;
L_0x55a1f3b739e0 .functor OR 1, L_0x55a1f3b73860, L_0x55a1f3b73970, C4<0>, C4<0>;
v0x55a1f22e0850_0 .net *"_s0", 0 0, L_0x55a1f3b73650;  1 drivers
v0x55a1f22ddc60_0 .net *"_s10", 0 0, L_0x55a1f3b73970;  1 drivers
v0x55a1f22ddd40_0 .net *"_s4", 0 0, L_0x55a1f3b73730;  1 drivers
v0x55a1f22dd880_0 .net *"_s6", 0 0, L_0x55a1f3b737a0;  1 drivers
v0x55a1f22dd960_0 .net *"_s8", 0 0, L_0x55a1f3b73860;  1 drivers
v0x55a1f22da940_0 .net "a", 0 0, L_0x55a1f3b73af0;  1 drivers
v0x55a1f22e1c00_0 .net "b", 0 0, L_0x55a1f3b73cb0;  1 drivers
v0x55a1f22e1cc0_0 .net "ca", 0 0, L_0x55a1f3b739e0;  1 drivers
v0x55a1f22e3030_0 .net "cin", 0 0, L_0x55a1f3b73e70;  1 drivers
v0x55a1f22decb0_0 .net "sum", 0 0, L_0x55a1f3b736c0;  1 drivers
S_0x55a1f22d70c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2345cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2272f60_0 .net "a", 15 0, L_0x55a1f3b7f7c0;  1 drivers
v0x55a1f2273040_0 .net "b", 15 0, L_0x55a1f3b7f8b0;  1 drivers
v0x55a1f22673b0_0 .net "ca", 15 0, L_0x55a1f3b7f560;  1 drivers
v0x55a1f2267450_0 .net "cin", 15 0, L_0x55a1f3b7f9a0;  1 drivers
v0x55a1f226fe40_0 .net "sum", 15 0, L_0x55a1f3b7f4c0;  1 drivers
L_0x55a1f3b772d0 .part L_0x55a1f3b7f7c0, 0, 4;
L_0x55a1f3b77370 .part L_0x55a1f3b7f8b0, 0, 4;
L_0x55a1f3b77410 .part L_0x55a1f3b7f9a0, 0, 4;
L_0x55a1f3b79c60 .part L_0x55a1f3b7f7c0, 4, 4;
L_0x55a1f3b79d50 .part L_0x55a1f3b7f8b0, 4, 4;
L_0x55a1f3b79e40 .part L_0x55a1f3b7f9a0, 4, 4;
L_0x55a1f3b7c720 .part L_0x55a1f3b7f7c0, 8, 4;
L_0x55a1f3b7c7c0 .part L_0x55a1f3b7f8b0, 8, 4;
L_0x55a1f3b7c8b0 .part L_0x55a1f3b7f9a0, 8, 4;
L_0x55a1f3b7f0c0 .part L_0x55a1f3b7f7c0, 12, 4;
L_0x55a1f3b7f1f0 .part L_0x55a1f3b7f8b0, 12, 4;
L_0x55a1f3b7f320 .part L_0x55a1f3b7f9a0, 12, 4;
L_0x55a1f3b7f4c0 .concat8 [ 4 4 4 4], L_0x55a1f3b770c0, L_0x55a1f3b79a50, L_0x55a1f3b7c510, L_0x55a1f3b7eeb0;
L_0x55a1f3b7f560 .concat8 [ 4 4 4 4], L_0x55a1f3b77160, L_0x55a1f3b79af0, L_0x55a1f3b7c5b0, L_0x55a1f3b7ef50;
S_0x55a1f22ce210 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f22d70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f22c23f0_0 .net "a", 3 0, L_0x55a1f3b772d0;  1 drivers
v0x55a1f22c24d0_0 .net "b", 3 0, L_0x55a1f3b77370;  1 drivers
v0x55a1f22be0b0_0 .net "ca", 3 0, L_0x55a1f3b77160;  1 drivers
v0x55a1f22be170_0 .net "cin", 3 0, L_0x55a1f3b77410;  1 drivers
v0x55a1f22bf440_0 .net "sum", 3 0, L_0x55a1f3b770c0;  1 drivers
L_0x55a1f3b75080 .part L_0x55a1f3b772d0, 0, 1;
L_0x55a1f3b751b0 .part L_0x55a1f3b77370, 0, 1;
L_0x55a1f3b752e0 .part L_0x55a1f3b77410, 0, 1;
L_0x55a1f3b758f0 .part L_0x55a1f3b772d0, 1, 1;
L_0x55a1f3b75a20 .part L_0x55a1f3b77370, 1, 1;
L_0x55a1f3b75b50 .part L_0x55a1f3b77410, 1, 1;
L_0x55a1f3b76290 .part L_0x55a1f3b772d0, 2, 1;
L_0x55a1f3b763c0 .part L_0x55a1f3b77370, 2, 1;
L_0x55a1f3b76540 .part L_0x55a1f3b77410, 2, 1;
L_0x55a1f3b76b10 .part L_0x55a1f3b772d0, 3, 1;
L_0x55a1f3b76cd0 .part L_0x55a1f3b77370, 3, 1;
L_0x55a1f3b76e90 .part L_0x55a1f3b77410, 3, 1;
L_0x55a1f3b770c0 .concat8 [ 1 1 1 1], L_0x55a1f3b74030, L_0x55a1f3b75480, L_0x55a1f3b75d30, L_0x55a1f3b766e0;
L_0x55a1f3b77160 .concat8 [ 1 1 1 1], L_0x55a1f3b74f70, L_0x55a1f3b757e0, L_0x55a1f3b76180, L_0x55a1f3b76a00;
S_0x55a1f22d4170 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f22ce210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b74640 .functor XOR 1, L_0x55a1f3b75080, L_0x55a1f3b751b0, C4<0>, C4<0>;
L_0x55a1f3b74030 .functor XOR 1, L_0x55a1f3b74640, L_0x55a1f3b752e0, C4<0>, C4<0>;
L_0x55a1f3b74be0 .functor AND 1, L_0x55a1f3b75080, L_0x55a1f3b751b0, C4<1>, C4<1>;
L_0x55a1f3b74cf0 .functor AND 1, L_0x55a1f3b75080, L_0x55a1f3b752e0, C4<1>, C4<1>;
L_0x55a1f3b74db0 .functor OR 1, L_0x55a1f3b74be0, L_0x55a1f3b74cf0, C4<0>, C4<0>;
L_0x55a1f3b74ec0 .functor AND 1, L_0x55a1f3b752e0, L_0x55a1f3b751b0, C4<1>, C4<1>;
L_0x55a1f3b74f70 .functor OR 1, L_0x55a1f3b74db0, L_0x55a1f3b74ec0, C4<0>, C4<0>;
v0x55a1f22d3e90_0 .net *"_s0", 0 0, L_0x55a1f3b74640;  1 drivers
v0x55a1f22d1220_0 .net *"_s10", 0 0, L_0x55a1f3b74ec0;  1 drivers
v0x55a1f22d1300_0 .net *"_s4", 0 0, L_0x55a1f3b74be0;  1 drivers
v0x55a1f22d0e40_0 .net *"_s6", 0 0, L_0x55a1f3b74cf0;  1 drivers
v0x55a1f22d0f20_0 .net *"_s8", 0 0, L_0x55a1f3b74db0;  1 drivers
v0x55a1f22cdf00_0 .net "a", 0 0, L_0x55a1f3b75080;  1 drivers
v0x55a1f22d51c0_0 .net "b", 0 0, L_0x55a1f3b751b0;  1 drivers
v0x55a1f22d5280_0 .net "ca", 0 0, L_0x55a1f3b74f70;  1 drivers
v0x55a1f22d65f0_0 .net "cin", 0 0, L_0x55a1f3b752e0;  1 drivers
v0x55a1f22d2270_0 .net "sum", 0 0, L_0x55a1f3b74030;  1 drivers
S_0x55a1f22d36a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f22ce210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b75410 .functor XOR 1, L_0x55a1f3b758f0, L_0x55a1f3b75a20, C4<0>, C4<0>;
L_0x55a1f3b75480 .functor XOR 1, L_0x55a1f3b75410, L_0x55a1f3b75b50, C4<0>, C4<0>;
L_0x55a1f3b754f0 .functor AND 1, L_0x55a1f3b758f0, L_0x55a1f3b75a20, C4<1>, C4<1>;
L_0x55a1f3b75560 .functor AND 1, L_0x55a1f3b758f0, L_0x55a1f3b75b50, C4<1>, C4<1>;
L_0x55a1f3b75620 .functor OR 1, L_0x55a1f3b754f0, L_0x55a1f3b75560, C4<0>, C4<0>;
L_0x55a1f3b75730 .functor AND 1, L_0x55a1f3b75b50, L_0x55a1f3b75a20, C4<1>, C4<1>;
L_0x55a1f3b757e0 .functor OR 1, L_0x55a1f3b75620, L_0x55a1f3b75730, C4<0>, C4<0>;
v0x55a1f22cf3a0_0 .net *"_s0", 0 0, L_0x55a1f3b75410;  1 drivers
v0x55a1f22d0750_0 .net *"_s10", 0 0, L_0x55a1f3b75730;  1 drivers
v0x55a1f22d0830_0 .net *"_s4", 0 0, L_0x55a1f3b754f0;  1 drivers
v0x55a1f22cc370_0 .net *"_s6", 0 0, L_0x55a1f3b75560;  1 drivers
v0x55a1f22cc450_0 .net *"_s8", 0 0, L_0x55a1f3b75620;  1 drivers
v0x55a1f22cd7a0_0 .net "a", 0 0, L_0x55a1f3b758f0;  1 drivers
v0x55a1f22cd860_0 .net "b", 0 0, L_0x55a1f3b75a20;  1 drivers
v0x55a1f22cac10_0 .net "ca", 0 0, L_0x55a1f3b757e0;  1 drivers
v0x55a1f22cacb0_0 .net "cin", 0 0, L_0x55a1f3b75b50;  1 drivers
v0x55a1f22bd800_0 .net "sum", 0 0, L_0x55a1f3b75480;  1 drivers
S_0x55a1f22b0e00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f22ce210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b75cc0 .functor XOR 1, L_0x55a1f3b76290, L_0x55a1f3b763c0, C4<0>, C4<0>;
L_0x55a1f3b75d30 .functor XOR 1, L_0x55a1f3b75cc0, L_0x55a1f3b76540, C4<0>, C4<0>;
L_0x55a1f3b75df0 .functor AND 1, L_0x55a1f3b76290, L_0x55a1f3b763c0, C4<1>, C4<1>;
L_0x55a1f3b75f00 .functor AND 1, L_0x55a1f3b76290, L_0x55a1f3b76540, C4<1>, C4<1>;
L_0x55a1f3b75fc0 .functor OR 1, L_0x55a1f3b75df0, L_0x55a1f3b75f00, C4<0>, C4<0>;
L_0x55a1f3b760d0 .functor AND 1, L_0x55a1f3b76540, L_0x55a1f3b763c0, C4<1>, C4<1>;
L_0x55a1f3b76180 .functor OR 1, L_0x55a1f3b75fc0, L_0x55a1f3b760d0, C4<0>, C4<0>;
v0x55a1f22c0350_0 .net *"_s0", 0 0, L_0x55a1f3b75cc0;  1 drivers
v0x55a1f22c8d60_0 .net *"_s10", 0 0, L_0x55a1f3b760d0;  1 drivers
v0x55a1f22c8e40_0 .net *"_s4", 0 0, L_0x55a1f3b75df0;  1 drivers
v0x55a1f22c8980_0 .net *"_s6", 0 0, L_0x55a1f3b75f00;  1 drivers
v0x55a1f22c8a60_0 .net *"_s8", 0 0, L_0x55a1f3b75fc0;  1 drivers
v0x55a1f22bff20_0 .net "a", 0 0, L_0x55a1f3b76290;  1 drivers
v0x55a1f22c5e10_0 .net "b", 0 0, L_0x55a1f3b763c0;  1 drivers
v0x55a1f22c5ed0_0 .net "ca", 0 0, L_0x55a1f3b76180;  1 drivers
v0x55a1f22c5a30_0 .net "cin", 0 0, L_0x55a1f3b76540;  1 drivers
v0x55a1f22c2ec0_0 .net "sum", 0 0, L_0x55a1f3b75d30;  1 drivers
S_0x55a1f22c2ae0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f22ce210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b76670 .functor XOR 1, L_0x55a1f3b76b10, L_0x55a1f3b76cd0, C4<0>, C4<0>;
L_0x55a1f3b766e0 .functor XOR 1, L_0x55a1f3b76670, L_0x55a1f3b76e90, C4<0>, C4<0>;
L_0x55a1f3b76750 .functor AND 1, L_0x55a1f3b76b10, L_0x55a1f3b76cd0, C4<1>, C4<1>;
L_0x55a1f3b767c0 .functor AND 1, L_0x55a1f3b76b10, L_0x55a1f3b76e90, C4<1>, C4<1>;
L_0x55a1f3b76880 .functor OR 1, L_0x55a1f3b76750, L_0x55a1f3b767c0, C4<0>, C4<0>;
L_0x55a1f3b76990 .functor AND 1, L_0x55a1f3b76e90, L_0x55a1f3b76cd0, C4<1>, C4<1>;
L_0x55a1f3b76a00 .functor OR 1, L_0x55a1f3b76880, L_0x55a1f3b76990, C4<0>, C4<0>;
v0x55a1f22bfbb0_0 .net *"_s0", 0 0, L_0x55a1f3b76670;  1 drivers
v0x55a1f22c6e60_0 .net *"_s10", 0 0, L_0x55a1f3b76990;  1 drivers
v0x55a1f22c6f40_0 .net *"_s4", 0 0, L_0x55a1f3b76750;  1 drivers
v0x55a1f22c8290_0 .net *"_s6", 0 0, L_0x55a1f3b767c0;  1 drivers
v0x55a1f22c8370_0 .net *"_s8", 0 0, L_0x55a1f3b76880;  1 drivers
v0x55a1f22c3f10_0 .net "a", 0 0, L_0x55a1f3b76b10;  1 drivers
v0x55a1f22c3fb0_0 .net "b", 0 0, L_0x55a1f3b76cd0;  1 drivers
v0x55a1f22c5340_0 .net "ca", 0 0, L_0x55a1f3b76a00;  1 drivers
v0x55a1f22c5400_0 .net "cin", 0 0, L_0x55a1f3b76e90;  1 drivers
v0x55a1f22c1070_0 .net "sum", 0 0, L_0x55a1f3b766e0;  1 drivers
S_0x55a1f22b3980 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f22d70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f22a4e10_0 .net "a", 3 0, L_0x55a1f3b79c60;  1 drivers
v0x55a1f22a4f10_0 .net "b", 3 0, L_0x55a1f3b79d50;  1 drivers
v0x55a1f22a61a0_0 .net "ca", 3 0, L_0x55a1f3b79af0;  1 drivers
v0x55a1f22a6260_0 .net "cin", 3 0, L_0x55a1f3b79e40;  1 drivers
v0x55a1f229a5f0_0 .net "sum", 3 0, L_0x55a1f3b79a50;  1 drivers
L_0x55a1f3b77a10 .part L_0x55a1f3b79c60, 0, 1;
L_0x55a1f3b77b40 .part L_0x55a1f3b79d50, 0, 1;
L_0x55a1f3b77c70 .part L_0x55a1f3b79e40, 0, 1;
L_0x55a1f3b78280 .part L_0x55a1f3b79c60, 1, 1;
L_0x55a1f3b783b0 .part L_0x55a1f3b79d50, 1, 1;
L_0x55a1f3b784e0 .part L_0x55a1f3b79e40, 1, 1;
L_0x55a1f3b78c20 .part L_0x55a1f3b79c60, 2, 1;
L_0x55a1f3b78d50 .part L_0x55a1f3b79d50, 2, 1;
L_0x55a1f3b78ed0 .part L_0x55a1f3b79e40, 2, 1;
L_0x55a1f3b794a0 .part L_0x55a1f3b79c60, 3, 1;
L_0x55a1f3b79660 .part L_0x55a1f3b79d50, 3, 1;
L_0x55a1f3b79820 .part L_0x55a1f3b79e40, 3, 1;
L_0x55a1f3b79a50 .concat8 [ 1 1 1 1], L_0x55a1f3b774b0, L_0x55a1f3b77e10, L_0x55a1f3b786c0, L_0x55a1f3b79070;
L_0x55a1f3b79af0 .concat8 [ 1 1 1 1], L_0x55a1f3b77900, L_0x55a1f3b78170, L_0x55a1f3b78b10, L_0x55a1f3b79390;
S_0x55a1f22bc030 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f22b3980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b77050 .functor XOR 1, L_0x55a1f3b77a10, L_0x55a1f3b77b40, C4<0>, C4<0>;
L_0x55a1f3b774b0 .functor XOR 1, L_0x55a1f3b77050, L_0x55a1f3b77c70, C4<0>, C4<0>;
L_0x55a1f3b77570 .functor AND 1, L_0x55a1f3b77a10, L_0x55a1f3b77b40, C4<1>, C4<1>;
L_0x55a1f3b77680 .functor AND 1, L_0x55a1f3b77a10, L_0x55a1f3b77c70, C4<1>, C4<1>;
L_0x55a1f3b77740 .functor OR 1, L_0x55a1f3b77570, L_0x55a1f3b77680, C4<0>, C4<0>;
L_0x55a1f3b77850 .functor AND 1, L_0x55a1f3b77c70, L_0x55a1f3b77b40, C4<1>, C4<1>;
L_0x55a1f3b77900 .functor OR 1, L_0x55a1f3b77740, L_0x55a1f3b77850, C4<0>, C4<0>;
v0x55a1f22b3560_0 .net *"_s0", 0 0, L_0x55a1f3b77050;  1 drivers
v0x55a1f22b3600_0 .net *"_s10", 0 0, L_0x55a1f3b77850;  1 drivers
v0x55a1f22b94c0_0 .net *"_s4", 0 0, L_0x55a1f3b77570;  1 drivers
v0x55a1f22b9590_0 .net *"_s6", 0 0, L_0x55a1f3b77680;  1 drivers
v0x55a1f22b9100_0 .net *"_s8", 0 0, L_0x55a1f3b77740;  1 drivers
v0x55a1f22b6570_0 .net "a", 0 0, L_0x55a1f3b77a10;  1 drivers
v0x55a1f22b6630_0 .net "b", 0 0, L_0x55a1f3b77b40;  1 drivers
v0x55a1f22b6190_0 .net "ca", 0 0, L_0x55a1f3b77900;  1 drivers
v0x55a1f22b6230_0 .net "cin", 0 0, L_0x55a1f3b77c70;  1 drivers
v0x55a1f22b3290_0 .net "sum", 0 0, L_0x55a1f3b774b0;  1 drivers
S_0x55a1f22ba510 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f22b3980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b77da0 .functor XOR 1, L_0x55a1f3b78280, L_0x55a1f3b783b0, C4<0>, C4<0>;
L_0x55a1f3b77e10 .functor XOR 1, L_0x55a1f3b77da0, L_0x55a1f3b784e0, C4<0>, C4<0>;
L_0x55a1f3b77e80 .functor AND 1, L_0x55a1f3b78280, L_0x55a1f3b783b0, C4<1>, C4<1>;
L_0x55a1f3b77ef0 .functor AND 1, L_0x55a1f3b78280, L_0x55a1f3b784e0, C4<1>, C4<1>;
L_0x55a1f3b77fb0 .functor OR 1, L_0x55a1f3b77e80, L_0x55a1f3b77ef0, C4<0>, C4<0>;
L_0x55a1f3b780c0 .functor AND 1, L_0x55a1f3b784e0, L_0x55a1f3b783b0, C4<1>, C4<1>;
L_0x55a1f3b78170 .functor OR 1, L_0x55a1f3b77fb0, L_0x55a1f3b780c0, C4<0>, C4<0>;
v0x55a1f22bb9c0_0 .net *"_s0", 0 0, L_0x55a1f3b77da0;  1 drivers
v0x55a1f22b75c0_0 .net *"_s10", 0 0, L_0x55a1f3b780c0;  1 drivers
v0x55a1f22b76a0_0 .net *"_s4", 0 0, L_0x55a1f3b77e80;  1 drivers
v0x55a1f22b89f0_0 .net *"_s6", 0 0, L_0x55a1f3b77ef0;  1 drivers
v0x55a1f22b8ad0_0 .net *"_s8", 0 0, L_0x55a1f3b77fb0;  1 drivers
v0x55a1f22b46e0_0 .net "a", 0 0, L_0x55a1f3b78280;  1 drivers
v0x55a1f22b5aa0_0 .net "b", 0 0, L_0x55a1f3b783b0;  1 drivers
v0x55a1f22b5b60_0 .net "ca", 0 0, L_0x55a1f3b78170;  1 drivers
v0x55a1f22b1760_0 .net "cin", 0 0, L_0x55a1f3b784e0;  1 drivers
v0x55a1f22b2af0_0 .net "sum", 0 0, L_0x55a1f3b77e10;  1 drivers
S_0x55a1f22a7030 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f22b3980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b78650 .functor XOR 1, L_0x55a1f3b78c20, L_0x55a1f3b78d50, C4<0>, C4<0>;
L_0x55a1f3b786c0 .functor XOR 1, L_0x55a1f3b78650, L_0x55a1f3b78ed0, C4<0>, C4<0>;
L_0x55a1f3b78780 .functor AND 1, L_0x55a1f3b78c20, L_0x55a1f3b78d50, C4<1>, C4<1>;
L_0x55a1f3b78890 .functor AND 1, L_0x55a1f3b78c20, L_0x55a1f3b78ed0, C4<1>, C4<1>;
L_0x55a1f3b78950 .functor OR 1, L_0x55a1f3b78780, L_0x55a1f3b78890, C4<0>, C4<0>;
L_0x55a1f3b78a60 .functor AND 1, L_0x55a1f3b78ed0, L_0x55a1f3b78d50, C4<1>, C4<1>;
L_0x55a1f3b78b10 .functor OR 1, L_0x55a1f3b78950, L_0x55a1f3b78a60, C4<0>, C4<0>;
v0x55a1f22afb40_0 .net *"_s0", 0 0, L_0x55a1f3b78650;  1 drivers
v0x55a1f22af6e0_0 .net *"_s10", 0 0, L_0x55a1f3b78a60;  1 drivers
v0x55a1f22af7c0_0 .net *"_s4", 0 0, L_0x55a1f3b78780;  1 drivers
v0x55a1f22a6c10_0 .net *"_s6", 0 0, L_0x55a1f3b78890;  1 drivers
v0x55a1f22a6cf0_0 .net *"_s8", 0 0, L_0x55a1f3b78950;  1 drivers
v0x55a1f22acb70_0 .net "a", 0 0, L_0x55a1f3b78c20;  1 drivers
v0x55a1f22acc30_0 .net "b", 0 0, L_0x55a1f3b78d50;  1 drivers
v0x55a1f22ac790_0 .net "ca", 0 0, L_0x55a1f3b78b10;  1 drivers
v0x55a1f22ac830_0 .net "cin", 0 0, L_0x55a1f3b78ed0;  1 drivers
v0x55a1f22a9cd0_0 .net "sum", 0 0, L_0x55a1f3b786c0;  1 drivers
S_0x55a1f22a9840 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f22b3980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b79000 .functor XOR 1, L_0x55a1f3b794a0, L_0x55a1f3b79660, C4<0>, C4<0>;
L_0x55a1f3b79070 .functor XOR 1, L_0x55a1f3b79000, L_0x55a1f3b79820, C4<0>, C4<0>;
L_0x55a1f3b790e0 .functor AND 1, L_0x55a1f3b794a0, L_0x55a1f3b79660, C4<1>, C4<1>;
L_0x55a1f3b79150 .functor AND 1, L_0x55a1f3b794a0, L_0x55a1f3b79820, C4<1>, C4<1>;
L_0x55a1f3b79210 .functor OR 1, L_0x55a1f3b790e0, L_0x55a1f3b79150, C4<0>, C4<0>;
L_0x55a1f3b79320 .functor AND 1, L_0x55a1f3b79820, L_0x55a1f3b79660, C4<1>, C4<1>;
L_0x55a1f3b79390 .functor OR 1, L_0x55a1f3b79210, L_0x55a1f3b79320, C4<0>, C4<0>;
v0x55a1f22a6910_0 .net *"_s0", 0 0, L_0x55a1f3b79000;  1 drivers
v0x55a1f22adbc0_0 .net *"_s10", 0 0, L_0x55a1f3b79320;  1 drivers
v0x55a1f22adca0_0 .net *"_s4", 0 0, L_0x55a1f3b790e0;  1 drivers
v0x55a1f22aeff0_0 .net *"_s6", 0 0, L_0x55a1f3b79150;  1 drivers
v0x55a1f22af0d0_0 .net *"_s8", 0 0, L_0x55a1f3b79210;  1 drivers
v0x55a1f22aace0_0 .net "a", 0 0, L_0x55a1f3b794a0;  1 drivers
v0x55a1f22ac0a0_0 .net "b", 0 0, L_0x55a1f3b79660;  1 drivers
v0x55a1f22ac160_0 .net "ca", 0 0, L_0x55a1f3b79390;  1 drivers
v0x55a1f22a7d20_0 .net "cin", 0 0, L_0x55a1f3b79820;  1 drivers
v0x55a1f22a9150_0 .net "sum", 0 0, L_0x55a1f3b79070;  1 drivers
S_0x55a1f22a3080 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f22d70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2292100_0 .net "a", 3 0, L_0x55a1f3b7c720;  1 drivers
v0x55a1f2292200_0 .net "b", 3 0, L_0x55a1f3b7c7c0;  1 drivers
v0x55a1f228dd80_0 .net "ca", 3 0, L_0x55a1f3b7c5b0;  1 drivers
v0x55a1f228de40_0 .net "cin", 3 0, L_0x55a1f3b7c8b0;  1 drivers
v0x55a1f228f1b0_0 .net "sum", 3 0, L_0x55a1f3b7c510;  1 drivers
L_0x55a1f3b7a4d0 .part L_0x55a1f3b7c720, 0, 1;
L_0x55a1f3b7a600 .part L_0x55a1f3b7c7c0, 0, 1;
L_0x55a1f3b7a730 .part L_0x55a1f3b7c8b0, 0, 1;
L_0x55a1f3b7ad40 .part L_0x55a1f3b7c720, 1, 1;
L_0x55a1f3b7ae70 .part L_0x55a1f3b7c7c0, 1, 1;
L_0x55a1f3b7afa0 .part L_0x55a1f3b7c8b0, 1, 1;
L_0x55a1f3b7b6e0 .part L_0x55a1f3b7c720, 2, 1;
L_0x55a1f3b7b810 .part L_0x55a1f3b7c7c0, 2, 1;
L_0x55a1f3b7b990 .part L_0x55a1f3b7c8b0, 2, 1;
L_0x55a1f3b7bf60 .part L_0x55a1f3b7c720, 3, 1;
L_0x55a1f3b7c120 .part L_0x55a1f3b7c7c0, 3, 1;
L_0x55a1f3b7c2e0 .part L_0x55a1f3b7c8b0, 3, 1;
L_0x55a1f3b7c510 .concat8 [ 1 1 1 1], L_0x55a1f3b79f70, L_0x55a1f3b7a8d0, L_0x55a1f3b7b180, L_0x55a1f3b7bb30;
L_0x55a1f3b7c5b0 .concat8 [ 1 1 1 1], L_0x55a1f3b7a3c0, L_0x55a1f3b7ac30, L_0x55a1f3b7b5d0, L_0x55a1f3b7be50;
S_0x55a1f229a1d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f22a3080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b799e0 .functor XOR 1, L_0x55a1f3b7a4d0, L_0x55a1f3b7a600, C4<0>, C4<0>;
L_0x55a1f3b79f70 .functor XOR 1, L_0x55a1f3b799e0, L_0x55a1f3b7a730, C4<0>, C4<0>;
L_0x55a1f3b7a030 .functor AND 1, L_0x55a1f3b7a4d0, L_0x55a1f3b7a600, C4<1>, C4<1>;
L_0x55a1f3b7a140 .functor AND 1, L_0x55a1f3b7a4d0, L_0x55a1f3b7a730, C4<1>, C4<1>;
L_0x55a1f3b7a200 .functor OR 1, L_0x55a1f3b7a030, L_0x55a1f3b7a140, C4<0>, C4<0>;
L_0x55a1f3b7a310 .functor AND 1, L_0x55a1f3b7a730, L_0x55a1f3b7a600, C4<1>, C4<1>;
L_0x55a1f3b7a3c0 .functor OR 1, L_0x55a1f3b7a200, L_0x55a1f3b7a310, C4<0>, C4<0>;
v0x55a1f22a0130_0 .net *"_s0", 0 0, L_0x55a1f3b799e0;  1 drivers
v0x55a1f22a01d0_0 .net *"_s10", 0 0, L_0x55a1f3b7a310;  1 drivers
v0x55a1f229fd50_0 .net *"_s4", 0 0, L_0x55a1f3b7a030;  1 drivers
v0x55a1f229fe40_0 .net *"_s6", 0 0, L_0x55a1f3b7a140;  1 drivers
v0x55a1f229d1e0_0 .net *"_s8", 0 0, L_0x55a1f3b7a200;  1 drivers
v0x55a1f229ce00_0 .net "a", 0 0, L_0x55a1f3b7a4d0;  1 drivers
v0x55a1f229cec0_0 .net "b", 0 0, L_0x55a1f3b7a600;  1 drivers
v0x55a1f2299e50_0 .net "ca", 0 0, L_0x55a1f3b7a3c0;  1 drivers
v0x55a1f2299ef0_0 .net "cin", 0 0, L_0x55a1f3b7a730;  1 drivers
v0x55a1f22a1230_0 .net "sum", 0 0, L_0x55a1f3b79f70;  1 drivers
S_0x55a1f22a25b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f22a3080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7a860 .functor XOR 1, L_0x55a1f3b7ad40, L_0x55a1f3b7ae70, C4<0>, C4<0>;
L_0x55a1f3b7a8d0 .functor XOR 1, L_0x55a1f3b7a860, L_0x55a1f3b7afa0, C4<0>, C4<0>;
L_0x55a1f3b7a940 .functor AND 1, L_0x55a1f3b7ad40, L_0x55a1f3b7ae70, C4<1>, C4<1>;
L_0x55a1f3b7a9b0 .functor AND 1, L_0x55a1f3b7ad40, L_0x55a1f3b7afa0, C4<1>, C4<1>;
L_0x55a1f3b7aa70 .functor OR 1, L_0x55a1f3b7a940, L_0x55a1f3b7a9b0, C4<0>, C4<0>;
L_0x55a1f3b7ab80 .functor AND 1, L_0x55a1f3b7afa0, L_0x55a1f3b7ae70, C4<1>, C4<1>;
L_0x55a1f3b7ac30 .functor OR 1, L_0x55a1f3b7aa70, L_0x55a1f3b7ab80, C4<0>, C4<0>;
v0x55a1f229e2b0_0 .net *"_s0", 0 0, L_0x55a1f3b7a860;  1 drivers
v0x55a1f229f660_0 .net *"_s10", 0 0, L_0x55a1f3b7ab80;  1 drivers
v0x55a1f229f740_0 .net *"_s4", 0 0, L_0x55a1f3b7a940;  1 drivers
v0x55a1f229b2e0_0 .net *"_s6", 0 0, L_0x55a1f3b7a9b0;  1 drivers
v0x55a1f229b3c0_0 .net *"_s8", 0 0, L_0x55a1f3b7aa70;  1 drivers
v0x55a1f229c710_0 .net "a", 0 0, L_0x55a1f3b7ad40;  1 drivers
v0x55a1f229c7d0_0 .net "b", 0 0, L_0x55a1f3b7ae70;  1 drivers
v0x55a1f22983d0_0 .net "ca", 0 0, L_0x55a1f3b7ac30;  1 drivers
v0x55a1f2298470_0 .net "cin", 0 0, L_0x55a1f3b7afa0;  1 drivers
v0x55a1f2299810_0 .net "sum", 0 0, L_0x55a1f3b7a8d0;  1 drivers
S_0x55a1f2296e60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f22a3080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7b110 .functor XOR 1, L_0x55a1f3b7b6e0, L_0x55a1f3b7b810, C4<0>, C4<0>;
L_0x55a1f3b7b180 .functor XOR 1, L_0x55a1f3b7b110, L_0x55a1f3b7b990, C4<0>, C4<0>;
L_0x55a1f3b7b240 .functor AND 1, L_0x55a1f3b7b6e0, L_0x55a1f3b7b810, C4<1>, C4<1>;
L_0x55a1f3b7b350 .functor AND 1, L_0x55a1f3b7b6e0, L_0x55a1f3b7b990, C4<1>, C4<1>;
L_0x55a1f3b7b410 .functor OR 1, L_0x55a1f3b7b240, L_0x55a1f3b7b350, C4<0>, C4<0>;
L_0x55a1f3b7b520 .functor AND 1, L_0x55a1f3b7b990, L_0x55a1f3b7b810, C4<1>, C4<1>;
L_0x55a1f3b7b5d0 .functor OR 1, L_0x55a1f3b7b410, L_0x55a1f3b7b520, C4<0>, C4<0>;
v0x55a1f228a5c0_0 .net *"_s0", 0 0, L_0x55a1f3b7b110;  1 drivers
v0x55a1f227dbc0_0 .net *"_s10", 0 0, L_0x55a1f3b7b520;  1 drivers
v0x55a1f227dca0_0 .net *"_s4", 0 0, L_0x55a1f3b7b240;  1 drivers
v0x55a1f228d090_0 .net *"_s6", 0 0, L_0x55a1f3b7b350;  1 drivers
v0x55a1f228d170_0 .net *"_s8", 0 0, L_0x55a1f3b7b410;  1 drivers
v0x55a1f2295b90_0 .net "a", 0 0, L_0x55a1f3b7b6e0;  1 drivers
v0x55a1f2295740_0 .net "b", 0 0, L_0x55a1f3b7b810;  1 drivers
v0x55a1f2295800_0 .net "ca", 0 0, L_0x55a1f3b7b5d0;  1 drivers
v0x55a1f228cc70_0 .net "cin", 0 0, L_0x55a1f3b7b990;  1 drivers
v0x55a1f2292bd0_0 .net "sum", 0 0, L_0x55a1f3b7b180;  1 drivers
S_0x55a1f22927f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f22a3080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7bac0 .functor XOR 1, L_0x55a1f3b7bf60, L_0x55a1f3b7c120, C4<0>, C4<0>;
L_0x55a1f3b7bb30 .functor XOR 1, L_0x55a1f3b7bac0, L_0x55a1f3b7c2e0, C4<0>, C4<0>;
L_0x55a1f3b7bba0 .functor AND 1, L_0x55a1f3b7bf60, L_0x55a1f3b7c120, C4<1>, C4<1>;
L_0x55a1f3b7bc10 .functor AND 1, L_0x55a1f3b7bf60, L_0x55a1f3b7c2e0, C4<1>, C4<1>;
L_0x55a1f3b7bcd0 .functor OR 1, L_0x55a1f3b7bba0, L_0x55a1f3b7bc10, C4<0>, C4<0>;
L_0x55a1f3b7bde0 .functor AND 1, L_0x55a1f3b7c2e0, L_0x55a1f3b7c120, C4<1>, C4<1>;
L_0x55a1f3b7be50 .functor OR 1, L_0x55a1f3b7bcd0, L_0x55a1f3b7bde0, C4<0>, C4<0>;
v0x55a1f228fd00_0 .net *"_s0", 0 0, L_0x55a1f3b7bac0;  1 drivers
v0x55a1f228f8a0_0 .net *"_s10", 0 0, L_0x55a1f3b7bde0;  1 drivers
v0x55a1f228f980_0 .net *"_s4", 0 0, L_0x55a1f3b7bba0;  1 drivers
v0x55a1f228c8f0_0 .net *"_s6", 0 0, L_0x55a1f3b7bc10;  1 drivers
v0x55a1f228c9d0_0 .net *"_s8", 0 0, L_0x55a1f3b7bcd0;  1 drivers
v0x55a1f2293c20_0 .net "a", 0 0, L_0x55a1f3b7bf60;  1 drivers
v0x55a1f2293ce0_0 .net "b", 0 0, L_0x55a1f3b7c120;  1 drivers
v0x55a1f2295050_0 .net "ca", 0 0, L_0x55a1f3b7be50;  1 drivers
v0x55a1f22950f0_0 .net "cin", 0 0, L_0x55a1f3b7c2e0;  1 drivers
v0x55a1f2290d80_0 .net "sum", 0 0, L_0x55a1f3b7bb30;  1 drivers
S_0x55a1f228ae70 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f22d70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2274ae0_0 .net "a", 3 0, L_0x55a1f3b7f0c0;  1 drivers
v0x55a1f2274be0_0 .net "b", 3 0, L_0x55a1f3b7f1f0;  1 drivers
v0x55a1f2275f10_0 .net "ca", 3 0, L_0x55a1f3b7ef50;  1 drivers
v0x55a1f2275fd0_0 .net "cin", 3 0, L_0x55a1f3b7f320;  1 drivers
v0x55a1f2271bd0_0 .net "sum", 3 0, L_0x55a1f3b7eeb0;  1 drivers
L_0x55a1f3b7ce70 .part L_0x55a1f3b7f0c0, 0, 1;
L_0x55a1f3b7cfa0 .part L_0x55a1f3b7f1f0, 0, 1;
L_0x55a1f3b7d0d0 .part L_0x55a1f3b7f320, 0, 1;
L_0x55a1f3b7d6e0 .part L_0x55a1f3b7f0c0, 1, 1;
L_0x55a1f3b7d810 .part L_0x55a1f3b7f1f0, 1, 1;
L_0x55a1f3b7d940 .part L_0x55a1f3b7f320, 1, 1;
L_0x55a1f3b7e080 .part L_0x55a1f3b7f0c0, 2, 1;
L_0x55a1f3b7e1b0 .part L_0x55a1f3b7f1f0, 2, 1;
L_0x55a1f3b7e330 .part L_0x55a1f3b7f320, 2, 1;
L_0x55a1f3b7e900 .part L_0x55a1f3b7f0c0, 3, 1;
L_0x55a1f3b7eac0 .part L_0x55a1f3b7f1f0, 3, 1;
L_0x55a1f3b7ec80 .part L_0x55a1f3b7f320, 3, 1;
L_0x55a1f3b7eeb0 .concat8 [ 1 1 1 1], L_0x55a1f3b7c950, L_0x55a1f3b7d270, L_0x55a1f3b7db20, L_0x55a1f3b7e4d0;
L_0x55a1f3b7ef50 .concat8 [ 1 1 1 1], L_0x55a1f3b7cd60, L_0x55a1f3b7d5d0, L_0x55a1f3b7df70, L_0x55a1f3b7e7f0;
S_0x55a1f2280740 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f228ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7c4a0 .functor XOR 1, L_0x55a1f3b7ce70, L_0x55a1f3b7cfa0, C4<0>, C4<0>;
L_0x55a1f3b7c950 .functor XOR 1, L_0x55a1f3b7c4a0, L_0x55a1f3b7d0d0, C4<0>, C4<0>;
L_0x55a1f3b7ca10 .functor AND 1, L_0x55a1f3b7ce70, L_0x55a1f3b7cfa0, C4<1>, C4<1>;
L_0x55a1f3b7cb20 .functor AND 1, L_0x55a1f3b7ce70, L_0x55a1f3b7d0d0, C4<1>, C4<1>;
L_0x55a1f3b7cbe0 .functor OR 1, L_0x55a1f3b7ca10, L_0x55a1f3b7cb20, C4<0>, C4<0>;
L_0x55a1f3b7ccf0 .functor AND 1, L_0x55a1f3b7d0d0, L_0x55a1f3b7cfa0, C4<1>, C4<1>;
L_0x55a1f3b7cd60 .functor OR 1, L_0x55a1f3b7cbe0, L_0x55a1f3b7ccf0, C4<0>, C4<0>;
v0x55a1f2289250_0 .net *"_s0", 0 0, L_0x55a1f3b7c4a0;  1 drivers
v0x55a1f2288df0_0 .net *"_s10", 0 0, L_0x55a1f3b7ccf0;  1 drivers
v0x55a1f2288ed0_0 .net *"_s4", 0 0, L_0x55a1f3b7ca10;  1 drivers
v0x55a1f2280320_0 .net *"_s6", 0 0, L_0x55a1f3b7cb20;  1 drivers
v0x55a1f2280400_0 .net *"_s8", 0 0, L_0x55a1f3b7cbe0;  1 drivers
v0x55a1f2286280_0 .net "a", 0 0, L_0x55a1f3b7ce70;  1 drivers
v0x55a1f2286320_0 .net "b", 0 0, L_0x55a1f3b7cfa0;  1 drivers
v0x55a1f2285ea0_0 .net "ca", 0 0, L_0x55a1f3b7cd60;  1 drivers
v0x55a1f2285f60_0 .net "cin", 0 0, L_0x55a1f3b7d0d0;  1 drivers
v0x55a1f22833e0_0 .net "sum", 0 0, L_0x55a1f3b7c950;  1 drivers
S_0x55a1f2282f70 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f228ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7d200 .functor XOR 1, L_0x55a1f3b7d6e0, L_0x55a1f3b7d810, C4<0>, C4<0>;
L_0x55a1f3b7d270 .functor XOR 1, L_0x55a1f3b7d200, L_0x55a1f3b7d940, C4<0>, C4<0>;
L_0x55a1f3b7d2e0 .functor AND 1, L_0x55a1f3b7d6e0, L_0x55a1f3b7d810, C4<1>, C4<1>;
L_0x55a1f3b7d350 .functor AND 1, L_0x55a1f3b7d6e0, L_0x55a1f3b7d940, C4<1>, C4<1>;
L_0x55a1f3b7d410 .functor OR 1, L_0x55a1f3b7d2e0, L_0x55a1f3b7d350, C4<0>, C4<0>;
L_0x55a1f3b7d520 .functor AND 1, L_0x55a1f3b7d940, L_0x55a1f3b7d810, C4<1>, C4<1>;
L_0x55a1f3b7d5d0 .functor OR 1, L_0x55a1f3b7d410, L_0x55a1f3b7d520, C4<0>, C4<0>;
v0x55a1f2280040_0 .net *"_s0", 0 0, L_0x55a1f3b7d200;  1 drivers
v0x55a1f22872d0_0 .net *"_s10", 0 0, L_0x55a1f3b7d520;  1 drivers
v0x55a1f2287390_0 .net *"_s4", 0 0, L_0x55a1f3b7d2e0;  1 drivers
v0x55a1f2288720_0 .net *"_s6", 0 0, L_0x55a1f3b7d350;  1 drivers
v0x55a1f2288800_0 .net *"_s8", 0 0, L_0x55a1f3b7d410;  1 drivers
v0x55a1f2284410_0 .net "a", 0 0, L_0x55a1f3b7d6e0;  1 drivers
v0x55a1f22857b0_0 .net "b", 0 0, L_0x55a1f3b7d810;  1 drivers
v0x55a1f2285870_0 .net "ca", 0 0, L_0x55a1f3b7d5d0;  1 drivers
v0x55a1f2281430_0 .net "cin", 0 0, L_0x55a1f3b7d940;  1 drivers
v0x55a1f2282860_0 .net "sum", 0 0, L_0x55a1f3b7d270;  1 drivers
S_0x55a1f227e520 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f228ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7dab0 .functor XOR 1, L_0x55a1f3b7e080, L_0x55a1f3b7e1b0, C4<0>, C4<0>;
L_0x55a1f3b7db20 .functor XOR 1, L_0x55a1f3b7dab0, L_0x55a1f3b7e330, C4<0>, C4<0>;
L_0x55a1f3b7dbe0 .functor AND 1, L_0x55a1f3b7e080, L_0x55a1f3b7e1b0, C4<1>, C4<1>;
L_0x55a1f3b7dcf0 .functor AND 1, L_0x55a1f3b7e080, L_0x55a1f3b7e330, C4<1>, C4<1>;
L_0x55a1f3b7ddb0 .functor OR 1, L_0x55a1f3b7dbe0, L_0x55a1f3b7dcf0, C4<0>, C4<0>;
L_0x55a1f3b7dec0 .functor AND 1, L_0x55a1f3b7e330, L_0x55a1f3b7e1b0, C4<1>, C4<1>;
L_0x55a1f3b7df70 .functor OR 1, L_0x55a1f3b7ddb0, L_0x55a1f3b7dec0, C4<0>, C4<0>;
v0x55a1f227f930_0 .net *"_s0", 0 0, L_0x55a1f3b7dab0;  1 drivers
v0x55a1f2273df0_0 .net *"_s10", 0 0, L_0x55a1f3b7dec0;  1 drivers
v0x55a1f2273ed0_0 .net *"_s4", 0 0, L_0x55a1f3b7dbe0;  1 drivers
v0x55a1f227c880_0 .net *"_s6", 0 0, L_0x55a1f3b7dcf0;  1 drivers
v0x55a1f227c960_0 .net *"_s8", 0 0, L_0x55a1f3b7ddb0;  1 drivers
v0x55a1f227c4a0_0 .net "a", 0 0, L_0x55a1f3b7e080;  1 drivers
v0x55a1f227c560_0 .net "b", 0 0, L_0x55a1f3b7e1b0;  1 drivers
v0x55a1f22739d0_0 .net "ca", 0 0, L_0x55a1f3b7df70;  1 drivers
v0x55a1f2273a70_0 .net "cin", 0 0, L_0x55a1f3b7e330;  1 drivers
v0x55a1f22799e0_0 .net "sum", 0 0, L_0x55a1f3b7db20;  1 drivers
S_0x55a1f2279550 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f228ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7e460 .functor XOR 1, L_0x55a1f3b7e900, L_0x55a1f3b7eac0, C4<0>, C4<0>;
L_0x55a1f3b7e4d0 .functor XOR 1, L_0x55a1f3b7e460, L_0x55a1f3b7ec80, C4<0>, C4<0>;
L_0x55a1f3b7e540 .functor AND 1, L_0x55a1f3b7e900, L_0x55a1f3b7eac0, C4<1>, C4<1>;
L_0x55a1f3b7e5b0 .functor AND 1, L_0x55a1f3b7e900, L_0x55a1f3b7ec80, C4<1>, C4<1>;
L_0x55a1f3b7e670 .functor OR 1, L_0x55a1f3b7e540, L_0x55a1f3b7e5b0, C4<0>, C4<0>;
L_0x55a1f3b7e780 .functor AND 1, L_0x55a1f3b7ec80, L_0x55a1f3b7eac0, C4<1>, C4<1>;
L_0x55a1f3b7e7f0 .functor OR 1, L_0x55a1f3b7e670, L_0x55a1f3b7e780, C4<0>, C4<0>;
v0x55a1f2276a60_0 .net *"_s0", 0 0, L_0x55a1f3b7e460;  1 drivers
v0x55a1f2276600_0 .net *"_s10", 0 0, L_0x55a1f3b7e780;  1 drivers
v0x55a1f22766e0_0 .net *"_s4", 0 0, L_0x55a1f3b7e540;  1 drivers
v0x55a1f2273650_0 .net *"_s6", 0 0, L_0x55a1f3b7e5b0;  1 drivers
v0x55a1f2273730_0 .net *"_s8", 0 0, L_0x55a1f3b7e670;  1 drivers
v0x55a1f227a9f0_0 .net "a", 0 0, L_0x55a1f3b7e900;  1 drivers
v0x55a1f227bdb0_0 .net "b", 0 0, L_0x55a1f3b7eac0;  1 drivers
v0x55a1f227be70_0 .net "ca", 0 0, L_0x55a1f3b7e7f0;  1 drivers
v0x55a1f2277a30_0 .net "cin", 0 0, L_0x55a1f3b7ec80;  1 drivers
v0x55a1f2278e60_0 .net "sum", 0 0, L_0x55a1f3b7e4d0;  1 drivers
S_0x55a1f226c420 .scope module, "a_5" "three_fam" 10 58, 17 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55a1f2b4c3c0_0 .net "c", 259 0, L_0x55a1f3c06630;  1 drivers
v0x55a1f2b4c4a0_0 .net "ca", 194 0, L_0x55a1f3c06450;  1 drivers
v0x55a1f2b429c0_0 .net "s", 324 0, L_0x55a1f3c06590;  1 drivers
v0x55a1f2b42ac0_0 .net "sum", 194 0, L_0x55a1f3c06360;  1 drivers
L_0x55a1f3bad1a0 .part L_0x55a1f3c06590, 0, 65;
L_0x55a1f3bad240 .part L_0x55a1f3c06590, 65, 65;
L_0x55a1f3bad330 .part L_0x55a1f3c06630, 0, 65;
L_0x55a1f3bd96b0 .part L_0x55a1f3c06630, 65, 65;
L_0x55a1f3bd97a0 .part L_0x55a1f3c06590, 130, 65;
L_0x55a1f3bd9840 .part L_0x55a1f3c06630, 130, 65;
L_0x55a1f3c06010 .part L_0x55a1f3c06590, 195, 65;
L_0x55a1f3c06140 .part L_0x55a1f3c06590, 260, 65;
L_0x55a1f3c06230 .part L_0x55a1f3c06630, 195, 65;
L_0x55a1f3c06360 .concat8 [ 65 65 65 0], L_0x55a1f3bace30, L_0x55a1f3bd9340, L_0x55a1f3c05ca0;
L_0x55a1f3c06450 .concat8 [ 65 65 65 0], L_0x55a1f3bacfc0, L_0x55a1f3bd94d0, L_0x55a1f3c05e30;
S_0x55a1f22694d0 .scope module, "a_0" "sixtyBitAdder" 17 10, 12 3 0, S_0x55a1f226c420;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e18d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f20b81b0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e18d0;  1 drivers
L_0x7fcc609e1918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f20b82b0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1918;  1 drivers
v0x55a1f20b9600_0 .net "a", 64 0, L_0x55a1f3bad1a0;  1 drivers
v0x55a1f20b96e0_0 .net "b", 64 0, L_0x55a1f3bad240;  1 drivers
v0x55a1f20b52e0_0 .net "ca", 64 0, L_0x55a1f3bacfc0;  1 drivers
v0x55a1f20b6630_0 .net "cin", 64 0, L_0x55a1f3bad330;  1 drivers
v0x55a1f20b6710_0 .net "sum", 64 0, L_0x55a1f3bace30;  1 drivers
L_0x55a1f3b96aa0 .part L_0x55a1f3bad1a0, 0, 32;
L_0x55a1f3b96b40 .part L_0x55a1f3bad240, 0, 32;
L_0x55a1f3b96be0 .part L_0x55a1f3bad330, 0, 32;
L_0x55a1f3bacb60 .part L_0x55a1f3bad1a0, 32, 32;
L_0x55a1f3bacc50 .part L_0x55a1f3bad240, 32, 32;
L_0x55a1f3bacd40 .part L_0x55a1f3bad330, 32, 32;
L_0x55a1f3bace30 .concat8 [ 32 32 1 0], L_0x55a1f3b967d0, L_0x55a1f3bac890, L_0x7fcc609e1918;
L_0x55a1f3bacfc0 .concat8 [ 1 32 32 0], L_0x7fcc609e18d0, L_0x55a1f3b96910, L_0x55a1f3bac9d0;
S_0x55a1f2266490 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f22694d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f218fd50_0 .net "a", 31 0, L_0x55a1f3b96aa0;  1 drivers
v0x55a1f218f930_0 .net "b", 31 0, L_0x55a1f3b96b40;  1 drivers
v0x55a1f218fa10_0 .net "ca", 31 0, L_0x55a1f3b96910;  1 drivers
v0x55a1f2186e60_0 .net "cin", 31 0, L_0x55a1f3b96be0;  1 drivers
v0x55a1f2186f40_0 .net "sum", 31 0, L_0x55a1f3b967d0;  1 drivers
L_0x55a1f3b8b870 .part L_0x55a1f3b96aa0, 0, 16;
L_0x55a1f3b8b910 .part L_0x55a1f3b96b40, 0, 16;
L_0x55a1f3b8b9b0 .part L_0x55a1f3b96be0, 0, 16;
L_0x55a1f3b964c0 .part L_0x55a1f3b96aa0, 16, 16;
L_0x55a1f3b965b0 .part L_0x55a1f3b96b40, 16, 16;
L_0x55a1f3b966a0 .part L_0x55a1f3b96be0, 16, 16;
L_0x55a1f3b967d0 .concat8 [ 16 16 0 0], L_0x55a1f3b8b570, L_0x55a1f3b961c0;
L_0x55a1f3b96910 .concat8 [ 16 16 0 0], L_0x55a1f3b8b610, L_0x55a1f3b96260;
S_0x55a1f2254b80 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2266490;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f21fd950_0 .net "a", 15 0, L_0x55a1f3b8b870;  1 drivers
v0x55a1f21fda30_0 .net "b", 15 0, L_0x55a1f3b8b910;  1 drivers
v0x55a1f21fade0_0 .net "ca", 15 0, L_0x55a1f3b8b610;  1 drivers
v0x55a1f21faea0_0 .net "cin", 15 0, L_0x55a1f3b8b9b0;  1 drivers
v0x55a1f21ed920_0 .net "sum", 15 0, L_0x55a1f3b8b570;  1 drivers
L_0x55a1f3b83480 .part L_0x55a1f3b8b870, 0, 4;
L_0x55a1f3b83520 .part L_0x55a1f3b8b910, 0, 4;
L_0x55a1f3b835c0 .part L_0x55a1f3b8b9b0, 0, 4;
L_0x55a1f3b85e10 .part L_0x55a1f3b8b870, 4, 4;
L_0x55a1f3b85f00 .part L_0x55a1f3b8b910, 4, 4;
L_0x55a1f3b85ff0 .part L_0x55a1f3b8b9b0, 4, 4;
L_0x55a1f3b88890 .part L_0x55a1f3b8b870, 8, 4;
L_0x55a1f3b88930 .part L_0x55a1f3b8b910, 8, 4;
L_0x55a1f3b88a20 .part L_0x55a1f3b8b9b0, 8, 4;
L_0x55a1f3b8b170 .part L_0x55a1f3b8b870, 12, 4;
L_0x55a1f3b8b2a0 .part L_0x55a1f3b8b910, 12, 4;
L_0x55a1f3b8b3d0 .part L_0x55a1f3b8b9b0, 12, 4;
L_0x55a1f3b8b570 .concat8 [ 4 4 4 4], L_0x55a1f3b83270, L_0x55a1f3b85c00, L_0x55a1f3b88680, L_0x55a1f3b8af60;
L_0x55a1f3b8b610 .concat8 [ 4 4 4 4], L_0x55a1f3b83310, L_0x55a1f3b85ca0, L_0x55a1f3b88720, L_0x55a1f3b8b000;
S_0x55a1f2257700 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2254b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f224ced0_0 .net "a", 3 0, L_0x55a1f3b83480;  1 drivers
v0x55a1f224cfd0_0 .net "b", 3 0, L_0x55a1f3b83520;  1 drivers
v0x55a1f2248b90_0 .net "ca", 3 0, L_0x55a1f3b83310;  1 drivers
v0x55a1f2248c50_0 .net "cin", 3 0, L_0x55a1f3b835c0;  1 drivers
v0x55a1f2249f20_0 .net "sum", 3 0, L_0x55a1f3b83270;  1 drivers
L_0x55a1f3b81270 .part L_0x55a1f3b83480, 0, 1;
L_0x55a1f3b813a0 .part L_0x55a1f3b83520, 0, 1;
L_0x55a1f3b814d0 .part L_0x55a1f3b835c0, 0, 1;
L_0x55a1f3b81aa0 .part L_0x55a1f3b83480, 1, 1;
L_0x55a1f3b81bd0 .part L_0x55a1f3b83520, 1, 1;
L_0x55a1f3b81d00 .part L_0x55a1f3b835c0, 1, 1;
L_0x55a1f3b82440 .part L_0x55a1f3b83480, 2, 1;
L_0x55a1f3b82570 .part L_0x55a1f3b83520, 2, 1;
L_0x55a1f3b826f0 .part L_0x55a1f3b835c0, 2, 1;
L_0x55a1f3b82cc0 .part L_0x55a1f3b83480, 3, 1;
L_0x55a1f3b82e80 .part L_0x55a1f3b83520, 3, 1;
L_0x55a1f3b83040 .part L_0x55a1f3b835c0, 3, 1;
L_0x55a1f3b83270 .concat8 [ 1 1 1 1], L_0x55a1f3b7ee40, L_0x55a1f3b81670, L_0x55a1f3b81ee0, L_0x55a1f3b82890;
L_0x55a1f3b83310 .concat8 [ 1 1 1 1], L_0x55a1f3b81160, L_0x55a1f3b81990, L_0x55a1f3b82330, L_0x55a1f3b82bb0;
S_0x55a1f225fdb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2257700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b7f450 .functor XOR 1, L_0x55a1f3b81270, L_0x55a1f3b813a0, C4<0>, C4<0>;
L_0x55a1f3b7ee40 .functor XOR 1, L_0x55a1f3b7f450, L_0x55a1f3b814d0, C4<0>, C4<0>;
L_0x55a1f3b80e10 .functor AND 1, L_0x55a1f3b81270, L_0x55a1f3b813a0, C4<1>, C4<1>;
L_0x55a1f3b80f20 .functor AND 1, L_0x55a1f3b81270, L_0x55a1f3b814d0, C4<1>, C4<1>;
L_0x55a1f3b80fe0 .functor OR 1, L_0x55a1f3b80e10, L_0x55a1f3b80f20, C4<0>, C4<0>;
L_0x55a1f3b810f0 .functor AND 1, L_0x55a1f3b814d0, L_0x55a1f3b813a0, C4<1>, C4<1>;
L_0x55a1f3b81160 .functor OR 1, L_0x55a1f3b80fe0, L_0x55a1f3b810f0, C4<0>, C4<0>;
v0x55a1f22572e0_0 .net *"_s0", 0 0, L_0x55a1f3b7f450;  1 drivers
v0x55a1f2257380_0 .net *"_s10", 0 0, L_0x55a1f3b810f0;  1 drivers
v0x55a1f225d240_0 .net *"_s4", 0 0, L_0x55a1f3b80e10;  1 drivers
v0x55a1f225d310_0 .net *"_s6", 0 0, L_0x55a1f3b80f20;  1 drivers
v0x55a1f225ce60_0 .net *"_s8", 0 0, L_0x55a1f3b80fe0;  1 drivers
v0x55a1f225cf40_0 .net "a", 0 0, L_0x55a1f3b81270;  1 drivers
v0x55a1f225a2f0_0 .net "b", 0 0, L_0x55a1f3b813a0;  1 drivers
v0x55a1f225a3b0_0 .net "ca", 0 0, L_0x55a1f3b81160;  1 drivers
v0x55a1f2259f10_0 .net "cin", 0 0, L_0x55a1f3b814d0;  1 drivers
v0x55a1f2256f60_0 .net "sum", 0 0, L_0x55a1f3b7ee40;  1 drivers
S_0x55a1f225e290 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2257700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b81600 .functor XOR 1, L_0x55a1f3b81aa0, L_0x55a1f3b81bd0, C4<0>, C4<0>;
L_0x55a1f3b81670 .functor XOR 1, L_0x55a1f3b81600, L_0x55a1f3b81d00, C4<0>, C4<0>;
L_0x55a1f3b816e0 .functor AND 1, L_0x55a1f3b81aa0, L_0x55a1f3b81bd0, C4<1>, C4<1>;
L_0x55a1f3b81750 .functor AND 1, L_0x55a1f3b81aa0, L_0x55a1f3b81d00, C4<1>, C4<1>;
L_0x55a1f3b81810 .functor OR 1, L_0x55a1f3b816e0, L_0x55a1f3b81750, C4<0>, C4<0>;
L_0x55a1f3b81920 .functor AND 1, L_0x55a1f3b81d00, L_0x55a1f3b81bd0, C4<1>, C4<1>;
L_0x55a1f3b81990 .functor OR 1, L_0x55a1f3b81810, L_0x55a1f3b81920, C4<0>, C4<0>;
v0x55a1f225f740_0 .net *"_s0", 0 0, L_0x55a1f3b81600;  1 drivers
v0x55a1f225b340_0 .net *"_s10", 0 0, L_0x55a1f3b81920;  1 drivers
v0x55a1f225b420_0 .net *"_s4", 0 0, L_0x55a1f3b816e0;  1 drivers
v0x55a1f225c770_0 .net *"_s6", 0 0, L_0x55a1f3b81750;  1 drivers
v0x55a1f225c850_0 .net *"_s8", 0 0, L_0x55a1f3b81810;  1 drivers
v0x55a1f22583f0_0 .net "a", 0 0, L_0x55a1f3b81aa0;  1 drivers
v0x55a1f22584b0_0 .net "b", 0 0, L_0x55a1f3b81bd0;  1 drivers
v0x55a1f2259820_0 .net "ca", 0 0, L_0x55a1f3b81990;  1 drivers
v0x55a1f22598c0_0 .net "cin", 0 0, L_0x55a1f3b81d00;  1 drivers
v0x55a1f2255590_0 .net "sum", 0 0, L_0x55a1f3b81670;  1 drivers
S_0x55a1f2256870 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2257700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b81e70 .functor XOR 1, L_0x55a1f3b82440, L_0x55a1f3b82570, C4<0>, C4<0>;
L_0x55a1f3b81ee0 .functor XOR 1, L_0x55a1f3b81e70, L_0x55a1f3b826f0, C4<0>, C4<0>;
L_0x55a1f3b81fa0 .functor AND 1, L_0x55a1f3b82440, L_0x55a1f3b82570, C4<1>, C4<1>;
L_0x55a1f3b820b0 .functor AND 1, L_0x55a1f3b82440, L_0x55a1f3b826f0, C4<1>, C4<1>;
L_0x55a1f3b82170 .functor OR 1, L_0x55a1f3b81fa0, L_0x55a1f3b820b0, C4<0>, C4<0>;
L_0x55a1f3b82280 .functor AND 1, L_0x55a1f3b826f0, L_0x55a1f3b82570, C4<1>, C4<1>;
L_0x55a1f3b82330 .functor OR 1, L_0x55a1f3b82170, L_0x55a1f3b82280, C4<0>, C4<0>;
v0x55a1f224ae60_0 .net *"_s0", 0 0, L_0x55a1f3b81e70;  1 drivers
v0x55a1f2253840_0 .net *"_s10", 0 0, L_0x55a1f3b82280;  1 drivers
v0x55a1f2253920_0 .net *"_s4", 0 0, L_0x55a1f3b81fa0;  1 drivers
v0x55a1f2253460_0 .net *"_s6", 0 0, L_0x55a1f3b820b0;  1 drivers
v0x55a1f2253540_0 .net *"_s8", 0 0, L_0x55a1f3b82170;  1 drivers
v0x55a1f224aa00_0 .net "a", 0 0, L_0x55a1f3b82440;  1 drivers
v0x55a1f22508f0_0 .net "b", 0 0, L_0x55a1f3b82570;  1 drivers
v0x55a1f22509b0_0 .net "ca", 0 0, L_0x55a1f3b82330;  1 drivers
v0x55a1f2250510_0 .net "cin", 0 0, L_0x55a1f3b826f0;  1 drivers
v0x55a1f224d9a0_0 .net "sum", 0 0, L_0x55a1f3b81ee0;  1 drivers
S_0x55a1f224d5c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2257700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b82820 .functor XOR 1, L_0x55a1f3b82cc0, L_0x55a1f3b82e80, C4<0>, C4<0>;
L_0x55a1f3b82890 .functor XOR 1, L_0x55a1f3b82820, L_0x55a1f3b83040, C4<0>, C4<0>;
L_0x55a1f3b82900 .functor AND 1, L_0x55a1f3b82cc0, L_0x55a1f3b82e80, C4<1>, C4<1>;
L_0x55a1f3b82970 .functor AND 1, L_0x55a1f3b82cc0, L_0x55a1f3b83040, C4<1>, C4<1>;
L_0x55a1f3b82a30 .functor OR 1, L_0x55a1f3b82900, L_0x55a1f3b82970, C4<0>, C4<0>;
L_0x55a1f3b82b40 .functor AND 1, L_0x55a1f3b83040, L_0x55a1f3b82e80, C4<1>, C4<1>;
L_0x55a1f3b82bb0 .functor OR 1, L_0x55a1f3b82a30, L_0x55a1f3b82b40, C4<0>, C4<0>;
v0x55a1f224a690_0 .net *"_s0", 0 0, L_0x55a1f3b82820;  1 drivers
v0x55a1f2251940_0 .net *"_s10", 0 0, L_0x55a1f3b82b40;  1 drivers
v0x55a1f2251a20_0 .net *"_s4", 0 0, L_0x55a1f3b82900;  1 drivers
v0x55a1f2252d70_0 .net *"_s6", 0 0, L_0x55a1f3b82970;  1 drivers
v0x55a1f2252e50_0 .net *"_s8", 0 0, L_0x55a1f3b82a30;  1 drivers
v0x55a1f224e9f0_0 .net "a", 0 0, L_0x55a1f3b82cc0;  1 drivers
v0x55a1f224eab0_0 .net "b", 0 0, L_0x55a1f3b82e80;  1 drivers
v0x55a1f224fe20_0 .net "ca", 0 0, L_0x55a1f3b82bb0;  1 drivers
v0x55a1f224fec0_0 .net "cin", 0 0, L_0x55a1f3b83040;  1 drivers
v0x55a1f224bb50_0 .net "sum", 0 0, L_0x55a1f3b82890;  1 drivers
S_0x55a1f223e460 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2254b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f222f800_0 .net "a", 3 0, L_0x55a1f3b85e10;  1 drivers
v0x55a1f222f900_0 .net "b", 3 0, L_0x55a1f3b85f00;  1 drivers
v0x55a1f2230b90_0 .net "ca", 3 0, L_0x55a1f3b85ca0;  1 drivers
v0x55a1f2230c50_0 .net "cin", 3 0, L_0x55a1f3b85ff0;  1 drivers
v0x55a1f222e290_0 .net "sum", 3 0, L_0x55a1f3b85c00;  1 drivers
L_0x55a1f3b83bc0 .part L_0x55a1f3b85e10, 0, 1;
L_0x55a1f3b83cf0 .part L_0x55a1f3b85f00, 0, 1;
L_0x55a1f3b83e20 .part L_0x55a1f3b85ff0, 0, 1;
L_0x55a1f3b84430 .part L_0x55a1f3b85e10, 1, 1;
L_0x55a1f3b84560 .part L_0x55a1f3b85f00, 1, 1;
L_0x55a1f3b84690 .part L_0x55a1f3b85ff0, 1, 1;
L_0x55a1f3b84dd0 .part L_0x55a1f3b85e10, 2, 1;
L_0x55a1f3b84f00 .part L_0x55a1f3b85f00, 2, 1;
L_0x55a1f3b85080 .part L_0x55a1f3b85ff0, 2, 1;
L_0x55a1f3b85650 .part L_0x55a1f3b85e10, 3, 1;
L_0x55a1f3b85810 .part L_0x55a1f3b85f00, 3, 1;
L_0x55a1f3b859d0 .part L_0x55a1f3b85ff0, 3, 1;
L_0x55a1f3b85c00 .concat8 [ 1 1 1 1], L_0x55a1f3b83660, L_0x55a1f3b83fc0, L_0x55a1f3b84870, L_0x55a1f3b85220;
L_0x55a1f3b85ca0 .concat8 [ 1 1 1 1], L_0x55a1f3b83ab0, L_0x55a1f3b84320, L_0x55a1f3b84cc0, L_0x55a1f3b85540;
S_0x55a1f2246b10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f223e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b83200 .functor XOR 1, L_0x55a1f3b83bc0, L_0x55a1f3b83cf0, C4<0>, C4<0>;
L_0x55a1f3b83660 .functor XOR 1, L_0x55a1f3b83200, L_0x55a1f3b83e20, C4<0>, C4<0>;
L_0x55a1f3b83720 .functor AND 1, L_0x55a1f3b83bc0, L_0x55a1f3b83cf0, C4<1>, C4<1>;
L_0x55a1f3b83830 .functor AND 1, L_0x55a1f3b83bc0, L_0x55a1f3b83e20, C4<1>, C4<1>;
L_0x55a1f3b838f0 .functor OR 1, L_0x55a1f3b83720, L_0x55a1f3b83830, C4<0>, C4<0>;
L_0x55a1f3b83a00 .functor AND 1, L_0x55a1f3b83e20, L_0x55a1f3b83cf0, C4<1>, C4<1>;
L_0x55a1f3b83ab0 .functor OR 1, L_0x55a1f3b838f0, L_0x55a1f3b83a00, C4<0>, C4<0>;
v0x55a1f223e0c0_0 .net *"_s0", 0 0, L_0x55a1f3b83200;  1 drivers
v0x55a1f2243fa0_0 .net *"_s10", 0 0, L_0x55a1f3b83a00;  1 drivers
v0x55a1f2244080_0 .net *"_s4", 0 0, L_0x55a1f3b83720;  1 drivers
v0x55a1f2243bc0_0 .net *"_s6", 0 0, L_0x55a1f3b83830;  1 drivers
v0x55a1f2243ca0_0 .net *"_s8", 0 0, L_0x55a1f3b838f0;  1 drivers
v0x55a1f2241050_0 .net "a", 0 0, L_0x55a1f3b83bc0;  1 drivers
v0x55a1f22410f0_0 .net "b", 0 0, L_0x55a1f3b83cf0;  1 drivers
v0x55a1f2240c70_0 .net "ca", 0 0, L_0x55a1f3b83ab0;  1 drivers
v0x55a1f2240d30_0 .net "cin", 0 0, L_0x55a1f3b83e20;  1 drivers
v0x55a1f223dd70_0 .net "sum", 0 0, L_0x55a1f3b83660;  1 drivers
S_0x55a1f2245010 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f223e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b83f50 .functor XOR 1, L_0x55a1f3b84430, L_0x55a1f3b84560, C4<0>, C4<0>;
L_0x55a1f3b83fc0 .functor XOR 1, L_0x55a1f3b83f50, L_0x55a1f3b84690, C4<0>, C4<0>;
L_0x55a1f3b84030 .functor AND 1, L_0x55a1f3b84430, L_0x55a1f3b84560, C4<1>, C4<1>;
L_0x55a1f3b840a0 .functor AND 1, L_0x55a1f3b84430, L_0x55a1f3b84690, C4<1>, C4<1>;
L_0x55a1f3b84160 .functor OR 1, L_0x55a1f3b84030, L_0x55a1f3b840a0, C4<0>, C4<0>;
L_0x55a1f3b84270 .functor AND 1, L_0x55a1f3b84690, L_0x55a1f3b84560, C4<1>, C4<1>;
L_0x55a1f3b84320 .functor OR 1, L_0x55a1f3b84160, L_0x55a1f3b84270, C4<0>, C4<0>;
v0x55a1f22464c0_0 .net *"_s0", 0 0, L_0x55a1f3b83f50;  1 drivers
v0x55a1f22420a0_0 .net *"_s10", 0 0, L_0x55a1f3b84270;  1 drivers
v0x55a1f2242160_0 .net *"_s4", 0 0, L_0x55a1f3b84030;  1 drivers
v0x55a1f22434f0_0 .net *"_s6", 0 0, L_0x55a1f3b840a0;  1 drivers
v0x55a1f22435d0_0 .net *"_s8", 0 0, L_0x55a1f3b84160;  1 drivers
v0x55a1f223f1e0_0 .net "a", 0 0, L_0x55a1f3b84430;  1 drivers
v0x55a1f2240580_0 .net "b", 0 0, L_0x55a1f3b84560;  1 drivers
v0x55a1f2240640_0 .net "ca", 0 0, L_0x55a1f3b84320;  1 drivers
v0x55a1f223c240_0 .net "cin", 0 0, L_0x55a1f3b84690;  1 drivers
v0x55a1f223d5d0_0 .net "sum", 0 0, L_0x55a1f3b83fc0;  1 drivers
S_0x55a1f2231a20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f223e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b84800 .functor XOR 1, L_0x55a1f3b84dd0, L_0x55a1f3b84f00, C4<0>, C4<0>;
L_0x55a1f3b84870 .functor XOR 1, L_0x55a1f3b84800, L_0x55a1f3b85080, C4<0>, C4<0>;
L_0x55a1f3b84930 .functor AND 1, L_0x55a1f3b84dd0, L_0x55a1f3b84f00, C4<1>, C4<1>;
L_0x55a1f3b84a40 .functor AND 1, L_0x55a1f3b84dd0, L_0x55a1f3b85080, C4<1>, C4<1>;
L_0x55a1f3b84b00 .functor OR 1, L_0x55a1f3b84930, L_0x55a1f3b84a40, C4<0>, C4<0>;
L_0x55a1f3b84c10 .functor AND 1, L_0x55a1f3b85080, L_0x55a1f3b84f00, C4<1>, C4<1>;
L_0x55a1f3b84cc0 .functor OR 1, L_0x55a1f3b84b00, L_0x55a1f3b84c10, C4<0>, C4<0>;
v0x55a1f223a530_0 .net *"_s0", 0 0, L_0x55a1f3b84800;  1 drivers
v0x55a1f223a0d0_0 .net *"_s10", 0 0, L_0x55a1f3b84c10;  1 drivers
v0x55a1f223a1b0_0 .net *"_s4", 0 0, L_0x55a1f3b84930;  1 drivers
v0x55a1f2231600_0 .net *"_s6", 0 0, L_0x55a1f3b84a40;  1 drivers
v0x55a1f22316e0_0 .net *"_s8", 0 0, L_0x55a1f3b84b00;  1 drivers
v0x55a1f2237560_0 .net "a", 0 0, L_0x55a1f3b84dd0;  1 drivers
v0x55a1f2237620_0 .net "b", 0 0, L_0x55a1f3b84f00;  1 drivers
v0x55a1f2237180_0 .net "ca", 0 0, L_0x55a1f3b84cc0;  1 drivers
v0x55a1f2237220_0 .net "cin", 0 0, L_0x55a1f3b85080;  1 drivers
v0x55a1f22346c0_0 .net "sum", 0 0, L_0x55a1f3b84870;  1 drivers
S_0x55a1f2234230 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f223e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b851b0 .functor XOR 1, L_0x55a1f3b85650, L_0x55a1f3b85810, C4<0>, C4<0>;
L_0x55a1f3b85220 .functor XOR 1, L_0x55a1f3b851b0, L_0x55a1f3b859d0, C4<0>, C4<0>;
L_0x55a1f3b85290 .functor AND 1, L_0x55a1f3b85650, L_0x55a1f3b85810, C4<1>, C4<1>;
L_0x55a1f3b85300 .functor AND 1, L_0x55a1f3b85650, L_0x55a1f3b859d0, C4<1>, C4<1>;
L_0x55a1f3b853c0 .functor OR 1, L_0x55a1f3b85290, L_0x55a1f3b85300, C4<0>, C4<0>;
L_0x55a1f3b854d0 .functor AND 1, L_0x55a1f3b859d0, L_0x55a1f3b85810, C4<1>, C4<1>;
L_0x55a1f3b85540 .functor OR 1, L_0x55a1f3b853c0, L_0x55a1f3b854d0, C4<0>, C4<0>;
v0x55a1f2231300_0 .net *"_s0", 0 0, L_0x55a1f3b851b0;  1 drivers
v0x55a1f22385b0_0 .net *"_s10", 0 0, L_0x55a1f3b854d0;  1 drivers
v0x55a1f2238690_0 .net *"_s4", 0 0, L_0x55a1f3b85290;  1 drivers
v0x55a1f22399e0_0 .net *"_s6", 0 0, L_0x55a1f3b85300;  1 drivers
v0x55a1f2239ac0_0 .net *"_s8", 0 0, L_0x55a1f3b853c0;  1 drivers
v0x55a1f22356d0_0 .net "a", 0 0, L_0x55a1f3b85650;  1 drivers
v0x55a1f2236a90_0 .net "b", 0 0, L_0x55a1f3b85810;  1 drivers
v0x55a1f2236b50_0 .net "ca", 0 0, L_0x55a1f3b85540;  1 drivers
v0x55a1f2232710_0 .net "cin", 0 0, L_0x55a1f3b859d0;  1 drivers
v0x55a1f2233b40_0 .net "sum", 0 0, L_0x55a1f3b85220;  1 drivers
S_0x55a1f2221940 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2254b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f221cbe0_0 .net "a", 3 0, L_0x55a1f3b88890;  1 drivers
v0x55a1f221cce0_0 .net "b", 3 0, L_0x55a1f3b88930;  1 drivers
v0x55a1f2218860_0 .net "ca", 3 0, L_0x55a1f3b88720;  1 drivers
v0x55a1f2218920_0 .net "cin", 3 0, L_0x55a1f3b88a20;  1 drivers
v0x55a1f2219c90_0 .net "sum", 3 0, L_0x55a1f3b88680;  1 drivers
L_0x55a1f3b86680 .part L_0x55a1f3b88890, 0, 1;
L_0x55a1f3b867b0 .part L_0x55a1f3b88930, 0, 1;
L_0x55a1f3b868e0 .part L_0x55a1f3b88a20, 0, 1;
L_0x55a1f3b86ef0 .part L_0x55a1f3b88890, 1, 1;
L_0x55a1f3b87020 .part L_0x55a1f3b88930, 1, 1;
L_0x55a1f3b87150 .part L_0x55a1f3b88a20, 1, 1;
L_0x55a1f3b87890 .part L_0x55a1f3b88890, 2, 1;
L_0x55a1f3b879c0 .part L_0x55a1f3b88930, 2, 1;
L_0x55a1f3b87b40 .part L_0x55a1f3b88a20, 2, 1;
L_0x55a1f3b88070 .part L_0x55a1f3b88890, 3, 1;
L_0x55a1f3b88290 .part L_0x55a1f3b88930, 3, 1;
L_0x55a1f3b88450 .part L_0x55a1f3b88a20, 3, 1;
L_0x55a1f3b88680 .concat8 [ 1 1 1 1], L_0x55a1f3b86120, L_0x55a1f3b86a80, L_0x55a1f3b87330, L_0x55a1f3b87ce0;
L_0x55a1f3b88720 .concat8 [ 1 1 1 1], L_0x55a1f3b86570, L_0x55a1f3b86de0, L_0x55a1f3b87780, L_0x55a1f3b88000;
S_0x55a1f22244c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2221940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b85b90 .functor XOR 1, L_0x55a1f3b86680, L_0x55a1f3b867b0, C4<0>, C4<0>;
L_0x55a1f3b86120 .functor XOR 1, L_0x55a1f3b85b90, L_0x55a1f3b868e0, C4<0>, C4<0>;
L_0x55a1f3b861e0 .functor AND 1, L_0x55a1f3b86680, L_0x55a1f3b867b0, C4<1>, C4<1>;
L_0x55a1f3b862f0 .functor AND 1, L_0x55a1f3b86680, L_0x55a1f3b868e0, C4<1>, C4<1>;
L_0x55a1f3b863b0 .functor OR 1, L_0x55a1f3b861e0, L_0x55a1f3b862f0, C4<0>, C4<0>;
L_0x55a1f3b864c0 .functor AND 1, L_0x55a1f3b868e0, L_0x55a1f3b867b0, C4<1>, C4<1>;
L_0x55a1f3b86570 .functor OR 1, L_0x55a1f3b863b0, L_0x55a1f3b864c0, C4<0>, C4<0>;
v0x55a1f222cf50_0 .net *"_s0", 0 0, L_0x55a1f3b85b90;  1 drivers
v0x55a1f222cff0_0 .net *"_s10", 0 0, L_0x55a1f3b864c0;  1 drivers
v0x55a1f222cb70_0 .net *"_s4", 0 0, L_0x55a1f3b861e0;  1 drivers
v0x55a1f222cc60_0 .net *"_s6", 0 0, L_0x55a1f3b862f0;  1 drivers
v0x55a1f22240a0_0 .net *"_s8", 0 0, L_0x55a1f3b863b0;  1 drivers
v0x55a1f222a000_0 .net "a", 0 0, L_0x55a1f3b86680;  1 drivers
v0x55a1f222a0c0_0 .net "b", 0 0, L_0x55a1f3b867b0;  1 drivers
v0x55a1f2229c20_0 .net "ca", 0 0, L_0x55a1f3b86570;  1 drivers
v0x55a1f2229cc0_0 .net "cin", 0 0, L_0x55a1f3b868e0;  1 drivers
v0x55a1f2227160_0 .net "sum", 0 0, L_0x55a1f3b86120;  1 drivers
S_0x55a1f2226cd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2221940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b86a10 .functor XOR 1, L_0x55a1f3b86ef0, L_0x55a1f3b87020, C4<0>, C4<0>;
L_0x55a1f3b86a80 .functor XOR 1, L_0x55a1f3b86a10, L_0x55a1f3b87150, C4<0>, C4<0>;
L_0x55a1f3b86af0 .functor AND 1, L_0x55a1f3b86ef0, L_0x55a1f3b87020, C4<1>, C4<1>;
L_0x55a1f3b86b60 .functor AND 1, L_0x55a1f3b86ef0, L_0x55a1f3b87150, C4<1>, C4<1>;
L_0x55a1f3b86c20 .functor OR 1, L_0x55a1f3b86af0, L_0x55a1f3b86b60, C4<0>, C4<0>;
L_0x55a1f3b86d30 .functor AND 1, L_0x55a1f3b87150, L_0x55a1f3b87020, C4<1>, C4<1>;
L_0x55a1f3b86de0 .functor OR 1, L_0x55a1f3b86c20, L_0x55a1f3b86d30, C4<0>, C4<0>;
v0x55a1f2223da0_0 .net *"_s0", 0 0, L_0x55a1f3b86a10;  1 drivers
v0x55a1f222b050_0 .net *"_s10", 0 0, L_0x55a1f3b86d30;  1 drivers
v0x55a1f222b130_0 .net *"_s4", 0 0, L_0x55a1f3b86af0;  1 drivers
v0x55a1f222c480_0 .net *"_s6", 0 0, L_0x55a1f3b86b60;  1 drivers
v0x55a1f222c560_0 .net *"_s8", 0 0, L_0x55a1f3b86c20;  1 drivers
v0x55a1f2228100_0 .net "a", 0 0, L_0x55a1f3b86ef0;  1 drivers
v0x55a1f22281c0_0 .net "b", 0 0, L_0x55a1f3b87020;  1 drivers
v0x55a1f2229530_0 .net "ca", 0 0, L_0x55a1f3b86de0;  1 drivers
v0x55a1f22295d0_0 .net "cin", 0 0, L_0x55a1f3b87150;  1 drivers
v0x55a1f2225260_0 .net "sum", 0 0, L_0x55a1f3b86a80;  1 drivers
S_0x55a1f22265e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2221940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b872c0 .functor XOR 1, L_0x55a1f3b87890, L_0x55a1f3b879c0, C4<0>, C4<0>;
L_0x55a1f3b87330 .functor XOR 1, L_0x55a1f3b872c0, L_0x55a1f3b87b40, C4<0>, C4<0>;
L_0x55a1f3b873f0 .functor AND 1, L_0x55a1f3b87890, L_0x55a1f3b879c0, C4<1>, C4<1>;
L_0x55a1f3b87500 .functor AND 1, L_0x55a1f3b87890, L_0x55a1f3b87b40, C4<1>, C4<1>;
L_0x55a1f3b875c0 .functor OR 1, L_0x55a1f3b873f0, L_0x55a1f3b87500, C4<0>, C4<0>;
L_0x55a1f3b876d0 .functor AND 1, L_0x55a1f3b87b40, L_0x55a1f3b879c0, C4<1>, C4<1>;
L_0x55a1f3b87780 .functor OR 1, L_0x55a1f3b875c0, L_0x55a1f3b876d0, C4<0>, C4<0>;
v0x55a1f2222350_0 .net *"_s0", 0 0, L_0x55a1f3b872c0;  1 drivers
v0x55a1f2223630_0 .net *"_s10", 0 0, L_0x55a1f3b876d0;  1 drivers
v0x55a1f2223710_0 .net *"_s4", 0 0, L_0x55a1f3b873f0;  1 drivers
v0x55a1f2217b70_0 .net *"_s6", 0 0, L_0x55a1f3b87500;  1 drivers
v0x55a1f2217c50_0 .net *"_s8", 0 0, L_0x55a1f3b875c0;  1 drivers
v0x55a1f2220670_0 .net "a", 0 0, L_0x55a1f3b87890;  1 drivers
v0x55a1f2220220_0 .net "b", 0 0, L_0x55a1f3b879c0;  1 drivers
v0x55a1f22202e0_0 .net "ca", 0 0, L_0x55a1f3b87780;  1 drivers
v0x55a1f2217750_0 .net "cin", 0 0, L_0x55a1f3b87b40;  1 drivers
v0x55a1f221d6b0_0 .net "sum", 0 0, L_0x55a1f3b87330;  1 drivers
S_0x55a1f221d2d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2221940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b87c70 .functor XOR 1, L_0x55a1f3b88070, L_0x55a1f3b88290, C4<0>, C4<0>;
L_0x55a1f3b87ce0 .functor XOR 1, L_0x55a1f3b87c70, L_0x55a1f3b88450, C4<0>, C4<0>;
L_0x55a1f3b87d50 .functor AND 1, L_0x55a1f3b88070, L_0x55a1f3b88290, C4<1>, C4<1>;
L_0x55a1f3b87dc0 .functor AND 1, L_0x55a1f3b88070, L_0x55a1f3b88450, C4<1>, C4<1>;
L_0x55a1f3b87e80 .functor OR 1, L_0x55a1f3b87d50, L_0x55a1f3b87dc0, C4<0>, C4<0>;
L_0x55a1f3b87f90 .functor AND 1, L_0x55a1f3b88450, L_0x55a1f3b88290, C4<1>, C4<1>;
L_0x55a1f3b88000 .functor OR 1, L_0x55a1f3b87e80, L_0x55a1f3b87f90, C4<0>, C4<0>;
v0x55a1f221a7e0_0 .net *"_s0", 0 0, L_0x55a1f3b87c70;  1 drivers
v0x55a1f221a380_0 .net *"_s10", 0 0, L_0x55a1f3b87f90;  1 drivers
v0x55a1f221a460_0 .net *"_s4", 0 0, L_0x55a1f3b87d50;  1 drivers
v0x55a1f22173d0_0 .net *"_s6", 0 0, L_0x55a1f3b87dc0;  1 drivers
v0x55a1f22174b0_0 .net *"_s8", 0 0, L_0x55a1f3b87e80;  1 drivers
v0x55a1f221e700_0 .net "a", 0 0, L_0x55a1f3b88070;  1 drivers
v0x55a1f221e7c0_0 .net "b", 0 0, L_0x55a1f3b88290;  1 drivers
v0x55a1f221fb30_0 .net "ca", 0 0, L_0x55a1f3b88000;  1 drivers
v0x55a1f221fbd0_0 .net "cin", 0 0, L_0x55a1f3b88450;  1 drivers
v0x55a1f221b860_0 .net "sum", 0 0, L_0x55a1f3b87ce0;  1 drivers
S_0x55a1f2215950 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2254b80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21ff4d0_0 .net "a", 3 0, L_0x55a1f3b8b170;  1 drivers
v0x55a1f21ff5d0_0 .net "b", 3 0, L_0x55a1f3b8b2a0;  1 drivers
v0x55a1f2200900_0 .net "ca", 3 0, L_0x55a1f3b8b000;  1 drivers
v0x55a1f22009c0_0 .net "cin", 3 0, L_0x55a1f3b8b3d0;  1 drivers
v0x55a1f21fc520_0 .net "sum", 3 0, L_0x55a1f3b8af60;  1 drivers
L_0x55a1f3b88fe0 .part L_0x55a1f3b8b170, 0, 1;
L_0x55a1f3b89110 .part L_0x55a1f3b8b2a0, 0, 1;
L_0x55a1f3b89240 .part L_0x55a1f3b8b3d0, 0, 1;
L_0x55a1f3b89810 .part L_0x55a1f3b8b170, 1, 1;
L_0x55a1f3b89940 .part L_0x55a1f3b8b2a0, 1, 1;
L_0x55a1f3b89a70 .part L_0x55a1f3b8b3d0, 1, 1;
L_0x55a1f3b8a130 .part L_0x55a1f3b8b170, 2, 1;
L_0x55a1f3b8a260 .part L_0x55a1f3b8b2a0, 2, 1;
L_0x55a1f3b8a3e0 .part L_0x55a1f3b8b3d0, 2, 1;
L_0x55a1f3b8a9b0 .part L_0x55a1f3b8b170, 3, 1;
L_0x55a1f3b8ab70 .part L_0x55a1f3b8b2a0, 3, 1;
L_0x55a1f3b8ad30 .part L_0x55a1f3b8b3d0, 3, 1;
L_0x55a1f3b8af60 .concat8 [ 1 1 1 1], L_0x55a1f3b88ac0, L_0x55a1f3b893e0, L_0x55a1f3b89c10, L_0x55a1f3b8a580;
L_0x55a1f3b8b000 .concat8 [ 1 1 1 1], L_0x55a1f3b88ed0, L_0x55a1f3b89700, L_0x55a1f3b8a020, L_0x55a1f3b8a8a0;
S_0x55a1f220b220 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2215950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b88610 .functor XOR 1, L_0x55a1f3b88fe0, L_0x55a1f3b89110, C4<0>, C4<0>;
L_0x55a1f3b88ac0 .functor XOR 1, L_0x55a1f3b88610, L_0x55a1f3b89240, C4<0>, C4<0>;
L_0x55a1f3b88b80 .functor AND 1, L_0x55a1f3b88fe0, L_0x55a1f3b89110, C4<1>, C4<1>;
L_0x55a1f3b88c90 .functor AND 1, L_0x55a1f3b88fe0, L_0x55a1f3b89240, C4<1>, C4<1>;
L_0x55a1f3b88d50 .functor OR 1, L_0x55a1f3b88b80, L_0x55a1f3b88c90, C4<0>, C4<0>;
L_0x55a1f3b88e60 .functor AND 1, L_0x55a1f3b89240, L_0x55a1f3b89110, C4<1>, C4<1>;
L_0x55a1f3b88ed0 .functor OR 1, L_0x55a1f3b88d50, L_0x55a1f3b88e60, C4<0>, C4<0>;
v0x55a1f2213d30_0 .net *"_s0", 0 0, L_0x55a1f3b88610;  1 drivers
v0x55a1f22138d0_0 .net *"_s10", 0 0, L_0x55a1f3b88e60;  1 drivers
v0x55a1f22139b0_0 .net *"_s4", 0 0, L_0x55a1f3b88b80;  1 drivers
v0x55a1f220ae00_0 .net *"_s6", 0 0, L_0x55a1f3b88c90;  1 drivers
v0x55a1f220aee0_0 .net *"_s8", 0 0, L_0x55a1f3b88d50;  1 drivers
v0x55a1f2210d80_0 .net "a", 0 0, L_0x55a1f3b88fe0;  1 drivers
v0x55a1f2210e40_0 .net "b", 0 0, L_0x55a1f3b89110;  1 drivers
v0x55a1f2210980_0 .net "ca", 0 0, L_0x55a1f3b88ed0;  1 drivers
v0x55a1f2210a40_0 .net "cin", 0 0, L_0x55a1f3b89240;  1 drivers
v0x55a1f220dec0_0 .net "sum", 0 0, L_0x55a1f3b88ac0;  1 drivers
S_0x55a1f220aa80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2215950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b89370 .functor XOR 1, L_0x55a1f3b89810, L_0x55a1f3b89940, C4<0>, C4<0>;
L_0x55a1f3b893e0 .functor XOR 1, L_0x55a1f3b89370, L_0x55a1f3b89a70, C4<0>, C4<0>;
L_0x55a1f3b89450 .functor AND 1, L_0x55a1f3b89810, L_0x55a1f3b89940, C4<1>, C4<1>;
L_0x55a1f3b894c0 .functor AND 1, L_0x55a1f3b89810, L_0x55a1f3b89a70, C4<1>, C4<1>;
L_0x55a1f3b89580 .functor OR 1, L_0x55a1f3b89450, L_0x55a1f3b894c0, C4<0>, C4<0>;
L_0x55a1f3b89690 .functor AND 1, L_0x55a1f3b89a70, L_0x55a1f3b89940, C4<1>, C4<1>;
L_0x55a1f3b89700 .functor OR 1, L_0x55a1f3b89580, L_0x55a1f3b89690, C4<0>, C4<0>;
v0x55a1f2211db0_0 .net *"_s0", 0 0, L_0x55a1f3b89370;  1 drivers
v0x55a1f2211e90_0 .net *"_s10", 0 0, L_0x55a1f3b89690;  1 drivers
v0x55a1f22131e0_0 .net *"_s4", 0 0, L_0x55a1f3b89450;  1 drivers
v0x55a1f22132d0_0 .net *"_s6", 0 0, L_0x55a1f3b894c0;  1 drivers
v0x55a1f220ee60_0 .net *"_s8", 0 0, L_0x55a1f3b89580;  1 drivers
v0x55a1f2210290_0 .net "a", 0 0, L_0x55a1f3b89810;  1 drivers
v0x55a1f2210350_0 .net "b", 0 0, L_0x55a1f3b89940;  1 drivers
v0x55a1f220bf10_0 .net "ca", 0 0, L_0x55a1f3b89700;  1 drivers
v0x55a1f220bfd0_0 .net "cin", 0 0, L_0x55a1f3b89a70;  1 drivers
v0x55a1f220d3f0_0 .net "sum", 0 0, L_0x55a1f3b893e0;  1 drivers
S_0x55a1f2209000 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2215950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b89ba0 .functor XOR 1, L_0x55a1f3b8a130, L_0x55a1f3b8a260, C4<0>, C4<0>;
L_0x55a1f3b89c10 .functor XOR 1, L_0x55a1f3b89ba0, L_0x55a1f3b8a3e0, C4<0>, C4<0>;
L_0x55a1f3b89cd0 .functor AND 1, L_0x55a1f3b8a130, L_0x55a1f3b8a260, C4<1>, C4<1>;
L_0x55a1f3b89de0 .functor AND 1, L_0x55a1f3b8a130, L_0x55a1f3b8a3e0, C4<1>, C4<1>;
L_0x55a1f3b89ea0 .functor OR 1, L_0x55a1f3b89cd0, L_0x55a1f3b89de0, C4<0>, C4<0>;
L_0x55a1f3b89fb0 .functor AND 1, L_0x55a1f3b8a3e0, L_0x55a1f3b8a260, C4<1>, C4<1>;
L_0x55a1f3b8a020 .functor OR 1, L_0x55a1f3b89ea0, L_0x55a1f3b89fb0, C4<0>, C4<0>;
v0x55a1f220a410_0 .net *"_s0", 0 0, L_0x55a1f3b89ba0;  1 drivers
v0x55a1f21fe7e0_0 .net *"_s10", 0 0, L_0x55a1f3b89fb0;  1 drivers
v0x55a1f21fe8c0_0 .net *"_s4", 0 0, L_0x55a1f3b89cd0;  1 drivers
v0x55a1f2207270_0 .net *"_s6", 0 0, L_0x55a1f3b89de0;  1 drivers
v0x55a1f2207350_0 .net *"_s8", 0 0, L_0x55a1f3b89ea0;  1 drivers
v0x55a1f2206eb0_0 .net "a", 0 0, L_0x55a1f3b8a130;  1 drivers
v0x55a1f2206f70_0 .net "b", 0 0, L_0x55a1f3b8a260;  1 drivers
v0x55a1f21fe3c0_0 .net "ca", 0 0, L_0x55a1f3b8a020;  1 drivers
v0x55a1f21fe480_0 .net "cin", 0 0, L_0x55a1f3b8a3e0;  1 drivers
v0x55a1f22043d0_0 .net "sum", 0 0, L_0x55a1f3b89c10;  1 drivers
S_0x55a1f22013d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2215950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8a510 .functor XOR 1, L_0x55a1f3b8a9b0, L_0x55a1f3b8ab70, C4<0>, C4<0>;
L_0x55a1f3b8a580 .functor XOR 1, L_0x55a1f3b8a510, L_0x55a1f3b8ad30, C4<0>, C4<0>;
L_0x55a1f3b8a5f0 .functor AND 1, L_0x55a1f3b8a9b0, L_0x55a1f3b8ab70, C4<1>, C4<1>;
L_0x55a1f3b8a660 .functor AND 1, L_0x55a1f3b8a9b0, L_0x55a1f3b8ad30, C4<1>, C4<1>;
L_0x55a1f3b8a720 .functor OR 1, L_0x55a1f3b8a5f0, L_0x55a1f3b8a660, C4<0>, C4<0>;
L_0x55a1f3b8a830 .functor AND 1, L_0x55a1f3b8ad30, L_0x55a1f3b8ab70, C4<1>, C4<1>;
L_0x55a1f3b8a8a0 .functor OR 1, L_0x55a1f3b8a720, L_0x55a1f3b8a830, C4<0>, C4<0>;
v0x55a1f2200ff0_0 .net *"_s0", 0 0, L_0x55a1f3b8a510;  1 drivers
v0x55a1f22010d0_0 .net *"_s10", 0 0, L_0x55a1f3b8a830;  1 drivers
v0x55a1f21fe040_0 .net *"_s4", 0 0, L_0x55a1f3b8a5f0;  1 drivers
v0x55a1f21fe130_0 .net *"_s6", 0 0, L_0x55a1f3b8a660;  1 drivers
v0x55a1f2205370_0 .net *"_s8", 0 0, L_0x55a1f3b8a720;  1 drivers
v0x55a1f22067a0_0 .net "a", 0 0, L_0x55a1f3b8a9b0;  1 drivers
v0x55a1f2206860_0 .net "b", 0 0, L_0x55a1f3b8ab70;  1 drivers
v0x55a1f2202420_0 .net "ca", 0 0, L_0x55a1f3b8a8a0;  1 drivers
v0x55a1f22024c0_0 .net "cin", 0 0, L_0x55a1f3b8ad30;  1 drivers
v0x55a1f2203900_0 .net "sum", 0 0, L_0x55a1f3b8a580;  1 drivers
S_0x55a1f21f0480 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2266490;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2184700_0 .net "a", 15 0, L_0x55a1f3b964c0;  1 drivers
v0x55a1f2184800_0 .net "b", 15 0, L_0x55a1f3b965b0;  1 drivers
v0x55a1f2177db0_0 .net "ca", 15 0, L_0x55a1f3b96260;  1 drivers
v0x55a1f2177e70_0 .net "cin", 15 0, L_0x55a1f3b966a0;  1 drivers
v0x55a1f2187280_0 .net "sum", 15 0, L_0x55a1f3b961c0;  1 drivers
L_0x55a1f3b8e090 .part L_0x55a1f3b964c0, 0, 4;
L_0x55a1f3b8e130 .part L_0x55a1f3b965b0, 0, 4;
L_0x55a1f3b8e1d0 .part L_0x55a1f3b966a0, 0, 4;
L_0x55a1f3b90960 .part L_0x55a1f3b964c0, 4, 4;
L_0x55a1f3b90a50 .part L_0x55a1f3b965b0, 4, 4;
L_0x55a1f3b90b40 .part L_0x55a1f3b966a0, 4, 4;
L_0x55a1f3b93420 .part L_0x55a1f3b964c0, 8, 4;
L_0x55a1f3b934c0 .part L_0x55a1f3b965b0, 8, 4;
L_0x55a1f3b935b0 .part L_0x55a1f3b966a0, 8, 4;
L_0x55a1f3b95dc0 .part L_0x55a1f3b964c0, 12, 4;
L_0x55a1f3b95ef0 .part L_0x55a1f3b965b0, 12, 4;
L_0x55a1f3b96020 .part L_0x55a1f3b966a0, 12, 4;
L_0x55a1f3b961c0 .concat8 [ 4 4 4 4], L_0x55a1f3b8de80, L_0x55a1f3b90750, L_0x55a1f3b93210, L_0x55a1f3b95bb0;
L_0x55a1f3b96260 .concat8 [ 4 4 4 4], L_0x55a1f3b8df20, L_0x55a1f3b907f0, L_0x55a1f3b932b0, L_0x55a1f3b95c50;
S_0x55a1f21f8f10 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f21f0480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21e2ca0_0 .net "a", 3 0, L_0x55a1f3b8e090;  1 drivers
v0x55a1f21e2da0_0 .net "b", 3 0, L_0x55a1f3b8e130;  1 drivers
v0x55a1f21d71e0_0 .net "ca", 3 0, L_0x55a1f3b8df20;  1 drivers
v0x55a1f21d72a0_0 .net "cin", 3 0, L_0x55a1f3b8e1d0;  1 drivers
v0x55a1f21dfc70_0 .net "sum", 3 0, L_0x55a1f3b8de80;  1 drivers
L_0x55a1f3b8bf00 .part L_0x55a1f3b8e090, 0, 1;
L_0x55a1f3b8c030 .part L_0x55a1f3b8e130, 0, 1;
L_0x55a1f3b8c160 .part L_0x55a1f3b8e1d0, 0, 1;
L_0x55a1f3b8c730 .part L_0x55a1f3b8e090, 1, 1;
L_0x55a1f3b8c860 .part L_0x55a1f3b8e130, 1, 1;
L_0x55a1f3b8c990 .part L_0x55a1f3b8e1d0, 1, 1;
L_0x55a1f3b8d050 .part L_0x55a1f3b8e090, 2, 1;
L_0x55a1f3b8d180 .part L_0x55a1f3b8e130, 2, 1;
L_0x55a1f3b8d300 .part L_0x55a1f3b8e1d0, 2, 1;
L_0x55a1f3b8d8d0 .part L_0x55a1f3b8e090, 3, 1;
L_0x55a1f3b8da90 .part L_0x55a1f3b8e130, 3, 1;
L_0x55a1f3b8dc50 .part L_0x55a1f3b8e1d0, 3, 1;
L_0x55a1f3b8de80 .concat8 [ 1 1 1 1], L_0x55a1f3b8aef0, L_0x55a1f3b8c300, L_0x55a1f3b8cb30, L_0x55a1f3b8d4a0;
L_0x55a1f3b8df20 .concat8 [ 1 1 1 1], L_0x55a1f3b8bdf0, L_0x55a1f3b8c620, L_0x55a1f3b8cf40, L_0x55a1f3b8d7c0;
S_0x55a1f21f0060 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f21f8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8b500 .functor XOR 1, L_0x55a1f3b8bf00, L_0x55a1f3b8c030, C4<0>, C4<0>;
L_0x55a1f3b8aef0 .functor XOR 1, L_0x55a1f3b8b500, L_0x55a1f3b8c160, C4<0>, C4<0>;
L_0x55a1f3b8baa0 .functor AND 1, L_0x55a1f3b8bf00, L_0x55a1f3b8c030, C4<1>, C4<1>;
L_0x55a1f3b8bbb0 .functor AND 1, L_0x55a1f3b8bf00, L_0x55a1f3b8c160, C4<1>, C4<1>;
L_0x55a1f3b8bc70 .functor OR 1, L_0x55a1f3b8baa0, L_0x55a1f3b8bbb0, C4<0>, C4<0>;
L_0x55a1f3b8bd80 .functor AND 1, L_0x55a1f3b8c160, L_0x55a1f3b8c030, C4<1>, C4<1>;
L_0x55a1f3b8bdf0 .functor OR 1, L_0x55a1f3b8bc70, L_0x55a1f3b8bd80, C4<0>, C4<0>;
v0x55a1f21f6040_0 .net *"_s0", 0 0, L_0x55a1f3b8b500;  1 drivers
v0x55a1f21f5be0_0 .net *"_s10", 0 0, L_0x55a1f3b8bd80;  1 drivers
v0x55a1f21f5cc0_0 .net *"_s4", 0 0, L_0x55a1f3b8baa0;  1 drivers
v0x55a1f21f3070_0 .net *"_s6", 0 0, L_0x55a1f3b8bbb0;  1 drivers
v0x55a1f21f3150_0 .net *"_s8", 0 0, L_0x55a1f3b8bc70;  1 drivers
v0x55a1f21f2c90_0 .net "a", 0 0, L_0x55a1f3b8bf00;  1 drivers
v0x55a1f21f2d50_0 .net "b", 0 0, L_0x55a1f3b8c030;  1 drivers
v0x55a1f21efce0_0 .net "ca", 0 0, L_0x55a1f3b8bdf0;  1 drivers
v0x55a1f21efda0_0 .net "cin", 0 0, L_0x55a1f3b8c160;  1 drivers
v0x55a1f21f70c0_0 .net "sum", 0 0, L_0x55a1f3b8aef0;  1 drivers
S_0x55a1f21f8440 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f21f8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8c290 .functor XOR 1, L_0x55a1f3b8c730, L_0x55a1f3b8c860, C4<0>, C4<0>;
L_0x55a1f3b8c300 .functor XOR 1, L_0x55a1f3b8c290, L_0x55a1f3b8c990, C4<0>, C4<0>;
L_0x55a1f3b8c370 .functor AND 1, L_0x55a1f3b8c730, L_0x55a1f3b8c860, C4<1>, C4<1>;
L_0x55a1f3b8c3e0 .functor AND 1, L_0x55a1f3b8c730, L_0x55a1f3b8c990, C4<1>, C4<1>;
L_0x55a1f3b8c4a0 .functor OR 1, L_0x55a1f3b8c370, L_0x55a1f3b8c3e0, C4<0>, C4<0>;
L_0x55a1f3b8c5b0 .functor AND 1, L_0x55a1f3b8c990, L_0x55a1f3b8c860, C4<1>, C4<1>;
L_0x55a1f3b8c620 .functor OR 1, L_0x55a1f3b8c4a0, L_0x55a1f3b8c5b0, C4<0>, C4<0>;
v0x55a1f21f4140_0 .net *"_s0", 0 0, L_0x55a1f3b8c290;  1 drivers
v0x55a1f21f54f0_0 .net *"_s10", 0 0, L_0x55a1f3b8c5b0;  1 drivers
v0x55a1f21f55d0_0 .net *"_s4", 0 0, L_0x55a1f3b8c370;  1 drivers
v0x55a1f21f1170_0 .net *"_s6", 0 0, L_0x55a1f3b8c3e0;  1 drivers
v0x55a1f21f1250_0 .net *"_s8", 0 0, L_0x55a1f3b8c4a0;  1 drivers
v0x55a1f21f2610_0 .net "a", 0 0, L_0x55a1f3b8c730;  1 drivers
v0x55a1f21ee260_0 .net "b", 0 0, L_0x55a1f3b8c860;  1 drivers
v0x55a1f21ee320_0 .net "ca", 0 0, L_0x55a1f3b8c620;  1 drivers
v0x55a1f21ef5f0_0 .net "cin", 0 0, L_0x55a1f3b8c990;  1 drivers
v0x55a1f21e3b30_0 .net "sum", 0 0, L_0x55a1f3b8c300;  1 drivers
S_0x55a1f21ec5c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f21f8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8cac0 .functor XOR 1, L_0x55a1f3b8d050, L_0x55a1f3b8d180, C4<0>, C4<0>;
L_0x55a1f3b8cb30 .functor XOR 1, L_0x55a1f3b8cac0, L_0x55a1f3b8d300, C4<0>, C4<0>;
L_0x55a1f3b8cbf0 .functor AND 1, L_0x55a1f3b8d050, L_0x55a1f3b8d180, C4<1>, C4<1>;
L_0x55a1f3b8cd00 .functor AND 1, L_0x55a1f3b8d050, L_0x55a1f3b8d300, C4<1>, C4<1>;
L_0x55a1f3b8cdc0 .functor OR 1, L_0x55a1f3b8cbf0, L_0x55a1f3b8cd00, C4<0>, C4<0>;
L_0x55a1f3b8ced0 .functor AND 1, L_0x55a1f3b8d300, L_0x55a1f3b8d180, C4<1>, C4<1>;
L_0x55a1f3b8cf40 .functor OR 1, L_0x55a1f3b8cdc0, L_0x55a1f3b8ced0, C4<0>, C4<0>;
v0x55a1f21ec260_0 .net *"_s0", 0 0, L_0x55a1f3b8cac0;  1 drivers
v0x55a1f21e3710_0 .net *"_s10", 0 0, L_0x55a1f3b8ced0;  1 drivers
v0x55a1f21e37f0_0 .net *"_s4", 0 0, L_0x55a1f3b8cbf0;  1 drivers
v0x55a1f21e9670_0 .net *"_s6", 0 0, L_0x55a1f3b8cd00;  1 drivers
v0x55a1f21e9750_0 .net *"_s8", 0 0, L_0x55a1f3b8cdc0;  1 drivers
v0x55a1f21e9290_0 .net "a", 0 0, L_0x55a1f3b8d050;  1 drivers
v0x55a1f21e9350_0 .net "b", 0 0, L_0x55a1f3b8d180;  1 drivers
v0x55a1f21e6720_0 .net "ca", 0 0, L_0x55a1f3b8cf40;  1 drivers
v0x55a1f21e67c0_0 .net "cin", 0 0, L_0x55a1f3b8d300;  1 drivers
v0x55a1f21e63f0_0 .net "sum", 0 0, L_0x55a1f3b8cb30;  1 drivers
S_0x55a1f21e3390 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f21f8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8d430 .functor XOR 1, L_0x55a1f3b8d8d0, L_0x55a1f3b8da90, C4<0>, C4<0>;
L_0x55a1f3b8d4a0 .functor XOR 1, L_0x55a1f3b8d430, L_0x55a1f3b8dc50, C4<0>, C4<0>;
L_0x55a1f3b8d510 .functor AND 1, L_0x55a1f3b8d8d0, L_0x55a1f3b8da90, C4<1>, C4<1>;
L_0x55a1f3b8d580 .functor AND 1, L_0x55a1f3b8d8d0, L_0x55a1f3b8dc50, C4<1>, C4<1>;
L_0x55a1f3b8d640 .functor OR 1, L_0x55a1f3b8d510, L_0x55a1f3b8d580, C4<0>, C4<0>;
L_0x55a1f3b8d750 .functor AND 1, L_0x55a1f3b8dc50, L_0x55a1f3b8da90, C4<1>, C4<1>;
L_0x55a1f3b8d7c0 .functor OR 1, L_0x55a1f3b8d640, L_0x55a1f3b8d750, C4<0>, C4<0>;
v0x55a1f21ea790_0 .net *"_s0", 0 0, L_0x55a1f3b8d430;  1 drivers
v0x55a1f21ebb10_0 .net *"_s10", 0 0, L_0x55a1f3b8d750;  1 drivers
v0x55a1f21ebbf0_0 .net *"_s4", 0 0, L_0x55a1f3b8d510;  1 drivers
v0x55a1f21e77c0_0 .net *"_s6", 0 0, L_0x55a1f3b8d580;  1 drivers
v0x55a1f21e8ba0_0 .net *"_s8", 0 0, L_0x55a1f3b8d640;  1 drivers
v0x55a1f21e4820_0 .net "a", 0 0, L_0x55a1f3b8d8d0;  1 drivers
v0x55a1f21e48e0_0 .net "b", 0 0, L_0x55a1f3b8da90;  1 drivers
v0x55a1f21e5c50_0 .net "ca", 0 0, L_0x55a1f3b8d7c0;  1 drivers
v0x55a1f21e5cf0_0 .net "cin", 0 0, L_0x55a1f3b8dc50;  1 drivers
v0x55a1f21e19c0_0 .net "sum", 0 0, L_0x55a1f3b8d4a0;  1 drivers
S_0x55a1f21df890 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f21f0480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21c9910_0 .net "a", 3 0, L_0x55a1f3b90960;  1 drivers
v0x55a1f21c9a10_0 .net "b", 3 0, L_0x55a1f3b90a50;  1 drivers
v0x55a1f21c7050_0 .net "ca", 3 0, L_0x55a1f3b907f0;  1 drivers
v0x55a1f21c7110_0 .net "cin", 3 0, L_0x55a1f3b90b40;  1 drivers
v0x55a1f21ba700_0 .net "sum", 3 0, L_0x55a1f3b90750;  1 drivers
L_0x55a1f3b8e790 .part L_0x55a1f3b90960, 0, 1;
L_0x55a1f3b8e8c0 .part L_0x55a1f3b90a50, 0, 1;
L_0x55a1f3b8e9f0 .part L_0x55a1f3b90b40, 0, 1;
L_0x55a1f3b8efc0 .part L_0x55a1f3b90960, 1, 1;
L_0x55a1f3b8f0f0 .part L_0x55a1f3b90a50, 1, 1;
L_0x55a1f3b8f220 .part L_0x55a1f3b90b40, 1, 1;
L_0x55a1f3b8f920 .part L_0x55a1f3b90960, 2, 1;
L_0x55a1f3b8fa50 .part L_0x55a1f3b90a50, 2, 1;
L_0x55a1f3b8fbd0 .part L_0x55a1f3b90b40, 2, 1;
L_0x55a1f3b901a0 .part L_0x55a1f3b90960, 3, 1;
L_0x55a1f3b90360 .part L_0x55a1f3b90a50, 3, 1;
L_0x55a1f3b90520 .part L_0x55a1f3b90b40, 3, 1;
L_0x55a1f3b90750 .concat8 [ 1 1 1 1], L_0x55a1f3b8e270, L_0x55a1f3b8eb90, L_0x55a1f3b8f3c0, L_0x55a1f3b8fd70;
L_0x55a1f3b907f0 .concat8 [ 1 1 1 1], L_0x55a1f3b8e680, L_0x55a1f3b8eeb0, L_0x55a1f3b8f810, L_0x55a1f3b90090;
S_0x55a1f21dcd20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f21df890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8de10 .functor XOR 1, L_0x55a1f3b8e790, L_0x55a1f3b8e8c0, C4<0>, C4<0>;
L_0x55a1f3b8e270 .functor XOR 1, L_0x55a1f3b8de10, L_0x55a1f3b8e9f0, C4<0>, C4<0>;
L_0x55a1f3b8e330 .functor AND 1, L_0x55a1f3b8e790, L_0x55a1f3b8e8c0, C4<1>, C4<1>;
L_0x55a1f3b8e440 .functor AND 1, L_0x55a1f3b8e790, L_0x55a1f3b8e9f0, C4<1>, C4<1>;
L_0x55a1f3b8e500 .functor OR 1, L_0x55a1f3b8e330, L_0x55a1f3b8e440, C4<0>, C4<0>;
L_0x55a1f3b8e610 .functor AND 1, L_0x55a1f3b8e9f0, L_0x55a1f3b8e8c0, C4<1>, C4<1>;
L_0x55a1f3b8e680 .functor OR 1, L_0x55a1f3b8e500, L_0x55a1f3b8e610, C4<0>, C4<0>;
v0x55a1f21dc940_0 .net *"_s0", 0 0, L_0x55a1f3b8de10;  1 drivers
v0x55a1f21dc9e0_0 .net *"_s10", 0 0, L_0x55a1f3b8e610;  1 drivers
v0x55a1f21d9dd0_0 .net *"_s4", 0 0, L_0x55a1f3b8e330;  1 drivers
v0x55a1f21d9ec0_0 .net *"_s6", 0 0, L_0x55a1f3b8e440;  1 drivers
v0x55a1f21d99f0_0 .net *"_s8", 0 0, L_0x55a1f3b8e500;  1 drivers
v0x55a1f21d6a40_0 .net "a", 0 0, L_0x55a1f3b8e790;  1 drivers
v0x55a1f21d6b00_0 .net "b", 0 0, L_0x55a1f3b8e8c0;  1 drivers
v0x55a1f21ddd70_0 .net "ca", 0 0, L_0x55a1f3b8e680;  1 drivers
v0x55a1f21dde10_0 .net "cin", 0 0, L_0x55a1f3b8e9f0;  1 drivers
v0x55a1f21df250_0 .net "sum", 0 0, L_0x55a1f3b8e270;  1 drivers
S_0x55a1f21dae20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f21df890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8eb20 .functor XOR 1, L_0x55a1f3b8efc0, L_0x55a1f3b8f0f0, C4<0>, C4<0>;
L_0x55a1f3b8eb90 .functor XOR 1, L_0x55a1f3b8eb20, L_0x55a1f3b8f220, C4<0>, C4<0>;
L_0x55a1f3b8ec00 .functor AND 1, L_0x55a1f3b8efc0, L_0x55a1f3b8f0f0, C4<1>, C4<1>;
L_0x55a1f3b8ec70 .functor AND 1, L_0x55a1f3b8efc0, L_0x55a1f3b8f220, C4<1>, C4<1>;
L_0x55a1f3b8ed30 .functor OR 1, L_0x55a1f3b8ec00, L_0x55a1f3b8ec70, C4<0>, C4<0>;
L_0x55a1f3b8ee40 .functor AND 1, L_0x55a1f3b8f220, L_0x55a1f3b8f0f0, C4<1>, C4<1>;
L_0x55a1f3b8eeb0 .functor OR 1, L_0x55a1f3b8ed30, L_0x55a1f3b8ee40, C4<0>, C4<0>;
v0x55a1f21dc2d0_0 .net *"_s0", 0 0, L_0x55a1f3b8eb20;  1 drivers
v0x55a1f21d7ed0_0 .net *"_s10", 0 0, L_0x55a1f3b8ee40;  1 drivers
v0x55a1f21d7fb0_0 .net *"_s4", 0 0, L_0x55a1f3b8ec00;  1 drivers
v0x55a1f21d9300_0 .net *"_s6", 0 0, L_0x55a1f3b8ec70;  1 drivers
v0x55a1f21d93e0_0 .net *"_s8", 0 0, L_0x55a1f3b8ed30;  1 drivers
v0x55a1f21d4fe0_0 .net "a", 0 0, L_0x55a1f3b8efc0;  1 drivers
v0x55a1f21d50a0_0 .net "b", 0 0, L_0x55a1f3b8f0f0;  1 drivers
v0x55a1f21d6350_0 .net "ca", 0 0, L_0x55a1f3b8eeb0;  1 drivers
v0x55a1f21d6410_0 .net "cin", 0 0, L_0x55a1f3b8f220;  1 drivers
v0x55a1f21ca850_0 .net "sum", 0 0, L_0x55a1f3b8eb90;  1 drivers
S_0x55a1f21d2e50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f21df890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8f350 .functor XOR 1, L_0x55a1f3b8f920, L_0x55a1f3b8fa50, C4<0>, C4<0>;
L_0x55a1f3b8f3c0 .functor XOR 1, L_0x55a1f3b8f350, L_0x55a1f3b8fbd0, C4<0>, C4<0>;
L_0x55a1f3b8f480 .functor AND 1, L_0x55a1f3b8f920, L_0x55a1f3b8fa50, C4<1>, C4<1>;
L_0x55a1f3b8f590 .functor AND 1, L_0x55a1f3b8f920, L_0x55a1f3b8fbd0, C4<1>, C4<1>;
L_0x55a1f3b8f650 .functor OR 1, L_0x55a1f3b8f480, L_0x55a1f3b8f590, C4<0>, C4<0>;
L_0x55a1f3b8f760 .functor AND 1, L_0x55a1f3b8fbd0, L_0x55a1f3b8fa50, C4<1>, C4<1>;
L_0x55a1f3b8f810 .functor OR 1, L_0x55a1f3b8f650, L_0x55a1f3b8f760, C4<0>, C4<0>;
v0x55a1f21ca380_0 .net *"_s0", 0 0, L_0x55a1f3b8f350;  1 drivers
v0x55a1f21ca440_0 .net *"_s10", 0 0, L_0x55a1f3b8f760;  1 drivers
v0x55a1f21d02e0_0 .net *"_s4", 0 0, L_0x55a1f3b8f480;  1 drivers
v0x55a1f21d03d0_0 .net *"_s6", 0 0, L_0x55a1f3b8f590;  1 drivers
v0x55a1f21cff00_0 .net *"_s8", 0 0, L_0x55a1f3b8f650;  1 drivers
v0x55a1f21cffe0_0 .net "a", 0 0, L_0x55a1f3b8f920;  1 drivers
v0x55a1f21cd390_0 .net "b", 0 0, L_0x55a1f3b8fa50;  1 drivers
v0x55a1f21cd450_0 .net "ca", 0 0, L_0x55a1f3b8f810;  1 drivers
v0x55a1f21ccfb0_0 .net "cin", 0 0, L_0x55a1f3b8fbd0;  1 drivers
v0x55a1f21ca000_0 .net "sum", 0 0, L_0x55a1f3b8f3c0;  1 drivers
S_0x55a1f21d1330 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f21df890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b8fd00 .functor XOR 1, L_0x55a1f3b901a0, L_0x55a1f3b90360, C4<0>, C4<0>;
L_0x55a1f3b8fd70 .functor XOR 1, L_0x55a1f3b8fd00, L_0x55a1f3b90520, C4<0>, C4<0>;
L_0x55a1f3b8fde0 .functor AND 1, L_0x55a1f3b901a0, L_0x55a1f3b90360, C4<1>, C4<1>;
L_0x55a1f3b8fe50 .functor AND 1, L_0x55a1f3b901a0, L_0x55a1f3b90520, C4<1>, C4<1>;
L_0x55a1f3b8ff10 .functor OR 1, L_0x55a1f3b8fde0, L_0x55a1f3b8fe50, C4<0>, C4<0>;
L_0x55a1f3b90020 .functor AND 1, L_0x55a1f3b90520, L_0x55a1f3b90360, C4<1>, C4<1>;
L_0x55a1f3b90090 .functor OR 1, L_0x55a1f3b8ff10, L_0x55a1f3b90020, C4<0>, C4<0>;
v0x55a1f21d27e0_0 .net *"_s0", 0 0, L_0x55a1f3b8fd00;  1 drivers
v0x55a1f21ce3e0_0 .net *"_s10", 0 0, L_0x55a1f3b90020;  1 drivers
v0x55a1f21ce4c0_0 .net *"_s4", 0 0, L_0x55a1f3b8fde0;  1 drivers
v0x55a1f21cf810_0 .net *"_s6", 0 0, L_0x55a1f3b8fe50;  1 drivers
v0x55a1f21cf8f0_0 .net *"_s8", 0 0, L_0x55a1f3b8ff10;  1 drivers
v0x55a1f21cb490_0 .net "a", 0 0, L_0x55a1f3b901a0;  1 drivers
v0x55a1f21cb550_0 .net "b", 0 0, L_0x55a1f3b90360;  1 drivers
v0x55a1f21cc8c0_0 .net "ca", 0 0, L_0x55a1f3b90090;  1 drivers
v0x55a1f21cc960_0 .net "cin", 0 0, L_0x55a1f3b90520;  1 drivers
v0x55a1f21c8630_0 .net "sum", 0 0, L_0x55a1f3b8fd70;  1 drivers
S_0x55a1f21add90 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f21f0480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21b2a10_0 .net "a", 3 0, L_0x55a1f3b93420;  1 drivers
v0x55a1f21b2b10_0 .net "b", 3 0, L_0x55a1f3b934c0;  1 drivers
v0x55a1f21ae6d0_0 .net "ca", 3 0, L_0x55a1f3b932b0;  1 drivers
v0x55a1f21ae790_0 .net "cin", 3 0, L_0x55a1f3b935b0;  1 drivers
v0x55a1f21afa60_0 .net "sum", 3 0, L_0x55a1f3b93210;  1 drivers
L_0x55a1f3b911d0 .part L_0x55a1f3b93420, 0, 1;
L_0x55a1f3b91300 .part L_0x55a1f3b934c0, 0, 1;
L_0x55a1f3b91430 .part L_0x55a1f3b935b0, 0, 1;
L_0x55a1f3b91a40 .part L_0x55a1f3b93420, 1, 1;
L_0x55a1f3b91b70 .part L_0x55a1f3b934c0, 1, 1;
L_0x55a1f3b91ca0 .part L_0x55a1f3b935b0, 1, 1;
L_0x55a1f3b923e0 .part L_0x55a1f3b93420, 2, 1;
L_0x55a1f3b92510 .part L_0x55a1f3b934c0, 2, 1;
L_0x55a1f3b92690 .part L_0x55a1f3b935b0, 2, 1;
L_0x55a1f3b92c60 .part L_0x55a1f3b93420, 3, 1;
L_0x55a1f3b92e20 .part L_0x55a1f3b934c0, 3, 1;
L_0x55a1f3b92fe0 .part L_0x55a1f3b935b0, 3, 1;
L_0x55a1f3b93210 .concat8 [ 1 1 1 1], L_0x55a1f3b90c70, L_0x55a1f3b915d0, L_0x55a1f3b91e80, L_0x55a1f3b92830;
L_0x55a1f3b932b0 .concat8 [ 1 1 1 1], L_0x55a1f3b910c0, L_0x55a1f3b91930, L_0x55a1f3b922d0, L_0x55a1f3b92b50;
S_0x55a1f21c5cd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f21add90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b906e0 .functor XOR 1, L_0x55a1f3b911d0, L_0x55a1f3b91300, C4<0>, C4<0>;
L_0x55a1f3b90c70 .functor XOR 1, L_0x55a1f3b906e0, L_0x55a1f3b91430, C4<0>, C4<0>;
L_0x55a1f3b90d30 .functor AND 1, L_0x55a1f3b911d0, L_0x55a1f3b91300, C4<1>, C4<1>;
L_0x55a1f3b90e40 .functor AND 1, L_0x55a1f3b911d0, L_0x55a1f3b91430, C4<1>, C4<1>;
L_0x55a1f3b90f00 .functor OR 1, L_0x55a1f3b90d30, L_0x55a1f3b90e40, C4<0>, C4<0>;
L_0x55a1f3b91010 .functor AND 1, L_0x55a1f3b91430, L_0x55a1f3b91300, C4<1>, C4<1>;
L_0x55a1f3b910c0 .functor OR 1, L_0x55a1f3b90f00, L_0x55a1f3b91010, C4<0>, C4<0>;
v0x55a1f21c5970_0 .net *"_s0", 0 0, L_0x55a1f3b906e0;  1 drivers
v0x55a1f21bce20_0 .net *"_s10", 0 0, L_0x55a1f3b91010;  1 drivers
v0x55a1f21bcf00_0 .net *"_s4", 0 0, L_0x55a1f3b90d30;  1 drivers
v0x55a1f21c2d80_0 .net *"_s6", 0 0, L_0x55a1f3b90e40;  1 drivers
v0x55a1f21c2e60_0 .net *"_s8", 0 0, L_0x55a1f3b90f00;  1 drivers
v0x55a1f21c2a10_0 .net "a", 0 0, L_0x55a1f3b911d0;  1 drivers
v0x55a1f21bfe30_0 .net "b", 0 0, L_0x55a1f3b91300;  1 drivers
v0x55a1f21bfef0_0 .net "ca", 0 0, L_0x55a1f3b910c0;  1 drivers
v0x55a1f21bfa50_0 .net "cin", 0 0, L_0x55a1f3b91430;  1 drivers
v0x55a1f21bcaa0_0 .net "sum", 0 0, L_0x55a1f3b90c70;  1 drivers
S_0x55a1f21c3dd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f21add90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b91560 .functor XOR 1, L_0x55a1f3b91a40, L_0x55a1f3b91b70, C4<0>, C4<0>;
L_0x55a1f3b915d0 .functor XOR 1, L_0x55a1f3b91560, L_0x55a1f3b91ca0, C4<0>, C4<0>;
L_0x55a1f3b91640 .functor AND 1, L_0x55a1f3b91a40, L_0x55a1f3b91b70, C4<1>, C4<1>;
L_0x55a1f3b916b0 .functor AND 1, L_0x55a1f3b91a40, L_0x55a1f3b91ca0, C4<1>, C4<1>;
L_0x55a1f3b91770 .functor OR 1, L_0x55a1f3b91640, L_0x55a1f3b916b0, C4<0>, C4<0>;
L_0x55a1f3b91880 .functor AND 1, L_0x55a1f3b91ca0, L_0x55a1f3b91b70, C4<1>, C4<1>;
L_0x55a1f3b91930 .functor OR 1, L_0x55a1f3b91770, L_0x55a1f3b91880, C4<0>, C4<0>;
v0x55a1f21c5280_0 .net *"_s0", 0 0, L_0x55a1f3b91560;  1 drivers
v0x55a1f21c0e80_0 .net *"_s10", 0 0, L_0x55a1f3b91880;  1 drivers
v0x55a1f21c0f60_0 .net *"_s4", 0 0, L_0x55a1f3b91640;  1 drivers
v0x55a1f21c22b0_0 .net *"_s6", 0 0, L_0x55a1f3b916b0;  1 drivers
v0x55a1f21c2390_0 .net *"_s8", 0 0, L_0x55a1f3b91770;  1 drivers
v0x55a1f21bdf30_0 .net "a", 0 0, L_0x55a1f3b91a40;  1 drivers
v0x55a1f21bdfd0_0 .net "b", 0 0, L_0x55a1f3b91b70;  1 drivers
v0x55a1f21bf360_0 .net "ca", 0 0, L_0x55a1f3b91930;  1 drivers
v0x55a1f21bf420_0 .net "cin", 0 0, L_0x55a1f3b91ca0;  1 drivers
v0x55a1f21bb0d0_0 .net "sum", 0 0, L_0x55a1f3b915d0;  1 drivers
S_0x55a1f21bc3b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f21add90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b91e10 .functor XOR 1, L_0x55a1f3b923e0, L_0x55a1f3b92510, C4<0>, C4<0>;
L_0x55a1f3b91e80 .functor XOR 1, L_0x55a1f3b91e10, L_0x55a1f3b92690, C4<0>, C4<0>;
L_0x55a1f3b91f40 .functor AND 1, L_0x55a1f3b923e0, L_0x55a1f3b92510, C4<1>, C4<1>;
L_0x55a1f3b92050 .functor AND 1, L_0x55a1f3b923e0, L_0x55a1f3b92690, C4<1>, C4<1>;
L_0x55a1f3b92110 .functor OR 1, L_0x55a1f3b91f40, L_0x55a1f3b92050, C4<0>, C4<0>;
L_0x55a1f3b92220 .functor AND 1, L_0x55a1f3b92690, L_0x55a1f3b92510, C4<1>, C4<1>;
L_0x55a1f3b922d0 .functor OR 1, L_0x55a1f3b92110, L_0x55a1f3b92220, C4<0>, C4<0>;
v0x55a1f21b0970_0 .net *"_s0", 0 0, L_0x55a1f3b91e10;  1 drivers
v0x55a1f21b9380_0 .net *"_s10", 0 0, L_0x55a1f3b92220;  1 drivers
v0x55a1f21b9460_0 .net *"_s4", 0 0, L_0x55a1f3b91f40;  1 drivers
v0x55a1f21b8fa0_0 .net *"_s6", 0 0, L_0x55a1f3b92050;  1 drivers
v0x55a1f21b9080_0 .net *"_s8", 0 0, L_0x55a1f3b92110;  1 drivers
v0x55a1f21b04d0_0 .net "a", 0 0, L_0x55a1f3b923e0;  1 drivers
v0x55a1f21b0590_0 .net "b", 0 0, L_0x55a1f3b92510;  1 drivers
v0x55a1f21b6430_0 .net "ca", 0 0, L_0x55a1f3b922d0;  1 drivers
v0x55a1f21b64d0_0 .net "cin", 0 0, L_0x55a1f3b92690;  1 drivers
v0x55a1f21b6100_0 .net "sum", 0 0, L_0x55a1f3b91e80;  1 drivers
S_0x55a1f21b3100 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f21add90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b927c0 .functor XOR 1, L_0x55a1f3b92c60, L_0x55a1f3b92e20, C4<0>, C4<0>;
L_0x55a1f3b92830 .functor XOR 1, L_0x55a1f3b927c0, L_0x55a1f3b92fe0, C4<0>, C4<0>;
L_0x55a1f3b928a0 .functor AND 1, L_0x55a1f3b92c60, L_0x55a1f3b92e20, C4<1>, C4<1>;
L_0x55a1f3b92910 .functor AND 1, L_0x55a1f3b92c60, L_0x55a1f3b92fe0, C4<1>, C4<1>;
L_0x55a1f3b929d0 .functor OR 1, L_0x55a1f3b928a0, L_0x55a1f3b92910, C4<0>, C4<0>;
L_0x55a1f3b92ae0 .functor AND 1, L_0x55a1f3b92fe0, L_0x55a1f3b92e20, C4<1>, C4<1>;
L_0x55a1f3b92b50 .functor OR 1, L_0x55a1f3b929d0, L_0x55a1f3b92ae0, C4<0>, C4<0>;
v0x55a1f21b35a0_0 .net *"_s0", 0 0, L_0x55a1f3b927c0;  1 drivers
v0x55a1f21b0150_0 .net *"_s10", 0 0, L_0x55a1f3b92ae0;  1 drivers
v0x55a1f21b0230_0 .net *"_s4", 0 0, L_0x55a1f3b928a0;  1 drivers
v0x55a1f21b74b0_0 .net *"_s6", 0 0, L_0x55a1f3b92910;  1 drivers
v0x55a1f21b88b0_0 .net *"_s8", 0 0, L_0x55a1f3b929d0;  1 drivers
v0x55a1f21b4530_0 .net "a", 0 0, L_0x55a1f3b92c60;  1 drivers
v0x55a1f21b45f0_0 .net "b", 0 0, L_0x55a1f3b92e20;  1 drivers
v0x55a1f21b5960_0 .net "ca", 0 0, L_0x55a1f3b92b50;  1 drivers
v0x55a1f21b5a00_0 .net "cin", 0 0, L_0x55a1f3b92fe0;  1 drivers
v0x55a1f21b15e0_0 .net "sum", 0 0, L_0x55a1f3b92830;  1 drivers
S_0x55a1f21a3fa0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f21f0480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2199680_0 .net "a", 3 0, L_0x55a1f3b95dc0;  1 drivers
v0x55a1f2199780_0 .net "b", 3 0, L_0x55a1f3b95ef0;  1 drivers
v0x55a1f21952a0_0 .net "ca", 3 0, L_0x55a1f3b95c50;  1 drivers
v0x55a1f2195360_0 .net "cin", 3 0, L_0x55a1f3b96020;  1 drivers
v0x55a1f21966d0_0 .net "sum", 3 0, L_0x55a1f3b95bb0;  1 drivers
L_0x55a1f3b93b70 .part L_0x55a1f3b95dc0, 0, 1;
L_0x55a1f3b93ca0 .part L_0x55a1f3b95ef0, 0, 1;
L_0x55a1f3b93dd0 .part L_0x55a1f3b96020, 0, 1;
L_0x55a1f3b943e0 .part L_0x55a1f3b95dc0, 1, 1;
L_0x55a1f3b94510 .part L_0x55a1f3b95ef0, 1, 1;
L_0x55a1f3b94640 .part L_0x55a1f3b96020, 1, 1;
L_0x55a1f3b94d80 .part L_0x55a1f3b95dc0, 2, 1;
L_0x55a1f3b94eb0 .part L_0x55a1f3b95ef0, 2, 1;
L_0x55a1f3b95030 .part L_0x55a1f3b96020, 2, 1;
L_0x55a1f3b95600 .part L_0x55a1f3b95dc0, 3, 1;
L_0x55a1f3b957c0 .part L_0x55a1f3b95ef0, 3, 1;
L_0x55a1f3b95980 .part L_0x55a1f3b96020, 3, 1;
L_0x55a1f3b95bb0 .concat8 [ 1 1 1 1], L_0x55a1f3b93650, L_0x55a1f3b93f70, L_0x55a1f3b94820, L_0x55a1f3b951d0;
L_0x55a1f3b95c50 .concat8 [ 1 1 1 1], L_0x55a1f3b93a60, L_0x55a1f3b942d0, L_0x55a1f3b94c70, L_0x55a1f3b954f0;
S_0x55a1f21ac650 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f21a3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b931a0 .functor XOR 1, L_0x55a1f3b93b70, L_0x55a1f3b93ca0, C4<0>, C4<0>;
L_0x55a1f3b93650 .functor XOR 1, L_0x55a1f3b931a0, L_0x55a1f3b93dd0, C4<0>, C4<0>;
L_0x55a1f3b93710 .functor AND 1, L_0x55a1f3b93b70, L_0x55a1f3b93ca0, C4<1>, C4<1>;
L_0x55a1f3b93820 .functor AND 1, L_0x55a1f3b93b70, L_0x55a1f3b93dd0, C4<1>, C4<1>;
L_0x55a1f3b938e0 .functor OR 1, L_0x55a1f3b93710, L_0x55a1f3b93820, C4<0>, C4<0>;
L_0x55a1f3b939f0 .functor AND 1, L_0x55a1f3b93dd0, L_0x55a1f3b93ca0, C4<1>, C4<1>;
L_0x55a1f3b93a60 .functor OR 1, L_0x55a1f3b938e0, L_0x55a1f3b939f0, C4<0>, C4<0>;
v0x55a1f21a3b80_0 .net *"_s0", 0 0, L_0x55a1f3b931a0;  1 drivers
v0x55a1f21a3c20_0 .net *"_s10", 0 0, L_0x55a1f3b939f0;  1 drivers
v0x55a1f21a9ae0_0 .net *"_s4", 0 0, L_0x55a1f3b93710;  1 drivers
v0x55a1f21a9bd0_0 .net *"_s6", 0 0, L_0x55a1f3b93820;  1 drivers
v0x55a1f21a9700_0 .net *"_s8", 0 0, L_0x55a1f3b938e0;  1 drivers
v0x55a1f21a6b90_0 .net "a", 0 0, L_0x55a1f3b93b70;  1 drivers
v0x55a1f21a6c50_0 .net "b", 0 0, L_0x55a1f3b93ca0;  1 drivers
v0x55a1f21a67b0_0 .net "ca", 0 0, L_0x55a1f3b93a60;  1 drivers
v0x55a1f21a6850_0 .net "cin", 0 0, L_0x55a1f3b93dd0;  1 drivers
v0x55a1f21a38b0_0 .net "sum", 0 0, L_0x55a1f3b93650;  1 drivers
S_0x55a1f21aab30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f21a3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b93f00 .functor XOR 1, L_0x55a1f3b943e0, L_0x55a1f3b94510, C4<0>, C4<0>;
L_0x55a1f3b93f70 .functor XOR 1, L_0x55a1f3b93f00, L_0x55a1f3b94640, C4<0>, C4<0>;
L_0x55a1f3b93fe0 .functor AND 1, L_0x55a1f3b943e0, L_0x55a1f3b94510, C4<1>, C4<1>;
L_0x55a1f3b94050 .functor AND 1, L_0x55a1f3b943e0, L_0x55a1f3b94640, C4<1>, C4<1>;
L_0x55a1f3b94110 .functor OR 1, L_0x55a1f3b93fe0, L_0x55a1f3b94050, C4<0>, C4<0>;
L_0x55a1f3b94220 .functor AND 1, L_0x55a1f3b94640, L_0x55a1f3b94510, C4<1>, C4<1>;
L_0x55a1f3b942d0 .functor OR 1, L_0x55a1f3b94110, L_0x55a1f3b94220, C4<0>, C4<0>;
v0x55a1f21abfe0_0 .net *"_s0", 0 0, L_0x55a1f3b93f00;  1 drivers
v0x55a1f21a7be0_0 .net *"_s10", 0 0, L_0x55a1f3b94220;  1 drivers
v0x55a1f21a7cc0_0 .net *"_s4", 0 0, L_0x55a1f3b93fe0;  1 drivers
v0x55a1f21a9010_0 .net *"_s6", 0 0, L_0x55a1f3b94050;  1 drivers
v0x55a1f21a90f0_0 .net *"_s8", 0 0, L_0x55a1f3b94110;  1 drivers
v0x55a1f21a4c90_0 .net "a", 0 0, L_0x55a1f3b943e0;  1 drivers
v0x55a1f21a4d50_0 .net "b", 0 0, L_0x55a1f3b94510;  1 drivers
v0x55a1f21a60c0_0 .net "ca", 0 0, L_0x55a1f3b942d0;  1 drivers
v0x55a1f21a6180_0 .net "cin", 0 0, L_0x55a1f3b94640;  1 drivers
v0x55a1f21a1e30_0 .net "sum", 0 0, L_0x55a1f3b93f70;  1 drivers
S_0x55a1f21a3110 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f21a3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b947b0 .functor XOR 1, L_0x55a1f3b94d80, L_0x55a1f3b94eb0, C4<0>, C4<0>;
L_0x55a1f3b94820 .functor XOR 1, L_0x55a1f3b947b0, L_0x55a1f3b95030, C4<0>, C4<0>;
L_0x55a1f3b948e0 .functor AND 1, L_0x55a1f3b94d80, L_0x55a1f3b94eb0, C4<1>, C4<1>;
L_0x55a1f3b949f0 .functor AND 1, L_0x55a1f3b94d80, L_0x55a1f3b95030, C4<1>, C4<1>;
L_0x55a1f3b94ab0 .functor OR 1, L_0x55a1f3b948e0, L_0x55a1f3b949f0, C4<0>, C4<0>;
L_0x55a1f3b94bc0 .functor AND 1, L_0x55a1f3b95030, L_0x55a1f3b94eb0, C4<1>, C4<1>;
L_0x55a1f3b94c70 .functor OR 1, L_0x55a1f3b94ab0, L_0x55a1f3b94bc0, C4<0>, C4<0>;
v0x55a1f2197610_0 .net *"_s0", 0 0, L_0x55a1f3b947b0;  1 drivers
v0x55a1f219fff0_0 .net *"_s10", 0 0, L_0x55a1f3b94bc0;  1 drivers
v0x55a1f21a00d0_0 .net *"_s4", 0 0, L_0x55a1f3b948e0;  1 drivers
v0x55a1f219fc10_0 .net *"_s6", 0 0, L_0x55a1f3b949f0;  1 drivers
v0x55a1f219fcf0_0 .net *"_s8", 0 0, L_0x55a1f3b94ab0;  1 drivers
v0x55a1f21971b0_0 .net "a", 0 0, L_0x55a1f3b94d80;  1 drivers
v0x55a1f219d0a0_0 .net "b", 0 0, L_0x55a1f3b94eb0;  1 drivers
v0x55a1f219d160_0 .net "ca", 0 0, L_0x55a1f3b94c70;  1 drivers
v0x55a1f219ccc0_0 .net "cin", 0 0, L_0x55a1f3b95030;  1 drivers
v0x55a1f219a150_0 .net "sum", 0 0, L_0x55a1f3b94820;  1 drivers
S_0x55a1f2199d70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f21a3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b95160 .functor XOR 1, L_0x55a1f3b95600, L_0x55a1f3b957c0, C4<0>, C4<0>;
L_0x55a1f3b951d0 .functor XOR 1, L_0x55a1f3b95160, L_0x55a1f3b95980, C4<0>, C4<0>;
L_0x55a1f3b95240 .functor AND 1, L_0x55a1f3b95600, L_0x55a1f3b957c0, C4<1>, C4<1>;
L_0x55a1f3b952b0 .functor AND 1, L_0x55a1f3b95600, L_0x55a1f3b95980, C4<1>, C4<1>;
L_0x55a1f3b95370 .functor OR 1, L_0x55a1f3b95240, L_0x55a1f3b952b0, C4<0>, C4<0>;
L_0x55a1f3b95480 .functor AND 1, L_0x55a1f3b95980, L_0x55a1f3b957c0, C4<1>, C4<1>;
L_0x55a1f3b954f0 .functor OR 1, L_0x55a1f3b95370, L_0x55a1f3b95480, C4<0>, C4<0>;
v0x55a1f2196e40_0 .net *"_s0", 0 0, L_0x55a1f3b95160;  1 drivers
v0x55a1f219e0f0_0 .net *"_s10", 0 0, L_0x55a1f3b95480;  1 drivers
v0x55a1f219e1d0_0 .net *"_s4", 0 0, L_0x55a1f3b95240;  1 drivers
v0x55a1f219f520_0 .net *"_s6", 0 0, L_0x55a1f3b952b0;  1 drivers
v0x55a1f219f600_0 .net *"_s8", 0 0, L_0x55a1f3b95370;  1 drivers
v0x55a1f219b1a0_0 .net "a", 0 0, L_0x55a1f3b95600;  1 drivers
v0x55a1f219b260_0 .net "b", 0 0, L_0x55a1f3b957c0;  1 drivers
v0x55a1f219c5d0_0 .net "ca", 0 0, L_0x55a1f3b954f0;  1 drivers
v0x55a1f219c670_0 .net "cin", 0 0, L_0x55a1f3b95980;  1 drivers
v0x55a1f2198300_0 .net "sum", 0 0, L_0x55a1f3b951d0;  1 drivers
S_0x55a1f218c9e0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f22694d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f20bf480_0 .net "a", 31 0, L_0x55a1f3bacb60;  1 drivers
v0x55a1f20bf580_0 .net "b", 31 0, L_0x55a1f3bacc50;  1 drivers
v0x55a1f20bb100_0 .net "ca", 31 0, L_0x55a1f3bac9d0;  1 drivers
v0x55a1f20bb1c0_0 .net "cin", 31 0, L_0x55a1f3bacd40;  1 drivers
v0x55a1f20bc530_0 .net "sum", 31 0, L_0x55a1f3bac890;  1 drivers
L_0x55a1f3ba1870 .part L_0x55a1f3bacb60, 0, 16;
L_0x55a1f3ba1910 .part L_0x55a1f3bacc50, 0, 16;
L_0x55a1f3ba19b0 .part L_0x55a1f3bacd40, 0, 16;
L_0x55a1f3bac5c0 .part L_0x55a1f3bacb60, 16, 16;
L_0x55a1f3bac6b0 .part L_0x55a1f3bacc50, 16, 16;
L_0x55a1f3bac7a0 .part L_0x55a1f3bacd40, 16, 16;
L_0x55a1f3bac890 .concat8 [ 16 16 0 0], L_0x55a1f3ba1570, L_0x55a1f3bac2c0;
L_0x55a1f3bac9d0 .concat8 [ 16 16 0 0], L_0x55a1f3ba1610, L_0x55a1f3bac360;
S_0x55a1f2189e70 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f218c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2125760_0 .net "a", 15 0, L_0x55a1f3ba1870;  1 drivers
v0x55a1f2125840_0 .net "b", 15 0, L_0x55a1f3ba1910;  1 drivers
v0x55a1f2122bf0_0 .net "ca", 15 0, L_0x55a1f3ba1610;  1 drivers
v0x55a1f2122c90_0 .net "cin", 15 0, L_0x55a1f3ba19b0;  1 drivers
v0x55a1f2122810_0 .net "sum", 15 0, L_0x55a1f3ba1570;  1 drivers
L_0x55a1f3b99380 .part L_0x55a1f3ba1870, 0, 4;
L_0x55a1f3b99420 .part L_0x55a1f3ba1910, 0, 4;
L_0x55a1f3b994c0 .part L_0x55a1f3ba19b0, 0, 4;
L_0x55a1f3b9bd10 .part L_0x55a1f3ba1870, 4, 4;
L_0x55a1f3b9be00 .part L_0x55a1f3ba1910, 4, 4;
L_0x55a1f3b9bef0 .part L_0x55a1f3ba19b0, 4, 4;
L_0x55a1f3b9e7d0 .part L_0x55a1f3ba1870, 8, 4;
L_0x55a1f3b9e870 .part L_0x55a1f3ba1910, 8, 4;
L_0x55a1f3b9e960 .part L_0x55a1f3ba19b0, 8, 4;
L_0x55a1f3ba1170 .part L_0x55a1f3ba1870, 12, 4;
L_0x55a1f3ba12a0 .part L_0x55a1f3ba1910, 12, 4;
L_0x55a1f3ba13d0 .part L_0x55a1f3ba19b0, 12, 4;
L_0x55a1f3ba1570 .concat8 [ 4 4 4 4], L_0x55a1f3b99170, L_0x55a1f3b9bb00, L_0x55a1f3b9e5c0, L_0x55a1f3ba0f60;
L_0x55a1f3ba1610 .concat8 [ 4 4 4 4], L_0x55a1f3b99210, L_0x55a1f3b9bba0, L_0x55a1f3b9e660, L_0x55a1f3ba1000;
S_0x55a1f2186ae0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2189e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2170bd0_0 .net "a", 3 0, L_0x55a1f3b99380;  1 drivers
v0x55a1f2170cd0_0 .net "b", 3 0, L_0x55a1f3b99420;  1 drivers
v0x55a1f21707f0_0 .net "ca", 3 0, L_0x55a1f3b99210;  1 drivers
v0x55a1f21708b0_0 .net "cin", 3 0, L_0x55a1f3b994c0;  1 drivers
v0x55a1f216d840_0 .net "sum", 3 0, L_0x55a1f3b99170;  1 drivers
L_0x55a1f3b97130 .part L_0x55a1f3b99380, 0, 1;
L_0x55a1f3b97260 .part L_0x55a1f3b99420, 0, 1;
L_0x55a1f3b97390 .part L_0x55a1f3b994c0, 0, 1;
L_0x55a1f3b979a0 .part L_0x55a1f3b99380, 1, 1;
L_0x55a1f3b97ad0 .part L_0x55a1f3b99420, 1, 1;
L_0x55a1f3b97c00 .part L_0x55a1f3b994c0, 1, 1;
L_0x55a1f3b98340 .part L_0x55a1f3b99380, 2, 1;
L_0x55a1f3b98470 .part L_0x55a1f3b99420, 2, 1;
L_0x55a1f3b985f0 .part L_0x55a1f3b994c0, 2, 1;
L_0x55a1f3b98bc0 .part L_0x55a1f3b99380, 3, 1;
L_0x55a1f3b98d80 .part L_0x55a1f3b99420, 3, 1;
L_0x55a1f3b98f40 .part L_0x55a1f3b994c0, 3, 1;
L_0x55a1f3b99170 .concat8 [ 1 1 1 1], L_0x55a1f3b95b40, L_0x55a1f3b97530, L_0x55a1f3b97de0, L_0x55a1f3b98790;
L_0x55a1f3b99210 .concat8 [ 1 1 1 1], L_0x55a1f3b97020, L_0x55a1f3b97890, L_0x55a1f3b98230, L_0x55a1f3b98ab0;
S_0x55a1f218f240 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2186ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b96150 .functor XOR 1, L_0x55a1f3b97130, L_0x55a1f3b97260, C4<0>, C4<0>;
L_0x55a1f3b95b40 .functor XOR 1, L_0x55a1f3b96150, L_0x55a1f3b97390, C4<0>, C4<0>;
L_0x55a1f3b96cd0 .functor AND 1, L_0x55a1f3b97130, L_0x55a1f3b97260, C4<1>, C4<1>;
L_0x55a1f3b96de0 .functor AND 1, L_0x55a1f3b97130, L_0x55a1f3b97390, C4<1>, C4<1>;
L_0x55a1f3b96ea0 .functor OR 1, L_0x55a1f3b96cd0, L_0x55a1f3b96de0, C4<0>, C4<0>;
L_0x55a1f3b96fb0 .functor AND 1, L_0x55a1f3b97390, L_0x55a1f3b97260, C4<1>, C4<1>;
L_0x55a1f3b97020 .functor OR 1, L_0x55a1f3b96ea0, L_0x55a1f3b96fb0, C4<0>, C4<0>;
v0x55a1f218aec0_0 .net *"_s0", 0 0, L_0x55a1f3b96150;  1 drivers
v0x55a1f218af60_0 .net *"_s10", 0 0, L_0x55a1f3b96fb0;  1 drivers
v0x55a1f218c2f0_0 .net *"_s4", 0 0, L_0x55a1f3b96cd0;  1 drivers
v0x55a1f218c3c0_0 .net *"_s6", 0 0, L_0x55a1f3b96de0;  1 drivers
v0x55a1f2187f90_0 .net *"_s8", 0 0, L_0x55a1f3b96ea0;  1 drivers
v0x55a1f21893a0_0 .net "a", 0 0, L_0x55a1f3b97130;  1 drivers
v0x55a1f2189460_0 .net "b", 0 0, L_0x55a1f3b97260;  1 drivers
v0x55a1f2185060_0 .net "ca", 0 0, L_0x55a1f3b97020;  1 drivers
v0x55a1f2185100_0 .net "cin", 0 0, L_0x55a1f3b97390;  1 drivers
v0x55a1f21864a0_0 .net "sum", 0 0, L_0x55a1f3b95b40;  1 drivers
S_0x55a1f217a930 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2186ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b974c0 .functor XOR 1, L_0x55a1f3b979a0, L_0x55a1f3b97ad0, C4<0>, C4<0>;
L_0x55a1f3b97530 .functor XOR 1, L_0x55a1f3b974c0, L_0x55a1f3b97c00, C4<0>, C4<0>;
L_0x55a1f3b975a0 .functor AND 1, L_0x55a1f3b979a0, L_0x55a1f3b97ad0, C4<1>, C4<1>;
L_0x55a1f3b97610 .functor AND 1, L_0x55a1f3b979a0, L_0x55a1f3b97c00, C4<1>, C4<1>;
L_0x55a1f3b976d0 .functor OR 1, L_0x55a1f3b975a0, L_0x55a1f3b97610, C4<0>, C4<0>;
L_0x55a1f3b977e0 .functor AND 1, L_0x55a1f3b97c00, L_0x55a1f3b97ad0, C4<1>, C4<1>;
L_0x55a1f3b97890 .functor OR 1, L_0x55a1f3b976d0, L_0x55a1f3b977e0, C4<0>, C4<0>;
v0x55a1f2183440_0 .net *"_s0", 0 0, L_0x55a1f3b974c0;  1 drivers
v0x55a1f2182fe0_0 .net *"_s10", 0 0, L_0x55a1f3b977e0;  1 drivers
v0x55a1f21830c0_0 .net *"_s4", 0 0, L_0x55a1f3b975a0;  1 drivers
v0x55a1f217a510_0 .net *"_s6", 0 0, L_0x55a1f3b97610;  1 drivers
v0x55a1f217a5f0_0 .net *"_s8", 0 0, L_0x55a1f3b976d0;  1 drivers
v0x55a1f21804e0_0 .net "a", 0 0, L_0x55a1f3b979a0;  1 drivers
v0x55a1f2180090_0 .net "b", 0 0, L_0x55a1f3b97ad0;  1 drivers
v0x55a1f2180150_0 .net "ca", 0 0, L_0x55a1f3b97890;  1 drivers
v0x55a1f217d520_0 .net "cin", 0 0, L_0x55a1f3b97c00;  1 drivers
v0x55a1f217d140_0 .net "sum", 0 0, L_0x55a1f3b97530;  1 drivers
S_0x55a1f217a190 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2186ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b97d70 .functor XOR 1, L_0x55a1f3b98340, L_0x55a1f3b98470, C4<0>, C4<0>;
L_0x55a1f3b97de0 .functor XOR 1, L_0x55a1f3b97d70, L_0x55a1f3b985f0, C4<0>, C4<0>;
L_0x55a1f3b97ea0 .functor AND 1, L_0x55a1f3b98340, L_0x55a1f3b98470, C4<1>, C4<1>;
L_0x55a1f3b97fb0 .functor AND 1, L_0x55a1f3b98340, L_0x55a1f3b985f0, C4<1>, C4<1>;
L_0x55a1f3b98070 .functor OR 1, L_0x55a1f3b97ea0, L_0x55a1f3b97fb0, C4<0>, C4<0>;
L_0x55a1f3b98180 .functor AND 1, L_0x55a1f3b985f0, L_0x55a1f3b98470, C4<1>, C4<1>;
L_0x55a1f3b98230 .functor OR 1, L_0x55a1f3b98070, L_0x55a1f3b98180, C4<0>, C4<0>;
v0x55a1f2181540_0 .net *"_s0", 0 0, L_0x55a1f3b97d70;  1 drivers
v0x55a1f21828f0_0 .net *"_s10", 0 0, L_0x55a1f3b98180;  1 drivers
v0x55a1f21829d0_0 .net *"_s4", 0 0, L_0x55a1f3b97ea0;  1 drivers
v0x55a1f217e570_0 .net *"_s6", 0 0, L_0x55a1f3b97fb0;  1 drivers
v0x55a1f217e650_0 .net *"_s8", 0 0, L_0x55a1f3b98070;  1 drivers
v0x55a1f217f9a0_0 .net "a", 0 0, L_0x55a1f3b98340;  1 drivers
v0x55a1f217fa60_0 .net "b", 0 0, L_0x55a1f3b98470;  1 drivers
v0x55a1f217b620_0 .net "ca", 0 0, L_0x55a1f3b98230;  1 drivers
v0x55a1f217b6c0_0 .net "cin", 0 0, L_0x55a1f3b985f0;  1 drivers
v0x55a1f217cb00_0 .net "sum", 0 0, L_0x55a1f3b97de0;  1 drivers
S_0x55a1f2178710 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2186ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b98720 .functor XOR 1, L_0x55a1f3b98bc0, L_0x55a1f3b98d80, C4<0>, C4<0>;
L_0x55a1f3b98790 .functor XOR 1, L_0x55a1f3b98720, L_0x55a1f3b98f40, C4<0>, C4<0>;
L_0x55a1f3b98800 .functor AND 1, L_0x55a1f3b98bc0, L_0x55a1f3b98d80, C4<1>, C4<1>;
L_0x55a1f3b98870 .functor AND 1, L_0x55a1f3b98bc0, L_0x55a1f3b98f40, C4<1>, C4<1>;
L_0x55a1f3b98930 .functor OR 1, L_0x55a1f3b98800, L_0x55a1f3b98870, C4<0>, C4<0>;
L_0x55a1f3b98a40 .functor AND 1, L_0x55a1f3b98f40, L_0x55a1f3b98d80, C4<1>, C4<1>;
L_0x55a1f3b98ab0 .functor OR 1, L_0x55a1f3b98930, L_0x55a1f3b98a40, C4<0>, C4<0>;
v0x55a1f2179b20_0 .net *"_s0", 0 0, L_0x55a1f3b98720;  1 drivers
v0x55a1f216dfe0_0 .net *"_s10", 0 0, L_0x55a1f3b98a40;  1 drivers
v0x55a1f216e0c0_0 .net *"_s4", 0 0, L_0x55a1f3b98800;  1 drivers
v0x55a1f2176a70_0 .net *"_s6", 0 0, L_0x55a1f3b98870;  1 drivers
v0x55a1f2176b50_0 .net *"_s8", 0 0, L_0x55a1f3b98930;  1 drivers
v0x55a1f2176700_0 .net "a", 0 0, L_0x55a1f3b98bc0;  1 drivers
v0x55a1f216dbc0_0 .net "b", 0 0, L_0x55a1f3b98d80;  1 drivers
v0x55a1f216dc80_0 .net "ca", 0 0, L_0x55a1f3b98ab0;  1 drivers
v0x55a1f2173b20_0 .net "cin", 0 0, L_0x55a1f3b98f40;  1 drivers
v0x55a1f2173740_0 .net "sum", 0 0, L_0x55a1f3b98790;  1 drivers
S_0x55a1f2174b70 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2189e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2153c20_0 .net "a", 3 0, L_0x55a1f3b9bd10;  1 drivers
v0x55a1f2153d20_0 .net "b", 3 0, L_0x55a1f3b9be00;  1 drivers
v0x55a1f2159b80_0 .net "ca", 3 0, L_0x55a1f3b9bba0;  1 drivers
v0x55a1f2159c40_0 .net "cin", 3 0, L_0x55a1f3b9bef0;  1 drivers
v0x55a1f21597a0_0 .net "sum", 3 0, L_0x55a1f3b9bb00;  1 drivers
L_0x55a1f3b99ac0 .part L_0x55a1f3b9bd10, 0, 1;
L_0x55a1f3b99bf0 .part L_0x55a1f3b9be00, 0, 1;
L_0x55a1f3b99d20 .part L_0x55a1f3b9bef0, 0, 1;
L_0x55a1f3b9a330 .part L_0x55a1f3b9bd10, 1, 1;
L_0x55a1f3b9a460 .part L_0x55a1f3b9be00, 1, 1;
L_0x55a1f3b9a590 .part L_0x55a1f3b9bef0, 1, 1;
L_0x55a1f3b9acd0 .part L_0x55a1f3b9bd10, 2, 1;
L_0x55a1f3b9ae00 .part L_0x55a1f3b9be00, 2, 1;
L_0x55a1f3b9af80 .part L_0x55a1f3b9bef0, 2, 1;
L_0x55a1f3b9b550 .part L_0x55a1f3b9bd10, 3, 1;
L_0x55a1f3b9b710 .part L_0x55a1f3b9be00, 3, 1;
L_0x55a1f3b9b8d0 .part L_0x55a1f3b9bef0, 3, 1;
L_0x55a1f3b9bb00 .concat8 [ 1 1 1 1], L_0x55a1f3b99560, L_0x55a1f3b99ec0, L_0x55a1f3b9a770, L_0x55a1f3b9b120;
L_0x55a1f3b9bba0 .concat8 [ 1 1 1 1], L_0x55a1f3b999b0, L_0x55a1f3b9a220, L_0x55a1f3b9abc0, L_0x55a1f3b9b440;
S_0x55a1f2171c20 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2174b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b99100 .functor XOR 1, L_0x55a1f3b99ac0, L_0x55a1f3b99bf0, C4<0>, C4<0>;
L_0x55a1f3b99560 .functor XOR 1, L_0x55a1f3b99100, L_0x55a1f3b99d20, C4<0>, C4<0>;
L_0x55a1f3b99620 .functor AND 1, L_0x55a1f3b99ac0, L_0x55a1f3b99bf0, C4<1>, C4<1>;
L_0x55a1f3b99730 .functor AND 1, L_0x55a1f3b99ac0, L_0x55a1f3b99d20, C4<1>, C4<1>;
L_0x55a1f3b997f0 .functor OR 1, L_0x55a1f3b99620, L_0x55a1f3b99730, C4<0>, C4<0>;
L_0x55a1f3b99900 .functor AND 1, L_0x55a1f3b99d20, L_0x55a1f3b99bf0, C4<1>, C4<1>;
L_0x55a1f3b999b0 .functor OR 1, L_0x55a1f3b997f0, L_0x55a1f3b99900, C4<0>, C4<0>;
v0x55a1f2173050_0 .net *"_s0", 0 0, L_0x55a1f3b99100;  1 drivers
v0x55a1f21730f0_0 .net *"_s10", 0 0, L_0x55a1f3b99900;  1 drivers
v0x55a1f216ecd0_0 .net *"_s4", 0 0, L_0x55a1f3b99620;  1 drivers
v0x55a1f216edc0_0 .net *"_s6", 0 0, L_0x55a1f3b99730;  1 drivers
v0x55a1f2170100_0 .net *"_s8", 0 0, L_0x55a1f3b997f0;  1 drivers
v0x55a1f216bdc0_0 .net "a", 0 0, L_0x55a1f3b99ac0;  1 drivers
v0x55a1f216be80_0 .net "b", 0 0, L_0x55a1f3b99bf0;  1 drivers
v0x55a1f216d150_0 .net "ca", 0 0, L_0x55a1f3b999b0;  1 drivers
v0x55a1f216d1f0_0 .net "cin", 0 0, L_0x55a1f3b99d20;  1 drivers
v0x55a1f2161650_0 .net "sum", 0 0, L_0x55a1f3b99560;  1 drivers
S_0x55a1f216a030 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2174b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b99e50 .functor XOR 1, L_0x55a1f3b9a330, L_0x55a1f3b9a460, C4<0>, C4<0>;
L_0x55a1f3b99ec0 .functor XOR 1, L_0x55a1f3b99e50, L_0x55a1f3b9a590, C4<0>, C4<0>;
L_0x55a1f3b99f30 .functor AND 1, L_0x55a1f3b9a330, L_0x55a1f3b9a460, C4<1>, C4<1>;
L_0x55a1f3b99fa0 .functor AND 1, L_0x55a1f3b9a330, L_0x55a1f3b9a590, C4<1>, C4<1>;
L_0x55a1f3b9a060 .functor OR 1, L_0x55a1f3b99f30, L_0x55a1f3b99fa0, C4<0>, C4<0>;
L_0x55a1f3b9a170 .functor AND 1, L_0x55a1f3b9a590, L_0x55a1f3b9a460, C4<1>, C4<1>;
L_0x55a1f3b9a220 .functor OR 1, L_0x55a1f3b9a060, L_0x55a1f3b9a170, C4<0>, C4<0>;
v0x55a1f2169cd0_0 .net *"_s0", 0 0, L_0x55a1f3b99e50;  1 drivers
v0x55a1f2161180_0 .net *"_s10", 0 0, L_0x55a1f3b9a170;  1 drivers
v0x55a1f2161260_0 .net *"_s4", 0 0, L_0x55a1f3b99f30;  1 drivers
v0x55a1f21670e0_0 .net *"_s6", 0 0, L_0x55a1f3b99fa0;  1 drivers
v0x55a1f21671c0_0 .net *"_s8", 0 0, L_0x55a1f3b9a060;  1 drivers
v0x55a1f2166d00_0 .net "a", 0 0, L_0x55a1f3b9a330;  1 drivers
v0x55a1f2166dc0_0 .net "b", 0 0, L_0x55a1f3b9a460;  1 drivers
v0x55a1f2164190_0 .net "ca", 0 0, L_0x55a1f3b9a220;  1 drivers
v0x55a1f2164230_0 .net "cin", 0 0, L_0x55a1f3b9a590;  1 drivers
v0x55a1f2163e60_0 .net "sum", 0 0, L_0x55a1f3b99ec0;  1 drivers
S_0x55a1f2160e00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2174b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9a700 .functor XOR 1, L_0x55a1f3b9acd0, L_0x55a1f3b9ae00, C4<0>, C4<0>;
L_0x55a1f3b9a770 .functor XOR 1, L_0x55a1f3b9a700, L_0x55a1f3b9af80, C4<0>, C4<0>;
L_0x55a1f3b9a830 .functor AND 1, L_0x55a1f3b9acd0, L_0x55a1f3b9ae00, C4<1>, C4<1>;
L_0x55a1f3b9a940 .functor AND 1, L_0x55a1f3b9acd0, L_0x55a1f3b9af80, C4<1>, C4<1>;
L_0x55a1f3b9aa00 .functor OR 1, L_0x55a1f3b9a830, L_0x55a1f3b9a940, C4<0>, C4<0>;
L_0x55a1f3b9ab10 .functor AND 1, L_0x55a1f3b9af80, L_0x55a1f3b9ae00, C4<1>, C4<1>;
L_0x55a1f3b9abc0 .functor OR 1, L_0x55a1f3b9aa00, L_0x55a1f3b9ab10, C4<0>, C4<0>;
v0x55a1f21681e0_0 .net *"_s0", 0 0, L_0x55a1f3b9a700;  1 drivers
v0x55a1f2169560_0 .net *"_s10", 0 0, L_0x55a1f3b9ab10;  1 drivers
v0x55a1f2169640_0 .net *"_s4", 0 0, L_0x55a1f3b9a830;  1 drivers
v0x55a1f21651e0_0 .net *"_s6", 0 0, L_0x55a1f3b9a940;  1 drivers
v0x55a1f21652c0_0 .net *"_s8", 0 0, L_0x55a1f3b9aa00;  1 drivers
v0x55a1f2166680_0 .net "a", 0 0, L_0x55a1f3b9acd0;  1 drivers
v0x55a1f2162290_0 .net "b", 0 0, L_0x55a1f3b9ae00;  1 drivers
v0x55a1f2162350_0 .net "ca", 0 0, L_0x55a1f3b9abc0;  1 drivers
v0x55a1f21636c0_0 .net "cin", 0 0, L_0x55a1f3b9af80;  1 drivers
v0x55a1f215f380_0 .net "sum", 0 0, L_0x55a1f3b9a770;  1 drivers
S_0x55a1f2160710 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2174b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9b0b0 .functor XOR 1, L_0x55a1f3b9b550, L_0x55a1f3b9b710, C4<0>, C4<0>;
L_0x55a1f3b9b120 .functor XOR 1, L_0x55a1f3b9b0b0, L_0x55a1f3b9b8d0, C4<0>, C4<0>;
L_0x55a1f3b9b190 .functor AND 1, L_0x55a1f3b9b550, L_0x55a1f3b9b710, C4<1>, C4<1>;
L_0x55a1f3b9b200 .functor AND 1, L_0x55a1f3b9b550, L_0x55a1f3b9b8d0, C4<1>, C4<1>;
L_0x55a1f3b9b2c0 .functor OR 1, L_0x55a1f3b9b190, L_0x55a1f3b9b200, C4<0>, C4<0>;
L_0x55a1f3b9b3d0 .functor AND 1, L_0x55a1f3b9b8d0, L_0x55a1f3b9b710, C4<1>, C4<1>;
L_0x55a1f3b9b440 .functor OR 1, L_0x55a1f3b9b2c0, L_0x55a1f3b9b3d0, C4<0>, C4<0>;
v0x55a1f215de90_0 .net *"_s0", 0 0, L_0x55a1f3b9b0b0;  1 drivers
v0x55a1f21514c0_0 .net *"_s10", 0 0, L_0x55a1f3b9b3d0;  1 drivers
v0x55a1f21515a0_0 .net *"_s4", 0 0, L_0x55a1f3b9b190;  1 drivers
v0x55a1f2144b70_0 .net *"_s6", 0 0, L_0x55a1f3b9b200;  1 drivers
v0x55a1f2144c50_0 .net *"_s8", 0 0, L_0x55a1f3b9b2c0;  1 drivers
v0x55a1f2154040_0 .net "a", 0 0, L_0x55a1f3b9b550;  1 drivers
v0x55a1f2154100_0 .net "b", 0 0, L_0x55a1f3b9b710;  1 drivers
v0x55a1f215cad0_0 .net "ca", 0 0, L_0x55a1f3b9b440;  1 drivers
v0x55a1f215cb70_0 .net "cin", 0 0, L_0x55a1f3b9b8d0;  1 drivers
v0x55a1f215c7a0_0 .net "sum", 0 0, L_0x55a1f3b9b120;  1 drivers
S_0x55a1f2156c30 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2189e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21408e0_0 .net "a", 3 0, L_0x55a1f3b9e7d0;  1 drivers
v0x55a1f21409c0_0 .net "b", 3 0, L_0x55a1f3b9e870;  1 drivers
v0x55a1f2140520_0 .net "ca", 3 0, L_0x55a1f3b9e660;  1 drivers
v0x55a1f21405e0_0 .net "cin", 3 0, L_0x55a1f3b9e960;  1 drivers
v0x55a1f213d9b0_0 .net "sum", 3 0, L_0x55a1f3b9e5c0;  1 drivers
L_0x55a1f3b9c580 .part L_0x55a1f3b9e7d0, 0, 1;
L_0x55a1f3b9c6b0 .part L_0x55a1f3b9e870, 0, 1;
L_0x55a1f3b9c7e0 .part L_0x55a1f3b9e960, 0, 1;
L_0x55a1f3b9cdf0 .part L_0x55a1f3b9e7d0, 1, 1;
L_0x55a1f3b9cf20 .part L_0x55a1f3b9e870, 1, 1;
L_0x55a1f3b9d050 .part L_0x55a1f3b9e960, 1, 1;
L_0x55a1f3b9d790 .part L_0x55a1f3b9e7d0, 2, 1;
L_0x55a1f3b9d8c0 .part L_0x55a1f3b9e870, 2, 1;
L_0x55a1f3b9da40 .part L_0x55a1f3b9e960, 2, 1;
L_0x55a1f3b9e010 .part L_0x55a1f3b9e7d0, 3, 1;
L_0x55a1f3b9e1d0 .part L_0x55a1f3b9e870, 3, 1;
L_0x55a1f3b9e390 .part L_0x55a1f3b9e960, 3, 1;
L_0x55a1f3b9e5c0 .concat8 [ 1 1 1 1], L_0x55a1f3b9c020, L_0x55a1f3b9c980, L_0x55a1f3b9d230, L_0x55a1f3b9dbe0;
L_0x55a1f3b9e660 .concat8 [ 1 1 1 1], L_0x55a1f3b9c470, L_0x55a1f3b9cce0, L_0x55a1f3b9d680, L_0x55a1f3b9df00;
S_0x55a1f21538a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2156c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9ba90 .functor XOR 1, L_0x55a1f3b9c580, L_0x55a1f3b9c6b0, C4<0>, C4<0>;
L_0x55a1f3b9c020 .functor XOR 1, L_0x55a1f3b9ba90, L_0x55a1f3b9c7e0, C4<0>, C4<0>;
L_0x55a1f3b9c0e0 .functor AND 1, L_0x55a1f3b9c580, L_0x55a1f3b9c6b0, C4<1>, C4<1>;
L_0x55a1f3b9c1f0 .functor AND 1, L_0x55a1f3b9c580, L_0x55a1f3b9c7e0, C4<1>, C4<1>;
L_0x55a1f3b9c2b0 .functor OR 1, L_0x55a1f3b9c0e0, L_0x55a1f3b9c1f0, C4<0>, C4<0>;
L_0x55a1f3b9c3c0 .functor AND 1, L_0x55a1f3b9c7e0, L_0x55a1f3b9c6b0, C4<1>, C4<1>;
L_0x55a1f3b9c470 .functor OR 1, L_0x55a1f3b9c2b0, L_0x55a1f3b9c3c0, C4<0>, C4<0>;
v0x55a1f215ac50_0 .net *"_s0", 0 0, L_0x55a1f3b9ba90;  1 drivers
v0x55a1f215c000_0 .net *"_s10", 0 0, L_0x55a1f3b9c3c0;  1 drivers
v0x55a1f215c0e0_0 .net *"_s4", 0 0, L_0x55a1f3b9c0e0;  1 drivers
v0x55a1f2157c80_0 .net *"_s6", 0 0, L_0x55a1f3b9c1f0;  1 drivers
v0x55a1f2157d40_0 .net *"_s8", 0 0, L_0x55a1f3b9c2b0;  1 drivers
v0x55a1f21590b0_0 .net "a", 0 0, L_0x55a1f3b9c580;  1 drivers
v0x55a1f2159170_0 .net "b", 0 0, L_0x55a1f3b9c6b0;  1 drivers
v0x55a1f2154d30_0 .net "ca", 0 0, L_0x55a1f3b9c470;  1 drivers
v0x55a1f2154dd0_0 .net "cin", 0 0, L_0x55a1f3b9c7e0;  1 drivers
v0x55a1f2156210_0 .net "sum", 0 0, L_0x55a1f3b9c020;  1 drivers
S_0x55a1f2151e40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2156c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9c910 .functor XOR 1, L_0x55a1f3b9cdf0, L_0x55a1f3b9cf20, C4<0>, C4<0>;
L_0x55a1f3b9c980 .functor XOR 1, L_0x55a1f3b9c910, L_0x55a1f3b9d050, C4<0>, C4<0>;
L_0x55a1f3b9c9f0 .functor AND 1, L_0x55a1f3b9cdf0, L_0x55a1f3b9cf20, C4<1>, C4<1>;
L_0x55a1f3b9ca60 .functor AND 1, L_0x55a1f3b9cdf0, L_0x55a1f3b9d050, C4<1>, C4<1>;
L_0x55a1f3b9cb20 .functor OR 1, L_0x55a1f3b9c9f0, L_0x55a1f3b9ca60, C4<0>, C4<0>;
L_0x55a1f3b9cc30 .functor AND 1, L_0x55a1f3b9d050, L_0x55a1f3b9cf20, C4<1>, C4<1>;
L_0x55a1f3b9cce0 .functor OR 1, L_0x55a1f3b9cb20, L_0x55a1f3b9cc30, C4<0>, C4<0>;
v0x55a1f21476f0_0 .net *"_s0", 0 0, L_0x55a1f3b9c910;  1 drivers
v0x55a1f21477d0_0 .net *"_s10", 0 0, L_0x55a1f3b9cc30;  1 drivers
v0x55a1f2150180_0 .net *"_s4", 0 0, L_0x55a1f3b9c9f0;  1 drivers
v0x55a1f2150270_0 .net *"_s6", 0 0, L_0x55a1f3b9ca60;  1 drivers
v0x55a1f214fda0_0 .net *"_s8", 0 0, L_0x55a1f3b9cb20;  1 drivers
v0x55a1f21472d0_0 .net "a", 0 0, L_0x55a1f3b9cdf0;  1 drivers
v0x55a1f2147390_0 .net "b", 0 0, L_0x55a1f3b9cf20;  1 drivers
v0x55a1f214d230_0 .net "ca", 0 0, L_0x55a1f3b9cce0;  1 drivers
v0x55a1f214d2d0_0 .net "cin", 0 0, L_0x55a1f3b9d050;  1 drivers
v0x55a1f214ce50_0 .net "sum", 0 0, L_0x55a1f3b9c980;  1 drivers
S_0x55a1f214a2e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2156c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9d1c0 .functor XOR 1, L_0x55a1f3b9d790, L_0x55a1f3b9d8c0, C4<0>, C4<0>;
L_0x55a1f3b9d230 .functor XOR 1, L_0x55a1f3b9d1c0, L_0x55a1f3b9da40, C4<0>, C4<0>;
L_0x55a1f3b9d2f0 .functor AND 1, L_0x55a1f3b9d790, L_0x55a1f3b9d8c0, C4<1>, C4<1>;
L_0x55a1f3b9d400 .functor AND 1, L_0x55a1f3b9d790, L_0x55a1f3b9da40, C4<1>, C4<1>;
L_0x55a1f3b9d4c0 .functor OR 1, L_0x55a1f3b9d2f0, L_0x55a1f3b9d400, C4<0>, C4<0>;
L_0x55a1f3b9d5d0 .functor AND 1, L_0x55a1f3b9da40, L_0x55a1f3b9d8c0, C4<1>, C4<1>;
L_0x55a1f3b9d680 .functor OR 1, L_0x55a1f3b9d4c0, L_0x55a1f3b9d5d0, C4<0>, C4<0>;
v0x55a1f2149f80_0 .net *"_s0", 0 0, L_0x55a1f3b9d1c0;  1 drivers
v0x55a1f2146f50_0 .net *"_s10", 0 0, L_0x55a1f3b9d5d0;  1 drivers
v0x55a1f2147030_0 .net *"_s4", 0 0, L_0x55a1f3b9d2f0;  1 drivers
v0x55a1f214e280_0 .net *"_s6", 0 0, L_0x55a1f3b9d400;  1 drivers
v0x55a1f214e360_0 .net *"_s8", 0 0, L_0x55a1f3b9d4c0;  1 drivers
v0x55a1f214f6d0_0 .net "a", 0 0, L_0x55a1f3b9d790;  1 drivers
v0x55a1f214f790_0 .net "b", 0 0, L_0x55a1f3b9d8c0;  1 drivers
v0x55a1f214b330_0 .net "ca", 0 0, L_0x55a1f3b9d680;  1 drivers
v0x55a1f214b3f0_0 .net "cin", 0 0, L_0x55a1f3b9da40;  1 drivers
v0x55a1f214c810_0 .net "sum", 0 0, L_0x55a1f3b9d230;  1 drivers
S_0x55a1f2149810 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2156c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9db70 .functor XOR 1, L_0x55a1f3b9e010, L_0x55a1f3b9e1d0, C4<0>, C4<0>;
L_0x55a1f3b9dbe0 .functor XOR 1, L_0x55a1f3b9db70, L_0x55a1f3b9e390, C4<0>, C4<0>;
L_0x55a1f3b9dc50 .functor AND 1, L_0x55a1f3b9e010, L_0x55a1f3b9e1d0, C4<1>, C4<1>;
L_0x55a1f3b9dcc0 .functor AND 1, L_0x55a1f3b9e010, L_0x55a1f3b9e390, C4<1>, C4<1>;
L_0x55a1f3b9dd80 .functor OR 1, L_0x55a1f3b9dc50, L_0x55a1f3b9dcc0, C4<0>, C4<0>;
L_0x55a1f3b9de90 .functor AND 1, L_0x55a1f3b9e390, L_0x55a1f3b9e1d0, C4<1>, C4<1>;
L_0x55a1f3b9df00 .functor OR 1, L_0x55a1f3b9dd80, L_0x55a1f3b9de90, C4<0>, C4<0>;
v0x55a1f21454d0_0 .net *"_s0", 0 0, L_0x55a1f3b9db70;  1 drivers
v0x55a1f21455b0_0 .net *"_s10", 0 0, L_0x55a1f3b9de90;  1 drivers
v0x55a1f2146860_0 .net *"_s4", 0 0, L_0x55a1f3b9dc50;  1 drivers
v0x55a1f2146930_0 .net *"_s6", 0 0, L_0x55a1f3b9dcc0;  1 drivers
v0x55a1f213adc0_0 .net *"_s8", 0 0, L_0x55a1f3b9dd80;  1 drivers
v0x55a1f2143830_0 .net "a", 0 0, L_0x55a1f3b9e010;  1 drivers
v0x55a1f21438f0_0 .net "b", 0 0, L_0x55a1f3b9e1d0;  1 drivers
v0x55a1f2143450_0 .net "ca", 0 0, L_0x55a1f3b9df00;  1 drivers
v0x55a1f21434f0_0 .net "cin", 0 0, L_0x55a1f3b9e390;  1 drivers
v0x55a1f213aa30_0 .net "sum", 0 0, L_0x55a1f3b9dbe0;  1 drivers
S_0x55a1f213d5b0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2189e70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21286b0_0 .net "a", 3 0, L_0x55a1f3ba1170;  1 drivers
v0x55a1f21287b0_0 .net "b", 3 0, L_0x55a1f3ba12a0;  1 drivers
v0x55a1f211fbe0_0 .net "ca", 3 0, L_0x55a1f3ba1000;  1 drivers
v0x55a1f211fca0_0 .net "cin", 3 0, L_0x55a1f3ba13d0;  1 drivers
v0x55a1f2125b40_0 .net "sum", 3 0, L_0x55a1f3ba0f60;  1 drivers
L_0x55a1f3b9ef20 .part L_0x55a1f3ba1170, 0, 1;
L_0x55a1f3b9f050 .part L_0x55a1f3ba12a0, 0, 1;
L_0x55a1f3b9f180 .part L_0x55a1f3ba13d0, 0, 1;
L_0x55a1f3b9f790 .part L_0x55a1f3ba1170, 1, 1;
L_0x55a1f3b9f8c0 .part L_0x55a1f3ba12a0, 1, 1;
L_0x55a1f3b9f9f0 .part L_0x55a1f3ba13d0, 1, 1;
L_0x55a1f3ba0130 .part L_0x55a1f3ba1170, 2, 1;
L_0x55a1f3ba0260 .part L_0x55a1f3ba12a0, 2, 1;
L_0x55a1f3ba03e0 .part L_0x55a1f3ba13d0, 2, 1;
L_0x55a1f3ba09b0 .part L_0x55a1f3ba1170, 3, 1;
L_0x55a1f3ba0b70 .part L_0x55a1f3ba12a0, 3, 1;
L_0x55a1f3ba0d30 .part L_0x55a1f3ba13d0, 3, 1;
L_0x55a1f3ba0f60 .concat8 [ 1 1 1 1], L_0x55a1f3b9ea00, L_0x55a1f3b9f320, L_0x55a1f3b9fbd0, L_0x55a1f3ba0580;
L_0x55a1f3ba1000 .concat8 [ 1 1 1 1], L_0x55a1f3b9ee10, L_0x55a1f3b9f680, L_0x55a1f3ba0020, L_0x55a1f3ba08a0;
S_0x55a1f2141930 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f213d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9e550 .functor XOR 1, L_0x55a1f3b9ef20, L_0x55a1f3b9f050, C4<0>, C4<0>;
L_0x55a1f3b9ea00 .functor XOR 1, L_0x55a1f3b9e550, L_0x55a1f3b9f180, C4<0>, C4<0>;
L_0x55a1f3b9eac0 .functor AND 1, L_0x55a1f3b9ef20, L_0x55a1f3b9f050, C4<1>, C4<1>;
L_0x55a1f3b9ebd0 .functor AND 1, L_0x55a1f3b9ef20, L_0x55a1f3b9f180, C4<1>, C4<1>;
L_0x55a1f3b9ec90 .functor OR 1, L_0x55a1f3b9eac0, L_0x55a1f3b9ebd0, C4<0>, C4<0>;
L_0x55a1f3b9eda0 .functor AND 1, L_0x55a1f3b9f180, L_0x55a1f3b9f050, C4<1>, C4<1>;
L_0x55a1f3b9ee10 .functor OR 1, L_0x55a1f3b9ec90, L_0x55a1f3b9eda0, C4<0>, C4<0>;
v0x55a1f2142de0_0 .net *"_s0", 0 0, L_0x55a1f3b9e550;  1 drivers
v0x55a1f213e9e0_0 .net *"_s10", 0 0, L_0x55a1f3b9eda0;  1 drivers
v0x55a1f213eac0_0 .net *"_s4", 0 0, L_0x55a1f3b9eac0;  1 drivers
v0x55a1f213fe10_0 .net *"_s6", 0 0, L_0x55a1f3b9ebd0;  1 drivers
v0x55a1f213fef0_0 .net *"_s8", 0 0, L_0x55a1f3b9ec90;  1 drivers
v0x55a1f213bab0_0 .net "a", 0 0, L_0x55a1f3b9ef20;  1 drivers
v0x55a1f213bb70_0 .net "b", 0 0, L_0x55a1f3b9f050;  1 drivers
v0x55a1f213cec0_0 .net "ca", 0 0, L_0x55a1f3b9ee10;  1 drivers
v0x55a1f213cf80_0 .net "cin", 0 0, L_0x55a1f3b9f180;  1 drivers
v0x55a1f2138c30_0 .net "sum", 0 0, L_0x55a1f3b9ea00;  1 drivers
S_0x55a1f212e360 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f213d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9f2b0 .functor XOR 1, L_0x55a1f3b9f790, L_0x55a1f3b9f8c0, C4<0>, C4<0>;
L_0x55a1f3b9f320 .functor XOR 1, L_0x55a1f3b9f2b0, L_0x55a1f3b9f9f0, C4<0>, C4<0>;
L_0x55a1f3b9f390 .functor AND 1, L_0x55a1f3b9f790, L_0x55a1f3b9f8c0, C4<1>, C4<1>;
L_0x55a1f3b9f400 .functor AND 1, L_0x55a1f3b9f790, L_0x55a1f3b9f9f0, C4<1>, C4<1>;
L_0x55a1f3b9f4c0 .functor OR 1, L_0x55a1f3b9f390, L_0x55a1f3b9f400, C4<0>, C4<0>;
L_0x55a1f3b9f5d0 .functor AND 1, L_0x55a1f3b9f9f0, L_0x55a1f3b9f8c0, C4<1>, C4<1>;
L_0x55a1f3b9f680 .functor OR 1, L_0x55a1f3b9f4c0, L_0x55a1f3b9f5d0, C4<0>, C4<0>;
v0x55a1f2139ff0_0 .net *"_s0", 0 0, L_0x55a1f3b9f2b0;  1 drivers
v0x55a1f2136e10_0 .net *"_s10", 0 0, L_0x55a1f3b9f5d0;  1 drivers
v0x55a1f2136ef0_0 .net *"_s4", 0 0, L_0x55a1f3b9f390;  1 drivers
v0x55a1f2136a60_0 .net *"_s6", 0 0, L_0x55a1f3b9f400;  1 drivers
v0x55a1f212df40_0 .net *"_s8", 0 0, L_0x55a1f3b9f4c0;  1 drivers
v0x55a1f2133ea0_0 .net "a", 0 0, L_0x55a1f3b9f790;  1 drivers
v0x55a1f2133f60_0 .net "b", 0 0, L_0x55a1f3b9f8c0;  1 drivers
v0x55a1f2133ac0_0 .net "ca", 0 0, L_0x55a1f3b9f680;  1 drivers
v0x55a1f2133b60_0 .net "cin", 0 0, L_0x55a1f3b9f9f0;  1 drivers
v0x55a1f2131000_0 .net "sum", 0 0, L_0x55a1f3b9f320;  1 drivers
S_0x55a1f2130b70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f213d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b9fb60 .functor XOR 1, L_0x55a1f3ba0130, L_0x55a1f3ba0260, C4<0>, C4<0>;
L_0x55a1f3b9fbd0 .functor XOR 1, L_0x55a1f3b9fb60, L_0x55a1f3ba03e0, C4<0>, C4<0>;
L_0x55a1f3b9fc90 .functor AND 1, L_0x55a1f3ba0130, L_0x55a1f3ba0260, C4<1>, C4<1>;
L_0x55a1f3b9fda0 .functor AND 1, L_0x55a1f3ba0130, L_0x55a1f3ba03e0, C4<1>, C4<1>;
L_0x55a1f3b9fe60 .functor OR 1, L_0x55a1f3b9fc90, L_0x55a1f3b9fda0, C4<0>, C4<0>;
L_0x55a1f3b9ff70 .functor AND 1, L_0x55a1f3ba03e0, L_0x55a1f3ba0260, C4<1>, C4<1>;
L_0x55a1f3ba0020 .functor OR 1, L_0x55a1f3b9fe60, L_0x55a1f3b9ff70, C4<0>, C4<0>;
v0x55a1f212dc40_0 .net *"_s0", 0 0, L_0x55a1f3b9fb60;  1 drivers
v0x55a1f2134ef0_0 .net *"_s10", 0 0, L_0x55a1f3b9ff70;  1 drivers
v0x55a1f2134fd0_0 .net *"_s4", 0 0, L_0x55a1f3b9fc90;  1 drivers
v0x55a1f2136320_0 .net *"_s6", 0 0, L_0x55a1f3b9fda0;  1 drivers
v0x55a1f2136400_0 .net *"_s8", 0 0, L_0x55a1f3b9fe60;  1 drivers
v0x55a1f2131fa0_0 .net "a", 0 0, L_0x55a1f3ba0130;  1 drivers
v0x55a1f2132060_0 .net "b", 0 0, L_0x55a1f3ba0260;  1 drivers
v0x55a1f21333d0_0 .net "ca", 0 0, L_0x55a1f3ba0020;  1 drivers
v0x55a1f2133470_0 .net "cin", 0 0, L_0x55a1f3ba03e0;  1 drivers
v0x55a1f212f100_0 .net "sum", 0 0, L_0x55a1f3b9fbd0;  1 drivers
S_0x55a1f2130480 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f213d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba0510 .functor XOR 1, L_0x55a1f3ba09b0, L_0x55a1f3ba0b70, C4<0>, C4<0>;
L_0x55a1f3ba0580 .functor XOR 1, L_0x55a1f3ba0510, L_0x55a1f3ba0d30, C4<0>, C4<0>;
L_0x55a1f3ba05f0 .functor AND 1, L_0x55a1f3ba09b0, L_0x55a1f3ba0b70, C4<1>, C4<1>;
L_0x55a1f3ba0660 .functor AND 1, L_0x55a1f3ba09b0, L_0x55a1f3ba0d30, C4<1>, C4<1>;
L_0x55a1f3ba0720 .functor OR 1, L_0x55a1f3ba05f0, L_0x55a1f3ba0660, C4<0>, C4<0>;
L_0x55a1f3ba0830 .functor AND 1, L_0x55a1f3ba0d30, L_0x55a1f3ba0b70, C4<1>, C4<1>;
L_0x55a1f3ba08a0 .functor OR 1, L_0x55a1f3ba0720, L_0x55a1f3ba0830, C4<0>, C4<0>;
v0x55a1f212c120_0 .net *"_s0", 0 0, L_0x55a1f3ba0510;  1 drivers
v0x55a1f212d4d0_0 .net *"_s10", 0 0, L_0x55a1f3ba0830;  1 drivers
v0x55a1f212d5b0_0 .net *"_s4", 0 0, L_0x55a1f3ba05f0;  1 drivers
v0x55a1f212a940_0 .net *"_s6", 0 0, L_0x55a1f3ba0660;  1 drivers
v0x55a1f212aa20_0 .net *"_s8", 0 0, L_0x55a1f3ba0720;  1 drivers
v0x55a1f211d4f0_0 .net "a", 0 0, L_0x55a1f3ba09b0;  1 drivers
v0x55a1f2110b30_0 .net "b", 0 0, L_0x55a1f3ba0b70;  1 drivers
v0x55a1f2110bf0_0 .net "ca", 0 0, L_0x55a1f3ba08a0;  1 drivers
v0x55a1f2120000_0 .net "cin", 0 0, L_0x55a1f3ba0d30;  1 drivers
v0x55a1f2128a90_0 .net "sum", 0 0, L_0x55a1f3ba0580;  1 drivers
S_0x55a1f211f860 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f218c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f20b9cd0_0 .net "a", 15 0, L_0x55a1f3bac5c0;  1 drivers
v0x55a1f20b9db0_0 .net "b", 15 0, L_0x55a1f3bac6b0;  1 drivers
v0x55a1f20b6d20_0 .net "ca", 15 0, L_0x55a1f3bac360;  1 drivers
v0x55a1f20b6dc0_0 .net "cin", 15 0, L_0x55a1f3bac7a0;  1 drivers
v0x55a1f20be050_0 .net "sum", 15 0, L_0x55a1f3bac2c0;  1 drivers
L_0x55a1f3ba4190 .part L_0x55a1f3bac5c0, 0, 4;
L_0x55a1f3ba4230 .part L_0x55a1f3bac6b0, 0, 4;
L_0x55a1f3ba42d0 .part L_0x55a1f3bac7a0, 0, 4;
L_0x55a1f3ba6b20 .part L_0x55a1f3bac5c0, 4, 4;
L_0x55a1f3ba6c10 .part L_0x55a1f3bac6b0, 4, 4;
L_0x55a1f3ba6d00 .part L_0x55a1f3bac7a0, 4, 4;
L_0x55a1f3ba95e0 .part L_0x55a1f3bac5c0, 8, 4;
L_0x55a1f3ba9680 .part L_0x55a1f3bac6b0, 8, 4;
L_0x55a1f3ba9770 .part L_0x55a1f3bac7a0, 8, 4;
L_0x55a1f3babec0 .part L_0x55a1f3bac5c0, 12, 4;
L_0x55a1f3babff0 .part L_0x55a1f3bac6b0, 12, 4;
L_0x55a1f3bac120 .part L_0x55a1f3bac7a0, 12, 4;
L_0x55a1f3bac2c0 .concat8 [ 4 4 4 4], L_0x55a1f3ba3f80, L_0x55a1f3ba6910, L_0x55a1f3ba93d0, L_0x55a1f3babcb0;
L_0x55a1f3bac360 .concat8 [ 4 4 4 4], L_0x55a1f3ba4020, L_0x55a1f3ba69b0, L_0x55a1f3ba9470, L_0x55a1f3babd50;
S_0x55a1f2127fc0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f211f860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2109570_0 .net "a", 3 0, L_0x55a1f3ba4190;  1 drivers
v0x55a1f2109650_0 .net "b", 3 0, L_0x55a1f3ba4230;  1 drivers
v0x55a1f21065c0_0 .net "ca", 3 0, L_0x55a1f3ba4020;  1 drivers
v0x55a1f2106680_0 .net "cin", 3 0, L_0x55a1f3ba42d0;  1 drivers
v0x55a1f210d8f0_0 .net "sum", 3 0, L_0x55a1f3ba3f80;  1 drivers
L_0x55a1f3ba1f40 .part L_0x55a1f3ba4190, 0, 1;
L_0x55a1f3ba2070 .part L_0x55a1f3ba4230, 0, 1;
L_0x55a1f3ba21a0 .part L_0x55a1f3ba42d0, 0, 1;
L_0x55a1f3ba27b0 .part L_0x55a1f3ba4190, 1, 1;
L_0x55a1f3ba28e0 .part L_0x55a1f3ba4230, 1, 1;
L_0x55a1f3ba2a10 .part L_0x55a1f3ba42d0, 1, 1;
L_0x55a1f3ba3150 .part L_0x55a1f3ba4190, 2, 1;
L_0x55a1f3ba3280 .part L_0x55a1f3ba4230, 2, 1;
L_0x55a1f3ba3400 .part L_0x55a1f3ba42d0, 2, 1;
L_0x55a1f3ba39d0 .part L_0x55a1f3ba4190, 3, 1;
L_0x55a1f3ba3b90 .part L_0x55a1f3ba4230, 3, 1;
L_0x55a1f3ba3d50 .part L_0x55a1f3ba42d0, 3, 1;
L_0x55a1f3ba3f80 .concat8 [ 1 1 1 1], L_0x55a1f3ba0ef0, L_0x55a1f3ba2340, L_0x55a1f3ba2bf0, L_0x55a1f3ba35a0;
L_0x55a1f3ba4020 .concat8 [ 1 1 1 1], L_0x55a1f3ba1e30, L_0x55a1f3ba26a0, L_0x55a1f3ba3040, L_0x55a1f3ba38c0;
S_0x55a1f2123c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2127fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba1500 .functor XOR 1, L_0x55a1f3ba1f40, L_0x55a1f3ba2070, C4<0>, C4<0>;
L_0x55a1f3ba0ef0 .functor XOR 1, L_0x55a1f3ba1500, L_0x55a1f3ba21a0, C4<0>, C4<0>;
L_0x55a1f3ba1aa0 .functor AND 1, L_0x55a1f3ba1f40, L_0x55a1f3ba2070, C4<1>, C4<1>;
L_0x55a1f3ba1bb0 .functor AND 1, L_0x55a1f3ba1f40, L_0x55a1f3ba21a0, C4<1>, C4<1>;
L_0x55a1f3ba1c70 .functor OR 1, L_0x55a1f3ba1aa0, L_0x55a1f3ba1bb0, C4<0>, C4<0>;
L_0x55a1f3ba1d80 .functor AND 1, L_0x55a1f3ba21a0, L_0x55a1f3ba2070, C4<1>, C4<1>;
L_0x55a1f3ba1e30 .functor OR 1, L_0x55a1f3ba1c70, L_0x55a1f3ba1d80, C4<0>, C4<0>;
v0x55a1f2125170_0 .net *"_s0", 0 0, L_0x55a1f3ba1500;  1 drivers
v0x55a1f2120cf0_0 .net *"_s10", 0 0, L_0x55a1f3ba1d80;  1 drivers
v0x55a1f2120dd0_0 .net *"_s4", 0 0, L_0x55a1f3ba1aa0;  1 drivers
v0x55a1f2122120_0 .net *"_s6", 0 0, L_0x55a1f3ba1bb0;  1 drivers
v0x55a1f2122200_0 .net *"_s8", 0 0, L_0x55a1f3ba1c70;  1 drivers
v0x55a1f211de50_0 .net "a", 0 0, L_0x55a1f3ba1f40;  1 drivers
v0x55a1f211f170_0 .net "b", 0 0, L_0x55a1f3ba2070;  1 drivers
v0x55a1f211f230_0 .net "ca", 0 0, L_0x55a1f3ba1e30;  1 drivers
v0x55a1f21136b0_0 .net "cin", 0 0, L_0x55a1f3ba21a0;  1 drivers
v0x55a1f211c140_0 .net "sum", 0 0, L_0x55a1f3ba0ef0;  1 drivers
S_0x55a1f211bd60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2127fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba22d0 .functor XOR 1, L_0x55a1f3ba27b0, L_0x55a1f3ba28e0, C4<0>, C4<0>;
L_0x55a1f3ba2340 .functor XOR 1, L_0x55a1f3ba22d0, L_0x55a1f3ba2a10, C4<0>, C4<0>;
L_0x55a1f3ba23b0 .functor AND 1, L_0x55a1f3ba27b0, L_0x55a1f3ba28e0, C4<1>, C4<1>;
L_0x55a1f3ba2420 .functor AND 1, L_0x55a1f3ba27b0, L_0x55a1f3ba2a10, C4<1>, C4<1>;
L_0x55a1f3ba24e0 .functor OR 1, L_0x55a1f3ba23b0, L_0x55a1f3ba2420, C4<0>, C4<0>;
L_0x55a1f3ba25f0 .functor AND 1, L_0x55a1f3ba2a10, L_0x55a1f3ba28e0, C4<1>, C4<1>;
L_0x55a1f3ba26a0 .functor OR 1, L_0x55a1f3ba24e0, L_0x55a1f3ba25f0, C4<0>, C4<0>;
v0x55a1f2113310_0 .net *"_s0", 0 0, L_0x55a1f3ba22d0;  1 drivers
v0x55a1f21191f0_0 .net *"_s10", 0 0, L_0x55a1f3ba25f0;  1 drivers
v0x55a1f21192d0_0 .net *"_s4", 0 0, L_0x55a1f3ba23b0;  1 drivers
v0x55a1f2118e10_0 .net *"_s6", 0 0, L_0x55a1f3ba2420;  1 drivers
v0x55a1f2118ef0_0 .net *"_s8", 0 0, L_0x55a1f3ba24e0;  1 drivers
v0x55a1f21162a0_0 .net "a", 0 0, L_0x55a1f3ba27b0;  1 drivers
v0x55a1f2116360_0 .net "b", 0 0, L_0x55a1f3ba28e0;  1 drivers
v0x55a1f2115ec0_0 .net "ca", 0 0, L_0x55a1f3ba26a0;  1 drivers
v0x55a1f2115f60_0 .net "cin", 0 0, L_0x55a1f3ba2a10;  1 drivers
v0x55a1f2112fc0_0 .net "sum", 0 0, L_0x55a1f3ba2340;  1 drivers
S_0x55a1f211a240 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2127fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba2b80 .functor XOR 1, L_0x55a1f3ba3150, L_0x55a1f3ba3280, C4<0>, C4<0>;
L_0x55a1f3ba2bf0 .functor XOR 1, L_0x55a1f3ba2b80, L_0x55a1f3ba3400, C4<0>, C4<0>;
L_0x55a1f3ba2cb0 .functor AND 1, L_0x55a1f3ba3150, L_0x55a1f3ba3280, C4<1>, C4<1>;
L_0x55a1f3ba2dc0 .functor AND 1, L_0x55a1f3ba3150, L_0x55a1f3ba3400, C4<1>, C4<1>;
L_0x55a1f3ba2e80 .functor OR 1, L_0x55a1f3ba2cb0, L_0x55a1f3ba2dc0, C4<0>, C4<0>;
L_0x55a1f3ba2f90 .functor AND 1, L_0x55a1f3ba3400, L_0x55a1f3ba3280, C4<1>, C4<1>;
L_0x55a1f3ba3040 .functor OR 1, L_0x55a1f3ba2e80, L_0x55a1f3ba2f90, C4<0>, C4<0>;
v0x55a1f211b6f0_0 .net *"_s0", 0 0, L_0x55a1f3ba2b80;  1 drivers
v0x55a1f21172f0_0 .net *"_s10", 0 0, L_0x55a1f3ba2f90;  1 drivers
v0x55a1f21173d0_0 .net *"_s4", 0 0, L_0x55a1f3ba2cb0;  1 drivers
v0x55a1f2118720_0 .net *"_s6", 0 0, L_0x55a1f3ba2dc0;  1 drivers
v0x55a1f2118800_0 .net *"_s8", 0 0, L_0x55a1f3ba2e80;  1 drivers
v0x55a1f2114410_0 .net "a", 0 0, L_0x55a1f3ba3150;  1 drivers
v0x55a1f21157d0_0 .net "b", 0 0, L_0x55a1f3ba3280;  1 drivers
v0x55a1f2115890_0 .net "ca", 0 0, L_0x55a1f3ba3040;  1 drivers
v0x55a1f2111490_0 .net "cin", 0 0, L_0x55a1f3ba3400;  1 drivers
v0x55a1f2112820_0 .net "sum", 0 0, L_0x55a1f3ba2bf0;  1 drivers
S_0x55a1f2106d60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2127fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba3530 .functor XOR 1, L_0x55a1f3ba39d0, L_0x55a1f3ba3b90, C4<0>, C4<0>;
L_0x55a1f3ba35a0 .functor XOR 1, L_0x55a1f3ba3530, L_0x55a1f3ba3d50, C4<0>, C4<0>;
L_0x55a1f3ba3610 .functor AND 1, L_0x55a1f3ba39d0, L_0x55a1f3ba3b90, C4<1>, C4<1>;
L_0x55a1f3ba3680 .functor AND 1, L_0x55a1f3ba39d0, L_0x55a1f3ba3d50, C4<1>, C4<1>;
L_0x55a1f3ba3740 .functor OR 1, L_0x55a1f3ba3610, L_0x55a1f3ba3680, C4<0>, C4<0>;
L_0x55a1f3ba3850 .functor AND 1, L_0x55a1f3ba3d50, L_0x55a1f3ba3b90, C4<1>, C4<1>;
L_0x55a1f3ba38c0 .functor OR 1, L_0x55a1f3ba3740, L_0x55a1f3ba3850, C4<0>, C4<0>;
v0x55a1f210f870_0 .net *"_s0", 0 0, L_0x55a1f3ba3530;  1 drivers
v0x55a1f210f410_0 .net *"_s10", 0 0, L_0x55a1f3ba3850;  1 drivers
v0x55a1f210f4f0_0 .net *"_s4", 0 0, L_0x55a1f3ba3610;  1 drivers
v0x55a1f2106940_0 .net *"_s6", 0 0, L_0x55a1f3ba3680;  1 drivers
v0x55a1f2106a20_0 .net *"_s8", 0 0, L_0x55a1f3ba3740;  1 drivers
v0x55a1f210c8a0_0 .net "a", 0 0, L_0x55a1f3ba39d0;  1 drivers
v0x55a1f210c940_0 .net "b", 0 0, L_0x55a1f3ba3b90;  1 drivers
v0x55a1f210c4c0_0 .net "ca", 0 0, L_0x55a1f3ba38c0;  1 drivers
v0x55a1f210c580_0 .net "cin", 0 0, L_0x55a1f3ba3d50;  1 drivers
v0x55a1f2109a00_0 .net "sum", 0 0, L_0x55a1f3ba35a0;  1 drivers
S_0x55a1f210ed20 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f211f860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20f2520_0 .net "a", 3 0, L_0x55a1f3ba6b20;  1 drivers
v0x55a1f20f2620_0 .net "b", 3 0, L_0x55a1f3ba6c10;  1 drivers
v0x55a1f20ef9b0_0 .net "ca", 3 0, L_0x55a1f3ba69b0;  1 drivers
v0x55a1f20efa70_0 .net "cin", 3 0, L_0x55a1f3ba6d00;  1 drivers
v0x55a1f20ef5d0_0 .net "sum", 3 0, L_0x55a1f3ba6910;  1 drivers
L_0x55a1f3ba48d0 .part L_0x55a1f3ba6b20, 0, 1;
L_0x55a1f3ba4a00 .part L_0x55a1f3ba6c10, 0, 1;
L_0x55a1f3ba4b30 .part L_0x55a1f3ba6d00, 0, 1;
L_0x55a1f3ba5140 .part L_0x55a1f3ba6b20, 1, 1;
L_0x55a1f3ba5270 .part L_0x55a1f3ba6c10, 1, 1;
L_0x55a1f3ba53a0 .part L_0x55a1f3ba6d00, 1, 1;
L_0x55a1f3ba5ae0 .part L_0x55a1f3ba6b20, 2, 1;
L_0x55a1f3ba5c10 .part L_0x55a1f3ba6c10, 2, 1;
L_0x55a1f3ba5d90 .part L_0x55a1f3ba6d00, 2, 1;
L_0x55a1f3ba6360 .part L_0x55a1f3ba6b20, 3, 1;
L_0x55a1f3ba6520 .part L_0x55a1f3ba6c10, 3, 1;
L_0x55a1f3ba66e0 .part L_0x55a1f3ba6d00, 3, 1;
L_0x55a1f3ba6910 .concat8 [ 1 1 1 1], L_0x55a1f3ba4370, L_0x55a1f3ba4cd0, L_0x55a1f3ba5580, L_0x55a1f3ba5f30;
L_0x55a1f3ba69b0 .concat8 [ 1 1 1 1], L_0x55a1f3ba47c0, L_0x55a1f3ba5030, L_0x55a1f3ba59d0, L_0x55a1f3ba6250;
S_0x55a1f210bdd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f210ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba3f10 .functor XOR 1, L_0x55a1f3ba48d0, L_0x55a1f3ba4a00, C4<0>, C4<0>;
L_0x55a1f3ba4370 .functor XOR 1, L_0x55a1f3ba3f10, L_0x55a1f3ba4b30, C4<0>, C4<0>;
L_0x55a1f3ba4430 .functor AND 1, L_0x55a1f3ba48d0, L_0x55a1f3ba4a00, C4<1>, C4<1>;
L_0x55a1f3ba4540 .functor AND 1, L_0x55a1f3ba48d0, L_0x55a1f3ba4b30, C4<1>, C4<1>;
L_0x55a1f3ba4600 .functor OR 1, L_0x55a1f3ba4430, L_0x55a1f3ba4540, C4<0>, C4<0>;
L_0x55a1f3ba4710 .functor AND 1, L_0x55a1f3ba4b30, L_0x55a1f3ba4a00, C4<1>, C4<1>;
L_0x55a1f3ba47c0 .functor OR 1, L_0x55a1f3ba4600, L_0x55a1f3ba4710, C4<0>, C4<0>;
v0x55a1f2107a50_0 .net *"_s0", 0 0, L_0x55a1f3ba3f10;  1 drivers
v0x55a1f2107af0_0 .net *"_s10", 0 0, L_0x55a1f3ba4710;  1 drivers
v0x55a1f2108e80_0 .net *"_s4", 0 0, L_0x55a1f3ba4430;  1 drivers
v0x55a1f2108f50_0 .net *"_s6", 0 0, L_0x55a1f3ba4540;  1 drivers
v0x55a1f2104b60_0 .net *"_s8", 0 0, L_0x55a1f3ba4600;  1 drivers
v0x55a1f2105ed0_0 .net "a", 0 0, L_0x55a1f3ba48d0;  1 drivers
v0x55a1f2105f90_0 .net "b", 0 0, L_0x55a1f3ba4a00;  1 drivers
v0x55a1f20fa320_0 .net "ca", 0 0, L_0x55a1f3ba47c0;  1 drivers
v0x55a1f20fa3c0_0 .net "cin", 0 0, L_0x55a1f3ba4b30;  1 drivers
v0x55a1f2102e60_0 .net "sum", 0 0, L_0x55a1f3ba4370;  1 drivers
S_0x55a1f21029d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f210ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba4c60 .functor XOR 1, L_0x55a1f3ba5140, L_0x55a1f3ba5270, C4<0>, C4<0>;
L_0x55a1f3ba4cd0 .functor XOR 1, L_0x55a1f3ba4c60, L_0x55a1f3ba53a0, C4<0>, C4<0>;
L_0x55a1f3ba4d40 .functor AND 1, L_0x55a1f3ba5140, L_0x55a1f3ba5270, C4<1>, C4<1>;
L_0x55a1f3ba4db0 .functor AND 1, L_0x55a1f3ba5140, L_0x55a1f3ba53a0, C4<1>, C4<1>;
L_0x55a1f3ba4e70 .functor OR 1, L_0x55a1f3ba4d40, L_0x55a1f3ba4db0, C4<0>, C4<0>;
L_0x55a1f3ba4f80 .functor AND 1, L_0x55a1f3ba53a0, L_0x55a1f3ba5270, C4<1>, C4<1>;
L_0x55a1f3ba5030 .functor OR 1, L_0x55a1f3ba4e70, L_0x55a1f3ba4f80, C4<0>, C4<0>;
v0x55a1f20f9f80_0 .net *"_s0", 0 0, L_0x55a1f3ba4c60;  1 drivers
v0x55a1f20ffe60_0 .net *"_s10", 0 0, L_0x55a1f3ba4f80;  1 drivers
v0x55a1f20fff40_0 .net *"_s4", 0 0, L_0x55a1f3ba4d40;  1 drivers
v0x55a1f20ffa80_0 .net *"_s6", 0 0, L_0x55a1f3ba4db0;  1 drivers
v0x55a1f20ffb60_0 .net *"_s8", 0 0, L_0x55a1f3ba4e70;  1 drivers
v0x55a1f20fcf80_0 .net "a", 0 0, L_0x55a1f3ba5140;  1 drivers
v0x55a1f20fcb30_0 .net "b", 0 0, L_0x55a1f3ba5270;  1 drivers
v0x55a1f20fcbf0_0 .net "ca", 0 0, L_0x55a1f3ba5030;  1 drivers
v0x55a1f20f9b80_0 .net "cin", 0 0, L_0x55a1f3ba53a0;  1 drivers
v0x55a1f2100eb0_0 .net "sum", 0 0, L_0x55a1f3ba4cd0;  1 drivers
S_0x55a1f21022e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f210ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba5510 .functor XOR 1, L_0x55a1f3ba5ae0, L_0x55a1f3ba5c10, C4<0>, C4<0>;
L_0x55a1f3ba5580 .functor XOR 1, L_0x55a1f3ba5510, L_0x55a1f3ba5d90, C4<0>, C4<0>;
L_0x55a1f3ba5640 .functor AND 1, L_0x55a1f3ba5ae0, L_0x55a1f3ba5c10, C4<1>, C4<1>;
L_0x55a1f3ba5750 .functor AND 1, L_0x55a1f3ba5ae0, L_0x55a1f3ba5d90, C4<1>, C4<1>;
L_0x55a1f3ba5810 .functor OR 1, L_0x55a1f3ba5640, L_0x55a1f3ba5750, C4<0>, C4<0>;
L_0x55a1f3ba5920 .functor AND 1, L_0x55a1f3ba5d90, L_0x55a1f3ba5c10, C4<1>, C4<1>;
L_0x55a1f3ba59d0 .functor OR 1, L_0x55a1f3ba5810, L_0x55a1f3ba5920, C4<0>, C4<0>;
v0x55a1f20fdfe0_0 .net *"_s0", 0 0, L_0x55a1f3ba5510;  1 drivers
v0x55a1f20ff390_0 .net *"_s10", 0 0, L_0x55a1f3ba5920;  1 drivers
v0x55a1f20ff470_0 .net *"_s4", 0 0, L_0x55a1f3ba5640;  1 drivers
v0x55a1f20fb010_0 .net *"_s6", 0 0, L_0x55a1f3ba5750;  1 drivers
v0x55a1f20fb0f0_0 .net *"_s8", 0 0, L_0x55a1f3ba5810;  1 drivers
v0x55a1f20fc440_0 .net "a", 0 0, L_0x55a1f3ba5ae0;  1 drivers
v0x55a1f20fc500_0 .net "b", 0 0, L_0x55a1f3ba5c10;  1 drivers
v0x55a1f20f8100_0 .net "ca", 0 0, L_0x55a1f3ba59d0;  1 drivers
v0x55a1f20f81a0_0 .net "cin", 0 0, L_0x55a1f3ba5d90;  1 drivers
v0x55a1f20f9540_0 .net "sum", 0 0, L_0x55a1f3ba5580;  1 drivers
S_0x55a1f20f6b90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f210ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba5ec0 .functor XOR 1, L_0x55a1f3ba6360, L_0x55a1f3ba6520, C4<0>, C4<0>;
L_0x55a1f3ba5f30 .functor XOR 1, L_0x55a1f3ba5ec0, L_0x55a1f3ba66e0, C4<0>, C4<0>;
L_0x55a1f3ba5fa0 .functor AND 1, L_0x55a1f3ba6360, L_0x55a1f3ba6520, C4<1>, C4<1>;
L_0x55a1f3ba6010 .functor AND 1, L_0x55a1f3ba6360, L_0x55a1f3ba66e0, C4<1>, C4<1>;
L_0x55a1f3ba60d0 .functor OR 1, L_0x55a1f3ba5fa0, L_0x55a1f3ba6010, C4<0>, C4<0>;
L_0x55a1f3ba61e0 .functor AND 1, L_0x55a1f3ba66e0, L_0x55a1f3ba6520, C4<1>, C4<1>;
L_0x55a1f3ba6250 .functor OR 1, L_0x55a1f3ba60d0, L_0x55a1f3ba61e0, C4<0>, C4<0>;
v0x55a1f20ea2c0_0 .net *"_s0", 0 0, L_0x55a1f3ba5ec0;  1 drivers
v0x55a1f20dd8f0_0 .net *"_s10", 0 0, L_0x55a1f3ba61e0;  1 drivers
v0x55a1f20dd9d0_0 .net *"_s4", 0 0, L_0x55a1f3ba5fa0;  1 drivers
v0x55a1f20ecdc0_0 .net *"_s6", 0 0, L_0x55a1f3ba6010;  1 drivers
v0x55a1f20ecea0_0 .net *"_s8", 0 0, L_0x55a1f3ba60d0;  1 drivers
v0x55a1f20f58c0_0 .net "a", 0 0, L_0x55a1f3ba6360;  1 drivers
v0x55a1f20f5470_0 .net "b", 0 0, L_0x55a1f3ba6520;  1 drivers
v0x55a1f20f5530_0 .net "ca", 0 0, L_0x55a1f3ba6250;  1 drivers
v0x55a1f20ec9a0_0 .net "cin", 0 0, L_0x55a1f3ba66e0;  1 drivers
v0x55a1f20f2900_0 .net "sum", 0 0, L_0x55a1f3ba5f30;  1 drivers
S_0x55a1f20ec620 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f211f860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20d9280_0 .net "a", 3 0, L_0x55a1f3ba95e0;  1 drivers
v0x55a1f20d9380_0 .net "b", 3 0, L_0x55a1f3ba9680;  1 drivers
v0x55a1f20d6710_0 .net "ca", 3 0, L_0x55a1f3ba9470;  1 drivers
v0x55a1f20d67d0_0 .net "cin", 3 0, L_0x55a1f3ba9770;  1 drivers
v0x55a1f20d6330_0 .net "sum", 3 0, L_0x55a1f3ba93d0;  1 drivers
L_0x55a1f3ba7390 .part L_0x55a1f3ba95e0, 0, 1;
L_0x55a1f3ba74c0 .part L_0x55a1f3ba9680, 0, 1;
L_0x55a1f3ba75f0 .part L_0x55a1f3ba9770, 0, 1;
L_0x55a1f3ba7c00 .part L_0x55a1f3ba95e0, 1, 1;
L_0x55a1f3ba7d30 .part L_0x55a1f3ba9680, 1, 1;
L_0x55a1f3ba7e60 .part L_0x55a1f3ba9770, 1, 1;
L_0x55a1f3ba85a0 .part L_0x55a1f3ba95e0, 2, 1;
L_0x55a1f3ba86d0 .part L_0x55a1f3ba9680, 2, 1;
L_0x55a1f3ba8850 .part L_0x55a1f3ba9770, 2, 1;
L_0x55a1f3ba8e20 .part L_0x55a1f3ba95e0, 3, 1;
L_0x55a1f3ba8fe0 .part L_0x55a1f3ba9680, 3, 1;
L_0x55a1f3ba91a0 .part L_0x55a1f3ba9770, 3, 1;
L_0x55a1f3ba93d0 .concat8 [ 1 1 1 1], L_0x55a1f3ba6e30, L_0x55a1f3ba7790, L_0x55a1f3ba8040, L_0x55a1f3ba89f0;
L_0x55a1f3ba9470 .concat8 [ 1 1 1 1], L_0x55a1f3ba7280, L_0x55a1f3ba7af0, L_0x55a1f3ba8490, L_0x55a1f3ba8d10;
S_0x55a1f20f4d80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f20ec620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba68a0 .functor XOR 1, L_0x55a1f3ba7390, L_0x55a1f3ba74c0, C4<0>, C4<0>;
L_0x55a1f3ba6e30 .functor XOR 1, L_0x55a1f3ba68a0, L_0x55a1f3ba75f0, C4<0>, C4<0>;
L_0x55a1f3ba6ef0 .functor AND 1, L_0x55a1f3ba7390, L_0x55a1f3ba74c0, C4<1>, C4<1>;
L_0x55a1f3ba7000 .functor AND 1, L_0x55a1f3ba7390, L_0x55a1f3ba75f0, C4<1>, C4<1>;
L_0x55a1f3ba70c0 .functor OR 1, L_0x55a1f3ba6ef0, L_0x55a1f3ba7000, C4<0>, C4<0>;
L_0x55a1f3ba71d0 .functor AND 1, L_0x55a1f3ba75f0, L_0x55a1f3ba74c0, C4<1>, C4<1>;
L_0x55a1f3ba7280 .functor OR 1, L_0x55a1f3ba70c0, L_0x55a1f3ba71d0, C4<0>, C4<0>;
v0x55a1f20f0a00_0 .net *"_s0", 0 0, L_0x55a1f3ba68a0;  1 drivers
v0x55a1f20f0aa0_0 .net *"_s10", 0 0, L_0x55a1f3ba71d0;  1 drivers
v0x55a1f20f1e30_0 .net *"_s4", 0 0, L_0x55a1f3ba6ef0;  1 drivers
v0x55a1f20f1f20_0 .net *"_s6", 0 0, L_0x55a1f3ba7000;  1 drivers
v0x55a1f20edab0_0 .net *"_s8", 0 0, L_0x55a1f3ba70c0;  1 drivers
v0x55a1f20eeee0_0 .net "a", 0 0, L_0x55a1f3ba7390;  1 drivers
v0x55a1f20eefa0_0 .net "b", 0 0, L_0x55a1f3ba74c0;  1 drivers
v0x55a1f20eaba0_0 .net "ca", 0 0, L_0x55a1f3ba7280;  1 drivers
v0x55a1f20eac40_0 .net "cin", 0 0, L_0x55a1f3ba75f0;  1 drivers
v0x55a1f20ebfe0_0 .net "sum", 0 0, L_0x55a1f3ba6e30;  1 drivers
S_0x55a1f20e0470 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f20ec620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba7720 .functor XOR 1, L_0x55a1f3ba7c00, L_0x55a1f3ba7d30, C4<0>, C4<0>;
L_0x55a1f3ba7790 .functor XOR 1, L_0x55a1f3ba7720, L_0x55a1f3ba7e60, C4<0>, C4<0>;
L_0x55a1f3ba7800 .functor AND 1, L_0x55a1f3ba7c00, L_0x55a1f3ba7d30, C4<1>, C4<1>;
L_0x55a1f3ba7870 .functor AND 1, L_0x55a1f3ba7c00, L_0x55a1f3ba7e60, C4<1>, C4<1>;
L_0x55a1f3ba7930 .functor OR 1, L_0x55a1f3ba7800, L_0x55a1f3ba7870, C4<0>, C4<0>;
L_0x55a1f3ba7a40 .functor AND 1, L_0x55a1f3ba7e60, L_0x55a1f3ba7d30, C4<1>, C4<1>;
L_0x55a1f3ba7af0 .functor OR 1, L_0x55a1f3ba7930, L_0x55a1f3ba7a40, C4<0>, C4<0>;
v0x55a1f20e8f80_0 .net *"_s0", 0 0, L_0x55a1f3ba7720;  1 drivers
v0x55a1f20e8b20_0 .net *"_s10", 0 0, L_0x55a1f3ba7a40;  1 drivers
v0x55a1f20e8c00_0 .net *"_s4", 0 0, L_0x55a1f3ba7800;  1 drivers
v0x55a1f20e0050_0 .net *"_s6", 0 0, L_0x55a1f3ba7870;  1 drivers
v0x55a1f20e0130_0 .net *"_s8", 0 0, L_0x55a1f3ba7930;  1 drivers
v0x55a1f20e5fb0_0 .net "a", 0 0, L_0x55a1f3ba7c00;  1 drivers
v0x55a1f20e6070_0 .net "b", 0 0, L_0x55a1f3ba7d30;  1 drivers
v0x55a1f20e5bd0_0 .net "ca", 0 0, L_0x55a1f3ba7af0;  1 drivers
v0x55a1f20e5c70_0 .net "cin", 0 0, L_0x55a1f3ba7e60;  1 drivers
v0x55a1f20e3110_0 .net "sum", 0 0, L_0x55a1f3ba7790;  1 drivers
S_0x55a1f20e2c80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f20ec620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba7fd0 .functor XOR 1, L_0x55a1f3ba85a0, L_0x55a1f3ba86d0, C4<0>, C4<0>;
L_0x55a1f3ba8040 .functor XOR 1, L_0x55a1f3ba7fd0, L_0x55a1f3ba8850, C4<0>, C4<0>;
L_0x55a1f3ba8100 .functor AND 1, L_0x55a1f3ba85a0, L_0x55a1f3ba86d0, C4<1>, C4<1>;
L_0x55a1f3ba8210 .functor AND 1, L_0x55a1f3ba85a0, L_0x55a1f3ba8850, C4<1>, C4<1>;
L_0x55a1f3ba82d0 .functor OR 1, L_0x55a1f3ba8100, L_0x55a1f3ba8210, C4<0>, C4<0>;
L_0x55a1f3ba83e0 .functor AND 1, L_0x55a1f3ba8850, L_0x55a1f3ba86d0, C4<1>, C4<1>;
L_0x55a1f3ba8490 .functor OR 1, L_0x55a1f3ba82d0, L_0x55a1f3ba83e0, C4<0>, C4<0>;
v0x55a1f20dfd80_0 .net *"_s0", 0 0, L_0x55a1f3ba7fd0;  1 drivers
v0x55a1f20e7000_0 .net *"_s10", 0 0, L_0x55a1f3ba83e0;  1 drivers
v0x55a1f20e70e0_0 .net *"_s4", 0 0, L_0x55a1f3ba8100;  1 drivers
v0x55a1f20e8430_0 .net *"_s6", 0 0, L_0x55a1f3ba8210;  1 drivers
v0x55a1f20e8510_0 .net *"_s8", 0 0, L_0x55a1f3ba82d0;  1 drivers
v0x55a1f20e4120_0 .net "a", 0 0, L_0x55a1f3ba85a0;  1 drivers
v0x55a1f20e54e0_0 .net "b", 0 0, L_0x55a1f3ba86d0;  1 drivers
v0x55a1f20e55a0_0 .net "ca", 0 0, L_0x55a1f3ba8490;  1 drivers
v0x55a1f20e1160_0 .net "cin", 0 0, L_0x55a1f3ba8850;  1 drivers
v0x55a1f20e2590_0 .net "sum", 0 0, L_0x55a1f3ba8040;  1 drivers
S_0x55a1f20de250 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f20ec620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba8980 .functor XOR 1, L_0x55a1f3ba8e20, L_0x55a1f3ba8fe0, C4<0>, C4<0>;
L_0x55a1f3ba89f0 .functor XOR 1, L_0x55a1f3ba8980, L_0x55a1f3ba91a0, C4<0>, C4<0>;
L_0x55a1f3ba8a60 .functor AND 1, L_0x55a1f3ba8e20, L_0x55a1f3ba8fe0, C4<1>, C4<1>;
L_0x55a1f3ba8ad0 .functor AND 1, L_0x55a1f3ba8e20, L_0x55a1f3ba91a0, C4<1>, C4<1>;
L_0x55a1f3ba8b90 .functor OR 1, L_0x55a1f3ba8a60, L_0x55a1f3ba8ad0, C4<0>, C4<0>;
L_0x55a1f3ba8ca0 .functor AND 1, L_0x55a1f3ba91a0, L_0x55a1f3ba8fe0, C4<1>, C4<1>;
L_0x55a1f3ba8d10 .functor OR 1, L_0x55a1f3ba8b90, L_0x55a1f3ba8ca0, C4<0>, C4<0>;
v0x55a1f20df660_0 .net *"_s0", 0 0, L_0x55a1f3ba8980;  1 drivers
v0x55a1f20d3b20_0 .net *"_s10", 0 0, L_0x55a1f3ba8ca0;  1 drivers
v0x55a1f20d3c00_0 .net *"_s4", 0 0, L_0x55a1f3ba8a60;  1 drivers
v0x55a1f20dc5b0_0 .net *"_s6", 0 0, L_0x55a1f3ba8ad0;  1 drivers
v0x55a1f20dc690_0 .net *"_s8", 0 0, L_0x55a1f3ba8b90;  1 drivers
v0x55a1f20dc1d0_0 .net "a", 0 0, L_0x55a1f3ba8e20;  1 drivers
v0x55a1f20dc290_0 .net "b", 0 0, L_0x55a1f3ba8fe0;  1 drivers
v0x55a1f20d3700_0 .net "ca", 0 0, L_0x55a1f3ba8d10;  1 drivers
v0x55a1f20d37a0_0 .net "cin", 0 0, L_0x55a1f3ba91a0;  1 drivers
v0x55a1f20d9710_0 .net "sum", 0 0, L_0x55a1f3ba89f0;  1 drivers
S_0x55a1f20d3380 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f211f860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20bd000_0 .net "a", 3 0, L_0x55a1f3babec0;  1 drivers
v0x55a1f20bd100_0 .net "b", 3 0, L_0x55a1f3babff0;  1 drivers
v0x55a1f20bcc20_0 .net "ca", 3 0, L_0x55a1f3babd50;  1 drivers
v0x55a1f20bcce0_0 .net "cin", 3 0, L_0x55a1f3bac120;  1 drivers
v0x55a1f20ba0b0_0 .net "sum", 3 0, L_0x55a1f3babcb0;  1 drivers
L_0x55a1f3ba9d30 .part L_0x55a1f3babec0, 0, 1;
L_0x55a1f3ba9e60 .part L_0x55a1f3babff0, 0, 1;
L_0x55a1f3ba9f90 .part L_0x55a1f3bac120, 0, 1;
L_0x55a1f3baa560 .part L_0x55a1f3babec0, 1, 1;
L_0x55a1f3baa690 .part L_0x55a1f3babff0, 1, 1;
L_0x55a1f3baa7c0 .part L_0x55a1f3bac120, 1, 1;
L_0x55a1f3baae80 .part L_0x55a1f3babec0, 2, 1;
L_0x55a1f3baafb0 .part L_0x55a1f3babff0, 2, 1;
L_0x55a1f3bab130 .part L_0x55a1f3bac120, 2, 1;
L_0x55a1f3bab700 .part L_0x55a1f3babec0, 3, 1;
L_0x55a1f3bab8c0 .part L_0x55a1f3babff0, 3, 1;
L_0x55a1f3baba80 .part L_0x55a1f3bac120, 3, 1;
L_0x55a1f3babcb0 .concat8 [ 1 1 1 1], L_0x55a1f3ba9810, L_0x55a1f3baa130, L_0x55a1f3baa960, L_0x55a1f3bab2d0;
L_0x55a1f3babd50 .concat8 [ 1 1 1 1], L_0x55a1f3ba9c20, L_0x55a1f3baa450, L_0x55a1f3baad70, L_0x55a1f3bab5f0;
S_0x55a1f20dbae0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f20d3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ba9360 .functor XOR 1, L_0x55a1f3ba9d30, L_0x55a1f3ba9e60, C4<0>, C4<0>;
L_0x55a1f3ba9810 .functor XOR 1, L_0x55a1f3ba9360, L_0x55a1f3ba9f90, C4<0>, C4<0>;
L_0x55a1f3ba98d0 .functor AND 1, L_0x55a1f3ba9d30, L_0x55a1f3ba9e60, C4<1>, C4<1>;
L_0x55a1f3ba99e0 .functor AND 1, L_0x55a1f3ba9d30, L_0x55a1f3ba9f90, C4<1>, C4<1>;
L_0x55a1f3ba9aa0 .functor OR 1, L_0x55a1f3ba98d0, L_0x55a1f3ba99e0, C4<0>, C4<0>;
L_0x55a1f3ba9bb0 .functor AND 1, L_0x55a1f3ba9f90, L_0x55a1f3ba9e60, C4<1>, C4<1>;
L_0x55a1f3ba9c20 .functor OR 1, L_0x55a1f3ba9aa0, L_0x55a1f3ba9bb0, C4<0>, C4<0>;
v0x55a1f20d77e0_0 .net *"_s0", 0 0, L_0x55a1f3ba9360;  1 drivers
v0x55a1f20d8b90_0 .net *"_s10", 0 0, L_0x55a1f3ba9bb0;  1 drivers
v0x55a1f20d8c70_0 .net *"_s4", 0 0, L_0x55a1f3ba98d0;  1 drivers
v0x55a1f20d4810_0 .net *"_s6", 0 0, L_0x55a1f3ba99e0;  1 drivers
v0x55a1f20d48f0_0 .net *"_s8", 0 0, L_0x55a1f3ba9aa0;  1 drivers
v0x55a1f20d5c40_0 .net "a", 0 0, L_0x55a1f3ba9d30;  1 drivers
v0x55a1f20d5ce0_0 .net "b", 0 0, L_0x55a1f3ba9e60;  1 drivers
v0x55a1f20d1900_0 .net "ca", 0 0, L_0x55a1f3ba9c20;  1 drivers
v0x55a1f20d19c0_0 .net "cin", 0 0, L_0x55a1f3ba9f90;  1 drivers
v0x55a1f20d2d40_0 .net "sum", 0 0, L_0x55a1f3ba9810;  1 drivers
S_0x55a1f20c7100 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f20d3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3baa0c0 .functor XOR 1, L_0x55a1f3baa560, L_0x55a1f3baa690, C4<0>, C4<0>;
L_0x55a1f3baa130 .functor XOR 1, L_0x55a1f3baa0c0, L_0x55a1f3baa7c0, C4<0>, C4<0>;
L_0x55a1f3baa1a0 .functor AND 1, L_0x55a1f3baa560, L_0x55a1f3baa690, C4<1>, C4<1>;
L_0x55a1f3baa210 .functor AND 1, L_0x55a1f3baa560, L_0x55a1f3baa7c0, C4<1>, C4<1>;
L_0x55a1f3baa2d0 .functor OR 1, L_0x55a1f3baa1a0, L_0x55a1f3baa210, C4<0>, C4<0>;
L_0x55a1f3baa3e0 .functor AND 1, L_0x55a1f3baa7c0, L_0x55a1f3baa690, C4<1>, C4<1>;
L_0x55a1f3baa450 .functor OR 1, L_0x55a1f3baa2d0, L_0x55a1f3baa3e0, C4<0>, C4<0>;
v0x55a1f20cfc10_0 .net *"_s0", 0 0, L_0x55a1f3baa0c0;  1 drivers
v0x55a1f20cf790_0 .net *"_s10", 0 0, L_0x55a1f3baa3e0;  1 drivers
v0x55a1f20cf850_0 .net *"_s4", 0 0, L_0x55a1f3baa1a0;  1 drivers
v0x55a1f20c6ce0_0 .net *"_s6", 0 0, L_0x55a1f3baa210;  1 drivers
v0x55a1f20c6dc0_0 .net *"_s8", 0 0, L_0x55a1f3baa2d0;  1 drivers
v0x55a1f20cccb0_0 .net "a", 0 0, L_0x55a1f3baa560;  1 drivers
v0x55a1f20cc840_0 .net "b", 0 0, L_0x55a1f3baa690;  1 drivers
v0x55a1f20cc900_0 .net "ca", 0 0, L_0x55a1f3baa450;  1 drivers
v0x55a1f20c9cd0_0 .net "cin", 0 0, L_0x55a1f3baa7c0;  1 drivers
v0x55a1f20c98f0_0 .net "sum", 0 0, L_0x55a1f3baa130;  1 drivers
S_0x55a1f20c68b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f20d3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3baa8f0 .functor XOR 1, L_0x55a1f3baae80, L_0x55a1f3baafb0, C4<0>, C4<0>;
L_0x55a1f3baa960 .functor XOR 1, L_0x55a1f3baa8f0, L_0x55a1f3bab130, C4<0>, C4<0>;
L_0x55a1f3baaa20 .functor AND 1, L_0x55a1f3baae80, L_0x55a1f3baafb0, C4<1>, C4<1>;
L_0x55a1f3baab30 .functor AND 1, L_0x55a1f3baae80, L_0x55a1f3bab130, C4<1>, C4<1>;
L_0x55a1f3baabf0 .functor OR 1, L_0x55a1f3baaa20, L_0x55a1f3baab30, C4<0>, C4<0>;
L_0x55a1f3baad00 .functor AND 1, L_0x55a1f3bab130, L_0x55a1f3baafb0, C4<1>, C4<1>;
L_0x55a1f3baad70 .functor OR 1, L_0x55a1f3baabf0, L_0x55a1f3baad00, C4<0>, C4<0>;
v0x55a1f20cdcf0_0 .net *"_s0", 0 0, L_0x55a1f3baa8f0;  1 drivers
v0x55a1f20cf0a0_0 .net *"_s10", 0 0, L_0x55a1f3baad00;  1 drivers
v0x55a1f20cf180_0 .net *"_s4", 0 0, L_0x55a1f3baaa20;  1 drivers
v0x55a1f20cad20_0 .net *"_s6", 0 0, L_0x55a1f3baab30;  1 drivers
v0x55a1f20cae00_0 .net *"_s8", 0 0, L_0x55a1f3baabf0;  1 drivers
v0x55a1f20cc150_0 .net "a", 0 0, L_0x55a1f3baae80;  1 drivers
v0x55a1f20cc210_0 .net "b", 0 0, L_0x55a1f3baafb0;  1 drivers
v0x55a1f20c7dd0_0 .net "ca", 0 0, L_0x55a1f3baad70;  1 drivers
v0x55a1f20c7e70_0 .net "cin", 0 0, L_0x55a1f3bab130;  1 drivers
v0x55a1f20c92b0_0 .net "sum", 0 0, L_0x55a1f3baa960;  1 drivers
S_0x55a1f20c4d90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f20d3380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bab260 .functor XOR 1, L_0x55a1f3bab700, L_0x55a1f3bab8c0, C4<0>, C4<0>;
L_0x55a1f3bab2d0 .functor XOR 1, L_0x55a1f3bab260, L_0x55a1f3baba80, C4<0>, C4<0>;
L_0x55a1f3bab340 .functor AND 1, L_0x55a1f3bab700, L_0x55a1f3bab8c0, C4<1>, C4<1>;
L_0x55a1f3bab3b0 .functor AND 1, L_0x55a1f3bab700, L_0x55a1f3baba80, C4<1>, C4<1>;
L_0x55a1f3bab470 .functor OR 1, L_0x55a1f3bab340, L_0x55a1f3bab3b0, C4<0>, C4<0>;
L_0x55a1f3bab580 .functor AND 1, L_0x55a1f3baba80, L_0x55a1f3bab8c0, C4<1>, C4<1>;
L_0x55a1f3bab5f0 .functor OR 1, L_0x55a1f3bab470, L_0x55a1f3bab580, C4<0>, C4<0>;
v0x55a1f20c6240_0 .net *"_s0", 0 0, L_0x55a1f3bab260;  1 drivers
v0x55a1f20b4940_0 .net *"_s10", 0 0, L_0x55a1f3bab580;  1 drivers
v0x55a1f20b4a20_0 .net *"_s4", 0 0, L_0x55a1f3bab340;  1 drivers
v0x55a1f20a7ff0_0 .net *"_s6", 0 0, L_0x55a1f3bab3b0;  1 drivers
v0x55a1f20a80d0_0 .net *"_s8", 0 0, L_0x55a1f3bab470;  1 drivers
v0x55a1f20b7530_0 .net "a", 0 0, L_0x55a1f3bab700;  1 drivers
v0x55a1f20bff50_0 .net "b", 0 0, L_0x55a1f3bab8c0;  1 drivers
v0x55a1f20c0010_0 .net "ca", 0 0, L_0x55a1f3bab5f0;  1 drivers
v0x55a1f20bfb70_0 .net "cin", 0 0, L_0x55a1f3baba80;  1 drivers
v0x55a1f20b70a0_0 .net "sum", 0 0, L_0x55a1f3bab2d0;  1 drivers
S_0x55a1f20b3600 .scope module, "a_1" "sixtyBitAdder" 17 11, 12 3 0, S_0x55a1f226c420;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f1ef86d0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1960;  1 drivers
L_0x7fcc609e19a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f1ef87d0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e19a8;  1 drivers
v0x55a1f1ef74e0_0 .net "a", 64 0, L_0x55a1f3bd96b0;  1 drivers
v0x55a1f1ef75c0_0 .net "b", 64 0, L_0x55a1f3bd97a0;  1 drivers
v0x55a1f1ef7110_0 .net "ca", 64 0, L_0x55a1f3bd94d0;  1 drivers
v0x55a1f1ef0270_0 .net "cin", 64 0, L_0x55a1f3bd9840;  1 drivers
v0x55a1f1ef0350_0 .net "sum", 64 0, L_0x55a1f3bd9340;  1 drivers
L_0x55a1f3bc3170 .part L_0x55a1f3bd96b0, 0, 32;
L_0x55a1f3bc3210 .part L_0x55a1f3bd97a0, 0, 32;
L_0x55a1f3bc32b0 .part L_0x55a1f3bd9840, 0, 32;
L_0x55a1f3bd9070 .part L_0x55a1f3bd96b0, 32, 32;
L_0x55a1f3bd9160 .part L_0x55a1f3bd97a0, 32, 32;
L_0x55a1f3bd9250 .part L_0x55a1f3bd9840, 32, 32;
L_0x55a1f3bd9340 .concat8 [ 32 32 1 0], L_0x55a1f3bc2ea0, L_0x55a1f3bd8da0, L_0x7fcc609e19a8;
L_0x55a1f3bd94d0 .concat8 [ 1 32 32 0], L_0x7fcc609e1960, L_0x55a1f3bc2fe0, L_0x55a1f3bd8ee0;
S_0x55a1f20b3220 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f20b3600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f1fdd520_0 .net "a", 31 0, L_0x55a1f3bc3170;  1 drivers
v0x55a1f1fdd620_0 .net "b", 31 0, L_0x55a1f3bc3210;  1 drivers
v0x55a1f1fda570_0 .net "ca", 31 0, L_0x55a1f3bc2fe0;  1 drivers
v0x55a1f1fda630_0 .net "cin", 31 0, L_0x55a1f3bc32b0;  1 drivers
v0x55a1f1fe18a0_0 .net "sum", 31 0, L_0x55a1f3bc2ea0;  1 drivers
L_0x55a1f3bb7d80 .part L_0x55a1f3bc3170, 0, 16;
L_0x55a1f3bb7e20 .part L_0x55a1f3bc3210, 0, 16;
L_0x55a1f3bb7ec0 .part L_0x55a1f3bc32b0, 0, 16;
L_0x55a1f3bc2b90 .part L_0x55a1f3bc3170, 16, 16;
L_0x55a1f3bc2c80 .part L_0x55a1f3bc3210, 16, 16;
L_0x55a1f3bc2d70 .part L_0x55a1f3bc32b0, 16, 16;
L_0x55a1f3bc2ea0 .concat8 [ 16 16 0 0], L_0x55a1f3bb7a80, L_0x55a1f3bc2890;
L_0x55a1f3bc2fe0 .concat8 [ 16 16 0 0], L_0x55a1f3bb7b20, L_0x55a1f3bc2930;
S_0x55a1f20b06b0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f20b3220;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f204bfa0_0 .net "a", 15 0, L_0x55a1f3bb7d80;  1 drivers
v0x55a1f204c080_0 .net "b", 15 0, L_0x55a1f3bb7e20;  1 drivers
v0x55a1f20434d0_0 .net "ca", 15 0, L_0x55a1f3bb7b20;  1 drivers
v0x55a1f2043570_0 .net "cin", 15 0, L_0x55a1f3bb7ec0;  1 drivers
v0x55a1f2049430_0 .net "sum", 15 0, L_0x55a1f3bb7a80;  1 drivers
L_0x55a1f3bafa10 .part L_0x55a1f3bb7d80, 0, 4;
L_0x55a1f3bafab0 .part L_0x55a1f3bb7e20, 0, 4;
L_0x55a1f3bafb50 .part L_0x55a1f3bb7ec0, 0, 4;
L_0x55a1f3bb22a0 .part L_0x55a1f3bb7d80, 4, 4;
L_0x55a1f3bb2390 .part L_0x55a1f3bb7e20, 4, 4;
L_0x55a1f3bb2480 .part L_0x55a1f3bb7ec0, 4, 4;
L_0x55a1f3bb4ce0 .part L_0x55a1f3bb7d80, 8, 4;
L_0x55a1f3bb4d80 .part L_0x55a1f3bb7e20, 8, 4;
L_0x55a1f3bb4e70 .part L_0x55a1f3bb7ec0, 8, 4;
L_0x55a1f3bb7680 .part L_0x55a1f3bb7d80, 12, 4;
L_0x55a1f3bb77b0 .part L_0x55a1f3bb7e20, 12, 4;
L_0x55a1f3bb78e0 .part L_0x55a1f3bb7ec0, 12, 4;
L_0x55a1f3bb7a80 .concat8 [ 4 4 4 4], L_0x55a1f3baf800, L_0x55a1f3bb2090, L_0x55a1f3bb4ad0, L_0x55a1f3bb7470;
L_0x55a1f3bb7b20 .concat8 [ 4 4 4 4], L_0x55a1f3baf8a0, L_0x55a1f3bb2130, L_0x55a1f3bb4b70, L_0x55a1f3bb7510;
S_0x55a1f20b02d0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f20b06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20913c0_0 .net "a", 3 0, L_0x55a1f3bafa10;  1 drivers
v0x55a1f20914c0_0 .net "b", 3 0, L_0x55a1f3bafab0;  1 drivers
v0x55a1f2097320_0 .net "ca", 3 0, L_0x55a1f3baf8a0;  1 drivers
v0x55a1f20973e0_0 .net "cin", 3 0, L_0x55a1f3bafb50;  1 drivers
v0x55a1f2096f40_0 .net "sum", 3 0, L_0x55a1f3baf800;  1 drivers
L_0x55a1f3bad880 .part L_0x55a1f3bafa10, 0, 1;
L_0x55a1f3bad9b0 .part L_0x55a1f3bafab0, 0, 1;
L_0x55a1f3badae0 .part L_0x55a1f3bafb50, 0, 1;
L_0x55a1f3bae0b0 .part L_0x55a1f3bafa10, 1, 1;
L_0x55a1f3bae1e0 .part L_0x55a1f3bafab0, 1, 1;
L_0x55a1f3bae310 .part L_0x55a1f3bafb50, 1, 1;
L_0x55a1f3bae9d0 .part L_0x55a1f3bafa10, 2, 1;
L_0x55a1f3baeb00 .part L_0x55a1f3bafab0, 2, 1;
L_0x55a1f3baec80 .part L_0x55a1f3bafb50, 2, 1;
L_0x55a1f3baf250 .part L_0x55a1f3bafa10, 3, 1;
L_0x55a1f3baf410 .part L_0x55a1f3bafab0, 3, 1;
L_0x55a1f3baf5d0 .part L_0x55a1f3bafb50, 3, 1;
L_0x55a1f3baf800 .concat8 [ 1 1 1 1], L_0x55a1f3babc40, L_0x55a1f3badc80, L_0x55a1f3bae4b0, L_0x55a1f3baee20;
L_0x55a1f3baf8a0 .concat8 [ 1 1 1 1], L_0x55a1f3bad770, L_0x55a1f3badfa0, L_0x55a1f3bae8c0, L_0x55a1f3baf140;
S_0x55a1f20ad380 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f20b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bac250 .functor XOR 1, L_0x55a1f3bad880, L_0x55a1f3bad9b0, C4<0>, C4<0>;
L_0x55a1f3babc40 .functor XOR 1, L_0x55a1f3bac250, L_0x55a1f3badae0, C4<0>, C4<0>;
L_0x55a1f3bad420 .functor AND 1, L_0x55a1f3bad880, L_0x55a1f3bad9b0, C4<1>, C4<1>;
L_0x55a1f3bad530 .functor AND 1, L_0x55a1f3bad880, L_0x55a1f3badae0, C4<1>, C4<1>;
L_0x55a1f3bad5f0 .functor OR 1, L_0x55a1f3bad420, L_0x55a1f3bad530, C4<0>, C4<0>;
L_0x55a1f3bad700 .functor AND 1, L_0x55a1f3badae0, L_0x55a1f3bad9b0, C4<1>, C4<1>;
L_0x55a1f3bad770 .functor OR 1, L_0x55a1f3bad5f0, L_0x55a1f3bad700, C4<0>, C4<0>;
v0x55a1f20aa450_0 .net *"_s0", 0 0, L_0x55a1f3bac250;  1 drivers
v0x55a1f20b1700_0 .net *"_s10", 0 0, L_0x55a1f3bad700;  1 drivers
v0x55a1f20b17e0_0 .net *"_s4", 0 0, L_0x55a1f3bad420;  1 drivers
v0x55a1f20b2b30_0 .net *"_s6", 0 0, L_0x55a1f3bad530;  1 drivers
v0x55a1f20b2c10_0 .net *"_s8", 0 0, L_0x55a1f3bad5f0;  1 drivers
v0x55a1f20ae820_0 .net "a", 0 0, L_0x55a1f3bad880;  1 drivers
v0x55a1f20afbe0_0 .net "b", 0 0, L_0x55a1f3bad9b0;  1 drivers
v0x55a1f20afca0_0 .net "ca", 0 0, L_0x55a1f3bad770;  1 drivers
v0x55a1f20ab860_0 .net "cin", 0 0, L_0x55a1f3badae0;  1 drivers
v0x55a1f20acc90_0 .net "sum", 0 0, L_0x55a1f3babc40;  1 drivers
S_0x55a1f20a8950 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f20b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3badc10 .functor XOR 1, L_0x55a1f3bae0b0, L_0x55a1f3bae1e0, C4<0>, C4<0>;
L_0x55a1f3badc80 .functor XOR 1, L_0x55a1f3badc10, L_0x55a1f3bae310, C4<0>, C4<0>;
L_0x55a1f3badcf0 .functor AND 1, L_0x55a1f3bae0b0, L_0x55a1f3bae1e0, C4<1>, C4<1>;
L_0x55a1f3badd60 .functor AND 1, L_0x55a1f3bae0b0, L_0x55a1f3bae310, C4<1>, C4<1>;
L_0x55a1f3bade20 .functor OR 1, L_0x55a1f3badcf0, L_0x55a1f3badd60, C4<0>, C4<0>;
L_0x55a1f3badf30 .functor AND 1, L_0x55a1f3bae310, L_0x55a1f3bae1e0, C4<1>, C4<1>;
L_0x55a1f3badfa0 .functor OR 1, L_0x55a1f3bade20, L_0x55a1f3badf30, C4<0>, C4<0>;
v0x55a1f20a9d60_0 .net *"_s0", 0 0, L_0x55a1f3badc10;  1 drivers
v0x55a1f209e220_0 .net *"_s10", 0 0, L_0x55a1f3badf30;  1 drivers
v0x55a1f209e300_0 .net *"_s4", 0 0, L_0x55a1f3badcf0;  1 drivers
v0x55a1f20a6cb0_0 .net *"_s6", 0 0, L_0x55a1f3badd60;  1 drivers
v0x55a1f20a6d90_0 .net *"_s8", 0 0, L_0x55a1f3bade20;  1 drivers
v0x55a1f20a68d0_0 .net "a", 0 0, L_0x55a1f3bae0b0;  1 drivers
v0x55a1f20a6970_0 .net "b", 0 0, L_0x55a1f3bae1e0;  1 drivers
v0x55a1f209de00_0 .net "ca", 0 0, L_0x55a1f3badfa0;  1 drivers
v0x55a1f209dec0_0 .net "cin", 0 0, L_0x55a1f3bae310;  1 drivers
v0x55a1f20a3e10_0 .net "sum", 0 0, L_0x55a1f3badc80;  1 drivers
S_0x55a1f20a3980 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f20b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bae440 .functor XOR 1, L_0x55a1f3bae9d0, L_0x55a1f3baeb00, C4<0>, C4<0>;
L_0x55a1f3bae4b0 .functor XOR 1, L_0x55a1f3bae440, L_0x55a1f3baec80, C4<0>, C4<0>;
L_0x55a1f3bae570 .functor AND 1, L_0x55a1f3bae9d0, L_0x55a1f3baeb00, C4<1>, C4<1>;
L_0x55a1f3bae680 .functor AND 1, L_0x55a1f3bae9d0, L_0x55a1f3baec80, C4<1>, C4<1>;
L_0x55a1f3bae740 .functor OR 1, L_0x55a1f3bae570, L_0x55a1f3bae680, C4<0>, C4<0>;
L_0x55a1f3bae850 .functor AND 1, L_0x55a1f3baec80, L_0x55a1f3baeb00, C4<1>, C4<1>;
L_0x55a1f3bae8c0 .functor OR 1, L_0x55a1f3bae740, L_0x55a1f3bae850, C4<0>, C4<0>;
v0x55a1f20a0e90_0 .net *"_s0", 0 0, L_0x55a1f3bae440;  1 drivers
v0x55a1f20a0a30_0 .net *"_s10", 0 0, L_0x55a1f3bae850;  1 drivers
v0x55a1f20a0b10_0 .net *"_s4", 0 0, L_0x55a1f3bae570;  1 drivers
v0x55a1f209da80_0 .net *"_s6", 0 0, L_0x55a1f3bae680;  1 drivers
v0x55a1f209db60_0 .net *"_s8", 0 0, L_0x55a1f3bae740;  1 drivers
v0x55a1f20a4db0_0 .net "a", 0 0, L_0x55a1f3bae9d0;  1 drivers
v0x55a1f20a4e70_0 .net "b", 0 0, L_0x55a1f3baeb00;  1 drivers
v0x55a1f20a61e0_0 .net "ca", 0 0, L_0x55a1f3bae8c0;  1 drivers
v0x55a1f20a6280_0 .net "cin", 0 0, L_0x55a1f3baec80;  1 drivers
v0x55a1f20a1f10_0 .net "sum", 0 0, L_0x55a1f3bae4b0;  1 drivers
S_0x55a1f209ef10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f20b02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3baedb0 .functor XOR 1, L_0x55a1f3baf250, L_0x55a1f3baf410, C4<0>, C4<0>;
L_0x55a1f3baee20 .functor XOR 1, L_0x55a1f3baedb0, L_0x55a1f3baf5d0, C4<0>, C4<0>;
L_0x55a1f3baee90 .functor AND 1, L_0x55a1f3baf250, L_0x55a1f3baf410, C4<1>, C4<1>;
L_0x55a1f3baef00 .functor AND 1, L_0x55a1f3baf250, L_0x55a1f3baf5d0, C4<1>, C4<1>;
L_0x55a1f3baefc0 .functor OR 1, L_0x55a1f3baee90, L_0x55a1f3baef00, C4<0>, C4<0>;
L_0x55a1f3baf0d0 .functor AND 1, L_0x55a1f3baf5d0, L_0x55a1f3baf410, C4<1>, C4<1>;
L_0x55a1f3baf140 .functor OR 1, L_0x55a1f3baefc0, L_0x55a1f3baf0d0, C4<0>, C4<0>;
v0x55a1f20a3350_0 .net *"_s0", 0 0, L_0x55a1f3baedb0;  1 drivers
v0x55a1f20a0340_0 .net *"_s10", 0 0, L_0x55a1f3baf0d0;  1 drivers
v0x55a1f20a0420_0 .net *"_s4", 0 0, L_0x55a1f3baee90;  1 drivers
v0x55a1f209c030_0 .net *"_s6", 0 0, L_0x55a1f3baef00;  1 drivers
v0x55a1f209d390_0 .net *"_s8", 0 0, L_0x55a1f3baefc0;  1 drivers
v0x55a1f20917e0_0 .net "a", 0 0, L_0x55a1f3baf250;  1 drivers
v0x55a1f20918a0_0 .net "b", 0 0, L_0x55a1f3baf410;  1 drivers
v0x55a1f209a270_0 .net "ca", 0 0, L_0x55a1f3baf140;  1 drivers
v0x55a1f209a310_0 .net "cin", 0 0, L_0x55a1f3baf5d0;  1 drivers
v0x55a1f2099e90_0 .net "sum", 0 0, L_0x55a1f3baee20;  1 drivers
S_0x55a1f20943d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f20b06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2077930_0 .net "a", 3 0, L_0x55a1f3bb22a0;  1 drivers
v0x55a1f2077a30_0 .net "b", 3 0, L_0x55a1f3bb2390;  1 drivers
v0x55a1f20803c0_0 .net "ca", 3 0, L_0x55a1f3bb2130;  1 drivers
v0x55a1f2080480_0 .net "cin", 3 0, L_0x55a1f3bb2480;  1 drivers
v0x55a1f207ffe0_0 .net "sum", 3 0, L_0x55a1f3bb2090;  1 drivers
L_0x55a1f3bb0110 .part L_0x55a1f3bb22a0, 0, 1;
L_0x55a1f3bb0240 .part L_0x55a1f3bb2390, 0, 1;
L_0x55a1f3bb0370 .part L_0x55a1f3bb2480, 0, 1;
L_0x55a1f3bb0940 .part L_0x55a1f3bb22a0, 1, 1;
L_0x55a1f3bb0a70 .part L_0x55a1f3bb2390, 1, 1;
L_0x55a1f3bb0ba0 .part L_0x55a1f3bb2480, 1, 1;
L_0x55a1f3bb1260 .part L_0x55a1f3bb22a0, 2, 1;
L_0x55a1f3bb1390 .part L_0x55a1f3bb2390, 2, 1;
L_0x55a1f3bb1510 .part L_0x55a1f3bb2480, 2, 1;
L_0x55a1f3bb1ae0 .part L_0x55a1f3bb22a0, 3, 1;
L_0x55a1f3bb1ca0 .part L_0x55a1f3bb2390, 3, 1;
L_0x55a1f3bb1e60 .part L_0x55a1f3bb2480, 3, 1;
L_0x55a1f3bb2090 .concat8 [ 1 1 1 1], L_0x55a1f3bafbf0, L_0x55a1f3bb0510, L_0x55a1f3bb0d40, L_0x55a1f3bb16b0;
L_0x55a1f3bb2130 .concat8 [ 1 1 1 1], L_0x55a1f3bb0000, L_0x55a1f3bb0830, L_0x55a1f3bb1150, L_0x55a1f3bb19d0;
S_0x55a1f2091040 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f20943d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3baf790 .functor XOR 1, L_0x55a1f3bb0110, L_0x55a1f3bb0240, C4<0>, C4<0>;
L_0x55a1f3bafbf0 .functor XOR 1, L_0x55a1f3baf790, L_0x55a1f3bb0370, C4<0>, C4<0>;
L_0x55a1f3bafcb0 .functor AND 1, L_0x55a1f3bb0110, L_0x55a1f3bb0240, C4<1>, C4<1>;
L_0x55a1f3bafdc0 .functor AND 1, L_0x55a1f3bb0110, L_0x55a1f3bb0370, C4<1>, C4<1>;
L_0x55a1f3bafe80 .functor OR 1, L_0x55a1f3bafcb0, L_0x55a1f3bafdc0, C4<0>, C4<0>;
L_0x55a1f3baff90 .functor AND 1, L_0x55a1f3bb0370, L_0x55a1f3bb0240, C4<1>, C4<1>;
L_0x55a1f3bb0000 .functor OR 1, L_0x55a1f3bafe80, L_0x55a1f3baff90, C4<0>, C4<0>;
v0x55a1f2098370_0 .net *"_s0", 0 0, L_0x55a1f3baf790;  1 drivers
v0x55a1f2098410_0 .net *"_s10", 0 0, L_0x55a1f3baff90;  1 drivers
v0x55a1f20997a0_0 .net *"_s4", 0 0, L_0x55a1f3bafcb0;  1 drivers
v0x55a1f2099890_0 .net *"_s6", 0 0, L_0x55a1f3bafdc0;  1 drivers
v0x55a1f2095420_0 .net *"_s8", 0 0, L_0x55a1f3bafe80;  1 drivers
v0x55a1f2096850_0 .net "a", 0 0, L_0x55a1f3bb0110;  1 drivers
v0x55a1f2096910_0 .net "b", 0 0, L_0x55a1f3bb0240;  1 drivers
v0x55a1f20924d0_0 .net "ca", 0 0, L_0x55a1f3bb0000;  1 drivers
v0x55a1f2092570_0 .net "cin", 0 0, L_0x55a1f3bb0370;  1 drivers
v0x55a1f20939b0_0 .net "sum", 0 0, L_0x55a1f3bafbf0;  1 drivers
S_0x55a1f208f5c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f20943d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb04a0 .functor XOR 1, L_0x55a1f3bb0940, L_0x55a1f3bb0a70, C4<0>, C4<0>;
L_0x55a1f3bb0510 .functor XOR 1, L_0x55a1f3bb04a0, L_0x55a1f3bb0ba0, C4<0>, C4<0>;
L_0x55a1f3bb0580 .functor AND 1, L_0x55a1f3bb0940, L_0x55a1f3bb0a70, C4<1>, C4<1>;
L_0x55a1f3bb05f0 .functor AND 1, L_0x55a1f3bb0940, L_0x55a1f3bb0ba0, C4<1>, C4<1>;
L_0x55a1f3bb06b0 .functor OR 1, L_0x55a1f3bb0580, L_0x55a1f3bb05f0, C4<0>, C4<0>;
L_0x55a1f3bb07c0 .functor AND 1, L_0x55a1f3bb0ba0, L_0x55a1f3bb0a70, C4<1>, C4<1>;
L_0x55a1f3bb0830 .functor OR 1, L_0x55a1f3bb06b0, L_0x55a1f3bb07c0, C4<0>, C4<0>;
v0x55a1f20909d0_0 .net *"_s0", 0 0, L_0x55a1f3bb04a0;  1 drivers
v0x55a1f208e050_0 .net *"_s10", 0 0, L_0x55a1f3bb07c0;  1 drivers
v0x55a1f208e130_0 .net *"_s4", 0 0, L_0x55a1f3bb0580;  1 drivers
v0x55a1f2081700_0 .net *"_s6", 0 0, L_0x55a1f3bb05f0;  1 drivers
v0x55a1f20817e0_0 .net *"_s8", 0 0, L_0x55a1f3bb06b0;  1 drivers
v0x55a1f2074db0_0 .net "a", 0 0, L_0x55a1f3bb0940;  1 drivers
v0x55a1f2074e70_0 .net "b", 0 0, L_0x55a1f3bb0a70;  1 drivers
v0x55a1f2084280_0 .net "ca", 0 0, L_0x55a1f3bb0830;  1 drivers
v0x55a1f2084340_0 .net "cin", 0 0, L_0x55a1f3bb0ba0;  1 drivers
v0x55a1f208cdc0_0 .net "sum", 0 0, L_0x55a1f3bb0510;  1 drivers
S_0x55a1f208c930 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f20943d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb0cd0 .functor XOR 1, L_0x55a1f3bb1260, L_0x55a1f3bb1390, C4<0>, C4<0>;
L_0x55a1f3bb0d40 .functor XOR 1, L_0x55a1f3bb0cd0, L_0x55a1f3bb1510, C4<0>, C4<0>;
L_0x55a1f3bb0e00 .functor AND 1, L_0x55a1f3bb1260, L_0x55a1f3bb1390, C4<1>, C4<1>;
L_0x55a1f3bb0f10 .functor AND 1, L_0x55a1f3bb1260, L_0x55a1f3bb1510, C4<1>, C4<1>;
L_0x55a1f3bb0fd0 .functor OR 1, L_0x55a1f3bb0e00, L_0x55a1f3bb0f10, C4<0>, C4<0>;
L_0x55a1f3bb10e0 .functor AND 1, L_0x55a1f3bb1510, L_0x55a1f3bb1390, C4<1>, C4<1>;
L_0x55a1f3bb1150 .functor OR 1, L_0x55a1f3bb0fd0, L_0x55a1f3bb10e0, C4<0>, C4<0>;
v0x55a1f2083f10_0 .net *"_s0", 0 0, L_0x55a1f3bb0cd0;  1 drivers
v0x55a1f2089dc0_0 .net *"_s10", 0 0, L_0x55a1f3bb10e0;  1 drivers
v0x55a1f2089ea0_0 .net *"_s4", 0 0, L_0x55a1f3bb0e00;  1 drivers
v0x55a1f20899e0_0 .net *"_s6", 0 0, L_0x55a1f3bb0f10;  1 drivers
v0x55a1f2089ac0_0 .net *"_s8", 0 0, L_0x55a1f3bb0fd0;  1 drivers
v0x55a1f2086ee0_0 .net "a", 0 0, L_0x55a1f3bb1260;  1 drivers
v0x55a1f2086a90_0 .net "b", 0 0, L_0x55a1f3bb1390;  1 drivers
v0x55a1f2086b50_0 .net "ca", 0 0, L_0x55a1f3bb1150;  1 drivers
v0x55a1f2083ae0_0 .net "cin", 0 0, L_0x55a1f3bb1510;  1 drivers
v0x55a1f208ae10_0 .net "sum", 0 0, L_0x55a1f3bb0d40;  1 drivers
S_0x55a1f208c240 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f20943d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb1640 .functor XOR 1, L_0x55a1f3bb1ae0, L_0x55a1f3bb1ca0, C4<0>, C4<0>;
L_0x55a1f3bb16b0 .functor XOR 1, L_0x55a1f3bb1640, L_0x55a1f3bb1e60, C4<0>, C4<0>;
L_0x55a1f3bb1720 .functor AND 1, L_0x55a1f3bb1ae0, L_0x55a1f3bb1ca0, C4<1>, C4<1>;
L_0x55a1f3bb1790 .functor AND 1, L_0x55a1f3bb1ae0, L_0x55a1f3bb1e60, C4<1>, C4<1>;
L_0x55a1f3bb1850 .functor OR 1, L_0x55a1f3bb1720, L_0x55a1f3bb1790, C4<0>, C4<0>;
L_0x55a1f3bb1960 .functor AND 1, L_0x55a1f3bb1e60, L_0x55a1f3bb1ca0, C4<1>, C4<1>;
L_0x55a1f3bb19d0 .functor OR 1, L_0x55a1f3bb1850, L_0x55a1f3bb1960, C4<0>, C4<0>;
v0x55a1f2087f40_0 .net *"_s0", 0 0, L_0x55a1f3bb1640;  1 drivers
v0x55a1f20892f0_0 .net *"_s10", 0 0, L_0x55a1f3bb1960;  1 drivers
v0x55a1f20893d0_0 .net *"_s4", 0 0, L_0x55a1f3bb1720;  1 drivers
v0x55a1f2084f70_0 .net *"_s6", 0 0, L_0x55a1f3bb1790;  1 drivers
v0x55a1f2085050_0 .net *"_s8", 0 0, L_0x55a1f3bb1850;  1 drivers
v0x55a1f20863a0_0 .net "a", 0 0, L_0x55a1f3bb1ae0;  1 drivers
v0x55a1f2086460_0 .net "b", 0 0, L_0x55a1f3bb1ca0;  1 drivers
v0x55a1f2082060_0 .net "ca", 0 0, L_0x55a1f3bb19d0;  1 drivers
v0x55a1f2082100_0 .net "cin", 0 0, L_0x55a1f3bb1e60;  1 drivers
v0x55a1f20834a0_0 .net "sum", 0 0, L_0x55a1f3bb16b0;  1 drivers
S_0x55a1f2077510 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f20b06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2067030_0 .net "a", 3 0, L_0x55a1f3bb4ce0;  1 drivers
v0x55a1f2067110_0 .net "b", 3 0, L_0x55a1f3bb4d80;  1 drivers
v0x55a1f2066c70_0 .net "ca", 3 0, L_0x55a1f3bb4b70;  1 drivers
v0x55a1f2066d30_0 .net "cin", 3 0, L_0x55a1f3bb4e70;  1 drivers
v0x55a1f205e1a0_0 .net "sum", 3 0, L_0x55a1f3bb4ad0;  1 drivers
L_0x55a1f3bb2a90 .part L_0x55a1f3bb4ce0, 0, 1;
L_0x55a1f3bb2bc0 .part L_0x55a1f3bb4d80, 0, 1;
L_0x55a1f3bb2cf0 .part L_0x55a1f3bb4e70, 0, 1;
L_0x55a1f3bb3300 .part L_0x55a1f3bb4ce0, 1, 1;
L_0x55a1f3bb3430 .part L_0x55a1f3bb4d80, 1, 1;
L_0x55a1f3bb3560 .part L_0x55a1f3bb4e70, 1, 1;
L_0x55a1f3bb3ca0 .part L_0x55a1f3bb4ce0, 2, 1;
L_0x55a1f3bb3dd0 .part L_0x55a1f3bb4d80, 2, 1;
L_0x55a1f3bb3f50 .part L_0x55a1f3bb4e70, 2, 1;
L_0x55a1f3bb4520 .part L_0x55a1f3bb4ce0, 3, 1;
L_0x55a1f3bb46e0 .part L_0x55a1f3bb4d80, 3, 1;
L_0x55a1f3bb48a0 .part L_0x55a1f3bb4e70, 3, 1;
L_0x55a1f3bb4ad0 .concat8 [ 1 1 1 1], L_0x55a1f3bb2570, L_0x55a1f3bb2e90, L_0x55a1f3bb3740, L_0x55a1f3bb40f0;
L_0x55a1f3bb4b70 .concat8 [ 1 1 1 1], L_0x55a1f3bb2980, L_0x55a1f3bb31f0, L_0x55a1f3bb3b90, L_0x55a1f3bb4410;
S_0x55a1f207d090 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2077510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb2020 .functor XOR 1, L_0x55a1f3bb2a90, L_0x55a1f3bb2bc0, C4<0>, C4<0>;
L_0x55a1f3bb2570 .functor XOR 1, L_0x55a1f3bb2020, L_0x55a1f3bb2cf0, C4<0>, C4<0>;
L_0x55a1f3bb2630 .functor AND 1, L_0x55a1f3bb2a90, L_0x55a1f3bb2bc0, C4<1>, C4<1>;
L_0x55a1f3bb2740 .functor AND 1, L_0x55a1f3bb2a90, L_0x55a1f3bb2cf0, C4<1>, C4<1>;
L_0x55a1f3bb2800 .functor OR 1, L_0x55a1f3bb2630, L_0x55a1f3bb2740, C4<0>, C4<0>;
L_0x55a1f3bb2910 .functor AND 1, L_0x55a1f3bb2cf0, L_0x55a1f3bb2bc0, C4<1>, C4<1>;
L_0x55a1f3bb2980 .functor OR 1, L_0x55a1f3bb2800, L_0x55a1f3bb2910, C4<0>, C4<0>;
v0x55a1f207a5a0_0 .net *"_s0", 0 0, L_0x55a1f3bb2020;  1 drivers
v0x55a1f207a140_0 .net *"_s10", 0 0, L_0x55a1f3bb2910;  1 drivers
v0x55a1f207a220_0 .net *"_s4", 0 0, L_0x55a1f3bb2630;  1 drivers
v0x55a1f2077190_0 .net *"_s6", 0 0, L_0x55a1f3bb2740;  1 drivers
v0x55a1f2077250_0 .net *"_s8", 0 0, L_0x55a1f3bb2800;  1 drivers
v0x55a1f207e4c0_0 .net "a", 0 0, L_0x55a1f3bb2a90;  1 drivers
v0x55a1f207e580_0 .net "b", 0 0, L_0x55a1f3bb2bc0;  1 drivers
v0x55a1f207f8f0_0 .net "ca", 0 0, L_0x55a1f3bb2980;  1 drivers
v0x55a1f207f990_0 .net "cin", 0 0, L_0x55a1f3bb2cf0;  1 drivers
v0x55a1f207b620_0 .net "sum", 0 0, L_0x55a1f3bb2570;  1 drivers
S_0x55a1f207c9c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2077510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb2e20 .functor XOR 1, L_0x55a1f3bb3300, L_0x55a1f3bb3430, C4<0>, C4<0>;
L_0x55a1f3bb2e90 .functor XOR 1, L_0x55a1f3bb2e20, L_0x55a1f3bb3560, C4<0>, C4<0>;
L_0x55a1f3bb2f00 .functor AND 1, L_0x55a1f3bb3300, L_0x55a1f3bb3430, C4<1>, C4<1>;
L_0x55a1f3bb2f70 .functor AND 1, L_0x55a1f3bb3300, L_0x55a1f3bb3560, C4<1>, C4<1>;
L_0x55a1f3bb3030 .functor OR 1, L_0x55a1f3bb2f00, L_0x55a1f3bb2f70, C4<0>, C4<0>;
L_0x55a1f3bb3140 .functor AND 1, L_0x55a1f3bb3560, L_0x55a1f3bb3430, C4<1>, C4<1>;
L_0x55a1f3bb31f0 .functor OR 1, L_0x55a1f3bb3030, L_0x55a1f3bb3140, C4<0>, C4<0>;
v0x55a1f2079a50_0 .net *"_s0", 0 0, L_0x55a1f3bb2e20;  1 drivers
v0x55a1f2079b30_0 .net *"_s10", 0 0, L_0x55a1f3bb3140;  1 drivers
v0x55a1f2075710_0 .net *"_s4", 0 0, L_0x55a1f3bb2f00;  1 drivers
v0x55a1f2075800_0 .net *"_s6", 0 0, L_0x55a1f3bb2f70;  1 drivers
v0x55a1f2076aa0_0 .net *"_s8", 0 0, L_0x55a1f3bb3030;  1 drivers
v0x55a1f206afe0_0 .net "a", 0 0, L_0x55a1f3bb3300;  1 drivers
v0x55a1f206b0a0_0 .net "b", 0 0, L_0x55a1f3bb3430;  1 drivers
v0x55a1f2073a70_0 .net "ca", 0 0, L_0x55a1f3bb31f0;  1 drivers
v0x55a1f2073b10_0 .net "cin", 0 0, L_0x55a1f3bb3560;  1 drivers
v0x55a1f2073690_0 .net "sum", 0 0, L_0x55a1f3bb2e90;  1 drivers
S_0x55a1f206abc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2077510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb36d0 .functor XOR 1, L_0x55a1f3bb3ca0, L_0x55a1f3bb3dd0, C4<0>, C4<0>;
L_0x55a1f3bb3740 .functor XOR 1, L_0x55a1f3bb36d0, L_0x55a1f3bb3f50, C4<0>, C4<0>;
L_0x55a1f3bb3800 .functor AND 1, L_0x55a1f3bb3ca0, L_0x55a1f3bb3dd0, C4<1>, C4<1>;
L_0x55a1f3bb3910 .functor AND 1, L_0x55a1f3bb3ca0, L_0x55a1f3bb3f50, C4<1>, C4<1>;
L_0x55a1f3bb39d0 .functor OR 1, L_0x55a1f3bb3800, L_0x55a1f3bb3910, C4<0>, C4<0>;
L_0x55a1f3bb3ae0 .functor AND 1, L_0x55a1f3bb3f50, L_0x55a1f3bb3dd0, C4<1>, C4<1>;
L_0x55a1f3bb3b90 .functor OR 1, L_0x55a1f3bb39d0, L_0x55a1f3bb3ae0, C4<0>, C4<0>;
v0x55a1f2070ba0_0 .net *"_s0", 0 0, L_0x55a1f3bb36d0;  1 drivers
v0x55a1f2070740_0 .net *"_s10", 0 0, L_0x55a1f3bb3ae0;  1 drivers
v0x55a1f2070820_0 .net *"_s4", 0 0, L_0x55a1f3bb3800;  1 drivers
v0x55a1f206dbd0_0 .net *"_s6", 0 0, L_0x55a1f3bb3910;  1 drivers
v0x55a1f206dcb0_0 .net *"_s8", 0 0, L_0x55a1f3bb39d0;  1 drivers
v0x55a1f206d810_0 .net "a", 0 0, L_0x55a1f3bb3ca0;  1 drivers
v0x55a1f206d8d0_0 .net "b", 0 0, L_0x55a1f3bb3dd0;  1 drivers
v0x55a1f206a840_0 .net "ca", 0 0, L_0x55a1f3bb3b90;  1 drivers
v0x55a1f206a900_0 .net "cin", 0 0, L_0x55a1f3bb3f50;  1 drivers
v0x55a1f2071c20_0 .net "sum", 0 0, L_0x55a1f3bb3740;  1 drivers
S_0x55a1f206ec20 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2077510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb4080 .functor XOR 1, L_0x55a1f3bb4520, L_0x55a1f3bb46e0, C4<0>, C4<0>;
L_0x55a1f3bb40f0 .functor XOR 1, L_0x55a1f3bb4080, L_0x55a1f3bb48a0, C4<0>, C4<0>;
L_0x55a1f3bb4160 .functor AND 1, L_0x55a1f3bb4520, L_0x55a1f3bb46e0, C4<1>, C4<1>;
L_0x55a1f3bb41d0 .functor AND 1, L_0x55a1f3bb4520, L_0x55a1f3bb48a0, C4<1>, C4<1>;
L_0x55a1f3bb4290 .functor OR 1, L_0x55a1f3bb4160, L_0x55a1f3bb41d0, C4<0>, C4<0>;
L_0x55a1f3bb43a0 .functor AND 1, L_0x55a1f3bb48a0, L_0x55a1f3bb46e0, C4<1>, C4<1>;
L_0x55a1f3bb4410 .functor OR 1, L_0x55a1f3bb4290, L_0x55a1f3bb43a0, C4<0>, C4<0>;
v0x55a1f2070050_0 .net *"_s0", 0 0, L_0x55a1f3bb4080;  1 drivers
v0x55a1f2070130_0 .net *"_s10", 0 0, L_0x55a1f3bb43a0;  1 drivers
v0x55a1f206bcd0_0 .net *"_s4", 0 0, L_0x55a1f3bb4160;  1 drivers
v0x55a1f206bda0_0 .net *"_s6", 0 0, L_0x55a1f3bb41d0;  1 drivers
v0x55a1f206d120_0 .net *"_s8", 0 0, L_0x55a1f3bb4290;  1 drivers
v0x55a1f2068dc0_0 .net "a", 0 0, L_0x55a1f3bb4520;  1 drivers
v0x55a1f2068e80_0 .net "b", 0 0, L_0x55a1f3bb46e0;  1 drivers
v0x55a1f206a150_0 .net "ca", 0 0, L_0x55a1f3bb4410;  1 drivers
v0x55a1f206a1f0_0 .net "cin", 0 0, L_0x55a1f3bb48a0;  1 drivers
v0x55a1f205e650_0 .net "sum", 0 0, L_0x55a1f3bb40f0;  1 drivers
S_0x55a1f20640e0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f20b06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f204f3b0_0 .net "a", 3 0, L_0x55a1f3bb7680;  1 drivers
v0x55a1f204f4b0_0 .net "b", 3 0, L_0x55a1f3bb77b0;  1 drivers
v0x55a1f20438f0_0 .net "ca", 3 0, L_0x55a1f3bb7510;  1 drivers
v0x55a1f20439b0_0 .net "cin", 3 0, L_0x55a1f3bb78e0;  1 drivers
v0x55a1f204c380_0 .net "sum", 3 0, L_0x55a1f3bb7470;  1 drivers
L_0x55a1f3bb5430 .part L_0x55a1f3bb7680, 0, 1;
L_0x55a1f3bb5560 .part L_0x55a1f3bb77b0, 0, 1;
L_0x55a1f3bb5690 .part L_0x55a1f3bb78e0, 0, 1;
L_0x55a1f3bb5ca0 .part L_0x55a1f3bb7680, 1, 1;
L_0x55a1f3bb5dd0 .part L_0x55a1f3bb77b0, 1, 1;
L_0x55a1f3bb5f00 .part L_0x55a1f3bb78e0, 1, 1;
L_0x55a1f3bb6640 .part L_0x55a1f3bb7680, 2, 1;
L_0x55a1f3bb6770 .part L_0x55a1f3bb77b0, 2, 1;
L_0x55a1f3bb68f0 .part L_0x55a1f3bb78e0, 2, 1;
L_0x55a1f3bb6ec0 .part L_0x55a1f3bb7680, 3, 1;
L_0x55a1f3bb7080 .part L_0x55a1f3bb77b0, 3, 1;
L_0x55a1f3bb7240 .part L_0x55a1f3bb78e0, 3, 1;
L_0x55a1f3bb7470 .concat8 [ 1 1 1 1], L_0x55a1f3bb4f10, L_0x55a1f3bb5830, L_0x55a1f3bb60e0, L_0x55a1f3bb6a90;
L_0x55a1f3bb7510 .concat8 [ 1 1 1 1], L_0x55a1f3bb5320, L_0x55a1f3bb5b90, L_0x55a1f3bb6530, L_0x55a1f3bb6db0;
S_0x55a1f2061190 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f20640e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb4a60 .functor XOR 1, L_0x55a1f3bb5430, L_0x55a1f3bb5560, C4<0>, C4<0>;
L_0x55a1f3bb4f10 .functor XOR 1, L_0x55a1f3bb4a60, L_0x55a1f3bb5690, C4<0>, C4<0>;
L_0x55a1f3bb4fd0 .functor AND 1, L_0x55a1f3bb5430, L_0x55a1f3bb5560, C4<1>, C4<1>;
L_0x55a1f3bb50e0 .functor AND 1, L_0x55a1f3bb5430, L_0x55a1f3bb5690, C4<1>, C4<1>;
L_0x55a1f3bb51a0 .functor OR 1, L_0x55a1f3bb4fd0, L_0x55a1f3bb50e0, C4<0>, C4<0>;
L_0x55a1f3bb52b0 .functor AND 1, L_0x55a1f3bb5690, L_0x55a1f3bb5560, C4<1>, C4<1>;
L_0x55a1f3bb5320 .functor OR 1, L_0x55a1f3bb51a0, L_0x55a1f3bb52b0, C4<0>, C4<0>;
v0x55a1f2060e30_0 .net *"_s0", 0 0, L_0x55a1f3bb4a60;  1 drivers
v0x55a1f205de00_0 .net *"_s10", 0 0, L_0x55a1f3bb52b0;  1 drivers
v0x55a1f205dee0_0 .net *"_s4", 0 0, L_0x55a1f3bb4fd0;  1 drivers
v0x55a1f2065130_0 .net *"_s6", 0 0, L_0x55a1f3bb50e0;  1 drivers
v0x55a1f2065210_0 .net *"_s8", 0 0, L_0x55a1f3bb51a0;  1 drivers
v0x55a1f2066580_0 .net "a", 0 0, L_0x55a1f3bb5430;  1 drivers
v0x55a1f2066640_0 .net "b", 0 0, L_0x55a1f3bb5560;  1 drivers
v0x55a1f20621e0_0 .net "ca", 0 0, L_0x55a1f3bb5320;  1 drivers
v0x55a1f20622a0_0 .net "cin", 0 0, L_0x55a1f3bb5690;  1 drivers
v0x55a1f20636c0_0 .net "sum", 0 0, L_0x55a1f3bb4f10;  1 drivers
S_0x55a1f20606c0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f20640e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb57c0 .functor XOR 1, L_0x55a1f3bb5ca0, L_0x55a1f3bb5dd0, C4<0>, C4<0>;
L_0x55a1f3bb5830 .functor XOR 1, L_0x55a1f3bb57c0, L_0x55a1f3bb5f00, C4<0>, C4<0>;
L_0x55a1f3bb58a0 .functor AND 1, L_0x55a1f3bb5ca0, L_0x55a1f3bb5dd0, C4<1>, C4<1>;
L_0x55a1f3bb5910 .functor AND 1, L_0x55a1f3bb5ca0, L_0x55a1f3bb5f00, C4<1>, C4<1>;
L_0x55a1f3bb59d0 .functor OR 1, L_0x55a1f3bb58a0, L_0x55a1f3bb5910, C4<0>, C4<0>;
L_0x55a1f3bb5ae0 .functor AND 1, L_0x55a1f3bb5f00, L_0x55a1f3bb5dd0, C4<1>, C4<1>;
L_0x55a1f3bb5b90 .functor OR 1, L_0x55a1f3bb59d0, L_0x55a1f3bb5ae0, C4<0>, C4<0>;
v0x55a1f205f370_0 .net *"_s0", 0 0, L_0x55a1f3bb57c0;  1 drivers
v0x55a1f205c300_0 .net *"_s10", 0 0, L_0x55a1f3bb5ae0;  1 drivers
v0x55a1f205c3e0_0 .net *"_s4", 0 0, L_0x55a1f3bb58a0;  1 drivers
v0x55a1f205d760_0 .net *"_s6", 0 0, L_0x55a1f3bb5910;  1 drivers
v0x55a1f205ab80_0 .net *"_s8", 0 0, L_0x55a1f3bb59d0;  1 drivers
v0x55a1f204d6c0_0 .net "a", 0 0, L_0x55a1f3bb5ca0;  1 drivers
v0x55a1f204d780_0 .net "b", 0 0, L_0x55a1f3bb5dd0;  1 drivers
v0x55a1f2040d70_0 .net "ca", 0 0, L_0x55a1f3bb5b90;  1 drivers
v0x55a1f2040e10_0 .net "cin", 0 0, L_0x55a1f3bb5f00;  1 drivers
v0x55a1f20502f0_0 .net "sum", 0 0, L_0x55a1f3bb5830;  1 drivers
S_0x55a1f2058cd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f20640e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb6070 .functor XOR 1, L_0x55a1f3bb6640, L_0x55a1f3bb6770, C4<0>, C4<0>;
L_0x55a1f3bb60e0 .functor XOR 1, L_0x55a1f3bb6070, L_0x55a1f3bb68f0, C4<0>, C4<0>;
L_0x55a1f3bb61a0 .functor AND 1, L_0x55a1f3bb6640, L_0x55a1f3bb6770, C4<1>, C4<1>;
L_0x55a1f3bb62b0 .functor AND 1, L_0x55a1f3bb6640, L_0x55a1f3bb68f0, C4<1>, C4<1>;
L_0x55a1f3bb6370 .functor OR 1, L_0x55a1f3bb61a0, L_0x55a1f3bb62b0, C4<0>, C4<0>;
L_0x55a1f3bb6480 .functor AND 1, L_0x55a1f3bb68f0, L_0x55a1f3bb6770, C4<1>, C4<1>;
L_0x55a1f3bb6530 .functor OR 1, L_0x55a1f3bb6370, L_0x55a1f3bb6480, C4<0>, C4<0>;
v0x55a1f2058970_0 .net *"_s0", 0 0, L_0x55a1f3bb6070;  1 drivers
v0x55a1f204fe20_0 .net *"_s10", 0 0, L_0x55a1f3bb6480;  1 drivers
v0x55a1f204ff00_0 .net *"_s4", 0 0, L_0x55a1f3bb61a0;  1 drivers
v0x55a1f2055d80_0 .net *"_s6", 0 0, L_0x55a1f3bb62b0;  1 drivers
v0x55a1f2055e60_0 .net *"_s8", 0 0, L_0x55a1f3bb6370;  1 drivers
v0x55a1f20559a0_0 .net "a", 0 0, L_0x55a1f3bb6640;  1 drivers
v0x55a1f2055a60_0 .net "b", 0 0, L_0x55a1f3bb6770;  1 drivers
v0x55a1f2052e30_0 .net "ca", 0 0, L_0x55a1f3bb6530;  1 drivers
v0x55a1f2052ed0_0 .net "cin", 0 0, L_0x55a1f3bb68f0;  1 drivers
v0x55a1f2052b00_0 .net "sum", 0 0, L_0x55a1f3bb60e0;  1 drivers
S_0x55a1f204faa0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f20640e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb6a20 .functor XOR 1, L_0x55a1f3bb6ec0, L_0x55a1f3bb7080, C4<0>, C4<0>;
L_0x55a1f3bb6a90 .functor XOR 1, L_0x55a1f3bb6a20, L_0x55a1f3bb7240, C4<0>, C4<0>;
L_0x55a1f3bb6b00 .functor AND 1, L_0x55a1f3bb6ec0, L_0x55a1f3bb7080, C4<1>, C4<1>;
L_0x55a1f3bb6b70 .functor AND 1, L_0x55a1f3bb6ec0, L_0x55a1f3bb7240, C4<1>, C4<1>;
L_0x55a1f3bb6c30 .functor OR 1, L_0x55a1f3bb6b00, L_0x55a1f3bb6b70, C4<0>, C4<0>;
L_0x55a1f3bb6d40 .functor AND 1, L_0x55a1f3bb7240, L_0x55a1f3bb7080, C4<1>, C4<1>;
L_0x55a1f3bb6db0 .functor OR 1, L_0x55a1f3bb6c30, L_0x55a1f3bb6d40, C4<0>, C4<0>;
v0x55a1f2056e50_0 .net *"_s0", 0 0, L_0x55a1f3bb6a20;  1 drivers
v0x55a1f2058200_0 .net *"_s10", 0 0, L_0x55a1f3bb6d40;  1 drivers
v0x55a1f20582e0_0 .net *"_s4", 0 0, L_0x55a1f3bb6b00;  1 drivers
v0x55a1f2053e80_0 .net *"_s6", 0 0, L_0x55a1f3bb6b70;  1 drivers
v0x55a1f2053f60_0 .net *"_s8", 0 0, L_0x55a1f3bb6c30;  1 drivers
v0x55a1f2055320_0 .net "a", 0 0, L_0x55a1f3bb6ec0;  1 drivers
v0x55a1f2050f30_0 .net "b", 0 0, L_0x55a1f3bb7080;  1 drivers
v0x55a1f2050ff0_0 .net "ca", 0 0, L_0x55a1f3bb6db0;  1 drivers
v0x55a1f2052360_0 .net "cin", 0 0, L_0x55a1f3bb7240;  1 drivers
v0x55a1f204e020_0 .net "sum", 0 0, L_0x55a1f3bb6a90;  1 drivers
S_0x55a1f2049050 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f20b3220;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f1fe0850_0 .net "a", 15 0, L_0x55a1f3bc2b90;  1 drivers
v0x55a1f1fe0930_0 .net "b", 15 0, L_0x55a1f3bc2c80;  1 drivers
v0x55a1f1fe0470_0 .net "ca", 15 0, L_0x55a1f3bc2930;  1 drivers
v0x55a1f1fe0510_0 .net "cin", 15 0, L_0x55a1f3bc2d70;  1 drivers
v0x55a1f1fdd900_0 .net "sum", 15 0, L_0x55a1f3bc2890;  1 drivers
L_0x55a1f3bba6a0 .part L_0x55a1f3bc2b90, 0, 4;
L_0x55a1f3bba740 .part L_0x55a1f3bc2c80, 0, 4;
L_0x55a1f3bba7e0 .part L_0x55a1f3bc2d70, 0, 4;
L_0x55a1f3bbd030 .part L_0x55a1f3bc2b90, 4, 4;
L_0x55a1f3bbd120 .part L_0x55a1f3bc2c80, 4, 4;
L_0x55a1f3bbd210 .part L_0x55a1f3bc2d70, 4, 4;
L_0x55a1f3bbfaf0 .part L_0x55a1f3bc2b90, 8, 4;
L_0x55a1f3bbfb90 .part L_0x55a1f3bc2c80, 8, 4;
L_0x55a1f3bbfc80 .part L_0x55a1f3bc2d70, 8, 4;
L_0x55a1f3bc2490 .part L_0x55a1f3bc2b90, 12, 4;
L_0x55a1f3bc25c0 .part L_0x55a1f3bc2c80, 12, 4;
L_0x55a1f3bc26f0 .part L_0x55a1f3bc2d70, 12, 4;
L_0x55a1f3bc2890 .concat8 [ 4 4 4 4], L_0x55a1f3bba490, L_0x55a1f3bbce20, L_0x55a1f3bbf8e0, L_0x55a1f3bc2280;
L_0x55a1f3bc2930 .concat8 [ 4 4 4 4], L_0x55a1f3bba530, L_0x55a1f3bbcec0, L_0x55a1f3bbf980, L_0x55a1f3bc2320;
S_0x55a1f2046100 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2049050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20300a0_0 .net "a", 3 0, L_0x55a1f3bba6a0;  1 drivers
v0x55a1f2030180_0 .net "b", 3 0, L_0x55a1f3bba740;  1 drivers
v0x55a1f202fcc0_0 .net "ca", 3 0, L_0x55a1f3bba530;  1 drivers
v0x55a1f202fd80_0 .net "cin", 3 0, L_0x55a1f3bba7e0;  1 drivers
v0x55a1f202d150_0 .net "sum", 3 0, L_0x55a1f3bba490;  1 drivers
L_0x55a1f3bb8450 .part L_0x55a1f3bba6a0, 0, 1;
L_0x55a1f3bb8580 .part L_0x55a1f3bba740, 0, 1;
L_0x55a1f3bb86b0 .part L_0x55a1f3bba7e0, 0, 1;
L_0x55a1f3bb8cc0 .part L_0x55a1f3bba6a0, 1, 1;
L_0x55a1f3bb8df0 .part L_0x55a1f3bba740, 1, 1;
L_0x55a1f3bb8f20 .part L_0x55a1f3bba7e0, 1, 1;
L_0x55a1f3bb9660 .part L_0x55a1f3bba6a0, 2, 1;
L_0x55a1f3bb9790 .part L_0x55a1f3bba740, 2, 1;
L_0x55a1f3bb9910 .part L_0x55a1f3bba7e0, 2, 1;
L_0x55a1f3bb9ee0 .part L_0x55a1f3bba6a0, 3, 1;
L_0x55a1f3bba0a0 .part L_0x55a1f3bba740, 3, 1;
L_0x55a1f3bba260 .part L_0x55a1f3bba7e0, 3, 1;
L_0x55a1f3bba490 .concat8 [ 1 1 1 1], L_0x55a1f3bb7400, L_0x55a1f3bb8850, L_0x55a1f3bb9100, L_0x55a1f3bb9ab0;
L_0x55a1f3bba530 .concat8 [ 1 1 1 1], L_0x55a1f3bb8340, L_0x55a1f3bb8bb0, L_0x55a1f3bb9550, L_0x55a1f3bb9dd0;
S_0x55a1f2043150 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2046100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb7a10 .functor XOR 1, L_0x55a1f3bb8450, L_0x55a1f3bb8580, C4<0>, C4<0>;
L_0x55a1f3bb7400 .functor XOR 1, L_0x55a1f3bb7a10, L_0x55a1f3bb86b0, C4<0>, C4<0>;
L_0x55a1f3bb7fb0 .functor AND 1, L_0x55a1f3bb8450, L_0x55a1f3bb8580, C4<1>, C4<1>;
L_0x55a1f3bb80c0 .functor AND 1, L_0x55a1f3bb8450, L_0x55a1f3bb86b0, C4<1>, C4<1>;
L_0x55a1f3bb8180 .functor OR 1, L_0x55a1f3bb7fb0, L_0x55a1f3bb80c0, C4<0>, C4<0>;
L_0x55a1f3bb8290 .functor AND 1, L_0x55a1f3bb86b0, L_0x55a1f3bb8580, C4<1>, C4<1>;
L_0x55a1f3bb8340 .functor OR 1, L_0x55a1f3bb8180, L_0x55a1f3bb8290, C4<0>, C4<0>;
v0x55a1f204a580_0 .net *"_s0", 0 0, L_0x55a1f3bb7a10;  1 drivers
v0x55a1f204b8b0_0 .net *"_s10", 0 0, L_0x55a1f3bb8290;  1 drivers
v0x55a1f204b990_0 .net *"_s4", 0 0, L_0x55a1f3bb7fb0;  1 drivers
v0x55a1f2047530_0 .net *"_s6", 0 0, L_0x55a1f3bb80c0;  1 drivers
v0x55a1f2047610_0 .net *"_s8", 0 0, L_0x55a1f3bb8180;  1 drivers
v0x55a1f20489d0_0 .net "a", 0 0, L_0x55a1f3bb8450;  1 drivers
v0x55a1f20445e0_0 .net "b", 0 0, L_0x55a1f3bb8580;  1 drivers
v0x55a1f20446a0_0 .net "ca", 0 0, L_0x55a1f3bb8340;  1 drivers
v0x55a1f2045a10_0 .net "cin", 0 0, L_0x55a1f3bb86b0;  1 drivers
v0x55a1f20416d0_0 .net "sum", 0 0, L_0x55a1f3bb7400;  1 drivers
S_0x55a1f2042a60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2046100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb87e0 .functor XOR 1, L_0x55a1f3bb8cc0, L_0x55a1f3bb8df0, C4<0>, C4<0>;
L_0x55a1f3bb8850 .functor XOR 1, L_0x55a1f3bb87e0, L_0x55a1f3bb8f20, C4<0>, C4<0>;
L_0x55a1f3bb88c0 .functor AND 1, L_0x55a1f3bb8cc0, L_0x55a1f3bb8df0, C4<1>, C4<1>;
L_0x55a1f3bb8930 .functor AND 1, L_0x55a1f3bb8cc0, L_0x55a1f3bb8f20, C4<1>, C4<1>;
L_0x55a1f3bb89f0 .functor OR 1, L_0x55a1f3bb88c0, L_0x55a1f3bb8930, C4<0>, C4<0>;
L_0x55a1f3bb8b00 .functor AND 1, L_0x55a1f3bb8f20, L_0x55a1f3bb8df0, C4<1>, C4<1>;
L_0x55a1f3bb8bb0 .functor OR 1, L_0x55a1f3bb89f0, L_0x55a1f3bb8b00, C4<0>, C4<0>;
v0x55a1f2037020_0 .net *"_s0", 0 0, L_0x55a1f3bb87e0;  1 drivers
v0x55a1f203fa30_0 .net *"_s10", 0 0, L_0x55a1f3bb8b00;  1 drivers
v0x55a1f203fb10_0 .net *"_s4", 0 0, L_0x55a1f3bb88c0;  1 drivers
v0x55a1f203f650_0 .net *"_s6", 0 0, L_0x55a1f3bb8930;  1 drivers
v0x55a1f203f730_0 .net *"_s8", 0 0, L_0x55a1f3bb89f0;  1 drivers
v0x55a1f2036b80_0 .net "a", 0 0, L_0x55a1f3bb8cc0;  1 drivers
v0x55a1f2036c40_0 .net "b", 0 0, L_0x55a1f3bb8df0;  1 drivers
v0x55a1f203cae0_0 .net "ca", 0 0, L_0x55a1f3bb8bb0;  1 drivers
v0x55a1f203cb80_0 .net "cin", 0 0, L_0x55a1f3bb8f20;  1 drivers
v0x55a1f203c7b0_0 .net "sum", 0 0, L_0x55a1f3bb8850;  1 drivers
S_0x55a1f2039b90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2046100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb9090 .functor XOR 1, L_0x55a1f3bb9660, L_0x55a1f3bb9790, C4<0>, C4<0>;
L_0x55a1f3bb9100 .functor XOR 1, L_0x55a1f3bb9090, L_0x55a1f3bb9910, C4<0>, C4<0>;
L_0x55a1f3bb91c0 .functor AND 1, L_0x55a1f3bb9660, L_0x55a1f3bb9790, C4<1>, C4<1>;
L_0x55a1f3bb92d0 .functor AND 1, L_0x55a1f3bb9660, L_0x55a1f3bb9910, C4<1>, C4<1>;
L_0x55a1f3bb9390 .functor OR 1, L_0x55a1f3bb91c0, L_0x55a1f3bb92d0, C4<0>, C4<0>;
L_0x55a1f3bb94a0 .functor AND 1, L_0x55a1f3bb9910, L_0x55a1f3bb9790, C4<1>, C4<1>;
L_0x55a1f3bb9550 .functor OR 1, L_0x55a1f3bb9390, L_0x55a1f3bb94a0, C4<0>, C4<0>;
v0x55a1f2039830_0 .net *"_s0", 0 0, L_0x55a1f3bb9090;  1 drivers
v0x55a1f2036800_0 .net *"_s10", 0 0, L_0x55a1f3bb94a0;  1 drivers
v0x55a1f20368e0_0 .net *"_s4", 0 0, L_0x55a1f3bb91c0;  1 drivers
v0x55a1f203db30_0 .net *"_s6", 0 0, L_0x55a1f3bb92d0;  1 drivers
v0x55a1f203dc10_0 .net *"_s8", 0 0, L_0x55a1f3bb9390;  1 drivers
v0x55a1f203efd0_0 .net "a", 0 0, L_0x55a1f3bb9660;  1 drivers
v0x55a1f203abe0_0 .net "b", 0 0, L_0x55a1f3bb9790;  1 drivers
v0x55a1f203aca0_0 .net "ca", 0 0, L_0x55a1f3bb9550;  1 drivers
v0x55a1f203c010_0 .net "cin", 0 0, L_0x55a1f3bb9910;  1 drivers
v0x55a1f2037c90_0 .net "sum", 0 0, L_0x55a1f3bb9100;  1 drivers
S_0x55a1f20390c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2046100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bb9a40 .functor XOR 1, L_0x55a1f3bb9ee0, L_0x55a1f3bba0a0, C4<0>, C4<0>;
L_0x55a1f3bb9ab0 .functor XOR 1, L_0x55a1f3bb9a40, L_0x55a1f3bba260, C4<0>, C4<0>;
L_0x55a1f3bb9b20 .functor AND 1, L_0x55a1f3bb9ee0, L_0x55a1f3bba0a0, C4<1>, C4<1>;
L_0x55a1f3bb9b90 .functor AND 1, L_0x55a1f3bb9ee0, L_0x55a1f3bba260, C4<1>, C4<1>;
L_0x55a1f3bb9c50 .functor OR 1, L_0x55a1f3bb9b20, L_0x55a1f3bb9b90, C4<0>, C4<0>;
L_0x55a1f3bb9d60 .functor AND 1, L_0x55a1f3bba260, L_0x55a1f3bba0a0, C4<1>, C4<1>;
L_0x55a1f3bb9dd0 .functor OR 1, L_0x55a1f3bb9c50, L_0x55a1f3bb9d60, C4<0>, C4<0>;
v0x55a1f2034e00_0 .net *"_s0", 0 0, L_0x55a1f3bb9a40;  1 drivers
v0x55a1f2036110_0 .net *"_s10", 0 0, L_0x55a1f3bb9d60;  1 drivers
v0x55a1f20361f0_0 .net *"_s4", 0 0, L_0x55a1f3bb9b20;  1 drivers
v0x55a1f202a560_0 .net *"_s6", 0 0, L_0x55a1f3bb9b90;  1 drivers
v0x55a1f202a640_0 .net *"_s8", 0 0, L_0x55a1f3bb9c50;  1 drivers
v0x55a1f2032ff0_0 .net "a", 0 0, L_0x55a1f3bb9ee0;  1 drivers
v0x55a1f2033090_0 .net "b", 0 0, L_0x55a1f3bba0a0;  1 drivers
v0x55a1f2032c10_0 .net "ca", 0 0, L_0x55a1f3bb9dd0;  1 drivers
v0x55a1f2032cd0_0 .net "cin", 0 0, L_0x55a1f3bba260;  1 drivers
v0x55a1f202a1f0_0 .net "sum", 0 0, L_0x55a1f3bb9ab0;  1 drivers
S_0x55a1f202cd70 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2049050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2018d60_0 .net "a", 3 0, L_0x55a1f3bbd030;  1 drivers
v0x55a1f2018e60_0 .net "b", 3 0, L_0x55a1f3bbd120;  1 drivers
v0x55a1f2010290_0 .net "ca", 3 0, L_0x55a1f3bbcec0;  1 drivers
v0x55a1f2010350_0 .net "cin", 3 0, L_0x55a1f3bbd210;  1 drivers
v0x55a1f20161f0_0 .net "sum", 3 0, L_0x55a1f3bbce20;  1 drivers
L_0x55a1f3bbade0 .part L_0x55a1f3bbd030, 0, 1;
L_0x55a1f3bbaf10 .part L_0x55a1f3bbd120, 0, 1;
L_0x55a1f3bbb040 .part L_0x55a1f3bbd210, 0, 1;
L_0x55a1f3bbb650 .part L_0x55a1f3bbd030, 1, 1;
L_0x55a1f3bbb780 .part L_0x55a1f3bbd120, 1, 1;
L_0x55a1f3bbb8b0 .part L_0x55a1f3bbd210, 1, 1;
L_0x55a1f3bbbff0 .part L_0x55a1f3bbd030, 2, 1;
L_0x55a1f3bbc120 .part L_0x55a1f3bbd120, 2, 1;
L_0x55a1f3bbc2a0 .part L_0x55a1f3bbd210, 2, 1;
L_0x55a1f3bbc870 .part L_0x55a1f3bbd030, 3, 1;
L_0x55a1f3bbca30 .part L_0x55a1f3bbd120, 3, 1;
L_0x55a1f3bbcbf0 .part L_0x55a1f3bbd210, 3, 1;
L_0x55a1f3bbce20 .concat8 [ 1 1 1 1], L_0x55a1f3bba880, L_0x55a1f3bbb1e0, L_0x55a1f3bbba90, L_0x55a1f3bbc440;
L_0x55a1f3bbcec0 .concat8 [ 1 1 1 1], L_0x55a1f3bbacd0, L_0x55a1f3bbb540, L_0x55a1f3bbbee0, L_0x55a1f3bbc760;
S_0x55a1f20310f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f202cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bba420 .functor XOR 1, L_0x55a1f3bbade0, L_0x55a1f3bbaf10, C4<0>, C4<0>;
L_0x55a1f3bba880 .functor XOR 1, L_0x55a1f3bba420, L_0x55a1f3bbb040, C4<0>, C4<0>;
L_0x55a1f3bba940 .functor AND 1, L_0x55a1f3bbade0, L_0x55a1f3bbaf10, C4<1>, C4<1>;
L_0x55a1f3bbaa50 .functor AND 1, L_0x55a1f3bbade0, L_0x55a1f3bbb040, C4<1>, C4<1>;
L_0x55a1f3bbab10 .functor OR 1, L_0x55a1f3bba940, L_0x55a1f3bbaa50, C4<0>, C4<0>;
L_0x55a1f3bbac20 .functor AND 1, L_0x55a1f3bbb040, L_0x55a1f3bbaf10, C4<1>, C4<1>;
L_0x55a1f3bbacd0 .functor OR 1, L_0x55a1f3bbab10, L_0x55a1f3bbac20, C4<0>, C4<0>;
v0x55a1f2032520_0 .net *"_s0", 0 0, L_0x55a1f3bba420;  1 drivers
v0x55a1f20325c0_0 .net *"_s10", 0 0, L_0x55a1f3bbac20;  1 drivers
v0x55a1f202e1a0_0 .net *"_s4", 0 0, L_0x55a1f3bba940;  1 drivers
v0x55a1f202e270_0 .net *"_s6", 0 0, L_0x55a1f3bbaa50;  1 drivers
v0x55a1f202f5f0_0 .net *"_s8", 0 0, L_0x55a1f3bbab10;  1 drivers
v0x55a1f202b250_0 .net "a", 0 0, L_0x55a1f3bbade0;  1 drivers
v0x55a1f202b310_0 .net "b", 0 0, L_0x55a1f3bbaf10;  1 drivers
v0x55a1f202c680_0 .net "ca", 0 0, L_0x55a1f3bbacd0;  1 drivers
v0x55a1f202c720_0 .net "cin", 0 0, L_0x55a1f3bbb040;  1 drivers
v0x55a1f20283f0_0 .net "sum", 0 0, L_0x55a1f3bba880;  1 drivers
S_0x55a1f20296d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f202cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbb170 .functor XOR 1, L_0x55a1f3bbb650, L_0x55a1f3bbb780, C4<0>, C4<0>;
L_0x55a1f3bbb1e0 .functor XOR 1, L_0x55a1f3bbb170, L_0x55a1f3bbb8b0, C4<0>, C4<0>;
L_0x55a1f3bbb250 .functor AND 1, L_0x55a1f3bbb650, L_0x55a1f3bbb780, C4<1>, C4<1>;
L_0x55a1f3bbb2c0 .functor AND 1, L_0x55a1f3bbb650, L_0x55a1f3bbb8b0, C4<1>, C4<1>;
L_0x55a1f3bbb380 .functor OR 1, L_0x55a1f3bbb250, L_0x55a1f3bbb2c0, C4<0>, C4<0>;
L_0x55a1f3bbb490 .functor AND 1, L_0x55a1f3bbb8b0, L_0x55a1f3bbb780, C4<1>, C4<1>;
L_0x55a1f3bbb540 .functor OR 1, L_0x55a1f3bbb380, L_0x55a1f3bbb490, C4<0>, C4<0>;
v0x55a1f2026e50_0 .net *"_s0", 0 0, L_0x55a1f3bbb170;  1 drivers
v0x55a1f201a480_0 .net *"_s10", 0 0, L_0x55a1f3bbb490;  1 drivers
v0x55a1f201a560_0 .net *"_s4", 0 0, L_0x55a1f3bbb250;  1 drivers
v0x55a1f200db30_0 .net *"_s6", 0 0, L_0x55a1f3bbb2c0;  1 drivers
v0x55a1f200dc10_0 .net *"_s8", 0 0, L_0x55a1f3bbb380;  1 drivers
v0x55a1f201d070_0 .net "a", 0 0, L_0x55a1f3bbb650;  1 drivers
v0x55a1f2025a90_0 .net "b", 0 0, L_0x55a1f3bbb780;  1 drivers
v0x55a1f2025b50_0 .net "ca", 0 0, L_0x55a1f3bbb540;  1 drivers
v0x55a1f20256b0_0 .net "cin", 0 0, L_0x55a1f3bbb8b0;  1 drivers
v0x55a1f201cbe0_0 .net "sum", 0 0, L_0x55a1f3bbb1e0;  1 drivers
S_0x55a1f2022b40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f202cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbba20 .functor XOR 1, L_0x55a1f3bbbff0, L_0x55a1f3bbc120, C4<0>, C4<0>;
L_0x55a1f3bbba90 .functor XOR 1, L_0x55a1f3bbba20, L_0x55a1f3bbc2a0, C4<0>, C4<0>;
L_0x55a1f3bbbb50 .functor AND 1, L_0x55a1f3bbbff0, L_0x55a1f3bbc120, C4<1>, C4<1>;
L_0x55a1f3bbbc60 .functor AND 1, L_0x55a1f3bbbff0, L_0x55a1f3bbc2a0, C4<1>, C4<1>;
L_0x55a1f3bbbd20 .functor OR 1, L_0x55a1f3bbbb50, L_0x55a1f3bbbc60, C4<0>, C4<0>;
L_0x55a1f3bbbe30 .functor AND 1, L_0x55a1f3bbc2a0, L_0x55a1f3bbc120, C4<1>, C4<1>;
L_0x55a1f3bbbee0 .functor OR 1, L_0x55a1f3bbbd20, L_0x55a1f3bbbe30, C4<0>, C4<0>;
v0x55a1f20227e0_0 .net *"_s0", 0 0, L_0x55a1f3bbba20;  1 drivers
v0x55a1f201fbf0_0 .net *"_s10", 0 0, L_0x55a1f3bbbe30;  1 drivers
v0x55a1f201fcd0_0 .net *"_s4", 0 0, L_0x55a1f3bbbb50;  1 drivers
v0x55a1f201f810_0 .net *"_s6", 0 0, L_0x55a1f3bbbc60;  1 drivers
v0x55a1f201f8f0_0 .net *"_s8", 0 0, L_0x55a1f3bbbd20;  1 drivers
v0x55a1f201c860_0 .net "a", 0 0, L_0x55a1f3bbbff0;  1 drivers
v0x55a1f201c920_0 .net "b", 0 0, L_0x55a1f3bbc120;  1 drivers
v0x55a1f2023b90_0 .net "ca", 0 0, L_0x55a1f3bbbee0;  1 drivers
v0x55a1f2023c30_0 .net "cin", 0 0, L_0x55a1f3bbc2a0;  1 drivers
v0x55a1f2025070_0 .net "sum", 0 0, L_0x55a1f3bbba90;  1 drivers
S_0x55a1f2020c40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f202cd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbc3d0 .functor XOR 1, L_0x55a1f3bbc870, L_0x55a1f3bbca30, C4<0>, C4<0>;
L_0x55a1f3bbc440 .functor XOR 1, L_0x55a1f3bbc3d0, L_0x55a1f3bbcbf0, C4<0>, C4<0>;
L_0x55a1f3bbc4b0 .functor AND 1, L_0x55a1f3bbc870, L_0x55a1f3bbca30, C4<1>, C4<1>;
L_0x55a1f3bbc520 .functor AND 1, L_0x55a1f3bbc870, L_0x55a1f3bbcbf0, C4<1>, C4<1>;
L_0x55a1f3bbc5e0 .functor OR 1, L_0x55a1f3bbc4b0, L_0x55a1f3bbc520, C4<0>, C4<0>;
L_0x55a1f3bbc6f0 .functor AND 1, L_0x55a1f3bbcbf0, L_0x55a1f3bbca30, C4<1>, C4<1>;
L_0x55a1f3bbc760 .functor OR 1, L_0x55a1f3bbc5e0, L_0x55a1f3bbc6f0, C4<0>, C4<0>;
v0x55a1f20220f0_0 .net *"_s0", 0 0, L_0x55a1f3bbc3d0;  1 drivers
v0x55a1f201dcf0_0 .net *"_s10", 0 0, L_0x55a1f3bbc6f0;  1 drivers
v0x55a1f201ddd0_0 .net *"_s4", 0 0, L_0x55a1f3bbc4b0;  1 drivers
v0x55a1f201f120_0 .net *"_s6", 0 0, L_0x55a1f3bbc520;  1 drivers
v0x55a1f201f200_0 .net *"_s8", 0 0, L_0x55a1f3bbc5e0;  1 drivers
v0x55a1f201ae50_0 .net "a", 0 0, L_0x55a1f3bbc870;  1 drivers
v0x55a1f201c170_0 .net "b", 0 0, L_0x55a1f3bbca30;  1 drivers
v0x55a1f201c230_0 .net "ca", 0 0, L_0x55a1f3bbc760;  1 drivers
v0x55a1f20106b0_0 .net "cin", 0 0, L_0x55a1f3bbcbf0;  1 drivers
v0x55a1f2019140_0 .net "sum", 0 0, L_0x55a1f3bbc440;  1 drivers
S_0x55a1f2015e10 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2049050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1fff9d0_0 .net "a", 3 0, L_0x55a1f3bbfaf0;  1 drivers
v0x55a1f1fffad0_0 .net "b", 3 0, L_0x55a1f3bbfb90;  1 drivers
v0x55a1f1ff6f00_0 .net "ca", 3 0, L_0x55a1f3bbf980;  1 drivers
v0x55a1f1ff6fc0_0 .net "cin", 3 0, L_0x55a1f3bbfc80;  1 drivers
v0x55a1f1ffce60_0 .net "sum", 3 0, L_0x55a1f3bbf8e0;  1 drivers
L_0x55a1f3bbd8a0 .part L_0x55a1f3bbfaf0, 0, 1;
L_0x55a1f3bbd9d0 .part L_0x55a1f3bbfb90, 0, 1;
L_0x55a1f3bbdb00 .part L_0x55a1f3bbfc80, 0, 1;
L_0x55a1f3bbe110 .part L_0x55a1f3bbfaf0, 1, 1;
L_0x55a1f3bbe240 .part L_0x55a1f3bbfb90, 1, 1;
L_0x55a1f3bbe370 .part L_0x55a1f3bbfc80, 1, 1;
L_0x55a1f3bbeab0 .part L_0x55a1f3bbfaf0, 2, 1;
L_0x55a1f3bbebe0 .part L_0x55a1f3bbfb90, 2, 1;
L_0x55a1f3bbed60 .part L_0x55a1f3bbfc80, 2, 1;
L_0x55a1f3bbf330 .part L_0x55a1f3bbfaf0, 3, 1;
L_0x55a1f3bbf4f0 .part L_0x55a1f3bbfb90, 3, 1;
L_0x55a1f3bbf6b0 .part L_0x55a1f3bbfc80, 3, 1;
L_0x55a1f3bbf8e0 .concat8 [ 1 1 1 1], L_0x55a1f3bbd340, L_0x55a1f3bbdca0, L_0x55a1f3bbe550, L_0x55a1f3bbef00;
L_0x55a1f3bbf980 .concat8 [ 1 1 1 1], L_0x55a1f3bbd790, L_0x55a1f3bbe000, L_0x55a1f3bbe9a0, L_0x55a1f3bbf220;
S_0x55a1f2012ec0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2015e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbcdb0 .functor XOR 1, L_0x55a1f3bbd8a0, L_0x55a1f3bbd9d0, C4<0>, C4<0>;
L_0x55a1f3bbd340 .functor XOR 1, L_0x55a1f3bbcdb0, L_0x55a1f3bbdb00, C4<0>, C4<0>;
L_0x55a1f3bbd400 .functor AND 1, L_0x55a1f3bbd8a0, L_0x55a1f3bbd9d0, C4<1>, C4<1>;
L_0x55a1f3bbd510 .functor AND 1, L_0x55a1f3bbd8a0, L_0x55a1f3bbdb00, C4<1>, C4<1>;
L_0x55a1f3bbd5d0 .functor OR 1, L_0x55a1f3bbd400, L_0x55a1f3bbd510, C4<0>, C4<0>;
L_0x55a1f3bbd6e0 .functor AND 1, L_0x55a1f3bbdb00, L_0x55a1f3bbd9d0, C4<1>, C4<1>;
L_0x55a1f3bbd790 .functor OR 1, L_0x55a1f3bbd5d0, L_0x55a1f3bbd6e0, C4<0>, C4<0>;
v0x55a1f200ff10_0 .net *"_s0", 0 0, L_0x55a1f3bbcdb0;  1 drivers
v0x55a1f200ffb0_0 .net *"_s10", 0 0, L_0x55a1f3bbd6e0;  1 drivers
v0x55a1f2017240_0 .net *"_s4", 0 0, L_0x55a1f3bbd400;  1 drivers
v0x55a1f2017330_0 .net *"_s6", 0 0, L_0x55a1f3bbd510;  1 drivers
v0x55a1f2018670_0 .net *"_s8", 0 0, L_0x55a1f3bbd5d0;  1 drivers
v0x55a1f20142f0_0 .net "a", 0 0, L_0x55a1f3bbd8a0;  1 drivers
v0x55a1f20143b0_0 .net "b", 0 0, L_0x55a1f3bbd9d0;  1 drivers
v0x55a1f2015720_0 .net "ca", 0 0, L_0x55a1f3bbd790;  1 drivers
v0x55a1f20157c0_0 .net "cin", 0 0, L_0x55a1f3bbdb00;  1 drivers
v0x55a1f2011450_0 .net "sum", 0 0, L_0x55a1f3bbd340;  1 drivers
S_0x55a1f20127d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2015e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbdc30 .functor XOR 1, L_0x55a1f3bbe110, L_0x55a1f3bbe240, C4<0>, C4<0>;
L_0x55a1f3bbdca0 .functor XOR 1, L_0x55a1f3bbdc30, L_0x55a1f3bbe370, C4<0>, C4<0>;
L_0x55a1f3bbdd10 .functor AND 1, L_0x55a1f3bbe110, L_0x55a1f3bbe240, C4<1>, C4<1>;
L_0x55a1f3bbdd80 .functor AND 1, L_0x55a1f3bbe110, L_0x55a1f3bbe370, C4<1>, C4<1>;
L_0x55a1f3bbde40 .functor OR 1, L_0x55a1f3bbdd10, L_0x55a1f3bbdd80, C4<0>, C4<0>;
L_0x55a1f3bbdf50 .functor AND 1, L_0x55a1f3bbe370, L_0x55a1f3bbe240, C4<1>, C4<1>;
L_0x55a1f3bbe000 .functor OR 1, L_0x55a1f3bbde40, L_0x55a1f3bbdf50, C4<0>, C4<0>;
v0x55a1f200e510_0 .net *"_s0", 0 0, L_0x55a1f3bbdc30;  1 drivers
v0x55a1f200f820_0 .net *"_s10", 0 0, L_0x55a1f3bbdf50;  1 drivers
v0x55a1f200f900_0 .net *"_s4", 0 0, L_0x55a1f3bbdd10;  1 drivers
v0x55a1f2003d60_0 .net *"_s6", 0 0, L_0x55a1f3bbdd80;  1 drivers
v0x55a1f2003e40_0 .net *"_s8", 0 0, L_0x55a1f3bbde40;  1 drivers
v0x55a1f200c7f0_0 .net "a", 0 0, L_0x55a1f3bbe110;  1 drivers
v0x55a1f200c8b0_0 .net "b", 0 0, L_0x55a1f3bbe240;  1 drivers
v0x55a1f200c410_0 .net "ca", 0 0, L_0x55a1f3bbe000;  1 drivers
v0x55a1f200c4b0_0 .net "cin", 0 0, L_0x55a1f3bbe370;  1 drivers
v0x55a1f20039f0_0 .net "sum", 0 0, L_0x55a1f3bbdca0;  1 drivers
S_0x55a1f20098a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2015e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbe4e0 .functor XOR 1, L_0x55a1f3bbeab0, L_0x55a1f3bbebe0, C4<0>, C4<0>;
L_0x55a1f3bbe550 .functor XOR 1, L_0x55a1f3bbe4e0, L_0x55a1f3bbed60, C4<0>, C4<0>;
L_0x55a1f3bbe610 .functor AND 1, L_0x55a1f3bbeab0, L_0x55a1f3bbebe0, C4<1>, C4<1>;
L_0x55a1f3bbe720 .functor AND 1, L_0x55a1f3bbeab0, L_0x55a1f3bbed60, C4<1>, C4<1>;
L_0x55a1f3bbe7e0 .functor OR 1, L_0x55a1f3bbe610, L_0x55a1f3bbe720, C4<0>, C4<0>;
L_0x55a1f3bbe8f0 .functor AND 1, L_0x55a1f3bbed60, L_0x55a1f3bbebe0, C4<1>, C4<1>;
L_0x55a1f3bbe9a0 .functor OR 1, L_0x55a1f3bbe7e0, L_0x55a1f3bbe8f0, C4<0>, C4<0>;
v0x55a1f2009570_0 .net *"_s0", 0 0, L_0x55a1f3bbe4e0;  1 drivers
v0x55a1f2006950_0 .net *"_s10", 0 0, L_0x55a1f3bbe8f0;  1 drivers
v0x55a1f2006a30_0 .net *"_s4", 0 0, L_0x55a1f3bbe610;  1 drivers
v0x55a1f2006570_0 .net *"_s6", 0 0, L_0x55a1f3bbe720;  1 drivers
v0x55a1f2006650_0 .net *"_s8", 0 0, L_0x55a1f3bbe7e0;  1 drivers
v0x55a1f2003630_0 .net "a", 0 0, L_0x55a1f3bbeab0;  1 drivers
v0x55a1f200a8f0_0 .net "b", 0 0, L_0x55a1f3bbebe0;  1 drivers
v0x55a1f200a9b0_0 .net "ca", 0 0, L_0x55a1f3bbe9a0;  1 drivers
v0x55a1f200bd20_0 .net "cin", 0 0, L_0x55a1f3bbed60;  1 drivers
v0x55a1f20079a0_0 .net "sum", 0 0, L_0x55a1f3bbe550;  1 drivers
S_0x55a1f2008dd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2015e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbee90 .functor XOR 1, L_0x55a1f3bbf330, L_0x55a1f3bbf4f0, C4<0>, C4<0>;
L_0x55a1f3bbef00 .functor XOR 1, L_0x55a1f3bbee90, L_0x55a1f3bbf6b0, C4<0>, C4<0>;
L_0x55a1f3bbef70 .functor AND 1, L_0x55a1f3bbf330, L_0x55a1f3bbf4f0, C4<1>, C4<1>;
L_0x55a1f3bbefe0 .functor AND 1, L_0x55a1f3bbf330, L_0x55a1f3bbf6b0, C4<1>, C4<1>;
L_0x55a1f3bbf0a0 .functor OR 1, L_0x55a1f3bbef70, L_0x55a1f3bbefe0, C4<0>, C4<0>;
L_0x55a1f3bbf1b0 .functor AND 1, L_0x55a1f3bbf6b0, L_0x55a1f3bbf4f0, C4<1>, C4<1>;
L_0x55a1f3bbf220 .functor OR 1, L_0x55a1f3bbf0a0, L_0x55a1f3bbf1b0, C4<0>, C4<0>;
v0x55a1f2004ad0_0 .net *"_s0", 0 0, L_0x55a1f3bbee90;  1 drivers
v0x55a1f2005e80_0 .net *"_s10", 0 0, L_0x55a1f3bbf1b0;  1 drivers
v0x55a1f2005f60_0 .net *"_s4", 0 0, L_0x55a1f3bbef70;  1 drivers
v0x55a1f2001b40_0 .net *"_s6", 0 0, L_0x55a1f3bbefe0;  1 drivers
v0x55a1f2001c20_0 .net *"_s8", 0 0, L_0x55a1f3bbf0a0;  1 drivers
v0x55a1f2002ed0_0 .net "a", 0 0, L_0x55a1f3bbf330;  1 drivers
v0x55a1f2002f90_0 .net "b", 0 0, L_0x55a1f3bbf4f0;  1 drivers
v0x55a1f1ff7320_0 .net "ca", 0 0, L_0x55a1f3bbf220;  1 drivers
v0x55a1f1ff73c0_0 .net "cin", 0 0, L_0x55a1f3bbf6b0;  1 drivers
v0x55a1f1fffe60_0 .net "sum", 0 0, L_0x55a1f3bbef00;  1 drivers
S_0x55a1f1ffca80 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2049050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1fe37a0_0 .net "a", 3 0, L_0x55a1f3bc2490;  1 drivers
v0x55a1f1fe38a0_0 .net "b", 3 0, L_0x55a1f3bc25c0;  1 drivers
v0x55a1f1fe33c0_0 .net "ca", 3 0, L_0x55a1f3bc2320;  1 drivers
v0x55a1f1fe3480_0 .net "cin", 3 0, L_0x55a1f3bc26f0;  1 drivers
v0x55a1f1fda8f0_0 .net "sum", 3 0, L_0x55a1f3bc2280;  1 drivers
L_0x55a1f3bc0240 .part L_0x55a1f3bc2490, 0, 1;
L_0x55a1f3bc0370 .part L_0x55a1f3bc25c0, 0, 1;
L_0x55a1f3bc04a0 .part L_0x55a1f3bc26f0, 0, 1;
L_0x55a1f3bc0ab0 .part L_0x55a1f3bc2490, 1, 1;
L_0x55a1f3bc0be0 .part L_0x55a1f3bc25c0, 1, 1;
L_0x55a1f3bc0d10 .part L_0x55a1f3bc26f0, 1, 1;
L_0x55a1f3bc1450 .part L_0x55a1f3bc2490, 2, 1;
L_0x55a1f3bc1580 .part L_0x55a1f3bc25c0, 2, 1;
L_0x55a1f3bc1700 .part L_0x55a1f3bc26f0, 2, 1;
L_0x55a1f3bc1cd0 .part L_0x55a1f3bc2490, 3, 1;
L_0x55a1f3bc1e90 .part L_0x55a1f3bc25c0, 3, 1;
L_0x55a1f3bc2050 .part L_0x55a1f3bc26f0, 3, 1;
L_0x55a1f3bc2280 .concat8 [ 1 1 1 1], L_0x55a1f3bbfd20, L_0x55a1f3bc0640, L_0x55a1f3bc0ef0, L_0x55a1f3bc18a0;
L_0x55a1f3bc2320 .concat8 [ 1 1 1 1], L_0x55a1f3bc0130, L_0x55a1f3bc09a0, L_0x55a1f3bc1340, L_0x55a1f3bc1bc0;
S_0x55a1f1ff9b30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1ffca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bbf870 .functor XOR 1, L_0x55a1f3bc0240, L_0x55a1f3bc0370, C4<0>, C4<0>;
L_0x55a1f3bbfd20 .functor XOR 1, L_0x55a1f3bbf870, L_0x55a1f3bc04a0, C4<0>, C4<0>;
L_0x55a1f3bbfde0 .functor AND 1, L_0x55a1f3bc0240, L_0x55a1f3bc0370, C4<1>, C4<1>;
L_0x55a1f3bbfef0 .functor AND 1, L_0x55a1f3bc0240, L_0x55a1f3bc04a0, C4<1>, C4<1>;
L_0x55a1f3bbffb0 .functor OR 1, L_0x55a1f3bbfde0, L_0x55a1f3bbfef0, C4<0>, C4<0>;
L_0x55a1f3bc00c0 .functor AND 1, L_0x55a1f3bc04a0, L_0x55a1f3bc0370, C4<1>, C4<1>;
L_0x55a1f3bc0130 .functor OR 1, L_0x55a1f3bbffb0, L_0x55a1f3bc00c0, C4<0>, C4<0>;
v0x55a1f1ff6b70_0 .net *"_s0", 0 0, L_0x55a1f3bbf870;  1 drivers
v0x55a1f1ffdeb0_0 .net *"_s10", 0 0, L_0x55a1f3bc00c0;  1 drivers
v0x55a1f1ffdf90_0 .net *"_s4", 0 0, L_0x55a1f3bbfde0;  1 drivers
v0x55a1f1fff2e0_0 .net *"_s6", 0 0, L_0x55a1f3bbfef0;  1 drivers
v0x55a1f1fff3c0_0 .net *"_s8", 0 0, L_0x55a1f3bbffb0;  1 drivers
v0x55a1f1ffaf60_0 .net "a", 0 0, L_0x55a1f3bc0240;  1 drivers
v0x55a1f1ffb000_0 .net "b", 0 0, L_0x55a1f3bc0370;  1 drivers
v0x55a1f1ffc390_0 .net "ca", 0 0, L_0x55a1f3bc0130;  1 drivers
v0x55a1f1ffc450_0 .net "cin", 0 0, L_0x55a1f3bc04a0;  1 drivers
v0x55a1f1ff80c0_0 .net "sum", 0 0, L_0x55a1f3bbfd20;  1 drivers
S_0x55a1f1ff9460 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1ffca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc05d0 .functor XOR 1, L_0x55a1f3bc0ab0, L_0x55a1f3bc0be0, C4<0>, C4<0>;
L_0x55a1f3bc0640 .functor XOR 1, L_0x55a1f3bc05d0, L_0x55a1f3bc0d10, C4<0>, C4<0>;
L_0x55a1f3bc06b0 .functor AND 1, L_0x55a1f3bc0ab0, L_0x55a1f3bc0be0, C4<1>, C4<1>;
L_0x55a1f3bc0720 .functor AND 1, L_0x55a1f3bc0ab0, L_0x55a1f3bc0d10, C4<1>, C4<1>;
L_0x55a1f3bc07e0 .functor OR 1, L_0x55a1f3bc06b0, L_0x55a1f3bc0720, C4<0>, C4<0>;
L_0x55a1f3bc08f0 .functor AND 1, L_0x55a1f3bc0d10, L_0x55a1f3bc0be0, C4<1>, C4<1>;
L_0x55a1f3bc09a0 .functor OR 1, L_0x55a1f3bc07e0, L_0x55a1f3bc08f0, C4<0>, C4<0>;
v0x55a1f1ff5070_0 .net *"_s0", 0 0, L_0x55a1f3bc05d0;  1 drivers
v0x55a1f1ff6400_0 .net *"_s10", 0 0, L_0x55a1f3bc08f0;  1 drivers
v0x55a1f1ff64c0_0 .net *"_s4", 0 0, L_0x55a1f3bc06b0;  1 drivers
v0x55a1f1fe4b00_0 .net *"_s6", 0 0, L_0x55a1f3bc0720;  1 drivers
v0x55a1f1fe4be0_0 .net *"_s8", 0 0, L_0x55a1f3bc07e0;  1 drivers
v0x55a1f1fd8220_0 .net "a", 0 0, L_0x55a1f3bc0ab0;  1 drivers
v0x55a1f1fe7660_0 .net "b", 0 0, L_0x55a1f3bc0be0;  1 drivers
v0x55a1f1fe7720_0 .net "ca", 0 0, L_0x55a1f3bc09a0;  1 drivers
v0x55a1f1ff00f0_0 .net "cin", 0 0, L_0x55a1f3bc0d10;  1 drivers
v0x55a1f1fefd10_0 .net "sum", 0 0, L_0x55a1f3bc0640;  1 drivers
S_0x55a1f1fe7240 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1ffca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc0e80 .functor XOR 1, L_0x55a1f3bc1450, L_0x55a1f3bc1580, C4<0>, C4<0>;
L_0x55a1f3bc0ef0 .functor XOR 1, L_0x55a1f3bc0e80, L_0x55a1f3bc1700, C4<0>, C4<0>;
L_0x55a1f3bc0fb0 .functor AND 1, L_0x55a1f3bc1450, L_0x55a1f3bc1580, C4<1>, C4<1>;
L_0x55a1f3bc10c0 .functor AND 1, L_0x55a1f3bc1450, L_0x55a1f3bc1700, C4<1>, C4<1>;
L_0x55a1f3bc1180 .functor OR 1, L_0x55a1f3bc0fb0, L_0x55a1f3bc10c0, C4<0>, C4<0>;
L_0x55a1f3bc1290 .functor AND 1, L_0x55a1f3bc1700, L_0x55a1f3bc1580, C4<1>, C4<1>;
L_0x55a1f3bc1340 .functor OR 1, L_0x55a1f3bc1180, L_0x55a1f3bc1290, C4<0>, C4<0>;
v0x55a1f1fed220_0 .net *"_s0", 0 0, L_0x55a1f3bc0e80;  1 drivers
v0x55a1f1fecdc0_0 .net *"_s10", 0 0, L_0x55a1f3bc1290;  1 drivers
v0x55a1f1fecea0_0 .net *"_s4", 0 0, L_0x55a1f3bc0fb0;  1 drivers
v0x55a1f1fea250_0 .net *"_s6", 0 0, L_0x55a1f3bc10c0;  1 drivers
v0x55a1f1fea330_0 .net *"_s8", 0 0, L_0x55a1f3bc1180;  1 drivers
v0x55a1f1fe9e70_0 .net "a", 0 0, L_0x55a1f3bc1450;  1 drivers
v0x55a1f1fe9f30_0 .net "b", 0 0, L_0x55a1f3bc1580;  1 drivers
v0x55a1f1fe6ec0_0 .net "ca", 0 0, L_0x55a1f3bc1340;  1 drivers
v0x55a1f1fe6f60_0 .net "cin", 0 0, L_0x55a1f3bc1700;  1 drivers
v0x55a1f1fee2a0_0 .net "sum", 0 0, L_0x55a1f3bc0ef0;  1 drivers
S_0x55a1f1fef620 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1ffca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc1830 .functor XOR 1, L_0x55a1f3bc1cd0, L_0x55a1f3bc1e90, C4<0>, C4<0>;
L_0x55a1f3bc18a0 .functor XOR 1, L_0x55a1f3bc1830, L_0x55a1f3bc2050, C4<0>, C4<0>;
L_0x55a1f3bc1910 .functor AND 1, L_0x55a1f3bc1cd0, L_0x55a1f3bc1e90, C4<1>, C4<1>;
L_0x55a1f3bc1980 .functor AND 1, L_0x55a1f3bc1cd0, L_0x55a1f3bc2050, C4<1>, C4<1>;
L_0x55a1f3bc1a40 .functor OR 1, L_0x55a1f3bc1910, L_0x55a1f3bc1980, C4<0>, C4<0>;
L_0x55a1f3bc1b50 .functor AND 1, L_0x55a1f3bc2050, L_0x55a1f3bc1e90, C4<1>, C4<1>;
L_0x55a1f3bc1bc0 .functor OR 1, L_0x55a1f3bc1a40, L_0x55a1f3bc1b50, C4<0>, C4<0>;
v0x55a1f1feb320_0 .net *"_s0", 0 0, L_0x55a1f3bc1830;  1 drivers
v0x55a1f1fec6d0_0 .net *"_s10", 0 0, L_0x55a1f3bc1b50;  1 drivers
v0x55a1f1fec7b0_0 .net *"_s4", 0 0, L_0x55a1f3bc1910;  1 drivers
v0x55a1f1fe8350_0 .net *"_s6", 0 0, L_0x55a1f3bc1980;  1 drivers
v0x55a1f1fe8430_0 .net *"_s8", 0 0, L_0x55a1f3bc1a40;  1 drivers
v0x55a1f1fe97f0_0 .net "a", 0 0, L_0x55a1f3bc1cd0;  1 drivers
v0x55a1f1fe5440_0 .net "b", 0 0, L_0x55a1f3bc1e90;  1 drivers
v0x55a1f1fe5500_0 .net "ca", 0 0, L_0x55a1f3bc1bc0;  1 drivers
v0x55a1f1fe67d0_0 .net "cin", 0 0, L_0x55a1f3bc2050;  1 drivers
v0x55a1f1fdad10_0 .net "sum", 0 0, L_0x55a1f3bc18a0;  1 drivers
S_0x55a1f1fe2cd0 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f20b3600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f1ef9f60_0 .net "a", 31 0, L_0x55a1f3bd9070;  1 drivers
v0x55a1f1efa060_0 .net "b", 31 0, L_0x55a1f3bd9160;  1 drivers
v0x55a1f1ef9c60_0 .net "ca", 31 0, L_0x55a1f3bd8ee0;  1 drivers
v0x55a1f1ef9d20_0 .net "cin", 31 0, L_0x55a1f3bd9250;  1 drivers
v0x55a1f1ef8ac0_0 .net "sum", 31 0, L_0x55a1f3bd8da0;  1 drivers
L_0x55a1f3bcde80 .part L_0x55a1f3bd9070, 0, 16;
L_0x55a1f3bcdf20 .part L_0x55a1f3bd9160, 0, 16;
L_0x55a1f3bcdfc0 .part L_0x55a1f3bd9250, 0, 16;
L_0x55a1f3bd8a90 .part L_0x55a1f3bd9070, 16, 16;
L_0x55a1f3bd8b80 .part L_0x55a1f3bd9160, 16, 16;
L_0x55a1f3bd8c70 .part L_0x55a1f3bd9250, 16, 16;
L_0x55a1f3bd8da0 .concat8 [ 16 16 0 0], L_0x55a1f3bcdb80, L_0x55a1f3bd8790;
L_0x55a1f3bd8ee0 .concat8 [ 16 16 0 0], L_0x55a1f3bcdc20, L_0x55a1f3bd8830;
S_0x55a1f1fdfd80 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f1fe2cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f1f7ba50_0 .net "a", 15 0, L_0x55a1f3bcde80;  1 drivers
v0x55a1f1f7bb30_0 .net "b", 15 0, L_0x55a1f3bcdf20;  1 drivers
v0x55a1f1f776d0_0 .net "ca", 15 0, L_0x55a1f3bcdc20;  1 drivers
v0x55a1f1f77770_0 .net "cin", 15 0, L_0x55a1f3bcdfc0;  1 drivers
v0x55a1f1f78b00_0 .net "sum", 15 0, L_0x55a1f3bcdb80;  1 drivers
L_0x55a1f3bc5a50 .part L_0x55a1f3bcde80, 0, 4;
L_0x55a1f3bc5af0 .part L_0x55a1f3bcdf20, 0, 4;
L_0x55a1f3bc5b90 .part L_0x55a1f3bcdfc0, 0, 4;
L_0x55a1f3bc83e0 .part L_0x55a1f3bcde80, 4, 4;
L_0x55a1f3bc84d0 .part L_0x55a1f3bcdf20, 4, 4;
L_0x55a1f3bc85c0 .part L_0x55a1f3bcdfc0, 4, 4;
L_0x55a1f3bcaea0 .part L_0x55a1f3bcde80, 8, 4;
L_0x55a1f3bcaf40 .part L_0x55a1f3bcdf20, 8, 4;
L_0x55a1f3bcb030 .part L_0x55a1f3bcdfc0, 8, 4;
L_0x55a1f3bcd780 .part L_0x55a1f3bcde80, 12, 4;
L_0x55a1f3bcd8b0 .part L_0x55a1f3bcdf20, 12, 4;
L_0x55a1f3bcd9e0 .part L_0x55a1f3bcdfc0, 12, 4;
L_0x55a1f3bcdb80 .concat8 [ 4 4 4 4], L_0x55a1f3bc5840, L_0x55a1f3bc81d0, L_0x55a1f3bcac40, L_0x55a1f3bcd570;
L_0x55a1f3bcdc20 .concat8 [ 4 4 4 4], L_0x55a1f3bc58e0, L_0x55a1f3bc8270, L_0x55a1f3bcace0, L_0x55a1f3bcd610;
S_0x55a1f1fdba00 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f1fdfd80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1fc55c0_0 .net "a", 3 0, L_0x55a1f3bc5a50;  1 drivers
v0x55a1f1fc56c0_0 .net "b", 3 0, L_0x55a1f3bc5af0;  1 drivers
v0x55a1f1fc69f0_0 .net "ca", 3 0, L_0x55a1f3bc58e0;  1 drivers
v0x55a1f1fc6ab0_0 .net "cin", 3 0, L_0x55a1f3bc5b90;  1 drivers
v0x55a1f1fc2670_0 .net "sum", 3 0, L_0x55a1f3bc5840;  1 drivers
L_0x55a1f3bc3800 .part L_0x55a1f3bc5a50, 0, 1;
L_0x55a1f3bc3930 .part L_0x55a1f3bc5af0, 0, 1;
L_0x55a1f3bc3a60 .part L_0x55a1f3bc5b90, 0, 1;
L_0x55a1f3bc4070 .part L_0x55a1f3bc5a50, 1, 1;
L_0x55a1f3bc41a0 .part L_0x55a1f3bc5af0, 1, 1;
L_0x55a1f3bc42d0 .part L_0x55a1f3bc5b90, 1, 1;
L_0x55a1f3bc4a10 .part L_0x55a1f3bc5a50, 2, 1;
L_0x55a1f3bc4b40 .part L_0x55a1f3bc5af0, 2, 1;
L_0x55a1f3bc4cc0 .part L_0x55a1f3bc5b90, 2, 1;
L_0x55a1f3bc5290 .part L_0x55a1f3bc5a50, 3, 1;
L_0x55a1f3bc5450 .part L_0x55a1f3bc5af0, 3, 1;
L_0x55a1f3bc5610 .part L_0x55a1f3bc5b90, 3, 1;
L_0x55a1f3bc5840 .concat8 [ 1 1 1 1], L_0x55a1f3bc2210, L_0x55a1f3bc3c00, L_0x55a1f3bc44b0, L_0x55a1f3bc4e60;
L_0x55a1f3bc58e0 .concat8 [ 1 1 1 1], L_0x55a1f3bc36f0, L_0x55a1f3bc3f60, L_0x55a1f3bc4900, L_0x55a1f3bc5180;
S_0x55a1f1fd8af0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1fdba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc2820 .functor XOR 1, L_0x55a1f3bc3800, L_0x55a1f3bc3930, C4<0>, C4<0>;
L_0x55a1f3bc2210 .functor XOR 1, L_0x55a1f3bc2820, L_0x55a1f3bc3a60, C4<0>, C4<0>;
L_0x55a1f3bc33a0 .functor AND 1, L_0x55a1f3bc3800, L_0x55a1f3bc3930, C4<1>, C4<1>;
L_0x55a1f3bc34b0 .functor AND 1, L_0x55a1f3bc3800, L_0x55a1f3bc3a60, C4<1>, C4<1>;
L_0x55a1f3bc3570 .functor OR 1, L_0x55a1f3bc33a0, L_0x55a1f3bc34b0, C4<0>, C4<0>;
L_0x55a1f3bc3680 .functor AND 1, L_0x55a1f3bc3a60, L_0x55a1f3bc3930, C4<1>, C4<1>;
L_0x55a1f3bc36f0 .functor OR 1, L_0x55a1f3bc3570, L_0x55a1f3bc3680, C4<0>, C4<0>;
v0x55a1f1fd9f00_0 .net *"_s0", 0 0, L_0x55a1f3bc2820;  1 drivers
v0x55a1f1fce3c0_0 .net *"_s10", 0 0, L_0x55a1f3bc3680;  1 drivers
v0x55a1f1fce4a0_0 .net *"_s4", 0 0, L_0x55a1f3bc33a0;  1 drivers
v0x55a1f1fd6e50_0 .net *"_s6", 0 0, L_0x55a1f3bc34b0;  1 drivers
v0x55a1f1fd6f30_0 .net *"_s8", 0 0, L_0x55a1f3bc3570;  1 drivers
v0x55a1f1fd6ae0_0 .net "a", 0 0, L_0x55a1f3bc3800;  1 drivers
v0x55a1f1fcdfa0_0 .net "b", 0 0, L_0x55a1f3bc3930;  1 drivers
v0x55a1f1fce060_0 .net "ca", 0 0, L_0x55a1f3bc36f0;  1 drivers
v0x55a1f1fd3f00_0 .net "cin", 0 0, L_0x55a1f3bc3a60;  1 drivers
v0x55a1f1fd3b20_0 .net "sum", 0 0, L_0x55a1f3bc2210;  1 drivers
S_0x55a1f1fd0fb0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1fdba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc3b90 .functor XOR 1, L_0x55a1f3bc4070, L_0x55a1f3bc41a0, C4<0>, C4<0>;
L_0x55a1f3bc3c00 .functor XOR 1, L_0x55a1f3bc3b90, L_0x55a1f3bc42d0, C4<0>, C4<0>;
L_0x55a1f3bc3c70 .functor AND 1, L_0x55a1f3bc4070, L_0x55a1f3bc41a0, C4<1>, C4<1>;
L_0x55a1f3bc3ce0 .functor AND 1, L_0x55a1f3bc4070, L_0x55a1f3bc42d0, C4<1>, C4<1>;
L_0x55a1f3bc3da0 .functor OR 1, L_0x55a1f3bc3c70, L_0x55a1f3bc3ce0, C4<0>, C4<0>;
L_0x55a1f3bc3eb0 .functor AND 1, L_0x55a1f3bc42d0, L_0x55a1f3bc41a0, C4<1>, C4<1>;
L_0x55a1f3bc3f60 .functor OR 1, L_0x55a1f3bc3da0, L_0x55a1f3bc3eb0, C4<0>, C4<0>;
v0x55a1f1fd0c50_0 .net *"_s0", 0 0, L_0x55a1f3bc3b90;  1 drivers
v0x55a1f1fcdc20_0 .net *"_s10", 0 0, L_0x55a1f3bc3eb0;  1 drivers
v0x55a1f1fcdd00_0 .net *"_s4", 0 0, L_0x55a1f3bc3c70;  1 drivers
v0x55a1f1fd4f50_0 .net *"_s6", 0 0, L_0x55a1f3bc3ce0;  1 drivers
v0x55a1f1fd5030_0 .net *"_s8", 0 0, L_0x55a1f3bc3da0;  1 drivers
v0x55a1f1fd6380_0 .net "a", 0 0, L_0x55a1f3bc4070;  1 drivers
v0x55a1f1fd6420_0 .net "b", 0 0, L_0x55a1f3bc41a0;  1 drivers
v0x55a1f1fd2000_0 .net "ca", 0 0, L_0x55a1f3bc3f60;  1 drivers
v0x55a1f1fd20c0_0 .net "cin", 0 0, L_0x55a1f3bc42d0;  1 drivers
v0x55a1f1fd34e0_0 .net "sum", 0 0, L_0x55a1f3bc3c00;  1 drivers
S_0x55a1f1fcf0b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1fdba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc4440 .functor XOR 1, L_0x55a1f3bc4a10, L_0x55a1f3bc4b40, C4<0>, C4<0>;
L_0x55a1f3bc44b0 .functor XOR 1, L_0x55a1f3bc4440, L_0x55a1f3bc4cc0, C4<0>, C4<0>;
L_0x55a1f3bc4570 .functor AND 1, L_0x55a1f3bc4a10, L_0x55a1f3bc4b40, C4<1>, C4<1>;
L_0x55a1f3bc4680 .functor AND 1, L_0x55a1f3bc4a10, L_0x55a1f3bc4cc0, C4<1>, C4<1>;
L_0x55a1f3bc4740 .functor OR 1, L_0x55a1f3bc4570, L_0x55a1f3bc4680, C4<0>, C4<0>;
L_0x55a1f3bc4850 .functor AND 1, L_0x55a1f3bc4cc0, L_0x55a1f3bc4b40, C4<1>, C4<1>;
L_0x55a1f3bc4900 .functor OR 1, L_0x55a1f3bc4740, L_0x55a1f3bc4850, C4<0>, C4<0>;
v0x55a1f1fd0560_0 .net *"_s0", 0 0, L_0x55a1f3bc4440;  1 drivers
v0x55a1f1fcc1a0_0 .net *"_s10", 0 0, L_0x55a1f3bc4850;  1 drivers
v0x55a1f1fcc280_0 .net *"_s4", 0 0, L_0x55a1f3bc4570;  1 drivers
v0x55a1f1fcd530_0 .net *"_s6", 0 0, L_0x55a1f3bc4680;  1 drivers
v0x55a1f1fcd610_0 .net *"_s8", 0 0, L_0x55a1f3bc4740;  1 drivers
v0x55a1f1fc1980_0 .net "a", 0 0, L_0x55a1f3bc4a10;  1 drivers
v0x55a1f1fc1a40_0 .net "b", 0 0, L_0x55a1f3bc4b40;  1 drivers
v0x55a1f1fca410_0 .net "ca", 0 0, L_0x55a1f3bc4900;  1 drivers
v0x55a1f1fca4b0_0 .net "cin", 0 0, L_0x55a1f3bc4cc0;  1 drivers
v0x55a1f1fca0e0_0 .net "sum", 0 0, L_0x55a1f3bc44b0;  1 drivers
S_0x55a1f1fc74c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1fdba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc4df0 .functor XOR 1, L_0x55a1f3bc5290, L_0x55a1f3bc5450, C4<0>, C4<0>;
L_0x55a1f3bc4e60 .functor XOR 1, L_0x55a1f3bc4df0, L_0x55a1f3bc5610, C4<0>, C4<0>;
L_0x55a1f3bc4ed0 .functor AND 1, L_0x55a1f3bc5290, L_0x55a1f3bc5450, C4<1>, C4<1>;
L_0x55a1f3bc4f40 .functor AND 1, L_0x55a1f3bc5290, L_0x55a1f3bc5610, C4<1>, C4<1>;
L_0x55a1f3bc5000 .functor OR 1, L_0x55a1f3bc4ed0, L_0x55a1f3bc4f40, C4<0>, C4<0>;
L_0x55a1f3bc5110 .functor AND 1, L_0x55a1f3bc5610, L_0x55a1f3bc5450, C4<1>, C4<1>;
L_0x55a1f3bc5180 .functor OR 1, L_0x55a1f3bc5000, L_0x55a1f3bc5110, C4<0>, C4<0>;
v0x55a1f1fc1620_0 .net *"_s0", 0 0, L_0x55a1f3bc4df0;  1 drivers
v0x55a1f1fc70e0_0 .net *"_s10", 0 0, L_0x55a1f3bc5110;  1 drivers
v0x55a1f1fc71c0_0 .net *"_s4", 0 0, L_0x55a1f3bc4ed0;  1 drivers
v0x55a1f1fc45a0_0 .net *"_s6", 0 0, L_0x55a1f3bc4f40;  1 drivers
v0x55a1f1fc4190_0 .net *"_s8", 0 0, L_0x55a1f3bc5000;  1 drivers
v0x55a1f1fc11e0_0 .net "a", 0 0, L_0x55a1f3bc5290;  1 drivers
v0x55a1f1fc12a0_0 .net "b", 0 0, L_0x55a1f3bc5450;  1 drivers
v0x55a1f1fc8510_0 .net "ca", 0 0, L_0x55a1f3bc5180;  1 drivers
v0x55a1f1fc85b0_0 .net "cin", 0 0, L_0x55a1f3bc5610;  1 drivers
v0x55a1f1fc9940_0 .net "sum", 0 0, L_0x55a1f3bc4e60;  1 drivers
S_0x55a1f1fc3aa0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f1fdfd80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1fa7330_0 .net "a", 3 0, L_0x55a1f3bc83e0;  1 drivers
v0x55a1f1fa7430_0 .net "b", 3 0, L_0x55a1f3bc84d0;  1 drivers
v0x55a1f1fae660_0 .net "ca", 3 0, L_0x55a1f3bc8270;  1 drivers
v0x55a1f1fae720_0 .net "cin", 3 0, L_0x55a1f3bc85c0;  1 drivers
v0x55a1f1fafa90_0 .net "sum", 3 0, L_0x55a1f3bc81d0;  1 drivers
L_0x55a1f3bc6190 .part L_0x55a1f3bc83e0, 0, 1;
L_0x55a1f3bc62c0 .part L_0x55a1f3bc84d0, 0, 1;
L_0x55a1f3bc63f0 .part L_0x55a1f3bc85c0, 0, 1;
L_0x55a1f3bc6a00 .part L_0x55a1f3bc83e0, 1, 1;
L_0x55a1f3bc6b30 .part L_0x55a1f3bc84d0, 1, 1;
L_0x55a1f3bc6c60 .part L_0x55a1f3bc85c0, 1, 1;
L_0x55a1f3bc73a0 .part L_0x55a1f3bc83e0, 2, 1;
L_0x55a1f3bc74d0 .part L_0x55a1f3bc84d0, 2, 1;
L_0x55a1f3bc7650 .part L_0x55a1f3bc85c0, 2, 1;
L_0x55a1f3bc7c20 .part L_0x55a1f3bc83e0, 3, 1;
L_0x55a1f3bc7de0 .part L_0x55a1f3bc84d0, 3, 1;
L_0x55a1f3bc7fa0 .part L_0x55a1f3bc85c0, 3, 1;
L_0x55a1f3bc81d0 .concat8 [ 1 1 1 1], L_0x55a1f3bc5c30, L_0x55a1f3bc6590, L_0x55a1f3bc6e40, L_0x55a1f3bc77f0;
L_0x55a1f3bc8270 .concat8 [ 1 1 1 1], L_0x55a1f3bc6080, L_0x55a1f3bc68f0, L_0x55a1f3bc7290, L_0x55a1f3bc7b10;
S_0x55a1f1fc0af0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1fc3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc57d0 .functor XOR 1, L_0x55a1f3bc6190, L_0x55a1f3bc62c0, C4<0>, C4<0>;
L_0x55a1f3bc5c30 .functor XOR 1, L_0x55a1f3bc57d0, L_0x55a1f3bc63f0, C4<0>, C4<0>;
L_0x55a1f3bc5cf0 .functor AND 1, L_0x55a1f3bc6190, L_0x55a1f3bc62c0, C4<1>, C4<1>;
L_0x55a1f3bc5e00 .functor AND 1, L_0x55a1f3bc6190, L_0x55a1f3bc63f0, C4<1>, C4<1>;
L_0x55a1f3bc5ec0 .functor OR 1, L_0x55a1f3bc5cf0, L_0x55a1f3bc5e00, C4<0>, C4<0>;
L_0x55a1f3bc5fd0 .functor AND 1, L_0x55a1f3bc63f0, L_0x55a1f3bc62c0, C4<1>, C4<1>;
L_0x55a1f3bc6080 .functor OR 1, L_0x55a1f3bc5ec0, L_0x55a1f3bc5fd0, C4<0>, C4<0>;
v0x55a1f1fbe1f0_0 .net *"_s0", 0 0, L_0x55a1f3bc57d0;  1 drivers
v0x55a1f1fbe290_0 .net *"_s10", 0 0, L_0x55a1f3bc5fd0;  1 drivers
v0x55a1f1fb18a0_0 .net *"_s4", 0 0, L_0x55a1f3bc5cf0;  1 drivers
v0x55a1f1fb1990_0 .net *"_s6", 0 0, L_0x55a1f3bc5e00;  1 drivers
v0x55a1f1fa4f50_0 .net *"_s8", 0 0, L_0x55a1f3bc5ec0;  1 drivers
v0x55a1f1fb4420_0 .net "a", 0 0, L_0x55a1f3bc6190;  1 drivers
v0x55a1f1fb44e0_0 .net "b", 0 0, L_0x55a1f3bc62c0;  1 drivers
v0x55a1f1fbceb0_0 .net "ca", 0 0, L_0x55a1f3bc6080;  1 drivers
v0x55a1f1fbcf50_0 .net "cin", 0 0, L_0x55a1f3bc63f0;  1 drivers
v0x55a1f1fbcb80_0 .net "sum", 0 0, L_0x55a1f3bc5c30;  1 drivers
S_0x55a1f1fb4000 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1fc3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc6520 .functor XOR 1, L_0x55a1f3bc6a00, L_0x55a1f3bc6b30, C4<0>, C4<0>;
L_0x55a1f3bc6590 .functor XOR 1, L_0x55a1f3bc6520, L_0x55a1f3bc6c60, C4<0>, C4<0>;
L_0x55a1f3bc6600 .functor AND 1, L_0x55a1f3bc6a00, L_0x55a1f3bc6b30, C4<1>, C4<1>;
L_0x55a1f3bc6670 .functor AND 1, L_0x55a1f3bc6a00, L_0x55a1f3bc6c60, C4<1>, C4<1>;
L_0x55a1f3bc6730 .functor OR 1, L_0x55a1f3bc6600, L_0x55a1f3bc6670, C4<0>, C4<0>;
L_0x55a1f3bc6840 .functor AND 1, L_0x55a1f3bc6c60, L_0x55a1f3bc6b30, C4<1>, C4<1>;
L_0x55a1f3bc68f0 .functor OR 1, L_0x55a1f3bc6730, L_0x55a1f3bc6840, C4<0>, C4<0>;
v0x55a1f1fb9fe0_0 .net *"_s0", 0 0, L_0x55a1f3bc6520;  1 drivers
v0x55a1f1fb9b80_0 .net *"_s10", 0 0, L_0x55a1f3bc6840;  1 drivers
v0x55a1f1fb9c60_0 .net *"_s4", 0 0, L_0x55a1f3bc6600;  1 drivers
v0x55a1f1fb7010_0 .net *"_s6", 0 0, L_0x55a1f3bc6670;  1 drivers
v0x55a1f1fb70f0_0 .net *"_s8", 0 0, L_0x55a1f3bc6730;  1 drivers
v0x55a1f1fb6c30_0 .net "a", 0 0, L_0x55a1f3bc6a00;  1 drivers
v0x55a1f1fb6cf0_0 .net "b", 0 0, L_0x55a1f3bc6b30;  1 drivers
v0x55a1f1fb3c80_0 .net "ca", 0 0, L_0x55a1f3bc68f0;  1 drivers
v0x55a1f1fb3d40_0 .net "cin", 0 0, L_0x55a1f3bc6c60;  1 drivers
v0x55a1f1fbb060_0 .net "sum", 0 0, L_0x55a1f3bc6590;  1 drivers
S_0x55a1f1fbc3e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1fc3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc6dd0 .functor XOR 1, L_0x55a1f3bc73a0, L_0x55a1f3bc74d0, C4<0>, C4<0>;
L_0x55a1f3bc6e40 .functor XOR 1, L_0x55a1f3bc6dd0, L_0x55a1f3bc7650, C4<0>, C4<0>;
L_0x55a1f3bc6f00 .functor AND 1, L_0x55a1f3bc73a0, L_0x55a1f3bc74d0, C4<1>, C4<1>;
L_0x55a1f3bc7010 .functor AND 1, L_0x55a1f3bc73a0, L_0x55a1f3bc7650, C4<1>, C4<1>;
L_0x55a1f3bc70d0 .functor OR 1, L_0x55a1f3bc6f00, L_0x55a1f3bc7010, C4<0>, C4<0>;
L_0x55a1f3bc71e0 .functor AND 1, L_0x55a1f3bc7650, L_0x55a1f3bc74d0, C4<1>, C4<1>;
L_0x55a1f3bc7290 .functor OR 1, L_0x55a1f3bc70d0, L_0x55a1f3bc71e0, C4<0>, C4<0>;
v0x55a1f1fb8110_0 .net *"_s0", 0 0, L_0x55a1f3bc6dd0;  1 drivers
v0x55a1f1fb9490_0 .net *"_s10", 0 0, L_0x55a1f3bc71e0;  1 drivers
v0x55a1f1fb9570_0 .net *"_s4", 0 0, L_0x55a1f3bc6f00;  1 drivers
v0x55a1f1fb5110_0 .net *"_s6", 0 0, L_0x55a1f3bc7010;  1 drivers
v0x55a1f1fb51f0_0 .net *"_s8", 0 0, L_0x55a1f3bc70d0;  1 drivers
v0x55a1f1fb65b0_0 .net "a", 0 0, L_0x55a1f3bc73a0;  1 drivers
v0x55a1f1fb2200_0 .net "b", 0 0, L_0x55a1f3bc74d0;  1 drivers
v0x55a1f1fb22c0_0 .net "ca", 0 0, L_0x55a1f3bc7290;  1 drivers
v0x55a1f1fb3590_0 .net "cin", 0 0, L_0x55a1f3bc7650;  1 drivers
v0x55a1f1fa7ad0_0 .net "sum", 0 0, L_0x55a1f3bc6e40;  1 drivers
S_0x55a1f1fb0560 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1fc3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc7780 .functor XOR 1, L_0x55a1f3bc7c20, L_0x55a1f3bc7de0, C4<0>, C4<0>;
L_0x55a1f3bc77f0 .functor XOR 1, L_0x55a1f3bc7780, L_0x55a1f3bc7fa0, C4<0>, C4<0>;
L_0x55a1f3bc7860 .functor AND 1, L_0x55a1f3bc7c20, L_0x55a1f3bc7de0, C4<1>, C4<1>;
L_0x55a1f3bc78d0 .functor AND 1, L_0x55a1f3bc7c20, L_0x55a1f3bc7fa0, C4<1>, C4<1>;
L_0x55a1f3bc7990 .functor OR 1, L_0x55a1f3bc7860, L_0x55a1f3bc78d0, C4<0>, C4<0>;
L_0x55a1f3bc7aa0 .functor AND 1, L_0x55a1f3bc7fa0, L_0x55a1f3bc7de0, C4<1>, C4<1>;
L_0x55a1f3bc7b10 .functor OR 1, L_0x55a1f3bc7990, L_0x55a1f3bc7aa0, C4<0>, C4<0>;
v0x55a1f1fb0200_0 .net *"_s0", 0 0, L_0x55a1f3bc7780;  1 drivers
v0x55a1f1fa76b0_0 .net *"_s10", 0 0, L_0x55a1f3bc7aa0;  1 drivers
v0x55a1f1fa7790_0 .net *"_s4", 0 0, L_0x55a1f3bc7860;  1 drivers
v0x55a1f1fad610_0 .net *"_s6", 0 0, L_0x55a1f3bc78d0;  1 drivers
v0x55a1f1fad6f0_0 .net *"_s8", 0 0, L_0x55a1f3bc7990;  1 drivers
v0x55a1f1fad230_0 .net "a", 0 0, L_0x55a1f3bc7c20;  1 drivers
v0x55a1f1fad2f0_0 .net "b", 0 0, L_0x55a1f3bc7de0;  1 drivers
v0x55a1f1faa6c0_0 .net "ca", 0 0, L_0x55a1f3bc7b10;  1 drivers
v0x55a1f1faa760_0 .net "cin", 0 0, L_0x55a1f3bc7fa0;  1 drivers
v0x55a1f1faa390_0 .net "sum", 0 0, L_0x55a1f3bc77f0;  1 drivers
S_0x55a1f1fab710 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f1fdfd80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f952d0_0 .net "a", 3 0, L_0x55a1f3bcaea0;  1 drivers
v0x55a1f1f953b0_0 .net "b", 3 0, L_0x55a1f3bcaf40;  1 drivers
v0x55a1f1f96720_0 .net "ca", 3 0, L_0x55a1f3bcace0;  1 drivers
v0x55a1f1f967e0_0 .net "cin", 3 0, L_0x55a1f3bcb030;  1 drivers
v0x55a1f1f923a0_0 .net "sum", 3 0, L_0x55a1f3bcac40;  1 drivers
L_0x55a1f3bc8c50 .part L_0x55a1f3bcaea0, 0, 1;
L_0x55a1f3bc8d80 .part L_0x55a1f3bcaf40, 0, 1;
L_0x55a1f3bc8eb0 .part L_0x55a1f3bcb030, 0, 1;
L_0x55a1f3bc94c0 .part L_0x55a1f3bcaea0, 1, 1;
L_0x55a1f3bc95f0 .part L_0x55a1f3bcaf40, 1, 1;
L_0x55a1f3bc9720 .part L_0x55a1f3bcb030, 1, 1;
L_0x55a1f3bc9e60 .part L_0x55a1f3bcaea0, 2, 1;
L_0x55a1f3bc9f90 .part L_0x55a1f3bcaf40, 2, 1;
L_0x55a1f3bca0c0 .part L_0x55a1f3bcb030, 2, 1;
L_0x55a1f3bca690 .part L_0x55a1f3bcaea0, 3, 1;
L_0x55a1f3bca850 .part L_0x55a1f3bcaf40, 3, 1;
L_0x55a1f3bcaa10 .part L_0x55a1f3bcb030, 3, 1;
L_0x55a1f3bcac40 .concat8 [ 1 1 1 1], L_0x55a1f3bc86f0, L_0x55a1f3bc9050, L_0x55a1f3bc9900, L_0x55a1f3bca260;
L_0x55a1f3bcace0 .concat8 [ 1 1 1 1], L_0x55a1f3bc8b40, L_0x55a1f3bc93b0, L_0x55a1f3bc9d50, L_0x55a1f3bca580;
S_0x55a1f1fa87c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1fab710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc8160 .functor XOR 1, L_0x55a1f3bc8c50, L_0x55a1f3bc8d80, C4<0>, C4<0>;
L_0x55a1f3bc86f0 .functor XOR 1, L_0x55a1f3bc8160, L_0x55a1f3bc8eb0, C4<0>, C4<0>;
L_0x55a1f3bc87b0 .functor AND 1, L_0x55a1f3bc8c50, L_0x55a1f3bc8d80, C4<1>, C4<1>;
L_0x55a1f3bc88c0 .functor AND 1, L_0x55a1f3bc8c50, L_0x55a1f3bc8eb0, C4<1>, C4<1>;
L_0x55a1f3bc8980 .functor OR 1, L_0x55a1f3bc87b0, L_0x55a1f3bc88c0, C4<0>, C4<0>;
L_0x55a1f3bc8a90 .functor AND 1, L_0x55a1f3bc8eb0, L_0x55a1f3bc8d80, C4<1>, C4<1>;
L_0x55a1f3bc8b40 .functor OR 1, L_0x55a1f3bc8980, L_0x55a1f3bc8a90, C4<0>, C4<0>;
v0x55a1f1fa9c70_0 .net *"_s0", 0 0, L_0x55a1f3bc8160;  1 drivers
v0x55a1f1fa58b0_0 .net *"_s10", 0 0, L_0x55a1f3bc8a90;  1 drivers
v0x55a1f1fa5990_0 .net *"_s4", 0 0, L_0x55a1f3bc87b0;  1 drivers
v0x55a1f1fa6c40_0 .net *"_s6", 0 0, L_0x55a1f3bc88c0;  1 drivers
v0x55a1f1fa6d00_0 .net *"_s8", 0 0, L_0x55a1f3bc8980;  1 drivers
v0x55a1f1f9b180_0 .net "a", 0 0, L_0x55a1f3bc8c50;  1 drivers
v0x55a1f1f9b240_0 .net "b", 0 0, L_0x55a1f3bc8d80;  1 drivers
v0x55a1f1fa3c10_0 .net "ca", 0 0, L_0x55a1f3bc8b40;  1 drivers
v0x55a1f1fa3cb0_0 .net "cin", 0 0, L_0x55a1f3bc8eb0;  1 drivers
v0x55a1f1fa38e0_0 .net "sum", 0 0, L_0x55a1f3bc86f0;  1 drivers
S_0x55a1f1f9ad80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1fab710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc8fe0 .functor XOR 1, L_0x55a1f3bc94c0, L_0x55a1f3bc95f0, C4<0>, C4<0>;
L_0x55a1f3bc9050 .functor XOR 1, L_0x55a1f3bc8fe0, L_0x55a1f3bc9720, C4<0>, C4<0>;
L_0x55a1f3bc90c0 .functor AND 1, L_0x55a1f3bc94c0, L_0x55a1f3bc95f0, C4<1>, C4<1>;
L_0x55a1f3bc9130 .functor AND 1, L_0x55a1f3bc94c0, L_0x55a1f3bc9720, C4<1>, C4<1>;
L_0x55a1f3bc91f0 .functor OR 1, L_0x55a1f3bc90c0, L_0x55a1f3bc9130, C4<0>, C4<0>;
L_0x55a1f3bc9300 .functor AND 1, L_0x55a1f3bc9720, L_0x55a1f3bc95f0, C4<1>, C4<1>;
L_0x55a1f3bc93b0 .functor OR 1, L_0x55a1f3bc91f0, L_0x55a1f3bc9300, C4<0>, C4<0>;
v0x55a1f1fa08e0_0 .net *"_s0", 0 0, L_0x55a1f3bc8fe0;  1 drivers
v0x55a1f1fa09c0_0 .net *"_s10", 0 0, L_0x55a1f3bc9300;  1 drivers
v0x55a1f1f9dd70_0 .net *"_s4", 0 0, L_0x55a1f3bc90c0;  1 drivers
v0x55a1f1f9de60_0 .net *"_s6", 0 0, L_0x55a1f3bc9130;  1 drivers
v0x55a1f1f9d990_0 .net *"_s8", 0 0, L_0x55a1f3bc91f0;  1 drivers
v0x55a1f1f9a9e0_0 .net "a", 0 0, L_0x55a1f3bc94c0;  1 drivers
v0x55a1f1f9aaa0_0 .net "b", 0 0, L_0x55a1f3bc95f0;  1 drivers
v0x55a1f1fa1d10_0 .net "ca", 0 0, L_0x55a1f3bc93b0;  1 drivers
v0x55a1f1fa1db0_0 .net "cin", 0 0, L_0x55a1f3bc9720;  1 drivers
v0x55a1f1fa3140_0 .net "sum", 0 0, L_0x55a1f3bc9050;  1 drivers
S_0x55a1f1f9edc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1fab710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bc9890 .functor XOR 1, L_0x55a1f3bc9e60, L_0x55a1f3bc9f90, C4<0>, C4<0>;
L_0x55a1f3bc9900 .functor XOR 1, L_0x55a1f3bc9890, L_0x55a1f3bca0c0, C4<0>, C4<0>;
L_0x55a1f3bc99c0 .functor AND 1, L_0x55a1f3bc9e60, L_0x55a1f3bc9f90, C4<1>, C4<1>;
L_0x55a1f3bc9ad0 .functor AND 1, L_0x55a1f3bc9e60, L_0x55a1f3bca0c0, C4<1>, C4<1>;
L_0x55a1f3bc9b90 .functor OR 1, L_0x55a1f3bc99c0, L_0x55a1f3bc9ad0, C4<0>, C4<0>;
L_0x55a1f3bc9ca0 .functor AND 1, L_0x55a1f3bca0c0, L_0x55a1f3bc9f90, C4<1>, C4<1>;
L_0x55a1f3bc9d50 .functor OR 1, L_0x55a1f3bc9b90, L_0x55a1f3bc9ca0, C4<0>, C4<0>;
v0x55a1f1fa0270_0 .net *"_s0", 0 0, L_0x55a1f3bc9890;  1 drivers
v0x55a1f1f9be70_0 .net *"_s10", 0 0, L_0x55a1f3bc9ca0;  1 drivers
v0x55a1f1f9bf50_0 .net *"_s4", 0 0, L_0x55a1f3bc99c0;  1 drivers
v0x55a1f1f9d2a0_0 .net *"_s6", 0 0, L_0x55a1f3bc9ad0;  1 drivers
v0x55a1f1f9d380_0 .net *"_s8", 0 0, L_0x55a1f3bc9b90;  1 drivers
v0x55a1f1f98f80_0 .net "a", 0 0, L_0x55a1f3bc9e60;  1 drivers
v0x55a1f1f99040_0 .net "b", 0 0, L_0x55a1f3bc9f90;  1 drivers
v0x55a1f1f9a2f0_0 .net "ca", 0 0, L_0x55a1f3bc9d50;  1 drivers
v0x55a1f1f9a3b0_0 .net "cin", 0 0, L_0x55a1f3bca0c0;  1 drivers
v0x55a1f1f8e7f0_0 .net "sum", 0 0, L_0x55a1f3bc9900;  1 drivers
S_0x55a1f1f96df0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1fab710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bca1f0 .functor XOR 1, L_0x55a1f3bca690, L_0x55a1f3bca850, C4<0>, C4<0>;
L_0x55a1f3bca260 .functor XOR 1, L_0x55a1f3bca1f0, L_0x55a1f3bcaa10, C4<0>, C4<0>;
L_0x55a1f3bca2d0 .functor AND 1, L_0x55a1f3bca690, L_0x55a1f3bca850, C4<1>, C4<1>;
L_0x55a1f3bca340 .functor AND 1, L_0x55a1f3bca690, L_0x55a1f3bcaa10, C4<1>, C4<1>;
L_0x55a1f3bca400 .functor OR 1, L_0x55a1f3bca2d0, L_0x55a1f3bca340, C4<0>, C4<0>;
L_0x55a1f3bca510 .functor AND 1, L_0x55a1f3bcaa10, L_0x55a1f3bca850, C4<1>, C4<1>;
L_0x55a1f3bca580 .functor OR 1, L_0x55a1f3bca400, L_0x55a1f3bca510, C4<0>, C4<0>;
v0x55a1f1f8e320_0 .net *"_s0", 0 0, L_0x55a1f3bca1f0;  1 drivers
v0x55a1f1f8e400_0 .net *"_s10", 0 0, L_0x55a1f3bca510;  1 drivers
v0x55a1f1f94280_0 .net *"_s4", 0 0, L_0x55a1f3bca2d0;  1 drivers
v0x55a1f1f94350_0 .net *"_s6", 0 0, L_0x55a1f3bca340;  1 drivers
v0x55a1f1f93ec0_0 .net *"_s8", 0 0, L_0x55a1f3bca400;  1 drivers
v0x55a1f1f91330_0 .net "a", 0 0, L_0x55a1f3bca690;  1 drivers
v0x55a1f1f913f0_0 .net "b", 0 0, L_0x55a1f3bca850;  1 drivers
v0x55a1f1f90f50_0 .net "ca", 0 0, L_0x55a1f3bca580;  1 drivers
v0x55a1f1f90ff0_0 .net "cin", 0 0, L_0x55a1f3bcaa10;  1 drivers
v0x55a1f1f8e050_0 .net "sum", 0 0, L_0x55a1f3bca260;  1 drivers
S_0x55a1f1f937b0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f1fdfd80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f762a0_0 .net "a", 3 0, L_0x55a1f3bcd780;  1 drivers
v0x55a1f1f763a0_0 .net "b", 3 0, L_0x55a1f3bcd8b0;  1 drivers
v0x55a1f1f732f0_0 .net "ca", 3 0, L_0x55a1f3bcd610;  1 drivers
v0x55a1f1f733b0_0 .net "cin", 3 0, L_0x55a1f3bcd9e0;  1 drivers
v0x55a1f1f7a620_0 .net "sum", 3 0, L_0x55a1f3bcd570;  1 drivers
L_0x55a1f3bcb5f0 .part L_0x55a1f3bcd780, 0, 1;
L_0x55a1f3bcb720 .part L_0x55a1f3bcd8b0, 0, 1;
L_0x55a1f3bcb850 .part L_0x55a1f3bcd9e0, 0, 1;
L_0x55a1f3bcbe20 .part L_0x55a1f3bcd780, 1, 1;
L_0x55a1f3bcbf50 .part L_0x55a1f3bcd8b0, 1, 1;
L_0x55a1f3bcc080 .part L_0x55a1f3bcd9e0, 1, 1;
L_0x55a1f3bcc740 .part L_0x55a1f3bcd780, 2, 1;
L_0x55a1f3bcc870 .part L_0x55a1f3bcd8b0, 2, 1;
L_0x55a1f3bcc9f0 .part L_0x55a1f3bcd9e0, 2, 1;
L_0x55a1f3bccfc0 .part L_0x55a1f3bcd780, 3, 1;
L_0x55a1f3bcd180 .part L_0x55a1f3bcd8b0, 3, 1;
L_0x55a1f3bcd340 .part L_0x55a1f3bcd9e0, 3, 1;
L_0x55a1f3bcd570 .concat8 [ 1 1 1 1], L_0x55a1f3bcb0d0, L_0x55a1f3bcb9f0, L_0x55a1f3bcc220, L_0x55a1f3bccb90;
L_0x55a1f3bcd610 .concat8 [ 1 1 1 1], L_0x55a1f3bcb4e0, L_0x55a1f3bcbd10, L_0x55a1f3bcc630, L_0x55a1f3bcceb0;
S_0x55a1f1f90860 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f937b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bcabd0 .functor XOR 1, L_0x55a1f3bcb5f0, L_0x55a1f3bcb720, C4<0>, C4<0>;
L_0x55a1f3bcb0d0 .functor XOR 1, L_0x55a1f3bcabd0, L_0x55a1f3bcb850, C4<0>, C4<0>;
L_0x55a1f3bcb190 .functor AND 1, L_0x55a1f3bcb5f0, L_0x55a1f3bcb720, C4<1>, C4<1>;
L_0x55a1f3bcb2a0 .functor AND 1, L_0x55a1f3bcb5f0, L_0x55a1f3bcb850, C4<1>, C4<1>;
L_0x55a1f3bcb360 .functor OR 1, L_0x55a1f3bcb190, L_0x55a1f3bcb2a0, C4<0>, C4<0>;
L_0x55a1f3bcb470 .functor AND 1, L_0x55a1f3bcb850, L_0x55a1f3bcb720, C4<1>, C4<1>;
L_0x55a1f3bcb4e0 .functor OR 1, L_0x55a1f3bcb360, L_0x55a1f3bcb470, C4<0>, C4<0>;
v0x55a1f1f8c500_0 .net *"_s0", 0 0, L_0x55a1f3bcabd0;  1 drivers
v0x55a1f1f8d8b0_0 .net *"_s10", 0 0, L_0x55a1f3bcb470;  1 drivers
v0x55a1f1f8d990_0 .net *"_s4", 0 0, L_0x55a1f3bcb190;  1 drivers
v0x55a1f1f8ad20_0 .net *"_s6", 0 0, L_0x55a1f3bcb2a0;  1 drivers
v0x55a1f1f8ae00_0 .net *"_s8", 0 0, L_0x55a1f3bcb360;  1 drivers
v0x55a1f1f7d880_0 .net "a", 0 0, L_0x55a1f3bcb5f0;  1 drivers
v0x55a1f1f7d940_0 .net "b", 0 0, L_0x55a1f3bcb720;  1 drivers
v0x55a1f1f70f10_0 .net "ca", 0 0, L_0x55a1f3bcb4e0;  1 drivers
v0x55a1f1f70fd0_0 .net "cin", 0 0, L_0x55a1f3bcb850;  1 drivers
v0x55a1f1f80490_0 .net "sum", 0 0, L_0x55a1f3bcb0d0;  1 drivers
S_0x55a1f1f88a90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f937b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bcb980 .functor XOR 1, L_0x55a1f3bcbe20, L_0x55a1f3bcbf50, C4<0>, C4<0>;
L_0x55a1f3bcb9f0 .functor XOR 1, L_0x55a1f3bcb980, L_0x55a1f3bcc080, C4<0>, C4<0>;
L_0x55a1f3bcba60 .functor AND 1, L_0x55a1f3bcbe20, L_0x55a1f3bcbf50, C4<1>, C4<1>;
L_0x55a1f3bcbad0 .functor AND 1, L_0x55a1f3bcbe20, L_0x55a1f3bcc080, C4<1>, C4<1>;
L_0x55a1f3bcbb90 .functor OR 1, L_0x55a1f3bcba60, L_0x55a1f3bcbad0, C4<0>, C4<0>;
L_0x55a1f3bcbca0 .functor AND 1, L_0x55a1f3bcc080, L_0x55a1f3bcbf50, C4<1>, C4<1>;
L_0x55a1f3bcbd10 .functor OR 1, L_0x55a1f3bcbb90, L_0x55a1f3bcbca0, C4<0>, C4<0>;
v0x55a1f1f88f50_0 .net *"_s0", 0 0, L_0x55a1f3bcb980;  1 drivers
v0x55a1f1f7ffe0_0 .net *"_s10", 0 0, L_0x55a1f3bcbca0;  1 drivers
v0x55a1f1f800c0_0 .net *"_s4", 0 0, L_0x55a1f3bcba60;  1 drivers
v0x55a1f1f85f70_0 .net *"_s6", 0 0, L_0x55a1f3bcbad0;  1 drivers
v0x55a1f1f85b40_0 .net *"_s8", 0 0, L_0x55a1f3bcbb90;  1 drivers
v0x55a1f1f82fd0_0 .net "a", 0 0, L_0x55a1f3bcbe20;  1 drivers
v0x55a1f1f83090_0 .net "b", 0 0, L_0x55a1f3bcbf50;  1 drivers
v0x55a1f1f82bf0_0 .net "ca", 0 0, L_0x55a1f3bcbd10;  1 drivers
v0x55a1f1f82c90_0 .net "cin", 0 0, L_0x55a1f3bcc080;  1 drivers
v0x55a1f1f7fcf0_0 .net "sum", 0 0, L_0x55a1f3bcb9f0;  1 drivers
S_0x55a1f1f86f70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f937b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bcc1b0 .functor XOR 1, L_0x55a1f3bcc740, L_0x55a1f3bcc870, C4<0>, C4<0>;
L_0x55a1f3bcc220 .functor XOR 1, L_0x55a1f3bcc1b0, L_0x55a1f3bcc9f0, C4<0>, C4<0>;
L_0x55a1f3bcc2e0 .functor AND 1, L_0x55a1f3bcc740, L_0x55a1f3bcc870, C4<1>, C4<1>;
L_0x55a1f3bcc3f0 .functor AND 1, L_0x55a1f3bcc740, L_0x55a1f3bcc9f0, C4<1>, C4<1>;
L_0x55a1f3bcc4b0 .functor OR 1, L_0x55a1f3bcc2e0, L_0x55a1f3bcc3f0, C4<0>, C4<0>;
L_0x55a1f3bcc5c0 .functor AND 1, L_0x55a1f3bcc9f0, L_0x55a1f3bcc870, C4<1>, C4<1>;
L_0x55a1f3bcc630 .functor OR 1, L_0x55a1f3bcc4b0, L_0x55a1f3bcc5c0, C4<0>, C4<0>;
v0x55a1f1f88420_0 .net *"_s0", 0 0, L_0x55a1f3bcc1b0;  1 drivers
v0x55a1f1f84020_0 .net *"_s10", 0 0, L_0x55a1f3bcc5c0;  1 drivers
v0x55a1f1f84100_0 .net *"_s4", 0 0, L_0x55a1f3bcc2e0;  1 drivers
v0x55a1f1f85450_0 .net *"_s6", 0 0, L_0x55a1f3bcc3f0;  1 drivers
v0x55a1f1f85530_0 .net *"_s8", 0 0, L_0x55a1f3bcc4b0;  1 drivers
v0x55a1f1f810d0_0 .net "a", 0 0, L_0x55a1f3bcc740;  1 drivers
v0x55a1f1f81190_0 .net "b", 0 0, L_0x55a1f3bcc870;  1 drivers
v0x55a1f1f82500_0 .net "ca", 0 0, L_0x55a1f3bcc630;  1 drivers
v0x55a1f1f825a0_0 .net "cin", 0 0, L_0x55a1f3bcc9f0;  1 drivers
v0x55a1f1f7e270_0 .net "sum", 0 0, L_0x55a1f3bcc220;  1 drivers
S_0x55a1f1f7f550 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f937b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bccb20 .functor XOR 1, L_0x55a1f3bccfc0, L_0x55a1f3bcd180, C4<0>, C4<0>;
L_0x55a1f3bccb90 .functor XOR 1, L_0x55a1f3bccb20, L_0x55a1f3bcd340, C4<0>, C4<0>;
L_0x55a1f3bccc00 .functor AND 1, L_0x55a1f3bccfc0, L_0x55a1f3bcd180, C4<1>, C4<1>;
L_0x55a1f3bccc70 .functor AND 1, L_0x55a1f3bccfc0, L_0x55a1f3bcd340, C4<1>, C4<1>;
L_0x55a1f3bccd30 .functor OR 1, L_0x55a1f3bccc00, L_0x55a1f3bccc70, C4<0>, C4<0>;
L_0x55a1f3bcce40 .functor AND 1, L_0x55a1f3bcd340, L_0x55a1f3bcd180, C4<1>, C4<1>;
L_0x55a1f3bcceb0 .functor OR 1, L_0x55a1f3bccd30, L_0x55a1f3bcce40, C4<0>, C4<0>;
v0x55a1f1f73b10_0 .net *"_s0", 0 0, L_0x55a1f3bccb20;  1 drivers
v0x55a1f1f7c520_0 .net *"_s10", 0 0, L_0x55a1f3bcce40;  1 drivers
v0x55a1f1f7c600_0 .net *"_s4", 0 0, L_0x55a1f3bccc00;  1 drivers
v0x55a1f1f7c140_0 .net *"_s6", 0 0, L_0x55a1f3bccc70;  1 drivers
v0x55a1f1f7c220_0 .net *"_s8", 0 0, L_0x55a1f3bccd30;  1 drivers
v0x55a1f1f736e0_0 .net "a", 0 0, L_0x55a1f3bccfc0;  1 drivers
v0x55a1f1f795d0_0 .net "b", 0 0, L_0x55a1f3bcd180;  1 drivers
v0x55a1f1f79690_0 .net "ca", 0 0, L_0x55a1f3bcceb0;  1 drivers
v0x55a1f1f791f0_0 .net "cin", 0 0, L_0x55a1f3bcd340;  1 drivers
v0x55a1f1f76680_0 .net "sum", 0 0, L_0x55a1f3bccb90;  1 drivers
S_0x55a1f1f74780 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f1fe2cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f1efd140_0 .net "a", 15 0, L_0x55a1f3bd8a90;  1 drivers
v0x55a1f1efd220_0 .net "b", 15 0, L_0x55a1f3bd8b80;  1 drivers
v0x55a1f1ef18d0_0 .net "ca", 15 0, L_0x55a1f3bd8830;  1 drivers
v0x55a1f1ef1970_0 .net "cin", 15 0, L_0x55a1f3bd8c70;  1 drivers
v0x55a1f1ef0690_0 .net "sum", 15 0, L_0x55a1f3bd8790;  1 drivers
L_0x55a1f3bd06a0 .part L_0x55a1f3bd8a90, 0, 4;
L_0x55a1f3bd0740 .part L_0x55a1f3bd8b80, 0, 4;
L_0x55a1f3bd07e0 .part L_0x55a1f3bd8c70, 0, 4;
L_0x55a1f3bd2f30 .part L_0x55a1f3bd8a90, 4, 4;
L_0x55a1f3bd3020 .part L_0x55a1f3bd8b80, 4, 4;
L_0x55a1f3bd3110 .part L_0x55a1f3bd8c70, 4, 4;
L_0x55a1f3bd59f0 .part L_0x55a1f3bd8a90, 8, 4;
L_0x55a1f3bd5a90 .part L_0x55a1f3bd8b80, 8, 4;
L_0x55a1f3bd5b80 .part L_0x55a1f3bd8c70, 8, 4;
L_0x55a1f3bd8390 .part L_0x55a1f3bd8a90, 12, 4;
L_0x55a1f3bd84c0 .part L_0x55a1f3bd8b80, 12, 4;
L_0x55a1f3bd85f0 .part L_0x55a1f3bd8c70, 12, 4;
L_0x55a1f3bd8790 .concat8 [ 4 4 4 4], L_0x55a1f3bd0490, L_0x55a1f3bd2d20, L_0x55a1f3bd57e0, L_0x55a1f3bd8180;
L_0x55a1f3bd8830 .concat8 [ 4 4 4 4], L_0x55a1f3bd0530, L_0x55a1f3bd2dc0, L_0x55a1f3bd5880, L_0x55a1f3bd8220;
S_0x55a1f1f71870 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f1f74780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f5f770_0 .net "a", 3 0, L_0x55a1f3bd06a0;  1 drivers
v0x55a1f1f5f850_0 .net "b", 3 0, L_0x55a1f3bd0740;  1 drivers
v0x55a1f1f5b3f0_0 .net "ca", 3 0, L_0x55a1f3bd0530;  1 drivers
v0x55a1f1f5b4b0_0 .net "cin", 3 0, L_0x55a1f3bd07e0;  1 drivers
v0x55a1f1f5c820_0 .net "sum", 3 0, L_0x55a1f3bd0490;  1 drivers
L_0x55a1f3bce510 .part L_0x55a1f3bd06a0, 0, 1;
L_0x55a1f3bce640 .part L_0x55a1f3bd0740, 0, 1;
L_0x55a1f3bce770 .part L_0x55a1f3bd07e0, 0, 1;
L_0x55a1f3bced40 .part L_0x55a1f3bd06a0, 1, 1;
L_0x55a1f3bcee70 .part L_0x55a1f3bd0740, 1, 1;
L_0x55a1f3bcefa0 .part L_0x55a1f3bd07e0, 1, 1;
L_0x55a1f3bcf660 .part L_0x55a1f3bd06a0, 2, 1;
L_0x55a1f3bcf790 .part L_0x55a1f3bd0740, 2, 1;
L_0x55a1f3bcf910 .part L_0x55a1f3bd07e0, 2, 1;
L_0x55a1f3bcfee0 .part L_0x55a1f3bd06a0, 3, 1;
L_0x55a1f3bd00a0 .part L_0x55a1f3bd0740, 3, 1;
L_0x55a1f3bd0260 .part L_0x55a1f3bd07e0, 3, 1;
L_0x55a1f3bd0490 .concat8 [ 1 1 1 1], L_0x55a1f3bcd500, L_0x55a1f3bce910, L_0x55a1f3bcf140, L_0x55a1f3bcfab0;
L_0x55a1f3bd0530 .concat8 [ 1 1 1 1], L_0x55a1f3bce400, L_0x55a1f3bcec30, L_0x55a1f3bcf550, L_0x55a1f3bcfdd0;
S_0x55a1f1f72c00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f71870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bcdb10 .functor XOR 1, L_0x55a1f3bce510, L_0x55a1f3bce640, C4<0>, C4<0>;
L_0x55a1f3bcd500 .functor XOR 1, L_0x55a1f3bcdb10, L_0x55a1f3bce770, C4<0>, C4<0>;
L_0x55a1f3bce0b0 .functor AND 1, L_0x55a1f3bce510, L_0x55a1f3bce640, C4<1>, C4<1>;
L_0x55a1f3bce1c0 .functor AND 1, L_0x55a1f3bce510, L_0x55a1f3bce770, C4<1>, C4<1>;
L_0x55a1f3bce280 .functor OR 1, L_0x55a1f3bce0b0, L_0x55a1f3bce1c0, C4<0>, C4<0>;
L_0x55a1f3bce390 .functor AND 1, L_0x55a1f3bce770, L_0x55a1f3bce640, C4<1>, C4<1>;
L_0x55a1f3bce400 .functor OR 1, L_0x55a1f3bce280, L_0x55a1f3bce390, C4<0>, C4<0>;
v0x55a1f1f67240_0 .net *"_s0", 0 0, L_0x55a1f3bcdb10;  1 drivers
v0x55a1f1f6fbd0_0 .net *"_s10", 0 0, L_0x55a1f3bce390;  1 drivers
v0x55a1f1f6fcb0_0 .net *"_s4", 0 0, L_0x55a1f3bce0b0;  1 drivers
v0x55a1f1f6f7f0_0 .net *"_s6", 0 0, L_0x55a1f3bce1c0;  1 drivers
v0x55a1f1f6f8d0_0 .net *"_s8", 0 0, L_0x55a1f3bce280;  1 drivers
v0x55a1f1f66d90_0 .net "a", 0 0, L_0x55a1f3bce510;  1 drivers
v0x55a1f1f6cc80_0 .net "b", 0 0, L_0x55a1f3bce640;  1 drivers
v0x55a1f1f6cd40_0 .net "ca", 0 0, L_0x55a1f3bce400;  1 drivers
v0x55a1f1f6c8a0_0 .net "cin", 0 0, L_0x55a1f3bce770;  1 drivers
v0x55a1f1f69d30_0 .net "sum", 0 0, L_0x55a1f3bcd500;  1 drivers
S_0x55a1f1f69950 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f71870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bce8a0 .functor XOR 1, L_0x55a1f3bced40, L_0x55a1f3bcee70, C4<0>, C4<0>;
L_0x55a1f3bce910 .functor XOR 1, L_0x55a1f3bce8a0, L_0x55a1f3bcefa0, C4<0>, C4<0>;
L_0x55a1f3bce980 .functor AND 1, L_0x55a1f3bced40, L_0x55a1f3bcee70, C4<1>, C4<1>;
L_0x55a1f3bce9f0 .functor AND 1, L_0x55a1f3bced40, L_0x55a1f3bcefa0, C4<1>, C4<1>;
L_0x55a1f3bceab0 .functor OR 1, L_0x55a1f3bce980, L_0x55a1f3bce9f0, C4<0>, C4<0>;
L_0x55a1f3bcebc0 .functor AND 1, L_0x55a1f3bcefa0, L_0x55a1f3bcee70, C4<1>, C4<1>;
L_0x55a1f3bcec30 .functor OR 1, L_0x55a1f3bceab0, L_0x55a1f3bcebc0, C4<0>, C4<0>;
v0x55a1f1f66a20_0 .net *"_s0", 0 0, L_0x55a1f3bce8a0;  1 drivers
v0x55a1f1f6dcd0_0 .net *"_s10", 0 0, L_0x55a1f3bcebc0;  1 drivers
v0x55a1f1f6ddb0_0 .net *"_s4", 0 0, L_0x55a1f3bce980;  1 drivers
v0x55a1f1f6f100_0 .net *"_s6", 0 0, L_0x55a1f3bce9f0;  1 drivers
v0x55a1f1f6f1e0_0 .net *"_s8", 0 0, L_0x55a1f3bceab0;  1 drivers
v0x55a1f1f6ad80_0 .net "a", 0 0, L_0x55a1f3bced40;  1 drivers
v0x55a1f1f6ae40_0 .net "b", 0 0, L_0x55a1f3bcee70;  1 drivers
v0x55a1f1f6c1b0_0 .net "ca", 0 0, L_0x55a1f3bcec30;  1 drivers
v0x55a1f1f6c250_0 .net "cin", 0 0, L_0x55a1f3bcefa0;  1 drivers
v0x55a1f1f67ee0_0 .net "sum", 0 0, L_0x55a1f3bce910;  1 drivers
S_0x55a1f1f69260 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f71870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bcf0d0 .functor XOR 1, L_0x55a1f3bcf660, L_0x55a1f3bcf790, C4<0>, C4<0>;
L_0x55a1f3bcf140 .functor XOR 1, L_0x55a1f3bcf0d0, L_0x55a1f3bcf910, C4<0>, C4<0>;
L_0x55a1f3bcf200 .functor AND 1, L_0x55a1f3bcf660, L_0x55a1f3bcf790, C4<1>, C4<1>;
L_0x55a1f3bcf310 .functor AND 1, L_0x55a1f3bcf660, L_0x55a1f3bcf910, C4<1>, C4<1>;
L_0x55a1f3bcf3d0 .functor OR 1, L_0x55a1f3bcf200, L_0x55a1f3bcf310, C4<0>, C4<0>;
L_0x55a1f3bcf4e0 .functor AND 1, L_0x55a1f3bcf910, L_0x55a1f3bcf790, C4<1>, C4<1>;
L_0x55a1f3bcf550 .functor OR 1, L_0x55a1f3bcf3d0, L_0x55a1f3bcf4e0, C4<0>, C4<0>;
v0x55a1f1f64fa0_0 .net *"_s0", 0 0, L_0x55a1f3bcf0d0;  1 drivers
v0x55a1f1f662b0_0 .net *"_s10", 0 0, L_0x55a1f3bcf4e0;  1 drivers
v0x55a1f1f66390_0 .net *"_s4", 0 0, L_0x55a1f3bcf200;  1 drivers
v0x55a1f1f5a700_0 .net *"_s6", 0 0, L_0x55a1f3bcf310;  1 drivers
v0x55a1f1f5a7e0_0 .net *"_s8", 0 0, L_0x55a1f3bcf3d0;  1 drivers
v0x55a1f1f63200_0 .net "a", 0 0, L_0x55a1f3bcf660;  1 drivers
v0x55a1f1f62db0_0 .net "b", 0 0, L_0x55a1f3bcf790;  1 drivers
v0x55a1f1f62e70_0 .net "ca", 0 0, L_0x55a1f3bcf550;  1 drivers
v0x55a1f1f5a2e0_0 .net "cin", 0 0, L_0x55a1f3bcf910;  1 drivers
v0x55a1f1f60240_0 .net "sum", 0 0, L_0x55a1f3bcf140;  1 drivers
S_0x55a1f1f5fe60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f71870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bcfa40 .functor XOR 1, L_0x55a1f3bcfee0, L_0x55a1f3bd00a0, C4<0>, C4<0>;
L_0x55a1f3bcfab0 .functor XOR 1, L_0x55a1f3bcfa40, L_0x55a1f3bd0260, C4<0>, C4<0>;
L_0x55a1f3bcfb20 .functor AND 1, L_0x55a1f3bcfee0, L_0x55a1f3bd00a0, C4<1>, C4<1>;
L_0x55a1f3bcfb90 .functor AND 1, L_0x55a1f3bcfee0, L_0x55a1f3bd0260, C4<1>, C4<1>;
L_0x55a1f3bcfc50 .functor OR 1, L_0x55a1f3bcfb20, L_0x55a1f3bcfb90, C4<0>, C4<0>;
L_0x55a1f3bcfd60 .functor AND 1, L_0x55a1f3bd0260, L_0x55a1f3bd00a0, C4<1>, C4<1>;
L_0x55a1f3bcfdd0 .functor OR 1, L_0x55a1f3bcfc50, L_0x55a1f3bcfd60, C4<0>, C4<0>;
v0x55a1f1f5d370_0 .net *"_s0", 0 0, L_0x55a1f3bcfa40;  1 drivers
v0x55a1f1f5cf10_0 .net *"_s10", 0 0, L_0x55a1f3bcfd60;  1 drivers
v0x55a1f1f5cff0_0 .net *"_s4", 0 0, L_0x55a1f3bcfb20;  1 drivers
v0x55a1f1f59f60_0 .net *"_s6", 0 0, L_0x55a1f3bcfb90;  1 drivers
v0x55a1f1f5a040_0 .net *"_s8", 0 0, L_0x55a1f3bcfc50;  1 drivers
v0x55a1f1f61290_0 .net "a", 0 0, L_0x55a1f3bcfee0;  1 drivers
v0x55a1f1f61330_0 .net "b", 0 0, L_0x55a1f3bd00a0;  1 drivers
v0x55a1f1f626c0_0 .net "ca", 0 0, L_0x55a1f3bcfdd0;  1 drivers
v0x55a1f1f62780_0 .net "cin", 0 0, L_0x55a1f3bd0260;  1 drivers
v0x55a1f1f5e3f0_0 .net "sum", 0 0, L_0x55a1f3bcfab0;  1 drivers
S_0x55a1f1f584e0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f1f74780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f48810_0 .net "a", 3 0, L_0x55a1f3bd2f30;  1 drivers
v0x55a1f1f48910_0 .net "b", 3 0, L_0x55a1f3bd3020;  1 drivers
v0x55a1f1f44490_0 .net "ca", 3 0, L_0x55a1f3bd2dc0;  1 drivers
v0x55a1f1f44550_0 .net "cin", 3 0, L_0x55a1f3bd3110;  1 drivers
v0x55a1f1f458c0_0 .net "sum", 3 0, L_0x55a1f3bd2d20;  1 drivers
L_0x55a1f3bd0da0 .part L_0x55a1f3bd2f30, 0, 1;
L_0x55a1f3bd0ed0 .part L_0x55a1f3bd3020, 0, 1;
L_0x55a1f3bd1000 .part L_0x55a1f3bd3110, 0, 1;
L_0x55a1f3bd15d0 .part L_0x55a1f3bd2f30, 1, 1;
L_0x55a1f3bd1700 .part L_0x55a1f3bd3020, 1, 1;
L_0x55a1f3bd1830 .part L_0x55a1f3bd3110, 1, 1;
L_0x55a1f3bd1ef0 .part L_0x55a1f3bd2f30, 2, 1;
L_0x55a1f3bd2020 .part L_0x55a1f3bd3020, 2, 1;
L_0x55a1f3bd21a0 .part L_0x55a1f3bd3110, 2, 1;
L_0x55a1f3bd2770 .part L_0x55a1f3bd2f30, 3, 1;
L_0x55a1f3bd2930 .part L_0x55a1f3bd3020, 3, 1;
L_0x55a1f3bd2af0 .part L_0x55a1f3bd3110, 3, 1;
L_0x55a1f3bd2d20 .concat8 [ 1 1 1 1], L_0x55a1f3bd0880, L_0x55a1f3bd11a0, L_0x55a1f3bd19d0, L_0x55a1f3bd2340;
L_0x55a1f3bd2dc0 .concat8 [ 1 1 1 1], L_0x55a1f3bd0c90, L_0x55a1f3bd14c0, L_0x55a1f3bd1de0, L_0x55a1f3bd2660;
S_0x55a1f1f56f70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f584e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd0420 .functor XOR 1, L_0x55a1f3bd0da0, L_0x55a1f3bd0ed0, C4<0>, C4<0>;
L_0x55a1f3bd0880 .functor XOR 1, L_0x55a1f3bd0420, L_0x55a1f3bd1000, C4<0>, C4<0>;
L_0x55a1f3bd0940 .functor AND 1, L_0x55a1f3bd0da0, L_0x55a1f3bd0ed0, C4<1>, C4<1>;
L_0x55a1f3bd0a50 .functor AND 1, L_0x55a1f3bd0da0, L_0x55a1f3bd1000, C4<1>, C4<1>;
L_0x55a1f3bd0b10 .functor OR 1, L_0x55a1f3bd0940, L_0x55a1f3bd0a50, C4<0>, C4<0>;
L_0x55a1f3bd0c20 .functor AND 1, L_0x55a1f3bd1000, L_0x55a1f3bd0ed0, C4<1>, C4<1>;
L_0x55a1f3bd0c90 .functor OR 1, L_0x55a1f3bd0b10, L_0x55a1f3bd0c20, C4<0>, C4<0>;
v0x55a1f1f4a620_0 .net *"_s0", 0 0, L_0x55a1f3bd0420;  1 drivers
v0x55a1f1f4a6c0_0 .net *"_s10", 0 0, L_0x55a1f3bd0c20;  1 drivers
v0x55a1f1f3dcd0_0 .net *"_s4", 0 0, L_0x55a1f3bd0940;  1 drivers
v0x55a1f1f3dda0_0 .net *"_s6", 0 0, L_0x55a1f3bd0a50;  1 drivers
v0x55a1f1f4d1c0_0 .net *"_s8", 0 0, L_0x55a1f3bd0b10;  1 drivers
v0x55a1f1f55c30_0 .net "a", 0 0, L_0x55a1f3bd0da0;  1 drivers
v0x55a1f1f55cf0_0 .net "b", 0 0, L_0x55a1f3bd0ed0;  1 drivers
v0x55a1f1f55850_0 .net "ca", 0 0, L_0x55a1f3bd0c90;  1 drivers
v0x55a1f1f558f0_0 .net "cin", 0 0, L_0x55a1f3bd1000;  1 drivers
v0x55a1f1f4ce30_0 .net "sum", 0 0, L_0x55a1f3bd0880;  1 drivers
S_0x55a1f1f52ce0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f584e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd1130 .functor XOR 1, L_0x55a1f3bd15d0, L_0x55a1f3bd1700, C4<0>, C4<0>;
L_0x55a1f3bd11a0 .functor XOR 1, L_0x55a1f3bd1130, L_0x55a1f3bd1830, C4<0>, C4<0>;
L_0x55a1f3bd1210 .functor AND 1, L_0x55a1f3bd15d0, L_0x55a1f3bd1700, C4<1>, C4<1>;
L_0x55a1f3bd1280 .functor AND 1, L_0x55a1f3bd15d0, L_0x55a1f3bd1830, C4<1>, C4<1>;
L_0x55a1f3bd1340 .functor OR 1, L_0x55a1f3bd1210, L_0x55a1f3bd1280, C4<0>, C4<0>;
L_0x55a1f3bd1450 .functor AND 1, L_0x55a1f3bd1830, L_0x55a1f3bd1700, C4<1>, C4<1>;
L_0x55a1f3bd14c0 .functor OR 1, L_0x55a1f3bd1340, L_0x55a1f3bd1450, C4<0>, C4<0>;
v0x55a1f1f52980_0 .net *"_s0", 0 0, L_0x55a1f3bd1130;  1 drivers
v0x55a1f1f4fd90_0 .net *"_s10", 0 0, L_0x55a1f3bd1450;  1 drivers
v0x55a1f1f4fe70_0 .net *"_s4", 0 0, L_0x55a1f3bd1210;  1 drivers
v0x55a1f1f4f9b0_0 .net *"_s6", 0 0, L_0x55a1f3bd1280;  1 drivers
v0x55a1f1f4fa90_0 .net *"_s8", 0 0, L_0x55a1f3bd1340;  1 drivers
v0x55a1f1f4ca70_0 .net "a", 0 0, L_0x55a1f3bd15d0;  1 drivers
v0x55a1f1f53d30_0 .net "b", 0 0, L_0x55a1f3bd1700;  1 drivers
v0x55a1f1f53df0_0 .net "ca", 0 0, L_0x55a1f3bd14c0;  1 drivers
v0x55a1f1f55160_0 .net "cin", 0 0, L_0x55a1f3bd1830;  1 drivers
v0x55a1f1f50de0_0 .net "sum", 0 0, L_0x55a1f3bd11a0;  1 drivers
S_0x55a1f1f52210 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f584e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd1960 .functor XOR 1, L_0x55a1f3bd1ef0, L_0x55a1f3bd2020, C4<0>, C4<0>;
L_0x55a1f3bd19d0 .functor XOR 1, L_0x55a1f3bd1960, L_0x55a1f3bd21a0, C4<0>, C4<0>;
L_0x55a1f3bd1a90 .functor AND 1, L_0x55a1f3bd1ef0, L_0x55a1f3bd2020, C4<1>, C4<1>;
L_0x55a1f3bd1ba0 .functor AND 1, L_0x55a1f3bd1ef0, L_0x55a1f3bd21a0, C4<1>, C4<1>;
L_0x55a1f3bd1c60 .functor OR 1, L_0x55a1f3bd1a90, L_0x55a1f3bd1ba0, C4<0>, C4<0>;
L_0x55a1f3bd1d70 .functor AND 1, L_0x55a1f3bd21a0, L_0x55a1f3bd2020, C4<1>, C4<1>;
L_0x55a1f3bd1de0 .functor OR 1, L_0x55a1f3bd1c60, L_0x55a1f3bd1d70, C4<0>, C4<0>;
v0x55a1f1f4df10_0 .net *"_s0", 0 0, L_0x55a1f3bd1960;  1 drivers
v0x55a1f1f4f2c0_0 .net *"_s10", 0 0, L_0x55a1f3bd1d70;  1 drivers
v0x55a1f1f4f3a0_0 .net *"_s4", 0 0, L_0x55a1f3bd1a90;  1 drivers
v0x55a1f1f4af80_0 .net *"_s6", 0 0, L_0x55a1f3bd1ba0;  1 drivers
v0x55a1f1f4b060_0 .net *"_s8", 0 0, L_0x55a1f3bd1c60;  1 drivers
v0x55a1f1f4c310_0 .net "a", 0 0, L_0x55a1f3bd1ef0;  1 drivers
v0x55a1f1f4c3d0_0 .net "b", 0 0, L_0x55a1f3bd2020;  1 drivers
v0x55a1f1f40850_0 .net "ca", 0 0, L_0x55a1f3bd1de0;  1 drivers
v0x55a1f1f408f0_0 .net "cin", 0 0, L_0x55a1f3bd21a0;  1 drivers
v0x55a1f1f49390_0 .net "sum", 0 0, L_0x55a1f3bd19d0;  1 drivers
S_0x55a1f1f48f00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f584e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd22d0 .functor XOR 1, L_0x55a1f3bd2770, L_0x55a1f3bd2930, C4<0>, C4<0>;
L_0x55a1f3bd2340 .functor XOR 1, L_0x55a1f3bd22d0, L_0x55a1f3bd2af0, C4<0>, C4<0>;
L_0x55a1f3bd23b0 .functor AND 1, L_0x55a1f3bd2770, L_0x55a1f3bd2930, C4<1>, C4<1>;
L_0x55a1f3bd2420 .functor AND 1, L_0x55a1f3bd2770, L_0x55a1f3bd2af0, C4<1>, C4<1>;
L_0x55a1f3bd24e0 .functor OR 1, L_0x55a1f3bd23b0, L_0x55a1f3bd2420, C4<0>, C4<0>;
L_0x55a1f3bd25f0 .functor AND 1, L_0x55a1f3bd2af0, L_0x55a1f3bd2930, C4<1>, C4<1>;
L_0x55a1f3bd2660 .functor OR 1, L_0x55a1f3bd24e0, L_0x55a1f3bd25f0, C4<0>, C4<0>;
v0x55a1f1f404b0_0 .net *"_s0", 0 0, L_0x55a1f3bd22d0;  1 drivers
v0x55a1f1f46390_0 .net *"_s10", 0 0, L_0x55a1f3bd25f0;  1 drivers
v0x55a1f1f46470_0 .net *"_s4", 0 0, L_0x55a1f3bd23b0;  1 drivers
v0x55a1f1f45fb0_0 .net *"_s6", 0 0, L_0x55a1f3bd2420;  1 drivers
v0x55a1f1f46090_0 .net *"_s8", 0 0, L_0x55a1f3bd24e0;  1 drivers
v0x55a1f1f434b0_0 .net "a", 0 0, L_0x55a1f3bd2770;  1 drivers
v0x55a1f1f43060_0 .net "b", 0 0, L_0x55a1f3bd2930;  1 drivers
v0x55a1f1f43120_0 .net "ca", 0 0, L_0x55a1f3bd2660;  1 drivers
v0x55a1f1f400b0_0 .net "cin", 0 0, L_0x55a1f3bd2af0;  1 drivers
v0x55a1f1f473e0_0 .net "sum", 0 0, L_0x55a1f3bd2340;  1 drivers
S_0x55a1f1f41540 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f1f74780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f2f480_0 .net "a", 3 0, L_0x55a1f3bd59f0;  1 drivers
v0x55a1f1f2f580_0 .net "b", 3 0, L_0x55a1f3bd5a90;  1 drivers
v0x55a1f1f2b100_0 .net "ca", 3 0, L_0x55a1f3bd5880;  1 drivers
v0x55a1f1f2b1c0_0 .net "cin", 3 0, L_0x55a1f3bd5b80;  1 drivers
v0x55a1f1f2c530_0 .net "sum", 3 0, L_0x55a1f3bd57e0;  1 drivers
L_0x55a1f3bd37a0 .part L_0x55a1f3bd59f0, 0, 1;
L_0x55a1f3bd38d0 .part L_0x55a1f3bd5a90, 0, 1;
L_0x55a1f3bd3a00 .part L_0x55a1f3bd5b80, 0, 1;
L_0x55a1f3bd4010 .part L_0x55a1f3bd59f0, 1, 1;
L_0x55a1f3bd4140 .part L_0x55a1f3bd5a90, 1, 1;
L_0x55a1f3bd4270 .part L_0x55a1f3bd5b80, 1, 1;
L_0x55a1f3bd49b0 .part L_0x55a1f3bd59f0, 2, 1;
L_0x55a1f3bd4ae0 .part L_0x55a1f3bd5a90, 2, 1;
L_0x55a1f3bd4c60 .part L_0x55a1f3bd5b80, 2, 1;
L_0x55a1f3bd5230 .part L_0x55a1f3bd59f0, 3, 1;
L_0x55a1f3bd53f0 .part L_0x55a1f3bd5a90, 3, 1;
L_0x55a1f3bd55b0 .part L_0x55a1f3bd5b80, 3, 1;
L_0x55a1f3bd57e0 .concat8 [ 1 1 1 1], L_0x55a1f3bd3240, L_0x55a1f3bd3ba0, L_0x55a1f3bd4450, L_0x55a1f3bd4e00;
L_0x55a1f3bd5880 .concat8 [ 1 1 1 1], L_0x55a1f3bd3690, L_0x55a1f3bd3f00, L_0x55a1f3bd48a0, L_0x55a1f3bd5120;
S_0x55a1f1f3e630 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f41540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd2cb0 .functor XOR 1, L_0x55a1f3bd37a0, L_0x55a1f3bd38d0, C4<0>, C4<0>;
L_0x55a1f3bd3240 .functor XOR 1, L_0x55a1f3bd2cb0, L_0x55a1f3bd3a00, C4<0>, C4<0>;
L_0x55a1f3bd3300 .functor AND 1, L_0x55a1f3bd37a0, L_0x55a1f3bd38d0, C4<1>, C4<1>;
L_0x55a1f3bd3410 .functor AND 1, L_0x55a1f3bd37a0, L_0x55a1f3bd3a00, C4<1>, C4<1>;
L_0x55a1f3bd34d0 .functor OR 1, L_0x55a1f3bd3300, L_0x55a1f3bd3410, C4<0>, C4<0>;
L_0x55a1f3bd35e0 .functor AND 1, L_0x55a1f3bd3a00, L_0x55a1f3bd38d0, C4<1>, C4<1>;
L_0x55a1f3bd3690 .functor OR 1, L_0x55a1f3bd34d0, L_0x55a1f3bd35e0, C4<0>, C4<0>;
v0x55a1f1f3f9c0_0 .net *"_s0", 0 0, L_0x55a1f3bd2cb0;  1 drivers
v0x55a1f1f3fa60_0 .net *"_s10", 0 0, L_0x55a1f3bd35e0;  1 drivers
v0x55a1f1f33f00_0 .net *"_s4", 0 0, L_0x55a1f3bd3300;  1 drivers
v0x55a1f1f33ff0_0 .net *"_s6", 0 0, L_0x55a1f3bd3410;  1 drivers
v0x55a1f1f3c990_0 .net *"_s8", 0 0, L_0x55a1f3bd34d0;  1 drivers
v0x55a1f1f3c5b0_0 .net "a", 0 0, L_0x55a1f3bd37a0;  1 drivers
v0x55a1f1f3c670_0 .net "b", 0 0, L_0x55a1f3bd38d0;  1 drivers
v0x55a1f1f33ae0_0 .net "ca", 0 0, L_0x55a1f3bd3690;  1 drivers
v0x55a1f1f33b80_0 .net "cin", 0 0, L_0x55a1f3bd3a00;  1 drivers
v0x55a1f1f39af0_0 .net "sum", 0 0, L_0x55a1f3bd3240;  1 drivers
S_0x55a1f1f39660 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f41540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd3b30 .functor XOR 1, L_0x55a1f3bd4010, L_0x55a1f3bd4140, C4<0>, C4<0>;
L_0x55a1f3bd3ba0 .functor XOR 1, L_0x55a1f3bd3b30, L_0x55a1f3bd4270, C4<0>, C4<0>;
L_0x55a1f3bd3c10 .functor AND 1, L_0x55a1f3bd4010, L_0x55a1f3bd4140, C4<1>, C4<1>;
L_0x55a1f3bd3c80 .functor AND 1, L_0x55a1f3bd4010, L_0x55a1f3bd4270, C4<1>, C4<1>;
L_0x55a1f3bd3d40 .functor OR 1, L_0x55a1f3bd3c10, L_0x55a1f3bd3c80, C4<0>, C4<0>;
L_0x55a1f3bd3e50 .functor AND 1, L_0x55a1f3bd4270, L_0x55a1f3bd4140, C4<1>, C4<1>;
L_0x55a1f3bd3f00 .functor OR 1, L_0x55a1f3bd3d40, L_0x55a1f3bd3e50, C4<0>, C4<0>;
v0x55a1f1f36b70_0 .net *"_s0", 0 0, L_0x55a1f3bd3b30;  1 drivers
v0x55a1f1f36710_0 .net *"_s10", 0 0, L_0x55a1f3bd3e50;  1 drivers
v0x55a1f1f367f0_0 .net *"_s4", 0 0, L_0x55a1f3bd3c10;  1 drivers
v0x55a1f1f33760_0 .net *"_s6", 0 0, L_0x55a1f3bd3c80;  1 drivers
v0x55a1f1f33840_0 .net *"_s8", 0 0, L_0x55a1f3bd3d40;  1 drivers
v0x55a1f1f3aa90_0 .net "a", 0 0, L_0x55a1f3bd4010;  1 drivers
v0x55a1f1f3ab50_0 .net "b", 0 0, L_0x55a1f3bd4140;  1 drivers
v0x55a1f1f3bec0_0 .net "ca", 0 0, L_0x55a1f3bd3f00;  1 drivers
v0x55a1f1f3bf60_0 .net "cin", 0 0, L_0x55a1f3bd4270;  1 drivers
v0x55a1f1f37bf0_0 .net "sum", 0 0, L_0x55a1f3bd3ba0;  1 drivers
S_0x55a1f1f38f70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f41540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd43e0 .functor XOR 1, L_0x55a1f3bd49b0, L_0x55a1f3bd4ae0, C4<0>, C4<0>;
L_0x55a1f3bd4450 .functor XOR 1, L_0x55a1f3bd43e0, L_0x55a1f3bd4c60, C4<0>, C4<0>;
L_0x55a1f3bd4510 .functor AND 1, L_0x55a1f3bd49b0, L_0x55a1f3bd4ae0, C4<1>, C4<1>;
L_0x55a1f3bd4620 .functor AND 1, L_0x55a1f3bd49b0, L_0x55a1f3bd4c60, C4<1>, C4<1>;
L_0x55a1f3bd46e0 .functor OR 1, L_0x55a1f3bd4510, L_0x55a1f3bd4620, C4<0>, C4<0>;
L_0x55a1f3bd47f0 .functor AND 1, L_0x55a1f3bd4c60, L_0x55a1f3bd4ae0, C4<1>, C4<1>;
L_0x55a1f3bd48a0 .functor OR 1, L_0x55a1f3bd46e0, L_0x55a1f3bd47f0, C4<0>, C4<0>;
v0x55a1f1f34ca0_0 .net *"_s0", 0 0, L_0x55a1f3bd43e0;  1 drivers
v0x55a1f1f36020_0 .net *"_s10", 0 0, L_0x55a1f3bd47f0;  1 drivers
v0x55a1f1f36100_0 .net *"_s4", 0 0, L_0x55a1f3bd4510;  1 drivers
v0x55a1f1f31ce0_0 .net *"_s6", 0 0, L_0x55a1f3bd4620;  1 drivers
v0x55a1f1f31dc0_0 .net *"_s8", 0 0, L_0x55a1f3bd46e0;  1 drivers
v0x55a1f1f330e0_0 .net "a", 0 0, L_0x55a1f3bd49b0;  1 drivers
v0x55a1f1f274c0_0 .net "b", 0 0, L_0x55a1f3bd4ae0;  1 drivers
v0x55a1f1f27580_0 .net "ca", 0 0, L_0x55a1f3bd48a0;  1 drivers
v0x55a1f1f2ff50_0 .net "cin", 0 0, L_0x55a1f3bd4c60;  1 drivers
v0x55a1f1f2fb70_0 .net "sum", 0 0, L_0x55a1f3bd4450;  1 drivers
S_0x55a1f1f270a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f41540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd4d90 .functor XOR 1, L_0x55a1f3bd5230, L_0x55a1f3bd53f0, C4<0>, C4<0>;
L_0x55a1f3bd4e00 .functor XOR 1, L_0x55a1f3bd4d90, L_0x55a1f3bd55b0, C4<0>, C4<0>;
L_0x55a1f3bd4e70 .functor AND 1, L_0x55a1f3bd5230, L_0x55a1f3bd53f0, C4<1>, C4<1>;
L_0x55a1f3bd4ee0 .functor AND 1, L_0x55a1f3bd5230, L_0x55a1f3bd55b0, C4<1>, C4<1>;
L_0x55a1f3bd4fa0 .functor OR 1, L_0x55a1f3bd4e70, L_0x55a1f3bd4ee0, C4<0>, C4<0>;
L_0x55a1f3bd50b0 .functor AND 1, L_0x55a1f3bd55b0, L_0x55a1f3bd53f0, C4<1>, C4<1>;
L_0x55a1f3bd5120 .functor OR 1, L_0x55a1f3bd4fa0, L_0x55a1f3bd50b0, C4<0>, C4<0>;
v0x55a1f1f2d080_0 .net *"_s0", 0 0, L_0x55a1f3bd4d90;  1 drivers
v0x55a1f1f2cc20_0 .net *"_s10", 0 0, L_0x55a1f3bd50b0;  1 drivers
v0x55a1f1f2cd00_0 .net *"_s4", 0 0, L_0x55a1f3bd4e70;  1 drivers
v0x55a1f1f2a0b0_0 .net *"_s6", 0 0, L_0x55a1f3bd4ee0;  1 drivers
v0x55a1f1f2a190_0 .net *"_s8", 0 0, L_0x55a1f3bd4fa0;  1 drivers
v0x55a1f1f29cd0_0 .net "a", 0 0, L_0x55a1f3bd5230;  1 drivers
v0x55a1f1f29d90_0 .net "b", 0 0, L_0x55a1f3bd53f0;  1 drivers
v0x55a1f1f26c90_0 .net "ca", 0 0, L_0x55a1f3bd5120;  1 drivers
v0x55a1f1f26d30_0 .net "cin", 0 0, L_0x55a1f3bd55b0;  1 drivers
v0x55a1f1f2e100_0 .net "sum", 0 0, L_0x55a1f3bd4e00;  1 drivers
S_0x55a1f1f281b0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f1f74780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1eff950_0 .net "a", 3 0, L_0x55a1f3bd8390;  1 drivers
v0x55a1f1effa50_0 .net "b", 3 0, L_0x55a1f3bd84c0;  1 drivers
v0x55a1f1efe740_0 .net "ca", 3 0, L_0x55a1f3bd8220;  1 drivers
v0x55a1f1efe800_0 .net "cin", 3 0, L_0x55a1f3bd85f0;  1 drivers
v0x55a1f1efe350_0 .net "sum", 3 0, L_0x55a1f3bd8180;  1 drivers
L_0x55a1f3bd6140 .part L_0x55a1f3bd8390, 0, 1;
L_0x55a1f3bd6270 .part L_0x55a1f3bd84c0, 0, 1;
L_0x55a1f3bd63a0 .part L_0x55a1f3bd85f0, 0, 1;
L_0x55a1f3bd69b0 .part L_0x55a1f3bd8390, 1, 1;
L_0x55a1f3bd6ae0 .part L_0x55a1f3bd84c0, 1, 1;
L_0x55a1f3bd6c10 .part L_0x55a1f3bd85f0, 1, 1;
L_0x55a1f3bd7350 .part L_0x55a1f3bd8390, 2, 1;
L_0x55a1f3bd7480 .part L_0x55a1f3bd84c0, 2, 1;
L_0x55a1f3bd7600 .part L_0x55a1f3bd85f0, 2, 1;
L_0x55a1f3bd7bd0 .part L_0x55a1f3bd8390, 3, 1;
L_0x55a1f3bd7d90 .part L_0x55a1f3bd84c0, 3, 1;
L_0x55a1f3bd7f50 .part L_0x55a1f3bd85f0, 3, 1;
L_0x55a1f3bd8180 .concat8 [ 1 1 1 1], L_0x55a1f3bd5c20, L_0x55a1f3bd6540, L_0x55a1f3bd6df0, L_0x55a1f3bd77a0;
L_0x55a1f3bd8220 .concat8 [ 1 1 1 1], L_0x55a1f3bd6030, L_0x55a1f3bd68a0, L_0x55a1f3bd7240, L_0x55a1f3bd7ac0;
S_0x55a1f1f25170 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f281b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd5770 .functor XOR 1, L_0x55a1f3bd6140, L_0x55a1f3bd6270, C4<0>, C4<0>;
L_0x55a1f3bd5c20 .functor XOR 1, L_0x55a1f3bd5770, L_0x55a1f3bd63a0, C4<0>, C4<0>;
L_0x55a1f3bd5ce0 .functor AND 1, L_0x55a1f3bd6140, L_0x55a1f3bd6270, C4<1>, C4<1>;
L_0x55a1f3bd5df0 .functor AND 1, L_0x55a1f3bd6140, L_0x55a1f3bd63a0, C4<1>, C4<1>;
L_0x55a1f3bd5eb0 .functor OR 1, L_0x55a1f3bd5ce0, L_0x55a1f3bd5df0, C4<0>, C4<0>;
L_0x55a1f3bd5fc0 .functor AND 1, L_0x55a1f3bd63a0, L_0x55a1f3bd6270, C4<1>, C4<1>;
L_0x55a1f3bd6030 .functor OR 1, L_0x55a1f3bd5eb0, L_0x55a1f3bd5fc0, C4<0>, C4<0>;
v0x55a1f1f26620_0 .net *"_s0", 0 0, L_0x55a1f3bd5770;  1 drivers
v0x55a1f1f081d0_0 .net *"_s10", 0 0, L_0x55a1f3bd5fc0;  1 drivers
v0x55a1f1f082b0_0 .net *"_s4", 0 0, L_0x55a1f3bd5ce0;  1 drivers
v0x55a1f1f06f90_0 .net *"_s6", 0 0, L_0x55a1f3bd5df0;  1 drivers
v0x55a1f1f07070_0 .net *"_s8", 0 0, L_0x55a1f3bd5eb0;  1 drivers
v0x55a1f1f10860_0 .net "a", 0 0, L_0x55a1f3bd6140;  1 drivers
v0x55a1f1f10900_0 .net "b", 0 0, L_0x55a1f3bd6270;  1 drivers
v0x55a1f1f10560_0 .net "ca", 0 0, L_0x55a1f3bd6030;  1 drivers
v0x55a1f1f10620_0 .net "cin", 0 0, L_0x55a1f3bd63a0;  1 drivers
v0x55a1f1f0f470_0 .net "sum", 0 0, L_0x55a1f3bd5c20;  1 drivers
S_0x55a1f1f0eff0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f281b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd64d0 .functor XOR 1, L_0x55a1f3bd69b0, L_0x55a1f3bd6ae0, C4<0>, C4<0>;
L_0x55a1f3bd6540 .functor XOR 1, L_0x55a1f3bd64d0, L_0x55a1f3bd6c10, C4<0>, C4<0>;
L_0x55a1f3bd65b0 .functor AND 1, L_0x55a1f3bd69b0, L_0x55a1f3bd6ae0, C4<1>, C4<1>;
L_0x55a1f3bd6620 .functor AND 1, L_0x55a1f3bd69b0, L_0x55a1f3bd6c10, C4<1>, C4<1>;
L_0x55a1f3bd66e0 .functor OR 1, L_0x55a1f3bd65b0, L_0x55a1f3bd6620, C4<0>, C4<0>;
L_0x55a1f3bd67f0 .functor AND 1, L_0x55a1f3bd6c10, L_0x55a1f3bd6ae0, C4<1>, C4<1>;
L_0x55a1f3bd68a0 .functor OR 1, L_0x55a1f3bd66e0, L_0x55a1f3bd67f0, C4<0>, C4<0>;
v0x55a1f1f0de60_0 .net *"_s0", 0 0, L_0x55a1f3bd64d0;  1 drivers
v0x55a1f1f0d9d0_0 .net *"_s10", 0 0, L_0x55a1f3bd67f0;  1 drivers
v0x55a1f1f0da90_0 .net *"_s4", 0 0, L_0x55a1f3bd65b0;  1 drivers
v0x55a1f1f06b90_0 .net *"_s6", 0 0, L_0x55a1f3bd6620;  1 drivers
v0x55a1f1f06c70_0 .net *"_s8", 0 0, L_0x55a1f3bd66e0;  1 drivers
v0x55a1f1f0c850_0 .net "a", 0 0, L_0x55a1f3bd69b0;  1 drivers
v0x55a1f1f0c3d0_0 .net "b", 0 0, L_0x55a1f3bd6ae0;  1 drivers
v0x55a1f1f0c490_0 .net "ca", 0 0, L_0x55a1f3bd68a0;  1 drivers
v0x55a1f1f0b1c0_0 .net "cin", 0 0, L_0x55a1f3bd6c10;  1 drivers
v0x55a1f1f0add0_0 .net "sum", 0 0, L_0x55a1f3bd6540;  1 drivers
S_0x55a1f1f09bc0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f281b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd6d80 .functor XOR 1, L_0x55a1f3bd7350, L_0x55a1f3bd7480, C4<0>, C4<0>;
L_0x55a1f3bd6df0 .functor XOR 1, L_0x55a1f3bd6d80, L_0x55a1f3bd7600, C4<0>, C4<0>;
L_0x55a1f3bd6eb0 .functor AND 1, L_0x55a1f3bd7350, L_0x55a1f3bd7480, C4<1>, C4<1>;
L_0x55a1f3bd6fc0 .functor AND 1, L_0x55a1f3bd7350, L_0x55a1f3bd7600, C4<1>, C4<1>;
L_0x55a1f3bd7080 .functor OR 1, L_0x55a1f3bd6eb0, L_0x55a1f3bd6fc0, C4<0>, C4<0>;
L_0x55a1f3bd7190 .functor AND 1, L_0x55a1f3bd7600, L_0x55a1f3bd7480, C4<1>, C4<1>;
L_0x55a1f3bd7240 .functor OR 1, L_0x55a1f3bd7080, L_0x55a1f3bd7190, C4<0>, C4<0>;
v0x55a1f1f09850_0 .net *"_s0", 0 0, L_0x55a1f3bd6d80;  1 drivers
v0x55a1f1f085c0_0 .net *"_s10", 0 0, L_0x55a1f3bd7190;  1 drivers
v0x55a1f1f086a0_0 .net *"_s4", 0 0, L_0x55a1f3bd6eb0;  1 drivers
v0x55a1f1efcd50_0 .net *"_s6", 0 0, L_0x55a1f3bd6fc0;  1 drivers
v0x55a1f1efce30_0 .net *"_s8", 0 0, L_0x55a1f3bd7080;  1 drivers
v0x55a1f1efbb10_0 .net "a", 0 0, L_0x55a1f3bd7350;  1 drivers
v0x55a1f1efbbd0_0 .net "b", 0 0, L_0x55a1f3bd7480;  1 drivers
v0x55a1f1f053e0_0 .net "ca", 0 0, L_0x55a1f3bd7240;  1 drivers
v0x55a1f1f05480_0 .net "cin", 0 0, L_0x55a1f3bd7600;  1 drivers
v0x55a1f1f05190_0 .net "sum", 0 0, L_0x55a1f3bd6df0;  1 drivers
S_0x55a1f1f03f40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f281b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd7730 .functor XOR 1, L_0x55a1f3bd7bd0, L_0x55a1f3bd7d90, C4<0>, C4<0>;
L_0x55a1f3bd77a0 .functor XOR 1, L_0x55a1f3bd7730, L_0x55a1f3bd7f50, C4<0>, C4<0>;
L_0x55a1f3bd7810 .functor AND 1, L_0x55a1f3bd7bd0, L_0x55a1f3bd7d90, C4<1>, C4<1>;
L_0x55a1f3bd7880 .functor AND 1, L_0x55a1f3bd7bd0, L_0x55a1f3bd7f50, C4<1>, C4<1>;
L_0x55a1f3bd7940 .functor OR 1, L_0x55a1f3bd7810, L_0x55a1f3bd7880, C4<0>, C4<0>;
L_0x55a1f3bd7a50 .functor AND 1, L_0x55a1f3bd7f50, L_0x55a1f3bd7d90, C4<1>, C4<1>;
L_0x55a1f3bd7ac0 .functor OR 1, L_0x55a1f3bd7940, L_0x55a1f3bd7a50, C4<0>, C4<0>;
v0x55a1f1f03bd0_0 .net *"_s0", 0 0, L_0x55a1f3bd7730;  1 drivers
v0x55a1f1f02940_0 .net *"_s10", 0 0, L_0x55a1f3bd7a50;  1 drivers
v0x55a1f1f02a20_0 .net *"_s4", 0 0, L_0x55a1f3bd7810;  1 drivers
v0x55a1f1f02550_0 .net *"_s6", 0 0, L_0x55a1f3bd7880;  1 drivers
v0x55a1f1f02630_0 .net *"_s8", 0 0, L_0x55a1f3bd7940;  1 drivers
v0x55a1f1efb760_0 .net "a", 0 0, L_0x55a1f3bd7bd0;  1 drivers
v0x55a1f1f01340_0 .net "b", 0 0, L_0x55a1f3bd7d90;  1 drivers
v0x55a1f1f01400_0 .net "ca", 0 0, L_0x55a1f3bd7ac0;  1 drivers
v0x55a1f1f00f50_0 .net "cin", 0 0, L_0x55a1f3bd7f50;  1 drivers
v0x55a1f1effd40_0 .net "sum", 0 0, L_0x55a1f3bd77a0;  1 drivers
S_0x55a1f1ef5ad0 .scope module, "a_2" "sixtyBitAdder" 17 12, 12 3 0, S_0x55a1f226c420;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e19f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2b61e80_0 .net/2u *"_s2", 0 0, L_0x7fcc609e19f0;  1 drivers
L_0x7fcc609e1a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f2b61f80_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1a38;  1 drivers
v0x55a1f2b5ef30_0 .net "a", 64 0, L_0x55a1f3c06010;  1 drivers
v0x55a1f2b5eff0_0 .net "b", 64 0, L_0x55a1f3c06140;  1 drivers
v0x55a1f2b5bfe0_0 .net "ca", 64 0, L_0x55a1f3c05e30;  1 drivers
v0x55a1f2b5c110_0 .net "cin", 64 0, L_0x55a1f3c06230;  1 drivers
v0x55a1f2b4f310_0 .net "sum", 64 0, L_0x55a1f3c05ca0;  1 drivers
L_0x55a1f3bef810 .part L_0x55a1f3c06010, 0, 32;
L_0x55a1f3bef8b0 .part L_0x55a1f3c06140, 0, 32;
L_0x55a1f3bef950 .part L_0x55a1f3c06230, 0, 32;
L_0x55a1f3c059d0 .part L_0x55a1f3c06010, 32, 32;
L_0x55a1f3c05ac0 .part L_0x55a1f3c06140, 32, 32;
L_0x55a1f3c05bb0 .part L_0x55a1f3c06230, 32, 32;
L_0x55a1f3c05ca0 .concat8 [ 32 32 1 0], L_0x55a1f3bef540, L_0x55a1f3c05700, L_0x7fcc609e1a38;
L_0x55a1f3c05e30 .concat8 [ 1 32 32 0], L_0x7fcc609e19f0, L_0x55a1f3bef680, L_0x55a1f3c05840;
S_0x55a1f1ef48c0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f1ef5ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f1f56b20_0 .net "a", 31 0, L_0x55a1f3bef810;  1 drivers
v0x55a1f1f56c20_0 .net "b", 31 0, L_0x55a1f3bef8b0;  1 drivers
v0x55a1f1f4a1d0_0 .net "ca", 31 0, L_0x55a1f3bef680;  1 drivers
v0x55a1f1f4a2b0_0 .net "cin", 31 0, L_0x55a1f3bef950;  1 drivers
v0x55a1f1f3d880_0 .net "sum", 31 0, L_0x55a1f3bef540;  1 drivers
L_0x55a1f3be4510 .part L_0x55a1f3bef810, 0, 16;
L_0x55a1f3be45b0 .part L_0x55a1f3bef8b0, 0, 16;
L_0x55a1f3be4650 .part L_0x55a1f3bef950, 0, 16;
L_0x55a1f3bef230 .part L_0x55a1f3bef810, 16, 16;
L_0x55a1f3bef320 .part L_0x55a1f3bef8b0, 16, 16;
L_0x55a1f3bef410 .part L_0x55a1f3bef950, 16, 16;
L_0x55a1f3bef540 .concat8 [ 16 16 0 0], L_0x55a1f3be4210, L_0x55a1f3beef30;
L_0x55a1f3bef680 .concat8 [ 16 16 0 0], L_0x55a1f3be42b0, L_0x55a1f3beefd0;
S_0x55a1f1ef32c0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f1ef48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2ff5020_0 .net "a", 15 0, L_0x55a1f3be4510;  1 drivers
v0x55a1f2ff5120_0 .net "b", 15 0, L_0x55a1f3be45b0;  1 drivers
v0x55a1f2fe86d0_0 .net "ca", 15 0, L_0x55a1f3be42b0;  1 drivers
v0x55a1f2fe87b0_0 .net "cin", 15 0, L_0x55a1f3be4650;  1 drivers
v0x55a1f2fcd930_0 .net "sum", 15 0, L_0x55a1f3be4210;  1 drivers
L_0x55a1f3bdc020 .part L_0x55a1f3be4510, 0, 4;
L_0x55a1f3bdc0c0 .part L_0x55a1f3be45b0, 0, 4;
L_0x55a1f3bdc160 .part L_0x55a1f3be4650, 0, 4;
L_0x55a1f3bde9b0 .part L_0x55a1f3be4510, 4, 4;
L_0x55a1f3bdeaa0 .part L_0x55a1f3be45b0, 4, 4;
L_0x55a1f3bdeb90 .part L_0x55a1f3be4650, 4, 4;
L_0x55a1f3be1470 .part L_0x55a1f3be4510, 8, 4;
L_0x55a1f3be1510 .part L_0x55a1f3be45b0, 8, 4;
L_0x55a1f3be1600 .part L_0x55a1f3be4650, 8, 4;
L_0x55a1f3be3e10 .part L_0x55a1f3be4510, 12, 4;
L_0x55a1f3be3f40 .part L_0x55a1f3be45b0, 12, 4;
L_0x55a1f3be4070 .part L_0x55a1f3be4650, 12, 4;
L_0x55a1f3be4210 .concat8 [ 4 4 4 4], L_0x55a1f3bdbe10, L_0x55a1f3bde7a0, L_0x55a1f3be1260, L_0x55a1f3be3c00;
L_0x55a1f3be42b0 .concat8 [ 4 4 4 4], L_0x55a1f3bdbeb0, L_0x55a1f3bde840, L_0x55a1f3be1300, L_0x55a1f3be3ca0;
S_0x55a1f1ef1cc0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f1ef32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2bdf830_0 .net "a", 3 0, L_0x55a1f3bdc020;  1 drivers
v0x55a1f2b78590_0 .net "b", 3 0, L_0x55a1f3bdc0c0;  1 drivers
v0x55a1f2b78670_0 .net "ca", 3 0, L_0x55a1f3bdbeb0;  1 drivers
v0x55a1f2b0fa50_0 .net "cin", 3 0, L_0x55a1f3bdc160;  1 drivers
v0x55a1f2b0fb30_0 .net "sum", 3 0, L_0x55a1f3bdbe10;  1 drivers
L_0x55a1f3bd9dd0 .part L_0x55a1f3bdc020, 0, 1;
L_0x55a1f3bd9f00 .part L_0x55a1f3bdc0c0, 0, 1;
L_0x55a1f3bda030 .part L_0x55a1f3bdc160, 0, 1;
L_0x55a1f3bda640 .part L_0x55a1f3bdc020, 1, 1;
L_0x55a1f3bda770 .part L_0x55a1f3bdc0c0, 1, 1;
L_0x55a1f3bda8a0 .part L_0x55a1f3bdc160, 1, 1;
L_0x55a1f3bdafe0 .part L_0x55a1f3bdc020, 2, 1;
L_0x55a1f3bdb110 .part L_0x55a1f3bdc0c0, 2, 1;
L_0x55a1f3bdb290 .part L_0x55a1f3bdc160, 2, 1;
L_0x55a1f3bdb860 .part L_0x55a1f3bdc020, 3, 1;
L_0x55a1f3bdba20 .part L_0x55a1f3bdc0c0, 3, 1;
L_0x55a1f3bdbbe0 .part L_0x55a1f3bdc160, 3, 1;
L_0x55a1f3bdbe10 .concat8 [ 1 1 1 1], L_0x55a1f3bd8110, L_0x55a1f3bda1d0, L_0x55a1f3bdaa80, L_0x55a1f3bdb430;
L_0x55a1f3bdbeb0 .concat8 [ 1 1 1 1], L_0x55a1f3bd9cc0, L_0x55a1f3bda530, L_0x55a1f3bdaed0, L_0x55a1f3bdb750;
S_0x55a1f1ee63c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1ef1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bd8720 .functor XOR 1, L_0x55a1f3bd9dd0, L_0x55a1f3bd9f00, C4<0>, C4<0>;
L_0x55a1f3bd8110 .functor XOR 1, L_0x55a1f3bd8720, L_0x55a1f3bda030, C4<0>, C4<0>;
L_0x55a1f3bd9930 .functor AND 1, L_0x55a1f3bd9dd0, L_0x55a1f3bd9f00, C4<1>, C4<1>;
L_0x55a1f3bd9a40 .functor AND 1, L_0x55a1f3bd9dd0, L_0x55a1f3bda030, C4<1>, C4<1>;
L_0x55a1f3bd9b00 .functor OR 1, L_0x55a1f3bd9930, L_0x55a1f3bd9a40, C4<0>, C4<0>;
L_0x55a1f3bd9c10 .functor AND 1, L_0x55a1f3bda030, L_0x55a1f3bd9f00, C4<1>, C4<1>;
L_0x55a1f3bd9cc0 .functor OR 1, L_0x55a1f3bd9b00, L_0x55a1f3bd9c10, C4<0>, C4<0>;
v0x55a1f1ee5230_0 .net *"_s0", 0 0, L_0x55a1f3bd8720;  1 drivers
v0x55a1f1eeea50_0 .net *"_s10", 0 0, L_0x55a1f3bd9c10;  1 drivers
v0x55a1f1eeeb30_0 .net *"_s4", 0 0, L_0x55a1f3bd9930;  1 drivers
v0x55a1f1eee750_0 .net *"_s6", 0 0, L_0x55a1f3bd9a40;  1 drivers
v0x55a1f1eee810_0 .net *"_s8", 0 0, L_0x55a1f3bd9b00;  1 drivers
v0x55a1f1eed640_0 .net "a", 0 0, L_0x55a1f3bd9dd0;  1 drivers
v0x55a1f1eed1c0_0 .net "b", 0 0, L_0x55a1f3bd9f00;  1 drivers
v0x55a1f1eed280_0 .net "ca", 0 0, L_0x55a1f3bd9cc0;  1 drivers
v0x55a1f1eebfb0_0 .net "cin", 0 0, L_0x55a1f3bda030;  1 drivers
v0x55a1f1eebbc0_0 .net "sum", 0 0, L_0x55a1f3bd8110;  1 drivers
S_0x55a1f1ee4d60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1ef1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bda160 .functor XOR 1, L_0x55a1f3bda640, L_0x55a1f3bda770, C4<0>, C4<0>;
L_0x55a1f3bda1d0 .functor XOR 1, L_0x55a1f3bda160, L_0x55a1f3bda8a0, C4<0>, C4<0>;
L_0x55a1f3bda240 .functor AND 1, L_0x55a1f3bda640, L_0x55a1f3bda770, C4<1>, C4<1>;
L_0x55a1f3bda2b0 .functor AND 1, L_0x55a1f3bda640, L_0x55a1f3bda8a0, C4<1>, C4<1>;
L_0x55a1f3bda370 .functor OR 1, L_0x55a1f3bda240, L_0x55a1f3bda2b0, C4<0>, C4<0>;
L_0x55a1f3bda480 .functor AND 1, L_0x55a1f3bda8a0, L_0x55a1f3bda770, C4<1>, C4<1>;
L_0x55a1f3bda530 .functor OR 1, L_0x55a1f3bda370, L_0x55a1f3bda480, C4<0>, C4<0>;
v0x55a1f1eeaa30_0 .net *"_s0", 0 0, L_0x55a1f3bda160;  1 drivers
v0x55a1f1eea5c0_0 .net *"_s10", 0 0, L_0x55a1f3bda480;  1 drivers
v0x55a1f1eea6a0_0 .net *"_s4", 0 0, L_0x55a1f3bda240;  1 drivers
v0x55a1f1ee93b0_0 .net *"_s6", 0 0, L_0x55a1f3bda2b0;  1 drivers
v0x55a1f1ee9490_0 .net *"_s8", 0 0, L_0x55a1f3bda370;  1 drivers
v0x55a1f1ee8fc0_0 .net "a", 0 0, L_0x55a1f3bda640;  1 drivers
v0x55a1f1ee9060_0 .net "b", 0 0, L_0x55a1f3bda770;  1 drivers
v0x55a1f3449300_0 .net "ca", 0 0, L_0x55a1f3bda530;  1 drivers
v0x55a1f34493c0_0 .net "cin", 0 0, L_0x55a1f3bda8a0;  1 drivers
v0x55a1f218d530_0 .net "sum", 0 0, L_0x55a1f3bda1d0;  1 drivers
S_0x55a1f35e9e30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1ef1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdaa10 .functor XOR 1, L_0x55a1f3bdafe0, L_0x55a1f3bdb110, C4<0>, C4<0>;
L_0x55a1f3bdaa80 .functor XOR 1, L_0x55a1f3bdaa10, L_0x55a1f3bdb290, C4<0>, C4<0>;
L_0x55a1f3bdab40 .functor AND 1, L_0x55a1f3bdafe0, L_0x55a1f3bdb110, C4<1>, C4<1>;
L_0x55a1f3bdac50 .functor AND 1, L_0x55a1f3bdafe0, L_0x55a1f3bdb290, C4<1>, C4<1>;
L_0x55a1f3bdad10 .functor OR 1, L_0x55a1f3bdab40, L_0x55a1f3bdac50, C4<0>, C4<0>;
L_0x55a1f3bdae20 .functor AND 1, L_0x55a1f3bdb290, L_0x55a1f3bdb110, C4<1>, C4<1>;
L_0x55a1f3bdaed0 .functor OR 1, L_0x55a1f3bdad10, L_0x55a1f3bdae20, C4<0>, C4<0>;
v0x55a1f30c16e0_0 .net *"_s0", 0 0, L_0x55a1f3bdaa10;  1 drivers
v0x55a1f305a3e0_0 .net *"_s10", 0 0, L_0x55a1f3bdae20;  1 drivers
v0x55a1f305a4c0_0 .net *"_s4", 0 0, L_0x55a1f3bdab40;  1 drivers
v0x55a1f2ff18a0_0 .net *"_s6", 0 0, L_0x55a1f3bdac50;  1 drivers
v0x55a1f2ff1980_0 .net *"_s8", 0 0, L_0x55a1f3bdad10;  1 drivers
v0x55a1f2f8a620_0 .net "a", 0 0, L_0x55a1f3bdafe0;  1 drivers
v0x55a1f2f8a6e0_0 .net "b", 0 0, L_0x55a1f3bdb110;  1 drivers
v0x55a1f2dc6fd0_0 .net "ca", 0 0, L_0x55a1f3bdaed0;  1 drivers
v0x55a1f2dc7090_0 .net "cin", 0 0, L_0x55a1f3bdb290;  1 drivers
v0x55a1f2f21200_0 .net "sum", 0 0, L_0x55a1f3bdaa80;  1 drivers
S_0x55a1f2eb9ed0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1ef1cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdb3c0 .functor XOR 1, L_0x55a1f3bdb860, L_0x55a1f3bdba20, C4<0>, C4<0>;
L_0x55a1f3bdb430 .functor XOR 1, L_0x55a1f3bdb3c0, L_0x55a1f3bdbbe0, C4<0>, C4<0>;
L_0x55a1f3bdb4a0 .functor AND 1, L_0x55a1f3bdb860, L_0x55a1f3bdba20, C4<1>, C4<1>;
L_0x55a1f3bdb510 .functor AND 1, L_0x55a1f3bdb860, L_0x55a1f3bdbbe0, C4<1>, C4<1>;
L_0x55a1f3bdb5d0 .functor OR 1, L_0x55a1f3bdb4a0, L_0x55a1f3bdb510, C4<0>, C4<0>;
L_0x55a1f3bdb6e0 .functor AND 1, L_0x55a1f3bdbbe0, L_0x55a1f3bdba20, C4<1>, C4<1>;
L_0x55a1f3bdb750 .functor OR 1, L_0x55a1f3bdb5d0, L_0x55a1f3bdb6e0, C4<0>, C4<0>;
v0x55a1f2dea180_0 .net *"_s0", 0 0, L_0x55a1f3bdb3c0;  1 drivers
v0x55a1f2d81500_0 .net *"_s10", 0 0, L_0x55a1f3bdb6e0;  1 drivers
v0x55a1f2d815e0_0 .net *"_s4", 0 0, L_0x55a1f3bdb4a0;  1 drivers
v0x55a1f2d1a280_0 .net *"_s6", 0 0, L_0x55a1f3bdb510;  1 drivers
v0x55a1f2d1a360_0 .net *"_s8", 0 0, L_0x55a1f3bdb5d0;  1 drivers
v0x55a1f2caff20_0 .net "a", 0 0, L_0x55a1f3bdb860;  1 drivers
v0x55a1f2caffe0_0 .net "b", 0 0, L_0x55a1f3bdba20;  1 drivers
v0x55a1f2c48c80_0 .net "ca", 0 0, L_0x55a1f3bdb750;  1 drivers
v0x55a1f2c48d40_0 .net "cin", 0 0, L_0x55a1f3bdbbe0;  1 drivers
v0x55a1f2a856b0_0 .net "sum", 0 0, L_0x55a1f3bdb430;  1 drivers
S_0x55a1f2a3fbc0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f1ef32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f32cb210_0 .net "a", 3 0, L_0x55a1f3bde9b0;  1 drivers
v0x55a1f32cb310_0 .net "b", 3 0, L_0x55a1f3bdeaa0;  1 drivers
v0x55a1f32626d0_0 .net "ca", 3 0, L_0x55a1f3bde840;  1 drivers
v0x55a1f32627b0_0 .net "cin", 3 0, L_0x55a1f3bdeb90;  1 drivers
v0x55a1f31fb440_0 .net "sum", 3 0, L_0x55a1f3bde7a0;  1 drivers
L_0x55a1f3bdc760 .part L_0x55a1f3bde9b0, 0, 1;
L_0x55a1f3bdc890 .part L_0x55a1f3bdeaa0, 0, 1;
L_0x55a1f3bdc9c0 .part L_0x55a1f3bdeb90, 0, 1;
L_0x55a1f3bdcfd0 .part L_0x55a1f3bde9b0, 1, 1;
L_0x55a1f3bdd100 .part L_0x55a1f3bdeaa0, 1, 1;
L_0x55a1f3bdd230 .part L_0x55a1f3bdeb90, 1, 1;
L_0x55a1f3bdd970 .part L_0x55a1f3bde9b0, 2, 1;
L_0x55a1f3bddaa0 .part L_0x55a1f3bdeaa0, 2, 1;
L_0x55a1f3bddc20 .part L_0x55a1f3bdeb90, 2, 1;
L_0x55a1f3bde1f0 .part L_0x55a1f3bde9b0, 3, 1;
L_0x55a1f3bde3b0 .part L_0x55a1f3bdeaa0, 3, 1;
L_0x55a1f3bde570 .part L_0x55a1f3bdeb90, 3, 1;
L_0x55a1f3bde7a0 .concat8 [ 1 1 1 1], L_0x55a1f3bdc200, L_0x55a1f3bdcb60, L_0x55a1f3bdd410, L_0x55a1f3bdddc0;
L_0x55a1f3bde840 .concat8 [ 1 1 1 1], L_0x55a1f3bdc650, L_0x55a1f3bdcec0, L_0x55a1f3bdd860, L_0x55a1f3bde0e0;
S_0x55a1f29d8940 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a3fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdbda0 .functor XOR 1, L_0x55a1f3bdc760, L_0x55a1f3bdc890, C4<0>, C4<0>;
L_0x55a1f3bdc200 .functor XOR 1, L_0x55a1f3bdbda0, L_0x55a1f3bdc9c0, C4<0>, C4<0>;
L_0x55a1f3bdc2c0 .functor AND 1, L_0x55a1f3bdc760, L_0x55a1f3bdc890, C4<1>, C4<1>;
L_0x55a1f3bdc3d0 .functor AND 1, L_0x55a1f3bdc760, L_0x55a1f3bdc9c0, C4<1>, C4<1>;
L_0x55a1f3bdc490 .functor OR 1, L_0x55a1f3bdc2c0, L_0x55a1f3bdc3d0, C4<0>, C4<0>;
L_0x55a1f3bdc5a0 .functor AND 1, L_0x55a1f3bdc9c0, L_0x55a1f3bdc890, C4<1>, C4<1>;
L_0x55a1f3bdc650 .functor OR 1, L_0x55a1f3bdc490, L_0x55a1f3bdc5a0, C4<0>, C4<0>;
v0x55a1f2815330_0 .net *"_s0", 0 0, L_0x55a1f3bdbda0;  1 drivers
v0x55a1f296f420_0 .net *"_s10", 0 0, L_0x55a1f3bdc5a0;  1 drivers
v0x55a1f296f500_0 .net *"_s4", 0 0, L_0x55a1f3bdc2c0;  1 drivers
v0x55a1f29081a0_0 .net *"_s6", 0 0, L_0x55a1f3bdc3d0;  1 drivers
v0x55a1f2908280_0 .net *"_s8", 0 0, L_0x55a1f3bdc490;  1 drivers
v0x55a1f289f6f0_0 .net "a", 0 0, L_0x55a1f3bdc760;  1 drivers
v0x55a1f28383e0_0 .net "b", 0 0, L_0x55a1f3bdc890;  1 drivers
v0x55a1f28384a0_0 .net "ca", 0 0, L_0x55a1f3bdc650;  1 drivers
v0x55a1f27cf7e0_0 .net "cin", 0 0, L_0x55a1f3bdc9c0;  1 drivers
v0x55a1f2768560_0 .net "sum", 0 0, L_0x55a1f3bdc200;  1 drivers
S_0x55a1f26fdd90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a3fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdcaf0 .functor XOR 1, L_0x55a1f3bdcfd0, L_0x55a1f3bdd100, C4<0>, C4<0>;
L_0x55a1f3bdcb60 .functor XOR 1, L_0x55a1f3bdcaf0, L_0x55a1f3bdd230, C4<0>, C4<0>;
L_0x55a1f3bdcbd0 .functor AND 1, L_0x55a1f3bdcfd0, L_0x55a1f3bdd100, C4<1>, C4<1>;
L_0x55a1f3bdcc40 .functor AND 1, L_0x55a1f3bdcfd0, L_0x55a1f3bdd230, C4<1>, C4<1>;
L_0x55a1f3bdcd00 .functor OR 1, L_0x55a1f3bdcbd0, L_0x55a1f3bdcc40, C4<0>, C4<0>;
L_0x55a1f3bdce10 .functor AND 1, L_0x55a1f3bdd230, L_0x55a1f3bdd100, C4<1>, C4<1>;
L_0x55a1f3bdcec0 .functor OR 1, L_0x55a1f3bdcd00, L_0x55a1f3bdce10, C4<0>, C4<0>;
v0x55a1f2696b90_0 .net *"_s0", 0 0, L_0x55a1f3bdcaf0;  1 drivers
v0x55a1f24d3870_0 .net *"_s10", 0 0, L_0x55a1f3bdce10;  1 drivers
v0x55a1f24d3950_0 .net *"_s4", 0 0, L_0x55a1f3bdcbd0;  1 drivers
v0x55a1f262d9b0_0 .net *"_s6", 0 0, L_0x55a1f3bdcc40;  1 drivers
v0x55a1f262da90_0 .net *"_s8", 0 0, L_0x55a1f3bdcd00;  1 drivers
v0x55a1f25c6730_0 .net "a", 0 0, L_0x55a1f3bdcfd0;  1 drivers
v0x55a1f25c67f0_0 .net "b", 0 0, L_0x55a1f3bdd100;  1 drivers
v0x55a1f255dbf0_0 .net "ca", 0 0, L_0x55a1f3bdcec0;  1 drivers
v0x55a1f255dcb0_0 .net "cin", 0 0, L_0x55a1f3bdd230;  1 drivers
v0x55a1f24f6a20_0 .net "sum", 0 0, L_0x55a1f3bdcb60;  1 drivers
S_0x55a1f248dda0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a3fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdd3a0 .functor XOR 1, L_0x55a1f3bdd970, L_0x55a1f3bddaa0, C4<0>, C4<0>;
L_0x55a1f3bdd410 .functor XOR 1, L_0x55a1f3bdd3a0, L_0x55a1f3bddc20, C4<0>, C4<0>;
L_0x55a1f3bdd4d0 .functor AND 1, L_0x55a1f3bdd970, L_0x55a1f3bddaa0, C4<1>, C4<1>;
L_0x55a1f3bdd5e0 .functor AND 1, L_0x55a1f3bdd970, L_0x55a1f3bddc20, C4<1>, C4<1>;
L_0x55a1f3bdd6a0 .functor OR 1, L_0x55a1f3bdd4d0, L_0x55a1f3bdd5e0, C4<0>, C4<0>;
L_0x55a1f3bdd7b0 .functor AND 1, L_0x55a1f3bddc20, L_0x55a1f3bddaa0, C4<1>, C4<1>;
L_0x55a1f3bdd860 .functor OR 1, L_0x55a1f3bdd6a0, L_0x55a1f3bdd7b0, C4<0>, C4<0>;
v0x55a1f2426ba0_0 .net *"_s0", 0 0, L_0x55a1f3bdd3a0;  1 drivers
v0x55a1f37448b0_0 .net *"_s10", 0 0, L_0x55a1f3bdd7b0;  1 drivers
v0x55a1f3744990_0 .net *"_s4", 0 0, L_0x55a1f3bdd4d0;  1 drivers
v0x55a1f36dd630_0 .net *"_s6", 0 0, L_0x55a1f3bdd5e0;  1 drivers
v0x55a1f36dd710_0 .net *"_s8", 0 0, L_0x55a1f3bdd6a0;  1 drivers
v0x55a1f3674a30_0 .net "a", 0 0, L_0x55a1f3bdd970;  1 drivers
v0x55a1f3674af0_0 .net "b", 0 0, L_0x55a1f3bddaa0;  1 drivers
v0x55a1f360d7b0_0 .net "ca", 0 0, L_0x55a1f3bdd860;  1 drivers
v0x55a1f360d870_0 .net "cin", 0 0, L_0x55a1f3bddc20;  1 drivers
v0x55a1f35a4440_0 .net "sum", 0 0, L_0x55a1f3bdd410;  1 drivers
S_0x55a1f353d110 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a3fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bddd50 .functor XOR 1, L_0x55a1f3bde1f0, L_0x55a1f3bde3b0, C4<0>, C4<0>;
L_0x55a1f3bdddc0 .functor XOR 1, L_0x55a1f3bddd50, L_0x55a1f3bde570, C4<0>, C4<0>;
L_0x55a1f3bdde30 .functor AND 1, L_0x55a1f3bde1f0, L_0x55a1f3bde3b0, C4<1>, C4<1>;
L_0x55a1f3bddea0 .functor AND 1, L_0x55a1f3bde1f0, L_0x55a1f3bde570, C4<1>, C4<1>;
L_0x55a1f3bddf60 .functor OR 1, L_0x55a1f3bdde30, L_0x55a1f3bddea0, C4<0>, C4<0>;
L_0x55a1f3bde070 .functor AND 1, L_0x55a1f3bde570, L_0x55a1f3bde3b0, C4<1>, C4<1>;
L_0x55a1f3bde0e0 .functor OR 1, L_0x55a1f3bddf60, L_0x55a1f3bde070, C4<0>, C4<0>;
v0x55a1f34d3700_0 .net *"_s0", 0 0, L_0x55a1f3bddd50;  1 drivers
v0x55a1f346c400_0 .net *"_s10", 0 0, L_0x55a1f3bde070;  1 drivers
v0x55a1f346c4e0_0 .net *"_s4", 0 0, L_0x55a1f3bdde30;  1 drivers
v0x55a1f3403860_0 .net *"_s6", 0 0, L_0x55a1f3bddea0;  1 drivers
v0x55a1f3403940_0 .net *"_s8", 0 0, L_0x55a1f3bddf60;  1 drivers
v0x55a1f339c5e0_0 .net "a", 0 0, L_0x55a1f3bde1f0;  1 drivers
v0x55a1f339c6a0_0 .net "b", 0 0, L_0x55a1f3bde3b0;  1 drivers
v0x55a1f31d8310_0 .net "ca", 0 0, L_0x55a1f3bde0e0;  1 drivers
v0x55a1f31d83d0_0 .net "cin", 0 0, L_0x55a1f3bde570;  1 drivers
v0x55a1f3332540_0 .net "sum", 0 0, L_0x55a1f3bdddc0;  1 drivers
S_0x55a1f3192840 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f1ef32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3376fa0_0 .net "a", 3 0, L_0x55a1f3be1470;  1 drivers
v0x55a1f3377080_0 .net "b", 3 0, L_0x55a1f3be1510;  1 drivers
v0x55a1f32a71e0_0 .net "ca", 3 0, L_0x55a1f3be1300;  1 drivers
v0x55a1f32a72a0_0 .net "cin", 3 0, L_0x55a1f3be1600;  1 drivers
v0x55a1f23326d0_0 .net "sum", 3 0, L_0x55a1f3be1260;  1 drivers
L_0x55a1f3bdf220 .part L_0x55a1f3be1470, 0, 1;
L_0x55a1f3bdf350 .part L_0x55a1f3be1510, 0, 1;
L_0x55a1f3bdf480 .part L_0x55a1f3be1600, 0, 1;
L_0x55a1f3bdfa90 .part L_0x55a1f3be1470, 1, 1;
L_0x55a1f3bdfbc0 .part L_0x55a1f3be1510, 1, 1;
L_0x55a1f3bdfcf0 .part L_0x55a1f3be1600, 1, 1;
L_0x55a1f3be0430 .part L_0x55a1f3be1470, 2, 1;
L_0x55a1f3be0560 .part L_0x55a1f3be1510, 2, 1;
L_0x55a1f3be06e0 .part L_0x55a1f3be1600, 2, 1;
L_0x55a1f3be0cb0 .part L_0x55a1f3be1470, 3, 1;
L_0x55a1f3be0e70 .part L_0x55a1f3be1510, 3, 1;
L_0x55a1f3be1030 .part L_0x55a1f3be1600, 3, 1;
L_0x55a1f3be1260 .concat8 [ 1 1 1 1], L_0x55a1f3bdecc0, L_0x55a1f3bdf620, L_0x55a1f3bdfed0, L_0x55a1f3be0880;
L_0x55a1f3be1300 .concat8 [ 1 1 1 1], L_0x55a1f3bdf110, L_0x55a1f3bdf980, L_0x55a1f3be0320, L_0x55a1f3be0ba0;
S_0x55a1f2263840 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3192840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bde730 .functor XOR 1, L_0x55a1f3bdf220, L_0x55a1f3bdf350, C4<0>, C4<0>;
L_0x55a1f3bdecc0 .functor XOR 1, L_0x55a1f3bde730, L_0x55a1f3bdf480, C4<0>, C4<0>;
L_0x55a1f3bded80 .functor AND 1, L_0x55a1f3bdf220, L_0x55a1f3bdf350, C4<1>, C4<1>;
L_0x55a1f3bdee90 .functor AND 1, L_0x55a1f3bdf220, L_0x55a1f3bdf480, C4<1>, C4<1>;
L_0x55a1f3bdef50 .functor OR 1, L_0x55a1f3bded80, L_0x55a1f3bdee90, C4<0>, C4<0>;
L_0x55a1f3bdf060 .functor AND 1, L_0x55a1f3bdf480, L_0x55a1f3bdf350, C4<1>, C4<1>;
L_0x55a1f3bdf110 .functor OR 1, L_0x55a1f3bdef50, L_0x55a1f3bdf060, C4<0>, C4<0>;
v0x55a1f312b6c0_0 .net *"_s0", 0 0, L_0x55a1f3bde730;  1 drivers
v0x55a1f23bd9e0_0 .net *"_s10", 0 0, L_0x55a1f3bdf060;  1 drivers
v0x55a1f2356700_0 .net *"_s4", 0 0, L_0x55a1f3bded80;  1 drivers
v0x55a1f23567c0_0 .net *"_s6", 0 0, L_0x55a1f3bdee90;  1 drivers
v0x55a1f22edbc0_0 .net *"_s8", 0 0, L_0x55a1f3bdef50;  1 drivers
v0x55a1f2286940_0 .net "a", 0 0, L_0x55a1f3bdf220;  1 drivers
v0x55a1f2286a00_0 .net "b", 0 0, L_0x55a1f3bdf350;  1 drivers
v0x55a1f221dd70_0 .net "ca", 0 0, L_0x55a1f3bdf110;  1 drivers
v0x55a1f221de30_0 .net "cin", 0 0, L_0x55a1f3bdf480;  1 drivers
v0x55a1f21b6ba0_0 .net "sum", 0 0, L_0x55a1f3bdecc0;  1 drivers
S_0x55a1f1ff3710 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3192840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdf5b0 .functor XOR 1, L_0x55a1f3bdfa90, L_0x55a1f3bdfbc0, C4<0>, C4<0>;
L_0x55a1f3bdf620 .functor XOR 1, L_0x55a1f3bdf5b0, L_0x55a1f3bdfcf0, C4<0>, C4<0>;
L_0x55a1f3bdf690 .functor AND 1, L_0x55a1f3bdfa90, L_0x55a1f3bdfbc0, C4<1>, C4<1>;
L_0x55a1f3bdf700 .functor AND 1, L_0x55a1f3bdfa90, L_0x55a1f3bdfcf0, C4<1>, C4<1>;
L_0x55a1f3bdf7c0 .functor OR 1, L_0x55a1f3bdf690, L_0x55a1f3bdf700, C4<0>, C4<0>;
L_0x55a1f3bdf8d0 .functor AND 1, L_0x55a1f3bdfcf0, L_0x55a1f3bdfbc0, C4<1>, C4<1>;
L_0x55a1f3bdf980 .functor OR 1, L_0x55a1f3bdf7c0, L_0x55a1f3bdf8d0, C4<0>, C4<0>;
v0x55a1f214d8f0_0 .net *"_s0", 0 0, L_0x55a1f3bdf5b0;  1 drivers
v0x55a1f214d9d0_0 .net *"_s10", 0 0, L_0x55a1f3bdf8d0;  1 drivers
v0x55a1f20e6670_0 .net *"_s4", 0 0, L_0x55a1f3bdf690;  1 drivers
v0x55a1f20e6780_0 .net *"_s6", 0 0, L_0x55a1f3bdf700;  1 drivers
v0x55a1f207db30_0 .net *"_s8", 0 0, L_0x55a1f3bdf7c0;  1 drivers
v0x55a1f20168b0_0 .net "a", 0 0, L_0x55a1f3bdfa90;  1 drivers
v0x55a1f2016970_0 .net "b", 0 0, L_0x55a1f3bdfbc0;  1 drivers
v0x55a1f1fadcd0_0 .net "ca", 0 0, L_0x55a1f3bdf980;  1 drivers
v0x55a1f1fadd90_0 .net "cin", 0 0, L_0x55a1f3bdfcf0;  1 drivers
v0x55a1f1f46b00_0 .net "sum", 0 0, L_0x55a1f3bdf620;  1 drivers
S_0x55a1f380bee0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3192840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bdfe60 .functor XOR 1, L_0x55a1f3be0430, L_0x55a1f3be0560, C4<0>, C4<0>;
L_0x55a1f3bdfed0 .functor XOR 1, L_0x55a1f3bdfe60, L_0x55a1f3be06e0, C4<0>, C4<0>;
L_0x55a1f3bdff90 .functor AND 1, L_0x55a1f3be0430, L_0x55a1f3be0560, C4<1>, C4<1>;
L_0x55a1f3be00a0 .functor AND 1, L_0x55a1f3be0430, L_0x55a1f3be06e0, C4<1>, C4<1>;
L_0x55a1f3be0160 .functor OR 1, L_0x55a1f3bdff90, L_0x55a1f3be00a0, C4<0>, C4<0>;
L_0x55a1f3be0270 .functor AND 1, L_0x55a1f3be06e0, L_0x55a1f3be0560, C4<1>, C4<1>;
L_0x55a1f3be0320 .functor OR 1, L_0x55a1f3be0160, L_0x55a1f3be0270, C4<0>, C4<0>;
v0x55a1f30363b0_0 .net *"_s0", 0 0, L_0x55a1f3bdfe60;  1 drivers
v0x55a1f30364b0_0 .net *"_s10", 0 0, L_0x55a1f3be0270;  1 drivers
v0x55a1f2f65c60_0 .net *"_s4", 0 0, L_0x55a1f3bdff90;  1 drivers
v0x55a1f2f65d00_0 .net *"_s6", 0 0, L_0x55a1f3be00a0;  1 drivers
v0x55a1f2e95ea0_0 .net *"_s8", 0 0, L_0x55a1f3be0160;  1 drivers
v0x55a1f2cf4a10_0 .net "a", 0 0, L_0x55a1f3be0430;  1 drivers
v0x55a1f2cf4ad0_0 .net "b", 0 0, L_0x55a1f3be0560;  1 drivers
v0x55a1f2c24320_0 .net "ca", 0 0, L_0x55a1f3be0320;  1 drivers
v0x55a1f2c243e0_0 .net "cin", 0 0, L_0x55a1f3be06e0;  1 drivers
v0x55a1f2b54560_0 .net "sum", 0 0, L_0x55a1f3bdfed0;  1 drivers
S_0x55a1f29b3f30 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3192840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be0810 .functor XOR 1, L_0x55a1f3be0cb0, L_0x55a1f3be0e70, C4<0>, C4<0>;
L_0x55a1f3be0880 .functor XOR 1, L_0x55a1f3be0810, L_0x55a1f3be1030, C4<0>, C4<0>;
L_0x55a1f3be08f0 .functor AND 1, L_0x55a1f3be0cb0, L_0x55a1f3be0e70, C4<1>, C4<1>;
L_0x55a1f3be0960 .functor AND 1, L_0x55a1f3be0cb0, L_0x55a1f3be1030, C4<1>, C4<1>;
L_0x55a1f3be0a20 .functor OR 1, L_0x55a1f3be08f0, L_0x55a1f3be0960, C4<0>, C4<0>;
L_0x55a1f3be0b30 .functor AND 1, L_0x55a1f3be1030, L_0x55a1f3be0e70, C4<1>, C4<1>;
L_0x55a1f3be0ba0 .functor OR 1, L_0x55a1f3be0a20, L_0x55a1f3be0b30, C4<0>, C4<0>;
v0x55a1f28e41f0_0 .net *"_s0", 0 0, L_0x55a1f3be0810;  1 drivers
v0x55a1f27428a0_0 .net *"_s10", 0 0, L_0x55a1f3be0b30;  1 drivers
v0x55a1f2742980_0 .net *"_s4", 0 0, L_0x55a1f3be08f0;  1 drivers
v0x55a1f25a2700_0 .net *"_s6", 0 0, L_0x55a1f3be0960;  1 drivers
v0x55a1f25a27c0_0 .net *"_s8", 0 0, L_0x55a1f3be0a20;  1 drivers
v0x55a1f35e8ea0_0 .net "a", 0 0, L_0x55a1f3be0cb0;  1 drivers
v0x55a1f35e8f60_0 .net "b", 0 0, L_0x55a1f3be0e70;  1 drivers
v0x55a1f3518190_0 .net "ca", 0 0, L_0x55a1f3be0ba0;  1 drivers
v0x55a1f3518250_0 .net "cin", 0 0, L_0x55a1f3be1030;  1 drivers
v0x55a1f3448420_0 .net "sum", 0 0, L_0x55a1f3be0880;  1 drivers
S_0x55a1f20c2640 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f1ef32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3028260_0 .net "a", 3 0, L_0x55a1f3be3e10;  1 drivers
v0x55a1f3028360_0 .net "b", 3 0, L_0x55a1f3be3f40;  1 drivers
v0x55a1f301b910_0 .net "ca", 3 0, L_0x55a1f3be3ca0;  1 drivers
v0x55a1f301b9f0_0 .net "cin", 3 0, L_0x55a1f3be4070;  1 drivers
v0x55a1f3001970_0 .net "sum", 3 0, L_0x55a1f3be3c00;  1 drivers
L_0x55a1f3be1bc0 .part L_0x55a1f3be3e10, 0, 1;
L_0x55a1f3be1cf0 .part L_0x55a1f3be3f40, 0, 1;
L_0x55a1f3be1e20 .part L_0x55a1f3be4070, 0, 1;
L_0x55a1f3be2430 .part L_0x55a1f3be3e10, 1, 1;
L_0x55a1f3be2560 .part L_0x55a1f3be3f40, 1, 1;
L_0x55a1f3be2690 .part L_0x55a1f3be4070, 1, 1;
L_0x55a1f3be2dd0 .part L_0x55a1f3be3e10, 2, 1;
L_0x55a1f3be2f00 .part L_0x55a1f3be3f40, 2, 1;
L_0x55a1f3be3080 .part L_0x55a1f3be4070, 2, 1;
L_0x55a1f3be3650 .part L_0x55a1f3be3e10, 3, 1;
L_0x55a1f3be3810 .part L_0x55a1f3be3f40, 3, 1;
L_0x55a1f3be39d0 .part L_0x55a1f3be4070, 3, 1;
L_0x55a1f3be3c00 .concat8 [ 1 1 1 1], L_0x55a1f3be16a0, L_0x55a1f3be1fc0, L_0x55a1f3be2870, L_0x55a1f3be3220;
L_0x55a1f3be3ca0 .concat8 [ 1 1 1 1], L_0x55a1f3be1ab0, L_0x55a1f3be2320, L_0x55a1f3be2cc0, L_0x55a1f3be3540;
S_0x55a1f31070e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f20c2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be11f0 .functor XOR 1, L_0x55a1f3be1bc0, L_0x55a1f3be1cf0, C4<0>, C4<0>;
L_0x55a1f3be16a0 .functor XOR 1, L_0x55a1f3be11f0, L_0x55a1f3be1e20, C4<0>, C4<0>;
L_0x55a1f3be1760 .functor AND 1, L_0x55a1f3be1bc0, L_0x55a1f3be1cf0, C4<1>, C4<1>;
L_0x55a1f3be1870 .functor AND 1, L_0x55a1f3be1bc0, L_0x55a1f3be1e20, C4<1>, C4<1>;
L_0x55a1f3be1930 .functor OR 1, L_0x55a1f3be1760, L_0x55a1f3be1870, C4<0>, C4<0>;
L_0x55a1f3be1a40 .functor AND 1, L_0x55a1f3be1e20, L_0x55a1f3be1cf0, C4<1>, C4<1>;
L_0x55a1f3be1ab0 .functor OR 1, L_0x55a1f3be1930, L_0x55a1f3be1a40, C4<0>, C4<0>;
v0x55a1f380df30_0 .net *"_s0", 0 0, L_0x55a1f3be11f0;  1 drivers
v0x55a1f3037620_0 .net *"_s10", 0 0, L_0x55a1f3be1a40;  1 drivers
v0x55a1f3037700_0 .net *"_s4", 0 0, L_0x55a1f3be1760;  1 drivers
v0x55a1f3037320_0 .net *"_s6", 0 0, L_0x55a1f3be1870;  1 drivers
v0x55a1f3037400_0 .net *"_s8", 0 0, L_0x55a1f3be1930;  1 drivers
v0x55a1f3037030_0 .net "a", 0 0, L_0x55a1f3be1bc0;  1 drivers
v0x55a1f30370d0_0 .net "b", 0 0, L_0x55a1f3be1cf0;  1 drivers
v0x55a1f2f67ce0_0 .net "ca", 0 0, L_0x55a1f3be1ab0;  1 drivers
v0x55a1f2f67da0_0 .net "cin", 0 0, L_0x55a1f3be1e20;  1 drivers
v0x55a1f29b6060_0 .net "sum", 0 0, L_0x55a1f3be16a0;  1 drivers
S_0x55a1f380c780 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f20c2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be1f50 .functor XOR 1, L_0x55a1f3be2430, L_0x55a1f3be2560, C4<0>, C4<0>;
L_0x55a1f3be1fc0 .functor XOR 1, L_0x55a1f3be1f50, L_0x55a1f3be2690, C4<0>, C4<0>;
L_0x55a1f3be2030 .functor AND 1, L_0x55a1f3be2430, L_0x55a1f3be2560, C4<1>, C4<1>;
L_0x55a1f3be20a0 .functor AND 1, L_0x55a1f3be2430, L_0x55a1f3be2690, C4<1>, C4<1>;
L_0x55a1f3be2160 .functor OR 1, L_0x55a1f3be2030, L_0x55a1f3be20a0, C4<0>, C4<0>;
L_0x55a1f3be2270 .functor AND 1, L_0x55a1f3be2690, L_0x55a1f3be2560, C4<1>, C4<1>;
L_0x55a1f3be2320 .functor OR 1, L_0x55a1f3be2160, L_0x55a1f3be2270, C4<0>, C4<0>;
v0x55a1f380b650_0 .net *"_s0", 0 0, L_0x55a1f3be1f50;  1 drivers
v0x55a1f36ba190_0 .net *"_s10", 0 0, L_0x55a1f3be2270;  1 drivers
v0x55a1f36ba270_0 .net *"_s4", 0 0, L_0x55a1f3be2030;  1 drivers
v0x55a1f3519400_0 .net *"_s6", 0 0, L_0x55a1f3be20a0;  1 drivers
v0x55a1f35194e0_0 .net *"_s8", 0 0, L_0x55a1f3be2160;  1 drivers
v0x55a1f3519100_0 .net "a", 0 0, L_0x55a1f3be2430;  1 drivers
v0x55a1f35191c0_0 .net "b", 0 0, L_0x55a1f3be2560;  1 drivers
v0x55a1f3518e10_0 .net "ca", 0 0, L_0x55a1f3be2320;  1 drivers
v0x55a1f3518ed0_0 .net "cin", 0 0, L_0x55a1f3be2690;  1 drivers
v0x55a1f3106400_0 .net "sum", 0 0, L_0x55a1f3be1fc0;  1 drivers
S_0x55a1f3104970 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f20c2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be2800 .functor XOR 1, L_0x55a1f3be2dd0, L_0x55a1f3be2f00, C4<0>, C4<0>;
L_0x55a1f3be2870 .functor XOR 1, L_0x55a1f3be2800, L_0x55a1f3be3080, C4<0>, C4<0>;
L_0x55a1f3be2930 .functor AND 1, L_0x55a1f3be2dd0, L_0x55a1f3be2f00, C4<1>, C4<1>;
L_0x55a1f3be2a40 .functor AND 1, L_0x55a1f3be2dd0, L_0x55a1f3be3080, C4<1>, C4<1>;
L_0x55a1f3be2b00 .functor OR 1, L_0x55a1f3be2930, L_0x55a1f3be2a40, C4<0>, C4<0>;
L_0x55a1f3be2c10 .functor AND 1, L_0x55a1f3be3080, L_0x55a1f3be2f00, C4<1>, C4<1>;
L_0x55a1f3be2cc0 .functor OR 1, L_0x55a1f3be2b00, L_0x55a1f3be2c10, C4<0>, C4<0>;
v0x55a1f30f80a0_0 .net *"_s0", 0 0, L_0x55a1f3be2800;  1 drivers
v0x55a1f30eb6d0_0 .net *"_s10", 0 0, L_0x55a1f3be2c10;  1 drivers
v0x55a1f30eb7b0_0 .net *"_s4", 0 0, L_0x55a1f3be2930;  1 drivers
v0x55a1f30d1730_0 .net *"_s6", 0 0, L_0x55a1f3be2a40;  1 drivers
v0x55a1f30d1810_0 .net *"_s8", 0 0, L_0x55a1f3be2b00;  1 drivers
v0x55a1f30c4de0_0 .net "a", 0 0, L_0x55a1f3be2dd0;  1 drivers
v0x55a1f30c4ea0_0 .net "b", 0 0, L_0x55a1f3be2f00;  1 drivers
v0x55a1f30b8490_0 .net "ca", 0 0, L_0x55a1f3be2cc0;  1 drivers
v0x55a1f30b8550_0 .net "cin", 0 0, L_0x55a1f3be3080;  1 drivers
v0x55a1f309d7a0_0 .net "sum", 0 0, L_0x55a1f3be2870;  1 drivers
S_0x55a1f3090da0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f20c2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be31b0 .functor XOR 1, L_0x55a1f3be3650, L_0x55a1f3be3810, C4<0>, C4<0>;
L_0x55a1f3be3220 .functor XOR 1, L_0x55a1f3be31b0, L_0x55a1f3be39d0, C4<0>, C4<0>;
L_0x55a1f3be3290 .functor AND 1, L_0x55a1f3be3650, L_0x55a1f3be3810, C4<1>, C4<1>;
L_0x55a1f3be3300 .functor AND 1, L_0x55a1f3be3650, L_0x55a1f3be39d0, C4<1>, C4<1>;
L_0x55a1f3be33c0 .functor OR 1, L_0x55a1f3be3290, L_0x55a1f3be3300, C4<0>, C4<0>;
L_0x55a1f3be34d0 .functor AND 1, L_0x55a1f3be39d0, L_0x55a1f3be3810, C4<1>, C4<1>;
L_0x55a1f3be3540 .functor OR 1, L_0x55a1f3be33c0, L_0x55a1f3be34d0, C4<0>, C4<0>;
v0x55a1f30844d0_0 .net *"_s0", 0 0, L_0x55a1f3be31b0;  1 drivers
v0x55a1f306a4b0_0 .net *"_s10", 0 0, L_0x55a1f3be34d0;  1 drivers
v0x55a1f306a590_0 .net *"_s4", 0 0, L_0x55a1f3be3290;  1 drivers
v0x55a1f305db60_0 .net *"_s6", 0 0, L_0x55a1f3be3300;  1 drivers
v0x55a1f305dc40_0 .net *"_s8", 0 0, L_0x55a1f3be33c0;  1 drivers
v0x55a1f3051210_0 .net "a", 0 0, L_0x55a1f3be3650;  1 drivers
v0x55a1f30512d0_0 .net "b", 0 0, L_0x55a1f3be3810;  1 drivers
v0x55a1f3036590_0 .net "ca", 0 0, L_0x55a1f3be3540;  1 drivers
v0x55a1f3036650_0 .net "cin", 0 0, L_0x55a1f3be39d0;  1 drivers
v0x55a1f3034c60_0 .net "sum", 0 0, L_0x55a1f3be3220;  1 drivers
S_0x55a1f2fc0fe0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f1ef48c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f1f89d60_0 .net "a", 15 0, L_0x55a1f3bef230;  1 drivers
v0x55a1f1f89e60_0 .net "b", 15 0, L_0x55a1f3bef320;  1 drivers
v0x55a1f1f7d410_0 .net "ca", 15 0, L_0x55a1f3beefd0;  1 drivers
v0x55a1f1f7d4f0_0 .net "cin", 15 0, L_0x55a1f3bef410;  1 drivers
v0x55a1f1f70ac0_0 .net "sum", 15 0, L_0x55a1f3beef30;  1 drivers
L_0x55a1f3be6e30 .part L_0x55a1f3bef230, 0, 4;
L_0x55a1f3be6ed0 .part L_0x55a1f3bef320, 0, 4;
L_0x55a1f3be6f70 .part L_0x55a1f3bef410, 0, 4;
L_0x55a1f3be97c0 .part L_0x55a1f3bef230, 4, 4;
L_0x55a1f3be98b0 .part L_0x55a1f3bef320, 4, 4;
L_0x55a1f3be99a0 .part L_0x55a1f3bef410, 4, 4;
L_0x55a1f3bec250 .part L_0x55a1f3bef230, 8, 4;
L_0x55a1f3bec2f0 .part L_0x55a1f3bef320, 8, 4;
L_0x55a1f3bec3e0 .part L_0x55a1f3bef410, 8, 4;
L_0x55a1f3beeb30 .part L_0x55a1f3bef230, 12, 4;
L_0x55a1f3beec60 .part L_0x55a1f3bef320, 12, 4;
L_0x55a1f3beed90 .part L_0x55a1f3bef410, 12, 4;
L_0x55a1f3beef30 .concat8 [ 4 4 4 4], L_0x55a1f3be6c20, L_0x55a1f3be95b0, L_0x55a1f3bec040, L_0x55a1f3bee920;
L_0x55a1f3beefd0 .concat8 [ 4 4 4 4], L_0x55a1f3be6cc0, L_0x55a1f3be9650, L_0x55a1f3bec0e0, L_0x55a1f3bee9c0;
S_0x55a1f2f9a6f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2fc0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f31febc0_0 .net "a", 3 0, L_0x55a1f3be6e30;  1 drivers
v0x55a1f31fecc0_0 .net "b", 3 0, L_0x55a1f3be6ed0;  1 drivers
v0x55a1f31f2270_0 .net "ca", 3 0, L_0x55a1f3be6cc0;  1 drivers
v0x55a1f31f2350_0 .net "cin", 3 0, L_0x55a1f3be6f70;  1 drivers
v0x55a1f31d7530_0 .net "sum", 3 0, L_0x55a1f3be6c20;  1 drivers
L_0x55a1f3be4be0 .part L_0x55a1f3be6e30, 0, 1;
L_0x55a1f3be4d10 .part L_0x55a1f3be6ed0, 0, 1;
L_0x55a1f3be4e40 .part L_0x55a1f3be6f70, 0, 1;
L_0x55a1f3be5450 .part L_0x55a1f3be6e30, 1, 1;
L_0x55a1f3be5580 .part L_0x55a1f3be6ed0, 1, 1;
L_0x55a1f3be56b0 .part L_0x55a1f3be6f70, 1, 1;
L_0x55a1f3be5df0 .part L_0x55a1f3be6e30, 2, 1;
L_0x55a1f3be5f20 .part L_0x55a1f3be6ed0, 2, 1;
L_0x55a1f3be60a0 .part L_0x55a1f3be6f70, 2, 1;
L_0x55a1f3be6670 .part L_0x55a1f3be6e30, 3, 1;
L_0x55a1f3be6830 .part L_0x55a1f3be6ed0, 3, 1;
L_0x55a1f3be69f0 .part L_0x55a1f3be6f70, 3, 1;
L_0x55a1f3be6c20 .concat8 [ 1 1 1 1], L_0x55a1f3be3b90, L_0x55a1f3be4fe0, L_0x55a1f3be5890, L_0x55a1f3be6240;
L_0x55a1f3be6cc0 .concat8 [ 1 1 1 1], L_0x55a1f3be4ad0, L_0x55a1f3be5340, L_0x55a1f3be5ce0, L_0x55a1f3be6560;
S_0x55a1f2f8dda0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f9a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be41a0 .functor XOR 1, L_0x55a1f3be4be0, L_0x55a1f3be4d10, C4<0>, C4<0>;
L_0x55a1f3be3b90 .functor XOR 1, L_0x55a1f3be41a0, L_0x55a1f3be4e40, C4<0>, C4<0>;
L_0x55a1f3be4740 .functor AND 1, L_0x55a1f3be4be0, L_0x55a1f3be4d10, C4<1>, C4<1>;
L_0x55a1f3be4850 .functor AND 1, L_0x55a1f3be4be0, L_0x55a1f3be4e40, C4<1>, C4<1>;
L_0x55a1f3be4910 .functor OR 1, L_0x55a1f3be4740, L_0x55a1f3be4850, C4<0>, C4<0>;
L_0x55a1f3be4a20 .functor AND 1, L_0x55a1f3be4e40, L_0x55a1f3be4d10, C4<1>, C4<1>;
L_0x55a1f3be4ad0 .functor OR 1, L_0x55a1f3be4910, L_0x55a1f3be4a20, C4<0>, C4<0>;
v0x55a1f2f81450_0 .net *"_s0", 0 0, L_0x55a1f3be41a0;  1 drivers
v0x55a1f2f81550_0 .net *"_s10", 0 0, L_0x55a1f3be4a20;  1 drivers
v0x55a1f2f66ed0_0 .net *"_s4", 0 0, L_0x55a1f3be4740;  1 drivers
v0x55a1f2f66fb0_0 .net *"_s6", 0 0, L_0x55a1f3be4850;  1 drivers
v0x55a1f2f66bd0_0 .net *"_s8", 0 0, L_0x55a1f3be4910;  1 drivers
v0x55a1f2f66cb0_0 .net "a", 0 0, L_0x55a1f3be4be0;  1 drivers
v0x55a1f2e97110_0 .net "b", 0 0, L_0x55a1f3be4d10;  1 drivers
v0x55a1f2e971d0_0 .net "ca", 0 0, L_0x55a1f3be4ad0;  1 drivers
v0x55a1f2e96e10_0 .net "cin", 0 0, L_0x55a1f3be4e40;  1 drivers
v0x55a1f2e96b20_0 .net "sum", 0 0, L_0x55a1f3be3b90;  1 drivers
S_0x55a1f2f65e40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f9a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be4f70 .functor XOR 1, L_0x55a1f3be5450, L_0x55a1f3be5580, C4<0>, C4<0>;
L_0x55a1f3be4fe0 .functor XOR 1, L_0x55a1f3be4f70, L_0x55a1f3be56b0, C4<0>, C4<0>;
L_0x55a1f3be5050 .functor AND 1, L_0x55a1f3be5450, L_0x55a1f3be5580, C4<1>, C4<1>;
L_0x55a1f3be50c0 .functor AND 1, L_0x55a1f3be5450, L_0x55a1f3be56b0, C4<1>, C4<1>;
L_0x55a1f3be5180 .functor OR 1, L_0x55a1f3be5050, L_0x55a1f3be50c0, C4<0>, C4<0>;
L_0x55a1f3be5290 .functor AND 1, L_0x55a1f3be56b0, L_0x55a1f3be5580, C4<1>, C4<1>;
L_0x55a1f3be5340 .functor OR 1, L_0x55a1f3be5180, L_0x55a1f3be5290, C4<0>, C4<0>;
v0x55a1f2f64460_0 .net *"_s0", 0 0, L_0x55a1f3be4f70;  1 drivers
v0x55a1f2f64540_0 .net *"_s10", 0 0, L_0x55a1f3be5290;  1 drivers
v0x55a1f2f57b10_0 .net *"_s4", 0 0, L_0x55a1f3be5050;  1 drivers
v0x55a1f2f57bd0_0 .net *"_s6", 0 0, L_0x55a1f3be50c0;  1 drivers
v0x55a1f2f4b1c0_0 .net *"_s8", 0 0, L_0x55a1f3be5180;  1 drivers
v0x55a1f2f4b2a0_0 .net "a", 0 0, L_0x55a1f3be5450;  1 drivers
v0x55a1f2f31220_0 .net "b", 0 0, L_0x55a1f3be5580;  1 drivers
v0x55a1f2f312e0_0 .net "ca", 0 0, L_0x55a1f3be5340;  1 drivers
v0x55a1f2f248d0_0 .net "cin", 0 0, L_0x55a1f3be56b0;  1 drivers
v0x55a1f2f17f80_0 .net "sum", 0 0, L_0x55a1f3be4fe0;  1 drivers
S_0x55a1f2efd1e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f9a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be5820 .functor XOR 1, L_0x55a1f3be5df0, L_0x55a1f3be5f20, C4<0>, C4<0>;
L_0x55a1f3be5890 .functor XOR 1, L_0x55a1f3be5820, L_0x55a1f3be60a0, C4<0>, C4<0>;
L_0x55a1f3be5950 .functor AND 1, L_0x55a1f3be5df0, L_0x55a1f3be5f20, C4<1>, C4<1>;
L_0x55a1f3be5a60 .functor AND 1, L_0x55a1f3be5df0, L_0x55a1f3be60a0, C4<1>, C4<1>;
L_0x55a1f3be5b20 .functor OR 1, L_0x55a1f3be5950, L_0x55a1f3be5a60, C4<0>, C4<0>;
L_0x55a1f3be5c30 .functor AND 1, L_0x55a1f3be60a0, L_0x55a1f3be5f20, C4<1>, C4<1>;
L_0x55a1f3be5ce0 .functor OR 1, L_0x55a1f3be5b20, L_0x55a1f3be5c30, C4<0>, C4<0>;
v0x55a1f2ef0890_0 .net *"_s0", 0 0, L_0x55a1f3be5820;  1 drivers
v0x55a1f2ef0970_0 .net *"_s10", 0 0, L_0x55a1f3be5c30;  1 drivers
v0x55a1f2ee3f40_0 .net *"_s4", 0 0, L_0x55a1f3be5950;  1 drivers
v0x55a1f2ee4000_0 .net *"_s6", 0 0, L_0x55a1f3be5a60;  1 drivers
v0x55a1f2ec9fa0_0 .net *"_s8", 0 0, L_0x55a1f3be5b20;  1 drivers
v0x55a1f2eca080_0 .net "a", 0 0, L_0x55a1f3be5df0;  1 drivers
v0x55a1f2ebd650_0 .net "b", 0 0, L_0x55a1f3be5f20;  1 drivers
v0x55a1f2ebd710_0 .net "ca", 0 0, L_0x55a1f3be5ce0;  1 drivers
v0x55a1f2eb0d00_0 .net "cin", 0 0, L_0x55a1f3be60a0;  1 drivers
v0x55a1f2e96080_0 .net "sum", 0 0, L_0x55a1f3be5890;  1 drivers
S_0x55a1f32727a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f9a6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be61d0 .functor XOR 1, L_0x55a1f3be6670, L_0x55a1f3be6830, C4<0>, C4<0>;
L_0x55a1f3be6240 .functor XOR 1, L_0x55a1f3be61d0, L_0x55a1f3be69f0, C4<0>, C4<0>;
L_0x55a1f3be62b0 .functor AND 1, L_0x55a1f3be6670, L_0x55a1f3be6830, C4<1>, C4<1>;
L_0x55a1f3be6320 .functor AND 1, L_0x55a1f3be6670, L_0x55a1f3be69f0, C4<1>, C4<1>;
L_0x55a1f3be63e0 .functor OR 1, L_0x55a1f3be62b0, L_0x55a1f3be6320, C4<0>, C4<0>;
L_0x55a1f3be64f0 .functor AND 1, L_0x55a1f3be69f0, L_0x55a1f3be6830, C4<1>, C4<1>;
L_0x55a1f3be6560 .functor OR 1, L_0x55a1f3be63e0, L_0x55a1f3be64f0, C4<0>, C4<0>;
v0x55a1f3265e50_0 .net *"_s0", 0 0, L_0x55a1f3be61d0;  1 drivers
v0x55a1f3265f50_0 .net *"_s10", 0 0, L_0x55a1f3be64f0;  1 drivers
v0x55a1f3259500_0 .net *"_s4", 0 0, L_0x55a1f3be62b0;  1 drivers
v0x55a1f32595e0_0 .net *"_s6", 0 0, L_0x55a1f3be6320;  1 drivers
v0x55a1f323e750_0 .net *"_s8", 0 0, L_0x55a1f3be63e0;  1 drivers
v0x55a1f323e830_0 .net "a", 0 0, L_0x55a1f3be6670;  1 drivers
v0x55a1f3231e00_0 .net "b", 0 0, L_0x55a1f3be6830;  1 drivers
v0x55a1f3231ec0_0 .net "ca", 0 0, L_0x55a1f3be6560;  1 drivers
v0x55a1f32254b0_0 .net "cin", 0 0, L_0x55a1f3be69f0;  1 drivers
v0x55a1f320b510_0 .net "sum", 0 0, L_0x55a1f3be6240;  1 drivers
S_0x55a1f31d5b50 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2fc0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2359e80_0 .net "a", 3 0, L_0x55a1f3be97c0;  1 drivers
v0x55a1f2359f80_0 .net "b", 3 0, L_0x55a1f3be98b0;  1 drivers
v0x55a1f234d530_0 .net "ca", 3 0, L_0x55a1f3be9650;  1 drivers
v0x55a1f234d610_0 .net "cin", 3 0, L_0x55a1f3be99a0;  1 drivers
v0x55a1f23328b0_0 .net "sum", 3 0, L_0x55a1f3be95b0;  1 drivers
L_0x55a1f3be7570 .part L_0x55a1f3be97c0, 0, 1;
L_0x55a1f3be76a0 .part L_0x55a1f3be98b0, 0, 1;
L_0x55a1f3be77d0 .part L_0x55a1f3be99a0, 0, 1;
L_0x55a1f3be7de0 .part L_0x55a1f3be97c0, 1, 1;
L_0x55a1f3be7f10 .part L_0x55a1f3be98b0, 1, 1;
L_0x55a1f3be8040 .part L_0x55a1f3be99a0, 1, 1;
L_0x55a1f3be8780 .part L_0x55a1f3be97c0, 2, 1;
L_0x55a1f3be88b0 .part L_0x55a1f3be98b0, 2, 1;
L_0x55a1f3be8a30 .part L_0x55a1f3be99a0, 2, 1;
L_0x55a1f3be9000 .part L_0x55a1f3be97c0, 3, 1;
L_0x55a1f3be91c0 .part L_0x55a1f3be98b0, 3, 1;
L_0x55a1f3be9380 .part L_0x55a1f3be99a0, 3, 1;
L_0x55a1f3be95b0 .concat8 [ 1 1 1 1], L_0x55a1f3be7010, L_0x55a1f3be7970, L_0x55a1f3be8220, L_0x55a1f3be8bd0;
L_0x55a1f3be9650 .concat8 [ 1 1 1 1], L_0x55a1f3be7460, L_0x55a1f3be7cd0, L_0x55a1f3be8670, L_0x55a1f3be8ef0;
S_0x55a1f31c9200 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f31d5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be6bb0 .functor XOR 1, L_0x55a1f3be7570, L_0x55a1f3be76a0, C4<0>, C4<0>;
L_0x55a1f3be7010 .functor XOR 1, L_0x55a1f3be6bb0, L_0x55a1f3be77d0, C4<0>, C4<0>;
L_0x55a1f3be70d0 .functor AND 1, L_0x55a1f3be7570, L_0x55a1f3be76a0, C4<1>, C4<1>;
L_0x55a1f3be71e0 .functor AND 1, L_0x55a1f3be7570, L_0x55a1f3be77d0, C4<1>, C4<1>;
L_0x55a1f3be72a0 .functor OR 1, L_0x55a1f3be70d0, L_0x55a1f3be71e0, C4<0>, C4<0>;
L_0x55a1f3be73b0 .functor AND 1, L_0x55a1f3be77d0, L_0x55a1f3be76a0, C4<1>, C4<1>;
L_0x55a1f3be7460 .functor OR 1, L_0x55a1f3be72a0, L_0x55a1f3be73b0, C4<0>, C4<0>;
v0x55a1f31bc930_0 .net *"_s0", 0 0, L_0x55a1f3be6bb0;  1 drivers
v0x55a1f31a2910_0 .net *"_s10", 0 0, L_0x55a1f3be73b0;  1 drivers
v0x55a1f31a29f0_0 .net *"_s4", 0 0, L_0x55a1f3be70d0;  1 drivers
v0x55a1f3195fc0_0 .net *"_s6", 0 0, L_0x55a1f3be71e0;  1 drivers
v0x55a1f31960a0_0 .net *"_s8", 0 0, L_0x55a1f3be72a0;  1 drivers
v0x55a1f3189670_0 .net "a", 0 0, L_0x55a1f3be7570;  1 drivers
v0x55a1f3189730_0 .net "b", 0 0, L_0x55a1f3be76a0;  1 drivers
v0x55a1f316e8d0_0 .net "ca", 0 0, L_0x55a1f3be7460;  1 drivers
v0x55a1f316e990_0 .net "cin", 0 0, L_0x55a1f3be77d0;  1 drivers
v0x55a1f3162030_0 .net "sum", 0 0, L_0x55a1f3be7010;  1 drivers
S_0x55a1f3155630 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f31d5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be7900 .functor XOR 1, L_0x55a1f3be7de0, L_0x55a1f3be7f10, C4<0>, C4<0>;
L_0x55a1f3be7970 .functor XOR 1, L_0x55a1f3be7900, L_0x55a1f3be8040, C4<0>, C4<0>;
L_0x55a1f3be79e0 .functor AND 1, L_0x55a1f3be7de0, L_0x55a1f3be7f10, C4<1>, C4<1>;
L_0x55a1f3be7a50 .functor AND 1, L_0x55a1f3be7de0, L_0x55a1f3be8040, C4<1>, C4<1>;
L_0x55a1f3be7b10 .functor OR 1, L_0x55a1f3be79e0, L_0x55a1f3be7a50, C4<0>, C4<0>;
L_0x55a1f3be7c20 .functor AND 1, L_0x55a1f3be8040, L_0x55a1f3be7f10, C4<1>, C4<1>;
L_0x55a1f3be7cd0 .functor OR 1, L_0x55a1f3be7b10, L_0x55a1f3be7c20, C4<0>, C4<0>;
v0x55a1f313b710_0 .net *"_s0", 0 0, L_0x55a1f3be7900;  1 drivers
v0x55a1f312ed40_0 .net *"_s10", 0 0, L_0x55a1f3be7c20;  1 drivers
v0x55a1f312ee20_0 .net *"_s4", 0 0, L_0x55a1f3be79e0;  1 drivers
v0x55a1f31223f0_0 .net *"_s6", 0 0, L_0x55a1f3be7a50;  1 drivers
v0x55a1f31224d0_0 .net *"_s8", 0 0, L_0x55a1f3be7b10;  1 drivers
v0x55a1f2263b20_0 .net "a", 0 0, L_0x55a1f3be7de0;  1 drivers
v0x55a1f2263be0_0 .net "b", 0 0, L_0x55a1f3be7f10;  1 drivers
v0x55a1f2403400_0 .net "ca", 0 0, L_0x55a1f3be7cd0;  1 drivers
v0x55a1f24034c0_0 .net "cin", 0 0, L_0x55a1f3be8040;  1 drivers
v0x55a1f23339f0_0 .net "sum", 0 0, L_0x55a1f3be7970;  1 drivers
S_0x55a1f2333640 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f31d5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be81b0 .functor XOR 1, L_0x55a1f3be8780, L_0x55a1f3be88b0, C4<0>, C4<0>;
L_0x55a1f3be8220 .functor XOR 1, L_0x55a1f3be81b0, L_0x55a1f3be8a30, C4<0>, C4<0>;
L_0x55a1f3be82e0 .functor AND 1, L_0x55a1f3be8780, L_0x55a1f3be88b0, C4<1>, C4<1>;
L_0x55a1f3be83f0 .functor AND 1, L_0x55a1f3be8780, L_0x55a1f3be8a30, C4<1>, C4<1>;
L_0x55a1f3be84b0 .functor OR 1, L_0x55a1f3be82e0, L_0x55a1f3be83f0, C4<0>, C4<0>;
L_0x55a1f3be85c0 .functor AND 1, L_0x55a1f3be8a30, L_0x55a1f3be88b0, C4<1>, C4<1>;
L_0x55a1f3be8670 .functor OR 1, L_0x55a1f3be84b0, L_0x55a1f3be85c0, C4<0>, C4<0>;
v0x55a1f23333d0_0 .net *"_s0", 0 0, L_0x55a1f3be81b0;  1 drivers
v0x55a1f2263540_0 .net *"_s10", 0 0, L_0x55a1f3be85c0;  1 drivers
v0x55a1f2263620_0 .net *"_s4", 0 0, L_0x55a1f3be82e0;  1 drivers
v0x55a1f2402670_0 .net *"_s6", 0 0, L_0x55a1f3be83f0;  1 drivers
v0x55a1f2402750_0 .net *"_s8", 0 0, L_0x55a1f3be84b0;  1 drivers
v0x55a1f2400c90_0 .net "a", 0 0, L_0x55a1f3be8780;  1 drivers
v0x55a1f2400d50_0 .net "b", 0 0, L_0x55a1f3be88b0;  1 drivers
v0x55a1f23f4340_0 .net "ca", 0 0, L_0x55a1f3be8670;  1 drivers
v0x55a1f23f4400_0 .net "cin", 0 0, L_0x55a1f3be8a30;  1 drivers
v0x55a1f23e79f0_0 .net "sum", 0 0, L_0x55a1f3be8220;  1 drivers
S_0x55a1f23cda50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f31d5b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be8b60 .functor XOR 1, L_0x55a1f3be9000, L_0x55a1f3be91c0, C4<0>, C4<0>;
L_0x55a1f3be8bd0 .functor XOR 1, L_0x55a1f3be8b60, L_0x55a1f3be9380, C4<0>, C4<0>;
L_0x55a1f3be8c40 .functor AND 1, L_0x55a1f3be9000, L_0x55a1f3be91c0, C4<1>, C4<1>;
L_0x55a1f3be8cb0 .functor AND 1, L_0x55a1f3be9000, L_0x55a1f3be9380, C4<1>, C4<1>;
L_0x55a1f3be8d70 .functor OR 1, L_0x55a1f3be8c40, L_0x55a1f3be8cb0, C4<0>, C4<0>;
L_0x55a1f3be8e80 .functor AND 1, L_0x55a1f3be9380, L_0x55a1f3be91c0, C4<1>, C4<1>;
L_0x55a1f3be8ef0 .functor OR 1, L_0x55a1f3be8d70, L_0x55a1f3be8e80, C4<0>, C4<0>;
v0x55a1f23c1180_0 .net *"_s0", 0 0, L_0x55a1f3be8b60;  1 drivers
v0x55a1f23b47b0_0 .net *"_s10", 0 0, L_0x55a1f3be8e80;  1 drivers
v0x55a1f23b4890_0 .net *"_s4", 0 0, L_0x55a1f3be8c40;  1 drivers
v0x55a1f2399a10_0 .net *"_s6", 0 0, L_0x55a1f3be8cb0;  1 drivers
v0x55a1f2399af0_0 .net *"_s8", 0 0, L_0x55a1f3be8d70;  1 drivers
v0x55a1f238d0c0_0 .net "a", 0 0, L_0x55a1f3be9000;  1 drivers
v0x55a1f238d180_0 .net "b", 0 0, L_0x55a1f3be91c0;  1 drivers
v0x55a1f2380770_0 .net "ca", 0 0, L_0x55a1f3be8ef0;  1 drivers
v0x55a1f2380830_0 .net "cin", 0 0, L_0x55a1f3be9380;  1 drivers
v0x55a1f2366880_0 .net "sum", 0 0, L_0x55a1f3be8bd0;  1 drivers
S_0x55a1f2330ed0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2fc0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f20c32c0_0 .net "a", 3 0, L_0x55a1f3bec250;  1 drivers
v0x55a1f20c33c0_0 .net "b", 3 0, L_0x55a1f3bec2f0;  1 drivers
v0x55a1f1ff3410_0 .net "ca", 3 0, L_0x55a1f3bec0e0;  1 drivers
v0x55a1f1ff34f0_0 .net "cin", 3 0, L_0x55a1f3bec3e0;  1 drivers
v0x55a1f21925e0_0 .net "sum", 3 0, L_0x55a1f3bec040;  1 drivers
L_0x55a1f3bea030 .part L_0x55a1f3bec250, 0, 1;
L_0x55a1f3bea160 .part L_0x55a1f3bec2f0, 0, 1;
L_0x55a1f3bea290 .part L_0x55a1f3bec3e0, 0, 1;
L_0x55a1f3bea8a0 .part L_0x55a1f3bec250, 1, 1;
L_0x55a1f3bea9d0 .part L_0x55a1f3bec2f0, 1, 1;
L_0x55a1f3beab00 .part L_0x55a1f3bec3e0, 1, 1;
L_0x55a1f3beb1b0 .part L_0x55a1f3bec250, 2, 1;
L_0x55a1f3beb2e0 .part L_0x55a1f3bec2f0, 2, 1;
L_0x55a1f3beb460 .part L_0x55a1f3bec3e0, 2, 1;
L_0x55a1f3beba30 .part L_0x55a1f3bec250, 3, 1;
L_0x55a1f3bebc50 .part L_0x55a1f3bec2f0, 3, 1;
L_0x55a1f3bebe10 .part L_0x55a1f3bec3e0, 3, 1;
L_0x55a1f3bec040 .concat8 [ 1 1 1 1], L_0x55a1f3be9ad0, L_0x55a1f3bea430, L_0x55a1f3beace0, L_0x55a1f3beb600;
L_0x55a1f3bec0e0 .concat8 [ 1 1 1 1], L_0x55a1f3be9f20, L_0x55a1f3bea790, L_0x55a1f3beb0a0, L_0x55a1f3beb920;
S_0x55a1f2317c30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2330ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3be9540 .functor XOR 1, L_0x55a1f3bea030, L_0x55a1f3bea160, C4<0>, C4<0>;
L_0x55a1f3be9ad0 .functor XOR 1, L_0x55a1f3be9540, L_0x55a1f3bea290, C4<0>, C4<0>;
L_0x55a1f3be9b90 .functor AND 1, L_0x55a1f3bea030, L_0x55a1f3bea160, C4<1>, C4<1>;
L_0x55a1f3be9ca0 .functor AND 1, L_0x55a1f3bea030, L_0x55a1f3bea290, C4<1>, C4<1>;
L_0x55a1f3be9d60 .functor OR 1, L_0x55a1f3be9b90, L_0x55a1f3be9ca0, C4<0>, C4<0>;
L_0x55a1f3be9e70 .functor AND 1, L_0x55a1f3bea290, L_0x55a1f3bea160, C4<1>, C4<1>;
L_0x55a1f3be9f20 .functor OR 1, L_0x55a1f3be9d60, L_0x55a1f3be9e70, C4<0>, C4<0>;
v0x55a1f2324680_0 .net *"_s0", 0 0, L_0x55a1f3be9540;  1 drivers
v0x55a1f22fdc90_0 .net *"_s10", 0 0, L_0x55a1f3be9e70;  1 drivers
v0x55a1f22fdd90_0 .net *"_s4", 0 0, L_0x55a1f3be9b90;  1 drivers
v0x55a1f22f1340_0 .net *"_s6", 0 0, L_0x55a1f3be9ca0;  1 drivers
v0x55a1f22f1420_0 .net *"_s8", 0 0, L_0x55a1f3be9d60;  1 drivers
v0x55a1f22e49f0_0 .net "a", 0 0, L_0x55a1f3bea030;  1 drivers
v0x55a1f22e4ab0_0 .net "b", 0 0, L_0x55a1f3bea160;  1 drivers
v0x55a1f22c9c50_0 .net "ca", 0 0, L_0x55a1f3be9f20;  1 drivers
v0x55a1f22c9d10_0 .net "cin", 0 0, L_0x55a1f3bea290;  1 drivers
v0x55a1f22bd3b0_0 .net "sum", 0 0, L_0x55a1f3be9ad0;  1 drivers
S_0x55a1f22b09b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2330ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bea3c0 .functor XOR 1, L_0x55a1f3bea8a0, L_0x55a1f3bea9d0, C4<0>, C4<0>;
L_0x55a1f3bea430 .functor XOR 1, L_0x55a1f3bea3c0, L_0x55a1f3beab00, C4<0>, C4<0>;
L_0x55a1f3bea4a0 .functor AND 1, L_0x55a1f3bea8a0, L_0x55a1f3bea9d0, C4<1>, C4<1>;
L_0x55a1f3bea510 .functor AND 1, L_0x55a1f3bea8a0, L_0x55a1f3beab00, C4<1>, C4<1>;
L_0x55a1f3bea5d0 .functor OR 1, L_0x55a1f3bea4a0, L_0x55a1f3bea510, C4<0>, C4<0>;
L_0x55a1f3bea6e0 .functor AND 1, L_0x55a1f3beab00, L_0x55a1f3bea9d0, C4<1>, C4<1>;
L_0x55a1f3bea790 .functor OR 1, L_0x55a1f3bea5d0, L_0x55a1f3bea6e0, C4<0>, C4<0>;
v0x55a1f2296a90_0 .net *"_s0", 0 0, L_0x55a1f3bea3c0;  1 drivers
v0x55a1f228a0c0_0 .net *"_s10", 0 0, L_0x55a1f3bea6e0;  1 drivers
v0x55a1f228a1a0_0 .net *"_s4", 0 0, L_0x55a1f3bea4a0;  1 drivers
v0x55a1f227d770_0 .net *"_s6", 0 0, L_0x55a1f3bea510;  1 drivers
v0x55a1f227d850_0 .net *"_s8", 0 0, L_0x55a1f3bea5d0;  1 drivers
v0x55a1f2262a60_0 .net "a", 0 0, L_0x55a1f3bea8a0;  1 drivers
v0x55a1f2262b20_0 .net "b", 0 0, L_0x55a1f3bea9d0;  1 drivers
v0x55a1f2261080_0 .net "ca", 0 0, L_0x55a1f3bea790;  1 drivers
v0x55a1f2261140_0 .net "cin", 0 0, L_0x55a1f3beab00;  1 drivers
v0x55a1f22547e0_0 .net "sum", 0 0, L_0x55a1f3bea430;  1 drivers
S_0x55a1f2247de0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2330ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3beac70 .functor XOR 1, L_0x55a1f3beb1b0, L_0x55a1f3beb2e0, C4<0>, C4<0>;
L_0x55a1f3beace0 .functor XOR 1, L_0x55a1f3beac70, L_0x55a1f3beb460, C4<0>, C4<0>;
L_0x55a1f3beada0 .functor AND 1, L_0x55a1f3beb1b0, L_0x55a1f3beb2e0, C4<1>, C4<1>;
L_0x55a1f3beaeb0 .functor AND 1, L_0x55a1f3beb1b0, L_0x55a1f3beb460, C4<1>, C4<1>;
L_0x55a1f3beaf70 .functor OR 1, L_0x55a1f3beada0, L_0x55a1f3beaeb0, C4<0>, C4<0>;
L_0x55a1f3beb030 .functor AND 1, L_0x55a1f3beb460, L_0x55a1f3beb2e0, C4<1>, C4<1>;
L_0x55a1f3beb0a0 .functor OR 1, L_0x55a1f3beaf70, L_0x55a1f3beb030, C4<0>, C4<0>;
v0x55a1f222dec0_0 .net *"_s0", 0 0, L_0x55a1f3beac70;  1 drivers
v0x55a1f22214f0_0 .net *"_s10", 0 0, L_0x55a1f3beb030;  1 drivers
v0x55a1f22215d0_0 .net *"_s4", 0 0, L_0x55a1f3beada0;  1 drivers
v0x55a1f2214ba0_0 .net *"_s6", 0 0, L_0x55a1f3beaeb0;  1 drivers
v0x55a1f2214c80_0 .net *"_s8", 0 0, L_0x55a1f3beaf70;  1 drivers
v0x55a1f21f9e00_0 .net "a", 0 0, L_0x55a1f3beb1b0;  1 drivers
v0x55a1f21f9ec0_0 .net "b", 0 0, L_0x55a1f3beb2e0;  1 drivers
v0x55a1f21ed4b0_0 .net "ca", 0 0, L_0x55a1f3beb0a0;  1 drivers
v0x55a1f21ed570_0 .net "cin", 0 0, L_0x55a1f3beb460;  1 drivers
v0x55a1f21e0c10_0 .net "sum", 0 0, L_0x55a1f3beace0;  1 drivers
S_0x55a1f21c6bc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2330ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3beb590 .functor XOR 1, L_0x55a1f3beba30, L_0x55a1f3bebc50, C4<0>, C4<0>;
L_0x55a1f3beb600 .functor XOR 1, L_0x55a1f3beb590, L_0x55a1f3bebe10, C4<0>, C4<0>;
L_0x55a1f3beb670 .functor AND 1, L_0x55a1f3beba30, L_0x55a1f3bebc50, C4<1>, C4<1>;
L_0x55a1f3beb6e0 .functor AND 1, L_0x55a1f3beba30, L_0x55a1f3bebe10, C4<1>, C4<1>;
L_0x55a1f3beb7a0 .functor OR 1, L_0x55a1f3beb670, L_0x55a1f3beb6e0, C4<0>, C4<0>;
L_0x55a1f3beb8b0 .functor AND 1, L_0x55a1f3bebe10, L_0x55a1f3bebc50, C4<1>, C4<1>;
L_0x55a1f3beb920 .functor OR 1, L_0x55a1f3beb7a0, L_0x55a1f3beb8b0, C4<0>, C4<0>;
v0x55a1f21ba2f0_0 .net *"_s0", 0 0, L_0x55a1f3beb590;  1 drivers
v0x55a1f21ad920_0 .net *"_s10", 0 0, L_0x55a1f3beb8b0;  1 drivers
v0x55a1f21ada00_0 .net *"_s4", 0 0, L_0x55a1f3beb670;  1 drivers
v0x55a1f1ff39f0_0 .net *"_s6", 0 0, L_0x55a1f3beb6e0;  1 drivers
v0x55a1f1ff3ad0_0 .net *"_s8", 0 0, L_0x55a1f3beb7a0;  1 drivers
v0x55a1f2193370_0 .net "a", 0 0, L_0x55a1f3beba30;  1 drivers
v0x55a1f2193430_0 .net "b", 0 0, L_0x55a1f3bebc50;  1 drivers
v0x55a1f20c38b0_0 .net "ca", 0 0, L_0x55a1f3beb920;  1 drivers
v0x55a1f20c3970_0 .net "cin", 0 0, L_0x55a1f3bebe10;  1 drivers
v0x55a1f20c3660_0 .net "sum", 0 0, L_0x55a1f3beb600;  1 drivers
S_0x55a1f2190c00 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2fc0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1fbdda0_0 .net "a", 3 0, L_0x55a1f3beeb30;  1 drivers
v0x55a1f1fbdea0_0 .net "b", 3 0, L_0x55a1f3beec60;  1 drivers
v0x55a1f1fb1450_0 .net "ca", 3 0, L_0x55a1f3bee9c0;  1 drivers
v0x55a1f1fb1530_0 .net "cin", 3 0, L_0x55a1f3beed90;  1 drivers
v0x55a1f1fa4b00_0 .net "sum", 3 0, L_0x55a1f3bee920;  1 drivers
L_0x55a1f3bec9a0 .part L_0x55a1f3beeb30, 0, 1;
L_0x55a1f3becad0 .part L_0x55a1f3beec60, 0, 1;
L_0x55a1f3becc00 .part L_0x55a1f3beed90, 0, 1;
L_0x55a1f3bed1d0 .part L_0x55a1f3beeb30, 1, 1;
L_0x55a1f3bed300 .part L_0x55a1f3beec60, 1, 1;
L_0x55a1f3bed430 .part L_0x55a1f3beed90, 1, 1;
L_0x55a1f3bedaf0 .part L_0x55a1f3beeb30, 2, 1;
L_0x55a1f3bedc20 .part L_0x55a1f3beec60, 2, 1;
L_0x55a1f3bedda0 .part L_0x55a1f3beed90, 2, 1;
L_0x55a1f3bee370 .part L_0x55a1f3beeb30, 3, 1;
L_0x55a1f3bee530 .part L_0x55a1f3beec60, 3, 1;
L_0x55a1f3bee6f0 .part L_0x55a1f3beed90, 3, 1;
L_0x55a1f3bee920 .concat8 [ 1 1 1 1], L_0x55a1f3bec480, L_0x55a1f3becda0, L_0x55a1f3bed5d0, L_0x55a1f3bedf40;
L_0x55a1f3bee9c0 .concat8 [ 1 1 1 1], L_0x55a1f3bec890, L_0x55a1f3bed0c0, L_0x55a1f3bed9e0, L_0x55a1f3bee260;
S_0x55a1f2177960 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2190c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bebfd0 .functor XOR 1, L_0x55a1f3bec9a0, L_0x55a1f3becad0, C4<0>, C4<0>;
L_0x55a1f3bec480 .functor XOR 1, L_0x55a1f3bebfd0, L_0x55a1f3becc00, C4<0>, C4<0>;
L_0x55a1f3bec540 .functor AND 1, L_0x55a1f3bec9a0, L_0x55a1f3becad0, C4<1>, C4<1>;
L_0x55a1f3bec650 .functor AND 1, L_0x55a1f3bec9a0, L_0x55a1f3becc00, C4<1>, C4<1>;
L_0x55a1f3bec710 .functor OR 1, L_0x55a1f3bec540, L_0x55a1f3bec650, C4<0>, C4<0>;
L_0x55a1f3bec820 .functor AND 1, L_0x55a1f3becc00, L_0x55a1f3becad0, C4<1>, C4<1>;
L_0x55a1f3bec890 .functor OR 1, L_0x55a1f3bec710, L_0x55a1f3bec820, C4<0>, C4<0>;
v0x55a1f21843b0_0 .net *"_s0", 0 0, L_0x55a1f3bebfd0;  1 drivers
v0x55a1f215d9c0_0 .net *"_s10", 0 0, L_0x55a1f3bec820;  1 drivers
v0x55a1f215dac0_0 .net *"_s4", 0 0, L_0x55a1f3bec540;  1 drivers
v0x55a1f2151070_0 .net *"_s6", 0 0, L_0x55a1f3bec650;  1 drivers
v0x55a1f2151150_0 .net *"_s8", 0 0, L_0x55a1f3bec710;  1 drivers
v0x55a1f2144720_0 .net "a", 0 0, L_0x55a1f3bec9a0;  1 drivers
v0x55a1f21447e0_0 .net "b", 0 0, L_0x55a1f3becad0;  1 drivers
v0x55a1f2129980_0 .net "ca", 0 0, L_0x55a1f3bec890;  1 drivers
v0x55a1f2129a40_0 .net "cin", 0 0, L_0x55a1f3becc00;  1 drivers
v0x55a1f211d0e0_0 .net "sum", 0 0, L_0x55a1f3bec480;  1 drivers
S_0x55a1f21106e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2190c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3becd30 .functor XOR 1, L_0x55a1f3bed1d0, L_0x55a1f3bed300, C4<0>, C4<0>;
L_0x55a1f3becda0 .functor XOR 1, L_0x55a1f3becd30, L_0x55a1f3bed430, C4<0>, C4<0>;
L_0x55a1f3bece10 .functor AND 1, L_0x55a1f3bed1d0, L_0x55a1f3bed300, C4<1>, C4<1>;
L_0x55a1f3bece80 .functor AND 1, L_0x55a1f3bed1d0, L_0x55a1f3bed430, C4<1>, C4<1>;
L_0x55a1f3becf40 .functor OR 1, L_0x55a1f3bece10, L_0x55a1f3bece80, C4<0>, C4<0>;
L_0x55a1f3bed050 .functor AND 1, L_0x55a1f3bed430, L_0x55a1f3bed300, C4<1>, C4<1>;
L_0x55a1f3bed0c0 .functor OR 1, L_0x55a1f3becf40, L_0x55a1f3bed050, C4<0>, C4<0>;
v0x55a1f20f67c0_0 .net *"_s0", 0 0, L_0x55a1f3becd30;  1 drivers
v0x55a1f20e9df0_0 .net *"_s10", 0 0, L_0x55a1f3bed050;  1 drivers
v0x55a1f20e9ed0_0 .net *"_s4", 0 0, L_0x55a1f3bece10;  1 drivers
v0x55a1f20dd4a0_0 .net *"_s6", 0 0, L_0x55a1f3bece80;  1 drivers
v0x55a1f20dd580_0 .net *"_s8", 0 0, L_0x55a1f3becf40;  1 drivers
v0x55a1f20c2820_0 .net "a", 0 0, L_0x55a1f3bed1d0;  1 drivers
v0x55a1f20c28e0_0 .net "b", 0 0, L_0x55a1f3bed300;  1 drivers
v0x55a1f20c0e40_0 .net "ca", 0 0, L_0x55a1f3bed0c0;  1 drivers
v0x55a1f20c0f00_0 .net "cin", 0 0, L_0x55a1f3bed430;  1 drivers
v0x55a1f20b45a0_0 .net "sum", 0 0, L_0x55a1f3becda0;  1 drivers
S_0x55a1f20a7ba0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2190c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bed560 .functor XOR 1, L_0x55a1f3bedaf0, L_0x55a1f3bedc20, C4<0>, C4<0>;
L_0x55a1f3bed5d0 .functor XOR 1, L_0x55a1f3bed560, L_0x55a1f3bedda0, C4<0>, C4<0>;
L_0x55a1f3bed690 .functor AND 1, L_0x55a1f3bedaf0, L_0x55a1f3bedc20, C4<1>, C4<1>;
L_0x55a1f3bed7a0 .functor AND 1, L_0x55a1f3bedaf0, L_0x55a1f3bedda0, C4<1>, C4<1>;
L_0x55a1f3bed860 .functor OR 1, L_0x55a1f3bed690, L_0x55a1f3bed7a0, C4<0>, C4<0>;
L_0x55a1f3bed970 .functor AND 1, L_0x55a1f3bedda0, L_0x55a1f3bedc20, C4<1>, C4<1>;
L_0x55a1f3bed9e0 .functor OR 1, L_0x55a1f3bed860, L_0x55a1f3bed970, C4<0>, C4<0>;
v0x55a1f208dc80_0 .net *"_s0", 0 0, L_0x55a1f3bed560;  1 drivers
v0x55a1f20812b0_0 .net *"_s10", 0 0, L_0x55a1f3bed970;  1 drivers
v0x55a1f2081390_0 .net *"_s4", 0 0, L_0x55a1f3bed690;  1 drivers
v0x55a1f2074960_0 .net *"_s6", 0 0, L_0x55a1f3bed7a0;  1 drivers
v0x55a1f2074a40_0 .net *"_s8", 0 0, L_0x55a1f3bed860;  1 drivers
v0x55a1f2059bc0_0 .net "a", 0 0, L_0x55a1f3bedaf0;  1 drivers
v0x55a1f2059c80_0 .net "b", 0 0, L_0x55a1f3bedc20;  1 drivers
v0x55a1f204d270_0 .net "ca", 0 0, L_0x55a1f3bed9e0;  1 drivers
v0x55a1f204d330_0 .net "cin", 0 0, L_0x55a1f3bedda0;  1 drivers
v0x55a1f20409d0_0 .net "sum", 0 0, L_0x55a1f3bed5d0;  1 drivers
S_0x55a1f2026980 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2190c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3beded0 .functor XOR 1, L_0x55a1f3bee370, L_0x55a1f3bee530, C4<0>, C4<0>;
L_0x55a1f3bedf40 .functor XOR 1, L_0x55a1f3beded0, L_0x55a1f3bee6f0, C4<0>, C4<0>;
L_0x55a1f3bedfb0 .functor AND 1, L_0x55a1f3bee370, L_0x55a1f3bee530, C4<1>, C4<1>;
L_0x55a1f3bee020 .functor AND 1, L_0x55a1f3bee370, L_0x55a1f3bee6f0, C4<1>, C4<1>;
L_0x55a1f3bee0e0 .functor OR 1, L_0x55a1f3bedfb0, L_0x55a1f3bee020, C4<0>, C4<0>;
L_0x55a1f3bee1f0 .functor AND 1, L_0x55a1f3bee6f0, L_0x55a1f3bee530, C4<1>, C4<1>;
L_0x55a1f3bee260 .functor OR 1, L_0x55a1f3bee0e0, L_0x55a1f3bee1f0, C4<0>, C4<0>;
v0x55a1f201a0b0_0 .net *"_s0", 0 0, L_0x55a1f3beded0;  1 drivers
v0x55a1f200d6e0_0 .net *"_s10", 0 0, L_0x55a1f3bee1f0;  1 drivers
v0x55a1f200d7c0_0 .net *"_s4", 0 0, L_0x55a1f3bedfb0;  1 drivers
v0x55a1f1ff29c0_0 .net *"_s6", 0 0, L_0x55a1f3bee020;  1 drivers
v0x55a1f1ff2aa0_0 .net *"_s8", 0 0, L_0x55a1f3bee0e0;  1 drivers
v0x55a1f1ff0fe0_0 .net "a", 0 0, L_0x55a1f3bee370;  1 drivers
v0x55a1f1ff10a0_0 .net "b", 0 0, L_0x55a1f3bee530;  1 drivers
v0x55a1f1fe4690_0 .net "ca", 0 0, L_0x55a1f3bee260;  1 drivers
v0x55a1f1fe4750_0 .net "cin", 0 0, L_0x55a1f3bee6f0;  1 drivers
v0x55a1f1fd7df0_0 .net "sum", 0 0, L_0x55a1f3bedf40;  1 drivers
S_0x55a1f2f67440 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f1ef5ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2b75370_0 .net "a", 31 0, L_0x55a1f3c059d0;  1 drivers
v0x55a1f2b75470_0 .net "b", 31 0, L_0x55a1f3c05ac0;  1 drivers
v0x55a1f2b6b970_0 .net "ca", 31 0, L_0x55a1f3c05840;  1 drivers
v0x55a1f2b6ba30_0 .net "cin", 31 0, L_0x55a1f3c05bb0;  1 drivers
v0x55a1f2b68a20_0 .net "sum", 31 0, L_0x55a1f3c05700;  1 drivers
L_0x55a1f3bfa5e0 .part L_0x55a1f3c059d0, 0, 16;
L_0x55a1f3bfa680 .part L_0x55a1f3c05ac0, 0, 16;
L_0x55a1f3bfa720 .part L_0x55a1f3c05bb0, 0, 16;
L_0x55a1f3c053f0 .part L_0x55a1f3c059d0, 16, 16;
L_0x55a1f3c054e0 .part L_0x55a1f3c05ac0, 16, 16;
L_0x55a1f3c055d0 .part L_0x55a1f3c05bb0, 16, 16;
L_0x55a1f3c05700 .concat8 [ 16 16 0 0], L_0x55a1f3bfa2e0, L_0x55a1f3c050f0;
L_0x55a1f3c05840 .concat8 [ 16 16 0 0], L_0x55a1f3bfa380, L_0x55a1f3c05190;
S_0x55a1f2cf56d0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2f67440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2e5aab0_0 .net "a", 15 0, L_0x55a1f3bfa5e0;  1 drivers
v0x55a1f2e5abb0_0 .net "b", 15 0, L_0x55a1f3bfa680;  1 drivers
v0x55a1f2e510b0_0 .net "ca", 15 0, L_0x55a1f3bfa380;  1 drivers
v0x55a1f2e511a0_0 .net "cin", 15 0, L_0x55a1f3bfa720;  1 drivers
v0x55a1f2e4e160_0 .net "sum", 15 0, L_0x55a1f3bfa2e0;  1 drivers
L_0x55a1f3bf20f0 .part L_0x55a1f3bfa5e0, 0, 4;
L_0x55a1f3bf2190 .part L_0x55a1f3bfa680, 0, 4;
L_0x55a1f3bf2230 .part L_0x55a1f3bfa720, 0, 4;
L_0x55a1f3bf4a80 .part L_0x55a1f3bfa5e0, 4, 4;
L_0x55a1f3bf4b70 .part L_0x55a1f3bfa680, 4, 4;
L_0x55a1f3bf4c60 .part L_0x55a1f3bfa720, 4, 4;
L_0x55a1f3bf7540 .part L_0x55a1f3bfa5e0, 8, 4;
L_0x55a1f3bf75e0 .part L_0x55a1f3bfa680, 8, 4;
L_0x55a1f3bf76d0 .part L_0x55a1f3bfa720, 8, 4;
L_0x55a1f3bf9ee0 .part L_0x55a1f3bfa5e0, 12, 4;
L_0x55a1f3bfa010 .part L_0x55a1f3bfa680, 12, 4;
L_0x55a1f3bfa140 .part L_0x55a1f3bfa720, 12, 4;
L_0x55a1f3bfa2e0 .concat8 [ 4 4 4 4], L_0x55a1f3bf1ee0, L_0x55a1f3bf4870, L_0x55a1f3bf7330, L_0x55a1f3bf9cd0;
L_0x55a1f3bfa380 .concat8 [ 4 4 4 4], L_0x55a1f3bf1f80, L_0x55a1f3bf4910, L_0x55a1f3bf73d0, L_0x55a1f3bf9d70;
S_0x55a1f2c25b00 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2cf56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3076f10_0 .net "a", 3 0, L_0x55a1f3bf20f0;  1 drivers
v0x55a1f3077010_0 .net "b", 3 0, L_0x55a1f3bf2190;  1 drivers
v0x55a1f3073fc0_0 .net "ca", 3 0, L_0x55a1f3bf1f80;  1 drivers
v0x55a1f3074080_0 .net "cin", 3 0, L_0x55a1f3bf2230;  1 drivers
v0x55a1f3071070_0 .net "sum", 3 0, L_0x55a1f3bf1ee0;  1 drivers
L_0x55a1f3befea0 .part L_0x55a1f3bf20f0, 0, 1;
L_0x55a1f3beffd0 .part L_0x55a1f3bf2190, 0, 1;
L_0x55a1f3bf0100 .part L_0x55a1f3bf2230, 0, 1;
L_0x55a1f3bf0710 .part L_0x55a1f3bf20f0, 1, 1;
L_0x55a1f3bf0840 .part L_0x55a1f3bf2190, 1, 1;
L_0x55a1f3bf0970 .part L_0x55a1f3bf2230, 1, 1;
L_0x55a1f3bf10b0 .part L_0x55a1f3bf20f0, 2, 1;
L_0x55a1f3bf11e0 .part L_0x55a1f3bf2190, 2, 1;
L_0x55a1f3bf1360 .part L_0x55a1f3bf2230, 2, 1;
L_0x55a1f3bf1930 .part L_0x55a1f3bf20f0, 3, 1;
L_0x55a1f3bf1af0 .part L_0x55a1f3bf2190, 3, 1;
L_0x55a1f3bf1cb0 .part L_0x55a1f3bf2230, 3, 1;
L_0x55a1f3bf1ee0 .concat8 [ 1 1 1 1], L_0x55a1f3bee8b0, L_0x55a1f3bf02a0, L_0x55a1f3bf0b50, L_0x55a1f3bf1500;
L_0x55a1f3bf1f80 .concat8 [ 1 1 1 1], L_0x55a1f3befd90, L_0x55a1f3bf0600, L_0x55a1f3bf0fa0, L_0x55a1f3bf1820;
S_0x55a1f29b5710 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c25b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3beeec0 .functor XOR 1, L_0x55a1f3befea0, L_0x55a1f3beffd0, C4<0>, C4<0>;
L_0x55a1f3bee8b0 .functor XOR 1, L_0x55a1f3beeec0, L_0x55a1f3bf0100, C4<0>, C4<0>;
L_0x55a1f3befa40 .functor AND 1, L_0x55a1f3befea0, L_0x55a1f3beffd0, C4<1>, C4<1>;
L_0x55a1f3befb50 .functor AND 1, L_0x55a1f3befea0, L_0x55a1f3bf0100, C4<1>, C4<1>;
L_0x55a1f3befc10 .functor OR 1, L_0x55a1f3befa40, L_0x55a1f3befb50, C4<0>, C4<0>;
L_0x55a1f3befd20 .functor AND 1, L_0x55a1f3bf0100, L_0x55a1f3beffd0, C4<1>, C4<1>;
L_0x55a1f3befd90 .functor OR 1, L_0x55a1f3befc10, L_0x55a1f3befd20, C4<0>, C4<0>;
v0x55a1f2743bd0_0 .net *"_s0", 0 0, L_0x55a1f3beeec0;  1 drivers
v0x55a1f2743560_0 .net *"_s10", 0 0, L_0x55a1f3befd20;  1 drivers
v0x55a1f2743640_0 .net *"_s4", 0 0, L_0x55a1f3befa40;  1 drivers
v0x55a1f3100f20_0 .net *"_s6", 0 0, L_0x55a1f3befb50;  1 drivers
v0x55a1f3101000_0 .net *"_s8", 0 0, L_0x55a1f3befc10;  1 drivers
v0x55a1f30fdfd0_0 .net "a", 0 0, L_0x55a1f3befea0;  1 drivers
v0x55a1f30fe070_0 .net "b", 0 0, L_0x55a1f3beffd0;  1 drivers
v0x55a1f30f45d0_0 .net "ca", 0 0, L_0x55a1f3befd90;  1 drivers
v0x55a1f30f4690_0 .net "cin", 0 0, L_0x55a1f3bf0100;  1 drivers
v0x55a1f30f1730_0 .net "sum", 0 0, L_0x55a1f3bee8b0;  1 drivers
S_0x55a1f30e7c80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c25b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf0230 .functor XOR 1, L_0x55a1f3bf0710, L_0x55a1f3bf0840, C4<0>, C4<0>;
L_0x55a1f3bf02a0 .functor XOR 1, L_0x55a1f3bf0230, L_0x55a1f3bf0970, C4<0>, C4<0>;
L_0x55a1f3bf0310 .functor AND 1, L_0x55a1f3bf0710, L_0x55a1f3bf0840, C4<1>, C4<1>;
L_0x55a1f3bf0380 .functor AND 1, L_0x55a1f3bf0710, L_0x55a1f3bf0970, C4<1>, C4<1>;
L_0x55a1f3bf0440 .functor OR 1, L_0x55a1f3bf0310, L_0x55a1f3bf0380, C4<0>, C4<0>;
L_0x55a1f3bf0550 .functor AND 1, L_0x55a1f3bf0970, L_0x55a1f3bf0840, C4<1>, C4<1>;
L_0x55a1f3bf0600 .functor OR 1, L_0x55a1f3bf0440, L_0x55a1f3bf0550, C4<0>, C4<0>;
v0x55a1f30e4d30_0 .net *"_s0", 0 0, L_0x55a1f3bf0230;  1 drivers
v0x55a1f30e4e10_0 .net *"_s10", 0 0, L_0x55a1f3bf0550;  1 drivers
v0x55a1f30de190_0 .net *"_s4", 0 0, L_0x55a1f3bf0310;  1 drivers
v0x55a1f30de260_0 .net *"_s6", 0 0, L_0x55a1f3bf0380;  1 drivers
v0x55a1f30db240_0 .net *"_s8", 0 0, L_0x55a1f3bf0440;  1 drivers
v0x55a1f30db370_0 .net "a", 0 0, L_0x55a1f3bf0710;  1 drivers
v0x55a1f30d82f0_0 .net "b", 0 0, L_0x55a1f3bf0840;  1 drivers
v0x55a1f30d83b0_0 .net "ca", 0 0, L_0x55a1f3bf0600;  1 drivers
v0x55a1f30cdce0_0 .net "cin", 0 0, L_0x55a1f3bf0970;  1 drivers
v0x55a1f30cad90_0 .net "sum", 0 0, L_0x55a1f3bf02a0;  1 drivers
S_0x55a1f30c1390 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c25b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf0ae0 .functor XOR 1, L_0x55a1f3bf10b0, L_0x55a1f3bf11e0, C4<0>, C4<0>;
L_0x55a1f3bf0b50 .functor XOR 1, L_0x55a1f3bf0ae0, L_0x55a1f3bf1360, C4<0>, C4<0>;
L_0x55a1f3bf0c10 .functor AND 1, L_0x55a1f3bf10b0, L_0x55a1f3bf11e0, C4<1>, C4<1>;
L_0x55a1f3bf0d20 .functor AND 1, L_0x55a1f3bf10b0, L_0x55a1f3bf1360, C4<1>, C4<1>;
L_0x55a1f3bf0de0 .functor OR 1, L_0x55a1f3bf0c10, L_0x55a1f3bf0d20, C4<0>, C4<0>;
L_0x55a1f3bf0ef0 .functor AND 1, L_0x55a1f3bf1360, L_0x55a1f3bf11e0, C4<1>, C4<1>;
L_0x55a1f3bf0fa0 .functor OR 1, L_0x55a1f3bf0de0, L_0x55a1f3bf0ef0, C4<0>, C4<0>;
v0x55a1f30be440_0 .net *"_s0", 0 0, L_0x55a1f3bf0ae0;  1 drivers
v0x55a1f30be520_0 .net *"_s10", 0 0, L_0x55a1f3bf0ef0;  1 drivers
v0x55a1f30b4a40_0 .net *"_s4", 0 0, L_0x55a1f3bf0c10;  1 drivers
v0x55a1f30b4b30_0 .net *"_s6", 0 0, L_0x55a1f3bf0d20;  1 drivers
v0x55a1f30b1af0_0 .net *"_s8", 0 0, L_0x55a1f3bf0de0;  1 drivers
v0x55a1f30b1c20_0 .net "a", 0 0, L_0x55a1f3bf10b0;  1 drivers
v0x55a1f30aaf50_0 .net "b", 0 0, L_0x55a1f3bf11e0;  1 drivers
v0x55a1f30aaff0_0 .net "ca", 0 0, L_0x55a1f3bf0fa0;  1 drivers
v0x55a1f30a8000_0 .net "cin", 0 0, L_0x55a1f3bf1360;  1 drivers
v0x55a1f30a80c0_0 .net "sum", 0 0, L_0x55a1f3bf0b50;  1 drivers
S_0x55a1f30a50b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c25b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf1490 .functor XOR 1, L_0x55a1f3bf1930, L_0x55a1f3bf1af0, C4<0>, C4<0>;
L_0x55a1f3bf1500 .functor XOR 1, L_0x55a1f3bf1490, L_0x55a1f3bf1cb0, C4<0>, C4<0>;
L_0x55a1f3bf1570 .functor AND 1, L_0x55a1f3bf1930, L_0x55a1f3bf1af0, C4<1>, C4<1>;
L_0x55a1f3bf15e0 .functor AND 1, L_0x55a1f3bf1930, L_0x55a1f3bf1cb0, C4<1>, C4<1>;
L_0x55a1f3bf16a0 .functor OR 1, L_0x55a1f3bf1570, L_0x55a1f3bf15e0, C4<0>, C4<0>;
L_0x55a1f3bf17b0 .functor AND 1, L_0x55a1f3bf1cb0, L_0x55a1f3bf1af0, C4<1>, C4<1>;
L_0x55a1f3bf1820 .functor OR 1, L_0x55a1f3bf16a0, L_0x55a1f3bf17b0, C4<0>, C4<0>;
v0x55a1f3099ca0_0 .net *"_s0", 0 0, L_0x55a1f3bf1490;  1 drivers
v0x55a1f3099d80_0 .net *"_s10", 0 0, L_0x55a1f3bf17b0;  1 drivers
v0x55a1f3096d50_0 .net *"_s4", 0 0, L_0x55a1f3bf1570;  1 drivers
v0x55a1f3096e20_0 .net *"_s6", 0 0, L_0x55a1f3bf15e0;  1 drivers
v0x55a1f308d350_0 .net *"_s8", 0 0, L_0x55a1f3bf16a0;  1 drivers
v0x55a1f308d480_0 .net "a", 0 0, L_0x55a1f3bf1930;  1 drivers
v0x55a1f308a400_0 .net "b", 0 0, L_0x55a1f3bf1af0;  1 drivers
v0x55a1f308a4c0_0 .net "ca", 0 0, L_0x55a1f3bf1820;  1 drivers
v0x55a1f3080a00_0 .net "cin", 0 0, L_0x55a1f3bf1cb0;  1 drivers
v0x55a1f307dab0_0 .net "sum", 0 0, L_0x55a1f3bf1500;  1 drivers
S_0x55a1f3066a60 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2cf56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2fc9ee0_0 .net "a", 3 0, L_0x55a1f3bf4a80;  1 drivers
v0x55a1f2fc9fe0_0 .net "b", 3 0, L_0x55a1f3bf4b70;  1 drivers
v0x55a1f2fc6f90_0 .net "ca", 3 0, L_0x55a1f3bf4910;  1 drivers
v0x55a1f2fc7050_0 .net "cin", 3 0, L_0x55a1f3bf4c60;  1 drivers
v0x55a1f2fbd590_0 .net "sum", 3 0, L_0x55a1f3bf4870;  1 drivers
L_0x55a1f3bf2830 .part L_0x55a1f3bf4a80, 0, 1;
L_0x55a1f3bf2960 .part L_0x55a1f3bf4b70, 0, 1;
L_0x55a1f3bf2a90 .part L_0x55a1f3bf4c60, 0, 1;
L_0x55a1f3bf30a0 .part L_0x55a1f3bf4a80, 1, 1;
L_0x55a1f3bf31d0 .part L_0x55a1f3bf4b70, 1, 1;
L_0x55a1f3bf3300 .part L_0x55a1f3bf4c60, 1, 1;
L_0x55a1f3bf3a40 .part L_0x55a1f3bf4a80, 2, 1;
L_0x55a1f3bf3b70 .part L_0x55a1f3bf4b70, 2, 1;
L_0x55a1f3bf3cf0 .part L_0x55a1f3bf4c60, 2, 1;
L_0x55a1f3bf42c0 .part L_0x55a1f3bf4a80, 3, 1;
L_0x55a1f3bf4480 .part L_0x55a1f3bf4b70, 3, 1;
L_0x55a1f3bf4640 .part L_0x55a1f3bf4c60, 3, 1;
L_0x55a1f3bf4870 .concat8 [ 1 1 1 1], L_0x55a1f3bf22d0, L_0x55a1f3bf2c30, L_0x55a1f3bf34e0, L_0x55a1f3bf3e90;
L_0x55a1f3bf4910 .concat8 [ 1 1 1 1], L_0x55a1f3bf2720, L_0x55a1f3bf2f90, L_0x55a1f3bf3930, L_0x55a1f3bf41b0;
S_0x55a1f3063b10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3066a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf1e70 .functor XOR 1, L_0x55a1f3bf2830, L_0x55a1f3bf2960, C4<0>, C4<0>;
L_0x55a1f3bf22d0 .functor XOR 1, L_0x55a1f3bf1e70, L_0x55a1f3bf2a90, C4<0>, C4<0>;
L_0x55a1f3bf2390 .functor AND 1, L_0x55a1f3bf2830, L_0x55a1f3bf2960, C4<1>, C4<1>;
L_0x55a1f3bf24a0 .functor AND 1, L_0x55a1f3bf2830, L_0x55a1f3bf2a90, C4<1>, C4<1>;
L_0x55a1f3bf2560 .functor OR 1, L_0x55a1f3bf2390, L_0x55a1f3bf24a0, C4<0>, C4<0>;
L_0x55a1f3bf2670 .functor AND 1, L_0x55a1f3bf2a90, L_0x55a1f3bf2960, C4<1>, C4<1>;
L_0x55a1f3bf2720 .functor OR 1, L_0x55a1f3bf2560, L_0x55a1f3bf2670, C4<0>, C4<0>;
v0x55a1f305a110_0 .net *"_s0", 0 0, L_0x55a1f3bf1e70;  1 drivers
v0x55a1f305a1f0_0 .net *"_s10", 0 0, L_0x55a1f3bf2670;  1 drivers
v0x55a1f30571c0_0 .net *"_s4", 0 0, L_0x55a1f3bf2390;  1 drivers
v0x55a1f30572b0_0 .net *"_s6", 0 0, L_0x55a1f3bf24a0;  1 drivers
v0x55a1f304d7c0_0 .net *"_s8", 0 0, L_0x55a1f3bf2560;  1 drivers
v0x55a1f304d8f0_0 .net "a", 0 0, L_0x55a1f3bf2830;  1 drivers
v0x55a1f304a870_0 .net "b", 0 0, L_0x55a1f3bf2960;  1 drivers
v0x55a1f304a910_0 .net "ca", 0 0, L_0x55a1f3bf2720;  1 drivers
v0x55a1f3043cd0_0 .net "cin", 0 0, L_0x55a1f3bf2a90;  1 drivers
v0x55a1f3043d90_0 .net "sum", 0 0, L_0x55a1f3bf22d0;  1 drivers
S_0x55a1f3040d80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3066a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf2bc0 .functor XOR 1, L_0x55a1f3bf30a0, L_0x55a1f3bf31d0, C4<0>, C4<0>;
L_0x55a1f3bf2c30 .functor XOR 1, L_0x55a1f3bf2bc0, L_0x55a1f3bf3300, C4<0>, C4<0>;
L_0x55a1f3bf2ca0 .functor AND 1, L_0x55a1f3bf30a0, L_0x55a1f3bf31d0, C4<1>, C4<1>;
L_0x55a1f3bf2d10 .functor AND 1, L_0x55a1f3bf30a0, L_0x55a1f3bf3300, C4<1>, C4<1>;
L_0x55a1f3bf2dd0 .functor OR 1, L_0x55a1f3bf2ca0, L_0x55a1f3bf2d10, C4<0>, C4<0>;
L_0x55a1f3bf2ee0 .functor AND 1, L_0x55a1f3bf3300, L_0x55a1f3bf31d0, C4<1>, C4<1>;
L_0x55a1f3bf2f90 .functor OR 1, L_0x55a1f3bf2dd0, L_0x55a1f3bf2ee0, C4<0>, C4<0>;
v0x55a1f303de30_0 .net *"_s0", 0 0, L_0x55a1f3bf2bc0;  1 drivers
v0x55a1f303df10_0 .net *"_s10", 0 0, L_0x55a1f3bf2ee0;  1 drivers
v0x55a1f3031160_0 .net *"_s4", 0 0, L_0x55a1f3bf2ca0;  1 drivers
v0x55a1f3031230_0 .net *"_s6", 0 0, L_0x55a1f3bf2d10;  1 drivers
v0x55a1f302e210_0 .net *"_s8", 0 0, L_0x55a1f3bf2dd0;  1 drivers
v0x55a1f302e340_0 .net "a", 0 0, L_0x55a1f3bf30a0;  1 drivers
v0x55a1f3024810_0 .net "b", 0 0, L_0x55a1f3bf31d0;  1 drivers
v0x55a1f30248d0_0 .net "ca", 0 0, L_0x55a1f3bf2f90;  1 drivers
v0x55a1f30218c0_0 .net "cin", 0 0, L_0x55a1f3bf3300;  1 drivers
v0x55a1f3017ec0_0 .net "sum", 0 0, L_0x55a1f3bf2c30;  1 drivers
S_0x55a1f3014f70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3066a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf3470 .functor XOR 1, L_0x55a1f3bf3a40, L_0x55a1f3bf3b70, C4<0>, C4<0>;
L_0x55a1f3bf34e0 .functor XOR 1, L_0x55a1f3bf3470, L_0x55a1f3bf3cf0, C4<0>, C4<0>;
L_0x55a1f3bf35a0 .functor AND 1, L_0x55a1f3bf3a40, L_0x55a1f3bf3b70, C4<1>, C4<1>;
L_0x55a1f3bf36b0 .functor AND 1, L_0x55a1f3bf3a40, L_0x55a1f3bf3cf0, C4<1>, C4<1>;
L_0x55a1f3bf3770 .functor OR 1, L_0x55a1f3bf35a0, L_0x55a1f3bf36b0, C4<0>, C4<0>;
L_0x55a1f3bf3880 .functor AND 1, L_0x55a1f3bf3cf0, L_0x55a1f3bf3b70, C4<1>, C4<1>;
L_0x55a1f3bf3930 .functor OR 1, L_0x55a1f3bf3770, L_0x55a1f3bf3880, C4<0>, C4<0>;
v0x55a1f300e3d0_0 .net *"_s0", 0 0, L_0x55a1f3bf3470;  1 drivers
v0x55a1f300e4b0_0 .net *"_s10", 0 0, L_0x55a1f3bf3880;  1 drivers
v0x55a1f300b480_0 .net *"_s4", 0 0, L_0x55a1f3bf35a0;  1 drivers
v0x55a1f300b570_0 .net *"_s6", 0 0, L_0x55a1f3bf36b0;  1 drivers
v0x55a1f3008530_0 .net *"_s8", 0 0, L_0x55a1f3bf3770;  1 drivers
v0x55a1f3008660_0 .net "a", 0 0, L_0x55a1f3bf3a40;  1 drivers
v0x55a1f2ffdf20_0 .net "b", 0 0, L_0x55a1f3bf3b70;  1 drivers
v0x55a1f2ffdfc0_0 .net "ca", 0 0, L_0x55a1f3bf3930;  1 drivers
v0x55a1f2ffafd0_0 .net "cin", 0 0, L_0x55a1f3bf3cf0;  1 drivers
v0x55a1f2ffb090_0 .net "sum", 0 0, L_0x55a1f3bf34e0;  1 drivers
S_0x55a1f2ff15d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3066a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf3e20 .functor XOR 1, L_0x55a1f3bf42c0, L_0x55a1f3bf4480, C4<0>, C4<0>;
L_0x55a1f3bf3e90 .functor XOR 1, L_0x55a1f3bf3e20, L_0x55a1f3bf4640, C4<0>, C4<0>;
L_0x55a1f3bf3f00 .functor AND 1, L_0x55a1f3bf42c0, L_0x55a1f3bf4480, C4<1>, C4<1>;
L_0x55a1f3bf3f70 .functor AND 1, L_0x55a1f3bf42c0, L_0x55a1f3bf4640, C4<1>, C4<1>;
L_0x55a1f3bf4030 .functor OR 1, L_0x55a1f3bf3f00, L_0x55a1f3bf3f70, C4<0>, C4<0>;
L_0x55a1f3bf4140 .functor AND 1, L_0x55a1f3bf4640, L_0x55a1f3bf4480, C4<1>, C4<1>;
L_0x55a1f3bf41b0 .functor OR 1, L_0x55a1f3bf4030, L_0x55a1f3bf4140, C4<0>, C4<0>;
v0x55a1f2fee680_0 .net *"_s0", 0 0, L_0x55a1f3bf3e20;  1 drivers
v0x55a1f2fee760_0 .net *"_s10", 0 0, L_0x55a1f3bf4140;  1 drivers
v0x55a1f2fe4c80_0 .net *"_s4", 0 0, L_0x55a1f3bf3f00;  1 drivers
v0x55a1f2fe4d50_0 .net *"_s6", 0 0, L_0x55a1f3bf3f70;  1 drivers
v0x55a1f2fe1d30_0 .net *"_s8", 0 0, L_0x55a1f3bf4030;  1 drivers
v0x55a1f2fe1e60_0 .net "a", 0 0, L_0x55a1f3bf42c0;  1 drivers
v0x55a1f2fdb190_0 .net "b", 0 0, L_0x55a1f3bf4480;  1 drivers
v0x55a1f2fdb250_0 .net "ca", 0 0, L_0x55a1f3bf41b0;  1 drivers
v0x55a1f2fd8240_0 .net "cin", 0 0, L_0x55a1f3bf4640;  1 drivers
v0x55a1f2fd52f0_0 .net "sum", 0 0, L_0x55a1f3bf3e90;  1 drivers
S_0x55a1f2fba640 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2cf56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2f1df30_0 .net "a", 3 0, L_0x55a1f3bf7540;  1 drivers
v0x55a1f2f1e030_0 .net "b", 3 0, L_0x55a1f3bf75e0;  1 drivers
v0x55a1f2f14530_0 .net "ca", 3 0, L_0x55a1f3bf73d0;  1 drivers
v0x55a1f2f145f0_0 .net "cin", 3 0, L_0x55a1f3bf76d0;  1 drivers
v0x55a1f2f115e0_0 .net "sum", 3 0, L_0x55a1f3bf7330;  1 drivers
L_0x55a1f3bf52f0 .part L_0x55a1f3bf7540, 0, 1;
L_0x55a1f3bf5420 .part L_0x55a1f3bf75e0, 0, 1;
L_0x55a1f3bf5550 .part L_0x55a1f3bf76d0, 0, 1;
L_0x55a1f3bf5b60 .part L_0x55a1f3bf7540, 1, 1;
L_0x55a1f3bf5c90 .part L_0x55a1f3bf75e0, 1, 1;
L_0x55a1f3bf5dc0 .part L_0x55a1f3bf76d0, 1, 1;
L_0x55a1f3bf6500 .part L_0x55a1f3bf7540, 2, 1;
L_0x55a1f3bf6630 .part L_0x55a1f3bf75e0, 2, 1;
L_0x55a1f3bf67b0 .part L_0x55a1f3bf76d0, 2, 1;
L_0x55a1f3bf6d80 .part L_0x55a1f3bf7540, 3, 1;
L_0x55a1f3bf6f40 .part L_0x55a1f3bf75e0, 3, 1;
L_0x55a1f3bf7100 .part L_0x55a1f3bf76d0, 3, 1;
L_0x55a1f3bf7330 .concat8 [ 1 1 1 1], L_0x55a1f3bf4d90, L_0x55a1f3bf56f0, L_0x55a1f3bf5fa0, L_0x55a1f3bf6950;
L_0x55a1f3bf73d0 .concat8 [ 1 1 1 1], L_0x55a1f3bf51e0, L_0x55a1f3bf5a50, L_0x55a1f3bf63f0, L_0x55a1f3bf6c70;
S_0x55a1f2fb0c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2fba640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf4800 .functor XOR 1, L_0x55a1f3bf52f0, L_0x55a1f3bf5420, C4<0>, C4<0>;
L_0x55a1f3bf4d90 .functor XOR 1, L_0x55a1f3bf4800, L_0x55a1f3bf5550, C4<0>, C4<0>;
L_0x55a1f3bf4e50 .functor AND 1, L_0x55a1f3bf52f0, L_0x55a1f3bf5420, C4<1>, C4<1>;
L_0x55a1f3bf4f60 .functor AND 1, L_0x55a1f3bf52f0, L_0x55a1f3bf5550, C4<1>, C4<1>;
L_0x55a1f3bf5020 .functor OR 1, L_0x55a1f3bf4e50, L_0x55a1f3bf4f60, C4<0>, C4<0>;
L_0x55a1f3bf5130 .functor AND 1, L_0x55a1f3bf5550, L_0x55a1f3bf5420, C4<1>, C4<1>;
L_0x55a1f3bf51e0 .functor OR 1, L_0x55a1f3bf5020, L_0x55a1f3bf5130, C4<0>, C4<0>;
v0x55a1f2fadcf0_0 .net *"_s0", 0 0, L_0x55a1f3bf4800;  1 drivers
v0x55a1f2faddf0_0 .net *"_s10", 0 0, L_0x55a1f3bf5130;  1 drivers
v0x55a1f2fa7150_0 .net *"_s4", 0 0, L_0x55a1f3bf4e50;  1 drivers
v0x55a1f2fa7240_0 .net *"_s6", 0 0, L_0x55a1f3bf4f60;  1 drivers
v0x55a1f2fa4200_0 .net *"_s8", 0 0, L_0x55a1f3bf5020;  1 drivers
v0x55a1f2fa4330_0 .net "a", 0 0, L_0x55a1f3bf52f0;  1 drivers
v0x55a1f2fa12b0_0 .net "b", 0 0, L_0x55a1f3bf5420;  1 drivers
v0x55a1f2fa1370_0 .net "ca", 0 0, L_0x55a1f3bf51e0;  1 drivers
v0x55a1f2f96ca0_0 .net "cin", 0 0, L_0x55a1f3bf5550;  1 drivers
v0x55a1f2f93d50_0 .net "sum", 0 0, L_0x55a1f3bf4d90;  1 drivers
S_0x55a1f2f8a350 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2fba640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf5680 .functor XOR 1, L_0x55a1f3bf5b60, L_0x55a1f3bf5c90, C4<0>, C4<0>;
L_0x55a1f3bf56f0 .functor XOR 1, L_0x55a1f3bf5680, L_0x55a1f3bf5dc0, C4<0>, C4<0>;
L_0x55a1f3bf5760 .functor AND 1, L_0x55a1f3bf5b60, L_0x55a1f3bf5c90, C4<1>, C4<1>;
L_0x55a1f3bf57d0 .functor AND 1, L_0x55a1f3bf5b60, L_0x55a1f3bf5dc0, C4<1>, C4<1>;
L_0x55a1f3bf5890 .functor OR 1, L_0x55a1f3bf5760, L_0x55a1f3bf57d0, C4<0>, C4<0>;
L_0x55a1f3bf59a0 .functor AND 1, L_0x55a1f3bf5dc0, L_0x55a1f3bf5c90, C4<1>, C4<1>;
L_0x55a1f3bf5a50 .functor OR 1, L_0x55a1f3bf5890, L_0x55a1f3bf59a0, C4<0>, C4<0>;
v0x55a1f2f87400_0 .net *"_s0", 0 0, L_0x55a1f3bf5680;  1 drivers
v0x55a1f2f874e0_0 .net *"_s10", 0 0, L_0x55a1f3bf59a0;  1 drivers
v0x55a1f2f7da00_0 .net *"_s4", 0 0, L_0x55a1f3bf5760;  1 drivers
v0x55a1f2f7daa0_0 .net *"_s6", 0 0, L_0x55a1f3bf57d0;  1 drivers
v0x55a1f2f7aab0_0 .net *"_s8", 0 0, L_0x55a1f3bf5890;  1 drivers
v0x55a1f2f7abe0_0 .net "a", 0 0, L_0x55a1f3bf5b60;  1 drivers
v0x55a1f2f73f10_0 .net "b", 0 0, L_0x55a1f3bf5c90;  1 drivers
v0x55a1f2f73fb0_0 .net "ca", 0 0, L_0x55a1f3bf5a50;  1 drivers
v0x55a1f2f70fc0_0 .net "cin", 0 0, L_0x55a1f3bf5dc0;  1 drivers
v0x55a1f2f71080_0 .net "sum", 0 0, L_0x55a1f3bf56f0;  1 drivers
S_0x55a1f2f6e070 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2fba640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf5f30 .functor XOR 1, L_0x55a1f3bf6500, L_0x55a1f3bf6630, C4<0>, C4<0>;
L_0x55a1f3bf5fa0 .functor XOR 1, L_0x55a1f3bf5f30, L_0x55a1f3bf67b0, C4<0>, C4<0>;
L_0x55a1f3bf6060 .functor AND 1, L_0x55a1f3bf6500, L_0x55a1f3bf6630, C4<1>, C4<1>;
L_0x55a1f3bf6170 .functor AND 1, L_0x55a1f3bf6500, L_0x55a1f3bf67b0, C4<1>, C4<1>;
L_0x55a1f3bf6230 .functor OR 1, L_0x55a1f3bf6060, L_0x55a1f3bf6170, C4<0>, C4<0>;
L_0x55a1f3bf6340 .functor AND 1, L_0x55a1f3bf67b0, L_0x55a1f3bf6630, C4<1>, C4<1>;
L_0x55a1f3bf63f0 .functor OR 1, L_0x55a1f3bf6230, L_0x55a1f3bf6340, C4<0>, C4<0>;
v0x55a1f2f60a10_0 .net *"_s0", 0 0, L_0x55a1f3bf5f30;  1 drivers
v0x55a1f2f60af0_0 .net *"_s10", 0 0, L_0x55a1f3bf6340;  1 drivers
v0x55a1f2f5dac0_0 .net *"_s4", 0 0, L_0x55a1f3bf6060;  1 drivers
v0x55a1f2f5dbb0_0 .net *"_s6", 0 0, L_0x55a1f3bf6170;  1 drivers
v0x55a1f2f540c0_0 .net *"_s8", 0 0, L_0x55a1f3bf6230;  1 drivers
v0x55a1f2f541f0_0 .net "a", 0 0, L_0x55a1f3bf6500;  1 drivers
v0x55a1f2f51170_0 .net "b", 0 0, L_0x55a1f3bf6630;  1 drivers
v0x55a1f2f51210_0 .net "ca", 0 0, L_0x55a1f3bf63f0;  1 drivers
v0x55a1f2f47770_0 .net "cin", 0 0, L_0x55a1f3bf67b0;  1 drivers
v0x55a1f2f44820_0 .net "sum", 0 0, L_0x55a1f3bf5fa0;  1 drivers
S_0x55a1f2f3dc80 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2fba640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf68e0 .functor XOR 1, L_0x55a1f3bf6d80, L_0x55a1f3bf6f40, C4<0>, C4<0>;
L_0x55a1f3bf6950 .functor XOR 1, L_0x55a1f3bf68e0, L_0x55a1f3bf7100, C4<0>, C4<0>;
L_0x55a1f3bf69c0 .functor AND 1, L_0x55a1f3bf6d80, L_0x55a1f3bf6f40, C4<1>, C4<1>;
L_0x55a1f3bf6a30 .functor AND 1, L_0x55a1f3bf6d80, L_0x55a1f3bf7100, C4<1>, C4<1>;
L_0x55a1f3bf6af0 .functor OR 1, L_0x55a1f3bf69c0, L_0x55a1f3bf6a30, C4<0>, C4<0>;
L_0x55a1f3bf6c00 .functor AND 1, L_0x55a1f3bf7100, L_0x55a1f3bf6f40, C4<1>, C4<1>;
L_0x55a1f3bf6c70 .functor OR 1, L_0x55a1f3bf6af0, L_0x55a1f3bf6c00, C4<0>, C4<0>;
v0x55a1f2f3ad30_0 .net *"_s0", 0 0, L_0x55a1f3bf68e0;  1 drivers
v0x55a1f2f3ae30_0 .net *"_s10", 0 0, L_0x55a1f3bf6c00;  1 drivers
v0x55a1f2f37de0_0 .net *"_s4", 0 0, L_0x55a1f3bf69c0;  1 drivers
v0x55a1f2f37ed0_0 .net *"_s6", 0 0, L_0x55a1f3bf6a30;  1 drivers
v0x55a1f2f2d7d0_0 .net *"_s8", 0 0, L_0x55a1f3bf6af0;  1 drivers
v0x55a1f2f2d900_0 .net "a", 0 0, L_0x55a1f3bf6d80;  1 drivers
v0x55a1f2f2a880_0 .net "b", 0 0, L_0x55a1f3bf6f40;  1 drivers
v0x55a1f2f2a940_0 .net "ca", 0 0, L_0x55a1f3bf6c70;  1 drivers
v0x55a1f2f20e80_0 .net "cin", 0 0, L_0x55a1f3bf7100;  1 drivers
v0x55a1f2f20f40_0 .net "sum", 0 0, L_0x55a1f3bf6950;  1 drivers
S_0x55a1f2f0aa40 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2cf56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e6af70_0 .net "a", 3 0, L_0x55a1f3bf9ee0;  1 drivers
v0x55a1f2e6b070_0 .net "b", 3 0, L_0x55a1f3bfa010;  1 drivers
v0x55a1f2e68020_0 .net "ca", 3 0, L_0x55a1f3bf9d70;  1 drivers
v0x55a1f2e680e0_0 .net "cin", 3 0, L_0x55a1f3bfa140;  1 drivers
v0x55a1f2e5da00_0 .net "sum", 3 0, L_0x55a1f3bf9cd0;  1 drivers
L_0x55a1f3bf7c90 .part L_0x55a1f3bf9ee0, 0, 1;
L_0x55a1f3bf7dc0 .part L_0x55a1f3bfa010, 0, 1;
L_0x55a1f3bf7ef0 .part L_0x55a1f3bfa140, 0, 1;
L_0x55a1f3bf8500 .part L_0x55a1f3bf9ee0, 1, 1;
L_0x55a1f3bf8630 .part L_0x55a1f3bfa010, 1, 1;
L_0x55a1f3bf8760 .part L_0x55a1f3bfa140, 1, 1;
L_0x55a1f3bf8ea0 .part L_0x55a1f3bf9ee0, 2, 1;
L_0x55a1f3bf8fd0 .part L_0x55a1f3bfa010, 2, 1;
L_0x55a1f3bf9150 .part L_0x55a1f3bfa140, 2, 1;
L_0x55a1f3bf9720 .part L_0x55a1f3bf9ee0, 3, 1;
L_0x55a1f3bf98e0 .part L_0x55a1f3bfa010, 3, 1;
L_0x55a1f3bf9aa0 .part L_0x55a1f3bfa140, 3, 1;
L_0x55a1f3bf9cd0 .concat8 [ 1 1 1 1], L_0x55a1f3bf7770, L_0x55a1f3bf8090, L_0x55a1f3bf8940, L_0x55a1f3bf92f0;
L_0x55a1f3bf9d70 .concat8 [ 1 1 1 1], L_0x55a1f3bf7b80, L_0x55a1f3bf83f0, L_0x55a1f3bf8d90, L_0x55a1f3bf9610;
S_0x55a1f2f07af0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f0aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf72c0 .functor XOR 1, L_0x55a1f3bf7c90, L_0x55a1f3bf7dc0, C4<0>, C4<0>;
L_0x55a1f3bf7770 .functor XOR 1, L_0x55a1f3bf72c0, L_0x55a1f3bf7ef0, C4<0>, C4<0>;
L_0x55a1f3bf7830 .functor AND 1, L_0x55a1f3bf7c90, L_0x55a1f3bf7dc0, C4<1>, C4<1>;
L_0x55a1f3bf7940 .functor AND 1, L_0x55a1f3bf7c90, L_0x55a1f3bf7ef0, C4<1>, C4<1>;
L_0x55a1f3bf7a00 .functor OR 1, L_0x55a1f3bf7830, L_0x55a1f3bf7940, C4<0>, C4<0>;
L_0x55a1f3bf7b10 .functor AND 1, L_0x55a1f3bf7ef0, L_0x55a1f3bf7dc0, C4<1>, C4<1>;
L_0x55a1f3bf7b80 .functor OR 1, L_0x55a1f3bf7a00, L_0x55a1f3bf7b10, C4<0>, C4<0>;
v0x55a1f2f04c20_0 .net *"_s0", 0 0, L_0x55a1f3bf72c0;  1 drivers
v0x55a1f2ef9790_0 .net *"_s10", 0 0, L_0x55a1f3bf7b10;  1 drivers
v0x55a1f2ef9870_0 .net *"_s4", 0 0, L_0x55a1f3bf7830;  1 drivers
v0x55a1f2ef6840_0 .net *"_s6", 0 0, L_0x55a1f3bf7940;  1 drivers
v0x55a1f2ef6920_0 .net *"_s8", 0 0, L_0x55a1f3bf7a00;  1 drivers
v0x55a1f2eece40_0 .net "a", 0 0, L_0x55a1f3bf7c90;  1 drivers
v0x55a1f2eecee0_0 .net "b", 0 0, L_0x55a1f3bf7dc0;  1 drivers
v0x55a1f2ee9ef0_0 .net "ca", 0 0, L_0x55a1f3bf7b80;  1 drivers
v0x55a1f2ee9fb0_0 .net "cin", 0 0, L_0x55a1f3bf7ef0;  1 drivers
v0x55a1f2ee05a0_0 .net "sum", 0 0, L_0x55a1f3bf7770;  1 drivers
S_0x55a1f2edd5a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f0aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf8020 .functor XOR 1, L_0x55a1f3bf8500, L_0x55a1f3bf8630, C4<0>, C4<0>;
L_0x55a1f3bf8090 .functor XOR 1, L_0x55a1f3bf8020, L_0x55a1f3bf8760, C4<0>, C4<0>;
L_0x55a1f3bf8100 .functor AND 1, L_0x55a1f3bf8500, L_0x55a1f3bf8630, C4<1>, C4<1>;
L_0x55a1f3bf8170 .functor AND 1, L_0x55a1f3bf8500, L_0x55a1f3bf8760, C4<1>, C4<1>;
L_0x55a1f3bf8230 .functor OR 1, L_0x55a1f3bf8100, L_0x55a1f3bf8170, C4<0>, C4<0>;
L_0x55a1f3bf8340 .functor AND 1, L_0x55a1f3bf8760, L_0x55a1f3bf8630, C4<1>, C4<1>;
L_0x55a1f3bf83f0 .functor OR 1, L_0x55a1f3bf8230, L_0x55a1f3bf8340, C4<0>, C4<0>;
v0x55a1f2ed6a00_0 .net *"_s0", 0 0, L_0x55a1f3bf8020;  1 drivers
v0x55a1f2ed6ae0_0 .net *"_s10", 0 0, L_0x55a1f3bf8340;  1 drivers
v0x55a1f2ed3ab0_0 .net *"_s4", 0 0, L_0x55a1f3bf8100;  1 drivers
v0x55a1f2ed3ba0_0 .net *"_s6", 0 0, L_0x55a1f3bf8170;  1 drivers
v0x55a1f2ed0b60_0 .net *"_s8", 0 0, L_0x55a1f3bf8230;  1 drivers
v0x55a1f2ed0c90_0 .net "a", 0 0, L_0x55a1f3bf8500;  1 drivers
v0x55a1f2ec6550_0 .net "b", 0 0, L_0x55a1f3bf8630;  1 drivers
v0x55a1f2ec65f0_0 .net "ca", 0 0, L_0x55a1f3bf83f0;  1 drivers
v0x55a1f2ec3600_0 .net "cin", 0 0, L_0x55a1f3bf8760;  1 drivers
v0x55a1f2eb9c00_0 .net "sum", 0 0, L_0x55a1f3bf8090;  1 drivers
S_0x55a1f2eb6cb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f0aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf88d0 .functor XOR 1, L_0x55a1f3bf8ea0, L_0x55a1f3bf8fd0, C4<0>, C4<0>;
L_0x55a1f3bf8940 .functor XOR 1, L_0x55a1f3bf88d0, L_0x55a1f3bf9150, C4<0>, C4<0>;
L_0x55a1f3bf8a00 .functor AND 1, L_0x55a1f3bf8ea0, L_0x55a1f3bf8fd0, C4<1>, C4<1>;
L_0x55a1f3bf8b10 .functor AND 1, L_0x55a1f3bf8ea0, L_0x55a1f3bf9150, C4<1>, C4<1>;
L_0x55a1f3bf8bd0 .functor OR 1, L_0x55a1f3bf8a00, L_0x55a1f3bf8b10, C4<0>, C4<0>;
L_0x55a1f3bf8ce0 .functor AND 1, L_0x55a1f3bf9150, L_0x55a1f3bf8fd0, C4<1>, C4<1>;
L_0x55a1f3bf8d90 .functor OR 1, L_0x55a1f3bf8bd0, L_0x55a1f3bf8ce0, C4<0>, C4<0>;
v0x55a1f2ead2b0_0 .net *"_s0", 0 0, L_0x55a1f3bf88d0;  1 drivers
v0x55a1f2ead390_0 .net *"_s10", 0 0, L_0x55a1f3bf8ce0;  1 drivers
v0x55a1f2eaa360_0 .net *"_s4", 0 0, L_0x55a1f3bf8a00;  1 drivers
v0x55a1f2eaa450_0 .net *"_s6", 0 0, L_0x55a1f3bf8b10;  1 drivers
v0x55a1f2ea37c0_0 .net *"_s8", 0 0, L_0x55a1f3bf8bd0;  1 drivers
v0x55a1f2ea38f0_0 .net "a", 0 0, L_0x55a1f3bf8ea0;  1 drivers
v0x55a1f2ea0870_0 .net "b", 0 0, L_0x55a1f3bf8fd0;  1 drivers
v0x55a1f2ea0910_0 .net "ca", 0 0, L_0x55a1f3bf8d90;  1 drivers
v0x55a1f2e9d920_0 .net "cin", 0 0, L_0x55a1f3bf9150;  1 drivers
v0x55a1f2e9d9e0_0 .net "sum", 0 0, L_0x55a1f3bf8940;  1 drivers
S_0x55a1f2e90c50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f0aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bf9280 .functor XOR 1, L_0x55a1f3bf9720, L_0x55a1f3bf98e0, C4<0>, C4<0>;
L_0x55a1f3bf92f0 .functor XOR 1, L_0x55a1f3bf9280, L_0x55a1f3bf9aa0, C4<0>, C4<0>;
L_0x55a1f3bf9360 .functor AND 1, L_0x55a1f3bf9720, L_0x55a1f3bf98e0, C4<1>, C4<1>;
L_0x55a1f3bf93d0 .functor AND 1, L_0x55a1f3bf9720, L_0x55a1f3bf9aa0, C4<1>, C4<1>;
L_0x55a1f3bf9490 .functor OR 1, L_0x55a1f3bf9360, L_0x55a1f3bf93d0, C4<0>, C4<0>;
L_0x55a1f3bf95a0 .functor AND 1, L_0x55a1f3bf9aa0, L_0x55a1f3bf98e0, C4<1>, C4<1>;
L_0x55a1f3bf9610 .functor OR 1, L_0x55a1f3bf9490, L_0x55a1f3bf95a0, C4<0>, C4<0>;
v0x55a1f2e8dd00_0 .net *"_s0", 0 0, L_0x55a1f3bf9280;  1 drivers
v0x55a1f2e8dde0_0 .net *"_s10", 0 0, L_0x55a1f3bf95a0;  1 drivers
v0x55a1f2e84300_0 .net *"_s4", 0 0, L_0x55a1f3bf9360;  1 drivers
v0x55a1f2e843d0_0 .net *"_s6", 0 0, L_0x55a1f3bf93d0;  1 drivers
v0x55a1f2e813b0_0 .net *"_s8", 0 0, L_0x55a1f3bf9490;  1 drivers
v0x55a1f2e814e0_0 .net "a", 0 0, L_0x55a1f3bf9720;  1 drivers
v0x55a1f2e779b0_0 .net "b", 0 0, L_0x55a1f3bf98e0;  1 drivers
v0x55a1f2e77a70_0 .net "ca", 0 0, L_0x55a1f3bf9610;  1 drivers
v0x55a1f2e74a60_0 .net "cin", 0 0, L_0x55a1f3bf9aa0;  1 drivers
v0x55a1f2e6dec0_0 .net "sum", 0 0, L_0x55a1f3bf92f0;  1 drivers
S_0x55a1f2e44760 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2f67440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2b84c10_0 .net "a", 15 0, L_0x55a1f3c053f0;  1 drivers
v0x55a1f2b84d10_0 .net "b", 15 0, L_0x55a1f3c054e0;  1 drivers
v0x55a1f2b81cc0_0 .net "ca", 15 0, L_0x55a1f3c05190;  1 drivers
v0x55a1f2b81db0_0 .net "cin", 15 0, L_0x55a1f3c055d0;  1 drivers
v0x55a1f2b782c0_0 .net "sum", 15 0, L_0x55a1f3c050f0;  1 drivers
L_0x55a1f3bfcf00 .part L_0x55a1f3c053f0, 0, 4;
L_0x55a1f3bfcfa0 .part L_0x55a1f3c054e0, 0, 4;
L_0x55a1f3bfd040 .part L_0x55a1f3c055d0, 0, 4;
L_0x55a1f3bff890 .part L_0x55a1f3c053f0, 4, 4;
L_0x55a1f3bff980 .part L_0x55a1f3c054e0, 4, 4;
L_0x55a1f3bffa70 .part L_0x55a1f3c055d0, 4, 4;
L_0x55a1f3c02350 .part L_0x55a1f3c053f0, 8, 4;
L_0x55a1f3c023f0 .part L_0x55a1f3c054e0, 8, 4;
L_0x55a1f3c024e0 .part L_0x55a1f3c055d0, 8, 4;
L_0x55a1f3c04cf0 .part L_0x55a1f3c053f0, 12, 4;
L_0x55a1f3c04e20 .part L_0x55a1f3c054e0, 12, 4;
L_0x55a1f3c04f50 .part L_0x55a1f3c055d0, 12, 4;
L_0x55a1f3c050f0 .concat8 [ 4 4 4 4], L_0x55a1f3bfccf0, L_0x55a1f3bff680, L_0x55a1f3c02140, L_0x55a1f3c04ae0;
L_0x55a1f3c05190 .concat8 [ 4 4 4 4], L_0x55a1f3bfcd90, L_0x55a1f3bff720, L_0x55a1f3c021e0, L_0x55a1f3c04b80;
S_0x55a1f2e41810 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2e44760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2da4bd0_0 .net "a", 3 0, L_0x55a1f3bfcf00;  1 drivers
v0x55a1f2da4cb0_0 .net "b", 3 0, L_0x55a1f3bfcfa0;  1 drivers
v0x55a1f2d9e030_0 .net "ca", 3 0, L_0x55a1f3bfcd90;  1 drivers
v0x55a1f2d9e0d0_0 .net "cin", 3 0, L_0x55a1f3bfd040;  1 drivers
v0x55a1f2d9b0e0_0 .net "sum", 3 0, L_0x55a1f3bfccf0;  1 drivers
L_0x55a1f3bfacb0 .part L_0x55a1f3bfcf00, 0, 1;
L_0x55a1f3bfade0 .part L_0x55a1f3bfcfa0, 0, 1;
L_0x55a1f3bfaf10 .part L_0x55a1f3bfd040, 0, 1;
L_0x55a1f3bfb520 .part L_0x55a1f3bfcf00, 1, 1;
L_0x55a1f3bfb650 .part L_0x55a1f3bfcfa0, 1, 1;
L_0x55a1f3bfb780 .part L_0x55a1f3bfd040, 1, 1;
L_0x55a1f3bfbec0 .part L_0x55a1f3bfcf00, 2, 1;
L_0x55a1f3bfbff0 .part L_0x55a1f3bfcfa0, 2, 1;
L_0x55a1f3bfc170 .part L_0x55a1f3bfd040, 2, 1;
L_0x55a1f3bfc740 .part L_0x55a1f3bfcf00, 3, 1;
L_0x55a1f3bfc900 .part L_0x55a1f3bfcfa0, 3, 1;
L_0x55a1f3bfcac0 .part L_0x55a1f3bfd040, 3, 1;
L_0x55a1f3bfccf0 .concat8 [ 1 1 1 1], L_0x55a1f3bf9c60, L_0x55a1f3bfb0b0, L_0x55a1f3bfb960, L_0x55a1f3bfc310;
L_0x55a1f3bfcd90 .concat8 [ 1 1 1 1], L_0x55a1f3bfaba0, L_0x55a1f3bfb410, L_0x55a1f3bfbdb0, L_0x55a1f3bfc630;
S_0x55a1f2e3ac70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e41810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfa270 .functor XOR 1, L_0x55a1f3bfacb0, L_0x55a1f3bfade0, C4<0>, C4<0>;
L_0x55a1f3bf9c60 .functor XOR 1, L_0x55a1f3bfa270, L_0x55a1f3bfaf10, C4<0>, C4<0>;
L_0x55a1f3bfa810 .functor AND 1, L_0x55a1f3bfacb0, L_0x55a1f3bfade0, C4<1>, C4<1>;
L_0x55a1f3bfa920 .functor AND 1, L_0x55a1f3bfacb0, L_0x55a1f3bfaf10, C4<1>, C4<1>;
L_0x55a1f3bfa9e0 .functor OR 1, L_0x55a1f3bfa810, L_0x55a1f3bfa920, C4<0>, C4<0>;
L_0x55a1f3bfaaf0 .functor AND 1, L_0x55a1f3bfaf10, L_0x55a1f3bfade0, C4<1>, C4<1>;
L_0x55a1f3bfaba0 .functor OR 1, L_0x55a1f3bfa9e0, L_0x55a1f3bfaaf0, C4<0>, C4<0>;
v0x55a1f2e37d20_0 .net *"_s0", 0 0, L_0x55a1f3bfa270;  1 drivers
v0x55a1f2e37e20_0 .net *"_s10", 0 0, L_0x55a1f3bfaaf0;  1 drivers
v0x55a1f2e34dd0_0 .net *"_s4", 0 0, L_0x55a1f3bfa810;  1 drivers
v0x55a1f2e34ec0_0 .net *"_s6", 0 0, L_0x55a1f3bfa920;  1 drivers
v0x55a1f2e299c0_0 .net *"_s8", 0 0, L_0x55a1f3bfa9e0;  1 drivers
v0x55a1f2e29af0_0 .net "a", 0 0, L_0x55a1f3bfacb0;  1 drivers
v0x55a1f2e26a70_0 .net "b", 0 0, L_0x55a1f3bfade0;  1 drivers
v0x55a1f2e26b30_0 .net "ca", 0 0, L_0x55a1f3bfaba0;  1 drivers
v0x55a1f2e1d070_0 .net "cin", 0 0, L_0x55a1f3bfaf10;  1 drivers
v0x55a1f2e1d130_0 .net "sum", 0 0, L_0x55a1f3bf9c60;  1 drivers
S_0x55a1f2e1a120 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e41810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfb040 .functor XOR 1, L_0x55a1f3bfb520, L_0x55a1f3bfb650, C4<0>, C4<0>;
L_0x55a1f3bfb0b0 .functor XOR 1, L_0x55a1f3bfb040, L_0x55a1f3bfb780, C4<0>, C4<0>;
L_0x55a1f3bfb120 .functor AND 1, L_0x55a1f3bfb520, L_0x55a1f3bfb650, C4<1>, C4<1>;
L_0x55a1f3bfb190 .functor AND 1, L_0x55a1f3bfb520, L_0x55a1f3bfb780, C4<1>, C4<1>;
L_0x55a1f3bfb250 .functor OR 1, L_0x55a1f3bfb120, L_0x55a1f3bfb190, C4<0>, C4<0>;
L_0x55a1f3bfb360 .functor AND 1, L_0x55a1f3bfb780, L_0x55a1f3bfb650, C4<1>, C4<1>;
L_0x55a1f3bfb410 .functor OR 1, L_0x55a1f3bfb250, L_0x55a1f3bfb360, C4<0>, C4<0>;
v0x55a1f2e107a0_0 .net *"_s0", 0 0, L_0x55a1f3bfb040;  1 drivers
v0x55a1f2e0d7d0_0 .net *"_s10", 0 0, L_0x55a1f3bfb360;  1 drivers
v0x55a1f2e0d8b0_0 .net *"_s4", 0 0, L_0x55a1f3bfb120;  1 drivers
v0x55a1f2e06c30_0 .net *"_s6", 0 0, L_0x55a1f3bfb190;  1 drivers
v0x55a1f2e06d10_0 .net *"_s8", 0 0, L_0x55a1f3bfb250;  1 drivers
v0x55a1f2e03ce0_0 .net "a", 0 0, L_0x55a1f3bfb520;  1 drivers
v0x55a1f2e03da0_0 .net "b", 0 0, L_0x55a1f3bfb650;  1 drivers
v0x55a1f2e00d90_0 .net "ca", 0 0, L_0x55a1f3bfb410;  1 drivers
v0x55a1f2e00e50_0 .net "cin", 0 0, L_0x55a1f3bfb780;  1 drivers
v0x55a1f2df6830_0 .net "sum", 0 0, L_0x55a1f3bfb0b0;  1 drivers
S_0x55a1f2df3830 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e41810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfb8f0 .functor XOR 1, L_0x55a1f3bfbec0, L_0x55a1f3bfbff0, C4<0>, C4<0>;
L_0x55a1f3bfb960 .functor XOR 1, L_0x55a1f3bfb8f0, L_0x55a1f3bfc170, C4<0>, C4<0>;
L_0x55a1f3bfba20 .functor AND 1, L_0x55a1f3bfbec0, L_0x55a1f3bfbff0, C4<1>, C4<1>;
L_0x55a1f3bfbb30 .functor AND 1, L_0x55a1f3bfbec0, L_0x55a1f3bfc170, C4<1>, C4<1>;
L_0x55a1f3bfbbf0 .functor OR 1, L_0x55a1f3bfba20, L_0x55a1f3bfbb30, C4<0>, C4<0>;
L_0x55a1f3bfbd00 .functor AND 1, L_0x55a1f3bfc170, L_0x55a1f3bfbff0, C4<1>, C4<1>;
L_0x55a1f3bfbdb0 .functor OR 1, L_0x55a1f3bfbbf0, L_0x55a1f3bfbd00, C4<0>, C4<0>;
v0x55a1f2de9e30_0 .net *"_s0", 0 0, L_0x55a1f3bfb8f0;  1 drivers
v0x55a1f2de9ef0_0 .net *"_s10", 0 0, L_0x55a1f3bfbd00;  1 drivers
v0x55a1f2de6ee0_0 .net *"_s4", 0 0, L_0x55a1f3bfba20;  1 drivers
v0x55a1f2de6fa0_0 .net *"_s6", 0 0, L_0x55a1f3bfbb30;  1 drivers
v0x55a1f2ddd4e0_0 .net *"_s8", 0 0, L_0x55a1f3bfbbf0;  1 drivers
v0x55a1f2ddd610_0 .net "a", 0 0, L_0x55a1f3bfbec0;  1 drivers
v0x55a1f2dda590_0 .net "b", 0 0, L_0x55a1f3bfbff0;  1 drivers
v0x55a1f2dda630_0 .net "ca", 0 0, L_0x55a1f3bfbdb0;  1 drivers
v0x55a1f2dd39f0_0 .net "cin", 0 0, L_0x55a1f3bfc170;  1 drivers
v0x55a1f2dd0aa0_0 .net "sum", 0 0, L_0x55a1f3bfb960;  1 drivers
S_0x55a1f2dcdb50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e41810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfc2a0 .functor XOR 1, L_0x55a1f3bfc740, L_0x55a1f3bfc900, C4<0>, C4<0>;
L_0x55a1f3bfc310 .functor XOR 1, L_0x55a1f3bfc2a0, L_0x55a1f3bfcac0, C4<0>, C4<0>;
L_0x55a1f3bfc380 .functor AND 1, L_0x55a1f3bfc740, L_0x55a1f3bfc900, C4<1>, C4<1>;
L_0x55a1f3bfc3f0 .functor AND 1, L_0x55a1f3bfc740, L_0x55a1f3bfcac0, C4<1>, C4<1>;
L_0x55a1f3bfc4b0 .functor OR 1, L_0x55a1f3bfc380, L_0x55a1f3bfc3f0, C4<0>, C4<0>;
L_0x55a1f3bfc5c0 .functor AND 1, L_0x55a1f3bfcac0, L_0x55a1f3bfc900, C4<1>, C4<1>;
L_0x55a1f3bfc630 .functor OR 1, L_0x55a1f3bfc4b0, L_0x55a1f3bfc5c0, C4<0>, C4<0>;
v0x55a1f2dc0dc0_0 .net *"_s0", 0 0, L_0x55a1f3bfc2a0;  1 drivers
v0x55a1f2dc0ec0_0 .net *"_s10", 0 0, L_0x55a1f3bfc5c0;  1 drivers
v0x55a1f2dbde70_0 .net *"_s4", 0 0, L_0x55a1f3bfc380;  1 drivers
v0x55a1f2dbdf60_0 .net *"_s6", 0 0, L_0x55a1f3bfc3f0;  1 drivers
v0x55a1f2db4470_0 .net *"_s8", 0 0, L_0x55a1f3bfc4b0;  1 drivers
v0x55a1f2db45a0_0 .net "a", 0 0, L_0x55a1f3bfc740;  1 drivers
v0x55a1f2db1520_0 .net "b", 0 0, L_0x55a1f3bfc900;  1 drivers
v0x55a1f2db15c0_0 .net "ca", 0 0, L_0x55a1f3bfc630;  1 drivers
v0x55a1f2da7b20_0 .net "cin", 0 0, L_0x55a1f3bfcac0;  1 drivers
v0x55a1f2da7be0_0 .net "sum", 0 0, L_0x55a1f3bfc310;  1 drivers
S_0x55a1f2d98190 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2e44760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2cfdcd0_0 .net "a", 3 0, L_0x55a1f3bff890;  1 drivers
v0x55a1f2cfddd0_0 .net "b", 3 0, L_0x55a1f3bff980;  1 drivers
v0x55a1f2cef7c0_0 .net "ca", 3 0, L_0x55a1f3bff720;  1 drivers
v0x55a1f2cef880_0 .net "cin", 3 0, L_0x55a1f3bffa70;  1 drivers
v0x55a1f2cec870_0 .net "sum", 3 0, L_0x55a1f3bff680;  1 drivers
L_0x55a1f3bfd640 .part L_0x55a1f3bff890, 0, 1;
L_0x55a1f3bfd770 .part L_0x55a1f3bff980, 0, 1;
L_0x55a1f3bfd8a0 .part L_0x55a1f3bffa70, 0, 1;
L_0x55a1f3bfdeb0 .part L_0x55a1f3bff890, 1, 1;
L_0x55a1f3bfdfe0 .part L_0x55a1f3bff980, 1, 1;
L_0x55a1f3bfe110 .part L_0x55a1f3bffa70, 1, 1;
L_0x55a1f3bfe850 .part L_0x55a1f3bff890, 2, 1;
L_0x55a1f3bfe980 .part L_0x55a1f3bff980, 2, 1;
L_0x55a1f3bfeb00 .part L_0x55a1f3bffa70, 2, 1;
L_0x55a1f3bff0d0 .part L_0x55a1f3bff890, 3, 1;
L_0x55a1f3bff290 .part L_0x55a1f3bff980, 3, 1;
L_0x55a1f3bff450 .part L_0x55a1f3bffa70, 3, 1;
L_0x55a1f3bff680 .concat8 [ 1 1 1 1], L_0x55a1f3bfd0e0, L_0x55a1f3bfda40, L_0x55a1f3bfe2f0, L_0x55a1f3bfeca0;
L_0x55a1f3bff720 .concat8 [ 1 1 1 1], L_0x55a1f3bfd530, L_0x55a1f3bfdda0, L_0x55a1f3bfe740, L_0x55a1f3bfefc0;
S_0x55a1f2d8db80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2d98190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfcc80 .functor XOR 1, L_0x55a1f3bfd640, L_0x55a1f3bfd770, C4<0>, C4<0>;
L_0x55a1f3bfd0e0 .functor XOR 1, L_0x55a1f3bfcc80, L_0x55a1f3bfd8a0, C4<0>, C4<0>;
L_0x55a1f3bfd1a0 .functor AND 1, L_0x55a1f3bfd640, L_0x55a1f3bfd770, C4<1>, C4<1>;
L_0x55a1f3bfd2b0 .functor AND 1, L_0x55a1f3bfd640, L_0x55a1f3bfd8a0, C4<1>, C4<1>;
L_0x55a1f3bfd370 .functor OR 1, L_0x55a1f3bfd1a0, L_0x55a1f3bfd2b0, C4<0>, C4<0>;
L_0x55a1f3bfd480 .functor AND 1, L_0x55a1f3bfd8a0, L_0x55a1f3bfd770, C4<1>, C4<1>;
L_0x55a1f3bfd530 .functor OR 1, L_0x55a1f3bfd370, L_0x55a1f3bfd480, C4<0>, C4<0>;
v0x55a1f2d8ac30_0 .net *"_s0", 0 0, L_0x55a1f3bfcc80;  1 drivers
v0x55a1f2d8ad30_0 .net *"_s10", 0 0, L_0x55a1f3bfd480;  1 drivers
v0x55a1f2d81230_0 .net *"_s4", 0 0, L_0x55a1f3bfd1a0;  1 drivers
v0x55a1f2d81320_0 .net *"_s6", 0 0, L_0x55a1f3bfd2b0;  1 drivers
v0x55a1f2d7e2e0_0 .net *"_s8", 0 0, L_0x55a1f3bfd370;  1 drivers
v0x55a1f2d7e410_0 .net "a", 0 0, L_0x55a1f3bfd640;  1 drivers
v0x55a1f2d748e0_0 .net "b", 0 0, L_0x55a1f3bfd770;  1 drivers
v0x55a1f2d749a0_0 .net "ca", 0 0, L_0x55a1f3bfd530;  1 drivers
v0x55a1f2d71990_0 .net "cin", 0 0, L_0x55a1f3bfd8a0;  1 drivers
v0x55a1f2d6adf0_0 .net "sum", 0 0, L_0x55a1f3bfd0e0;  1 drivers
S_0x55a1f2d67ea0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2d98190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfd9d0 .functor XOR 1, L_0x55a1f3bfdeb0, L_0x55a1f3bfdfe0, C4<0>, C4<0>;
L_0x55a1f3bfda40 .functor XOR 1, L_0x55a1f3bfd9d0, L_0x55a1f3bfe110, C4<0>, C4<0>;
L_0x55a1f3bfdab0 .functor AND 1, L_0x55a1f3bfdeb0, L_0x55a1f3bfdfe0, C4<1>, C4<1>;
L_0x55a1f3bfdb20 .functor AND 1, L_0x55a1f3bfdeb0, L_0x55a1f3bfe110, C4<1>, C4<1>;
L_0x55a1f3bfdbe0 .functor OR 1, L_0x55a1f3bfdab0, L_0x55a1f3bfdb20, C4<0>, C4<0>;
L_0x55a1f3bfdcf0 .functor AND 1, L_0x55a1f3bfe110, L_0x55a1f3bfdfe0, C4<1>, C4<1>;
L_0x55a1f3bfdda0 .functor OR 1, L_0x55a1f3bfdbe0, L_0x55a1f3bfdcf0, C4<0>, C4<0>;
v0x55a1f2d64f50_0 .net *"_s0", 0 0, L_0x55a1f3bfd9d0;  1 drivers
v0x55a1f2d65030_0 .net *"_s10", 0 0, L_0x55a1f3bfdcf0;  1 drivers
v0x55a1f2d59b40_0 .net *"_s4", 0 0, L_0x55a1f3bfdab0;  1 drivers
v0x55a1f2d59c10_0 .net *"_s6", 0 0, L_0x55a1f3bfdb20;  1 drivers
v0x55a1f2d56bf0_0 .net *"_s8", 0 0, L_0x55a1f3bfdbe0;  1 drivers
v0x55a1f2d56d20_0 .net "a", 0 0, L_0x55a1f3bfdeb0;  1 drivers
v0x55a1f2d4d1f0_0 .net "b", 0 0, L_0x55a1f3bfdfe0;  1 drivers
v0x55a1f2d4d2b0_0 .net "ca", 0 0, L_0x55a1f3bfdda0;  1 drivers
v0x55a1f2d4a2a0_0 .net "cin", 0 0, L_0x55a1f3bfe110;  1 drivers
v0x55a1f2d4a360_0 .net "sum", 0 0, L_0x55a1f3bfda40;  1 drivers
S_0x55a1f2d408a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2d98190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfe280 .functor XOR 1, L_0x55a1f3bfe850, L_0x55a1f3bfe980, C4<0>, C4<0>;
L_0x55a1f3bfe2f0 .functor XOR 1, L_0x55a1f3bfe280, L_0x55a1f3bfeb00, C4<0>, C4<0>;
L_0x55a1f3bfe3b0 .functor AND 1, L_0x55a1f3bfe850, L_0x55a1f3bfe980, C4<1>, C4<1>;
L_0x55a1f3bfe4c0 .functor AND 1, L_0x55a1f3bfe850, L_0x55a1f3bfeb00, C4<1>, C4<1>;
L_0x55a1f3bfe580 .functor OR 1, L_0x55a1f3bfe3b0, L_0x55a1f3bfe4c0, C4<0>, C4<0>;
L_0x55a1f3bfe690 .functor AND 1, L_0x55a1f3bfeb00, L_0x55a1f3bfe980, C4<1>, C4<1>;
L_0x55a1f3bfe740 .functor OR 1, L_0x55a1f3bfe580, L_0x55a1f3bfe690, C4<0>, C4<0>;
v0x55a1f2d3d950_0 .net *"_s0", 0 0, L_0x55a1f3bfe280;  1 drivers
v0x55a1f2d3da30_0 .net *"_s10", 0 0, L_0x55a1f3bfe690;  1 drivers
v0x55a1f2d36db0_0 .net *"_s4", 0 0, L_0x55a1f3bfe3b0;  1 drivers
v0x55a1f2d36e80_0 .net *"_s6", 0 0, L_0x55a1f3bfe4c0;  1 drivers
v0x55a1f2d33e60_0 .net *"_s8", 0 0, L_0x55a1f3bfe580;  1 drivers
v0x55a1f2d33f90_0 .net "a", 0 0, L_0x55a1f3bfe850;  1 drivers
v0x55a1f2d30f10_0 .net "b", 0 0, L_0x55a1f3bfe980;  1 drivers
v0x55a1f2d30fd0_0 .net "ca", 0 0, L_0x55a1f3bfe740;  1 drivers
v0x55a1f2d26900_0 .net "cin", 0 0, L_0x55a1f3bfeb00;  1 drivers
v0x55a1f2d239b0_0 .net "sum", 0 0, L_0x55a1f3bfe2f0;  1 drivers
S_0x55a1f2d19fb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2d98190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bfec30 .functor XOR 1, L_0x55a1f3bff0d0, L_0x55a1f3bff290, C4<0>, C4<0>;
L_0x55a1f3bfeca0 .functor XOR 1, L_0x55a1f3bfec30, L_0x55a1f3bff450, C4<0>, C4<0>;
L_0x55a1f3bfed10 .functor AND 1, L_0x55a1f3bff0d0, L_0x55a1f3bff290, C4<1>, C4<1>;
L_0x55a1f3bfed80 .functor AND 1, L_0x55a1f3bff0d0, L_0x55a1f3bff450, C4<1>, C4<1>;
L_0x55a1f3bfee40 .functor OR 1, L_0x55a1f3bfed10, L_0x55a1f3bfed80, C4<0>, C4<0>;
L_0x55a1f3bfef50 .functor AND 1, L_0x55a1f3bff450, L_0x55a1f3bff290, C4<1>, C4<1>;
L_0x55a1f3bfefc0 .functor OR 1, L_0x55a1f3bfee40, L_0x55a1f3bfef50, C4<0>, C4<0>;
v0x55a1f2d17060_0 .net *"_s0", 0 0, L_0x55a1f3bfec30;  1 drivers
v0x55a1f2d17160_0 .net *"_s10", 0 0, L_0x55a1f3bfef50;  1 drivers
v0x55a1f2d0d660_0 .net *"_s4", 0 0, L_0x55a1f3bfed10;  1 drivers
v0x55a1f2d0d750_0 .net *"_s6", 0 0, L_0x55a1f3bfed80;  1 drivers
v0x55a1f2d0a710_0 .net *"_s8", 0 0, L_0x55a1f3bfee40;  1 drivers
v0x55a1f2d0a840_0 .net "a", 0 0, L_0x55a1f3bff0d0;  1 drivers
v0x55a1f2d03b70_0 .net "b", 0 0, L_0x55a1f3bff290;  1 drivers
v0x55a1f2d03c30_0 .net "ca", 0 0, L_0x55a1f3bfefc0;  1 drivers
v0x55a1f2d00c20_0 .net "cin", 0 0, L_0x55a1f3bff450;  1 drivers
v0x55a1f2d00ce0_0 .net "sum", 0 0, L_0x55a1f3bfeca0;  1 drivers
S_0x55a1f2ce2e70 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2e44760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c45a60_0 .net "a", 3 0, L_0x55a1f3c02350;  1 drivers
v0x55a1f2c45b60_0 .net "b", 3 0, L_0x55a1f3c023f0;  1 drivers
v0x55a1f2c3c060_0 .net "ca", 3 0, L_0x55a1f3c021e0;  1 drivers
v0x55a1f2c3c120_0 .net "cin", 3 0, L_0x55a1f3c024e0;  1 drivers
v0x55a1f2c39110_0 .net "sum", 3 0, L_0x55a1f3c02140;  1 drivers
L_0x55a1f3c00100 .part L_0x55a1f3c02350, 0, 1;
L_0x55a1f3c00230 .part L_0x55a1f3c023f0, 0, 1;
L_0x55a1f3c00360 .part L_0x55a1f3c024e0, 0, 1;
L_0x55a1f3c00970 .part L_0x55a1f3c02350, 1, 1;
L_0x55a1f3c00aa0 .part L_0x55a1f3c023f0, 1, 1;
L_0x55a1f3c00bd0 .part L_0x55a1f3c024e0, 1, 1;
L_0x55a1f3c01310 .part L_0x55a1f3c02350, 2, 1;
L_0x55a1f3c01440 .part L_0x55a1f3c023f0, 2, 1;
L_0x55a1f3c015c0 .part L_0x55a1f3c024e0, 2, 1;
L_0x55a1f3c01b90 .part L_0x55a1f3c02350, 3, 1;
L_0x55a1f3c01d50 .part L_0x55a1f3c023f0, 3, 1;
L_0x55a1f3c01f10 .part L_0x55a1f3c024e0, 3, 1;
L_0x55a1f3c02140 .concat8 [ 1 1 1 1], L_0x55a1f3bffba0, L_0x55a1f3c00500, L_0x55a1f3c00db0, L_0x55a1f3c01760;
L_0x55a1f3c021e0 .concat8 [ 1 1 1 1], L_0x55a1f3bffff0, L_0x55a1f3c00860, L_0x55a1f3c01200, L_0x55a1f3c01a80;
S_0x55a1f2cd6520 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ce2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3bff610 .functor XOR 1, L_0x55a1f3c00100, L_0x55a1f3c00230, C4<0>, C4<0>;
L_0x55a1f3bffba0 .functor XOR 1, L_0x55a1f3bff610, L_0x55a1f3c00360, C4<0>, C4<0>;
L_0x55a1f3bffc60 .functor AND 1, L_0x55a1f3c00100, L_0x55a1f3c00230, C4<1>, C4<1>;
L_0x55a1f3bffd70 .functor AND 1, L_0x55a1f3c00100, L_0x55a1f3c00360, C4<1>, C4<1>;
L_0x55a1f3bffe30 .functor OR 1, L_0x55a1f3bffc60, L_0x55a1f3bffd70, C4<0>, C4<0>;
L_0x55a1f3bfff40 .functor AND 1, L_0x55a1f3c00360, L_0x55a1f3c00230, C4<1>, C4<1>;
L_0x55a1f3bffff0 .functor OR 1, L_0x55a1f3bffe30, L_0x55a1f3bfff40, C4<0>, C4<0>;
v0x55a1f2ce0020_0 .net *"_s0", 0 0, L_0x55a1f3bff610;  1 drivers
v0x55a1f2cd35d0_0 .net *"_s10", 0 0, L_0x55a1f3bfff40;  1 drivers
v0x55a1f2cd36d0_0 .net *"_s4", 0 0, L_0x55a1f3bffc60;  1 drivers
v0x55a1f2ccca30_0 .net *"_s6", 0 0, L_0x55a1f3bffd70;  1 drivers
v0x55a1f2cccaf0_0 .net *"_s8", 0 0, L_0x55a1f3bffe30;  1 drivers
v0x55a1f2cc9ae0_0 .net "a", 0 0, L_0x55a1f3c00100;  1 drivers
v0x55a1f2cc9ba0_0 .net "b", 0 0, L_0x55a1f3c00230;  1 drivers
v0x55a1f2cc6b90_0 .net "ca", 0 0, L_0x55a1f3bffff0;  1 drivers
v0x55a1f2cc6c50_0 .net "cin", 0 0, L_0x55a1f3c00360;  1 drivers
v0x55a1f2cbc630_0 .net "sum", 0 0, L_0x55a1f3bffba0;  1 drivers
S_0x55a1f2cb9630 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ce2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c00490 .functor XOR 1, L_0x55a1f3c00970, L_0x55a1f3c00aa0, C4<0>, C4<0>;
L_0x55a1f3c00500 .functor XOR 1, L_0x55a1f3c00490, L_0x55a1f3c00bd0, C4<0>, C4<0>;
L_0x55a1f3c00570 .functor AND 1, L_0x55a1f3c00970, L_0x55a1f3c00aa0, C4<1>, C4<1>;
L_0x55a1f3c005e0 .functor AND 1, L_0x55a1f3c00970, L_0x55a1f3c00bd0, C4<1>, C4<1>;
L_0x55a1f3c006a0 .functor OR 1, L_0x55a1f3c00570, L_0x55a1f3c005e0, C4<0>, C4<0>;
L_0x55a1f3c007b0 .functor AND 1, L_0x55a1f3c00bd0, L_0x55a1f3c00aa0, C4<1>, C4<1>;
L_0x55a1f3c00860 .functor OR 1, L_0x55a1f3c006a0, L_0x55a1f3c007b0, C4<0>, C4<0>;
v0x55a1f2cafc30_0 .net *"_s0", 0 0, L_0x55a1f3c00490;  1 drivers
v0x55a1f2cafd10_0 .net *"_s10", 0 0, L_0x55a1f3c007b0;  1 drivers
v0x55a1f2cacce0_0 .net *"_s4", 0 0, L_0x55a1f3c00570;  1 drivers
v0x55a1f2cacdb0_0 .net *"_s6", 0 0, L_0x55a1f3c005e0;  1 drivers
v0x55a1f2ca32e0_0 .net *"_s8", 0 0, L_0x55a1f3c006a0;  1 drivers
v0x55a1f2ca3410_0 .net "a", 0 0, L_0x55a1f3c00970;  1 drivers
v0x55a1f2ca0390_0 .net "b", 0 0, L_0x55a1f3c00aa0;  1 drivers
v0x55a1f2ca0450_0 .net "ca", 0 0, L_0x55a1f3c00860;  1 drivers
v0x55a1f2c997f0_0 .net "cin", 0 0, L_0x55a1f3c00bd0;  1 drivers
v0x55a1f2c968a0_0 .net "sum", 0 0, L_0x55a1f3c00500;  1 drivers
S_0x55a1f2c93950 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ce2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c00d40 .functor XOR 1, L_0x55a1f3c01310, L_0x55a1f3c01440, C4<0>, C4<0>;
L_0x55a1f3c00db0 .functor XOR 1, L_0x55a1f3c00d40, L_0x55a1f3c015c0, C4<0>, C4<0>;
L_0x55a1f3c00e70 .functor AND 1, L_0x55a1f3c01310, L_0x55a1f3c01440, C4<1>, C4<1>;
L_0x55a1f3c00f80 .functor AND 1, L_0x55a1f3c01310, L_0x55a1f3c015c0, C4<1>, C4<1>;
L_0x55a1f3c01040 .functor OR 1, L_0x55a1f3c00e70, L_0x55a1f3c00f80, C4<0>, C4<0>;
L_0x55a1f3c01150 .functor AND 1, L_0x55a1f3c015c0, L_0x55a1f3c01440, C4<1>, C4<1>;
L_0x55a1f3c01200 .functor OR 1, L_0x55a1f3c01040, L_0x55a1f3c01150, C4<0>, C4<0>;
v0x55a1f2c88540_0 .net *"_s0", 0 0, L_0x55a1f3c00d40;  1 drivers
v0x55a1f2c88620_0 .net *"_s10", 0 0, L_0x55a1f3c01150;  1 drivers
v0x55a1f2c855f0_0 .net *"_s4", 0 0, L_0x55a1f3c00e70;  1 drivers
v0x55a1f2c856e0_0 .net *"_s6", 0 0, L_0x55a1f3c00f80;  1 drivers
v0x55a1f2c7bbf0_0 .net *"_s8", 0 0, L_0x55a1f3c01040;  1 drivers
v0x55a1f2c7bd20_0 .net "a", 0 0, L_0x55a1f3c01310;  1 drivers
v0x55a1f2c78ca0_0 .net "b", 0 0, L_0x55a1f3c01440;  1 drivers
v0x55a1f2c78d40_0 .net "ca", 0 0, L_0x55a1f3c01200;  1 drivers
v0x55a1f2c6f2a0_0 .net "cin", 0 0, L_0x55a1f3c015c0;  1 drivers
v0x55a1f2c6f360_0 .net "sum", 0 0, L_0x55a1f3c00db0;  1 drivers
S_0x55a1f2c6c350 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ce2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c016f0 .functor XOR 1, L_0x55a1f3c01b90, L_0x55a1f3c01d50, C4<0>, C4<0>;
L_0x55a1f3c01760 .functor XOR 1, L_0x55a1f3c016f0, L_0x55a1f3c01f10, C4<0>, C4<0>;
L_0x55a1f3c017d0 .functor AND 1, L_0x55a1f3c01b90, L_0x55a1f3c01d50, C4<1>, C4<1>;
L_0x55a1f3c01840 .functor AND 1, L_0x55a1f3c01b90, L_0x55a1f3c01f10, C4<1>, C4<1>;
L_0x55a1f3c01900 .functor OR 1, L_0x55a1f3c017d0, L_0x55a1f3c01840, C4<0>, C4<0>;
L_0x55a1f3c01a10 .functor AND 1, L_0x55a1f3c01f10, L_0x55a1f3c01d50, C4<1>, C4<1>;
L_0x55a1f3c01a80 .functor OR 1, L_0x55a1f3c01900, L_0x55a1f3c01a10, C4<0>, C4<0>;
v0x55a1f2c657b0_0 .net *"_s0", 0 0, L_0x55a1f3c016f0;  1 drivers
v0x55a1f2c658b0_0 .net *"_s10", 0 0, L_0x55a1f3c01a10;  1 drivers
v0x55a1f2c62860_0 .net *"_s4", 0 0, L_0x55a1f3c017d0;  1 drivers
v0x55a1f2c62950_0 .net *"_s6", 0 0, L_0x55a1f3c01840;  1 drivers
v0x55a1f2c5f910_0 .net *"_s8", 0 0, L_0x55a1f3c01900;  1 drivers
v0x55a1f2c5fa40_0 .net "a", 0 0, L_0x55a1f3c01b90;  1 drivers
v0x55a1f2c55300_0 .net "b", 0 0, L_0x55a1f3c01d50;  1 drivers
v0x55a1f2c553c0_0 .net "ca", 0 0, L_0x55a1f3c01a80;  1 drivers
v0x55a1f2c523b0_0 .net "cin", 0 0, L_0x55a1f3c01f10;  1 drivers
v0x55a1f2c489b0_0 .net "sum", 0 0, L_0x55a1f3c01760;  1 drivers
S_0x55a1f2c32570 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2e44760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b950c0_0 .net "a", 3 0, L_0x55a1f3c04cf0;  1 drivers
v0x55a1f2b951c0_0 .net "b", 3 0, L_0x55a1f3c04e20;  1 drivers
v0x55a1f2b92170_0 .net "ca", 3 0, L_0x55a1f3c04b80;  1 drivers
v0x55a1f2b92230_0 .net "cin", 3 0, L_0x55a1f3c04f50;  1 drivers
v0x55a1f2b8f220_0 .net "sum", 3 0, L_0x55a1f3c04ae0;  1 drivers
L_0x55a1f3c02aa0 .part L_0x55a1f3c04cf0, 0, 1;
L_0x55a1f3c02bd0 .part L_0x55a1f3c04e20, 0, 1;
L_0x55a1f3c02d00 .part L_0x55a1f3c04f50, 0, 1;
L_0x55a1f3c03310 .part L_0x55a1f3c04cf0, 1, 1;
L_0x55a1f3c03440 .part L_0x55a1f3c04e20, 1, 1;
L_0x55a1f3c03570 .part L_0x55a1f3c04f50, 1, 1;
L_0x55a1f3c03cb0 .part L_0x55a1f3c04cf0, 2, 1;
L_0x55a1f3c03de0 .part L_0x55a1f3c04e20, 2, 1;
L_0x55a1f3c03f60 .part L_0x55a1f3c04f50, 2, 1;
L_0x55a1f3c04530 .part L_0x55a1f3c04cf0, 3, 1;
L_0x55a1f3c046f0 .part L_0x55a1f3c04e20, 3, 1;
L_0x55a1f3c048b0 .part L_0x55a1f3c04f50, 3, 1;
L_0x55a1f3c04ae0 .concat8 [ 1 1 1 1], L_0x55a1f3c02580, L_0x55a1f3c02ea0, L_0x55a1f3c03750, L_0x55a1f3c04100;
L_0x55a1f3c04b80 .concat8 [ 1 1 1 1], L_0x55a1f3c02990, L_0x55a1f3c03200, L_0x55a1f3c03ba0, L_0x55a1f3c04420;
S_0x55a1f2c2f620 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c32570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c020d0 .functor XOR 1, L_0x55a1f3c02aa0, L_0x55a1f3c02bd0, C4<0>, C4<0>;
L_0x55a1f3c02580 .functor XOR 1, L_0x55a1f3c020d0, L_0x55a1f3c02d00, C4<0>, C4<0>;
L_0x55a1f3c02640 .functor AND 1, L_0x55a1f3c02aa0, L_0x55a1f3c02bd0, C4<1>, C4<1>;
L_0x55a1f3c02750 .functor AND 1, L_0x55a1f3c02aa0, L_0x55a1f3c02d00, C4<1>, C4<1>;
L_0x55a1f3c02810 .functor OR 1, L_0x55a1f3c02640, L_0x55a1f3c02750, C4<0>, C4<0>;
L_0x55a1f3c02920 .functor AND 1, L_0x55a1f3c02d00, L_0x55a1f3c02bd0, C4<1>, C4<1>;
L_0x55a1f3c02990 .functor OR 1, L_0x55a1f3c02810, L_0x55a1f3c02920, C4<0>, C4<0>;
v0x55a1f2c2c6d0_0 .net *"_s0", 0 0, L_0x55a1f3c020d0;  1 drivers
v0x55a1f2c2c7b0_0 .net *"_s10", 0 0, L_0x55a1f3c02920;  1 drivers
v0x55a1f2c1f0d0_0 .net *"_s4", 0 0, L_0x55a1f3c02640;  1 drivers
v0x55a1f2c1f1c0_0 .net *"_s6", 0 0, L_0x55a1f3c02750;  1 drivers
v0x55a1f2c1c180_0 .net *"_s8", 0 0, L_0x55a1f3c02810;  1 drivers
v0x55a1f2c1c2b0_0 .net "a", 0 0, L_0x55a1f3c02aa0;  1 drivers
v0x55a1f2c12780_0 .net "b", 0 0, L_0x55a1f3c02bd0;  1 drivers
v0x55a1f2c12820_0 .net "ca", 0 0, L_0x55a1f3c02990;  1 drivers
v0x55a1f2c0f830_0 .net "cin", 0 0, L_0x55a1f3c02d00;  1 drivers
v0x55a1f2c05e30_0 .net "sum", 0 0, L_0x55a1f3c02580;  1 drivers
S_0x55a1f2c02ee0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c32570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c02e30 .functor XOR 1, L_0x55a1f3c03310, L_0x55a1f3c03440, C4<0>, C4<0>;
L_0x55a1f3c02ea0 .functor XOR 1, L_0x55a1f3c02e30, L_0x55a1f3c03570, C4<0>, C4<0>;
L_0x55a1f3c02f10 .functor AND 1, L_0x55a1f3c03310, L_0x55a1f3c03440, C4<1>, C4<1>;
L_0x55a1f3c02f80 .functor AND 1, L_0x55a1f3c03310, L_0x55a1f3c03570, C4<1>, C4<1>;
L_0x55a1f3c03040 .functor OR 1, L_0x55a1f3c02f10, L_0x55a1f3c02f80, C4<0>, C4<0>;
L_0x55a1f3c03150 .functor AND 1, L_0x55a1f3c03570, L_0x55a1f3c03440, C4<1>, C4<1>;
L_0x55a1f3c03200 .functor OR 1, L_0x55a1f3c03040, L_0x55a1f3c03150, C4<0>, C4<0>;
v0x55a1f2bfc340_0 .net *"_s0", 0 0, L_0x55a1f3c02e30;  1 drivers
v0x55a1f2bfc420_0 .net *"_s10", 0 0, L_0x55a1f3c03150;  1 drivers
v0x55a1f2bf93f0_0 .net *"_s4", 0 0, L_0x55a1f3c02f10;  1 drivers
v0x55a1f2bf94c0_0 .net *"_s6", 0 0, L_0x55a1f3c02f80;  1 drivers
v0x55a1f2bf64a0_0 .net *"_s8", 0 0, L_0x55a1f3c03040;  1 drivers
v0x55a1f2bf65d0_0 .net "a", 0 0, L_0x55a1f3c03310;  1 drivers
v0x55a1f2bebe90_0 .net "b", 0 0, L_0x55a1f3c03440;  1 drivers
v0x55a1f2bebf50_0 .net "ca", 0 0, L_0x55a1f3c03200;  1 drivers
v0x55a1f2be8f40_0 .net "cin", 0 0, L_0x55a1f3c03570;  1 drivers
v0x55a1f2be9000_0 .net "sum", 0 0, L_0x55a1f3c02ea0;  1 drivers
S_0x55a1f2bdf540 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c32570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c036e0 .functor XOR 1, L_0x55a1f3c03cb0, L_0x55a1f3c03de0, C4<0>, C4<0>;
L_0x55a1f3c03750 .functor XOR 1, L_0x55a1f3c036e0, L_0x55a1f3c03f60, C4<0>, C4<0>;
L_0x55a1f3c03810 .functor AND 1, L_0x55a1f3c03cb0, L_0x55a1f3c03de0, C4<1>, C4<1>;
L_0x55a1f3c03920 .functor AND 1, L_0x55a1f3c03cb0, L_0x55a1f3c03f60, C4<1>, C4<1>;
L_0x55a1f3c039e0 .functor OR 1, L_0x55a1f3c03810, L_0x55a1f3c03920, C4<0>, C4<0>;
L_0x55a1f3c03af0 .functor AND 1, L_0x55a1f3c03f60, L_0x55a1f3c03de0, C4<1>, C4<1>;
L_0x55a1f3c03ba0 .functor OR 1, L_0x55a1f3c039e0, L_0x55a1f3c03af0, C4<0>, C4<0>;
v0x55a1f2bdc5f0_0 .net *"_s0", 0 0, L_0x55a1f3c036e0;  1 drivers
v0x55a1f2bdc6d0_0 .net *"_s10", 0 0, L_0x55a1f3c03af0;  1 drivers
v0x55a1f2bd2bf0_0 .net *"_s4", 0 0, L_0x55a1f3c03810;  1 drivers
v0x55a1f2bd2ce0_0 .net *"_s6", 0 0, L_0x55a1f3c03920;  1 drivers
v0x55a1f2bcfca0_0 .net *"_s8", 0 0, L_0x55a1f3c039e0;  1 drivers
v0x55a1f2bcfdd0_0 .net "a", 0 0, L_0x55a1f3c03cb0;  1 drivers
v0x55a1f2bc9100_0 .net "b", 0 0, L_0x55a1f3c03de0;  1 drivers
v0x55a1f2bc91a0_0 .net "ca", 0 0, L_0x55a1f3c03ba0;  1 drivers
v0x55a1f2bc61b0_0 .net "cin", 0 0, L_0x55a1f3c03f60;  1 drivers
v0x55a1f2bc3260_0 .net "sum", 0 0, L_0x55a1f3c03750;  1 drivers
S_0x55a1f2bb7e50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c32570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c04090 .functor XOR 1, L_0x55a1f3c04530, L_0x55a1f3c046f0, C4<0>, C4<0>;
L_0x55a1f3c04100 .functor XOR 1, L_0x55a1f3c04090, L_0x55a1f3c048b0, C4<0>, C4<0>;
L_0x55a1f3c04170 .functor AND 1, L_0x55a1f3c04530, L_0x55a1f3c046f0, C4<1>, C4<1>;
L_0x55a1f3c041e0 .functor AND 1, L_0x55a1f3c04530, L_0x55a1f3c048b0, C4<1>, C4<1>;
L_0x55a1f3c042a0 .functor OR 1, L_0x55a1f3c04170, L_0x55a1f3c041e0, C4<0>, C4<0>;
L_0x55a1f3c043b0 .functor AND 1, L_0x55a1f3c048b0, L_0x55a1f3c046f0, C4<1>, C4<1>;
L_0x55a1f3c04420 .functor OR 1, L_0x55a1f3c042a0, L_0x55a1f3c043b0, C4<0>, C4<0>;
v0x55a1f2bb4f00_0 .net *"_s0", 0 0, L_0x55a1f3c04090;  1 drivers
v0x55a1f2bb5000_0 .net *"_s10", 0 0, L_0x55a1f3c043b0;  1 drivers
v0x55a1f2bab500_0 .net *"_s4", 0 0, L_0x55a1f3c04170;  1 drivers
v0x55a1f2bab5f0_0 .net *"_s6", 0 0, L_0x55a1f3c041e0;  1 drivers
v0x55a1f2ba85b0_0 .net *"_s8", 0 0, L_0x55a1f3c042a0;  1 drivers
v0x55a1f2ba86e0_0 .net "a", 0 0, L_0x55a1f3c04530;  1 drivers
v0x55a1f2b9ebb0_0 .net "b", 0 0, L_0x55a1f3c046f0;  1 drivers
v0x55a1f2b9ec70_0 .net "ca", 0 0, L_0x55a1f3c04420;  1 drivers
v0x55a1f2b9bc60_0 .net "cin", 0 0, L_0x55a1f3c048b0;  1 drivers
v0x55a1f2b9bd20_0 .net "sum", 0 0, L_0x55a1f3c04100;  1 drivers
S_0x55a1f2b3fa70 .scope module, "a_6" "sixtyBitAdder" 10 60, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f332f270_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1a80;  1 drivers
L_0x7fcc609e1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f332f370_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1ac8;  1 drivers
v0x55a1f3325870_0 .net "a", 64 0, L_0x55a1f3c32930;  1 drivers
v0x55a1f3325960_0 .net "b", 64 0, L_0x55a1f3c32a60;  1 drivers
v0x55a1f3322920_0 .net "ca", 64 0, L_0x55a1f3c32750;  1 drivers
v0x55a1f3322a50_0 .net "cin", 64 0, L_0x55a1f3c32c20;  1 drivers
v0x55a1f331bd80_0 .net "sum", 64 0, L_0x55a1f3c325c0;  1 drivers
L_0x55a1f3c1c2f0 .part L_0x55a1f3c32930, 0, 32;
L_0x55a1f3c1c390 .part L_0x55a1f3c32a60, 0, 32;
L_0x55a1f3c1c430 .part L_0x55a1f3c32c20, 0, 32;
L_0x55a1f3c322f0 .part L_0x55a1f3c32930, 32, 32;
L_0x55a1f3c323e0 .part L_0x55a1f3c32a60, 32, 32;
L_0x55a1f3c324d0 .part L_0x55a1f3c32c20, 32, 32;
L_0x55a1f3c325c0 .concat8 [ 32 32 1 0], L_0x55a1f3c1c020, L_0x55a1f3c32020, L_0x7fcc609e1ac8;
L_0x55a1f3c32750 .concat8 [ 1 32 32 0], L_0x7fcc609e1a80, L_0x55a1f3c1c160, L_0x55a1f3c32160;
S_0x55a1f2b36070 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f2b3fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f257a720_0 .net "a", 31 0, L_0x55a1f3c1c2f0;  1 drivers
v0x55a1f257a820_0 .net "b", 31 0, L_0x55a1f3c1c390;  1 drivers
v0x55a1f25777d0_0 .net "ca", 31 0, L_0x55a1f3c1c160;  1 drivers
v0x55a1f2577890_0 .net "cin", 31 0, L_0x55a1f3c1c430;  1 drivers
v0x55a1f2574880_0 .net "sum", 31 0, L_0x55a1f3c1c020;  1 drivers
L_0x55a1f3c11180 .part L_0x55a1f3c1c2f0, 0, 16;
L_0x55a1f3c11220 .part L_0x55a1f3c1c390, 0, 16;
L_0x55a1f3c112c0 .part L_0x55a1f3c1c430, 0, 16;
L_0x55a1f3c1bd10 .part L_0x55a1f3c1c2f0, 16, 16;
L_0x55a1f3c1be00 .part L_0x55a1f3c1c390, 16, 16;
L_0x55a1f3c1bef0 .part L_0x55a1f3c1c430, 16, 16;
L_0x55a1f3c1c020 .concat8 [ 16 16 0 0], L_0x55a1f3c10e80, L_0x55a1f3c1ba10;
L_0x55a1f3c1c160 .concat8 [ 16 16 0 0], L_0x55a1f3c10f20, L_0x55a1f3c1bab0;
S_0x55a1f2b2c580 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2b36070;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2868400_0 .net "a", 15 0, L_0x55a1f3c11180;  1 drivers
v0x55a1f2868500_0 .net "b", 15 0, L_0x55a1f3c11220;  1 drivers
v0x55a1f285ea00_0 .net "ca", 15 0, L_0x55a1f3c10f20;  1 drivers
v0x55a1f285eaf0_0 .net "cin", 15 0, L_0x55a1f3c112c0;  1 drivers
v0x55a1f285bab0_0 .net "sum", 15 0, L_0x55a1f3c10e80;  1 drivers
L_0x55a1f3c08e00 .part L_0x55a1f3c11180, 0, 4;
L_0x55a1f3c08ea0 .part L_0x55a1f3c11220, 0, 4;
L_0x55a1f3c08f40 .part L_0x55a1f3c112c0, 0, 4;
L_0x55a1f3c0b790 .part L_0x55a1f3c11180, 4, 4;
L_0x55a1f3c0b880 .part L_0x55a1f3c11220, 4, 4;
L_0x55a1f3c0b970 .part L_0x55a1f3c112c0, 4, 4;
L_0x55a1f3c0e1a0 .part L_0x55a1f3c11180, 8, 4;
L_0x55a1f3c0e240 .part L_0x55a1f3c11220, 8, 4;
L_0x55a1f3c0e330 .part L_0x55a1f3c112c0, 8, 4;
L_0x55a1f3c10a80 .part L_0x55a1f3c11180, 12, 4;
L_0x55a1f3c10bb0 .part L_0x55a1f3c11220, 12, 4;
L_0x55a1f3c10ce0 .part L_0x55a1f3c112c0, 12, 4;
L_0x55a1f3c10e80 .concat8 [ 4 4 4 4], L_0x55a1f3c08bf0, L_0x55a1f3c0b580, L_0x55a1f3c0df90, L_0x55a1f3c10870;
L_0x55a1f3c10f20 .concat8 [ 4 4 4 4], L_0x55a1f3c08c90, L_0x55a1f3c0b620, L_0x55a1f3c0e030, L_0x55a1f3c10910;
S_0x55a1f2b29630 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2b2c580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2a8c220_0 .net "a", 3 0, L_0x55a1f3c08e00;  1 drivers
v0x55a1f2a8c320_0 .net "b", 3 0, L_0x55a1f3c08ea0;  1 drivers
v0x55a1f2a7f480_0 .net "ca", 3 0, L_0x55a1f3c08c90;  1 drivers
v0x55a1f2a7f540_0 .net "cin", 3 0, L_0x55a1f3c08f40;  1 drivers
v0x55a1f2a7c530_0 .net "sum", 3 0, L_0x55a1f3c08bf0;  1 drivers
L_0x55a1f3c06b90 .part L_0x55a1f3c08e00, 0, 1;
L_0x55a1f3c06cc0 .part L_0x55a1f3c08ea0, 0, 1;
L_0x55a1f3c06df0 .part L_0x55a1f3c08f40, 0, 1;
L_0x55a1f3c073c0 .part L_0x55a1f3c08e00, 1, 1;
L_0x55a1f3c074f0 .part L_0x55a1f3c08ea0, 1, 1;
L_0x55a1f3c07620 .part L_0x55a1f3c08f40, 1, 1;
L_0x55a1f3c07d60 .part L_0x55a1f3c08e00, 2, 1;
L_0x55a1f3c07e90 .part L_0x55a1f3c08ea0, 2, 1;
L_0x55a1f3c08010 .part L_0x55a1f3c08f40, 2, 1;
L_0x55a1f3c085e0 .part L_0x55a1f3c08e00, 3, 1;
L_0x55a1f3c08800 .part L_0x55a1f3c08ea0, 3, 1;
L_0x55a1f3c089c0 .part L_0x55a1f3c08f40, 3, 1;
L_0x55a1f3c08bf0 .concat8 [ 1 1 1 1], L_0x55a1f3c05080, L_0x55a1f3c06f90, L_0x55a1f3c07800, L_0x55a1f3c081b0;
L_0x55a1f3c08c90 .concat8 [ 1 1 1 1], L_0x55a1f3c06a80, L_0x55a1f3c072b0, L_0x55a1f3c07c50, L_0x55a1f3c084d0;
S_0x55a1f2b266e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2b29630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3b80b40 .functor XOR 1, L_0x55a1f3c06b90, L_0x55a1f3c06cc0, C4<0>, C4<0>;
L_0x55a1f3c05080 .functor XOR 1, L_0x55a1f3b80b40, L_0x55a1f3c06df0, C4<0>, C4<0>;
L_0x55a1f3c04a70 .functor AND 1, L_0x55a1f3c06b90, L_0x55a1f3c06cc0, C4<1>, C4<1>;
L_0x55a1f3c06840 .functor AND 1, L_0x55a1f3c06b90, L_0x55a1f3c06df0, C4<1>, C4<1>;
L_0x55a1f3c06900 .functor OR 1, L_0x55a1f3c04a70, L_0x55a1f3c06840, C4<0>, C4<0>;
L_0x55a1f3c06a10 .functor AND 1, L_0x55a1f3c06df0, L_0x55a1f3c06cc0, C4<1>, C4<1>;
L_0x55a1f3c06a80 .functor OR 1, L_0x55a1f3c06900, L_0x55a1f3c06a10, C4<0>, C4<0>;
v0x55a1f2b1c150_0 .net *"_s0", 0 0, L_0x55a1f3b80b40;  1 drivers
v0x55a1f2b19180_0 .net *"_s10", 0 0, L_0x55a1f3c06a10;  1 drivers
v0x55a1f2b19260_0 .net *"_s4", 0 0, L_0x55a1f3c04a70;  1 drivers
v0x55a1f2b0f780_0 .net *"_s6", 0 0, L_0x55a1f3c06840;  1 drivers
v0x55a1f2b0f860_0 .net *"_s8", 0 0, L_0x55a1f3c06900;  1 drivers
v0x55a1f2b0c830_0 .net "a", 0 0, L_0x55a1f3c06b90;  1 drivers
v0x55a1f2b0c8d0_0 .net "b", 0 0, L_0x55a1f3c06cc0;  1 drivers
v0x55a1f2b02e30_0 .net "ca", 0 0, L_0x55a1f3c06a80;  1 drivers
v0x55a1f2b02ef0_0 .net "cin", 0 0, L_0x55a1f3c06df0;  1 drivers
v0x55a1f2afff90_0 .net "sum", 0 0, L_0x55a1f3c05080;  1 drivers
S_0x55a1f2af9340 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2b29630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c06f20 .functor XOR 1, L_0x55a1f3c073c0, L_0x55a1f3c074f0, C4<0>, C4<0>;
L_0x55a1f3c06f90 .functor XOR 1, L_0x55a1f3c06f20, L_0x55a1f3c07620, C4<0>, C4<0>;
L_0x55a1f3c07000 .functor AND 1, L_0x55a1f3c073c0, L_0x55a1f3c074f0, C4<1>, C4<1>;
L_0x55a1f3c07070 .functor AND 1, L_0x55a1f3c073c0, L_0x55a1f3c07620, C4<1>, C4<1>;
L_0x55a1f3c07130 .functor OR 1, L_0x55a1f3c07000, L_0x55a1f3c07070, C4<0>, C4<0>;
L_0x55a1f3c07240 .functor AND 1, L_0x55a1f3c07620, L_0x55a1f3c074f0, C4<1>, C4<1>;
L_0x55a1f3c072b0 .functor OR 1, L_0x55a1f3c07130, L_0x55a1f3c07240, C4<0>, C4<0>;
v0x55a1f2af63f0_0 .net *"_s0", 0 0, L_0x55a1f3c06f20;  1 drivers
v0x55a1f2af64d0_0 .net *"_s10", 0 0, L_0x55a1f3c07240;  1 drivers
v0x55a1f2af34a0_0 .net *"_s4", 0 0, L_0x55a1f3c07000;  1 drivers
v0x55a1f2af3590_0 .net *"_s6", 0 0, L_0x55a1f3c07070;  1 drivers
v0x55a1f2ae8090_0 .net *"_s8", 0 0, L_0x55a1f3c07130;  1 drivers
v0x55a1f2ae81c0_0 .net "a", 0 0, L_0x55a1f3c073c0;  1 drivers
v0x55a1f2ae5140_0 .net "b", 0 0, L_0x55a1f3c074f0;  1 drivers
v0x55a1f2ae51e0_0 .net "ca", 0 0, L_0x55a1f3c072b0;  1 drivers
v0x55a1f2adb740_0 .net "cin", 0 0, L_0x55a1f3c07620;  1 drivers
v0x55a1f2ad87f0_0 .net "sum", 0 0, L_0x55a1f3c06f90;  1 drivers
S_0x55a1f2acedf0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2b29630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c07790 .functor XOR 1, L_0x55a1f3c07d60, L_0x55a1f3c07e90, C4<0>, C4<0>;
L_0x55a1f3c07800 .functor XOR 1, L_0x55a1f3c07790, L_0x55a1f3c08010, C4<0>, C4<0>;
L_0x55a1f3c078c0 .functor AND 1, L_0x55a1f3c07d60, L_0x55a1f3c07e90, C4<1>, C4<1>;
L_0x55a1f3c079d0 .functor AND 1, L_0x55a1f3c07d60, L_0x55a1f3c08010, C4<1>, C4<1>;
L_0x55a1f3c07a90 .functor OR 1, L_0x55a1f3c078c0, L_0x55a1f3c079d0, C4<0>, C4<0>;
L_0x55a1f3c07ba0 .functor AND 1, L_0x55a1f3c08010, L_0x55a1f3c07e90, C4<1>, C4<1>;
L_0x55a1f3c07c50 .functor OR 1, L_0x55a1f3c07a90, L_0x55a1f3c07ba0, C4<0>, C4<0>;
v0x55a1f2acbea0_0 .net *"_s0", 0 0, L_0x55a1f3c07790;  1 drivers
v0x55a1f2acbf80_0 .net *"_s10", 0 0, L_0x55a1f3c07ba0;  1 drivers
v0x55a1f2ac5300_0 .net *"_s4", 0 0, L_0x55a1f3c078c0;  1 drivers
v0x55a1f2ac53f0_0 .net *"_s6", 0 0, L_0x55a1f3c079d0;  1 drivers
v0x55a1f2ac23b0_0 .net *"_s8", 0 0, L_0x55a1f3c07a90;  1 drivers
v0x55a1f2ac24e0_0 .net "a", 0 0, L_0x55a1f3c07d60;  1 drivers
v0x55a1f2abf460_0 .net "b", 0 0, L_0x55a1f3c07e90;  1 drivers
v0x55a1f2abf500_0 .net "ca", 0 0, L_0x55a1f3c07c50;  1 drivers
v0x55a1f2ab4e50_0 .net "cin", 0 0, L_0x55a1f3c08010;  1 drivers
v0x55a1f2ab4f10_0 .net "sum", 0 0, L_0x55a1f3c07800;  1 drivers
S_0x55a1f2ab1f00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2b29630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c08140 .functor XOR 1, L_0x55a1f3c085e0, L_0x55a1f3c08800, C4<0>, C4<0>;
L_0x55a1f3c081b0 .functor XOR 1, L_0x55a1f3c08140, L_0x55a1f3c089c0, C4<0>, C4<0>;
L_0x55a1f3c08220 .functor AND 1, L_0x55a1f3c085e0, L_0x55a1f3c08800, C4<1>, C4<1>;
L_0x55a1f3c08290 .functor AND 1, L_0x55a1f3c085e0, L_0x55a1f3c089c0, C4<1>, C4<1>;
L_0x55a1f3c08350 .functor OR 1, L_0x55a1f3c08220, L_0x55a1f3c08290, C4<0>, C4<0>;
L_0x55a1f3c08460 .functor AND 1, L_0x55a1f3c089c0, L_0x55a1f3c08800, C4<1>, C4<1>;
L_0x55a1f3c084d0 .functor OR 1, L_0x55a1f3c08350, L_0x55a1f3c08460, C4<0>, C4<0>;
v0x55a1f2aa8500_0 .net *"_s0", 0 0, L_0x55a1f3c08140;  1 drivers
v0x55a1f2aa85e0_0 .net *"_s10", 0 0, L_0x55a1f3c08460;  1 drivers
v0x55a1f2aa55b0_0 .net *"_s4", 0 0, L_0x55a1f3c08220;  1 drivers
v0x55a1f2aa5680_0 .net *"_s6", 0 0, L_0x55a1f3c08290;  1 drivers
v0x55a1f2a9bbb0_0 .net *"_s8", 0 0, L_0x55a1f3c08350;  1 drivers
v0x55a1f2a9bce0_0 .net "a", 0 0, L_0x55a1f3c085e0;  1 drivers
v0x55a1f2a98c60_0 .net "b", 0 0, L_0x55a1f3c08800;  1 drivers
v0x55a1f2a98d20_0 .net "ca", 0 0, L_0x55a1f3c084d0;  1 drivers
v0x55a1f2a920c0_0 .net "cin", 0 0, L_0x55a1f3c089c0;  1 drivers
v0x55a1f2a8f170_0 .net "sum", 0 0, L_0x55a1f3c081b0;  1 drivers
S_0x55a1f2a72b30 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2b2c580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f29d8670_0 .net "a", 3 0, L_0x55a1f3c0b790;  1 drivers
v0x55a1f29d8770_0 .net "b", 3 0, L_0x55a1f3c0b880;  1 drivers
v0x55a1f29d5720_0 .net "ca", 3 0, L_0x55a1f3c0b620;  1 drivers
v0x55a1f29d57e0_0 .net "cin", 3 0, L_0x55a1f3c0b970;  1 drivers
v0x55a1f29cbd20_0 .net "sum", 3 0, L_0x55a1f3c0b580;  1 drivers
L_0x55a1f3c09540 .part L_0x55a1f3c0b790, 0, 1;
L_0x55a1f3c09670 .part L_0x55a1f3c0b880, 0, 1;
L_0x55a1f3c097a0 .part L_0x55a1f3c0b970, 0, 1;
L_0x55a1f3c09db0 .part L_0x55a1f3c0b790, 1, 1;
L_0x55a1f3c09ee0 .part L_0x55a1f3c0b880, 1, 1;
L_0x55a1f3c0a010 .part L_0x55a1f3c0b970, 1, 1;
L_0x55a1f3c0a750 .part L_0x55a1f3c0b790, 2, 1;
L_0x55a1f3c0a880 .part L_0x55a1f3c0b880, 2, 1;
L_0x55a1f3c0aa00 .part L_0x55a1f3c0b970, 2, 1;
L_0x55a1f3c0afd0 .part L_0x55a1f3c0b790, 3, 1;
L_0x55a1f3c0b190 .part L_0x55a1f3c0b880, 3, 1;
L_0x55a1f3c0b350 .part L_0x55a1f3c0b970, 3, 1;
L_0x55a1f3c0b580 .concat8 [ 1 1 1 1], L_0x55a1f3c08fe0, L_0x55a1f3c09940, L_0x55a1f3c0a1f0, L_0x55a1f3c0aba0;
L_0x55a1f3c0b620 .concat8 [ 1 1 1 1], L_0x55a1f3c09430, L_0x55a1f3c09ca0, L_0x55a1f3c0a640, L_0x55a1f3c0aec0;
S_0x55a1f2a6fbe0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2a72b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c08b80 .functor XOR 1, L_0x55a1f3c09540, L_0x55a1f3c09670, C4<0>, C4<0>;
L_0x55a1f3c08fe0 .functor XOR 1, L_0x55a1f3c08b80, L_0x55a1f3c097a0, C4<0>, C4<0>;
L_0x55a1f3c090a0 .functor AND 1, L_0x55a1f3c09540, L_0x55a1f3c09670, C4<1>, C4<1>;
L_0x55a1f3c091b0 .functor AND 1, L_0x55a1f3c09540, L_0x55a1f3c097a0, C4<1>, C4<1>;
L_0x55a1f3c09270 .functor OR 1, L_0x55a1f3c090a0, L_0x55a1f3c091b0, C4<0>, C4<0>;
L_0x55a1f3c09380 .functor AND 1, L_0x55a1f3c097a0, L_0x55a1f3c09670, C4<1>, C4<1>;
L_0x55a1f3c09430 .functor OR 1, L_0x55a1f3c09270, L_0x55a1f3c09380, C4<0>, C4<0>;
v0x55a1f2a661e0_0 .net *"_s0", 0 0, L_0x55a1f3c08b80;  1 drivers
v0x55a1f2a662c0_0 .net *"_s10", 0 0, L_0x55a1f3c09380;  1 drivers
v0x55a1f2a63290_0 .net *"_s4", 0 0, L_0x55a1f3c090a0;  1 drivers
v0x55a1f2a63360_0 .net *"_s6", 0 0, L_0x55a1f3c091b0;  1 drivers
v0x55a1f2a5c6f0_0 .net *"_s8", 0 0, L_0x55a1f3c09270;  1 drivers
v0x55a1f2a5c820_0 .net "a", 0 0, L_0x55a1f3c09540;  1 drivers
v0x55a1f2a597a0_0 .net "b", 0 0, L_0x55a1f3c09670;  1 drivers
v0x55a1f2a59860_0 .net "ca", 0 0, L_0x55a1f3c09430;  1 drivers
v0x55a1f2a56850_0 .net "cin", 0 0, L_0x55a1f3c097a0;  1 drivers
v0x55a1f2a56910_0 .net "sum", 0 0, L_0x55a1f3c08fe0;  1 drivers
S_0x55a1f2a4c240 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2a72b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c098d0 .functor XOR 1, L_0x55a1f3c09db0, L_0x55a1f3c09ee0, C4<0>, C4<0>;
L_0x55a1f3c09940 .functor XOR 1, L_0x55a1f3c098d0, L_0x55a1f3c0a010, C4<0>, C4<0>;
L_0x55a1f3c099b0 .functor AND 1, L_0x55a1f3c09db0, L_0x55a1f3c09ee0, C4<1>, C4<1>;
L_0x55a1f3c09a20 .functor AND 1, L_0x55a1f3c09db0, L_0x55a1f3c0a010, C4<1>, C4<1>;
L_0x55a1f3c09ae0 .functor OR 1, L_0x55a1f3c099b0, L_0x55a1f3c09a20, C4<0>, C4<0>;
L_0x55a1f3c09bf0 .functor AND 1, L_0x55a1f3c0a010, L_0x55a1f3c09ee0, C4<1>, C4<1>;
L_0x55a1f3c09ca0 .functor OR 1, L_0x55a1f3c09ae0, L_0x55a1f3c09bf0, C4<0>, C4<0>;
v0x55a1f2a492f0_0 .net *"_s0", 0 0, L_0x55a1f3c098d0;  1 drivers
v0x55a1f2a493d0_0 .net *"_s10", 0 0, L_0x55a1f3c09bf0;  1 drivers
v0x55a1f2a3f8f0_0 .net *"_s4", 0 0, L_0x55a1f3c099b0;  1 drivers
v0x55a1f2a3f9c0_0 .net *"_s6", 0 0, L_0x55a1f3c09a20;  1 drivers
v0x55a1f2a3c9a0_0 .net *"_s8", 0 0, L_0x55a1f3c09ae0;  1 drivers
v0x55a1f2a3cad0_0 .net "a", 0 0, L_0x55a1f3c09db0;  1 drivers
v0x55a1f2a32fa0_0 .net "b", 0 0, L_0x55a1f3c09ee0;  1 drivers
v0x55a1f2a33060_0 .net "ca", 0 0, L_0x55a1f3c09ca0;  1 drivers
v0x55a1f2a30050_0 .net "cin", 0 0, L_0x55a1f3c0a010;  1 drivers
v0x55a1f2a294b0_0 .net "sum", 0 0, L_0x55a1f3c09940;  1 drivers
S_0x55a1f2a26560 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2a72b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0a180 .functor XOR 1, L_0x55a1f3c0a750, L_0x55a1f3c0a880, C4<0>, C4<0>;
L_0x55a1f3c0a1f0 .functor XOR 1, L_0x55a1f3c0a180, L_0x55a1f3c0aa00, C4<0>, C4<0>;
L_0x55a1f3c0a2b0 .functor AND 1, L_0x55a1f3c0a750, L_0x55a1f3c0a880, C4<1>, C4<1>;
L_0x55a1f3c0a3c0 .functor AND 1, L_0x55a1f3c0a750, L_0x55a1f3c0aa00, C4<1>, C4<1>;
L_0x55a1f3c0a480 .functor OR 1, L_0x55a1f3c0a2b0, L_0x55a1f3c0a3c0, C4<0>, C4<0>;
L_0x55a1f3c0a590 .functor AND 1, L_0x55a1f3c0aa00, L_0x55a1f3c0a880, C4<1>, C4<1>;
L_0x55a1f3c0a640 .functor OR 1, L_0x55a1f3c0a480, L_0x55a1f3c0a590, C4<0>, C4<0>;
v0x55a1f2a23610_0 .net *"_s0", 0 0, L_0x55a1f3c0a180;  1 drivers
v0x55a1f2a236f0_0 .net *"_s10", 0 0, L_0x55a1f3c0a590;  1 drivers
v0x55a1f2a18200_0 .net *"_s4", 0 0, L_0x55a1f3c0a2b0;  1 drivers
v0x55a1f2a182f0_0 .net *"_s6", 0 0, L_0x55a1f3c0a3c0;  1 drivers
v0x55a1f2a152b0_0 .net *"_s8", 0 0, L_0x55a1f3c0a480;  1 drivers
v0x55a1f2a153e0_0 .net "a", 0 0, L_0x55a1f3c0a750;  1 drivers
v0x55a1f2a0b8b0_0 .net "b", 0 0, L_0x55a1f3c0a880;  1 drivers
v0x55a1f2a0b950_0 .net "ca", 0 0, L_0x55a1f3c0a640;  1 drivers
v0x55a1f2a08960_0 .net "cin", 0 0, L_0x55a1f3c0aa00;  1 drivers
v0x55a1f2a08a20_0 .net "sum", 0 0, L_0x55a1f3c0a1f0;  1 drivers
S_0x55a1f29fef60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2a72b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0ab30 .functor XOR 1, L_0x55a1f3c0afd0, L_0x55a1f3c0b190, C4<0>, C4<0>;
L_0x55a1f3c0aba0 .functor XOR 1, L_0x55a1f3c0ab30, L_0x55a1f3c0b350, C4<0>, C4<0>;
L_0x55a1f3c0ac10 .functor AND 1, L_0x55a1f3c0afd0, L_0x55a1f3c0b190, C4<1>, C4<1>;
L_0x55a1f3c0ac80 .functor AND 1, L_0x55a1f3c0afd0, L_0x55a1f3c0b350, C4<1>, C4<1>;
L_0x55a1f3c0ad40 .functor OR 1, L_0x55a1f3c0ac10, L_0x55a1f3c0ac80, C4<0>, C4<0>;
L_0x55a1f3c0ae50 .functor AND 1, L_0x55a1f3c0b350, L_0x55a1f3c0b190, C4<1>, C4<1>;
L_0x55a1f3c0aec0 .functor OR 1, L_0x55a1f3c0ad40, L_0x55a1f3c0ae50, C4<0>, C4<0>;
v0x55a1f29fc010_0 .net *"_s0", 0 0, L_0x55a1f3c0ab30;  1 drivers
v0x55a1f29fc0f0_0 .net *"_s10", 0 0, L_0x55a1f3c0ae50;  1 drivers
v0x55a1f29f5470_0 .net *"_s4", 0 0, L_0x55a1f3c0ac10;  1 drivers
v0x55a1f29f5540_0 .net *"_s6", 0 0, L_0x55a1f3c0ac80;  1 drivers
v0x55a1f29f2520_0 .net *"_s8", 0 0, L_0x55a1f3c0ad40;  1 drivers
v0x55a1f29f2650_0 .net "a", 0 0, L_0x55a1f3c0afd0;  1 drivers
v0x55a1f29ef5d0_0 .net "b", 0 0, L_0x55a1f3c0b190;  1 drivers
v0x55a1f29ef690_0 .net "ca", 0 0, L_0x55a1f3c0aec0;  1 drivers
v0x55a1f29e4fc0_0 .net "cin", 0 0, L_0x55a1f3c0b350;  1 drivers
v0x55a1f29e2070_0 .net "sum", 0 0, L_0x55a1f3c0aba0;  1 drivers
S_0x55a1f29c8dd0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2b2c580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f292b870_0 .net "a", 3 0, L_0x55a1f3c0e1a0;  1 drivers
v0x55a1f292b970_0 .net "b", 3 0, L_0x55a1f3c0e240;  1 drivers
v0x55a1f2924cd0_0 .net "ca", 3 0, L_0x55a1f3c0e030;  1 drivers
v0x55a1f2924d90_0 .net "cin", 3 0, L_0x55a1f3c0e330;  1 drivers
v0x55a1f2921d80_0 .net "sum", 3 0, L_0x55a1f3c0df90;  1 drivers
L_0x55a1f3c0bfb0 .part L_0x55a1f3c0e1a0, 0, 1;
L_0x55a1f3c0c0e0 .part L_0x55a1f3c0e240, 0, 1;
L_0x55a1f3c0c210 .part L_0x55a1f3c0e330, 0, 1;
L_0x55a1f3c0c7e0 .part L_0x55a1f3c0e1a0, 1, 1;
L_0x55a1f3c0c910 .part L_0x55a1f3c0e240, 1, 1;
L_0x55a1f3c0ca40 .part L_0x55a1f3c0e330, 1, 1;
L_0x55a1f3c0d100 .part L_0x55a1f3c0e1a0, 2, 1;
L_0x55a1f3c0d230 .part L_0x55a1f3c0e240, 2, 1;
L_0x55a1f3c0d3b0 .part L_0x55a1f3c0e330, 2, 1;
L_0x55a1f3c0d980 .part L_0x55a1f3c0e1a0, 3, 1;
L_0x55a1f3c0dba0 .part L_0x55a1f3c0e240, 3, 1;
L_0x55a1f3c0dd60 .part L_0x55a1f3c0e330, 3, 1;
L_0x55a1f3c0df90 .concat8 [ 1 1 1 1], L_0x55a1f3c0baa0, L_0x55a1f3c0c3b0, L_0x55a1f3c0cbe0, L_0x55a1f3c0d550;
L_0x55a1f3c0e030 .concat8 [ 1 1 1 1], L_0x55a1f3c0bef0, L_0x55a1f3c0c6d0, L_0x55a1f3c0cff0, L_0x55a1f3c0d870;
S_0x55a1f29c2230 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f29c8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0b510 .functor XOR 1, L_0x55a1f3c0bfb0, L_0x55a1f3c0c0e0, C4<0>, C4<0>;
L_0x55a1f3c0baa0 .functor XOR 1, L_0x55a1f3c0b510, L_0x55a1f3c0c210, C4<0>, C4<0>;
L_0x55a1f3c0bb60 .functor AND 1, L_0x55a1f3c0bfb0, L_0x55a1f3c0c0e0, C4<1>, C4<1>;
L_0x55a1f3c0bc70 .functor AND 1, L_0x55a1f3c0bfb0, L_0x55a1f3c0c210, C4<1>, C4<1>;
L_0x55a1f3c0bd30 .functor OR 1, L_0x55a1f3c0bb60, L_0x55a1f3c0bc70, C4<0>, C4<0>;
L_0x55a1f3c0be40 .functor AND 1, L_0x55a1f3c0c210, L_0x55a1f3c0c0e0, C4<1>, C4<1>;
L_0x55a1f3c0bef0 .functor OR 1, L_0x55a1f3c0bd30, L_0x55a1f3c0be40, C4<0>, C4<0>;
v0x55a1f29bf2e0_0 .net *"_s0", 0 0, L_0x55a1f3c0b510;  1 drivers
v0x55a1f29bf3e0_0 .net *"_s10", 0 0, L_0x55a1f3c0be40;  1 drivers
v0x55a1f29bc390_0 .net *"_s4", 0 0, L_0x55a1f3c0bb60;  1 drivers
v0x55a1f29bc480_0 .net *"_s6", 0 0, L_0x55a1f3c0bc70;  1 drivers
v0x55a1f29aece0_0 .net *"_s8", 0 0, L_0x55a1f3c0bd30;  1 drivers
v0x55a1f29aee10_0 .net "a", 0 0, L_0x55a1f3c0bfb0;  1 drivers
v0x55a1f29abd90_0 .net "b", 0 0, L_0x55a1f3c0c0e0;  1 drivers
v0x55a1f29abe50_0 .net "ca", 0 0, L_0x55a1f3c0bef0;  1 drivers
v0x55a1f29a2390_0 .net "cin", 0 0, L_0x55a1f3c0c210;  1 drivers
v0x55a1f299f440_0 .net "sum", 0 0, L_0x55a1f3c0baa0;  1 drivers
S_0x55a1f2995a40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f29c8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0c340 .functor XOR 1, L_0x55a1f3c0c7e0, L_0x55a1f3c0c910, C4<0>, C4<0>;
L_0x55a1f3c0c3b0 .functor XOR 1, L_0x55a1f3c0c340, L_0x55a1f3c0ca40, C4<0>, C4<0>;
L_0x55a1f3c0c420 .functor AND 1, L_0x55a1f3c0c7e0, L_0x55a1f3c0c910, C4<1>, C4<1>;
L_0x55a1f3c0c490 .functor AND 1, L_0x55a1f3c0c7e0, L_0x55a1f3c0ca40, C4<1>, C4<1>;
L_0x55a1f3c0c550 .functor OR 1, L_0x55a1f3c0c420, L_0x55a1f3c0c490, C4<0>, C4<0>;
L_0x55a1f3c0c660 .functor AND 1, L_0x55a1f3c0ca40, L_0x55a1f3c0c910, C4<1>, C4<1>;
L_0x55a1f3c0c6d0 .functor OR 1, L_0x55a1f3c0c550, L_0x55a1f3c0c660, C4<0>, C4<0>;
v0x55a1f2992af0_0 .net *"_s0", 0 0, L_0x55a1f3c0c340;  1 drivers
v0x55a1f2992bd0_0 .net *"_s10", 0 0, L_0x55a1f3c0c660;  1 drivers
v0x55a1f298bf50_0 .net *"_s4", 0 0, L_0x55a1f3c0c420;  1 drivers
v0x55a1f298bff0_0 .net *"_s6", 0 0, L_0x55a1f3c0c490;  1 drivers
v0x55a1f2989000_0 .net *"_s8", 0 0, L_0x55a1f3c0c550;  1 drivers
v0x55a1f2989130_0 .net "a", 0 0, L_0x55a1f3c0c7e0;  1 drivers
v0x55a1f29860b0_0 .net "b", 0 0, L_0x55a1f3c0c910;  1 drivers
v0x55a1f2986150_0 .net "ca", 0 0, L_0x55a1f3c0c6d0;  1 drivers
v0x55a1f297baa0_0 .net "cin", 0 0, L_0x55a1f3c0ca40;  1 drivers
v0x55a1f297bb60_0 .net "sum", 0 0, L_0x55a1f3c0c3b0;  1 drivers
S_0x55a1f2978b50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f29c8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0cb70 .functor XOR 1, L_0x55a1f3c0d100, L_0x55a1f3c0d230, C4<0>, C4<0>;
L_0x55a1f3c0cbe0 .functor XOR 1, L_0x55a1f3c0cb70, L_0x55a1f3c0d3b0, C4<0>, C4<0>;
L_0x55a1f3c0cca0 .functor AND 1, L_0x55a1f3c0d100, L_0x55a1f3c0d230, C4<1>, C4<1>;
L_0x55a1f3c0cdb0 .functor AND 1, L_0x55a1f3c0d100, L_0x55a1f3c0d3b0, C4<1>, C4<1>;
L_0x55a1f3c0ce70 .functor OR 1, L_0x55a1f3c0cca0, L_0x55a1f3c0cdb0, C4<0>, C4<0>;
L_0x55a1f3c0cf80 .functor AND 1, L_0x55a1f3c0d3b0, L_0x55a1f3c0d230, C4<1>, C4<1>;
L_0x55a1f3c0cff0 .functor OR 1, L_0x55a1f3c0ce70, L_0x55a1f3c0cf80, C4<0>, C4<0>;
v0x55a1f296f150_0 .net *"_s0", 0 0, L_0x55a1f3c0cb70;  1 drivers
v0x55a1f296f230_0 .net *"_s10", 0 0, L_0x55a1f3c0cf80;  1 drivers
v0x55a1f296c200_0 .net *"_s4", 0 0, L_0x55a1f3c0cca0;  1 drivers
v0x55a1f296c2f0_0 .net *"_s6", 0 0, L_0x55a1f3c0cdb0;  1 drivers
v0x55a1f2962800_0 .net *"_s8", 0 0, L_0x55a1f3c0ce70;  1 drivers
v0x55a1f2962930_0 .net "a", 0 0, L_0x55a1f3c0d100;  1 drivers
v0x55a1f295f8b0_0 .net "b", 0 0, L_0x55a1f3c0d230;  1 drivers
v0x55a1f295f950_0 .net "ca", 0 0, L_0x55a1f3c0cff0;  1 drivers
v0x55a1f2958d10_0 .net "cin", 0 0, L_0x55a1f3c0d3b0;  1 drivers
v0x55a1f2955dc0_0 .net "sum", 0 0, L_0x55a1f3c0cbe0;  1 drivers
S_0x55a1f2952e70 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f29c8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0d4e0 .functor XOR 1, L_0x55a1f3c0d980, L_0x55a1f3c0dba0, C4<0>, C4<0>;
L_0x55a1f3c0d550 .functor XOR 1, L_0x55a1f3c0d4e0, L_0x55a1f3c0dd60, C4<0>, C4<0>;
L_0x55a1f3c0d5c0 .functor AND 1, L_0x55a1f3c0d980, L_0x55a1f3c0dba0, C4<1>, C4<1>;
L_0x55a1f3c0d630 .functor AND 1, L_0x55a1f3c0d980, L_0x55a1f3c0dd60, C4<1>, C4<1>;
L_0x55a1f3c0d6f0 .functor OR 1, L_0x55a1f3c0d5c0, L_0x55a1f3c0d630, C4<0>, C4<0>;
L_0x55a1f3c0d800 .functor AND 1, L_0x55a1f3c0dd60, L_0x55a1f3c0dba0, C4<1>, C4<1>;
L_0x55a1f3c0d870 .functor OR 1, L_0x55a1f3c0d6f0, L_0x55a1f3c0d800, C4<0>, C4<0>;
v0x55a1f2947a60_0 .net *"_s0", 0 0, L_0x55a1f3c0d4e0;  1 drivers
v0x55a1f2947b60_0 .net *"_s10", 0 0, L_0x55a1f3c0d800;  1 drivers
v0x55a1f2944b10_0 .net *"_s4", 0 0, L_0x55a1f3c0d5c0;  1 drivers
v0x55a1f2944c00_0 .net *"_s6", 0 0, L_0x55a1f3c0d630;  1 drivers
v0x55a1f293b110_0 .net *"_s8", 0 0, L_0x55a1f3c0d6f0;  1 drivers
v0x55a1f293b240_0 .net "a", 0 0, L_0x55a1f3c0d980;  1 drivers
v0x55a1f29381c0_0 .net "b", 0 0, L_0x55a1f3c0dba0;  1 drivers
v0x55a1f2938280_0 .net "ca", 0 0, L_0x55a1f3c0d870;  1 drivers
v0x55a1f292e7c0_0 .net "cin", 0 0, L_0x55a1f3c0dd60;  1 drivers
v0x55a1f292e880_0 .net "sum", 0 0, L_0x55a1f3c0d550;  1 drivers
S_0x55a1f291ee30 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2b2c580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2877ca0_0 .net "a", 3 0, L_0x55a1f3c10a80;  1 drivers
v0x55a1f2877da0_0 .net "b", 3 0, L_0x55a1f3c10bb0;  1 drivers
v0x55a1f2874d50_0 .net "ca", 3 0, L_0x55a1f3c10910;  1 drivers
v0x55a1f2874e10_0 .net "cin", 3 0, L_0x55a1f3c10ce0;  1 drivers
v0x55a1f286b350_0 .net "sum", 3 0, L_0x55a1f3c10870;  1 drivers
L_0x55a1f3c0e8f0 .part L_0x55a1f3c10a80, 0, 1;
L_0x55a1f3c0ea20 .part L_0x55a1f3c10bb0, 0, 1;
L_0x55a1f3c0eb50 .part L_0x55a1f3c10ce0, 0, 1;
L_0x55a1f3c0f120 .part L_0x55a1f3c10a80, 1, 1;
L_0x55a1f3c0f250 .part L_0x55a1f3c10bb0, 1, 1;
L_0x55a1f3c0f380 .part L_0x55a1f3c10ce0, 1, 1;
L_0x55a1f3c0fa40 .part L_0x55a1f3c10a80, 2, 1;
L_0x55a1f3c0fb70 .part L_0x55a1f3c10bb0, 2, 1;
L_0x55a1f3c0fcf0 .part L_0x55a1f3c10ce0, 2, 1;
L_0x55a1f3c102c0 .part L_0x55a1f3c10a80, 3, 1;
L_0x55a1f3c10480 .part L_0x55a1f3c10bb0, 3, 1;
L_0x55a1f3c10640 .part L_0x55a1f3c10ce0, 3, 1;
L_0x55a1f3c10870 .concat8 [ 1 1 1 1], L_0x55a1f3c0e3d0, L_0x55a1f3c0ecf0, L_0x55a1f3c0f520, L_0x55a1f3c0fe90;
L_0x55a1f3c10910 .concat8 [ 1 1 1 1], L_0x55a1f3c0e7e0, L_0x55a1f3c0f010, L_0x55a1f3c0f930, L_0x55a1f3c101b0;
S_0x55a1f2914820 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f291ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0df20 .functor XOR 1, L_0x55a1f3c0e8f0, L_0x55a1f3c0ea20, C4<0>, C4<0>;
L_0x55a1f3c0e3d0 .functor XOR 1, L_0x55a1f3c0df20, L_0x55a1f3c0eb50, C4<0>, C4<0>;
L_0x55a1f3c0e490 .functor AND 1, L_0x55a1f3c0e8f0, L_0x55a1f3c0ea20, C4<1>, C4<1>;
L_0x55a1f3c0e5a0 .functor AND 1, L_0x55a1f3c0e8f0, L_0x55a1f3c0eb50, C4<1>, C4<1>;
L_0x55a1f3c0e660 .functor OR 1, L_0x55a1f3c0e490, L_0x55a1f3c0e5a0, C4<0>, C4<0>;
L_0x55a1f3c0e770 .functor AND 1, L_0x55a1f3c0eb50, L_0x55a1f3c0ea20, C4<1>, C4<1>;
L_0x55a1f3c0e7e0 .functor OR 1, L_0x55a1f3c0e660, L_0x55a1f3c0e770, C4<0>, C4<0>;
v0x55a1f2911950_0 .net *"_s0", 0 0, L_0x55a1f3c0df20;  1 drivers
v0x55a1f2907ed0_0 .net *"_s10", 0 0, L_0x55a1f3c0e770;  1 drivers
v0x55a1f2907fb0_0 .net *"_s4", 0 0, L_0x55a1f3c0e490;  1 drivers
v0x55a1f2904f80_0 .net *"_s6", 0 0, L_0x55a1f3c0e5a0;  1 drivers
v0x55a1f2905060_0 .net *"_s8", 0 0, L_0x55a1f3c0e660;  1 drivers
v0x55a1f28fb580_0 .net "a", 0 0, L_0x55a1f3c0e8f0;  1 drivers
v0x55a1f28fb620_0 .net "b", 0 0, L_0x55a1f3c0ea20;  1 drivers
v0x55a1f28f8630_0 .net "ca", 0 0, L_0x55a1f3c0e7e0;  1 drivers
v0x55a1f28f86f0_0 .net "cin", 0 0, L_0x55a1f3c0eb50;  1 drivers
v0x55a1f28f1b40_0 .net "sum", 0 0, L_0x55a1f3c0e3d0;  1 drivers
S_0x55a1f28eeb40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f291ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0ec80 .functor XOR 1, L_0x55a1f3c0f120, L_0x55a1f3c0f250, C4<0>, C4<0>;
L_0x55a1f3c0ecf0 .functor XOR 1, L_0x55a1f3c0ec80, L_0x55a1f3c0f380, C4<0>, C4<0>;
L_0x55a1f3c0ed60 .functor AND 1, L_0x55a1f3c0f120, L_0x55a1f3c0f250, C4<1>, C4<1>;
L_0x55a1f3c0edd0 .functor AND 1, L_0x55a1f3c0f120, L_0x55a1f3c0f380, C4<1>, C4<1>;
L_0x55a1f3c0ee90 .functor OR 1, L_0x55a1f3c0ed60, L_0x55a1f3c0edd0, C4<0>, C4<0>;
L_0x55a1f3c0efa0 .functor AND 1, L_0x55a1f3c0f380, L_0x55a1f3c0f250, C4<1>, C4<1>;
L_0x55a1f3c0f010 .functor OR 1, L_0x55a1f3c0ee90, L_0x55a1f3c0efa0, C4<0>, C4<0>;
v0x55a1f28ebbf0_0 .net *"_s0", 0 0, L_0x55a1f3c0ec80;  1 drivers
v0x55a1f28ebcd0_0 .net *"_s10", 0 0, L_0x55a1f3c0efa0;  1 drivers
v0x55a1f28def20_0 .net *"_s4", 0 0, L_0x55a1f3c0ed60;  1 drivers
v0x55a1f28df010_0 .net *"_s6", 0 0, L_0x55a1f3c0edd0;  1 drivers
v0x55a1f28dbfd0_0 .net *"_s8", 0 0, L_0x55a1f3c0ee90;  1 drivers
v0x55a1f28dc100_0 .net "a", 0 0, L_0x55a1f3c0f120;  1 drivers
v0x55a1f28d25d0_0 .net "b", 0 0, L_0x55a1f3c0f250;  1 drivers
v0x55a1f28d2670_0 .net "ca", 0 0, L_0x55a1f3c0f010;  1 drivers
v0x55a1f28cf680_0 .net "cin", 0 0, L_0x55a1f3c0f380;  1 drivers
v0x55a1f28c5c80_0 .net "sum", 0 0, L_0x55a1f3c0ecf0;  1 drivers
S_0x55a1f28c2d30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f291ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0f4b0 .functor XOR 1, L_0x55a1f3c0fa40, L_0x55a1f3c0fb70, C4<0>, C4<0>;
L_0x55a1f3c0f520 .functor XOR 1, L_0x55a1f3c0f4b0, L_0x55a1f3c0fcf0, C4<0>, C4<0>;
L_0x55a1f3c0f5e0 .functor AND 1, L_0x55a1f3c0fa40, L_0x55a1f3c0fb70, C4<1>, C4<1>;
L_0x55a1f3c0f6f0 .functor AND 1, L_0x55a1f3c0fa40, L_0x55a1f3c0fcf0, C4<1>, C4<1>;
L_0x55a1f3c0f7b0 .functor OR 1, L_0x55a1f3c0f5e0, L_0x55a1f3c0f6f0, C4<0>, C4<0>;
L_0x55a1f3c0f8c0 .functor AND 1, L_0x55a1f3c0fcf0, L_0x55a1f3c0fb70, C4<1>, C4<1>;
L_0x55a1f3c0f930 .functor OR 1, L_0x55a1f3c0f7b0, L_0x55a1f3c0f8c0, C4<0>, C4<0>;
v0x55a1f28bc190_0 .net *"_s0", 0 0, L_0x55a1f3c0f4b0;  1 drivers
v0x55a1f28bc270_0 .net *"_s10", 0 0, L_0x55a1f3c0f8c0;  1 drivers
v0x55a1f28b9240_0 .net *"_s4", 0 0, L_0x55a1f3c0f5e0;  1 drivers
v0x55a1f28b9330_0 .net *"_s6", 0 0, L_0x55a1f3c0f6f0;  1 drivers
v0x55a1f28b62f0_0 .net *"_s8", 0 0, L_0x55a1f3c0f7b0;  1 drivers
v0x55a1f28b6420_0 .net "a", 0 0, L_0x55a1f3c0fa40;  1 drivers
v0x55a1f28abce0_0 .net "b", 0 0, L_0x55a1f3c0fb70;  1 drivers
v0x55a1f28abd80_0 .net "ca", 0 0, L_0x55a1f3c0f930;  1 drivers
v0x55a1f28a8d90_0 .net "cin", 0 0, L_0x55a1f3c0fcf0;  1 drivers
v0x55a1f28a8e50_0 .net "sum", 0 0, L_0x55a1f3c0f520;  1 drivers
S_0x55a1f289f390 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f291ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c0fe20 .functor XOR 1, L_0x55a1f3c102c0, L_0x55a1f3c10480, C4<0>, C4<0>;
L_0x55a1f3c0fe90 .functor XOR 1, L_0x55a1f3c0fe20, L_0x55a1f3c10640, C4<0>, C4<0>;
L_0x55a1f3c0ff00 .functor AND 1, L_0x55a1f3c102c0, L_0x55a1f3c10480, C4<1>, C4<1>;
L_0x55a1f3c0ff70 .functor AND 1, L_0x55a1f3c102c0, L_0x55a1f3c10640, C4<1>, C4<1>;
L_0x55a1f3c10030 .functor OR 1, L_0x55a1f3c0ff00, L_0x55a1f3c0ff70, C4<0>, C4<0>;
L_0x55a1f3c10140 .functor AND 1, L_0x55a1f3c10640, L_0x55a1f3c10480, C4<1>, C4<1>;
L_0x55a1f3c101b0 .functor OR 1, L_0x55a1f3c10030, L_0x55a1f3c10140, C4<0>, C4<0>;
v0x55a1f289c440_0 .net *"_s0", 0 0, L_0x55a1f3c0fe20;  1 drivers
v0x55a1f289c520_0 .net *"_s10", 0 0, L_0x55a1f3c10140;  1 drivers
v0x55a1f2892a40_0 .net *"_s4", 0 0, L_0x55a1f3c0ff00;  1 drivers
v0x55a1f2892b10_0 .net *"_s6", 0 0, L_0x55a1f3c0ff70;  1 drivers
v0x55a1f288faf0_0 .net *"_s8", 0 0, L_0x55a1f3c10030;  1 drivers
v0x55a1f288fc20_0 .net "a", 0 0, L_0x55a1f3c102c0;  1 drivers
v0x55a1f2888f50_0 .net "b", 0 0, L_0x55a1f3c10480;  1 drivers
v0x55a1f2889010_0 .net "ca", 0 0, L_0x55a1f3c101b0;  1 drivers
v0x55a1f2886000_0 .net "cin", 0 0, L_0x55a1f3c10640;  1 drivers
v0x55a1f28830b0_0 .net "sum", 0 0, L_0x55a1f3c0fe90;  1 drivers
S_0x55a1f2854f10 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2b36070;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f258dc10_0 .net "a", 15 0, L_0x55a1f3c1bd10;  1 drivers
v0x55a1f258dd10_0 .net "b", 15 0, L_0x55a1f3c1be00;  1 drivers
v0x55a1f2584210_0 .net "ca", 15 0, L_0x55a1f3c1bab0;  1 drivers
v0x55a1f2584300_0 .net "cin", 15 0, L_0x55a1f3c1bef0;  1 drivers
v0x55a1f25812c0_0 .net "sum", 15 0, L_0x55a1f3c1ba10;  1 drivers
L_0x55a1f3c139a0 .part L_0x55a1f3c1bd10, 0, 4;
L_0x55a1f3c13a40 .part L_0x55a1f3c1be00, 0, 4;
L_0x55a1f3c13ae0 .part L_0x55a1f3c1bef0, 0, 4;
L_0x55a1f3c16230 .part L_0x55a1f3c1bd10, 4, 4;
L_0x55a1f3c16320 .part L_0x55a1f3c1be00, 4, 4;
L_0x55a1f3c16410 .part L_0x55a1f3c1bef0, 4, 4;
L_0x55a1f3c18c70 .part L_0x55a1f3c1bd10, 8, 4;
L_0x55a1f3c18d10 .part L_0x55a1f3c1be00, 8, 4;
L_0x55a1f3c18e00 .part L_0x55a1f3c1bef0, 8, 4;
L_0x55a1f3c1b610 .part L_0x55a1f3c1bd10, 12, 4;
L_0x55a1f3c1b740 .part L_0x55a1f3c1be00, 12, 4;
L_0x55a1f3c1b870 .part L_0x55a1f3c1bef0, 12, 4;
L_0x55a1f3c1ba10 .concat8 [ 4 4 4 4], L_0x55a1f3c13790, L_0x55a1f3c16020, L_0x55a1f3c18a60, L_0x55a1f3c1b400;
L_0x55a1f3c1bab0 .concat8 [ 4 4 4 4], L_0x55a1f3c13830, L_0x55a1f3c160c0, L_0x55a1f3c18b00, L_0x55a1f3c1b4a0;
S_0x55a1f2851fc0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2854f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27b6180_0 .net "a", 3 0, L_0x55a1f3c139a0;  1 drivers
v0x55a1f27b6280_0 .net "b", 3 0, L_0x55a1f3c13a40;  1 drivers
v0x55a1f27b3230_0 .net "ca", 3 0, L_0x55a1f3c13830;  1 drivers
v0x55a1f27b32f0_0 .net "cin", 3 0, L_0x55a1f3c13ae0;  1 drivers
v0x55a1f27a7e20_0 .net "sum", 3 0, L_0x55a1f3c13790;  1 drivers
L_0x55a1f3c11810 .part L_0x55a1f3c139a0, 0, 1;
L_0x55a1f3c11940 .part L_0x55a1f3c13a40, 0, 1;
L_0x55a1f3c11a70 .part L_0x55a1f3c13ae0, 0, 1;
L_0x55a1f3c12040 .part L_0x55a1f3c139a0, 1, 1;
L_0x55a1f3c12170 .part L_0x55a1f3c13a40, 1, 1;
L_0x55a1f3c122a0 .part L_0x55a1f3c13ae0, 1, 1;
L_0x55a1f3c12960 .part L_0x55a1f3c139a0, 2, 1;
L_0x55a1f3c12a90 .part L_0x55a1f3c13a40, 2, 1;
L_0x55a1f3c12c10 .part L_0x55a1f3c13ae0, 2, 1;
L_0x55a1f3c131e0 .part L_0x55a1f3c139a0, 3, 1;
L_0x55a1f3c133a0 .part L_0x55a1f3c13a40, 3, 1;
L_0x55a1f3c13560 .part L_0x55a1f3c13ae0, 3, 1;
L_0x55a1f3c13790 .concat8 [ 1 1 1 1], L_0x55a1f3c10800, L_0x55a1f3c11c10, L_0x55a1f3c12440, L_0x55a1f3c12db0;
L_0x55a1f3c13830 .concat8 [ 1 1 1 1], L_0x55a1f3c11700, L_0x55a1f3c11f30, L_0x55a1f3c12850, L_0x55a1f3c130d0;
S_0x55a1f284f070 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2851fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c10e10 .functor XOR 1, L_0x55a1f3c11810, L_0x55a1f3c11940, C4<0>, C4<0>;
L_0x55a1f3c10800 .functor XOR 1, L_0x55a1f3c10e10, L_0x55a1f3c11a70, C4<0>, C4<0>;
L_0x55a1f3c113b0 .functor AND 1, L_0x55a1f3c11810, L_0x55a1f3c11940, C4<1>, C4<1>;
L_0x55a1f3c114c0 .functor AND 1, L_0x55a1f3c11810, L_0x55a1f3c11a70, C4<1>, C4<1>;
L_0x55a1f3c11580 .functor OR 1, L_0x55a1f3c113b0, L_0x55a1f3c114c0, C4<0>, C4<0>;
L_0x55a1f3c11690 .functor AND 1, L_0x55a1f3c11a70, L_0x55a1f3c11940, C4<1>, C4<1>;
L_0x55a1f3c11700 .functor OR 1, L_0x55a1f3c11580, L_0x55a1f3c11690, C4<0>, C4<0>;
v0x55a1f2844a60_0 .net *"_s0", 0 0, L_0x55a1f3c10e10;  1 drivers
v0x55a1f2844b60_0 .net *"_s10", 0 0, L_0x55a1f3c11690;  1 drivers
v0x55a1f2841b10_0 .net *"_s4", 0 0, L_0x55a1f3c113b0;  1 drivers
v0x55a1f2841c00_0 .net *"_s6", 0 0, L_0x55a1f3c114c0;  1 drivers
v0x55a1f2838110_0 .net *"_s8", 0 0, L_0x55a1f3c11580;  1 drivers
v0x55a1f2838240_0 .net "a", 0 0, L_0x55a1f3c11810;  1 drivers
v0x55a1f28351c0_0 .net "b", 0 0, L_0x55a1f3c11940;  1 drivers
v0x55a1f2835280_0 .net "ca", 0 0, L_0x55a1f3c11700;  1 drivers
v0x55a1f282b7c0_0 .net "cin", 0 0, L_0x55a1f3c11a70;  1 drivers
v0x55a1f282b880_0 .net "sum", 0 0, L_0x55a1f3c10800;  1 drivers
S_0x55a1f2828870 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2851fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c11ba0 .functor XOR 1, L_0x55a1f3c12040, L_0x55a1f3c12170, C4<0>, C4<0>;
L_0x55a1f3c11c10 .functor XOR 1, L_0x55a1f3c11ba0, L_0x55a1f3c122a0, C4<0>, C4<0>;
L_0x55a1f3c11c80 .functor AND 1, L_0x55a1f3c12040, L_0x55a1f3c12170, C4<1>, C4<1>;
L_0x55a1f3c11cf0 .functor AND 1, L_0x55a1f3c12040, L_0x55a1f3c122a0, C4<1>, C4<1>;
L_0x55a1f3c11db0 .functor OR 1, L_0x55a1f3c11c80, L_0x55a1f3c11cf0, C4<0>, C4<0>;
L_0x55a1f3c11ec0 .functor AND 1, L_0x55a1f3c122a0, L_0x55a1f3c12170, C4<1>, C4<1>;
L_0x55a1f3c11f30 .functor OR 1, L_0x55a1f3c11db0, L_0x55a1f3c11ec0, C4<0>, C4<0>;
v0x55a1f2821d50_0 .net *"_s0", 0 0, L_0x55a1f3c11ba0;  1 drivers
v0x55a1f281ed80_0 .net *"_s10", 0 0, L_0x55a1f3c11ec0;  1 drivers
v0x55a1f281ee60_0 .net *"_s4", 0 0, L_0x55a1f3c11c80;  1 drivers
v0x55a1f281be30_0 .net *"_s6", 0 0, L_0x55a1f3c11cf0;  1 drivers
v0x55a1f281bf10_0 .net *"_s8", 0 0, L_0x55a1f3c11db0;  1 drivers
v0x55a1f280f0a0_0 .net "a", 0 0, L_0x55a1f3c12040;  1 drivers
v0x55a1f280f160_0 .net "b", 0 0, L_0x55a1f3c12170;  1 drivers
v0x55a1f280c150_0 .net "ca", 0 0, L_0x55a1f3c11f30;  1 drivers
v0x55a1f280c210_0 .net "cin", 0 0, L_0x55a1f3c122a0;  1 drivers
v0x55a1f2802800_0 .net "sum", 0 0, L_0x55a1f3c11c10;  1 drivers
S_0x55a1f27ff800 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2851fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c123d0 .functor XOR 1, L_0x55a1f3c12960, L_0x55a1f3c12a90, C4<0>, C4<0>;
L_0x55a1f3c12440 .functor XOR 1, L_0x55a1f3c123d0, L_0x55a1f3c12c10, C4<0>, C4<0>;
L_0x55a1f3c12500 .functor AND 1, L_0x55a1f3c12960, L_0x55a1f3c12a90, C4<1>, C4<1>;
L_0x55a1f3c12610 .functor AND 1, L_0x55a1f3c12960, L_0x55a1f3c12c10, C4<1>, C4<1>;
L_0x55a1f3c126d0 .functor OR 1, L_0x55a1f3c12500, L_0x55a1f3c12610, C4<0>, C4<0>;
L_0x55a1f3c127e0 .functor AND 1, L_0x55a1f3c12c10, L_0x55a1f3c12a90, C4<1>, C4<1>;
L_0x55a1f3c12850 .functor OR 1, L_0x55a1f3c126d0, L_0x55a1f3c127e0, C4<0>, C4<0>;
v0x55a1f27f5e00_0 .net *"_s0", 0 0, L_0x55a1f3c123d0;  1 drivers
v0x55a1f27f5ee0_0 .net *"_s10", 0 0, L_0x55a1f3c127e0;  1 drivers
v0x55a1f27f2eb0_0 .net *"_s4", 0 0, L_0x55a1f3c12500;  1 drivers
v0x55a1f27f2fa0_0 .net *"_s6", 0 0, L_0x55a1f3c12610;  1 drivers
v0x55a1f27ec310_0 .net *"_s8", 0 0, L_0x55a1f3c126d0;  1 drivers
v0x55a1f27ec440_0 .net "a", 0 0, L_0x55a1f3c12960;  1 drivers
v0x55a1f27e93c0_0 .net "b", 0 0, L_0x55a1f3c12a90;  1 drivers
v0x55a1f27e9460_0 .net "ca", 0 0, L_0x55a1f3c12850;  1 drivers
v0x55a1f27e6470_0 .net "cin", 0 0, L_0x55a1f3c12c10;  1 drivers
v0x55a1f27dbe60_0 .net "sum", 0 0, L_0x55a1f3c12440;  1 drivers
S_0x55a1f27d8f10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2851fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c12d40 .functor XOR 1, L_0x55a1f3c131e0, L_0x55a1f3c133a0, C4<0>, C4<0>;
L_0x55a1f3c12db0 .functor XOR 1, L_0x55a1f3c12d40, L_0x55a1f3c13560, C4<0>, C4<0>;
L_0x55a1f3c12e20 .functor AND 1, L_0x55a1f3c131e0, L_0x55a1f3c133a0, C4<1>, C4<1>;
L_0x55a1f3c12e90 .functor AND 1, L_0x55a1f3c131e0, L_0x55a1f3c13560, C4<1>, C4<1>;
L_0x55a1f3c12f50 .functor OR 1, L_0x55a1f3c12e20, L_0x55a1f3c12e90, C4<0>, C4<0>;
L_0x55a1f3c13060 .functor AND 1, L_0x55a1f3c13560, L_0x55a1f3c133a0, C4<1>, C4<1>;
L_0x55a1f3c130d0 .functor OR 1, L_0x55a1f3c12f50, L_0x55a1f3c13060, C4<0>, C4<0>;
v0x55a1f27cf510_0 .net *"_s0", 0 0, L_0x55a1f3c12d40;  1 drivers
v0x55a1f27cf610_0 .net *"_s10", 0 0, L_0x55a1f3c13060;  1 drivers
v0x55a1f27cc5c0_0 .net *"_s4", 0 0, L_0x55a1f3c12e20;  1 drivers
v0x55a1f27cc6b0_0 .net *"_s6", 0 0, L_0x55a1f3c12e90;  1 drivers
v0x55a1f27c2bc0_0 .net *"_s8", 0 0, L_0x55a1f3c12f50;  1 drivers
v0x55a1f27c2cf0_0 .net "a", 0 0, L_0x55a1f3c131e0;  1 drivers
v0x55a1f27bfc70_0 .net "b", 0 0, L_0x55a1f3c133a0;  1 drivers
v0x55a1f27bfd30_0 .net "ca", 0 0, L_0x55a1f3c130d0;  1 drivers
v0x55a1f27b90d0_0 .net "cin", 0 0, L_0x55a1f3c13560;  1 drivers
v0x55a1f27b9190_0 .net "sum", 0 0, L_0x55a1f3c12db0;  1 drivers
S_0x55a1f27a4ed0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2854f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f27074c0_0 .net "a", 3 0, L_0x55a1f3c16230;  1 drivers
v0x55a1f27075c0_0 .net "b", 3 0, L_0x55a1f3c16320;  1 drivers
v0x55a1f26fdac0_0 .net "ca", 3 0, L_0x55a1f3c160c0;  1 drivers
v0x55a1f26fdb80_0 .net "cin", 3 0, L_0x55a1f3c16410;  1 drivers
v0x55a1f26fab70_0 .net "sum", 3 0, L_0x55a1f3c16020;  1 drivers
L_0x55a1f3c140a0 .part L_0x55a1f3c16230, 0, 1;
L_0x55a1f3c141d0 .part L_0x55a1f3c16320, 0, 1;
L_0x55a1f3c14300 .part L_0x55a1f3c16410, 0, 1;
L_0x55a1f3c148d0 .part L_0x55a1f3c16230, 1, 1;
L_0x55a1f3c14a00 .part L_0x55a1f3c16320, 1, 1;
L_0x55a1f3c14b30 .part L_0x55a1f3c16410, 1, 1;
L_0x55a1f3c151f0 .part L_0x55a1f3c16230, 2, 1;
L_0x55a1f3c15320 .part L_0x55a1f3c16320, 2, 1;
L_0x55a1f3c154a0 .part L_0x55a1f3c16410, 2, 1;
L_0x55a1f3c15a70 .part L_0x55a1f3c16230, 3, 1;
L_0x55a1f3c15c30 .part L_0x55a1f3c16320, 3, 1;
L_0x55a1f3c15df0 .part L_0x55a1f3c16410, 3, 1;
L_0x55a1f3c16020 .concat8 [ 1 1 1 1], L_0x55a1f3c13b80, L_0x55a1f3c144a0, L_0x55a1f3c14cd0, L_0x55a1f3c15640;
L_0x55a1f3c160c0 .concat8 [ 1 1 1 1], L_0x55a1f3c13f90, L_0x55a1f3c147c0, L_0x55a1f3c150e0, L_0x55a1f3c15960;
S_0x55a1f279b4d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f27a4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c13720 .functor XOR 1, L_0x55a1f3c140a0, L_0x55a1f3c141d0, C4<0>, C4<0>;
L_0x55a1f3c13b80 .functor XOR 1, L_0x55a1f3c13720, L_0x55a1f3c14300, C4<0>, C4<0>;
L_0x55a1f3c13c40 .functor AND 1, L_0x55a1f3c140a0, L_0x55a1f3c141d0, C4<1>, C4<1>;
L_0x55a1f3c13d50 .functor AND 1, L_0x55a1f3c140a0, L_0x55a1f3c14300, C4<1>, C4<1>;
L_0x55a1f3c13e10 .functor OR 1, L_0x55a1f3c13c40, L_0x55a1f3c13d50, C4<0>, C4<0>;
L_0x55a1f3c13f20 .functor AND 1, L_0x55a1f3c14300, L_0x55a1f3c141d0, C4<1>, C4<1>;
L_0x55a1f3c13f90 .functor OR 1, L_0x55a1f3c13e10, L_0x55a1f3c13f20, C4<0>, C4<0>;
v0x55a1f2798580_0 .net *"_s0", 0 0, L_0x55a1f3c13720;  1 drivers
v0x55a1f2798660_0 .net *"_s10", 0 0, L_0x55a1f3c13f20;  1 drivers
v0x55a1f278eb80_0 .net *"_s4", 0 0, L_0x55a1f3c13c40;  1 drivers
v0x55a1f278ec70_0 .net *"_s6", 0 0, L_0x55a1f3c13d50;  1 drivers
v0x55a1f278bc30_0 .net *"_s8", 0 0, L_0x55a1f3c13e10;  1 drivers
v0x55a1f278bd60_0 .net "a", 0 0, L_0x55a1f3c140a0;  1 drivers
v0x55a1f2785090_0 .net "b", 0 0, L_0x55a1f3c141d0;  1 drivers
v0x55a1f2785130_0 .net "ca", 0 0, L_0x55a1f3c13f90;  1 drivers
v0x55a1f2782140_0 .net "cin", 0 0, L_0x55a1f3c14300;  1 drivers
v0x55a1f277f1f0_0 .net "sum", 0 0, L_0x55a1f3c13b80;  1 drivers
S_0x55a1f2774be0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f27a4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c14430 .functor XOR 1, L_0x55a1f3c148d0, L_0x55a1f3c14a00, C4<0>, C4<0>;
L_0x55a1f3c144a0 .functor XOR 1, L_0x55a1f3c14430, L_0x55a1f3c14b30, C4<0>, C4<0>;
L_0x55a1f3c14510 .functor AND 1, L_0x55a1f3c148d0, L_0x55a1f3c14a00, C4<1>, C4<1>;
L_0x55a1f3c14580 .functor AND 1, L_0x55a1f3c148d0, L_0x55a1f3c14b30, C4<1>, C4<1>;
L_0x55a1f3c14640 .functor OR 1, L_0x55a1f3c14510, L_0x55a1f3c14580, C4<0>, C4<0>;
L_0x55a1f3c14750 .functor AND 1, L_0x55a1f3c14b30, L_0x55a1f3c14a00, C4<1>, C4<1>;
L_0x55a1f3c147c0 .functor OR 1, L_0x55a1f3c14640, L_0x55a1f3c14750, C4<0>, C4<0>;
v0x55a1f2771c90_0 .net *"_s0", 0 0, L_0x55a1f3c14430;  1 drivers
v0x55a1f2771d70_0 .net *"_s10", 0 0, L_0x55a1f3c14750;  1 drivers
v0x55a1f2768290_0 .net *"_s4", 0 0, L_0x55a1f3c14510;  1 drivers
v0x55a1f2768360_0 .net *"_s6", 0 0, L_0x55a1f3c14580;  1 drivers
v0x55a1f2765340_0 .net *"_s8", 0 0, L_0x55a1f3c14640;  1 drivers
v0x55a1f2765470_0 .net "a", 0 0, L_0x55a1f3c148d0;  1 drivers
v0x55a1f275b940_0 .net "b", 0 0, L_0x55a1f3c14a00;  1 drivers
v0x55a1f275ba00_0 .net "ca", 0 0, L_0x55a1f3c147c0;  1 drivers
v0x55a1f27589f0_0 .net "cin", 0 0, L_0x55a1f3c14b30;  1 drivers
v0x55a1f2758ab0_0 .net "sum", 0 0, L_0x55a1f3c144a0;  1 drivers
S_0x55a1f2751e50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f27a4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c14c60 .functor XOR 1, L_0x55a1f3c151f0, L_0x55a1f3c15320, C4<0>, C4<0>;
L_0x55a1f3c14cd0 .functor XOR 1, L_0x55a1f3c14c60, L_0x55a1f3c154a0, C4<0>, C4<0>;
L_0x55a1f3c14d90 .functor AND 1, L_0x55a1f3c151f0, L_0x55a1f3c15320, C4<1>, C4<1>;
L_0x55a1f3c14ea0 .functor AND 1, L_0x55a1f3c151f0, L_0x55a1f3c154a0, C4<1>, C4<1>;
L_0x55a1f3c14f60 .functor OR 1, L_0x55a1f3c14d90, L_0x55a1f3c14ea0, C4<0>, C4<0>;
L_0x55a1f3c15070 .functor AND 1, L_0x55a1f3c154a0, L_0x55a1f3c15320, C4<1>, C4<1>;
L_0x55a1f3c150e0 .functor OR 1, L_0x55a1f3c14f60, L_0x55a1f3c15070, C4<0>, C4<0>;
v0x55a1f274ef00_0 .net *"_s0", 0 0, L_0x55a1f3c14c60;  1 drivers
v0x55a1f274efe0_0 .net *"_s10", 0 0, L_0x55a1f3c15070;  1 drivers
v0x55a1f274bfb0_0 .net *"_s4", 0 0, L_0x55a1f3c14d90;  1 drivers
v0x55a1f274c0a0_0 .net *"_s6", 0 0, L_0x55a1f3c14ea0;  1 drivers
v0x55a1f273d650_0 .net *"_s8", 0 0, L_0x55a1f3c14f60;  1 drivers
v0x55a1f273d780_0 .net "a", 0 0, L_0x55a1f3c151f0;  1 drivers
v0x55a1f273a700_0 .net "b", 0 0, L_0x55a1f3c15320;  1 drivers
v0x55a1f273a7a0_0 .net "ca", 0 0, L_0x55a1f3c150e0;  1 drivers
v0x55a1f2730d00_0 .net "cin", 0 0, L_0x55a1f3c154a0;  1 drivers
v0x55a1f272ddb0_0 .net "sum", 0 0, L_0x55a1f3c14cd0;  1 drivers
S_0x55a1f27243b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f27a4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c155d0 .functor XOR 1, L_0x55a1f3c15a70, L_0x55a1f3c15c30, C4<0>, C4<0>;
L_0x55a1f3c15640 .functor XOR 1, L_0x55a1f3c155d0, L_0x55a1f3c15df0, C4<0>, C4<0>;
L_0x55a1f3c156b0 .functor AND 1, L_0x55a1f3c15a70, L_0x55a1f3c15c30, C4<1>, C4<1>;
L_0x55a1f3c15720 .functor AND 1, L_0x55a1f3c15a70, L_0x55a1f3c15df0, C4<1>, C4<1>;
L_0x55a1f3c157e0 .functor OR 1, L_0x55a1f3c156b0, L_0x55a1f3c15720, C4<0>, C4<0>;
L_0x55a1f3c158f0 .functor AND 1, L_0x55a1f3c15df0, L_0x55a1f3c15c30, C4<1>, C4<1>;
L_0x55a1f3c15960 .functor OR 1, L_0x55a1f3c157e0, L_0x55a1f3c158f0, C4<0>, C4<0>;
v0x55a1f2721460_0 .net *"_s0", 0 0, L_0x55a1f3c155d0;  1 drivers
v0x55a1f2721560_0 .net *"_s10", 0 0, L_0x55a1f3c158f0;  1 drivers
v0x55a1f271a8c0_0 .net *"_s4", 0 0, L_0x55a1f3c156b0;  1 drivers
v0x55a1f271a9b0_0 .net *"_s6", 0 0, L_0x55a1f3c15720;  1 drivers
v0x55a1f2717970_0 .net *"_s8", 0 0, L_0x55a1f3c157e0;  1 drivers
v0x55a1f2717aa0_0 .net "a", 0 0, L_0x55a1f3c15a70;  1 drivers
v0x55a1f2714a20_0 .net "b", 0 0, L_0x55a1f3c15c30;  1 drivers
v0x55a1f2714ae0_0 .net "ca", 0 0, L_0x55a1f3c15960;  1 drivers
v0x55a1f270a410_0 .net "cin", 0 0, L_0x55a1f3c15df0;  1 drivers
v0x55a1f270a4d0_0 .net "sum", 0 0, L_0x55a1f3c15640;  1 drivers
S_0x55a1f26f1170 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2854f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2651080_0 .net "a", 3 0, L_0x55a1f3c18c70;  1 drivers
v0x55a1f2651180_0 .net "b", 3 0, L_0x55a1f3c18d10;  1 drivers
v0x55a1f264a4e0_0 .net "ca", 3 0, L_0x55a1f3c18b00;  1 drivers
v0x55a1f264a5a0_0 .net "cin", 3 0, L_0x55a1f3c18e00;  1 drivers
v0x55a1f2647590_0 .net "sum", 3 0, L_0x55a1f3c18a60;  1 drivers
L_0x55a1f3c16a20 .part L_0x55a1f3c18c70, 0, 1;
L_0x55a1f3c16b50 .part L_0x55a1f3c18d10, 0, 1;
L_0x55a1f3c16c80 .part L_0x55a1f3c18e00, 0, 1;
L_0x55a1f3c17290 .part L_0x55a1f3c18c70, 1, 1;
L_0x55a1f3c173c0 .part L_0x55a1f3c18d10, 1, 1;
L_0x55a1f3c174f0 .part L_0x55a1f3c18e00, 1, 1;
L_0x55a1f3c17c30 .part L_0x55a1f3c18c70, 2, 1;
L_0x55a1f3c17d60 .part L_0x55a1f3c18d10, 2, 1;
L_0x55a1f3c17ee0 .part L_0x55a1f3c18e00, 2, 1;
L_0x55a1f3c184b0 .part L_0x55a1f3c18c70, 3, 1;
L_0x55a1f3c18670 .part L_0x55a1f3c18d10, 3, 1;
L_0x55a1f3c18830 .part L_0x55a1f3c18e00, 3, 1;
L_0x55a1f3c18a60 .concat8 [ 1 1 1 1], L_0x55a1f3c16500, L_0x55a1f3c16e20, L_0x55a1f3c176d0, L_0x55a1f3c18080;
L_0x55a1f3c18b00 .concat8 [ 1 1 1 1], L_0x55a1f3c16910, L_0x55a1f3c17180, L_0x55a1f3c17b20, L_0x55a1f3c183a0;
S_0x55a1f26ee220 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f26f1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c15fb0 .functor XOR 1, L_0x55a1f3c16a20, L_0x55a1f3c16b50, C4<0>, C4<0>;
L_0x55a1f3c16500 .functor XOR 1, L_0x55a1f3c15fb0, L_0x55a1f3c16c80, C4<0>, C4<0>;
L_0x55a1f3c165c0 .functor AND 1, L_0x55a1f3c16a20, L_0x55a1f3c16b50, C4<1>, C4<1>;
L_0x55a1f3c166d0 .functor AND 1, L_0x55a1f3c16a20, L_0x55a1f3c16c80, C4<1>, C4<1>;
L_0x55a1f3c16790 .functor OR 1, L_0x55a1f3c165c0, L_0x55a1f3c166d0, C4<0>, C4<0>;
L_0x55a1f3c168a0 .functor AND 1, L_0x55a1f3c16c80, L_0x55a1f3c16b50, C4<1>, C4<1>;
L_0x55a1f3c16910 .functor OR 1, L_0x55a1f3c16790, L_0x55a1f3c168a0, C4<0>, C4<0>;
v0x55a1f26e7700_0 .net *"_s0", 0 0, L_0x55a1f3c15fb0;  1 drivers
v0x55a1f26e4730_0 .net *"_s10", 0 0, L_0x55a1f3c168a0;  1 drivers
v0x55a1f26e4810_0 .net *"_s4", 0 0, L_0x55a1f3c165c0;  1 drivers
v0x55a1f26e17e0_0 .net *"_s6", 0 0, L_0x55a1f3c166d0;  1 drivers
v0x55a1f26e18c0_0 .net *"_s8", 0 0, L_0x55a1f3c16790;  1 drivers
v0x55a1f26d63d0_0 .net "a", 0 0, L_0x55a1f3c16a20;  1 drivers
v0x55a1f26d6490_0 .net "b", 0 0, L_0x55a1f3c16b50;  1 drivers
v0x55a1f26d3480_0 .net "ca", 0 0, L_0x55a1f3c16910;  1 drivers
v0x55a1f26d3540_0 .net "cin", 0 0, L_0x55a1f3c16c80;  1 drivers
v0x55a1f26c9b30_0 .net "sum", 0 0, L_0x55a1f3c16500;  1 drivers
S_0x55a1f26c6b30 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f26f1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c16db0 .functor XOR 1, L_0x55a1f3c17290, L_0x55a1f3c173c0, C4<0>, C4<0>;
L_0x55a1f3c16e20 .functor XOR 1, L_0x55a1f3c16db0, L_0x55a1f3c174f0, C4<0>, C4<0>;
L_0x55a1f3c16e90 .functor AND 1, L_0x55a1f3c17290, L_0x55a1f3c173c0, C4<1>, C4<1>;
L_0x55a1f3c16f00 .functor AND 1, L_0x55a1f3c17290, L_0x55a1f3c174f0, C4<1>, C4<1>;
L_0x55a1f3c16fc0 .functor OR 1, L_0x55a1f3c16e90, L_0x55a1f3c16f00, C4<0>, C4<0>;
L_0x55a1f3c170d0 .functor AND 1, L_0x55a1f3c174f0, L_0x55a1f3c173c0, C4<1>, C4<1>;
L_0x55a1f3c17180 .functor OR 1, L_0x55a1f3c16fc0, L_0x55a1f3c170d0, C4<0>, C4<0>;
v0x55a1f26bd130_0 .net *"_s0", 0 0, L_0x55a1f3c16db0;  1 drivers
v0x55a1f26bd210_0 .net *"_s10", 0 0, L_0x55a1f3c170d0;  1 drivers
v0x55a1f26ba1e0_0 .net *"_s4", 0 0, L_0x55a1f3c16e90;  1 drivers
v0x55a1f26ba2b0_0 .net *"_s6", 0 0, L_0x55a1f3c16f00;  1 drivers
v0x55a1f26b3640_0 .net *"_s8", 0 0, L_0x55a1f3c16fc0;  1 drivers
v0x55a1f26b3770_0 .net "a", 0 0, L_0x55a1f3c17290;  1 drivers
v0x55a1f26b06f0_0 .net "b", 0 0, L_0x55a1f3c173c0;  1 drivers
v0x55a1f26b07b0_0 .net "ca", 0 0, L_0x55a1f3c17180;  1 drivers
v0x55a1f26ad7a0_0 .net "cin", 0 0, L_0x55a1f3c174f0;  1 drivers
v0x55a1f26a3190_0 .net "sum", 0 0, L_0x55a1f3c16e20;  1 drivers
S_0x55a1f26a0240 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f26f1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c17660 .functor XOR 1, L_0x55a1f3c17c30, L_0x55a1f3c17d60, C4<0>, C4<0>;
L_0x55a1f3c176d0 .functor XOR 1, L_0x55a1f3c17660, L_0x55a1f3c17ee0, C4<0>, C4<0>;
L_0x55a1f3c17790 .functor AND 1, L_0x55a1f3c17c30, L_0x55a1f3c17d60, C4<1>, C4<1>;
L_0x55a1f3c178a0 .functor AND 1, L_0x55a1f3c17c30, L_0x55a1f3c17ee0, C4<1>, C4<1>;
L_0x55a1f3c17960 .functor OR 1, L_0x55a1f3c17790, L_0x55a1f3c178a0, C4<0>, C4<0>;
L_0x55a1f3c17a70 .functor AND 1, L_0x55a1f3c17ee0, L_0x55a1f3c17d60, C4<1>, C4<1>;
L_0x55a1f3c17b20 .functor OR 1, L_0x55a1f3c17960, L_0x55a1f3c17a70, C4<0>, C4<0>;
v0x55a1f2696840_0 .net *"_s0", 0 0, L_0x55a1f3c17660;  1 drivers
v0x55a1f2696920_0 .net *"_s10", 0 0, L_0x55a1f3c17a70;  1 drivers
v0x55a1f26938f0_0 .net *"_s4", 0 0, L_0x55a1f3c17790;  1 drivers
v0x55a1f26939e0_0 .net *"_s6", 0 0, L_0x55a1f3c178a0;  1 drivers
v0x55a1f2689ef0_0 .net *"_s8", 0 0, L_0x55a1f3c17960;  1 drivers
v0x55a1f268a020_0 .net "a", 0 0, L_0x55a1f3c17c30;  1 drivers
v0x55a1f2686fa0_0 .net "b", 0 0, L_0x55a1f3c17d60;  1 drivers
v0x55a1f2687040_0 .net "ca", 0 0, L_0x55a1f3c17b20;  1 drivers
v0x55a1f2680400_0 .net "cin", 0 0, L_0x55a1f3c17ee0;  1 drivers
v0x55a1f26804c0_0 .net "sum", 0 0, L_0x55a1f3c176d0;  1 drivers
S_0x55a1f267d4b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f26f1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c18010 .functor XOR 1, L_0x55a1f3c184b0, L_0x55a1f3c18670, C4<0>, C4<0>;
L_0x55a1f3c18080 .functor XOR 1, L_0x55a1f3c18010, L_0x55a1f3c18830, C4<0>, C4<0>;
L_0x55a1f3c180f0 .functor AND 1, L_0x55a1f3c184b0, L_0x55a1f3c18670, C4<1>, C4<1>;
L_0x55a1f3c18160 .functor AND 1, L_0x55a1f3c184b0, L_0x55a1f3c18830, C4<1>, C4<1>;
L_0x55a1f3c18220 .functor OR 1, L_0x55a1f3c180f0, L_0x55a1f3c18160, C4<0>, C4<0>;
L_0x55a1f3c18330 .functor AND 1, L_0x55a1f3c18830, L_0x55a1f3c18670, C4<1>, C4<1>;
L_0x55a1f3c183a0 .functor OR 1, L_0x55a1f3c18220, L_0x55a1f3c18330, C4<0>, C4<0>;
v0x55a1f267a560_0 .net *"_s0", 0 0, L_0x55a1f3c18010;  1 drivers
v0x55a1f267a640_0 .net *"_s10", 0 0, L_0x55a1f3c18330;  1 drivers
v0x55a1f266d270_0 .net *"_s4", 0 0, L_0x55a1f3c180f0;  1 drivers
v0x55a1f266d340_0 .net *"_s6", 0 0, L_0x55a1f3c18160;  1 drivers
v0x55a1f266a320_0 .net *"_s8", 0 0, L_0x55a1f3c18220;  1 drivers
v0x55a1f266a450_0 .net "a", 0 0, L_0x55a1f3c184b0;  1 drivers
v0x55a1f2660920_0 .net "b", 0 0, L_0x55a1f3c18670;  1 drivers
v0x55a1f26609e0_0 .net "ca", 0 0, L_0x55a1f3c183a0;  1 drivers
v0x55a1f265d9d0_0 .net "cin", 0 0, L_0x55a1f3c18830;  1 drivers
v0x55a1f2653fd0_0 .net "sum", 0 0, L_0x55a1f3c18080;  1 drivers
S_0x55a1f2644640 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2854f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f259d4b0_0 .net "a", 3 0, L_0x55a1f3c1b610;  1 drivers
v0x55a1f259d5b0_0 .net "b", 3 0, L_0x55a1f3c1b740;  1 drivers
v0x55a1f259a560_0 .net "ca", 3 0, L_0x55a1f3c1b4a0;  1 drivers
v0x55a1f259a620_0 .net "cin", 3 0, L_0x55a1f3c1b870;  1 drivers
v0x55a1f2590b60_0 .net "sum", 3 0, L_0x55a1f3c1b400;  1 drivers
L_0x55a1f3c193c0 .part L_0x55a1f3c1b610, 0, 1;
L_0x55a1f3c194f0 .part L_0x55a1f3c1b740, 0, 1;
L_0x55a1f3c19620 .part L_0x55a1f3c1b870, 0, 1;
L_0x55a1f3c19c30 .part L_0x55a1f3c1b610, 1, 1;
L_0x55a1f3c19d60 .part L_0x55a1f3c1b740, 1, 1;
L_0x55a1f3c19e90 .part L_0x55a1f3c1b870, 1, 1;
L_0x55a1f3c1a5d0 .part L_0x55a1f3c1b610, 2, 1;
L_0x55a1f3c1a700 .part L_0x55a1f3c1b740, 2, 1;
L_0x55a1f3c1a880 .part L_0x55a1f3c1b870, 2, 1;
L_0x55a1f3c1ae50 .part L_0x55a1f3c1b610, 3, 1;
L_0x55a1f3c1b010 .part L_0x55a1f3c1b740, 3, 1;
L_0x55a1f3c1b1d0 .part L_0x55a1f3c1b870, 3, 1;
L_0x55a1f3c1b400 .concat8 [ 1 1 1 1], L_0x55a1f3c18ea0, L_0x55a1f3c197c0, L_0x55a1f3c1a070, L_0x55a1f3c1aa20;
L_0x55a1f3c1b4a0 .concat8 [ 1 1 1 1], L_0x55a1f3c192b0, L_0x55a1f3c19b20, L_0x55a1f3c1a4c0, L_0x55a1f3c1ad40;
S_0x55a1f263a030 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2644640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c189f0 .functor XOR 1, L_0x55a1f3c193c0, L_0x55a1f3c194f0, C4<0>, C4<0>;
L_0x55a1f3c18ea0 .functor XOR 1, L_0x55a1f3c189f0, L_0x55a1f3c19620, C4<0>, C4<0>;
L_0x55a1f3c18f60 .functor AND 1, L_0x55a1f3c193c0, L_0x55a1f3c194f0, C4<1>, C4<1>;
L_0x55a1f3c19070 .functor AND 1, L_0x55a1f3c193c0, L_0x55a1f3c19620, C4<1>, C4<1>;
L_0x55a1f3c19130 .functor OR 1, L_0x55a1f3c18f60, L_0x55a1f3c19070, C4<0>, C4<0>;
L_0x55a1f3c19240 .functor AND 1, L_0x55a1f3c19620, L_0x55a1f3c194f0, C4<1>, C4<1>;
L_0x55a1f3c192b0 .functor OR 1, L_0x55a1f3c19130, L_0x55a1f3c19240, C4<0>, C4<0>;
v0x55a1f26370e0_0 .net *"_s0", 0 0, L_0x55a1f3c189f0;  1 drivers
v0x55a1f26371e0_0 .net *"_s10", 0 0, L_0x55a1f3c19240;  1 drivers
v0x55a1f262d6e0_0 .net *"_s4", 0 0, L_0x55a1f3c18f60;  1 drivers
v0x55a1f262d7d0_0 .net *"_s6", 0 0, L_0x55a1f3c19070;  1 drivers
v0x55a1f262a790_0 .net *"_s8", 0 0, L_0x55a1f3c19130;  1 drivers
v0x55a1f262a8c0_0 .net "a", 0 0, L_0x55a1f3c193c0;  1 drivers
v0x55a1f2620d90_0 .net "b", 0 0, L_0x55a1f3c194f0;  1 drivers
v0x55a1f2620e50_0 .net "ca", 0 0, L_0x55a1f3c192b0;  1 drivers
v0x55a1f261de40_0 .net "cin", 0 0, L_0x55a1f3c19620;  1 drivers
v0x55a1f26172a0_0 .net "sum", 0 0, L_0x55a1f3c18ea0;  1 drivers
S_0x55a1f2614350 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2644640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c19750 .functor XOR 1, L_0x55a1f3c19c30, L_0x55a1f3c19d60, C4<0>, C4<0>;
L_0x55a1f3c197c0 .functor XOR 1, L_0x55a1f3c19750, L_0x55a1f3c19e90, C4<0>, C4<0>;
L_0x55a1f3c19830 .functor AND 1, L_0x55a1f3c19c30, L_0x55a1f3c19d60, C4<1>, C4<1>;
L_0x55a1f3c198a0 .functor AND 1, L_0x55a1f3c19c30, L_0x55a1f3c19e90, C4<1>, C4<1>;
L_0x55a1f3c19960 .functor OR 1, L_0x55a1f3c19830, L_0x55a1f3c198a0, C4<0>, C4<0>;
L_0x55a1f3c19a70 .functor AND 1, L_0x55a1f3c19e90, L_0x55a1f3c19d60, C4<1>, C4<1>;
L_0x55a1f3c19b20 .functor OR 1, L_0x55a1f3c19960, L_0x55a1f3c19a70, C4<0>, C4<0>;
v0x55a1f2611400_0 .net *"_s0", 0 0, L_0x55a1f3c19750;  1 drivers
v0x55a1f26114e0_0 .net *"_s10", 0 0, L_0x55a1f3c19a70;  1 drivers
v0x55a1f2605ff0_0 .net *"_s4", 0 0, L_0x55a1f3c19830;  1 drivers
v0x55a1f26060c0_0 .net *"_s6", 0 0, L_0x55a1f3c198a0;  1 drivers
v0x55a1f26030a0_0 .net *"_s8", 0 0, L_0x55a1f3c19960;  1 drivers
v0x55a1f26031d0_0 .net "a", 0 0, L_0x55a1f3c19c30;  1 drivers
v0x55a1f25f96a0_0 .net "b", 0 0, L_0x55a1f3c19d60;  1 drivers
v0x55a1f25f9760_0 .net "ca", 0 0, L_0x55a1f3c19b20;  1 drivers
v0x55a1f25f6750_0 .net "cin", 0 0, L_0x55a1f3c19e90;  1 drivers
v0x55a1f25f6810_0 .net "sum", 0 0, L_0x55a1f3c197c0;  1 drivers
S_0x55a1f25ecd50 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2644640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1a000 .functor XOR 1, L_0x55a1f3c1a5d0, L_0x55a1f3c1a700, C4<0>, C4<0>;
L_0x55a1f3c1a070 .functor XOR 1, L_0x55a1f3c1a000, L_0x55a1f3c1a880, C4<0>, C4<0>;
L_0x55a1f3c1a130 .functor AND 1, L_0x55a1f3c1a5d0, L_0x55a1f3c1a700, C4<1>, C4<1>;
L_0x55a1f3c1a240 .functor AND 1, L_0x55a1f3c1a5d0, L_0x55a1f3c1a880, C4<1>, C4<1>;
L_0x55a1f3c1a300 .functor OR 1, L_0x55a1f3c1a130, L_0x55a1f3c1a240, C4<0>, C4<0>;
L_0x55a1f3c1a410 .functor AND 1, L_0x55a1f3c1a880, L_0x55a1f3c1a700, C4<1>, C4<1>;
L_0x55a1f3c1a4c0 .functor OR 1, L_0x55a1f3c1a300, L_0x55a1f3c1a410, C4<0>, C4<0>;
v0x55a1f25e9e80_0 .net *"_s0", 0 0, L_0x55a1f3c1a000;  1 drivers
v0x55a1f25e3260_0 .net *"_s10", 0 0, L_0x55a1f3c1a410;  1 drivers
v0x55a1f25e3340_0 .net *"_s4", 0 0, L_0x55a1f3c1a130;  1 drivers
v0x55a1f25e0310_0 .net *"_s6", 0 0, L_0x55a1f3c1a240;  1 drivers
v0x55a1f25e03f0_0 .net *"_s8", 0 0, L_0x55a1f3c1a300;  1 drivers
v0x55a1f25dd3c0_0 .net "a", 0 0, L_0x55a1f3c1a5d0;  1 drivers
v0x55a1f25dd460_0 .net "b", 0 0, L_0x55a1f3c1a700;  1 drivers
v0x55a1f25d2db0_0 .net "ca", 0 0, L_0x55a1f3c1a4c0;  1 drivers
v0x55a1f25d2e70_0 .net "cin", 0 0, L_0x55a1f3c1a880;  1 drivers
v0x55a1f25cff10_0 .net "sum", 0 0, L_0x55a1f3c1a070;  1 drivers
S_0x55a1f25c6460 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2644640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1a9b0 .functor XOR 1, L_0x55a1f3c1ae50, L_0x55a1f3c1b010, C4<0>, C4<0>;
L_0x55a1f3c1aa20 .functor XOR 1, L_0x55a1f3c1a9b0, L_0x55a1f3c1b1d0, C4<0>, C4<0>;
L_0x55a1f3c1aa90 .functor AND 1, L_0x55a1f3c1ae50, L_0x55a1f3c1b010, C4<1>, C4<1>;
L_0x55a1f3c1ab00 .functor AND 1, L_0x55a1f3c1ae50, L_0x55a1f3c1b1d0, C4<1>, C4<1>;
L_0x55a1f3c1abc0 .functor OR 1, L_0x55a1f3c1aa90, L_0x55a1f3c1ab00, C4<0>, C4<0>;
L_0x55a1f3c1acd0 .functor AND 1, L_0x55a1f3c1b1d0, L_0x55a1f3c1b010, C4<1>, C4<1>;
L_0x55a1f3c1ad40 .functor OR 1, L_0x55a1f3c1abc0, L_0x55a1f3c1acd0, C4<0>, C4<0>;
v0x55a1f25c3510_0 .net *"_s0", 0 0, L_0x55a1f3c1a9b0;  1 drivers
v0x55a1f25c35f0_0 .net *"_s10", 0 0, L_0x55a1f3c1acd0;  1 drivers
v0x55a1f25b9b10_0 .net *"_s4", 0 0, L_0x55a1f3c1aa90;  1 drivers
v0x55a1f25b9be0_0 .net *"_s6", 0 0, L_0x55a1f3c1ab00;  1 drivers
v0x55a1f25b6bc0_0 .net *"_s8", 0 0, L_0x55a1f3c1abc0;  1 drivers
v0x55a1f25b6cf0_0 .net "a", 0 0, L_0x55a1f3c1ae50;  1 drivers
v0x55a1f25b0020_0 .net "b", 0 0, L_0x55a1f3c1b010;  1 drivers
v0x55a1f25b00e0_0 .net "ca", 0 0, L_0x55a1f3c1ad40;  1 drivers
v0x55a1f25ad0d0_0 .net "cin", 0 0, L_0x55a1f3c1b1d0;  1 drivers
v0x55a1f25aa180_0 .net "sum", 0 0, L_0x55a1f3c1aa20;  1 drivers
S_0x55a1f256a270 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f2b3fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f333eb10_0 .net "a", 31 0, L_0x55a1f3c322f0;  1 drivers
v0x55a1f333ec10_0 .net "b", 31 0, L_0x55a1f3c323e0;  1 drivers
v0x55a1f333bbc0_0 .net "ca", 31 0, L_0x55a1f3c32160;  1 drivers
v0x55a1f333bc80_0 .net "cin", 31 0, L_0x55a1f3c324d0;  1 drivers
v0x55a1f33321c0_0 .net "sum", 31 0, L_0x55a1f3c32020;  1 drivers
L_0x55a1f3c270c0 .part L_0x55a1f3c322f0, 0, 16;
L_0x55a1f3c27160 .part L_0x55a1f3c323e0, 0, 16;
L_0x55a1f3c27200 .part L_0x55a1f3c324d0, 0, 16;
L_0x55a1f3c31d50 .part L_0x55a1f3c322f0, 16, 16;
L_0x55a1f3c31e40 .part L_0x55a1f3c323e0, 16, 16;
L_0x55a1f3c31f30 .part L_0x55a1f3c324d0, 16, 16;
L_0x55a1f3c32020 .concat8 [ 16 16 0 0], L_0x55a1f3c26dc0, L_0x55a1f3c31a50;
L_0x55a1f3c32160 .concat8 [ 16 16 0 0], L_0x55a1f3c26e60, L_0x55a1f3c31af0;
S_0x55a1f2567320 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f256a270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3627390_0 .net "a", 15 0, L_0x55a1f3c270c0;  1 drivers
v0x55a1f3627490_0 .net "b", 15 0, L_0x55a1f3c27160;  1 drivers
v0x55a1f3624440_0 .net "ca", 15 0, L_0x55a1f3c26e60;  1 drivers
v0x55a1f3624530_0 .net "cin", 15 0, L_0x55a1f3c27200;  1 drivers
v0x55a1f3619e30_0 .net "sum", 15 0, L_0x55a1f3c26dc0;  1 drivers
L_0x55a1f3c1ebd0 .part L_0x55a1f3c270c0, 0, 4;
L_0x55a1f3c1ec70 .part L_0x55a1f3c27160, 0, 4;
L_0x55a1f3c1ed10 .part L_0x55a1f3c27200, 0, 4;
L_0x55a1f3c21560 .part L_0x55a1f3c270c0, 4, 4;
L_0x55a1f3c21650 .part L_0x55a1f3c27160, 4, 4;
L_0x55a1f3c21740 .part L_0x55a1f3c27200, 4, 4;
L_0x55a1f3c24020 .part L_0x55a1f3c270c0, 8, 4;
L_0x55a1f3c240c0 .part L_0x55a1f3c27160, 8, 4;
L_0x55a1f3c241b0 .part L_0x55a1f3c27200, 8, 4;
L_0x55a1f3c269c0 .part L_0x55a1f3c270c0, 12, 4;
L_0x55a1f3c26af0 .part L_0x55a1f3c27160, 12, 4;
L_0x55a1f3c26c20 .part L_0x55a1f3c27200, 12, 4;
L_0x55a1f3c26dc0 .concat8 [ 4 4 4 4], L_0x55a1f3c1e9c0, L_0x55a1f3c21350, L_0x55a1f3c23e10, L_0x55a1f3c267b0;
L_0x55a1f3c26e60 .concat8 [ 4 4 4 4], L_0x55a1f3c1ea60, L_0x55a1f3c213f0, L_0x55a1f3c23eb0, L_0x55a1f3c26850;
S_0x55a1f255d920 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2567320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24bddc0_0 .net "a", 3 0, L_0x55a1f3c1ebd0;  1 drivers
v0x55a1f24bdec0_0 .net "b", 3 0, L_0x55a1f3c1ec70;  1 drivers
v0x55a1f24b43c0_0 .net "ca", 3 0, L_0x55a1f3c1ea60;  1 drivers
v0x55a1f24b4480_0 .net "cin", 3 0, L_0x55a1f3c1ed10;  1 drivers
v0x55a1f24b1470_0 .net "sum", 3 0, L_0x55a1f3c1e9c0;  1 drivers
L_0x55a1f3c1c980 .part L_0x55a1f3c1ebd0, 0, 1;
L_0x55a1f3c1cab0 .part L_0x55a1f3c1ec70, 0, 1;
L_0x55a1f3c1cbe0 .part L_0x55a1f3c1ed10, 0, 1;
L_0x55a1f3c1d1f0 .part L_0x55a1f3c1ebd0, 1, 1;
L_0x55a1f3c1d320 .part L_0x55a1f3c1ec70, 1, 1;
L_0x55a1f3c1d450 .part L_0x55a1f3c1ed10, 1, 1;
L_0x55a1f3c1db90 .part L_0x55a1f3c1ebd0, 2, 1;
L_0x55a1f3c1dcc0 .part L_0x55a1f3c1ec70, 2, 1;
L_0x55a1f3c1de40 .part L_0x55a1f3c1ed10, 2, 1;
L_0x55a1f3c1e410 .part L_0x55a1f3c1ebd0, 3, 1;
L_0x55a1f3c1e5d0 .part L_0x55a1f3c1ec70, 3, 1;
L_0x55a1f3c1e790 .part L_0x55a1f3c1ed10, 3, 1;
L_0x55a1f3c1e9c0 .concat8 [ 1 1 1 1], L_0x55a1f3c1b390, L_0x55a1f3c1cd80, L_0x55a1f3c1d630, L_0x55a1f3c1dfe0;
L_0x55a1f3c1ea60 .concat8 [ 1 1 1 1], L_0x55a1f3c1c870, L_0x55a1f3c1d0e0, L_0x55a1f3c1da80, L_0x55a1f3c1e300;
S_0x55a1f255a9d0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f255d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1b9a0 .functor XOR 1, L_0x55a1f3c1c980, L_0x55a1f3c1cab0, C4<0>, C4<0>;
L_0x55a1f3c1b390 .functor XOR 1, L_0x55a1f3c1b9a0, L_0x55a1f3c1cbe0, C4<0>, C4<0>;
L_0x55a1f3c1c520 .functor AND 1, L_0x55a1f3c1c980, L_0x55a1f3c1cab0, C4<1>, C4<1>;
L_0x55a1f3c1c630 .functor AND 1, L_0x55a1f3c1c980, L_0x55a1f3c1cbe0, C4<1>, C4<1>;
L_0x55a1f3c1c6f0 .functor OR 1, L_0x55a1f3c1c520, L_0x55a1f3c1c630, C4<0>, C4<0>;
L_0x55a1f3c1c800 .functor AND 1, L_0x55a1f3c1cbe0, L_0x55a1f3c1cab0, C4<1>, C4<1>;
L_0x55a1f3c1c870 .functor OR 1, L_0x55a1f3c1c6f0, L_0x55a1f3c1c800, C4<0>, C4<0>;
v0x55a1f2550fd0_0 .net *"_s0", 0 0, L_0x55a1f3c1b9a0;  1 drivers
v0x55a1f25510d0_0 .net *"_s10", 0 0, L_0x55a1f3c1c800;  1 drivers
v0x55a1f254e080_0 .net *"_s4", 0 0, L_0x55a1f3c1c520;  1 drivers
v0x55a1f254e170_0 .net *"_s6", 0 0, L_0x55a1f3c1c630;  1 drivers
v0x55a1f25474e0_0 .net *"_s8", 0 0, L_0x55a1f3c1c6f0;  1 drivers
v0x55a1f2547610_0 .net "a", 0 0, L_0x55a1f3c1c980;  1 drivers
v0x55a1f2544590_0 .net "b", 0 0, L_0x55a1f3c1cab0;  1 drivers
v0x55a1f2544650_0 .net "ca", 0 0, L_0x55a1f3c1c870;  1 drivers
v0x55a1f2541640_0 .net "cin", 0 0, L_0x55a1f3c1cbe0;  1 drivers
v0x55a1f2536230_0 .net "sum", 0 0, L_0x55a1f3c1b390;  1 drivers
S_0x55a1f25332e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f255d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1cd10 .functor XOR 1, L_0x55a1f3c1d1f0, L_0x55a1f3c1d320, C4<0>, C4<0>;
L_0x55a1f3c1cd80 .functor XOR 1, L_0x55a1f3c1cd10, L_0x55a1f3c1d450, C4<0>, C4<0>;
L_0x55a1f3c1cdf0 .functor AND 1, L_0x55a1f3c1d1f0, L_0x55a1f3c1d320, C4<1>, C4<1>;
L_0x55a1f3c1ce60 .functor AND 1, L_0x55a1f3c1d1f0, L_0x55a1f3c1d450, C4<1>, C4<1>;
L_0x55a1f3c1cf20 .functor OR 1, L_0x55a1f3c1cdf0, L_0x55a1f3c1ce60, C4<0>, C4<0>;
L_0x55a1f3c1d030 .functor AND 1, L_0x55a1f3c1d450, L_0x55a1f3c1d320, C4<1>, C4<1>;
L_0x55a1f3c1d0e0 .functor OR 1, L_0x55a1f3c1cf20, L_0x55a1f3c1d030, C4<0>, C4<0>;
v0x55a1f25298e0_0 .net *"_s0", 0 0, L_0x55a1f3c1cd10;  1 drivers
v0x55a1f25299c0_0 .net *"_s10", 0 0, L_0x55a1f3c1d030;  1 drivers
v0x55a1f2526990_0 .net *"_s4", 0 0, L_0x55a1f3c1cdf0;  1 drivers
v0x55a1f2526a60_0 .net *"_s6", 0 0, L_0x55a1f3c1ce60;  1 drivers
v0x55a1f251cf90_0 .net *"_s8", 0 0, L_0x55a1f3c1cf20;  1 drivers
v0x55a1f251d0c0_0 .net "a", 0 0, L_0x55a1f3c1d1f0;  1 drivers
v0x55a1f251a040_0 .net "b", 0 0, L_0x55a1f3c1d320;  1 drivers
v0x55a1f251a100_0 .net "ca", 0 0, L_0x55a1f3c1d0e0;  1 drivers
v0x55a1f25134a0_0 .net "cin", 0 0, L_0x55a1f3c1d450;  1 drivers
v0x55a1f2513560_0 .net "sum", 0 0, L_0x55a1f3c1cd80;  1 drivers
S_0x55a1f2510550 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f255d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1d5c0 .functor XOR 1, L_0x55a1f3c1db90, L_0x55a1f3c1dcc0, C4<0>, C4<0>;
L_0x55a1f3c1d630 .functor XOR 1, L_0x55a1f3c1d5c0, L_0x55a1f3c1de40, C4<0>, C4<0>;
L_0x55a1f3c1d6f0 .functor AND 1, L_0x55a1f3c1db90, L_0x55a1f3c1dcc0, C4<1>, C4<1>;
L_0x55a1f3c1d800 .functor AND 1, L_0x55a1f3c1db90, L_0x55a1f3c1de40, C4<1>, C4<1>;
L_0x55a1f3c1d8c0 .functor OR 1, L_0x55a1f3c1d6f0, L_0x55a1f3c1d800, C4<0>, C4<0>;
L_0x55a1f3c1d9d0 .functor AND 1, L_0x55a1f3c1de40, L_0x55a1f3c1dcc0, C4<1>, C4<1>;
L_0x55a1f3c1da80 .functor OR 1, L_0x55a1f3c1d8c0, L_0x55a1f3c1d9d0, C4<0>, C4<0>;
v0x55a1f250d680_0 .net *"_s0", 0 0, L_0x55a1f3c1d5c0;  1 drivers
v0x55a1f2502ff0_0 .net *"_s10", 0 0, L_0x55a1f3c1d9d0;  1 drivers
v0x55a1f25030d0_0 .net *"_s4", 0 0, L_0x55a1f3c1d6f0;  1 drivers
v0x55a1f25000a0_0 .net *"_s6", 0 0, L_0x55a1f3c1d800;  1 drivers
v0x55a1f2500180_0 .net *"_s8", 0 0, L_0x55a1f3c1d8c0;  1 drivers
v0x55a1f24f66a0_0 .net "a", 0 0, L_0x55a1f3c1db90;  1 drivers
v0x55a1f24f6740_0 .net "b", 0 0, L_0x55a1f3c1dcc0;  1 drivers
v0x55a1f24f3750_0 .net "ca", 0 0, L_0x55a1f3c1da80;  1 drivers
v0x55a1f24f3810_0 .net "cin", 0 0, L_0x55a1f3c1de40;  1 drivers
v0x55a1f24e9e00_0 .net "sum", 0 0, L_0x55a1f3c1d630;  1 drivers
S_0x55a1f24e6e00 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f255d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1df70 .functor XOR 1, L_0x55a1f3c1e410, L_0x55a1f3c1e5d0, C4<0>, C4<0>;
L_0x55a1f3c1dfe0 .functor XOR 1, L_0x55a1f3c1df70, L_0x55a1f3c1e790, C4<0>, C4<0>;
L_0x55a1f3c1e050 .functor AND 1, L_0x55a1f3c1e410, L_0x55a1f3c1e5d0, C4<1>, C4<1>;
L_0x55a1f3c1e0c0 .functor AND 1, L_0x55a1f3c1e410, L_0x55a1f3c1e790, C4<1>, C4<1>;
L_0x55a1f3c1e180 .functor OR 1, L_0x55a1f3c1e050, L_0x55a1f3c1e0c0, C4<0>, C4<0>;
L_0x55a1f3c1e290 .functor AND 1, L_0x55a1f3c1e790, L_0x55a1f3c1e5d0, C4<1>, C4<1>;
L_0x55a1f3c1e300 .functor OR 1, L_0x55a1f3c1e180, L_0x55a1f3c1e290, C4<0>, C4<0>;
v0x55a1f24e0260_0 .net *"_s0", 0 0, L_0x55a1f3c1df70;  1 drivers
v0x55a1f24e0340_0 .net *"_s10", 0 0, L_0x55a1f3c1e290;  1 drivers
v0x55a1f24dd310_0 .net *"_s4", 0 0, L_0x55a1f3c1e050;  1 drivers
v0x55a1f24dd3e0_0 .net *"_s6", 0 0, L_0x55a1f3c1e0c0;  1 drivers
v0x55a1f24da3c0_0 .net *"_s8", 0 0, L_0x55a1f3c1e180;  1 drivers
v0x55a1f24da4f0_0 .net "a", 0 0, L_0x55a1f3c1e410;  1 drivers
v0x55a1f24cd660_0 .net "b", 0 0, L_0x55a1f3c1e5d0;  1 drivers
v0x55a1f24cd720_0 .net "ca", 0 0, L_0x55a1f3c1e300;  1 drivers
v0x55a1f24ca710_0 .net "cin", 0 0, L_0x55a1f3c1e790;  1 drivers
v0x55a1f24c0d10_0 .net "sum", 0 0, L_0x55a1f3c1dfe0;  1 drivers
S_0x55a1f24aa8d0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2567320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2410410_0 .net "a", 3 0, L_0x55a1f3c21560;  1 drivers
v0x55a1f2410510_0 .net "b", 3 0, L_0x55a1f3c21650;  1 drivers
v0x55a1f240d4c0_0 .net "ca", 3 0, L_0x55a1f3c213f0;  1 drivers
v0x55a1f240d580_0 .net "cin", 3 0, L_0x55a1f3c21740;  1 drivers
v0x55a1f240a570_0 .net "sum", 3 0, L_0x55a1f3c21350;  1 drivers
L_0x55a1f3c1f310 .part L_0x55a1f3c21560, 0, 1;
L_0x55a1f3c1f440 .part L_0x55a1f3c21650, 0, 1;
L_0x55a1f3c1f570 .part L_0x55a1f3c21740, 0, 1;
L_0x55a1f3c1fb80 .part L_0x55a1f3c21560, 1, 1;
L_0x55a1f3c1fcb0 .part L_0x55a1f3c21650, 1, 1;
L_0x55a1f3c1fde0 .part L_0x55a1f3c21740, 1, 1;
L_0x55a1f3c20520 .part L_0x55a1f3c21560, 2, 1;
L_0x55a1f3c20650 .part L_0x55a1f3c21650, 2, 1;
L_0x55a1f3c207d0 .part L_0x55a1f3c21740, 2, 1;
L_0x55a1f3c20da0 .part L_0x55a1f3c21560, 3, 1;
L_0x55a1f3c20f60 .part L_0x55a1f3c21650, 3, 1;
L_0x55a1f3c21120 .part L_0x55a1f3c21740, 3, 1;
L_0x55a1f3c21350 .concat8 [ 1 1 1 1], L_0x55a1f3c1edb0, L_0x55a1f3c1f710, L_0x55a1f3c1ffc0, L_0x55a1f3c20970;
L_0x55a1f3c213f0 .concat8 [ 1 1 1 1], L_0x55a1f3c1f200, L_0x55a1f3c1fa70, L_0x55a1f3c20410, L_0x55a1f3c20c90;
S_0x55a1f24a7980 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24aa8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1e950 .functor XOR 1, L_0x55a1f3c1f310, L_0x55a1f3c1f440, C4<0>, C4<0>;
L_0x55a1f3c1edb0 .functor XOR 1, L_0x55a1f3c1e950, L_0x55a1f3c1f570, C4<0>, C4<0>;
L_0x55a1f3c1ee70 .functor AND 1, L_0x55a1f3c1f310, L_0x55a1f3c1f440, C4<1>, C4<1>;
L_0x55a1f3c1ef80 .functor AND 1, L_0x55a1f3c1f310, L_0x55a1f3c1f570, C4<1>, C4<1>;
L_0x55a1f3c1f040 .functor OR 1, L_0x55a1f3c1ee70, L_0x55a1f3c1ef80, C4<0>, C4<0>;
L_0x55a1f3c1f150 .functor AND 1, L_0x55a1f3c1f570, L_0x55a1f3c1f440, C4<1>, C4<1>;
L_0x55a1f3c1f200 .functor OR 1, L_0x55a1f3c1f040, L_0x55a1f3c1f150, C4<0>, C4<0>;
v0x55a1f24a4a30_0 .net *"_s0", 0 0, L_0x55a1f3c1e950;  1 drivers
v0x55a1f24a4b10_0 .net *"_s10", 0 0, L_0x55a1f3c1f150;  1 drivers
v0x55a1f249a420_0 .net *"_s4", 0 0, L_0x55a1f3c1ee70;  1 drivers
v0x55a1f249a510_0 .net *"_s6", 0 0, L_0x55a1f3c1ef80;  1 drivers
v0x55a1f24974d0_0 .net *"_s8", 0 0, L_0x55a1f3c1f040;  1 drivers
v0x55a1f2497600_0 .net "a", 0 0, L_0x55a1f3c1f310;  1 drivers
v0x55a1f248dad0_0 .net "b", 0 0, L_0x55a1f3c1f440;  1 drivers
v0x55a1f248db70_0 .net "ca", 0 0, L_0x55a1f3c1f200;  1 drivers
v0x55a1f248ab80_0 .net "cin", 0 0, L_0x55a1f3c1f570;  1 drivers
v0x55a1f248ac40_0 .net "sum", 0 0, L_0x55a1f3c1edb0;  1 drivers
S_0x55a1f2481180 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24aa8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1f6a0 .functor XOR 1, L_0x55a1f3c1fb80, L_0x55a1f3c1fcb0, C4<0>, C4<0>;
L_0x55a1f3c1f710 .functor XOR 1, L_0x55a1f3c1f6a0, L_0x55a1f3c1fde0, C4<0>, C4<0>;
L_0x55a1f3c1f780 .functor AND 1, L_0x55a1f3c1fb80, L_0x55a1f3c1fcb0, C4<1>, C4<1>;
L_0x55a1f3c1f7f0 .functor AND 1, L_0x55a1f3c1fb80, L_0x55a1f3c1fde0, C4<1>, C4<1>;
L_0x55a1f3c1f8b0 .functor OR 1, L_0x55a1f3c1f780, L_0x55a1f3c1f7f0, C4<0>, C4<0>;
L_0x55a1f3c1f9c0 .functor AND 1, L_0x55a1f3c1fde0, L_0x55a1f3c1fcb0, C4<1>, C4<1>;
L_0x55a1f3c1fa70 .functor OR 1, L_0x55a1f3c1f8b0, L_0x55a1f3c1f9c0, C4<0>, C4<0>;
v0x55a1f247e230_0 .net *"_s0", 0 0, L_0x55a1f3c1f6a0;  1 drivers
v0x55a1f247e310_0 .net *"_s10", 0 0, L_0x55a1f3c1f9c0;  1 drivers
v0x55a1f2477690_0 .net *"_s4", 0 0, L_0x55a1f3c1f780;  1 drivers
v0x55a1f2477760_0 .net *"_s6", 0 0, L_0x55a1f3c1f7f0;  1 drivers
v0x55a1f2474740_0 .net *"_s8", 0 0, L_0x55a1f3c1f8b0;  1 drivers
v0x55a1f2474870_0 .net "a", 0 0, L_0x55a1f3c1fb80;  1 drivers
v0x55a1f24717f0_0 .net "b", 0 0, L_0x55a1f3c1fcb0;  1 drivers
v0x55a1f24718b0_0 .net "ca", 0 0, L_0x55a1f3c1fa70;  1 drivers
v0x55a1f24663e0_0 .net "cin", 0 0, L_0x55a1f3c1fde0;  1 drivers
v0x55a1f2463490_0 .net "sum", 0 0, L_0x55a1f3c1f710;  1 drivers
S_0x55a1f2459a90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24aa8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c1ff50 .functor XOR 1, L_0x55a1f3c20520, L_0x55a1f3c20650, C4<0>, C4<0>;
L_0x55a1f3c1ffc0 .functor XOR 1, L_0x55a1f3c1ff50, L_0x55a1f3c207d0, C4<0>, C4<0>;
L_0x55a1f3c20080 .functor AND 1, L_0x55a1f3c20520, L_0x55a1f3c20650, C4<1>, C4<1>;
L_0x55a1f3c20190 .functor AND 1, L_0x55a1f3c20520, L_0x55a1f3c207d0, C4<1>, C4<1>;
L_0x55a1f3c20250 .functor OR 1, L_0x55a1f3c20080, L_0x55a1f3c20190, C4<0>, C4<0>;
L_0x55a1f3c20360 .functor AND 1, L_0x55a1f3c207d0, L_0x55a1f3c20650, C4<1>, C4<1>;
L_0x55a1f3c20410 .functor OR 1, L_0x55a1f3c20250, L_0x55a1f3c20360, C4<0>, C4<0>;
v0x55a1f2456b40_0 .net *"_s0", 0 0, L_0x55a1f3c1ff50;  1 drivers
v0x55a1f2456c20_0 .net *"_s10", 0 0, L_0x55a1f3c20360;  1 drivers
v0x55a1f244d140_0 .net *"_s4", 0 0, L_0x55a1f3c20080;  1 drivers
v0x55a1f244d230_0 .net *"_s6", 0 0, L_0x55a1f3c20190;  1 drivers
v0x55a1f244a1f0_0 .net *"_s8", 0 0, L_0x55a1f3c20250;  1 drivers
v0x55a1f244a320_0 .net "a", 0 0, L_0x55a1f3c20520;  1 drivers
v0x55a1f2443650_0 .net "b", 0 0, L_0x55a1f3c20650;  1 drivers
v0x55a1f24436f0_0 .net "ca", 0 0, L_0x55a1f3c20410;  1 drivers
v0x55a1f2440700_0 .net "cin", 0 0, L_0x55a1f3c207d0;  1 drivers
v0x55a1f24407c0_0 .net "sum", 0 0, L_0x55a1f3c1ffc0;  1 drivers
S_0x55a1f243d7b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24aa8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c20900 .functor XOR 1, L_0x55a1f3c20da0, L_0x55a1f3c20f60, C4<0>, C4<0>;
L_0x55a1f3c20970 .functor XOR 1, L_0x55a1f3c20900, L_0x55a1f3c21120, C4<0>, C4<0>;
L_0x55a1f3c209e0 .functor AND 1, L_0x55a1f3c20da0, L_0x55a1f3c20f60, C4<1>, C4<1>;
L_0x55a1f3c20a50 .functor AND 1, L_0x55a1f3c20da0, L_0x55a1f3c21120, C4<1>, C4<1>;
L_0x55a1f3c20b10 .functor OR 1, L_0x55a1f3c209e0, L_0x55a1f3c20a50, C4<0>, C4<0>;
L_0x55a1f3c20c20 .functor AND 1, L_0x55a1f3c21120, L_0x55a1f3c20f60, C4<1>, C4<1>;
L_0x55a1f3c20c90 .functor OR 1, L_0x55a1f3c20b10, L_0x55a1f3c20c20, C4<0>, C4<0>;
v0x55a1f24331a0_0 .net *"_s0", 0 0, L_0x55a1f3c20900;  1 drivers
v0x55a1f2433280_0 .net *"_s10", 0 0, L_0x55a1f3c20c20;  1 drivers
v0x55a1f2430250_0 .net *"_s4", 0 0, L_0x55a1f3c209e0;  1 drivers
v0x55a1f2430320_0 .net *"_s6", 0 0, L_0x55a1f3c20a50;  1 drivers
v0x55a1f2426850_0 .net *"_s8", 0 0, L_0x55a1f3c20b10;  1 drivers
v0x55a1f2426980_0 .net "a", 0 0, L_0x55a1f3c20da0;  1 drivers
v0x55a1f2423900_0 .net "b", 0 0, L_0x55a1f3c20f60;  1 drivers
v0x55a1f24239c0_0 .net "ca", 0 0, L_0x55a1f3c20c90;  1 drivers
v0x55a1f2419f00_0 .net "cin", 0 0, L_0x55a1f3c21120;  1 drivers
v0x55a1f2416fb0_0 .net "sum", 0 0, L_0x55a1f3c20970;  1 drivers
S_0x55a1f3784170 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2567320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36e9cb0_0 .net "a", 3 0, L_0x55a1f3c24020;  1 drivers
v0x55a1f36e9db0_0 .net "b", 3 0, L_0x55a1f3c240c0;  1 drivers
v0x55a1f36e6d60_0 .net "ca", 3 0, L_0x55a1f3c23eb0;  1 drivers
v0x55a1f36e6e20_0 .net "cin", 3 0, L_0x55a1f3c241b0;  1 drivers
v0x55a1f36dd360_0 .net "sum", 3 0, L_0x55a1f3c23e10;  1 drivers
L_0x55a1f3c21dd0 .part L_0x55a1f3c24020, 0, 1;
L_0x55a1f3c21f00 .part L_0x55a1f3c240c0, 0, 1;
L_0x55a1f3c22030 .part L_0x55a1f3c241b0, 0, 1;
L_0x55a1f3c22640 .part L_0x55a1f3c24020, 1, 1;
L_0x55a1f3c22770 .part L_0x55a1f3c240c0, 1, 1;
L_0x55a1f3c228a0 .part L_0x55a1f3c241b0, 1, 1;
L_0x55a1f3c22fe0 .part L_0x55a1f3c24020, 2, 1;
L_0x55a1f3c23110 .part L_0x55a1f3c240c0, 2, 1;
L_0x55a1f3c23290 .part L_0x55a1f3c241b0, 2, 1;
L_0x55a1f3c23860 .part L_0x55a1f3c24020, 3, 1;
L_0x55a1f3c23a20 .part L_0x55a1f3c240c0, 3, 1;
L_0x55a1f3c23be0 .part L_0x55a1f3c241b0, 3, 1;
L_0x55a1f3c23e10 .concat8 [ 1 1 1 1], L_0x55a1f3c21870, L_0x55a1f3c221d0, L_0x55a1f3c22a80, L_0x55a1f3c23430;
L_0x55a1f3c23eb0 .concat8 [ 1 1 1 1], L_0x55a1f3c21cc0, L_0x55a1f3c22530, L_0x55a1f3c22ed0, L_0x55a1f3c23750;
S_0x55a1f3781220 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c212e0 .functor XOR 1, L_0x55a1f3c21dd0, L_0x55a1f3c21f00, C4<0>, C4<0>;
L_0x55a1f3c21870 .functor XOR 1, L_0x55a1f3c212e0, L_0x55a1f3c22030, C4<0>, C4<0>;
L_0x55a1f3c21930 .functor AND 1, L_0x55a1f3c21dd0, L_0x55a1f3c21f00, C4<1>, C4<1>;
L_0x55a1f3c21a40 .functor AND 1, L_0x55a1f3c21dd0, L_0x55a1f3c22030, C4<1>, C4<1>;
L_0x55a1f3c21b00 .functor OR 1, L_0x55a1f3c21930, L_0x55a1f3c21a40, C4<0>, C4<0>;
L_0x55a1f3c21c10 .functor AND 1, L_0x55a1f3c22030, L_0x55a1f3c21f00, C4<1>, C4<1>;
L_0x55a1f3c21cc0 .functor OR 1, L_0x55a1f3c21b00, L_0x55a1f3c21c10, C4<0>, C4<0>;
v0x55a1f3777820_0 .net *"_s0", 0 0, L_0x55a1f3c212e0;  1 drivers
v0x55a1f3777920_0 .net *"_s10", 0 0, L_0x55a1f3c21c10;  1 drivers
v0x55a1f37748d0_0 .net *"_s4", 0 0, L_0x55a1f3c21930;  1 drivers
v0x55a1f37749c0_0 .net *"_s6", 0 0, L_0x55a1f3c21a40;  1 drivers
v0x55a1f376aed0_0 .net *"_s8", 0 0, L_0x55a1f3c21b00;  1 drivers
v0x55a1f376b000_0 .net "a", 0 0, L_0x55a1f3c21dd0;  1 drivers
v0x55a1f3767f80_0 .net "b", 0 0, L_0x55a1f3c21f00;  1 drivers
v0x55a1f3768040_0 .net "ca", 0 0, L_0x55a1f3c21cc0;  1 drivers
v0x55a1f37613e0_0 .net "cin", 0 0, L_0x55a1f3c22030;  1 drivers
v0x55a1f37614a0_0 .net "sum", 0 0, L_0x55a1f3c21870;  1 drivers
S_0x55a1f375e490 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c22160 .functor XOR 1, L_0x55a1f3c22640, L_0x55a1f3c22770, C4<0>, C4<0>;
L_0x55a1f3c221d0 .functor XOR 1, L_0x55a1f3c22160, L_0x55a1f3c228a0, C4<0>, C4<0>;
L_0x55a1f3c22240 .functor AND 1, L_0x55a1f3c22640, L_0x55a1f3c22770, C4<1>, C4<1>;
L_0x55a1f3c222b0 .functor AND 1, L_0x55a1f3c22640, L_0x55a1f3c228a0, C4<1>, C4<1>;
L_0x55a1f3c22370 .functor OR 1, L_0x55a1f3c22240, L_0x55a1f3c222b0, C4<0>, C4<0>;
L_0x55a1f3c22480 .functor AND 1, L_0x55a1f3c228a0, L_0x55a1f3c22770, C4<1>, C4<1>;
L_0x55a1f3c22530 .functor OR 1, L_0x55a1f3c22370, L_0x55a1f3c22480, C4<0>, C4<0>;
v0x55a1f375b5c0_0 .net *"_s0", 0 0, L_0x55a1f3c22160;  1 drivers
v0x55a1f3750f30_0 .net *"_s10", 0 0, L_0x55a1f3c22480;  1 drivers
v0x55a1f3751010_0 .net *"_s4", 0 0, L_0x55a1f3c22240;  1 drivers
v0x55a1f374dfe0_0 .net *"_s6", 0 0, L_0x55a1f3c222b0;  1 drivers
v0x55a1f374e0c0_0 .net *"_s8", 0 0, L_0x55a1f3c22370;  1 drivers
v0x55a1f37445e0_0 .net "a", 0 0, L_0x55a1f3c22640;  1 drivers
v0x55a1f37446a0_0 .net "b", 0 0, L_0x55a1f3c22770;  1 drivers
v0x55a1f3741690_0 .net "ca", 0 0, L_0x55a1f3c22530;  1 drivers
v0x55a1f3741750_0 .net "cin", 0 0, L_0x55a1f3c228a0;  1 drivers
v0x55a1f3737d40_0 .net "sum", 0 0, L_0x55a1f3c221d0;  1 drivers
S_0x55a1f3734d40 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c22a10 .functor XOR 1, L_0x55a1f3c22fe0, L_0x55a1f3c23110, C4<0>, C4<0>;
L_0x55a1f3c22a80 .functor XOR 1, L_0x55a1f3c22a10, L_0x55a1f3c23290, C4<0>, C4<0>;
L_0x55a1f3c22b40 .functor AND 1, L_0x55a1f3c22fe0, L_0x55a1f3c23110, C4<1>, C4<1>;
L_0x55a1f3c22c50 .functor AND 1, L_0x55a1f3c22fe0, L_0x55a1f3c23290, C4<1>, C4<1>;
L_0x55a1f3c22d10 .functor OR 1, L_0x55a1f3c22b40, L_0x55a1f3c22c50, C4<0>, C4<0>;
L_0x55a1f3c22e20 .functor AND 1, L_0x55a1f3c23290, L_0x55a1f3c23110, C4<1>, C4<1>;
L_0x55a1f3c22ed0 .functor OR 1, L_0x55a1f3c22d10, L_0x55a1f3c22e20, C4<0>, C4<0>;
v0x55a1f372e1a0_0 .net *"_s0", 0 0, L_0x55a1f3c22a10;  1 drivers
v0x55a1f372e280_0 .net *"_s10", 0 0, L_0x55a1f3c22e20;  1 drivers
v0x55a1f372b250_0 .net *"_s4", 0 0, L_0x55a1f3c22b40;  1 drivers
v0x55a1f372b340_0 .net *"_s6", 0 0, L_0x55a1f3c22c50;  1 drivers
v0x55a1f3728300_0 .net *"_s8", 0 0, L_0x55a1f3c22d10;  1 drivers
v0x55a1f3728430_0 .net "a", 0 0, L_0x55a1f3c22fe0;  1 drivers
v0x55a1f371cef0_0 .net "b", 0 0, L_0x55a1f3c23110;  1 drivers
v0x55a1f371cf90_0 .net "ca", 0 0, L_0x55a1f3c22ed0;  1 drivers
v0x55a1f3719fa0_0 .net "cin", 0 0, L_0x55a1f3c23290;  1 drivers
v0x55a1f37105a0_0 .net "sum", 0 0, L_0x55a1f3c22a80;  1 drivers
S_0x55a1f370d650 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3784170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c233c0 .functor XOR 1, L_0x55a1f3c23860, L_0x55a1f3c23a20, C4<0>, C4<0>;
L_0x55a1f3c23430 .functor XOR 1, L_0x55a1f3c233c0, L_0x55a1f3c23be0, C4<0>, C4<0>;
L_0x55a1f3c234a0 .functor AND 1, L_0x55a1f3c23860, L_0x55a1f3c23a20, C4<1>, C4<1>;
L_0x55a1f3c23510 .functor AND 1, L_0x55a1f3c23860, L_0x55a1f3c23be0, C4<1>, C4<1>;
L_0x55a1f3c235d0 .functor OR 1, L_0x55a1f3c234a0, L_0x55a1f3c23510, C4<0>, C4<0>;
L_0x55a1f3c236e0 .functor AND 1, L_0x55a1f3c23be0, L_0x55a1f3c23a20, C4<1>, C4<1>;
L_0x55a1f3c23750 .functor OR 1, L_0x55a1f3c235d0, L_0x55a1f3c236e0, C4<0>, C4<0>;
v0x55a1f3703c50_0 .net *"_s0", 0 0, L_0x55a1f3c233c0;  1 drivers
v0x55a1f3703d50_0 .net *"_s10", 0 0, L_0x55a1f3c236e0;  1 drivers
v0x55a1f3700d00_0 .net *"_s4", 0 0, L_0x55a1f3c234a0;  1 drivers
v0x55a1f3700df0_0 .net *"_s6", 0 0, L_0x55a1f3c23510;  1 drivers
v0x55a1f36fa160_0 .net *"_s8", 0 0, L_0x55a1f3c235d0;  1 drivers
v0x55a1f36fa290_0 .net "a", 0 0, L_0x55a1f3c23860;  1 drivers
v0x55a1f36f7210_0 .net "b", 0 0, L_0x55a1f3c23a20;  1 drivers
v0x55a1f36f72d0_0 .net "ca", 0 0, L_0x55a1f3c23750;  1 drivers
v0x55a1f36f42c0_0 .net "cin", 0 0, L_0x55a1f3c23be0;  1 drivers
v0x55a1f36f4380_0 .net "sum", 0 0, L_0x55a1f3c23430;  1 drivers
S_0x55a1f36da410 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2567320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3633dd0_0 .net "a", 3 0, L_0x55a1f3c269c0;  1 drivers
v0x55a1f3633ed0_0 .net "b", 3 0, L_0x55a1f3c26af0;  1 drivers
v0x55a1f3630e80_0 .net "ca", 3 0, L_0x55a1f3c26850;  1 drivers
v0x55a1f3630f40_0 .net "cin", 3 0, L_0x55a1f3c26c20;  1 drivers
v0x55a1f362a2e0_0 .net "sum", 3 0, L_0x55a1f3c267b0;  1 drivers
L_0x55a1f3c24770 .part L_0x55a1f3c269c0, 0, 1;
L_0x55a1f3c248a0 .part L_0x55a1f3c26af0, 0, 1;
L_0x55a1f3c249d0 .part L_0x55a1f3c26c20, 0, 1;
L_0x55a1f3c24fe0 .part L_0x55a1f3c269c0, 1, 1;
L_0x55a1f3c25110 .part L_0x55a1f3c26af0, 1, 1;
L_0x55a1f3c25240 .part L_0x55a1f3c26c20, 1, 1;
L_0x55a1f3c25980 .part L_0x55a1f3c269c0, 2, 1;
L_0x55a1f3c25ab0 .part L_0x55a1f3c26af0, 2, 1;
L_0x55a1f3c25c30 .part L_0x55a1f3c26c20, 2, 1;
L_0x55a1f3c26200 .part L_0x55a1f3c269c0, 3, 1;
L_0x55a1f3c263c0 .part L_0x55a1f3c26af0, 3, 1;
L_0x55a1f3c26580 .part L_0x55a1f3c26c20, 3, 1;
L_0x55a1f3c267b0 .concat8 [ 1 1 1 1], L_0x55a1f3c24250, L_0x55a1f3c24b70, L_0x55a1f3c25420, L_0x55a1f3c25dd0;
L_0x55a1f3c26850 .concat8 [ 1 1 1 1], L_0x55a1f3c24660, L_0x55a1f3c24ed0, L_0x55a1f3c25870, L_0x55a1f3c260f0;
S_0x55a1f36d0a10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f36da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c23da0 .functor XOR 1, L_0x55a1f3c24770, L_0x55a1f3c248a0, C4<0>, C4<0>;
L_0x55a1f3c24250 .functor XOR 1, L_0x55a1f3c23da0, L_0x55a1f3c249d0, C4<0>, C4<0>;
L_0x55a1f3c24310 .functor AND 1, L_0x55a1f3c24770, L_0x55a1f3c248a0, C4<1>, C4<1>;
L_0x55a1f3c24420 .functor AND 1, L_0x55a1f3c24770, L_0x55a1f3c249d0, C4<1>, C4<1>;
L_0x55a1f3c244e0 .functor OR 1, L_0x55a1f3c24310, L_0x55a1f3c24420, C4<0>, C4<0>;
L_0x55a1f3c245f0 .functor AND 1, L_0x55a1f3c249d0, L_0x55a1f3c248a0, C4<1>, C4<1>;
L_0x55a1f3c24660 .functor OR 1, L_0x55a1f3c244e0, L_0x55a1f3c245f0, C4<0>, C4<0>;
v0x55a1f36cdac0_0 .net *"_s0", 0 0, L_0x55a1f3c23da0;  1 drivers
v0x55a1f36cdbc0_0 .net *"_s10", 0 0, L_0x55a1f3c245f0;  1 drivers
v0x55a1f36c6f20_0 .net *"_s4", 0 0, L_0x55a1f3c24310;  1 drivers
v0x55a1f36c7010_0 .net *"_s6", 0 0, L_0x55a1f3c24420;  1 drivers
v0x55a1f36c3fd0_0 .net *"_s8", 0 0, L_0x55a1f3c244e0;  1 drivers
v0x55a1f36c4100_0 .net "a", 0 0, L_0x55a1f3c24770;  1 drivers
v0x55a1f36c1080_0 .net "b", 0 0, L_0x55a1f3c248a0;  1 drivers
v0x55a1f36c1140_0 .net "ca", 0 0, L_0x55a1f3c24660;  1 drivers
v0x55a1f36b42f0_0 .net "cin", 0 0, L_0x55a1f3c249d0;  1 drivers
v0x55a1f36b13a0_0 .net "sum", 0 0, L_0x55a1f3c24250;  1 drivers
S_0x55a1f36a79a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f36da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c24b00 .functor XOR 1, L_0x55a1f3c24fe0, L_0x55a1f3c25110, C4<0>, C4<0>;
L_0x55a1f3c24b70 .functor XOR 1, L_0x55a1f3c24b00, L_0x55a1f3c25240, C4<0>, C4<0>;
L_0x55a1f3c24be0 .functor AND 1, L_0x55a1f3c24fe0, L_0x55a1f3c25110, C4<1>, C4<1>;
L_0x55a1f3c24c50 .functor AND 1, L_0x55a1f3c24fe0, L_0x55a1f3c25240, C4<1>, C4<1>;
L_0x55a1f3c24d10 .functor OR 1, L_0x55a1f3c24be0, L_0x55a1f3c24c50, C4<0>, C4<0>;
L_0x55a1f3c24e20 .functor AND 1, L_0x55a1f3c25240, L_0x55a1f3c25110, C4<1>, C4<1>;
L_0x55a1f3c24ed0 .functor OR 1, L_0x55a1f3c24d10, L_0x55a1f3c24e20, C4<0>, C4<0>;
v0x55a1f36a4a50_0 .net *"_s0", 0 0, L_0x55a1f3c24b00;  1 drivers
v0x55a1f36a4b30_0 .net *"_s10", 0 0, L_0x55a1f3c24e20;  1 drivers
v0x55a1f369b050_0 .net *"_s4", 0 0, L_0x55a1f3c24be0;  1 drivers
v0x55a1f369b120_0 .net *"_s6", 0 0, L_0x55a1f3c24c50;  1 drivers
v0x55a1f3698100_0 .net *"_s8", 0 0, L_0x55a1f3c24d10;  1 drivers
v0x55a1f3698230_0 .net "a", 0 0, L_0x55a1f3c24fe0;  1 drivers
v0x55a1f3691560_0 .net "b", 0 0, L_0x55a1f3c25110;  1 drivers
v0x55a1f3691620_0 .net "ca", 0 0, L_0x55a1f3c24ed0;  1 drivers
v0x55a1f368e610_0 .net "cin", 0 0, L_0x55a1f3c25240;  1 drivers
v0x55a1f368e6d0_0 .net "sum", 0 0, L_0x55a1f3c24b70;  1 drivers
S_0x55a1f368b6c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f36da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c253b0 .functor XOR 1, L_0x55a1f3c25980, L_0x55a1f3c25ab0, C4<0>, C4<0>;
L_0x55a1f3c25420 .functor XOR 1, L_0x55a1f3c253b0, L_0x55a1f3c25c30, C4<0>, C4<0>;
L_0x55a1f3c254e0 .functor AND 1, L_0x55a1f3c25980, L_0x55a1f3c25ab0, C4<1>, C4<1>;
L_0x55a1f3c255f0 .functor AND 1, L_0x55a1f3c25980, L_0x55a1f3c25c30, C4<1>, C4<1>;
L_0x55a1f3c256b0 .functor OR 1, L_0x55a1f3c254e0, L_0x55a1f3c255f0, C4<0>, C4<0>;
L_0x55a1f3c257c0 .functor AND 1, L_0x55a1f3c25c30, L_0x55a1f3c25ab0, C4<1>, C4<1>;
L_0x55a1f3c25870 .functor OR 1, L_0x55a1f3c256b0, L_0x55a1f3c257c0, C4<0>, C4<0>;
v0x55a1f3681130_0 .net *"_s0", 0 0, L_0x55a1f3c253b0;  1 drivers
v0x55a1f367e160_0 .net *"_s10", 0 0, L_0x55a1f3c257c0;  1 drivers
v0x55a1f367e240_0 .net *"_s4", 0 0, L_0x55a1f3c254e0;  1 drivers
v0x55a1f3674760_0 .net *"_s6", 0 0, L_0x55a1f3c255f0;  1 drivers
v0x55a1f3674840_0 .net *"_s8", 0 0, L_0x55a1f3c256b0;  1 drivers
v0x55a1f3671810_0 .net "a", 0 0, L_0x55a1f3c25980;  1 drivers
v0x55a1f36718b0_0 .net "b", 0 0, L_0x55a1f3c25ab0;  1 drivers
v0x55a1f3667e10_0 .net "ca", 0 0, L_0x55a1f3c25870;  1 drivers
v0x55a1f3667ed0_0 .net "cin", 0 0, L_0x55a1f3c25c30;  1 drivers
v0x55a1f3664f70_0 .net "sum", 0 0, L_0x55a1f3c25420;  1 drivers
S_0x55a1f365e320 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f36da410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c25d60 .functor XOR 1, L_0x55a1f3c26200, L_0x55a1f3c263c0, C4<0>, C4<0>;
L_0x55a1f3c25dd0 .functor XOR 1, L_0x55a1f3c25d60, L_0x55a1f3c26580, C4<0>, C4<0>;
L_0x55a1f3c25e40 .functor AND 1, L_0x55a1f3c26200, L_0x55a1f3c263c0, C4<1>, C4<1>;
L_0x55a1f3c25eb0 .functor AND 1, L_0x55a1f3c26200, L_0x55a1f3c26580, C4<1>, C4<1>;
L_0x55a1f3c25f70 .functor OR 1, L_0x55a1f3c25e40, L_0x55a1f3c25eb0, C4<0>, C4<0>;
L_0x55a1f3c26080 .functor AND 1, L_0x55a1f3c26580, L_0x55a1f3c263c0, C4<1>, C4<1>;
L_0x55a1f3c260f0 .functor OR 1, L_0x55a1f3c25f70, L_0x55a1f3c26080, C4<0>, C4<0>;
v0x55a1f365b3d0_0 .net *"_s0", 0 0, L_0x55a1f3c25d60;  1 drivers
v0x55a1f365b4b0_0 .net *"_s10", 0 0, L_0x55a1f3c26080;  1 drivers
v0x55a1f3658480_0 .net *"_s4", 0 0, L_0x55a1f3c25e40;  1 drivers
v0x55a1f3658550_0 .net *"_s6", 0 0, L_0x55a1f3c25eb0;  1 drivers
v0x55a1f364d070_0 .net *"_s8", 0 0, L_0x55a1f3c25f70;  1 drivers
v0x55a1f364d1a0_0 .net "a", 0 0, L_0x55a1f3c26200;  1 drivers
v0x55a1f364a120_0 .net "b", 0 0, L_0x55a1f3c263c0;  1 drivers
v0x55a1f364a1e0_0 .net "ca", 0 0, L_0x55a1f3c260f0;  1 drivers
v0x55a1f3640720_0 .net "cin", 0 0, L_0x55a1f3c26580;  1 drivers
v0x55a1f363d7d0_0 .net "sum", 0 0, L_0x55a1f3c25dd0;  1 drivers
S_0x55a1f3616ee0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f256a270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f334efc0_0 .net "a", 15 0, L_0x55a1f3c31d50;  1 drivers
v0x55a1f334f0c0_0 .net "b", 15 0, L_0x55a1f3c31e40;  1 drivers
v0x55a1f334c070_0 .net "ca", 15 0, L_0x55a1f3c31af0;  1 drivers
v0x55a1f334c160_0 .net "cin", 15 0, L_0x55a1f3c31f30;  1 drivers
v0x55a1f3349120_0 .net "sum", 15 0, L_0x55a1f3c31a50;  1 drivers
L_0x55a1f3c299e0 .part L_0x55a1f3c31d50, 0, 4;
L_0x55a1f3c29a80 .part L_0x55a1f3c31e40, 0, 4;
L_0x55a1f3c29b20 .part L_0x55a1f3c31f30, 0, 4;
L_0x55a1f3c2c370 .part L_0x55a1f3c31d50, 4, 4;
L_0x55a1f3c2c460 .part L_0x55a1f3c31e40, 4, 4;
L_0x55a1f3c2c550 .part L_0x55a1f3c31f30, 4, 4;
L_0x55a1f3c2ed70 .part L_0x55a1f3c31d50, 8, 4;
L_0x55a1f3c2ee10 .part L_0x55a1f3c31e40, 8, 4;
L_0x55a1f3c2ef00 .part L_0x55a1f3c31f30, 8, 4;
L_0x55a1f3c31650 .part L_0x55a1f3c31d50, 12, 4;
L_0x55a1f3c31780 .part L_0x55a1f3c31e40, 12, 4;
L_0x55a1f3c318b0 .part L_0x55a1f3c31f30, 12, 4;
L_0x55a1f3c31a50 .concat8 [ 4 4 4 4], L_0x55a1f3c297d0, L_0x55a1f3c2c160, L_0x55a1f3c2eb60, L_0x55a1f3c31440;
L_0x55a1f3c31af0 .concat8 [ 4 4 4 4], L_0x55a1f3c29870, L_0x55a1f3c2c200, L_0x55a1f3c2ec00, L_0x55a1f3c314e0;
S_0x55a1f360d4e0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3616ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3570080_0 .net "a", 3 0, L_0x55a1f3c299e0;  1 drivers
v0x55a1f3570160_0 .net "b", 3 0, L_0x55a1f3c29a80;  1 drivers
v0x55a1f356d130_0 .net "ca", 3 0, L_0x55a1f3c29870;  1 drivers
v0x55a1f356d1d0_0 .net "cin", 3 0, L_0x55a1f3c29b20;  1 drivers
v0x55a1f3563730_0 .net "sum", 3 0, L_0x55a1f3c297d0;  1 drivers
L_0x55a1f3c27790 .part L_0x55a1f3c299e0, 0, 1;
L_0x55a1f3c278c0 .part L_0x55a1f3c29a80, 0, 1;
L_0x55a1f3c279f0 .part L_0x55a1f3c29b20, 0, 1;
L_0x55a1f3c28000 .part L_0x55a1f3c299e0, 1, 1;
L_0x55a1f3c28130 .part L_0x55a1f3c29a80, 1, 1;
L_0x55a1f3c28260 .part L_0x55a1f3c29b20, 1, 1;
L_0x55a1f3c289a0 .part L_0x55a1f3c299e0, 2, 1;
L_0x55a1f3c28ad0 .part L_0x55a1f3c29a80, 2, 1;
L_0x55a1f3c28c50 .part L_0x55a1f3c29b20, 2, 1;
L_0x55a1f3c29220 .part L_0x55a1f3c299e0, 3, 1;
L_0x55a1f3c293e0 .part L_0x55a1f3c29a80, 3, 1;
L_0x55a1f3c295a0 .part L_0x55a1f3c29b20, 3, 1;
L_0x55a1f3c297d0 .concat8 [ 1 1 1 1], L_0x55a1f3c26740, L_0x55a1f3c27b90, L_0x55a1f3c28440, L_0x55a1f3c28df0;
L_0x55a1f3c29870 .concat8 [ 1 1 1 1], L_0x55a1f3c27680, L_0x55a1f3c27ef0, L_0x55a1f3c28890, L_0x55a1f3c29110;
S_0x55a1f360a590 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f360d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c26d50 .functor XOR 1, L_0x55a1f3c27790, L_0x55a1f3c278c0, C4<0>, C4<0>;
L_0x55a1f3c26740 .functor XOR 1, L_0x55a1f3c26d50, L_0x55a1f3c279f0, C4<0>, C4<0>;
L_0x55a1f3c272f0 .functor AND 1, L_0x55a1f3c27790, L_0x55a1f3c278c0, C4<1>, C4<1>;
L_0x55a1f3c27400 .functor AND 1, L_0x55a1f3c27790, L_0x55a1f3c279f0, C4<1>, C4<1>;
L_0x55a1f3c274c0 .functor OR 1, L_0x55a1f3c272f0, L_0x55a1f3c27400, C4<0>, C4<0>;
L_0x55a1f3c275d0 .functor AND 1, L_0x55a1f3c279f0, L_0x55a1f3c278c0, C4<1>, C4<1>;
L_0x55a1f3c27680 .functor OR 1, L_0x55a1f3c274c0, L_0x55a1f3c275d0, C4<0>, C4<0>;
v0x55a1f3600b90_0 .net *"_s0", 0 0, L_0x55a1f3c26d50;  1 drivers
v0x55a1f3600c90_0 .net *"_s10", 0 0, L_0x55a1f3c275d0;  1 drivers
v0x55a1f35fdc40_0 .net *"_s4", 0 0, L_0x55a1f3c272f0;  1 drivers
v0x55a1f35fdd30_0 .net *"_s6", 0 0, L_0x55a1f3c27400;  1 drivers
v0x55a1f35f70a0_0 .net *"_s8", 0 0, L_0x55a1f3c274c0;  1 drivers
v0x55a1f35f71d0_0 .net "a", 0 0, L_0x55a1f3c27790;  1 drivers
v0x55a1f35f4150_0 .net "b", 0 0, L_0x55a1f3c278c0;  1 drivers
v0x55a1f35f4210_0 .net "ca", 0 0, L_0x55a1f3c27680;  1 drivers
v0x55a1f35f1200_0 .net "cin", 0 0, L_0x55a1f3c279f0;  1 drivers
v0x55a1f35f12c0_0 .net "sum", 0 0, L_0x55a1f3c26740;  1 drivers
S_0x55a1f35e3c50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f360d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c27b20 .functor XOR 1, L_0x55a1f3c28000, L_0x55a1f3c28130, C4<0>, C4<0>;
L_0x55a1f3c27b90 .functor XOR 1, L_0x55a1f3c27b20, L_0x55a1f3c28260, C4<0>, C4<0>;
L_0x55a1f3c27c00 .functor AND 1, L_0x55a1f3c28000, L_0x55a1f3c28130, C4<1>, C4<1>;
L_0x55a1f3c27c70 .functor AND 1, L_0x55a1f3c28000, L_0x55a1f3c28260, C4<1>, C4<1>;
L_0x55a1f3c27d30 .functor OR 1, L_0x55a1f3c27c00, L_0x55a1f3c27c70, C4<0>, C4<0>;
L_0x55a1f3c27e40 .functor AND 1, L_0x55a1f3c28260, L_0x55a1f3c28130, C4<1>, C4<1>;
L_0x55a1f3c27ef0 .functor OR 1, L_0x55a1f3c27d30, L_0x55a1f3c27e40, C4<0>, C4<0>;
v0x55a1f35e0d80_0 .net *"_s0", 0 0, L_0x55a1f3c27b20;  1 drivers
v0x55a1f35d7300_0 .net *"_s10", 0 0, L_0x55a1f3c27e40;  1 drivers
v0x55a1f35d73e0_0 .net *"_s4", 0 0, L_0x55a1f3c27c00;  1 drivers
v0x55a1f35d43b0_0 .net *"_s6", 0 0, L_0x55a1f3c27c70;  1 drivers
v0x55a1f35d4490_0 .net *"_s8", 0 0, L_0x55a1f3c27d30;  1 drivers
v0x55a1f35ca9b0_0 .net "a", 0 0, L_0x55a1f3c28000;  1 drivers
v0x55a1f35caa70_0 .net "b", 0 0, L_0x55a1f3c28130;  1 drivers
v0x55a1f35c7a60_0 .net "ca", 0 0, L_0x55a1f3c27ef0;  1 drivers
v0x55a1f35c7b20_0 .net "cin", 0 0, L_0x55a1f3c28260;  1 drivers
v0x55a1f35c0f70_0 .net "sum", 0 0, L_0x55a1f3c27b90;  1 drivers
S_0x55a1f35bdf70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f360d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c283d0 .functor XOR 1, L_0x55a1f3c289a0, L_0x55a1f3c28ad0, C4<0>, C4<0>;
L_0x55a1f3c28440 .functor XOR 1, L_0x55a1f3c283d0, L_0x55a1f3c28c50, C4<0>, C4<0>;
L_0x55a1f3c28500 .functor AND 1, L_0x55a1f3c289a0, L_0x55a1f3c28ad0, C4<1>, C4<1>;
L_0x55a1f3c28610 .functor AND 1, L_0x55a1f3c289a0, L_0x55a1f3c28c50, C4<1>, C4<1>;
L_0x55a1f3c286d0 .functor OR 1, L_0x55a1f3c28500, L_0x55a1f3c28610, C4<0>, C4<0>;
L_0x55a1f3c287e0 .functor AND 1, L_0x55a1f3c28c50, L_0x55a1f3c28ad0, C4<1>, C4<1>;
L_0x55a1f3c28890 .functor OR 1, L_0x55a1f3c286d0, L_0x55a1f3c287e0, C4<0>, C4<0>;
v0x55a1f35bb020_0 .net *"_s0", 0 0, L_0x55a1f3c283d0;  1 drivers
v0x55a1f35bb0e0_0 .net *"_s10", 0 0, L_0x55a1f3c287e0;  1 drivers
v0x55a1f35b0a10_0 .net *"_s4", 0 0, L_0x55a1f3c28500;  1 drivers
v0x55a1f35b0ad0_0 .net *"_s6", 0 0, L_0x55a1f3c28610;  1 drivers
v0x55a1f35adac0_0 .net *"_s8", 0 0, L_0x55a1f3c286d0;  1 drivers
v0x55a1f35adbf0_0 .net "a", 0 0, L_0x55a1f3c289a0;  1 drivers
v0x55a1f35a40c0_0 .net "b", 0 0, L_0x55a1f3c28ad0;  1 drivers
v0x55a1f35a4160_0 .net "ca", 0 0, L_0x55a1f3c28890;  1 drivers
v0x55a1f35a1170_0 .net "cin", 0 0, L_0x55a1f3c28c50;  1 drivers
v0x55a1f3597770_0 .net "sum", 0 0, L_0x55a1f3c28440;  1 drivers
S_0x55a1f3594820 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f360d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c28d80 .functor XOR 1, L_0x55a1f3c29220, L_0x55a1f3c293e0, C4<0>, C4<0>;
L_0x55a1f3c28df0 .functor XOR 1, L_0x55a1f3c28d80, L_0x55a1f3c295a0, C4<0>, C4<0>;
L_0x55a1f3c28e60 .functor AND 1, L_0x55a1f3c29220, L_0x55a1f3c293e0, C4<1>, C4<1>;
L_0x55a1f3c28ed0 .functor AND 1, L_0x55a1f3c29220, L_0x55a1f3c295a0, C4<1>, C4<1>;
L_0x55a1f3c28f90 .functor OR 1, L_0x55a1f3c28e60, L_0x55a1f3c28ed0, C4<0>, C4<0>;
L_0x55a1f3c290a0 .functor AND 1, L_0x55a1f3c295a0, L_0x55a1f3c293e0, C4<1>, C4<1>;
L_0x55a1f3c29110 .functor OR 1, L_0x55a1f3c28f90, L_0x55a1f3c290a0, C4<0>, C4<0>;
v0x55a1f358dc80_0 .net *"_s0", 0 0, L_0x55a1f3c28d80;  1 drivers
v0x55a1f358dd80_0 .net *"_s10", 0 0, L_0x55a1f3c290a0;  1 drivers
v0x55a1f358ad30_0 .net *"_s4", 0 0, L_0x55a1f3c28e60;  1 drivers
v0x55a1f358ae20_0 .net *"_s6", 0 0, L_0x55a1f3c28ed0;  1 drivers
v0x55a1f3587de0_0 .net *"_s8", 0 0, L_0x55a1f3c28f90;  1 drivers
v0x55a1f3587f10_0 .net "a", 0 0, L_0x55a1f3c29220;  1 drivers
v0x55a1f357c9d0_0 .net "b", 0 0, L_0x55a1f3c293e0;  1 drivers
v0x55a1f357ca70_0 .net "ca", 0 0, L_0x55a1f3c29110;  1 drivers
v0x55a1f3579a80_0 .net "cin", 0 0, L_0x55a1f3c295a0;  1 drivers
v0x55a1f3579b40_0 .net "sum", 0 0, L_0x55a1f3c28df0;  1 drivers
S_0x55a1f35607e0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3616ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f34c3b10_0 .net "a", 3 0, L_0x55a1f3c2c370;  1 drivers
v0x55a1f34c3c10_0 .net "b", 3 0, L_0x55a1f3c2c460;  1 drivers
v0x55a1f34bcf70_0 .net "ca", 3 0, L_0x55a1f3c2c200;  1 drivers
v0x55a1f34bd030_0 .net "cin", 3 0, L_0x55a1f3c2c550;  1 drivers
v0x55a1f34ba020_0 .net "sum", 3 0, L_0x55a1f3c2c160;  1 drivers
L_0x55a1f3c2a120 .part L_0x55a1f3c2c370, 0, 1;
L_0x55a1f3c2a250 .part L_0x55a1f3c2c460, 0, 1;
L_0x55a1f3c2a380 .part L_0x55a1f3c2c550, 0, 1;
L_0x55a1f3c2a990 .part L_0x55a1f3c2c370, 1, 1;
L_0x55a1f3c2aac0 .part L_0x55a1f3c2c460, 1, 1;
L_0x55a1f3c2abf0 .part L_0x55a1f3c2c550, 1, 1;
L_0x55a1f3c2b330 .part L_0x55a1f3c2c370, 2, 1;
L_0x55a1f3c2b460 .part L_0x55a1f3c2c460, 2, 1;
L_0x55a1f3c2b5e0 .part L_0x55a1f3c2c550, 2, 1;
L_0x55a1f3c2bbb0 .part L_0x55a1f3c2c370, 3, 1;
L_0x55a1f3c2bd70 .part L_0x55a1f3c2c460, 3, 1;
L_0x55a1f3c2bf30 .part L_0x55a1f3c2c550, 3, 1;
L_0x55a1f3c2c160 .concat8 [ 1 1 1 1], L_0x55a1f3c29bc0, L_0x55a1f3c2a520, L_0x55a1f3c2add0, L_0x55a1f3c2b780;
L_0x55a1f3c2c200 .concat8 [ 1 1 1 1], L_0x55a1f3c2a010, L_0x55a1f3c2a880, L_0x55a1f3c2b220, L_0x55a1f3c2baa0;
S_0x55a1f3559c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f35607e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c29760 .functor XOR 1, L_0x55a1f3c2a120, L_0x55a1f3c2a250, C4<0>, C4<0>;
L_0x55a1f3c29bc0 .functor XOR 1, L_0x55a1f3c29760, L_0x55a1f3c2a380, C4<0>, C4<0>;
L_0x55a1f3c29c80 .functor AND 1, L_0x55a1f3c2a120, L_0x55a1f3c2a250, C4<1>, C4<1>;
L_0x55a1f3c29d90 .functor AND 1, L_0x55a1f3c2a120, L_0x55a1f3c2a380, C4<1>, C4<1>;
L_0x55a1f3c29e50 .functor OR 1, L_0x55a1f3c29c80, L_0x55a1f3c29d90, C4<0>, C4<0>;
L_0x55a1f3c29f60 .functor AND 1, L_0x55a1f3c2a380, L_0x55a1f3c2a250, C4<1>, C4<1>;
L_0x55a1f3c2a010 .functor OR 1, L_0x55a1f3c29e50, L_0x55a1f3c29f60, C4<0>, C4<0>;
v0x55a1f3556cf0_0 .net *"_s0", 0 0, L_0x55a1f3c29760;  1 drivers
v0x55a1f3556df0_0 .net *"_s10", 0 0, L_0x55a1f3c29f60;  1 drivers
v0x55a1f3553da0_0 .net *"_s4", 0 0, L_0x55a1f3c29c80;  1 drivers
v0x55a1f3553e90_0 .net *"_s6", 0 0, L_0x55a1f3c29d90;  1 drivers
v0x55a1f3549790_0 .net *"_s8", 0 0, L_0x55a1f3c29e50;  1 drivers
v0x55a1f35498c0_0 .net "a", 0 0, L_0x55a1f3c2a120;  1 drivers
v0x55a1f3546840_0 .net "b", 0 0, L_0x55a1f3c2a250;  1 drivers
v0x55a1f3546900_0 .net "ca", 0 0, L_0x55a1f3c2a010;  1 drivers
v0x55a1f353ce40_0 .net "cin", 0 0, L_0x55a1f3c2a380;  1 drivers
v0x55a1f3539ef0_0 .net "sum", 0 0, L_0x55a1f3c29bc0;  1 drivers
S_0x55a1f35304f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f35607e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2a4b0 .functor XOR 1, L_0x55a1f3c2a990, L_0x55a1f3c2aac0, C4<0>, C4<0>;
L_0x55a1f3c2a520 .functor XOR 1, L_0x55a1f3c2a4b0, L_0x55a1f3c2abf0, C4<0>, C4<0>;
L_0x55a1f3c2a590 .functor AND 1, L_0x55a1f3c2a990, L_0x55a1f3c2aac0, C4<1>, C4<1>;
L_0x55a1f3c2a600 .functor AND 1, L_0x55a1f3c2a990, L_0x55a1f3c2abf0, C4<1>, C4<1>;
L_0x55a1f3c2a6c0 .functor OR 1, L_0x55a1f3c2a590, L_0x55a1f3c2a600, C4<0>, C4<0>;
L_0x55a1f3c2a7d0 .functor AND 1, L_0x55a1f3c2abf0, L_0x55a1f3c2aac0, C4<1>, C4<1>;
L_0x55a1f3c2a880 .functor OR 1, L_0x55a1f3c2a6c0, L_0x55a1f3c2a7d0, C4<0>, C4<0>;
v0x55a1f352d5a0_0 .net *"_s0", 0 0, L_0x55a1f3c2a4b0;  1 drivers
v0x55a1f352d680_0 .net *"_s10", 0 0, L_0x55a1f3c2a7d0;  1 drivers
v0x55a1f3526a00_0 .net *"_s4", 0 0, L_0x55a1f3c2a590;  1 drivers
v0x55a1f3526ad0_0 .net *"_s6", 0 0, L_0x55a1f3c2a600;  1 drivers
v0x55a1f3523ab0_0 .net *"_s8", 0 0, L_0x55a1f3c2a6c0;  1 drivers
v0x55a1f3523be0_0 .net "a", 0 0, L_0x55a1f3c2a990;  1 drivers
v0x55a1f3520b60_0 .net "b", 0 0, L_0x55a1f3c2aac0;  1 drivers
v0x55a1f3520c20_0 .net "ca", 0 0, L_0x55a1f3c2a880;  1 drivers
v0x55a1f3512f40_0 .net "cin", 0 0, L_0x55a1f3c2abf0;  1 drivers
v0x55a1f3513000_0 .net "sum", 0 0, L_0x55a1f3c2a520;  1 drivers
S_0x55a1f350fff0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f35607e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2ad60 .functor XOR 1, L_0x55a1f3c2b330, L_0x55a1f3c2b460, C4<0>, C4<0>;
L_0x55a1f3c2add0 .functor XOR 1, L_0x55a1f3c2ad60, L_0x55a1f3c2b5e0, C4<0>, C4<0>;
L_0x55a1f3c2ae90 .functor AND 1, L_0x55a1f3c2b330, L_0x55a1f3c2b460, C4<1>, C4<1>;
L_0x55a1f3c2afa0 .functor AND 1, L_0x55a1f3c2b330, L_0x55a1f3c2b5e0, C4<1>, C4<1>;
L_0x55a1f3c2b060 .functor OR 1, L_0x55a1f3c2ae90, L_0x55a1f3c2afa0, C4<0>, C4<0>;
L_0x55a1f3c2b170 .functor AND 1, L_0x55a1f3c2b5e0, L_0x55a1f3c2b460, C4<1>, C4<1>;
L_0x55a1f3c2b220 .functor OR 1, L_0x55a1f3c2b060, L_0x55a1f3c2b170, C4<0>, C4<0>;
v0x55a1f35065f0_0 .net *"_s0", 0 0, L_0x55a1f3c2ad60;  1 drivers
v0x55a1f35066d0_0 .net *"_s10", 0 0, L_0x55a1f3c2b170;  1 drivers
v0x55a1f35036a0_0 .net *"_s4", 0 0, L_0x55a1f3c2ae90;  1 drivers
v0x55a1f3503770_0 .net *"_s6", 0 0, L_0x55a1f3c2afa0;  1 drivers
v0x55a1f34f9ca0_0 .net *"_s8", 0 0, L_0x55a1f3c2b060;  1 drivers
v0x55a1f34f9dd0_0 .net "a", 0 0, L_0x55a1f3c2b330;  1 drivers
v0x55a1f34f6d50_0 .net "b", 0 0, L_0x55a1f3c2b460;  1 drivers
v0x55a1f34f6e10_0 .net "ca", 0 0, L_0x55a1f3c2b220;  1 drivers
v0x55a1f34f01b0_0 .net "cin", 0 0, L_0x55a1f3c2b5e0;  1 drivers
v0x55a1f34ed260_0 .net "sum", 0 0, L_0x55a1f3c2add0;  1 drivers
S_0x55a1f34ea310 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f35607e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2b710 .functor XOR 1, L_0x55a1f3c2bbb0, L_0x55a1f3c2bd70, C4<0>, C4<0>;
L_0x55a1f3c2b780 .functor XOR 1, L_0x55a1f3c2b710, L_0x55a1f3c2bf30, C4<0>, C4<0>;
L_0x55a1f3c2b7f0 .functor AND 1, L_0x55a1f3c2bbb0, L_0x55a1f3c2bd70, C4<1>, C4<1>;
L_0x55a1f3c2b860 .functor AND 1, L_0x55a1f3c2bbb0, L_0x55a1f3c2bf30, C4<1>, C4<1>;
L_0x55a1f3c2b920 .functor OR 1, L_0x55a1f3c2b7f0, L_0x55a1f3c2b860, C4<0>, C4<0>;
L_0x55a1f3c2ba30 .functor AND 1, L_0x55a1f3c2bf30, L_0x55a1f3c2bd70, C4<1>, C4<1>;
L_0x55a1f3c2baa0 .functor OR 1, L_0x55a1f3c2b920, L_0x55a1f3c2ba30, C4<0>, C4<0>;
v0x55a1f34dfd00_0 .net *"_s0", 0 0, L_0x55a1f3c2b710;  1 drivers
v0x55a1f34dfe00_0 .net *"_s10", 0 0, L_0x55a1f3c2ba30;  1 drivers
v0x55a1f34dcdb0_0 .net *"_s4", 0 0, L_0x55a1f3c2b7f0;  1 drivers
v0x55a1f34dcea0_0 .net *"_s6", 0 0, L_0x55a1f3c2b860;  1 drivers
v0x55a1f34d33b0_0 .net *"_s8", 0 0, L_0x55a1f3c2b920;  1 drivers
v0x55a1f34d34e0_0 .net "a", 0 0, L_0x55a1f3c2bbb0;  1 drivers
v0x55a1f34d0460_0 .net "b", 0 0, L_0x55a1f3c2bd70;  1 drivers
v0x55a1f34d0520_0 .net "ca", 0 0, L_0x55a1f3c2baa0;  1 drivers
v0x55a1f34c6a60_0 .net "cin", 0 0, L_0x55a1f3c2bf30;  1 drivers
v0x55a1f34c6b20_0 .net "sum", 0 0, L_0x55a1f3c2b780;  1 drivers
S_0x55a1f34b70d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3616ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f340fee0_0 .net "a", 3 0, L_0x55a1f3c2ed70;  1 drivers
v0x55a1f340ffe0_0 .net "b", 3 0, L_0x55a1f3c2ee10;  1 drivers
v0x55a1f340cf90_0 .net "ca", 3 0, L_0x55a1f3c2ec00;  1 drivers
v0x55a1f340d050_0 .net "cin", 3 0, L_0x55a1f3c2ef00;  1 drivers
v0x55a1f3403590_0 .net "sum", 3 0, L_0x55a1f3c2eb60;  1 drivers
L_0x55a1f3c2cbe0 .part L_0x55a1f3c2ed70, 0, 1;
L_0x55a1f3c2cd10 .part L_0x55a1f3c2ee10, 0, 1;
L_0x55a1f3c2ce40 .part L_0x55a1f3c2ef00, 0, 1;
L_0x55a1f3c2d3c0 .part L_0x55a1f3c2ed70, 1, 1;
L_0x55a1f3c2d4f0 .part L_0x55a1f3c2ee10, 1, 1;
L_0x55a1f3c2d620 .part L_0x55a1f3c2ef00, 1, 1;
L_0x55a1f3c2dd30 .part L_0x55a1f3c2ed70, 2, 1;
L_0x55a1f3c2de60 .part L_0x55a1f3c2ee10, 2, 1;
L_0x55a1f3c2dfe0 .part L_0x55a1f3c2ef00, 2, 1;
L_0x55a1f3c2e5b0 .part L_0x55a1f3c2ed70, 3, 1;
L_0x55a1f3c2e770 .part L_0x55a1f3c2ee10, 3, 1;
L_0x55a1f3c2e930 .part L_0x55a1f3c2ef00, 3, 1;
L_0x55a1f3c2eb60 .concat8 [ 1 1 1 1], L_0x55a1f3c2c680, L_0x55a1f3c2cfe0, L_0x55a1f3c2d810, L_0x55a1f3c2e180;
L_0x55a1f3c2ec00 .concat8 [ 1 1 1 1], L_0x55a1f3c2cad0, L_0x55a1f3c2d2b0, L_0x55a1f3c2dc20, L_0x55a1f3c2e4a0;
S_0x55a1f34a8d70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34b70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2c0f0 .functor XOR 1, L_0x55a1f3c2cbe0, L_0x55a1f3c2cd10, C4<0>, C4<0>;
L_0x55a1f3c2c680 .functor XOR 1, L_0x55a1f3c2c0f0, L_0x55a1f3c2ce40, C4<0>, C4<0>;
L_0x55a1f3c2c740 .functor AND 1, L_0x55a1f3c2cbe0, L_0x55a1f3c2cd10, C4<1>, C4<1>;
L_0x55a1f3c2c850 .functor AND 1, L_0x55a1f3c2cbe0, L_0x55a1f3c2ce40, C4<1>, C4<1>;
L_0x55a1f3c2c910 .functor OR 1, L_0x55a1f3c2c740, L_0x55a1f3c2c850, C4<0>, C4<0>;
L_0x55a1f3c2ca20 .functor AND 1, L_0x55a1f3c2ce40, L_0x55a1f3c2cd10, C4<1>, C4<1>;
L_0x55a1f3c2cad0 .functor OR 1, L_0x55a1f3c2c910, L_0x55a1f3c2ca20, C4<0>, C4<0>;
v0x55a1f34abdc0_0 .net *"_s0", 0 0, L_0x55a1f3c2c0f0;  1 drivers
v0x55a1f349f370_0 .net *"_s10", 0 0, L_0x55a1f3c2ca20;  1 drivers
v0x55a1f349f470_0 .net *"_s4", 0 0, L_0x55a1f3c2c740;  1 drivers
v0x55a1f349c420_0 .net *"_s6", 0 0, L_0x55a1f3c2c850;  1 drivers
v0x55a1f349c4e0_0 .net *"_s8", 0 0, L_0x55a1f3c2c910;  1 drivers
v0x55a1f3492a20_0 .net "a", 0 0, L_0x55a1f3c2cbe0;  1 drivers
v0x55a1f3492ae0_0 .net "b", 0 0, L_0x55a1f3c2cd10;  1 drivers
v0x55a1f348fad0_0 .net "ca", 0 0, L_0x55a1f3c2cad0;  1 drivers
v0x55a1f348fb90_0 .net "cin", 0 0, L_0x55a1f3c2ce40;  1 drivers
v0x55a1f3488fe0_0 .net "sum", 0 0, L_0x55a1f3c2c680;  1 drivers
S_0x55a1f3485fe0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34b70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2cf70 .functor XOR 1, L_0x55a1f3c2d3c0, L_0x55a1f3c2d4f0, C4<0>, C4<0>;
L_0x55a1f3c2cfe0 .functor XOR 1, L_0x55a1f3c2cf70, L_0x55a1f3c2d620, C4<0>, C4<0>;
L_0x55a1f3c2d050 .functor AND 1, L_0x55a1f3c2d3c0, L_0x55a1f3c2d4f0, C4<1>, C4<1>;
L_0x55a1f3c2d0c0 .functor AND 1, L_0x55a1f3c2d3c0, L_0x55a1f3c2d620, C4<1>, C4<1>;
L_0x55a1f3c2d130 .functor OR 1, L_0x55a1f3c2d050, L_0x55a1f3c2d0c0, C4<0>, C4<0>;
L_0x55a1f3c2d240 .functor AND 1, L_0x55a1f3c2d620, L_0x55a1f3c2d4f0, C4<1>, C4<1>;
L_0x55a1f3c2d2b0 .functor OR 1, L_0x55a1f3c2d130, L_0x55a1f3c2d240, C4<0>, C4<0>;
v0x55a1f3483090_0 .net *"_s0", 0 0, L_0x55a1f3c2cf70;  1 drivers
v0x55a1f3483170_0 .net *"_s10", 0 0, L_0x55a1f3c2d240;  1 drivers
v0x55a1f3478a80_0 .net *"_s4", 0 0, L_0x55a1f3c2d050;  1 drivers
v0x55a1f3478b50_0 .net *"_s6", 0 0, L_0x55a1f3c2d0c0;  1 drivers
v0x55a1f3475b30_0 .net *"_s8", 0 0, L_0x55a1f3c2d130;  1 drivers
v0x55a1f3475c60_0 .net "a", 0 0, L_0x55a1f3c2d3c0;  1 drivers
v0x55a1f346c130_0 .net "b", 0 0, L_0x55a1f3c2d4f0;  1 drivers
v0x55a1f346c1f0_0 .net "ca", 0 0, L_0x55a1f3c2d2b0;  1 drivers
v0x55a1f34691e0_0 .net "cin", 0 0, L_0x55a1f3c2d620;  1 drivers
v0x55a1f345f7e0_0 .net "sum", 0 0, L_0x55a1f3c2cfe0;  1 drivers
S_0x55a1f345c890 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34b70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2d7a0 .functor XOR 1, L_0x55a1f3c2dd30, L_0x55a1f3c2de60, C4<0>, C4<0>;
L_0x55a1f3c2d810 .functor XOR 1, L_0x55a1f3c2d7a0, L_0x55a1f3c2dfe0, C4<0>, C4<0>;
L_0x55a1f3c2d8d0 .functor AND 1, L_0x55a1f3c2dd30, L_0x55a1f3c2de60, C4<1>, C4<1>;
L_0x55a1f3c2d9e0 .functor AND 1, L_0x55a1f3c2dd30, L_0x55a1f3c2dfe0, C4<1>, C4<1>;
L_0x55a1f3c2daa0 .functor OR 1, L_0x55a1f3c2d8d0, L_0x55a1f3c2d9e0, C4<0>, C4<0>;
L_0x55a1f3c2dbb0 .functor AND 1, L_0x55a1f3c2dfe0, L_0x55a1f3c2de60, C4<1>, C4<1>;
L_0x55a1f3c2dc20 .functor OR 1, L_0x55a1f3c2daa0, L_0x55a1f3c2dbb0, C4<0>, C4<0>;
v0x55a1f3455cf0_0 .net *"_s0", 0 0, L_0x55a1f3c2d7a0;  1 drivers
v0x55a1f3455dd0_0 .net *"_s10", 0 0, L_0x55a1f3c2dbb0;  1 drivers
v0x55a1f3452da0_0 .net *"_s4", 0 0, L_0x55a1f3c2d8d0;  1 drivers
v0x55a1f3452e90_0 .net *"_s6", 0 0, L_0x55a1f3c2d9e0;  1 drivers
v0x55a1f344fe50_0 .net *"_s8", 0 0, L_0x55a1f3c2daa0;  1 drivers
v0x55a1f344ff80_0 .net "a", 0 0, L_0x55a1f3c2dd30;  1 drivers
v0x55a1f3443120_0 .net "b", 0 0, L_0x55a1f3c2de60;  1 drivers
v0x55a1f34431c0_0 .net "ca", 0 0, L_0x55a1f3c2dc20;  1 drivers
v0x55a1f34401d0_0 .net "cin", 0 0, L_0x55a1f3c2dfe0;  1 drivers
v0x55a1f3440290_0 .net "sum", 0 0, L_0x55a1f3c2d810;  1 drivers
S_0x55a1f34367d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34b70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2e110 .functor XOR 1, L_0x55a1f3c2e5b0, L_0x55a1f3c2e770, C4<0>, C4<0>;
L_0x55a1f3c2e180 .functor XOR 1, L_0x55a1f3c2e110, L_0x55a1f3c2e930, C4<0>, C4<0>;
L_0x55a1f3c2e1f0 .functor AND 1, L_0x55a1f3c2e5b0, L_0x55a1f3c2e770, C4<1>, C4<1>;
L_0x55a1f3c2e260 .functor AND 1, L_0x55a1f3c2e5b0, L_0x55a1f3c2e930, C4<1>, C4<1>;
L_0x55a1f3c2e320 .functor OR 1, L_0x55a1f3c2e1f0, L_0x55a1f3c2e260, C4<0>, C4<0>;
L_0x55a1f3c2e430 .functor AND 1, L_0x55a1f3c2e930, L_0x55a1f3c2e770, C4<1>, C4<1>;
L_0x55a1f3c2e4a0 .functor OR 1, L_0x55a1f3c2e320, L_0x55a1f3c2e430, C4<0>, C4<0>;
v0x55a1f3433880_0 .net *"_s0", 0 0, L_0x55a1f3c2e110;  1 drivers
v0x55a1f3433980_0 .net *"_s10", 0 0, L_0x55a1f3c2e430;  1 drivers
v0x55a1f3429e80_0 .net *"_s4", 0 0, L_0x55a1f3c2e1f0;  1 drivers
v0x55a1f3429f70_0 .net *"_s6", 0 0, L_0x55a1f3c2e260;  1 drivers
v0x55a1f3426f30_0 .net *"_s8", 0 0, L_0x55a1f3c2e320;  1 drivers
v0x55a1f3427060_0 .net "a", 0 0, L_0x55a1f3c2e5b0;  1 drivers
v0x55a1f3420390_0 .net "b", 0 0, L_0x55a1f3c2e770;  1 drivers
v0x55a1f3420450_0 .net "ca", 0 0, L_0x55a1f3c2e4a0;  1 drivers
v0x55a1f341d440_0 .net "cin", 0 0, L_0x55a1f3c2e930;  1 drivers
v0x55a1f341a4f0_0 .net "sum", 0 0, L_0x55a1f3c2e180;  1 drivers
S_0x55a1f3400640 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3616ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f33624b0_0 .net "a", 3 0, L_0x55a1f3c31650;  1 drivers
v0x55a1f33625b0_0 .net "b", 3 0, L_0x55a1f3c31780;  1 drivers
v0x55a1f3358ab0_0 .net "ca", 3 0, L_0x55a1f3c314e0;  1 drivers
v0x55a1f3358b70_0 .net "cin", 3 0, L_0x55a1f3c318b0;  1 drivers
v0x55a1f3355b60_0 .net "sum", 3 0, L_0x55a1f3c31440;  1 drivers
L_0x55a1f3c2f4c0 .part L_0x55a1f3c31650, 0, 1;
L_0x55a1f3c2f5f0 .part L_0x55a1f3c31780, 0, 1;
L_0x55a1f3c2f720 .part L_0x55a1f3c318b0, 0, 1;
L_0x55a1f3c2fcf0 .part L_0x55a1f3c31650, 1, 1;
L_0x55a1f3c2fe20 .part L_0x55a1f3c31780, 1, 1;
L_0x55a1f3c2ff50 .part L_0x55a1f3c318b0, 1, 1;
L_0x55a1f3c30610 .part L_0x55a1f3c31650, 2, 1;
L_0x55a1f3c30740 .part L_0x55a1f3c31780, 2, 1;
L_0x55a1f3c308c0 .part L_0x55a1f3c318b0, 2, 1;
L_0x55a1f3c30e90 .part L_0x55a1f3c31650, 3, 1;
L_0x55a1f3c31050 .part L_0x55a1f3c31780, 3, 1;
L_0x55a1f3c31210 .part L_0x55a1f3c318b0, 3, 1;
L_0x55a1f3c31440 .concat8 [ 1 1 1 1], L_0x55a1f3c2efa0, L_0x55a1f3c2f8c0, L_0x55a1f3c300f0, L_0x55a1f3c30a60;
L_0x55a1f3c314e0 .concat8 [ 1 1 1 1], L_0x55a1f3c2f3b0, L_0x55a1f3c2fbe0, L_0x55a1f3c30500, L_0x55a1f3c30d80;
S_0x55a1f33f6c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3400640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2eaf0 .functor XOR 1, L_0x55a1f3c2f4c0, L_0x55a1f3c2f5f0, C4<0>, C4<0>;
L_0x55a1f3c2efa0 .functor XOR 1, L_0x55a1f3c2eaf0, L_0x55a1f3c2f720, C4<0>, C4<0>;
L_0x55a1f3c2f060 .functor AND 1, L_0x55a1f3c2f4c0, L_0x55a1f3c2f5f0, C4<1>, C4<1>;
L_0x55a1f3c2f170 .functor AND 1, L_0x55a1f3c2f4c0, L_0x55a1f3c2f720, C4<1>, C4<1>;
L_0x55a1f3c2f230 .functor OR 1, L_0x55a1f3c2f060, L_0x55a1f3c2f170, C4<0>, C4<0>;
L_0x55a1f3c2f340 .functor AND 1, L_0x55a1f3c2f720, L_0x55a1f3c2f5f0, C4<1>, C4<1>;
L_0x55a1f3c2f3b0 .functor OR 1, L_0x55a1f3c2f230, L_0x55a1f3c2f340, C4<0>, C4<0>;
v0x55a1f33f3cf0_0 .net *"_s0", 0 0, L_0x55a1f3c2eaf0;  1 drivers
v0x55a1f33f3dd0_0 .net *"_s10", 0 0, L_0x55a1f3c2f340;  1 drivers
v0x55a1f33ed150_0 .net *"_s4", 0 0, L_0x55a1f3c2f060;  1 drivers
v0x55a1f33ed240_0 .net *"_s6", 0 0, L_0x55a1f3c2f170;  1 drivers
v0x55a1f33ea200_0 .net *"_s8", 0 0, L_0x55a1f3c2f230;  1 drivers
v0x55a1f33ea330_0 .net "a", 0 0, L_0x55a1f3c2f4c0;  1 drivers
v0x55a1f33e72b0_0 .net "b", 0 0, L_0x55a1f3c2f5f0;  1 drivers
v0x55a1f33e7350_0 .net "ca", 0 0, L_0x55a1f3c2f3b0;  1 drivers
v0x55a1f33dbea0_0 .net "cin", 0 0, L_0x55a1f3c2f720;  1 drivers
v0x55a1f33d8f50_0 .net "sum", 0 0, L_0x55a1f3c2efa0;  1 drivers
S_0x55a1f33cf550 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3400640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c2f850 .functor XOR 1, L_0x55a1f3c2fcf0, L_0x55a1f3c2fe20, C4<0>, C4<0>;
L_0x55a1f3c2f8c0 .functor XOR 1, L_0x55a1f3c2f850, L_0x55a1f3c2ff50, C4<0>, C4<0>;
L_0x55a1f3c2f930 .functor AND 1, L_0x55a1f3c2fcf0, L_0x55a1f3c2fe20, C4<1>, C4<1>;
L_0x55a1f3c2f9a0 .functor AND 1, L_0x55a1f3c2fcf0, L_0x55a1f3c2ff50, C4<1>, C4<1>;
L_0x55a1f3c2fa60 .functor OR 1, L_0x55a1f3c2f930, L_0x55a1f3c2f9a0, C4<0>, C4<0>;
L_0x55a1f3c2fb70 .functor AND 1, L_0x55a1f3c2ff50, L_0x55a1f3c2fe20, C4<1>, C4<1>;
L_0x55a1f3c2fbe0 .functor OR 1, L_0x55a1f3c2fa60, L_0x55a1f3c2fb70, C4<0>, C4<0>;
v0x55a1f33cc600_0 .net *"_s0", 0 0, L_0x55a1f3c2f850;  1 drivers
v0x55a1f33cc6e0_0 .net *"_s10", 0 0, L_0x55a1f3c2fb70;  1 drivers
v0x55a1f33c2c00_0 .net *"_s4", 0 0, L_0x55a1f3c2f930;  1 drivers
v0x55a1f33c2cd0_0 .net *"_s6", 0 0, L_0x55a1f3c2f9a0;  1 drivers
v0x55a1f33bfcb0_0 .net *"_s8", 0 0, L_0x55a1f3c2fa60;  1 drivers
v0x55a1f33bfde0_0 .net "a", 0 0, L_0x55a1f3c2fcf0;  1 drivers
v0x55a1f33b9110_0 .net "b", 0 0, L_0x55a1f3c2fe20;  1 drivers
v0x55a1f33b91d0_0 .net "ca", 0 0, L_0x55a1f3c2fbe0;  1 drivers
v0x55a1f33b61c0_0 .net "cin", 0 0, L_0x55a1f3c2ff50;  1 drivers
v0x55a1f33b6280_0 .net "sum", 0 0, L_0x55a1f3c2f8c0;  1 drivers
S_0x55a1f33b3270 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3400640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c30080 .functor XOR 1, L_0x55a1f3c30610, L_0x55a1f3c30740, C4<0>, C4<0>;
L_0x55a1f3c300f0 .functor XOR 1, L_0x55a1f3c30080, L_0x55a1f3c308c0, C4<0>, C4<0>;
L_0x55a1f3c301b0 .functor AND 1, L_0x55a1f3c30610, L_0x55a1f3c30740, C4<1>, C4<1>;
L_0x55a1f3c302c0 .functor AND 1, L_0x55a1f3c30610, L_0x55a1f3c308c0, C4<1>, C4<1>;
L_0x55a1f3c30380 .functor OR 1, L_0x55a1f3c301b0, L_0x55a1f3c302c0, C4<0>, C4<0>;
L_0x55a1f3c30490 .functor AND 1, L_0x55a1f3c308c0, L_0x55a1f3c30740, C4<1>, C4<1>;
L_0x55a1f3c30500 .functor OR 1, L_0x55a1f3c30380, L_0x55a1f3c30490, C4<0>, C4<0>;
v0x55a1f33a8c60_0 .net *"_s0", 0 0, L_0x55a1f3c30080;  1 drivers
v0x55a1f33a8d40_0 .net *"_s10", 0 0, L_0x55a1f3c30490;  1 drivers
v0x55a1f33a5d10_0 .net *"_s4", 0 0, L_0x55a1f3c301b0;  1 drivers
v0x55a1f33a5e00_0 .net *"_s6", 0 0, L_0x55a1f3c302c0;  1 drivers
v0x55a1f339c310_0 .net *"_s8", 0 0, L_0x55a1f3c30380;  1 drivers
v0x55a1f339c440_0 .net "a", 0 0, L_0x55a1f3c30610;  1 drivers
v0x55a1f33993c0_0 .net "b", 0 0, L_0x55a1f3c30740;  1 drivers
v0x55a1f3399460_0 .net "ca", 0 0, L_0x55a1f3c30500;  1 drivers
v0x55a1f338f9c0_0 .net "cin", 0 0, L_0x55a1f3c308c0;  1 drivers
v0x55a1f338ca70_0 .net "sum", 0 0, L_0x55a1f3c300f0;  1 drivers
S_0x55a1f3385ed0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3400640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c309f0 .functor XOR 1, L_0x55a1f3c30e90, L_0x55a1f3c31050, C4<0>, C4<0>;
L_0x55a1f3c30a60 .functor XOR 1, L_0x55a1f3c309f0, L_0x55a1f3c31210, C4<0>, C4<0>;
L_0x55a1f3c30ad0 .functor AND 1, L_0x55a1f3c30e90, L_0x55a1f3c31050, C4<1>, C4<1>;
L_0x55a1f3c30b40 .functor AND 1, L_0x55a1f3c30e90, L_0x55a1f3c31210, C4<1>, C4<1>;
L_0x55a1f3c30c00 .functor OR 1, L_0x55a1f3c30ad0, L_0x55a1f3c30b40, C4<0>, C4<0>;
L_0x55a1f3c30d10 .functor AND 1, L_0x55a1f3c31210, L_0x55a1f3c31050, C4<1>, C4<1>;
L_0x55a1f3c30d80 .functor OR 1, L_0x55a1f3c30c00, L_0x55a1f3c30d10, C4<0>, C4<0>;
v0x55a1f3382f80_0 .net *"_s0", 0 0, L_0x55a1f3c309f0;  1 drivers
v0x55a1f3383080_0 .net *"_s10", 0 0, L_0x55a1f3c30d10;  1 drivers
v0x55a1f3380030_0 .net *"_s4", 0 0, L_0x55a1f3c30ad0;  1 drivers
v0x55a1f3380120_0 .net *"_s6", 0 0, L_0x55a1f3c30b40;  1 drivers
v0x55a1f3371d50_0 .net *"_s8", 0 0, L_0x55a1f3c30c00;  1 drivers
v0x55a1f3371e80_0 .net "a", 0 0, L_0x55a1f3c30e90;  1 drivers
v0x55a1f336ee00_0 .net "b", 0 0, L_0x55a1f3c31050;  1 drivers
v0x55a1f336eec0_0 .net "ca", 0 0, L_0x55a1f3c30d80;  1 drivers
v0x55a1f3365400_0 .net "cin", 0 0, L_0x55a1f3c31210;  1 drivers
v0x55a1f33654c0_0 .net "sum", 0 0, L_0x55a1f3c30a60;  1 drivers
S_0x55a1f3318e30 .scope module, "a_7" "three_fam" 10 69, 17 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 195 "sum"
    .port_info 1 /OUTPUT 195 "ca"
    .port_info 2 /INPUT 325 "s"
    .port_info 3 /INPUT 260 "c"
v0x55a1f388aa00_0 .net "c", 259 0, L_0x55a1f3c32e00;  1 drivers
v0x55a1f388aae0_0 .net "ca", 194 0, L_0x55a1f3cb8920;  1 drivers
v0x55a1f388abd0_0 .net "s", 324 0, L_0x55a1f3cb8a60;  1 drivers
v0x55a1f388acd0_0 .net "sum", 194 0, L_0x55a1f3cb8830;  1 drivers
L_0x55a1f3c5f1a0 .part L_0x55a1f3cb8a60, 0, 65;
L_0x55a1f3c5f240 .part L_0x55a1f3cb8a60, 65, 65;
L_0x55a1f3c5f330 .part L_0x55a1f3c32e00, 0, 65;
L_0x55a1f3c8ba60 .part L_0x55a1f3c32e00, 65, 65;
L_0x55a1f3c8bb50 .part L_0x55a1f3cb8a60, 130, 65;
L_0x55a1f3c8bbf0 .part L_0x55a1f3c32e00, 130, 65;
L_0x55a1f3cb84e0 .part L_0x55a1f3cb8a60, 195, 65;
L_0x55a1f3cb8610 .part L_0x55a1f3cb8a60, 260, 65;
L_0x55a1f3cb8700 .part L_0x55a1f3c32e00, 195, 65;
L_0x55a1f3cb8830 .concat8 [ 65 65 65 0], L_0x55a1f3c5ee30, L_0x55a1f3c8b6f0, L_0x55a1f3cb8170;
L_0x55a1f3cb8920 .concat8 [ 65 65 65 0], L_0x55a1f3c5efc0, L_0x55a1f3c8b880, L_0x55a1f3cb8300;
S_0x55a1f3315ee0 .scope module, "a_0" "sixtyBitAdder" 17 10, 12 3 0, S_0x55a1f3318e30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f26f40c0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1b10;  1 drivers
L_0x7fcc609e1b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f26f41c0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1b58;  1 drivers
v0x55a1f26d9320_0 .net "a", 64 0, L_0x55a1f3c5f1a0;  1 drivers
v0x55a1f26d93e0_0 .net "b", 64 0, L_0x55a1f3c5f240;  1 drivers
v0x55a1f26d94c0_0 .net "ca", 64 0, L_0x55a1f3c5efc0;  1 drivers
v0x55a1f26cc9d0_0 .net "cin", 64 0, L_0x55a1f3c5f330;  1 drivers
v0x55a1f26ccab0_0 .net "sum", 64 0, L_0x55a1f3c5ee30;  1 drivers
L_0x55a1f3c48d80 .part L_0x55a1f3c5f1a0, 0, 32;
L_0x55a1f3c48e20 .part L_0x55a1f3c5f240, 0, 32;
L_0x55a1f3c48ec0 .part L_0x55a1f3c5f330, 0, 32;
L_0x55a1f3c5eb60 .part L_0x55a1f3c5f1a0, 32, 32;
L_0x55a1f3c5ec50 .part L_0x55a1f3c5f240, 32, 32;
L_0x55a1f3c5ed40 .part L_0x55a1f3c5f330, 32, 32;
L_0x55a1f3c5ee30 .concat8 [ 32 32 1 0], L_0x55a1f3c48ab0, L_0x55a1f3c5e890, L_0x7fcc609e1b58;
L_0x55a1f3c5efc0 .concat8 [ 1 32 32 0], L_0x7fcc609e1b10, L_0x55a1f3c48bf0, L_0x55a1f3c5e9d0;
S_0x55a1f330aad0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f3315ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2049820_0 .net "a", 31 0, L_0x55a1f3c48d80;  1 drivers
v0x55a1f2049920_0 .net "b", 31 0, L_0x55a1f3c48e20;  1 drivers
v0x55a1f20468d0_0 .net "ca", 31 0, L_0x55a1f3c48bf0;  1 drivers
v0x55a1f2046990_0 .net "cin", 31 0, L_0x55a1f3c48ec0;  1 drivers
v0x55a1f203ced0_0 .net "sum", 31 0, L_0x55a1f3c48ab0;  1 drivers
L_0x55a1f3c3d990 .part L_0x55a1f3c48d80, 0, 16;
L_0x55a1f3c3da30 .part L_0x55a1f3c48e20, 0, 16;
L_0x55a1f3c3dad0 .part L_0x55a1f3c48ec0, 0, 16;
L_0x55a1f3c487a0 .part L_0x55a1f3c48d80, 16, 16;
L_0x55a1f3c48890 .part L_0x55a1f3c48e20, 16, 16;
L_0x55a1f3c48980 .part L_0x55a1f3c48ec0, 16, 16;
L_0x55a1f3c48ab0 .concat8 [ 16 16 0 0], L_0x55a1f3c3d690, L_0x55a1f3c484a0;
L_0x55a1f3c48bf0 .concat8 [ 16 16 0 0], L_0x55a1f3c3d730, L_0x55a1f3c48540;
S_0x55a1f32fe180 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f330aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f233a150_0 .net "a", 15 0, L_0x55a1f3c3d990;  1 drivers
v0x55a1f233a250_0 .net "b", 15 0, L_0x55a1f3c3da30;  1 drivers
v0x55a1f232d480_0 .net "ca", 15 0, L_0x55a1f3c3d730;  1 drivers
v0x55a1f232d570_0 .net "cin", 15 0, L_0x55a1f3c3dad0;  1 drivers
v0x55a1f232a530_0 .net "sum", 15 0, L_0x55a1f3c3d690;  1 drivers
L_0x55a1f3c355a0 .part L_0x55a1f3c3d990, 0, 4;
L_0x55a1f3c35640 .part L_0x55a1f3c3da30, 0, 4;
L_0x55a1f3c356e0 .part L_0x55a1f3c3dad0, 0, 4;
L_0x55a1f3c37e30 .part L_0x55a1f3c3d990, 4, 4;
L_0x55a1f3c37f20 .part L_0x55a1f3c3da30, 4, 4;
L_0x55a1f3c38010 .part L_0x55a1f3c3dad0, 4, 4;
L_0x55a1f3c3a8f0 .part L_0x55a1f3c3d990, 8, 4;
L_0x55a1f3c3a990 .part L_0x55a1f3c3da30, 8, 4;
L_0x55a1f3c3aa80 .part L_0x55a1f3c3dad0, 8, 4;
L_0x55a1f3c3d290 .part L_0x55a1f3c3d990, 12, 4;
L_0x55a1f3c3d3c0 .part L_0x55a1f3c3da30, 12, 4;
L_0x55a1f3c3d4f0 .part L_0x55a1f3c3dad0, 12, 4;
L_0x55a1f3c3d690 .concat8 [ 4 4 4 4], L_0x55a1f3c35390, L_0x55a1f3c37c20, L_0x55a1f3c3a6e0, L_0x55a1f3c3d080;
L_0x55a1f3c3d730 .concat8 [ 4 4 4 4], L_0x55a1f3c35430, L_0x55a1f3c37cc0, L_0x55a1f3c3a780, L_0x55a1f3c3d120;
S_0x55a1f32fb230 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f32fe180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3255ab0_0 .net "a", 3 0, L_0x55a1f3c355a0;  1 drivers
v0x55a1f3255bb0_0 .net "b", 3 0, L_0x55a1f3c35640;  1 drivers
v0x55a1f3252b60_0 .net "ca", 3 0, L_0x55a1f3c35430;  1 drivers
v0x55a1f3252c20_0 .net "cin", 3 0, L_0x55a1f3c356e0;  1 drivers
v0x55a1f324bfc0_0 .net "sum", 3 0, L_0x55a1f3c35390;  1 drivers
L_0x55a1f3c33530 .part L_0x55a1f3c355a0, 0, 1;
L_0x55a1f3c335d0 .part L_0x55a1f3c35640, 0, 1;
L_0x55a1f3c33670 .part L_0x55a1f3c356e0, 0, 1;
L_0x55a1f3c33c40 .part L_0x55a1f3c355a0, 1, 1;
L_0x55a1f3c33d70 .part L_0x55a1f3c35640, 1, 1;
L_0x55a1f3c33ea0 .part L_0x55a1f3c356e0, 1, 1;
L_0x55a1f3c34560 .part L_0x55a1f3c355a0, 2, 1;
L_0x55a1f3c34690 .part L_0x55a1f3c35640, 2, 1;
L_0x55a1f3c34810 .part L_0x55a1f3c356e0, 2, 1;
L_0x55a1f3c34de0 .part L_0x55a1f3c355a0, 3, 1;
L_0x55a1f3c34fa0 .part L_0x55a1f3c35640, 3, 1;
L_0x55a1f3c35160 .part L_0x55a1f3c356e0, 3, 1;
L_0x55a1f3c35390 .concat8 [ 1 1 1 1], L_0x55a1f3c313d0, L_0x55a1f3c33810, L_0x55a1f3c34040, L_0x55a1f3c349b0;
L_0x55a1f3c35430 .concat8 [ 1 1 1 1], L_0x55a1f3c33420, L_0x55a1f3c33b30, L_0x55a1f3c34450, L_0x55a1f3c34cd0;
S_0x55a1f32f1830 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f32fb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c319e0 .functor XOR 1, L_0x55a1f3c33530, L_0x55a1f3c335d0, C4<0>, C4<0>;
L_0x55a1f3c313d0 .functor XOR 1, L_0x55a1f3c319e0, L_0x55a1f3c33670, C4<0>, C4<0>;
L_0x55a1f3c330d0 .functor AND 1, L_0x55a1f3c33530, L_0x55a1f3c335d0, C4<1>, C4<1>;
L_0x55a1f3c331e0 .functor AND 1, L_0x55a1f3c33530, L_0x55a1f3c33670, C4<1>, C4<1>;
L_0x55a1f3c332a0 .functor OR 1, L_0x55a1f3c330d0, L_0x55a1f3c331e0, C4<0>, C4<0>;
L_0x55a1f3c333b0 .functor AND 1, L_0x55a1f3c33670, L_0x55a1f3c335d0, C4<1>, C4<1>;
L_0x55a1f3c33420 .functor OR 1, L_0x55a1f3c332a0, L_0x55a1f3c333b0, C4<0>, C4<0>;
v0x55a1f32ee960_0 .net *"_s0", 0 0, L_0x55a1f3c319e0;  1 drivers
v0x55a1f32e7d40_0 .net *"_s10", 0 0, L_0x55a1f3c333b0;  1 drivers
v0x55a1f32e7e20_0 .net *"_s4", 0 0, L_0x55a1f3c330d0;  1 drivers
v0x55a1f32e4df0_0 .net *"_s6", 0 0, L_0x55a1f3c331e0;  1 drivers
v0x55a1f32e4ed0_0 .net *"_s8", 0 0, L_0x55a1f3c332a0;  1 drivers
v0x55a1f32e1ea0_0 .net "a", 0 0, L_0x55a1f3c33530;  1 drivers
v0x55a1f32e1f40_0 .net "b", 0 0, L_0x55a1f3c335d0;  1 drivers
v0x55a1f32d7890_0 .net "ca", 0 0, L_0x55a1f3c33420;  1 drivers
v0x55a1f32d7950_0 .net "cin", 0 0, L_0x55a1f3c33670;  1 drivers
v0x55a1f32d49f0_0 .net "sum", 0 0, L_0x55a1f3c313d0;  1 drivers
S_0x55a1f32caf40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f32fb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c337a0 .functor XOR 1, L_0x55a1f3c33c40, L_0x55a1f3c33d70, C4<0>, C4<0>;
L_0x55a1f3c33810 .functor XOR 1, L_0x55a1f3c337a0, L_0x55a1f3c33ea0, C4<0>, C4<0>;
L_0x55a1f3c33880 .functor AND 1, L_0x55a1f3c33c40, L_0x55a1f3c33d70, C4<1>, C4<1>;
L_0x55a1f3c338f0 .functor AND 1, L_0x55a1f3c33c40, L_0x55a1f3c33ea0, C4<1>, C4<1>;
L_0x55a1f3c339b0 .functor OR 1, L_0x55a1f3c33880, L_0x55a1f3c338f0, C4<0>, C4<0>;
L_0x55a1f3c33ac0 .functor AND 1, L_0x55a1f3c33ea0, L_0x55a1f3c33d70, C4<1>, C4<1>;
L_0x55a1f3c33b30 .functor OR 1, L_0x55a1f3c339b0, L_0x55a1f3c33ac0, C4<0>, C4<0>;
v0x55a1f32c7ff0_0 .net *"_s0", 0 0, L_0x55a1f3c337a0;  1 drivers
v0x55a1f32c80d0_0 .net *"_s10", 0 0, L_0x55a1f3c33ac0;  1 drivers
v0x55a1f32be5f0_0 .net *"_s4", 0 0, L_0x55a1f3c33880;  1 drivers
v0x55a1f32be6e0_0 .net *"_s6", 0 0, L_0x55a1f3c338f0;  1 drivers
v0x55a1f32bb6a0_0 .net *"_s8", 0 0, L_0x55a1f3c339b0;  1 drivers
v0x55a1f32bb7d0_0 .net "a", 0 0, L_0x55a1f3c33c40;  1 drivers
v0x55a1f32b4b00_0 .net "b", 0 0, L_0x55a1f3c33d70;  1 drivers
v0x55a1f32b4ba0_0 .net "ca", 0 0, L_0x55a1f3c33b30;  1 drivers
v0x55a1f32b1bb0_0 .net "cin", 0 0, L_0x55a1f3c33ea0;  1 drivers
v0x55a1f32aec60_0 .net "sum", 0 0, L_0x55a1f3c33810;  1 drivers
S_0x55a1f32a1f90 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f32fb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c33fd0 .functor XOR 1, L_0x55a1f3c34560, L_0x55a1f3c34690, C4<0>, C4<0>;
L_0x55a1f3c34040 .functor XOR 1, L_0x55a1f3c33fd0, L_0x55a1f3c34810, C4<0>, C4<0>;
L_0x55a1f3c34100 .functor AND 1, L_0x55a1f3c34560, L_0x55a1f3c34690, C4<1>, C4<1>;
L_0x55a1f3c34210 .functor AND 1, L_0x55a1f3c34560, L_0x55a1f3c34810, C4<1>, C4<1>;
L_0x55a1f3c342d0 .functor OR 1, L_0x55a1f3c34100, L_0x55a1f3c34210, C4<0>, C4<0>;
L_0x55a1f3c343e0 .functor AND 1, L_0x55a1f3c34810, L_0x55a1f3c34690, C4<1>, C4<1>;
L_0x55a1f3c34450 .functor OR 1, L_0x55a1f3c342d0, L_0x55a1f3c343e0, C4<0>, C4<0>;
v0x55a1f329f040_0 .net *"_s0", 0 0, L_0x55a1f3c33fd0;  1 drivers
v0x55a1f329f120_0 .net *"_s10", 0 0, L_0x55a1f3c343e0;  1 drivers
v0x55a1f3295640_0 .net *"_s4", 0 0, L_0x55a1f3c34100;  1 drivers
v0x55a1f3295730_0 .net *"_s6", 0 0, L_0x55a1f3c34210;  1 drivers
v0x55a1f32926f0_0 .net *"_s8", 0 0, L_0x55a1f3c342d0;  1 drivers
v0x55a1f3292820_0 .net "a", 0 0, L_0x55a1f3c34560;  1 drivers
v0x55a1f3288cf0_0 .net "b", 0 0, L_0x55a1f3c34690;  1 drivers
v0x55a1f3288d90_0 .net "ca", 0 0, L_0x55a1f3c34450;  1 drivers
v0x55a1f3285da0_0 .net "cin", 0 0, L_0x55a1f3c34810;  1 drivers
v0x55a1f3285e60_0 .net "sum", 0 0, L_0x55a1f3c34040;  1 drivers
S_0x55a1f327f200 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f32fb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c34940 .functor XOR 1, L_0x55a1f3c34de0, L_0x55a1f3c34fa0, C4<0>, C4<0>;
L_0x55a1f3c349b0 .functor XOR 1, L_0x55a1f3c34940, L_0x55a1f3c35160, C4<0>, C4<0>;
L_0x55a1f3c34a20 .functor AND 1, L_0x55a1f3c34de0, L_0x55a1f3c34fa0, C4<1>, C4<1>;
L_0x55a1f3c34a90 .functor AND 1, L_0x55a1f3c34de0, L_0x55a1f3c35160, C4<1>, C4<1>;
L_0x55a1f3c34b50 .functor OR 1, L_0x55a1f3c34a20, L_0x55a1f3c34a90, C4<0>, C4<0>;
L_0x55a1f3c34c60 .functor AND 1, L_0x55a1f3c35160, L_0x55a1f3c34fa0, C4<1>, C4<1>;
L_0x55a1f3c34cd0 .functor OR 1, L_0x55a1f3c34b50, L_0x55a1f3c34c60, C4<0>, C4<0>;
v0x55a1f327c2b0_0 .net *"_s0", 0 0, L_0x55a1f3c34940;  1 drivers
v0x55a1f327c390_0 .net *"_s10", 0 0, L_0x55a1f3c34c60;  1 drivers
v0x55a1f3279360_0 .net *"_s4", 0 0, L_0x55a1f3c34a20;  1 drivers
v0x55a1f3279430_0 .net *"_s6", 0 0, L_0x55a1f3c34a90;  1 drivers
v0x55a1f326ed50_0 .net *"_s8", 0 0, L_0x55a1f3c34b50;  1 drivers
v0x55a1f326ee80_0 .net "a", 0 0, L_0x55a1f3c34de0;  1 drivers
v0x55a1f326be00_0 .net "b", 0 0, L_0x55a1f3c34fa0;  1 drivers
v0x55a1f326bec0_0 .net "ca", 0 0, L_0x55a1f3c34cd0;  1 drivers
v0x55a1f3262400_0 .net "cin", 0 0, L_0x55a1f3c35160;  1 drivers
v0x55a1f325f4b0_0 .net "sum", 0 0, L_0x55a1f3c349b0;  1 drivers
S_0x55a1f3249070 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f32fe180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f31ac420_0 .net "a", 3 0, L_0x55a1f3c37e30;  1 drivers
v0x55a1f31ac520_0 .net "b", 3 0, L_0x55a1f3c37f20;  1 drivers
v0x55a1f31a94d0_0 .net "ca", 3 0, L_0x55a1f3c37cc0;  1 drivers
v0x55a1f31a9590_0 .net "cin", 3 0, L_0x55a1f3c38010;  1 drivers
v0x55a1f319eec0_0 .net "sum", 3 0, L_0x55a1f3c37c20;  1 drivers
L_0x55a1f3c35ca0 .part L_0x55a1f3c37e30, 0, 1;
L_0x55a1f3c35dd0 .part L_0x55a1f3c37f20, 0, 1;
L_0x55a1f3c35f00 .part L_0x55a1f3c38010, 0, 1;
L_0x55a1f3c364d0 .part L_0x55a1f3c37e30, 1, 1;
L_0x55a1f3c36600 .part L_0x55a1f3c37f20, 1, 1;
L_0x55a1f3c36730 .part L_0x55a1f3c38010, 1, 1;
L_0x55a1f3c36df0 .part L_0x55a1f3c37e30, 2, 1;
L_0x55a1f3c36f20 .part L_0x55a1f3c37f20, 2, 1;
L_0x55a1f3c370a0 .part L_0x55a1f3c38010, 2, 1;
L_0x55a1f3c37670 .part L_0x55a1f3c37e30, 3, 1;
L_0x55a1f3c37830 .part L_0x55a1f3c37f20, 3, 1;
L_0x55a1f3c379f0 .part L_0x55a1f3c38010, 3, 1;
L_0x55a1f3c37c20 .concat8 [ 1 1 1 1], L_0x55a1f3c35780, L_0x55a1f3c360a0, L_0x55a1f3c368d0, L_0x55a1f3c37240;
L_0x55a1f3c37cc0 .concat8 [ 1 1 1 1], L_0x55a1f3c35b90, L_0x55a1f3c363c0, L_0x55a1f3c36ce0, L_0x55a1f3c37560;
S_0x55a1f3246120 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3249070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c35320 .functor XOR 1, L_0x55a1f3c35ca0, L_0x55a1f3c35dd0, C4<0>, C4<0>;
L_0x55a1f3c35780 .functor XOR 1, L_0x55a1f3c35320, L_0x55a1f3c35f00, C4<0>, C4<0>;
L_0x55a1f3c35840 .functor AND 1, L_0x55a1f3c35ca0, L_0x55a1f3c35dd0, C4<1>, C4<1>;
L_0x55a1f3c35950 .functor AND 1, L_0x55a1f3c35ca0, L_0x55a1f3c35f00, C4<1>, C4<1>;
L_0x55a1f3c35a10 .functor OR 1, L_0x55a1f3c35840, L_0x55a1f3c35950, C4<0>, C4<0>;
L_0x55a1f3c35b20 .functor AND 1, L_0x55a1f3c35f00, L_0x55a1f3c35dd0, C4<1>, C4<1>;
L_0x55a1f3c35b90 .functor OR 1, L_0x55a1f3c35a10, L_0x55a1f3c35b20, C4<0>, C4<0>;
v0x55a1f323ad00_0 .net *"_s0", 0 0, L_0x55a1f3c35320;  1 drivers
v0x55a1f323ade0_0 .net *"_s10", 0 0, L_0x55a1f3c35b20;  1 drivers
v0x55a1f3237db0_0 .net *"_s4", 0 0, L_0x55a1f3c35840;  1 drivers
v0x55a1f3237e80_0 .net *"_s6", 0 0, L_0x55a1f3c35950;  1 drivers
v0x55a1f322e3b0_0 .net *"_s8", 0 0, L_0x55a1f3c35a10;  1 drivers
v0x55a1f322e4e0_0 .net "a", 0 0, L_0x55a1f3c35ca0;  1 drivers
v0x55a1f322b460_0 .net "b", 0 0, L_0x55a1f3c35dd0;  1 drivers
v0x55a1f322b520_0 .net "ca", 0 0, L_0x55a1f3c35b90;  1 drivers
v0x55a1f3221a60_0 .net "cin", 0 0, L_0x55a1f3c35f00;  1 drivers
v0x55a1f3221b20_0 .net "sum", 0 0, L_0x55a1f3c35780;  1 drivers
S_0x55a1f321eb10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3249070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c36030 .functor XOR 1, L_0x55a1f3c364d0, L_0x55a1f3c36600, C4<0>, C4<0>;
L_0x55a1f3c360a0 .functor XOR 1, L_0x55a1f3c36030, L_0x55a1f3c36730, C4<0>, C4<0>;
L_0x55a1f3c36110 .functor AND 1, L_0x55a1f3c364d0, L_0x55a1f3c36600, C4<1>, C4<1>;
L_0x55a1f3c36180 .functor AND 1, L_0x55a1f3c364d0, L_0x55a1f3c36730, C4<1>, C4<1>;
L_0x55a1f3c36240 .functor OR 1, L_0x55a1f3c36110, L_0x55a1f3c36180, C4<0>, C4<0>;
L_0x55a1f3c36350 .functor AND 1, L_0x55a1f3c36730, L_0x55a1f3c36600, C4<1>, C4<1>;
L_0x55a1f3c363c0 .functor OR 1, L_0x55a1f3c36240, L_0x55a1f3c36350, C4<0>, C4<0>;
v0x55a1f3217f70_0 .net *"_s0", 0 0, L_0x55a1f3c36030;  1 drivers
v0x55a1f3218050_0 .net *"_s10", 0 0, L_0x55a1f3c36350;  1 drivers
v0x55a1f3215020_0 .net *"_s4", 0 0, L_0x55a1f3c36110;  1 drivers
v0x55a1f32150f0_0 .net *"_s6", 0 0, L_0x55a1f3c36180;  1 drivers
v0x55a1f32120d0_0 .net *"_s8", 0 0, L_0x55a1f3c36240;  1 drivers
v0x55a1f3212200_0 .net "a", 0 0, L_0x55a1f3c364d0;  1 drivers
v0x55a1f3207ac0_0 .net "b", 0 0, L_0x55a1f3c36600;  1 drivers
v0x55a1f3207b80_0 .net "ca", 0 0, L_0x55a1f3c363c0;  1 drivers
v0x55a1f3204b70_0 .net "cin", 0 0, L_0x55a1f3c36730;  1 drivers
v0x55a1f31fb170_0 .net "sum", 0 0, L_0x55a1f3c360a0;  1 drivers
S_0x55a1f31f8220 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3249070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c36860 .functor XOR 1, L_0x55a1f3c36df0, L_0x55a1f3c36f20, C4<0>, C4<0>;
L_0x55a1f3c368d0 .functor XOR 1, L_0x55a1f3c36860, L_0x55a1f3c370a0, C4<0>, C4<0>;
L_0x55a1f3c36990 .functor AND 1, L_0x55a1f3c36df0, L_0x55a1f3c36f20, C4<1>, C4<1>;
L_0x55a1f3c36aa0 .functor AND 1, L_0x55a1f3c36df0, L_0x55a1f3c370a0, C4<1>, C4<1>;
L_0x55a1f3c36b60 .functor OR 1, L_0x55a1f3c36990, L_0x55a1f3c36aa0, C4<0>, C4<0>;
L_0x55a1f3c36c70 .functor AND 1, L_0x55a1f3c370a0, L_0x55a1f3c36f20, C4<1>, C4<1>;
L_0x55a1f3c36ce0 .functor OR 1, L_0x55a1f3c36b60, L_0x55a1f3c36c70, C4<0>, C4<0>;
v0x55a1f31ee820_0 .net *"_s0", 0 0, L_0x55a1f3c36860;  1 drivers
v0x55a1f31ee900_0 .net *"_s10", 0 0, L_0x55a1f3c36c70;  1 drivers
v0x55a1f31eb8d0_0 .net *"_s4", 0 0, L_0x55a1f3c36990;  1 drivers
v0x55a1f31eb9c0_0 .net *"_s6", 0 0, L_0x55a1f3c36aa0;  1 drivers
v0x55a1f31e4d30_0 .net *"_s8", 0 0, L_0x55a1f3c36b60;  1 drivers
v0x55a1f31e4e60_0 .net "a", 0 0, L_0x55a1f3c36df0;  1 drivers
v0x55a1f31e1de0_0 .net "b", 0 0, L_0x55a1f3c36f20;  1 drivers
v0x55a1f31e1e80_0 .net "ca", 0 0, L_0x55a1f3c36ce0;  1 drivers
v0x55a1f31dee90_0 .net "cin", 0 0, L_0x55a1f3c370a0;  1 drivers
v0x55a1f31def50_0 .net "sum", 0 0, L_0x55a1f3c368d0;  1 drivers
S_0x55a1f31d2100 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3249070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c371d0 .functor XOR 1, L_0x55a1f3c37670, L_0x55a1f3c37830, C4<0>, C4<0>;
L_0x55a1f3c37240 .functor XOR 1, L_0x55a1f3c371d0, L_0x55a1f3c379f0, C4<0>, C4<0>;
L_0x55a1f3c372b0 .functor AND 1, L_0x55a1f3c37670, L_0x55a1f3c37830, C4<1>, C4<1>;
L_0x55a1f3c37320 .functor AND 1, L_0x55a1f3c37670, L_0x55a1f3c379f0, C4<1>, C4<1>;
L_0x55a1f3c373e0 .functor OR 1, L_0x55a1f3c372b0, L_0x55a1f3c37320, C4<0>, C4<0>;
L_0x55a1f3c374f0 .functor AND 1, L_0x55a1f3c379f0, L_0x55a1f3c37830, C4<1>, C4<1>;
L_0x55a1f3c37560 .functor OR 1, L_0x55a1f3c373e0, L_0x55a1f3c374f0, C4<0>, C4<0>;
v0x55a1f31cf1b0_0 .net *"_s0", 0 0, L_0x55a1f3c371d0;  1 drivers
v0x55a1f31cf290_0 .net *"_s10", 0 0, L_0x55a1f3c374f0;  1 drivers
v0x55a1f31c57b0_0 .net *"_s4", 0 0, L_0x55a1f3c372b0;  1 drivers
v0x55a1f31c5880_0 .net *"_s6", 0 0, L_0x55a1f3c37320;  1 drivers
v0x55a1f31c2860_0 .net *"_s8", 0 0, L_0x55a1f3c373e0;  1 drivers
v0x55a1f31c2990_0 .net "a", 0 0, L_0x55a1f3c37670;  1 drivers
v0x55a1f31b8e60_0 .net "b", 0 0, L_0x55a1f3c37830;  1 drivers
v0x55a1f31b8f20_0 .net "ca", 0 0, L_0x55a1f3c37560;  1 drivers
v0x55a1f31b5f10_0 .net "cin", 0 0, L_0x55a1f3c379f0;  1 drivers
v0x55a1f31af370_0 .net "sum", 0 0, L_0x55a1f3c37240;  1 drivers
S_0x55a1f319bf70 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f32fe180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f23fa2f0_0 .net "a", 3 0, L_0x55a1f3c3a8f0;  1 drivers
v0x55a1f23fa3f0_0 .net "b", 3 0, L_0x55a1f3c3a990;  1 drivers
v0x55a1f23f08f0_0 .net "ca", 3 0, L_0x55a1f3c3a780;  1 drivers
v0x55a1f23f09b0_0 .net "cin", 3 0, L_0x55a1f3c3aa80;  1 drivers
v0x55a1f23ed9a0_0 .net "sum", 3 0, L_0x55a1f3c3a6e0;  1 drivers
L_0x55a1f3c386a0 .part L_0x55a1f3c3a8f0, 0, 1;
L_0x55a1f3c387d0 .part L_0x55a1f3c3a990, 0, 1;
L_0x55a1f3c38900 .part L_0x55a1f3c3aa80, 0, 1;
L_0x55a1f3c38f10 .part L_0x55a1f3c3a8f0, 1, 1;
L_0x55a1f3c39040 .part L_0x55a1f3c3a990, 1, 1;
L_0x55a1f3c39170 .part L_0x55a1f3c3aa80, 1, 1;
L_0x55a1f3c398b0 .part L_0x55a1f3c3a8f0, 2, 1;
L_0x55a1f3c399e0 .part L_0x55a1f3c3a990, 2, 1;
L_0x55a1f3c39b60 .part L_0x55a1f3c3aa80, 2, 1;
L_0x55a1f3c3a130 .part L_0x55a1f3c3a8f0, 3, 1;
L_0x55a1f3c3a2f0 .part L_0x55a1f3c3a990, 3, 1;
L_0x55a1f3c3a4b0 .part L_0x55a1f3c3aa80, 3, 1;
L_0x55a1f3c3a6e0 .concat8 [ 1 1 1 1], L_0x55a1f3c38140, L_0x55a1f3c38aa0, L_0x55a1f3c39350, L_0x55a1f3c39d00;
L_0x55a1f3c3a780 .concat8 [ 1 1 1 1], L_0x55a1f3c38590, L_0x55a1f3c38e00, L_0x55a1f3c397a0, L_0x55a1f3c3a020;
S_0x55a1f3192570 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f319bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c37bb0 .functor XOR 1, L_0x55a1f3c386a0, L_0x55a1f3c387d0, C4<0>, C4<0>;
L_0x55a1f3c38140 .functor XOR 1, L_0x55a1f3c37bb0, L_0x55a1f3c38900, C4<0>, C4<0>;
L_0x55a1f3c38200 .functor AND 1, L_0x55a1f3c386a0, L_0x55a1f3c387d0, C4<1>, C4<1>;
L_0x55a1f3c38310 .functor AND 1, L_0x55a1f3c386a0, L_0x55a1f3c38900, C4<1>, C4<1>;
L_0x55a1f3c383d0 .functor OR 1, L_0x55a1f3c38200, L_0x55a1f3c38310, C4<0>, C4<0>;
L_0x55a1f3c384e0 .functor AND 1, L_0x55a1f3c38900, L_0x55a1f3c387d0, C4<1>, C4<1>;
L_0x55a1f3c38590 .functor OR 1, L_0x55a1f3c383d0, L_0x55a1f3c384e0, C4<0>, C4<0>;
v0x55a1f318f620_0 .net *"_s0", 0 0, L_0x55a1f3c37bb0;  1 drivers
v0x55a1f318f720_0 .net *"_s10", 0 0, L_0x55a1f3c384e0;  1 drivers
v0x55a1f3185c20_0 .net *"_s4", 0 0, L_0x55a1f3c38200;  1 drivers
v0x55a1f3185d10_0 .net *"_s6", 0 0, L_0x55a1f3c38310;  1 drivers
v0x55a1f3182cd0_0 .net *"_s8", 0 0, L_0x55a1f3c383d0;  1 drivers
v0x55a1f3182e00_0 .net "a", 0 0, L_0x55a1f3c386a0;  1 drivers
v0x55a1f317c130_0 .net "b", 0 0, L_0x55a1f3c387d0;  1 drivers
v0x55a1f317c1f0_0 .net "ca", 0 0, L_0x55a1f3c38590;  1 drivers
v0x55a1f31791e0_0 .net "cin", 0 0, L_0x55a1f3c38900;  1 drivers
v0x55a1f3176290_0 .net "sum", 0 0, L_0x55a1f3c38140;  1 drivers
S_0x55a1f316ae80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f319bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c38a30 .functor XOR 1, L_0x55a1f3c38f10, L_0x55a1f3c39040, C4<0>, C4<0>;
L_0x55a1f3c38aa0 .functor XOR 1, L_0x55a1f3c38a30, L_0x55a1f3c39170, C4<0>, C4<0>;
L_0x55a1f3c38b10 .functor AND 1, L_0x55a1f3c38f10, L_0x55a1f3c39040, C4<1>, C4<1>;
L_0x55a1f3c38b80 .functor AND 1, L_0x55a1f3c38f10, L_0x55a1f3c39170, C4<1>, C4<1>;
L_0x55a1f3c38c40 .functor OR 1, L_0x55a1f3c38b10, L_0x55a1f3c38b80, C4<0>, C4<0>;
L_0x55a1f3c38d50 .functor AND 1, L_0x55a1f3c39170, L_0x55a1f3c39040, C4<1>, C4<1>;
L_0x55a1f3c38e00 .functor OR 1, L_0x55a1f3c38c40, L_0x55a1f3c38d50, C4<0>, C4<0>;
v0x55a1f3167f30_0 .net *"_s0", 0 0, L_0x55a1f3c38a30;  1 drivers
v0x55a1f3168010_0 .net *"_s10", 0 0, L_0x55a1f3c38d50;  1 drivers
v0x55a1f315e530_0 .net *"_s4", 0 0, L_0x55a1f3c38b10;  1 drivers
v0x55a1f315e5d0_0 .net *"_s6", 0 0, L_0x55a1f3c38b80;  1 drivers
v0x55a1f315b5e0_0 .net *"_s8", 0 0, L_0x55a1f3c38c40;  1 drivers
v0x55a1f315b710_0 .net "a", 0 0, L_0x55a1f3c38f10;  1 drivers
v0x55a1f3151be0_0 .net "b", 0 0, L_0x55a1f3c39040;  1 drivers
v0x55a1f3151c80_0 .net "ca", 0 0, L_0x55a1f3c38e00;  1 drivers
v0x55a1f314ec90_0 .net "cin", 0 0, L_0x55a1f3c39170;  1 drivers
v0x55a1f314ed50_0 .net "sum", 0 0, L_0x55a1f3c38aa0;  1 drivers
S_0x55a1f31480f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f319bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c392e0 .functor XOR 1, L_0x55a1f3c398b0, L_0x55a1f3c399e0, C4<0>, C4<0>;
L_0x55a1f3c39350 .functor XOR 1, L_0x55a1f3c392e0, L_0x55a1f3c39b60, C4<0>, C4<0>;
L_0x55a1f3c39410 .functor AND 1, L_0x55a1f3c398b0, L_0x55a1f3c399e0, C4<1>, C4<1>;
L_0x55a1f3c39520 .functor AND 1, L_0x55a1f3c398b0, L_0x55a1f3c39b60, C4<1>, C4<1>;
L_0x55a1f3c395e0 .functor OR 1, L_0x55a1f3c39410, L_0x55a1f3c39520, C4<0>, C4<0>;
L_0x55a1f3c396f0 .functor AND 1, L_0x55a1f3c39b60, L_0x55a1f3c399e0, C4<1>, C4<1>;
L_0x55a1f3c397a0 .functor OR 1, L_0x55a1f3c395e0, L_0x55a1f3c396f0, C4<0>, C4<0>;
v0x55a1f31451a0_0 .net *"_s0", 0 0, L_0x55a1f3c392e0;  1 drivers
v0x55a1f3145280_0 .net *"_s10", 0 0, L_0x55a1f3c396f0;  1 drivers
v0x55a1f3142250_0 .net *"_s4", 0 0, L_0x55a1f3c39410;  1 drivers
v0x55a1f3142340_0 .net *"_s6", 0 0, L_0x55a1f3c39520;  1 drivers
v0x55a1f3137c40_0 .net *"_s8", 0 0, L_0x55a1f3c395e0;  1 drivers
v0x55a1f3137d70_0 .net "a", 0 0, L_0x55a1f3c398b0;  1 drivers
v0x55a1f3134cf0_0 .net "b", 0 0, L_0x55a1f3c399e0;  1 drivers
v0x55a1f3134d90_0 .net "ca", 0 0, L_0x55a1f3c397a0;  1 drivers
v0x55a1f312b2f0_0 .net "cin", 0 0, L_0x55a1f3c39b60;  1 drivers
v0x55a1f31283a0_0 .net "sum", 0 0, L_0x55a1f3c39350;  1 drivers
S_0x55a1f311e9a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f319bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c39c90 .functor XOR 1, L_0x55a1f3c3a130, L_0x55a1f3c3a2f0, C4<0>, C4<0>;
L_0x55a1f3c39d00 .functor XOR 1, L_0x55a1f3c39c90, L_0x55a1f3c3a4b0, C4<0>, C4<0>;
L_0x55a1f3c39d70 .functor AND 1, L_0x55a1f3c3a130, L_0x55a1f3c3a2f0, C4<1>, C4<1>;
L_0x55a1f3c39de0 .functor AND 1, L_0x55a1f3c3a130, L_0x55a1f3c3a4b0, C4<1>, C4<1>;
L_0x55a1f3c39ea0 .functor OR 1, L_0x55a1f3c39d70, L_0x55a1f3c39de0, C4<0>, C4<0>;
L_0x55a1f3c39fb0 .functor AND 1, L_0x55a1f3c3a4b0, L_0x55a1f3c3a2f0, C4<1>, C4<1>;
L_0x55a1f3c3a020 .functor OR 1, L_0x55a1f3c39ea0, L_0x55a1f3c39fb0, C4<0>, C4<0>;
v0x55a1f311ba50_0 .net *"_s0", 0 0, L_0x55a1f3c39c90;  1 drivers
v0x55a1f311bb50_0 .net *"_s10", 0 0, L_0x55a1f3c39fb0;  1 drivers
v0x55a1f3114eb0_0 .net *"_s4", 0 0, L_0x55a1f3c39d70;  1 drivers
v0x55a1f3114fa0_0 .net *"_s6", 0 0, L_0x55a1f3c39de0;  1 drivers
v0x55a1f3111f60_0 .net *"_s8", 0 0, L_0x55a1f3c39ea0;  1 drivers
v0x55a1f3112090_0 .net "a", 0 0, L_0x55a1f3c3a130;  1 drivers
v0x55a1f310f010_0 .net "b", 0 0, L_0x55a1f3c3a2f0;  1 drivers
v0x55a1f310f0d0_0 .net "ca", 0 0, L_0x55a1f3c3a020;  1 drivers
v0x55a1f23fd240_0 .net "cin", 0 0, L_0x55a1f3c3a4b0;  1 drivers
v0x55a1f23fd300_0 .net "sum", 0 0, L_0x55a1f3c39d00;  1 drivers
S_0x55a1f23e3fa0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f32fe180;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2346b90_0 .net "a", 3 0, L_0x55a1f3c3d290;  1 drivers
v0x55a1f2346c90_0 .net "b", 3 0, L_0x55a1f3c3d3c0;  1 drivers
v0x55a1f233fff0_0 .net "ca", 3 0, L_0x55a1f3c3d120;  1 drivers
v0x55a1f23400b0_0 .net "cin", 3 0, L_0x55a1f3c3d4f0;  1 drivers
v0x55a1f233d0a0_0 .net "sum", 3 0, L_0x55a1f3c3d080;  1 drivers
L_0x55a1f3c3b040 .part L_0x55a1f3c3d290, 0, 1;
L_0x55a1f3c3b170 .part L_0x55a1f3c3d3c0, 0, 1;
L_0x55a1f3c3b2a0 .part L_0x55a1f3c3d4f0, 0, 1;
L_0x55a1f3c3b8b0 .part L_0x55a1f3c3d290, 1, 1;
L_0x55a1f3c3b9e0 .part L_0x55a1f3c3d3c0, 1, 1;
L_0x55a1f3c3bb10 .part L_0x55a1f3c3d4f0, 1, 1;
L_0x55a1f3c3c250 .part L_0x55a1f3c3d290, 2, 1;
L_0x55a1f3c3c380 .part L_0x55a1f3c3d3c0, 2, 1;
L_0x55a1f3c3c500 .part L_0x55a1f3c3d4f0, 2, 1;
L_0x55a1f3c3cad0 .part L_0x55a1f3c3d290, 3, 1;
L_0x55a1f3c3cc90 .part L_0x55a1f3c3d3c0, 3, 1;
L_0x55a1f3c3ce50 .part L_0x55a1f3c3d4f0, 3, 1;
L_0x55a1f3c3d080 .concat8 [ 1 1 1 1], L_0x55a1f3c3ab20, L_0x55a1f3c3b440, L_0x55a1f3c3bcf0, L_0x55a1f3c3c6a0;
L_0x55a1f3c3d120 .concat8 [ 1 1 1 1], L_0x55a1f3c3af30, L_0x55a1f3c3b7a0, L_0x55a1f3c3c140, L_0x55a1f3c3c9c0;
S_0x55a1f23e1050 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f23e3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3a670 .functor XOR 1, L_0x55a1f3c3b040, L_0x55a1f3c3b170, C4<0>, C4<0>;
L_0x55a1f3c3ab20 .functor XOR 1, L_0x55a1f3c3a670, L_0x55a1f3c3b2a0, C4<0>, C4<0>;
L_0x55a1f3c3abe0 .functor AND 1, L_0x55a1f3c3b040, L_0x55a1f3c3b170, C4<1>, C4<1>;
L_0x55a1f3c3acf0 .functor AND 1, L_0x55a1f3c3b040, L_0x55a1f3c3b2a0, C4<1>, C4<1>;
L_0x55a1f3c3adb0 .functor OR 1, L_0x55a1f3c3abe0, L_0x55a1f3c3acf0, C4<0>, C4<0>;
L_0x55a1f3c3aec0 .functor AND 1, L_0x55a1f3c3b2a0, L_0x55a1f3c3b170, C4<1>, C4<1>;
L_0x55a1f3c3af30 .functor OR 1, L_0x55a1f3c3adb0, L_0x55a1f3c3aec0, C4<0>, C4<0>;
v0x55a1f23da530_0 .net *"_s0", 0 0, L_0x55a1f3c3a670;  1 drivers
v0x55a1f23d7560_0 .net *"_s10", 0 0, L_0x55a1f3c3aec0;  1 drivers
v0x55a1f23d7640_0 .net *"_s4", 0 0, L_0x55a1f3c3abe0;  1 drivers
v0x55a1f23d4610_0 .net *"_s6", 0 0, L_0x55a1f3c3acf0;  1 drivers
v0x55a1f23d46f0_0 .net *"_s8", 0 0, L_0x55a1f3c3adb0;  1 drivers
v0x55a1f23ca000_0 .net "a", 0 0, L_0x55a1f3c3b040;  1 drivers
v0x55a1f23ca0a0_0 .net "b", 0 0, L_0x55a1f3c3b170;  1 drivers
v0x55a1f23c70b0_0 .net "ca", 0 0, L_0x55a1f3c3af30;  1 drivers
v0x55a1f23c7170_0 .net "cin", 0 0, L_0x55a1f3c3b2a0;  1 drivers
v0x55a1f23bd760_0 .net "sum", 0 0, L_0x55a1f3c3ab20;  1 drivers
S_0x55a1f23ba760 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f23e3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3b3d0 .functor XOR 1, L_0x55a1f3c3b8b0, L_0x55a1f3c3b9e0, C4<0>, C4<0>;
L_0x55a1f3c3b440 .functor XOR 1, L_0x55a1f3c3b3d0, L_0x55a1f3c3bb10, C4<0>, C4<0>;
L_0x55a1f3c3b4b0 .functor AND 1, L_0x55a1f3c3b8b0, L_0x55a1f3c3b9e0, C4<1>, C4<1>;
L_0x55a1f3c3b520 .functor AND 1, L_0x55a1f3c3b8b0, L_0x55a1f3c3bb10, C4<1>, C4<1>;
L_0x55a1f3c3b5e0 .functor OR 1, L_0x55a1f3c3b4b0, L_0x55a1f3c3b520, C4<0>, C4<0>;
L_0x55a1f3c3b6f0 .functor AND 1, L_0x55a1f3c3bb10, L_0x55a1f3c3b9e0, C4<1>, C4<1>;
L_0x55a1f3c3b7a0 .functor OR 1, L_0x55a1f3c3b5e0, L_0x55a1f3c3b6f0, C4<0>, C4<0>;
v0x55a1f23b0d60_0 .net *"_s0", 0 0, L_0x55a1f3c3b3d0;  1 drivers
v0x55a1f23b0e40_0 .net *"_s10", 0 0, L_0x55a1f3c3b6f0;  1 drivers
v0x55a1f23ade10_0 .net *"_s4", 0 0, L_0x55a1f3c3b4b0;  1 drivers
v0x55a1f23adf00_0 .net *"_s6", 0 0, L_0x55a1f3c3b520;  1 drivers
v0x55a1f23a7270_0 .net *"_s8", 0 0, L_0x55a1f3c3b5e0;  1 drivers
v0x55a1f23a73a0_0 .net "a", 0 0, L_0x55a1f3c3b8b0;  1 drivers
v0x55a1f23a4320_0 .net "b", 0 0, L_0x55a1f3c3b9e0;  1 drivers
v0x55a1f23a43c0_0 .net "ca", 0 0, L_0x55a1f3c3b7a0;  1 drivers
v0x55a1f23a13d0_0 .net "cin", 0 0, L_0x55a1f3c3bb10;  1 drivers
v0x55a1f2395fc0_0 .net "sum", 0 0, L_0x55a1f3c3b440;  1 drivers
S_0x55a1f2393070 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f23e3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3bc80 .functor XOR 1, L_0x55a1f3c3c250, L_0x55a1f3c3c380, C4<0>, C4<0>;
L_0x55a1f3c3bcf0 .functor XOR 1, L_0x55a1f3c3bc80, L_0x55a1f3c3c500, C4<0>, C4<0>;
L_0x55a1f3c3bdb0 .functor AND 1, L_0x55a1f3c3c250, L_0x55a1f3c3c380, C4<1>, C4<1>;
L_0x55a1f3c3bec0 .functor AND 1, L_0x55a1f3c3c250, L_0x55a1f3c3c500, C4<1>, C4<1>;
L_0x55a1f3c3bf80 .functor OR 1, L_0x55a1f3c3bdb0, L_0x55a1f3c3bec0, C4<0>, C4<0>;
L_0x55a1f3c3c090 .functor AND 1, L_0x55a1f3c3c500, L_0x55a1f3c3c380, C4<1>, C4<1>;
L_0x55a1f3c3c140 .functor OR 1, L_0x55a1f3c3bf80, L_0x55a1f3c3c090, C4<0>, C4<0>;
v0x55a1f2389670_0 .net *"_s0", 0 0, L_0x55a1f3c3bc80;  1 drivers
v0x55a1f2389750_0 .net *"_s10", 0 0, L_0x55a1f3c3c090;  1 drivers
v0x55a1f2386720_0 .net *"_s4", 0 0, L_0x55a1f3c3bdb0;  1 drivers
v0x55a1f2386810_0 .net *"_s6", 0 0, L_0x55a1f3c3bec0;  1 drivers
v0x55a1f237cd20_0 .net *"_s8", 0 0, L_0x55a1f3c3bf80;  1 drivers
v0x55a1f237ce50_0 .net "a", 0 0, L_0x55a1f3c3c250;  1 drivers
v0x55a1f2379dd0_0 .net "b", 0 0, L_0x55a1f3c3c380;  1 drivers
v0x55a1f2379e70_0 .net "ca", 0 0, L_0x55a1f3c3c140;  1 drivers
v0x55a1f2373230_0 .net "cin", 0 0, L_0x55a1f3c3c500;  1 drivers
v0x55a1f23732f0_0 .net "sum", 0 0, L_0x55a1f3c3bcf0;  1 drivers
S_0x55a1f23702e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f23e3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3c630 .functor XOR 1, L_0x55a1f3c3cad0, L_0x55a1f3c3cc90, C4<0>, C4<0>;
L_0x55a1f3c3c6a0 .functor XOR 1, L_0x55a1f3c3c630, L_0x55a1f3c3ce50, C4<0>, C4<0>;
L_0x55a1f3c3c710 .functor AND 1, L_0x55a1f3c3cad0, L_0x55a1f3c3cc90, C4<1>, C4<1>;
L_0x55a1f3c3c780 .functor AND 1, L_0x55a1f3c3cad0, L_0x55a1f3c3ce50, C4<1>, C4<1>;
L_0x55a1f3c3c840 .functor OR 1, L_0x55a1f3c3c710, L_0x55a1f3c3c780, C4<0>, C4<0>;
L_0x55a1f3c3c950 .functor AND 1, L_0x55a1f3c3ce50, L_0x55a1f3c3cc90, C4<1>, C4<1>;
L_0x55a1f3c3c9c0 .functor OR 1, L_0x55a1f3c3c840, L_0x55a1f3c3c950, C4<0>, C4<0>;
v0x55a1f236d390_0 .net *"_s0", 0 0, L_0x55a1f3c3c630;  1 drivers
v0x55a1f236d470_0 .net *"_s10", 0 0, L_0x55a1f3c3c950;  1 drivers
v0x55a1f2362d80_0 .net *"_s4", 0 0, L_0x55a1f3c3c710;  1 drivers
v0x55a1f2362e50_0 .net *"_s6", 0 0, L_0x55a1f3c3c780;  1 drivers
v0x55a1f235fe30_0 .net *"_s8", 0 0, L_0x55a1f3c3c840;  1 drivers
v0x55a1f235ff60_0 .net "a", 0 0, L_0x55a1f3c3cad0;  1 drivers
v0x55a1f2356430_0 .net "b", 0 0, L_0x55a1f3c3cc90;  1 drivers
v0x55a1f23564f0_0 .net "ca", 0 0, L_0x55a1f3c3c9c0;  1 drivers
v0x55a1f23534e0_0 .net "cin", 0 0, L_0x55a1f3c3ce50;  1 drivers
v0x55a1f2349ae0_0 .net "sum", 0 0, L_0x55a1f3c3c6a0;  1 drivers
S_0x55a1f2320b30 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f330aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2061580_0 .net "a", 15 0, L_0x55a1f3c487a0;  1 drivers
v0x55a1f2061680_0 .net "b", 15 0, L_0x55a1f3c48890;  1 drivers
v0x55a1f2056170_0 .net "ca", 15 0, L_0x55a1f3c48540;  1 drivers
v0x55a1f2056260_0 .net "cin", 15 0, L_0x55a1f3c48980;  1 drivers
v0x55a1f2053220_0 .net "sum", 15 0, L_0x55a1f3c484a0;  1 drivers
L_0x55a1f3c402b0 .part L_0x55a1f3c487a0, 0, 4;
L_0x55a1f3c40350 .part L_0x55a1f3c48890, 0, 4;
L_0x55a1f3c403f0 .part L_0x55a1f3c48980, 0, 4;
L_0x55a1f3c42c40 .part L_0x55a1f3c487a0, 4, 4;
L_0x55a1f3c42d30 .part L_0x55a1f3c48890, 4, 4;
L_0x55a1f3c42e20 .part L_0x55a1f3c48980, 4, 4;
L_0x55a1f3c45700 .part L_0x55a1f3c487a0, 8, 4;
L_0x55a1f3c457a0 .part L_0x55a1f3c48890, 8, 4;
L_0x55a1f3c45890 .part L_0x55a1f3c48980, 8, 4;
L_0x55a1f3c480a0 .part L_0x55a1f3c487a0, 12, 4;
L_0x55a1f3c481d0 .part L_0x55a1f3c48890, 12, 4;
L_0x55a1f3c48300 .part L_0x55a1f3c48980, 12, 4;
L_0x55a1f3c484a0 .concat8 [ 4 4 4 4], L_0x55a1f3c400a0, L_0x55a1f3c42a30, L_0x55a1f3c454f0, L_0x55a1f3c47e90;
L_0x55a1f3c48540 .concat8 [ 4 4 4 4], L_0x55a1f3c40140, L_0x55a1f3c42ad0, L_0x55a1f3c45590, L_0x55a1f3c47f30;
S_0x55a1f231dbe0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2320b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2283720_0 .net "a", 3 0, L_0x55a1f3c402b0;  1 drivers
v0x55a1f2283820_0 .net "b", 3 0, L_0x55a1f3c40350;  1 drivers
v0x55a1f2279d20_0 .net "ca", 3 0, L_0x55a1f3c40140;  1 drivers
v0x55a1f2279de0_0 .net "cin", 3 0, L_0x55a1f3c403f0;  1 drivers
v0x55a1f2276dd0_0 .net "sum", 3 0, L_0x55a1f3c400a0;  1 drivers
L_0x55a1f3c3e060 .part L_0x55a1f3c402b0, 0, 1;
L_0x55a1f3c3e190 .part L_0x55a1f3c40350, 0, 1;
L_0x55a1f3c3e2c0 .part L_0x55a1f3c403f0, 0, 1;
L_0x55a1f3c3e8d0 .part L_0x55a1f3c402b0, 1, 1;
L_0x55a1f3c3ea00 .part L_0x55a1f3c40350, 1, 1;
L_0x55a1f3c3eb30 .part L_0x55a1f3c403f0, 1, 1;
L_0x55a1f3c3f270 .part L_0x55a1f3c402b0, 2, 1;
L_0x55a1f3c3f3a0 .part L_0x55a1f3c40350, 2, 1;
L_0x55a1f3c3f520 .part L_0x55a1f3c403f0, 2, 1;
L_0x55a1f3c3faf0 .part L_0x55a1f3c402b0, 3, 1;
L_0x55a1f3c3fcb0 .part L_0x55a1f3c40350, 3, 1;
L_0x55a1f3c3fe70 .part L_0x55a1f3c403f0, 3, 1;
L_0x55a1f3c400a0 .concat8 [ 1 1 1 1], L_0x55a1f3c3d010, L_0x55a1f3c3e460, L_0x55a1f3c3ed10, L_0x55a1f3c3f6c0;
L_0x55a1f3c40140 .concat8 [ 1 1 1 1], L_0x55a1f3c3df50, L_0x55a1f3c3e7c0, L_0x55a1f3c3f160, L_0x55a1f3c3f9e0;
S_0x55a1f23141e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f231dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3d620 .functor XOR 1, L_0x55a1f3c3e060, L_0x55a1f3c3e190, C4<0>, C4<0>;
L_0x55a1f3c3d010 .functor XOR 1, L_0x55a1f3c3d620, L_0x55a1f3c3e2c0, C4<0>, C4<0>;
L_0x55a1f3c3dbc0 .functor AND 1, L_0x55a1f3c3e060, L_0x55a1f3c3e190, C4<1>, C4<1>;
L_0x55a1f3c3dcd0 .functor AND 1, L_0x55a1f3c3e060, L_0x55a1f3c3e2c0, C4<1>, C4<1>;
L_0x55a1f3c3dd90 .functor OR 1, L_0x55a1f3c3dbc0, L_0x55a1f3c3dcd0, C4<0>, C4<0>;
L_0x55a1f3c3dea0 .functor AND 1, L_0x55a1f3c3e2c0, L_0x55a1f3c3e190, C4<1>, C4<1>;
L_0x55a1f3c3df50 .functor OR 1, L_0x55a1f3c3dd90, L_0x55a1f3c3dea0, C4<0>, C4<0>;
v0x55a1f2311290_0 .net *"_s0", 0 0, L_0x55a1f3c3d620;  1 drivers
v0x55a1f2311390_0 .net *"_s10", 0 0, L_0x55a1f3c3dea0;  1 drivers
v0x55a1f230a6f0_0 .net *"_s4", 0 0, L_0x55a1f3c3dbc0;  1 drivers
v0x55a1f230a7e0_0 .net *"_s6", 0 0, L_0x55a1f3c3dcd0;  1 drivers
v0x55a1f23077a0_0 .net *"_s8", 0 0, L_0x55a1f3c3dd90;  1 drivers
v0x55a1f23078d0_0 .net "a", 0 0, L_0x55a1f3c3e060;  1 drivers
v0x55a1f2304850_0 .net "b", 0 0, L_0x55a1f3c3e190;  1 drivers
v0x55a1f2304910_0 .net "ca", 0 0, L_0x55a1f3c3df50;  1 drivers
v0x55a1f22fa240_0 .net "cin", 0 0, L_0x55a1f3c3e2c0;  1 drivers
v0x55a1f22fa300_0 .net "sum", 0 0, L_0x55a1f3c3d010;  1 drivers
S_0x55a1f22f72f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f231dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3e3f0 .functor XOR 1, L_0x55a1f3c3e8d0, L_0x55a1f3c3ea00, C4<0>, C4<0>;
L_0x55a1f3c3e460 .functor XOR 1, L_0x55a1f3c3e3f0, L_0x55a1f3c3eb30, C4<0>, C4<0>;
L_0x55a1f3c3e4d0 .functor AND 1, L_0x55a1f3c3e8d0, L_0x55a1f3c3ea00, C4<1>, C4<1>;
L_0x55a1f3c3e540 .functor AND 1, L_0x55a1f3c3e8d0, L_0x55a1f3c3eb30, C4<1>, C4<1>;
L_0x55a1f3c3e600 .functor OR 1, L_0x55a1f3c3e4d0, L_0x55a1f3c3e540, C4<0>, C4<0>;
L_0x55a1f3c3e710 .functor AND 1, L_0x55a1f3c3eb30, L_0x55a1f3c3ea00, C4<1>, C4<1>;
L_0x55a1f3c3e7c0 .functor OR 1, L_0x55a1f3c3e600, L_0x55a1f3c3e710, C4<0>, C4<0>;
v0x55a1f22ed970_0 .net *"_s0", 0 0, L_0x55a1f3c3e3f0;  1 drivers
v0x55a1f22ea9a0_0 .net *"_s10", 0 0, L_0x55a1f3c3e710;  1 drivers
v0x55a1f22eaa80_0 .net *"_s4", 0 0, L_0x55a1f3c3e4d0;  1 drivers
v0x55a1f22e0fa0_0 .net *"_s6", 0 0, L_0x55a1f3c3e540;  1 drivers
v0x55a1f22e1080_0 .net *"_s8", 0 0, L_0x55a1f3c3e600;  1 drivers
v0x55a1f22de050_0 .net "a", 0 0, L_0x55a1f3c3e8d0;  1 drivers
v0x55a1f22de110_0 .net "b", 0 0, L_0x55a1f3c3ea00;  1 drivers
v0x55a1f22d74b0_0 .net "ca", 0 0, L_0x55a1f3c3e7c0;  1 drivers
v0x55a1f22d7570_0 .net "cin", 0 0, L_0x55a1f3c3eb30;  1 drivers
v0x55a1f22d4610_0 .net "sum", 0 0, L_0x55a1f3c3e460;  1 drivers
S_0x55a1f22d1610 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f231dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3eca0 .functor XOR 1, L_0x55a1f3c3f270, L_0x55a1f3c3f3a0, C4<0>, C4<0>;
L_0x55a1f3c3ed10 .functor XOR 1, L_0x55a1f3c3eca0, L_0x55a1f3c3f520, C4<0>, C4<0>;
L_0x55a1f3c3edd0 .functor AND 1, L_0x55a1f3c3f270, L_0x55a1f3c3f3a0, C4<1>, C4<1>;
L_0x55a1f3c3eee0 .functor AND 1, L_0x55a1f3c3f270, L_0x55a1f3c3f520, C4<1>, C4<1>;
L_0x55a1f3c3efa0 .functor OR 1, L_0x55a1f3c3edd0, L_0x55a1f3c3eee0, C4<0>, C4<0>;
L_0x55a1f3c3f0b0 .functor AND 1, L_0x55a1f3c3f520, L_0x55a1f3c3f3a0, C4<1>, C4<1>;
L_0x55a1f3c3f160 .functor OR 1, L_0x55a1f3c3efa0, L_0x55a1f3c3f0b0, C4<0>, C4<0>;
v0x55a1f22c6200_0 .net *"_s0", 0 0, L_0x55a1f3c3eca0;  1 drivers
v0x55a1f22c62e0_0 .net *"_s10", 0 0, L_0x55a1f3c3f0b0;  1 drivers
v0x55a1f22c32b0_0 .net *"_s4", 0 0, L_0x55a1f3c3edd0;  1 drivers
v0x55a1f22c33a0_0 .net *"_s6", 0 0, L_0x55a1f3c3eee0;  1 drivers
v0x55a1f22b98b0_0 .net *"_s8", 0 0, L_0x55a1f3c3efa0;  1 drivers
v0x55a1f22b99e0_0 .net "a", 0 0, L_0x55a1f3c3f270;  1 drivers
v0x55a1f22b6960_0 .net "b", 0 0, L_0x55a1f3c3f3a0;  1 drivers
v0x55a1f22b6a00_0 .net "ca", 0 0, L_0x55a1f3c3f160;  1 drivers
v0x55a1f22acf60_0 .net "cin", 0 0, L_0x55a1f3c3f520;  1 drivers
v0x55a1f22aa010_0 .net "sum", 0 0, L_0x55a1f3c3ed10;  1 drivers
S_0x55a1f22a3470 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f231dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c3f650 .functor XOR 1, L_0x55a1f3c3faf0, L_0x55a1f3c3fcb0, C4<0>, C4<0>;
L_0x55a1f3c3f6c0 .functor XOR 1, L_0x55a1f3c3f650, L_0x55a1f3c3fe70, C4<0>, C4<0>;
L_0x55a1f3c3f730 .functor AND 1, L_0x55a1f3c3faf0, L_0x55a1f3c3fcb0, C4<1>, C4<1>;
L_0x55a1f3c3f7a0 .functor AND 1, L_0x55a1f3c3faf0, L_0x55a1f3c3fe70, C4<1>, C4<1>;
L_0x55a1f3c3f860 .functor OR 1, L_0x55a1f3c3f730, L_0x55a1f3c3f7a0, C4<0>, C4<0>;
L_0x55a1f3c3f970 .functor AND 1, L_0x55a1f3c3fe70, L_0x55a1f3c3fcb0, C4<1>, C4<1>;
L_0x55a1f3c3f9e0 .functor OR 1, L_0x55a1f3c3f860, L_0x55a1f3c3f970, C4<0>, C4<0>;
v0x55a1f22a0520_0 .net *"_s0", 0 0, L_0x55a1f3c3f650;  1 drivers
v0x55a1f22a0620_0 .net *"_s10", 0 0, L_0x55a1f3c3f970;  1 drivers
v0x55a1f229d5d0_0 .net *"_s4", 0 0, L_0x55a1f3c3f730;  1 drivers
v0x55a1f229d6c0_0 .net *"_s6", 0 0, L_0x55a1f3c3f7a0;  1 drivers
v0x55a1f2292fc0_0 .net *"_s8", 0 0, L_0x55a1f3c3f860;  1 drivers
v0x55a1f22930f0_0 .net "a", 0 0, L_0x55a1f3c3faf0;  1 drivers
v0x55a1f2290070_0 .net "b", 0 0, L_0x55a1f3c3fcb0;  1 drivers
v0x55a1f2290130_0 .net "ca", 0 0, L_0x55a1f3c3f9e0;  1 drivers
v0x55a1f2286670_0 .net "cin", 0 0, L_0x55a1f3c3fe70;  1 drivers
v0x55a1f2286730_0 .net "sum", 0 0, L_0x55a1f3c3f6c0;  1 drivers
S_0x55a1f2270230 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2320b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f21d3620_0 .net "a", 3 0, L_0x55a1f3c42c40;  1 drivers
v0x55a1f21d3720_0 .net "b", 3 0, L_0x55a1f3c42d30;  1 drivers
v0x55a1f21d06d0_0 .net "ca", 3 0, L_0x55a1f3c42ad0;  1 drivers
v0x55a1f21d0790_0 .net "cin", 3 0, L_0x55a1f3c42e20;  1 drivers
v0x55a1f21cd780_0 .net "sum", 3 0, L_0x55a1f3c42a30;  1 drivers
L_0x55a1f3c409f0 .part L_0x55a1f3c42c40, 0, 1;
L_0x55a1f3c40b20 .part L_0x55a1f3c42d30, 0, 1;
L_0x55a1f3c40c50 .part L_0x55a1f3c42e20, 0, 1;
L_0x55a1f3c41260 .part L_0x55a1f3c42c40, 1, 1;
L_0x55a1f3c41390 .part L_0x55a1f3c42d30, 1, 1;
L_0x55a1f3c414c0 .part L_0x55a1f3c42e20, 1, 1;
L_0x55a1f3c41c00 .part L_0x55a1f3c42c40, 2, 1;
L_0x55a1f3c41d30 .part L_0x55a1f3c42d30, 2, 1;
L_0x55a1f3c41eb0 .part L_0x55a1f3c42e20, 2, 1;
L_0x55a1f3c42480 .part L_0x55a1f3c42c40, 3, 1;
L_0x55a1f3c42640 .part L_0x55a1f3c42d30, 3, 1;
L_0x55a1f3c42800 .part L_0x55a1f3c42e20, 3, 1;
L_0x55a1f3c42a30 .concat8 [ 1 1 1 1], L_0x55a1f3c40490, L_0x55a1f3c40df0, L_0x55a1f3c416a0, L_0x55a1f3c42050;
L_0x55a1f3c42ad0 .concat8 [ 1 1 1 1], L_0x55a1f3c408e0, L_0x55a1f3c41150, L_0x55a1f3c41af0, L_0x55a1f3c42370;
S_0x55a1f226d2e0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2270230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c40030 .functor XOR 1, L_0x55a1f3c409f0, L_0x55a1f3c40b20, C4<0>, C4<0>;
L_0x55a1f3c40490 .functor XOR 1, L_0x55a1f3c40030, L_0x55a1f3c40c50, C4<0>, C4<0>;
L_0x55a1f3c40550 .functor AND 1, L_0x55a1f3c409f0, L_0x55a1f3c40b20, C4<1>, C4<1>;
L_0x55a1f3c40660 .functor AND 1, L_0x55a1f3c409f0, L_0x55a1f3c40c50, C4<1>, C4<1>;
L_0x55a1f3c40720 .functor OR 1, L_0x55a1f3c40550, L_0x55a1f3c40660, C4<0>, C4<0>;
L_0x55a1f3c40830 .functor AND 1, L_0x55a1f3c40c50, L_0x55a1f3c40b20, C4<1>, C4<1>;
L_0x55a1f3c408e0 .functor OR 1, L_0x55a1f3c40720, L_0x55a1f3c40830, C4<0>, C4<0>;
v0x55a1f226a390_0 .net *"_s0", 0 0, L_0x55a1f3c40030;  1 drivers
v0x55a1f226a470_0 .net *"_s10", 0 0, L_0x55a1f3c40830;  1 drivers
v0x55a1f225d630_0 .net *"_s4", 0 0, L_0x55a1f3c40550;  1 drivers
v0x55a1f225d720_0 .net *"_s6", 0 0, L_0x55a1f3c40660;  1 drivers
v0x55a1f225a6e0_0 .net *"_s8", 0 0, L_0x55a1f3c40720;  1 drivers
v0x55a1f225a810_0 .net "a", 0 0, L_0x55a1f3c409f0;  1 drivers
v0x55a1f2250ce0_0 .net "b", 0 0, L_0x55a1f3c40b20;  1 drivers
v0x55a1f2250d80_0 .net "ca", 0 0, L_0x55a1f3c408e0;  1 drivers
v0x55a1f224dd90_0 .net "cin", 0 0, L_0x55a1f3c40c50;  1 drivers
v0x55a1f2244390_0 .net "sum", 0 0, L_0x55a1f3c40490;  1 drivers
S_0x55a1f2241440 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2270230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c40d80 .functor XOR 1, L_0x55a1f3c41260, L_0x55a1f3c41390, C4<0>, C4<0>;
L_0x55a1f3c40df0 .functor XOR 1, L_0x55a1f3c40d80, L_0x55a1f3c414c0, C4<0>, C4<0>;
L_0x55a1f3c40e60 .functor AND 1, L_0x55a1f3c41260, L_0x55a1f3c41390, C4<1>, C4<1>;
L_0x55a1f3c40ed0 .functor AND 1, L_0x55a1f3c41260, L_0x55a1f3c414c0, C4<1>, C4<1>;
L_0x55a1f3c40f90 .functor OR 1, L_0x55a1f3c40e60, L_0x55a1f3c40ed0, C4<0>, C4<0>;
L_0x55a1f3c410a0 .functor AND 1, L_0x55a1f3c414c0, L_0x55a1f3c41390, C4<1>, C4<1>;
L_0x55a1f3c41150 .functor OR 1, L_0x55a1f3c40f90, L_0x55a1f3c410a0, C4<0>, C4<0>;
v0x55a1f223a8a0_0 .net *"_s0", 0 0, L_0x55a1f3c40d80;  1 drivers
v0x55a1f223a980_0 .net *"_s10", 0 0, L_0x55a1f3c410a0;  1 drivers
v0x55a1f2237950_0 .net *"_s4", 0 0, L_0x55a1f3c40e60;  1 drivers
v0x55a1f2237a20_0 .net *"_s6", 0 0, L_0x55a1f3c40ed0;  1 drivers
v0x55a1f2234a00_0 .net *"_s8", 0 0, L_0x55a1f3c40f90;  1 drivers
v0x55a1f2234b30_0 .net "a", 0 0, L_0x55a1f3c41260;  1 drivers
v0x55a1f222a3f0_0 .net "b", 0 0, L_0x55a1f3c41390;  1 drivers
v0x55a1f222a4b0_0 .net "ca", 0 0, L_0x55a1f3c41150;  1 drivers
v0x55a1f22274a0_0 .net "cin", 0 0, L_0x55a1f3c414c0;  1 drivers
v0x55a1f2227560_0 .net "sum", 0 0, L_0x55a1f3c40df0;  1 drivers
S_0x55a1f221daa0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2270230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c41630 .functor XOR 1, L_0x55a1f3c41c00, L_0x55a1f3c41d30, C4<0>, C4<0>;
L_0x55a1f3c416a0 .functor XOR 1, L_0x55a1f3c41630, L_0x55a1f3c41eb0, C4<0>, C4<0>;
L_0x55a1f3c41760 .functor AND 1, L_0x55a1f3c41c00, L_0x55a1f3c41d30, C4<1>, C4<1>;
L_0x55a1f3c41870 .functor AND 1, L_0x55a1f3c41c00, L_0x55a1f3c41eb0, C4<1>, C4<1>;
L_0x55a1f3c41930 .functor OR 1, L_0x55a1f3c41760, L_0x55a1f3c41870, C4<0>, C4<0>;
L_0x55a1f3c41a40 .functor AND 1, L_0x55a1f3c41eb0, L_0x55a1f3c41d30, C4<1>, C4<1>;
L_0x55a1f3c41af0 .functor OR 1, L_0x55a1f3c41930, L_0x55a1f3c41a40, C4<0>, C4<0>;
v0x55a1f221ab50_0 .net *"_s0", 0 0, L_0x55a1f3c41630;  1 drivers
v0x55a1f221ac30_0 .net *"_s10", 0 0, L_0x55a1f3c41a40;  1 drivers
v0x55a1f2211150_0 .net *"_s4", 0 0, L_0x55a1f3c41760;  1 drivers
v0x55a1f2211240_0 .net *"_s6", 0 0, L_0x55a1f3c41870;  1 drivers
v0x55a1f220e200_0 .net *"_s8", 0 0, L_0x55a1f3c41930;  1 drivers
v0x55a1f220e330_0 .net "a", 0 0, L_0x55a1f3c41c00;  1 drivers
v0x55a1f2207660_0 .net "b", 0 0, L_0x55a1f3c41d30;  1 drivers
v0x55a1f2207700_0 .net "ca", 0 0, L_0x55a1f3c41af0;  1 drivers
v0x55a1f2204710_0 .net "cin", 0 0, L_0x55a1f3c41eb0;  1 drivers
v0x55a1f22017c0_0 .net "sum", 0 0, L_0x55a1f3c416a0;  1 drivers
S_0x55a1f21f63b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2270230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c41fe0 .functor XOR 1, L_0x55a1f3c42480, L_0x55a1f3c42640, C4<0>, C4<0>;
L_0x55a1f3c42050 .functor XOR 1, L_0x55a1f3c41fe0, L_0x55a1f3c42800, C4<0>, C4<0>;
L_0x55a1f3c420c0 .functor AND 1, L_0x55a1f3c42480, L_0x55a1f3c42640, C4<1>, C4<1>;
L_0x55a1f3c42130 .functor AND 1, L_0x55a1f3c42480, L_0x55a1f3c42800, C4<1>, C4<1>;
L_0x55a1f3c421f0 .functor OR 1, L_0x55a1f3c420c0, L_0x55a1f3c42130, C4<0>, C4<0>;
L_0x55a1f3c42300 .functor AND 1, L_0x55a1f3c42800, L_0x55a1f3c42640, C4<1>, C4<1>;
L_0x55a1f3c42370 .functor OR 1, L_0x55a1f3c421f0, L_0x55a1f3c42300, C4<0>, C4<0>;
v0x55a1f21f3460_0 .net *"_s0", 0 0, L_0x55a1f3c41fe0;  1 drivers
v0x55a1f21f3560_0 .net *"_s10", 0 0, L_0x55a1f3c42300;  1 drivers
v0x55a1f21e9a60_0 .net *"_s4", 0 0, L_0x55a1f3c420c0;  1 drivers
v0x55a1f21e9b50_0 .net *"_s6", 0 0, L_0x55a1f3c42130;  1 drivers
v0x55a1f21e6b10_0 .net *"_s8", 0 0, L_0x55a1f3c421f0;  1 drivers
v0x55a1f21e6c40_0 .net "a", 0 0, L_0x55a1f3c42480;  1 drivers
v0x55a1f21dd110_0 .net "b", 0 0, L_0x55a1f3c42640;  1 drivers
v0x55a1f21dd1d0_0 .net "ca", 0 0, L_0x55a1f3c42370;  1 drivers
v0x55a1f21da1c0_0 .net "cin", 0 0, L_0x55a1f3c42800;  1 drivers
v0x55a1f21da280_0 .net "sum", 0 0, L_0x55a1f3c42050;  1 drivers
S_0x55a1f21c3170 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2320b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2122fe0_0 .net "a", 3 0, L_0x55a1f3c45700;  1 drivers
v0x55a1f21230e0_0 .net "b", 3 0, L_0x55a1f3c457a0;  1 drivers
v0x55a1f21195e0_0 .net "ca", 3 0, L_0x55a1f3c45590;  1 drivers
v0x55a1f21196a0_0 .net "cin", 3 0, L_0x55a1f3c45890;  1 drivers
v0x55a1f2116690_0 .net "sum", 3 0, L_0x55a1f3c454f0;  1 drivers
L_0x55a1f3c434b0 .part L_0x55a1f3c45700, 0, 1;
L_0x55a1f3c435e0 .part L_0x55a1f3c457a0, 0, 1;
L_0x55a1f3c43710 .part L_0x55a1f3c45890, 0, 1;
L_0x55a1f3c43d20 .part L_0x55a1f3c45700, 1, 1;
L_0x55a1f3c43e50 .part L_0x55a1f3c457a0, 1, 1;
L_0x55a1f3c43f80 .part L_0x55a1f3c45890, 1, 1;
L_0x55a1f3c446c0 .part L_0x55a1f3c45700, 2, 1;
L_0x55a1f3c447f0 .part L_0x55a1f3c457a0, 2, 1;
L_0x55a1f3c44970 .part L_0x55a1f3c45890, 2, 1;
L_0x55a1f3c44f40 .part L_0x55a1f3c45700, 3, 1;
L_0x55a1f3c45100 .part L_0x55a1f3c457a0, 3, 1;
L_0x55a1f3c452c0 .part L_0x55a1f3c45890, 3, 1;
L_0x55a1f3c454f0 .concat8 [ 1 1 1 1], L_0x55a1f3c42f50, L_0x55a1f3c438b0, L_0x55a1f3c44160, L_0x55a1f3c44b10;
L_0x55a1f3c45590 .concat8 [ 1 1 1 1], L_0x55a1f3c433a0, L_0x55a1f3c43c10, L_0x55a1f3c445b0, L_0x55a1f3c44e30;
S_0x55a1f21c0220 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f21c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c429c0 .functor XOR 1, L_0x55a1f3c434b0, L_0x55a1f3c435e0, C4<0>, C4<0>;
L_0x55a1f3c42f50 .functor XOR 1, L_0x55a1f3c429c0, L_0x55a1f3c43710, C4<0>, C4<0>;
L_0x55a1f3c43010 .functor AND 1, L_0x55a1f3c434b0, L_0x55a1f3c435e0, C4<1>, C4<1>;
L_0x55a1f3c43120 .functor AND 1, L_0x55a1f3c434b0, L_0x55a1f3c43710, C4<1>, C4<1>;
L_0x55a1f3c431e0 .functor OR 1, L_0x55a1f3c43010, L_0x55a1f3c43120, C4<0>, C4<0>;
L_0x55a1f3c432f0 .functor AND 1, L_0x55a1f3c43710, L_0x55a1f3c435e0, C4<1>, C4<1>;
L_0x55a1f3c433a0 .functor OR 1, L_0x55a1f3c431e0, L_0x55a1f3c432f0, C4<0>, C4<0>;
v0x55a1f21b68a0_0 .net *"_s0", 0 0, L_0x55a1f3c429c0;  1 drivers
v0x55a1f21b38d0_0 .net *"_s10", 0 0, L_0x55a1f3c432f0;  1 drivers
v0x55a1f21b39b0_0 .net *"_s4", 0 0, L_0x55a1f3c43010;  1 drivers
v0x55a1f21a9ed0_0 .net *"_s6", 0 0, L_0x55a1f3c43120;  1 drivers
v0x55a1f21a9fb0_0 .net *"_s8", 0 0, L_0x55a1f3c431e0;  1 drivers
v0x55a1f21a6f80_0 .net "a", 0 0, L_0x55a1f3c434b0;  1 drivers
v0x55a1f21a7040_0 .net "b", 0 0, L_0x55a1f3c435e0;  1 drivers
v0x55a1f21a03e0_0 .net "ca", 0 0, L_0x55a1f3c433a0;  1 drivers
v0x55a1f21a04a0_0 .net "cin", 0 0, L_0x55a1f3c43710;  1 drivers
v0x55a1f219d540_0 .net "sum", 0 0, L_0x55a1f3c42f50;  1 drivers
S_0x55a1f219a540 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f21c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c43840 .functor XOR 1, L_0x55a1f3c43d20, L_0x55a1f3c43e50, C4<0>, C4<0>;
L_0x55a1f3c438b0 .functor XOR 1, L_0x55a1f3c43840, L_0x55a1f3c43f80, C4<0>, C4<0>;
L_0x55a1f3c43920 .functor AND 1, L_0x55a1f3c43d20, L_0x55a1f3c43e50, C4<1>, C4<1>;
L_0x55a1f3c43990 .functor AND 1, L_0x55a1f3c43d20, L_0x55a1f3c43f80, C4<1>, C4<1>;
L_0x55a1f3c43a50 .functor OR 1, L_0x55a1f3c43920, L_0x55a1f3c43990, C4<0>, C4<0>;
L_0x55a1f3c43b60 .functor AND 1, L_0x55a1f3c43f80, L_0x55a1f3c43e50, C4<1>, C4<1>;
L_0x55a1f3c43c10 .functor OR 1, L_0x55a1f3c43a50, L_0x55a1f3c43b60, C4<0>, C4<0>;
v0x55a1f218d1b0_0 .net *"_s0", 0 0, L_0x55a1f3c43840;  1 drivers
v0x55a1f218d290_0 .net *"_s10", 0 0, L_0x55a1f3c43b60;  1 drivers
v0x55a1f218a260_0 .net *"_s4", 0 0, L_0x55a1f3c43920;  1 drivers
v0x55a1f218a330_0 .net *"_s6", 0 0, L_0x55a1f3c43990;  1 drivers
v0x55a1f2180860_0 .net *"_s8", 0 0, L_0x55a1f3c43a50;  1 drivers
v0x55a1f2180990_0 .net "a", 0 0, L_0x55a1f3c43d20;  1 drivers
v0x55a1f217d910_0 .net "b", 0 0, L_0x55a1f3c43e50;  1 drivers
v0x55a1f217d9d0_0 .net "ca", 0 0, L_0x55a1f3c43c10;  1 drivers
v0x55a1f2173f10_0 .net "cin", 0 0, L_0x55a1f3c43f80;  1 drivers
v0x55a1f2170fc0_0 .net "sum", 0 0, L_0x55a1f3c438b0;  1 drivers
S_0x55a1f216a420 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f21c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c440f0 .functor XOR 1, L_0x55a1f3c446c0, L_0x55a1f3c447f0, C4<0>, C4<0>;
L_0x55a1f3c44160 .functor XOR 1, L_0x55a1f3c440f0, L_0x55a1f3c44970, C4<0>, C4<0>;
L_0x55a1f3c44220 .functor AND 1, L_0x55a1f3c446c0, L_0x55a1f3c447f0, C4<1>, C4<1>;
L_0x55a1f3c44330 .functor AND 1, L_0x55a1f3c446c0, L_0x55a1f3c44970, C4<1>, C4<1>;
L_0x55a1f3c443f0 .functor OR 1, L_0x55a1f3c44220, L_0x55a1f3c44330, C4<0>, C4<0>;
L_0x55a1f3c44500 .functor AND 1, L_0x55a1f3c44970, L_0x55a1f3c447f0, C4<1>, C4<1>;
L_0x55a1f3c445b0 .functor OR 1, L_0x55a1f3c443f0, L_0x55a1f3c44500, C4<0>, C4<0>;
v0x55a1f21674d0_0 .net *"_s0", 0 0, L_0x55a1f3c440f0;  1 drivers
v0x55a1f21675b0_0 .net *"_s10", 0 0, L_0x55a1f3c44500;  1 drivers
v0x55a1f2164580_0 .net *"_s4", 0 0, L_0x55a1f3c44220;  1 drivers
v0x55a1f2164670_0 .net *"_s6", 0 0, L_0x55a1f3c44330;  1 drivers
v0x55a1f2159f70_0 .net *"_s8", 0 0, L_0x55a1f3c443f0;  1 drivers
v0x55a1f215a0a0_0 .net "a", 0 0, L_0x55a1f3c446c0;  1 drivers
v0x55a1f2157020_0 .net "b", 0 0, L_0x55a1f3c447f0;  1 drivers
v0x55a1f21570c0_0 .net "ca", 0 0, L_0x55a1f3c445b0;  1 drivers
v0x55a1f214d620_0 .net "cin", 0 0, L_0x55a1f3c44970;  1 drivers
v0x55a1f214d6e0_0 .net "sum", 0 0, L_0x55a1f3c44160;  1 drivers
S_0x55a1f214a6d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f21c3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c44aa0 .functor XOR 1, L_0x55a1f3c44f40, L_0x55a1f3c45100, C4<0>, C4<0>;
L_0x55a1f3c44b10 .functor XOR 1, L_0x55a1f3c44aa0, L_0x55a1f3c452c0, C4<0>, C4<0>;
L_0x55a1f3c44b80 .functor AND 1, L_0x55a1f3c44f40, L_0x55a1f3c45100, C4<1>, C4<1>;
L_0x55a1f3c44bf0 .functor AND 1, L_0x55a1f3c44f40, L_0x55a1f3c452c0, C4<1>, C4<1>;
L_0x55a1f3c44cb0 .functor OR 1, L_0x55a1f3c44b80, L_0x55a1f3c44bf0, C4<0>, C4<0>;
L_0x55a1f3c44dc0 .functor AND 1, L_0x55a1f3c452c0, L_0x55a1f3c45100, C4<1>, C4<1>;
L_0x55a1f3c44e30 .functor OR 1, L_0x55a1f3c44cb0, L_0x55a1f3c44dc0, C4<0>, C4<0>;
v0x55a1f2140cd0_0 .net *"_s0", 0 0, L_0x55a1f3c44aa0;  1 drivers
v0x55a1f2140db0_0 .net *"_s10", 0 0, L_0x55a1f3c44dc0;  1 drivers
v0x55a1f213dd80_0 .net *"_s4", 0 0, L_0x55a1f3c44b80;  1 drivers
v0x55a1f213de50_0 .net *"_s6", 0 0, L_0x55a1f3c44bf0;  1 drivers
v0x55a1f21371e0_0 .net *"_s8", 0 0, L_0x55a1f3c44cb0;  1 drivers
v0x55a1f2137310_0 .net "a", 0 0, L_0x55a1f3c44f40;  1 drivers
v0x55a1f2134290_0 .net "b", 0 0, L_0x55a1f3c45100;  1 drivers
v0x55a1f2134350_0 .net "ca", 0 0, L_0x55a1f3c44e30;  1 drivers
v0x55a1f2131340_0 .net "cin", 0 0, L_0x55a1f3c452c0;  1 drivers
v0x55a1f2125f30_0 .net "sum", 0 0, L_0x55a1f3c44b10;  1 drivers
S_0x55a1f210cc90 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2320b30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f206dfc0_0 .net "a", 3 0, L_0x55a1f3c480a0;  1 drivers
v0x55a1f206e0c0_0 .net "b", 3 0, L_0x55a1f3c481d0;  1 drivers
v0x55a1f2067420_0 .net "ca", 3 0, L_0x55a1f3c47f30;  1 drivers
v0x55a1f20674e0_0 .net "cin", 3 0, L_0x55a1f3c48300;  1 drivers
v0x55a1f20644d0_0 .net "sum", 3 0, L_0x55a1f3c47e90;  1 drivers
L_0x55a1f3c45e50 .part L_0x55a1f3c480a0, 0, 1;
L_0x55a1f3c45f80 .part L_0x55a1f3c481d0, 0, 1;
L_0x55a1f3c460b0 .part L_0x55a1f3c48300, 0, 1;
L_0x55a1f3c466c0 .part L_0x55a1f3c480a0, 1, 1;
L_0x55a1f3c467f0 .part L_0x55a1f3c481d0, 1, 1;
L_0x55a1f3c46920 .part L_0x55a1f3c48300, 1, 1;
L_0x55a1f3c47060 .part L_0x55a1f3c480a0, 2, 1;
L_0x55a1f3c47190 .part L_0x55a1f3c481d0, 2, 1;
L_0x55a1f3c47310 .part L_0x55a1f3c48300, 2, 1;
L_0x55a1f3c478e0 .part L_0x55a1f3c480a0, 3, 1;
L_0x55a1f3c47aa0 .part L_0x55a1f3c481d0, 3, 1;
L_0x55a1f3c47c60 .part L_0x55a1f3c48300, 3, 1;
L_0x55a1f3c47e90 .concat8 [ 1 1 1 1], L_0x55a1f3c45930, L_0x55a1f3c46250, L_0x55a1f3c46b00, L_0x55a1f3c474b0;
L_0x55a1f3c47f30 .concat8 [ 1 1 1 1], L_0x55a1f3c45d40, L_0x55a1f3c465b0, L_0x55a1f3c46f50, L_0x55a1f3c477d0;
S_0x55a1f2109d40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f210cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c45480 .functor XOR 1, L_0x55a1f3c45e50, L_0x55a1f3c45f80, C4<0>, C4<0>;
L_0x55a1f3c45930 .functor XOR 1, L_0x55a1f3c45480, L_0x55a1f3c460b0, C4<0>, C4<0>;
L_0x55a1f3c459f0 .functor AND 1, L_0x55a1f3c45e50, L_0x55a1f3c45f80, C4<1>, C4<1>;
L_0x55a1f3c45b00 .functor AND 1, L_0x55a1f3c45e50, L_0x55a1f3c460b0, C4<1>, C4<1>;
L_0x55a1f3c45bc0 .functor OR 1, L_0x55a1f3c459f0, L_0x55a1f3c45b00, C4<0>, C4<0>;
L_0x55a1f3c45cd0 .functor AND 1, L_0x55a1f3c460b0, L_0x55a1f3c45f80, C4<1>, C4<1>;
L_0x55a1f3c45d40 .functor OR 1, L_0x55a1f3c45bc0, L_0x55a1f3c45cd0, C4<0>, C4<0>;
v0x55a1f21031a0_0 .net *"_s0", 0 0, L_0x55a1f3c45480;  1 drivers
v0x55a1f21032a0_0 .net *"_s10", 0 0, L_0x55a1f3c45cd0;  1 drivers
v0x55a1f2100250_0 .net *"_s4", 0 0, L_0x55a1f3c459f0;  1 drivers
v0x55a1f2100340_0 .net *"_s6", 0 0, L_0x55a1f3c45b00;  1 drivers
v0x55a1f20fd300_0 .net *"_s8", 0 0, L_0x55a1f3c45bc0;  1 drivers
v0x55a1f20fd430_0 .net "a", 0 0, L_0x55a1f3c45e50;  1 drivers
v0x55a1f20f2cf0_0 .net "b", 0 0, L_0x55a1f3c45f80;  1 drivers
v0x55a1f20f2db0_0 .net "ca", 0 0, L_0x55a1f3c45d40;  1 drivers
v0x55a1f20efda0_0 .net "cin", 0 0, L_0x55a1f3c460b0;  1 drivers
v0x55a1f20e63a0_0 .net "sum", 0 0, L_0x55a1f3c45930;  1 drivers
S_0x55a1f20e3450 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f210cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c461e0 .functor XOR 1, L_0x55a1f3c466c0, L_0x55a1f3c467f0, C4<0>, C4<0>;
L_0x55a1f3c46250 .functor XOR 1, L_0x55a1f3c461e0, L_0x55a1f3c46920, C4<0>, C4<0>;
L_0x55a1f3c462c0 .functor AND 1, L_0x55a1f3c466c0, L_0x55a1f3c467f0, C4<1>, C4<1>;
L_0x55a1f3c46330 .functor AND 1, L_0x55a1f3c466c0, L_0x55a1f3c46920, C4<1>, C4<1>;
L_0x55a1f3c463f0 .functor OR 1, L_0x55a1f3c462c0, L_0x55a1f3c46330, C4<0>, C4<0>;
L_0x55a1f3c46500 .functor AND 1, L_0x55a1f3c46920, L_0x55a1f3c467f0, C4<1>, C4<1>;
L_0x55a1f3c465b0 .functor OR 1, L_0x55a1f3c463f0, L_0x55a1f3c46500, C4<0>, C4<0>;
v0x55a1f20d9a50_0 .net *"_s0", 0 0, L_0x55a1f3c461e0;  1 drivers
v0x55a1f20d9b30_0 .net *"_s10", 0 0, L_0x55a1f3c46500;  1 drivers
v0x55a1f20d6b00_0 .net *"_s4", 0 0, L_0x55a1f3c462c0;  1 drivers
v0x55a1f20d6bd0_0 .net *"_s6", 0 0, L_0x55a1f3c46330;  1 drivers
v0x55a1f20cff60_0 .net *"_s8", 0 0, L_0x55a1f3c463f0;  1 drivers
v0x55a1f20d0090_0 .net "a", 0 0, L_0x55a1f3c466c0;  1 drivers
v0x55a1f20cd010_0 .net "b", 0 0, L_0x55a1f3c467f0;  1 drivers
v0x55a1f20cd0d0_0 .net "ca", 0 0, L_0x55a1f3c465b0;  1 drivers
v0x55a1f20ca0c0_0 .net "cin", 0 0, L_0x55a1f3c46920;  1 drivers
v0x55a1f20ca180_0 .net "sum", 0 0, L_0x55a1f3c46250;  1 drivers
S_0x55a1f20bd3f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f210cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c46a90 .functor XOR 1, L_0x55a1f3c47060, L_0x55a1f3c47190, C4<0>, C4<0>;
L_0x55a1f3c46b00 .functor XOR 1, L_0x55a1f3c46a90, L_0x55a1f3c47310, C4<0>, C4<0>;
L_0x55a1f3c46bc0 .functor AND 1, L_0x55a1f3c47060, L_0x55a1f3c47190, C4<1>, C4<1>;
L_0x55a1f3c46cd0 .functor AND 1, L_0x55a1f3c47060, L_0x55a1f3c47310, C4<1>, C4<1>;
L_0x55a1f3c46d90 .functor OR 1, L_0x55a1f3c46bc0, L_0x55a1f3c46cd0, C4<0>, C4<0>;
L_0x55a1f3c46ea0 .functor AND 1, L_0x55a1f3c47310, L_0x55a1f3c47190, C4<1>, C4<1>;
L_0x55a1f3c46f50 .functor OR 1, L_0x55a1f3c46d90, L_0x55a1f3c46ea0, C4<0>, C4<0>;
v0x55a1f20ba520_0 .net *"_s0", 0 0, L_0x55a1f3c46a90;  1 drivers
v0x55a1f20b0aa0_0 .net *"_s10", 0 0, L_0x55a1f3c46ea0;  1 drivers
v0x55a1f20b0b80_0 .net *"_s4", 0 0, L_0x55a1f3c46bc0;  1 drivers
v0x55a1f20adb50_0 .net *"_s6", 0 0, L_0x55a1f3c46cd0;  1 drivers
v0x55a1f20adc30_0 .net *"_s8", 0 0, L_0x55a1f3c46d90;  1 drivers
v0x55a1f20a4150_0 .net "a", 0 0, L_0x55a1f3c47060;  1 drivers
v0x55a1f20a41f0_0 .net "b", 0 0, L_0x55a1f3c47190;  1 drivers
v0x55a1f20a1200_0 .net "ca", 0 0, L_0x55a1f3c46f50;  1 drivers
v0x55a1f20a12c0_0 .net "cin", 0 0, L_0x55a1f3c47310;  1 drivers
v0x55a1f209a710_0 .net "sum", 0 0, L_0x55a1f3c46b00;  1 drivers
S_0x55a1f2097710 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f210cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c47440 .functor XOR 1, L_0x55a1f3c478e0, L_0x55a1f3c47aa0, C4<0>, C4<0>;
L_0x55a1f3c474b0 .functor XOR 1, L_0x55a1f3c47440, L_0x55a1f3c47c60, C4<0>, C4<0>;
L_0x55a1f3c47520 .functor AND 1, L_0x55a1f3c478e0, L_0x55a1f3c47aa0, C4<1>, C4<1>;
L_0x55a1f3c47590 .functor AND 1, L_0x55a1f3c478e0, L_0x55a1f3c47c60, C4<1>, C4<1>;
L_0x55a1f3c47650 .functor OR 1, L_0x55a1f3c47520, L_0x55a1f3c47590, C4<0>, C4<0>;
L_0x55a1f3c47760 .functor AND 1, L_0x55a1f3c47c60, L_0x55a1f3c47aa0, C4<1>, C4<1>;
L_0x55a1f3c477d0 .functor OR 1, L_0x55a1f3c47650, L_0x55a1f3c47760, C4<0>, C4<0>;
v0x55a1f20947c0_0 .net *"_s0", 0 0, L_0x55a1f3c47440;  1 drivers
v0x55a1f20948a0_0 .net *"_s10", 0 0, L_0x55a1f3c47760;  1 drivers
v0x55a1f208a1b0_0 .net *"_s4", 0 0, L_0x55a1f3c47520;  1 drivers
v0x55a1f208a280_0 .net *"_s6", 0 0, L_0x55a1f3c47590;  1 drivers
v0x55a1f2087260_0 .net *"_s8", 0 0, L_0x55a1f3c47650;  1 drivers
v0x55a1f2087390_0 .net "a", 0 0, L_0x55a1f3c478e0;  1 drivers
v0x55a1f207d860_0 .net "b", 0 0, L_0x55a1f3c47aa0;  1 drivers
v0x55a1f207d920_0 .net "ca", 0 0, L_0x55a1f3c477d0;  1 drivers
v0x55a1f207a910_0 .net "cin", 0 0, L_0x55a1f3c47c60;  1 drivers
v0x55a1f2070f10_0 .net "sum", 0 0, L_0x55a1f3c474b0;  1 drivers
S_0x55a1f2039f80 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f3315ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f2727300_0 .net "a", 31 0, L_0x55a1f3c5eb60;  1 drivers
v0x55a1f2727400_0 .net "b", 31 0, L_0x55a1f3c5ec50;  1 drivers
v0x55a1f270d360_0 .net "ca", 31 0, L_0x55a1f3c5e9d0;  1 drivers
v0x55a1f270d450_0 .net "cin", 31 0, L_0x55a1f3c5ed40;  1 drivers
v0x55a1f2700a10_0 .net "sum", 31 0, L_0x55a1f3c5e890;  1 drivers
L_0x55a1f3c539b0 .part L_0x55a1f3c5eb60, 0, 16;
L_0x55a1f3c53a50 .part L_0x55a1f3c5ec50, 0, 16;
L_0x55a1f3c53af0 .part L_0x55a1f3c5ed40, 0, 16;
L_0x55a1f3c5e580 .part L_0x55a1f3c5eb60, 16, 16;
L_0x55a1f3c5e670 .part L_0x55a1f3c5ec50, 16, 16;
L_0x55a1f3c5e760 .part L_0x55a1f3c5ed40, 16, 16;
L_0x55a1f3c5e890 .concat8 [ 16 16 0 0], L_0x55a1f3c53660, L_0x55a1f3c5e280;
L_0x55a1f3c5e9d0 .concat8 [ 16 16 0 0], L_0x55a1f3c53750, L_0x55a1f3c5e320;
S_0x55a1f20333e0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f2e476b0_0 .net "a", 15 0, L_0x55a1f3c539b0;  1 drivers
v0x55a1f2e477b0_0 .net "b", 15 0, L_0x55a1f3c53a50;  1 drivers
v0x55a1f2e2c910_0 .net "ca", 15 0, L_0x55a1f3c53750;  1 drivers
v0x55a1f2e2c9d0_0 .net "cin", 15 0, L_0x55a1f3c53af0;  1 drivers
v0x55a1f2e2cab0_0 .net "sum", 15 0, L_0x55a1f3c53660;  1 drivers
L_0x55a1f3c4b660 .part L_0x55a1f3c539b0, 0, 4;
L_0x55a1f3c4b700 .part L_0x55a1f3c53a50, 0, 4;
L_0x55a1f3c4b7a0 .part L_0x55a1f3c53af0, 0, 4;
L_0x55a1f3c4dff0 .part L_0x55a1f3c539b0, 4, 4;
L_0x55a1f3c4e090 .part L_0x55a1f3c53a50, 4, 4;
L_0x55a1f3c4e180 .part L_0x55a1f3c53af0, 4, 4;
L_0x55a1f3c50980 .part L_0x55a1f3c539b0, 8, 4;
L_0x55a1f3c50a20 .part L_0x55a1f3c53a50, 8, 4;
L_0x55a1f3c50b10 .part L_0x55a1f3c53af0, 8, 4;
L_0x55a1f3c53260 .part L_0x55a1f3c539b0, 12, 4;
L_0x55a1f3c53390 .part L_0x55a1f3c53a50, 12, 4;
L_0x55a1f3c534c0 .part L_0x55a1f3c53af0, 12, 4;
L_0x55a1f3c53660 .concat8 [ 4 4 4 4], L_0x55a1f3c4b450, L_0x55a1f3c4dde0, L_0x55a1f3c50770, L_0x55a1f3c53050;
L_0x55a1f3c53750 .concat8 [ 4 4 4 4], L_0x55a1f3c4b4f0, L_0x55a1f3c4de80, L_0x55a1f3c50810, L_0x55a1f3c530f0;
S_0x55a1f2030490 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f20333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f94670_0 .net "a", 3 0, L_0x55a1f3c4b660;  1 drivers
v0x55a1f1f94750_0 .net "b", 3 0, L_0x55a1f3c4b700;  1 drivers
v0x55a1f1f91720_0 .net "ca", 3 0, L_0x55a1f3c4b4f0;  1 drivers
v0x55a1f1f917c0_0 .net "cin", 3 0, L_0x55a1f3c4b7a0;  1 drivers
v0x55a1f1f86310_0 .net "sum", 3 0, L_0x55a1f3c4b450;  1 drivers
L_0x55a1f3c49410 .part L_0x55a1f3c4b660, 0, 1;
L_0x55a1f3c49540 .part L_0x55a1f3c4b700, 0, 1;
L_0x55a1f3c49670 .part L_0x55a1f3c4b7a0, 0, 1;
L_0x55a1f3c49c80 .part L_0x55a1f3c4b660, 1, 1;
L_0x55a1f3c49db0 .part L_0x55a1f3c4b700, 1, 1;
L_0x55a1f3c49ee0 .part L_0x55a1f3c4b7a0, 1, 1;
L_0x55a1f3c4a620 .part L_0x55a1f3c4b660, 2, 1;
L_0x55a1f3c4a750 .part L_0x55a1f3c4b700, 2, 1;
L_0x55a1f3c4a8d0 .part L_0x55a1f3c4b7a0, 2, 1;
L_0x55a1f3c4aea0 .part L_0x55a1f3c4b660, 3, 1;
L_0x55a1f3c4b060 .part L_0x55a1f3c4b700, 3, 1;
L_0x55a1f3c4b220 .part L_0x55a1f3c4b7a0, 3, 1;
L_0x55a1f3c4b450 .concat8 [ 1 1 1 1], L_0x55a1f3c47e20, L_0x55a1f3c49810, L_0x55a1f3c4a0c0, L_0x55a1f3c4aa70;
L_0x55a1f3c4b4f0 .concat8 [ 1 1 1 1], L_0x55a1f3c49300, L_0x55a1f3c49b70, L_0x55a1f3c4a510, L_0x55a1f3c4ad90;
S_0x55a1f202d540 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2030490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c48430 .functor XOR 1, L_0x55a1f3c49410, L_0x55a1f3c49540, C4<0>, C4<0>;
L_0x55a1f3c47e20 .functor XOR 1, L_0x55a1f3c48430, L_0x55a1f3c49670, C4<0>, C4<0>;
L_0x55a1f3c48fb0 .functor AND 1, L_0x55a1f3c49410, L_0x55a1f3c49540, C4<1>, C4<1>;
L_0x55a1f3c490c0 .functor AND 1, L_0x55a1f3c49410, L_0x55a1f3c49670, C4<1>, C4<1>;
L_0x55a1f3c49180 .functor OR 1, L_0x55a1f3c48fb0, L_0x55a1f3c490c0, C4<0>, C4<0>;
L_0x55a1f3c49290 .functor AND 1, L_0x55a1f3c49670, L_0x55a1f3c49540, C4<1>, C4<1>;
L_0x55a1f3c49300 .functor OR 1, L_0x55a1f3c49180, L_0x55a1f3c49290, C4<0>, C4<0>;
v0x55a1f2022f30_0 .net *"_s0", 0 0, L_0x55a1f3c48430;  1 drivers
v0x55a1f2023030_0 .net *"_s10", 0 0, L_0x55a1f3c49290;  1 drivers
v0x55a1f201ffe0_0 .net *"_s4", 0 0, L_0x55a1f3c48fb0;  1 drivers
v0x55a1f20200d0_0 .net *"_s6", 0 0, L_0x55a1f3c490c0;  1 drivers
v0x55a1f20165e0_0 .net *"_s8", 0 0, L_0x55a1f3c49180;  1 drivers
v0x55a1f2016710_0 .net "a", 0 0, L_0x55a1f3c49410;  1 drivers
v0x55a1f2013690_0 .net "b", 0 0, L_0x55a1f3c49540;  1 drivers
v0x55a1f2013750_0 .net "ca", 0 0, L_0x55a1f3c49300;  1 drivers
v0x55a1f2009c90_0 .net "cin", 0 0, L_0x55a1f3c49670;  1 drivers
v0x55a1f2006d40_0 .net "sum", 0 0, L_0x55a1f3c47e20;  1 drivers
S_0x55a1f20001a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2030490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c497a0 .functor XOR 1, L_0x55a1f3c49c80, L_0x55a1f3c49db0, C4<0>, C4<0>;
L_0x55a1f3c49810 .functor XOR 1, L_0x55a1f3c497a0, L_0x55a1f3c49ee0, C4<0>, C4<0>;
L_0x55a1f3c49880 .functor AND 1, L_0x55a1f3c49c80, L_0x55a1f3c49db0, C4<1>, C4<1>;
L_0x55a1f3c498f0 .functor AND 1, L_0x55a1f3c49c80, L_0x55a1f3c49ee0, C4<1>, C4<1>;
L_0x55a1f3c499b0 .functor OR 1, L_0x55a1f3c49880, L_0x55a1f3c498f0, C4<0>, C4<0>;
L_0x55a1f3c49ac0 .functor AND 1, L_0x55a1f3c49ee0, L_0x55a1f3c49db0, C4<1>, C4<1>;
L_0x55a1f3c49b70 .functor OR 1, L_0x55a1f3c499b0, L_0x55a1f3c49ac0, C4<0>, C4<0>;
v0x55a1f1ffd250_0 .net *"_s0", 0 0, L_0x55a1f3c497a0;  1 drivers
v0x55a1f1ffd350_0 .net *"_s10", 0 0, L_0x55a1f3c49ac0;  1 drivers
v0x55a1f1ffa300_0 .net *"_s4", 0 0, L_0x55a1f3c49880;  1 drivers
v0x55a1f1ffa3c0_0 .net *"_s6", 0 0, L_0x55a1f3c498f0;  1 drivers
v0x55a1f1fed590_0 .net *"_s8", 0 0, L_0x55a1f3c499b0;  1 drivers
v0x55a1f1fed6c0_0 .net "a", 0 0, L_0x55a1f3c49c80;  1 drivers
v0x55a1f1fea640_0 .net "b", 0 0, L_0x55a1f3c49db0;  1 drivers
v0x55a1f1fea6e0_0 .net "ca", 0 0, L_0x55a1f3c49b70;  1 drivers
v0x55a1f1fe0c40_0 .net "cin", 0 0, L_0x55a1f3c49ee0;  1 drivers
v0x55a1f1fe0d00_0 .net "sum", 0 0, L_0x55a1f3c49810;  1 drivers
S_0x55a1f1fddcf0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2030490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4a050 .functor XOR 1, L_0x55a1f3c4a620, L_0x55a1f3c4a750, C4<0>, C4<0>;
L_0x55a1f3c4a0c0 .functor XOR 1, L_0x55a1f3c4a050, L_0x55a1f3c4a8d0, C4<0>, C4<0>;
L_0x55a1f3c4a180 .functor AND 1, L_0x55a1f3c4a620, L_0x55a1f3c4a750, C4<1>, C4<1>;
L_0x55a1f3c4a290 .functor AND 1, L_0x55a1f3c4a620, L_0x55a1f3c4a8d0, C4<1>, C4<1>;
L_0x55a1f3c4a350 .functor OR 1, L_0x55a1f3c4a180, L_0x55a1f3c4a290, C4<0>, C4<0>;
L_0x55a1f3c4a460 .functor AND 1, L_0x55a1f3c4a8d0, L_0x55a1f3c4a750, C4<1>, C4<1>;
L_0x55a1f3c4a510 .functor OR 1, L_0x55a1f3c4a350, L_0x55a1f3c4a460, C4<0>, C4<0>;
v0x55a1f1fd42f0_0 .net *"_s0", 0 0, L_0x55a1f3c4a050;  1 drivers
v0x55a1f1fd43d0_0 .net *"_s10", 0 0, L_0x55a1f3c4a460;  1 drivers
v0x55a1f1fd13a0_0 .net *"_s4", 0 0, L_0x55a1f3c4a180;  1 drivers
v0x55a1f1fd1470_0 .net *"_s6", 0 0, L_0x55a1f3c4a290;  1 drivers
v0x55a1f1fca800_0 .net *"_s8", 0 0, L_0x55a1f3c4a350;  1 drivers
v0x55a1f1fca930_0 .net "a", 0 0, L_0x55a1f3c4a620;  1 drivers
v0x55a1f1fc78b0_0 .net "b", 0 0, L_0x55a1f3c4a750;  1 drivers
v0x55a1f1fc7970_0 .net "ca", 0 0, L_0x55a1f3c4a510;  1 drivers
v0x55a1f1fc4960_0 .net "cin", 0 0, L_0x55a1f3c4a8d0;  1 drivers
v0x55a1f1fba350_0 .net "sum", 0 0, L_0x55a1f3c4a0c0;  1 drivers
S_0x55a1f1fb7400 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2030490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4aa00 .functor XOR 1, L_0x55a1f3c4aea0, L_0x55a1f3c4b060, C4<0>, C4<0>;
L_0x55a1f3c4aa70 .functor XOR 1, L_0x55a1f3c4aa00, L_0x55a1f3c4b220, C4<0>, C4<0>;
L_0x55a1f3c4aae0 .functor AND 1, L_0x55a1f3c4aea0, L_0x55a1f3c4b060, C4<1>, C4<1>;
L_0x55a1f3c4ab50 .functor AND 1, L_0x55a1f3c4aea0, L_0x55a1f3c4b220, C4<1>, C4<1>;
L_0x55a1f3c4ac10 .functor OR 1, L_0x55a1f3c4aae0, L_0x55a1f3c4ab50, C4<0>, C4<0>;
L_0x55a1f3c4ad20 .functor AND 1, L_0x55a1f3c4b220, L_0x55a1f3c4b060, C4<1>, C4<1>;
L_0x55a1f3c4ad90 .functor OR 1, L_0x55a1f3c4ac10, L_0x55a1f3c4ad20, C4<0>, C4<0>;
v0x55a1f1fada00_0 .net *"_s0", 0 0, L_0x55a1f3c4aa00;  1 drivers
v0x55a1f1fadb00_0 .net *"_s10", 0 0, L_0x55a1f3c4ad20;  1 drivers
v0x55a1f1faaab0_0 .net *"_s4", 0 0, L_0x55a1f3c4aae0;  1 drivers
v0x55a1f1faaba0_0 .net *"_s6", 0 0, L_0x55a1f3c4ab50;  1 drivers
v0x55a1f1fa10b0_0 .net *"_s8", 0 0, L_0x55a1f3c4ac10;  1 drivers
v0x55a1f1fa11e0_0 .net "a", 0 0, L_0x55a1f3c4aea0;  1 drivers
v0x55a1f1f9e160_0 .net "b", 0 0, L_0x55a1f3c4b060;  1 drivers
v0x55a1f1f9e200_0 .net "ca", 0 0, L_0x55a1f3c4ad90;  1 drivers
v0x55a1f1f975c0_0 .net "cin", 0 0, L_0x55a1f3c4b220;  1 drivers
v0x55a1f1f97680_0 .net "sum", 0 0, L_0x55a1f3c4aa70;  1 drivers
S_0x55a1f1f833c0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f20333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f371a270_0 .net "a", 3 0, L_0x55a1f3c4dff0;  1 drivers
v0x55a1f371a350_0 .net "b", 3 0, L_0x55a1f3c4e090;  1 drivers
v0x55a1f364a3f0_0 .net "ca", 3 0, L_0x55a1f3c4de80;  1 drivers
v0x55a1f364a4b0_0 .net "cin", 3 0, L_0x55a1f3c4e180;  1 drivers
v0x55a1f35e3f20_0 .net "sum", 3 0, L_0x55a1f3c4dde0;  1 drivers
L_0x55a1f3c4bda0 .part L_0x55a1f3c4dff0, 0, 1;
L_0x55a1f3c4bed0 .part L_0x55a1f3c4e090, 0, 1;
L_0x55a1f3c4c000 .part L_0x55a1f3c4e180, 0, 1;
L_0x55a1f3c4c610 .part L_0x55a1f3c4dff0, 1, 1;
L_0x55a1f3c4c740 .part L_0x55a1f3c4e090, 1, 1;
L_0x55a1f3c4c870 .part L_0x55a1f3c4e180, 1, 1;
L_0x55a1f3c4cfb0 .part L_0x55a1f3c4dff0, 2, 1;
L_0x55a1f3c4d0e0 .part L_0x55a1f3c4e090, 2, 1;
L_0x55a1f3c4d260 .part L_0x55a1f3c4e180, 2, 1;
L_0x55a1f3c4d830 .part L_0x55a1f3c4dff0, 3, 1;
L_0x55a1f3c4d9f0 .part L_0x55a1f3c4e090, 3, 1;
L_0x55a1f3c4dbb0 .part L_0x55a1f3c4e180, 3, 1;
L_0x55a1f3c4dde0 .concat8 [ 1 1 1 1], L_0x55a1f3c4b840, L_0x55a1f3c4c1a0, L_0x55a1f3c4ca50, L_0x55a1f3c4d400;
L_0x55a1f3c4de80 .concat8 [ 1 1 1 1], L_0x55a1f3c4bc90, L_0x55a1f3c4c500, L_0x55a1f3c4cea0, L_0x55a1f3c4d720;
S_0x55a1f1f799c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f1f833c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4b3e0 .functor XOR 1, L_0x55a1f3c4bda0, L_0x55a1f3c4bed0, C4<0>, C4<0>;
L_0x55a1f3c4b840 .functor XOR 1, L_0x55a1f3c4b3e0, L_0x55a1f3c4c000, C4<0>, C4<0>;
L_0x55a1f3c4b900 .functor AND 1, L_0x55a1f3c4bda0, L_0x55a1f3c4bed0, C4<1>, C4<1>;
L_0x55a1f3c4ba10 .functor AND 1, L_0x55a1f3c4bda0, L_0x55a1f3c4c000, C4<1>, C4<1>;
L_0x55a1f3c4bad0 .functor OR 1, L_0x55a1f3c4b900, L_0x55a1f3c4ba10, C4<0>, C4<0>;
L_0x55a1f3c4bbe0 .functor AND 1, L_0x55a1f3c4c000, L_0x55a1f3c4bed0, C4<1>, C4<1>;
L_0x55a1f3c4bc90 .functor OR 1, L_0x55a1f3c4bad0, L_0x55a1f3c4bbe0, C4<0>, C4<0>;
v0x55a1f1f76af0_0 .net *"_s0", 0 0, L_0x55a1f3c4b3e0;  1 drivers
v0x55a1f1f6d070_0 .net *"_s10", 0 0, L_0x55a1f3c4bbe0;  1 drivers
v0x55a1f1f6d150_0 .net *"_s4", 0 0, L_0x55a1f3c4b900;  1 drivers
v0x55a1f1f6a120_0 .net *"_s6", 0 0, L_0x55a1f3c4ba10;  1 drivers
v0x55a1f1f6a200_0 .net *"_s8", 0 0, L_0x55a1f3c4bad0;  1 drivers
v0x55a1f1f63580_0 .net "a", 0 0, L_0x55a1f3c4bda0;  1 drivers
v0x55a1f1f63620_0 .net "b", 0 0, L_0x55a1f3c4bed0;  1 drivers
v0x55a1f1f60630_0 .net "ca", 0 0, L_0x55a1f3c4bc90;  1 drivers
v0x55a1f1f606f0_0 .net "cin", 0 0, L_0x55a1f3c4c000;  1 drivers
v0x55a1f1f5d790_0 .net "sum", 0 0, L_0x55a1f3c4b840;  1 drivers
S_0x55a1f1f530d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f1f833c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4c130 .functor XOR 1, L_0x55a1f3c4c610, L_0x55a1f3c4c740, C4<0>, C4<0>;
L_0x55a1f3c4c1a0 .functor XOR 1, L_0x55a1f3c4c130, L_0x55a1f3c4c870, C4<0>, C4<0>;
L_0x55a1f3c4c210 .functor AND 1, L_0x55a1f3c4c610, L_0x55a1f3c4c740, C4<1>, C4<1>;
L_0x55a1f3c4c280 .functor AND 1, L_0x55a1f3c4c610, L_0x55a1f3c4c870, C4<1>, C4<1>;
L_0x55a1f3c4c340 .functor OR 1, L_0x55a1f3c4c210, L_0x55a1f3c4c280, C4<0>, C4<0>;
L_0x55a1f3c4c450 .functor AND 1, L_0x55a1f3c4c870, L_0x55a1f3c4c740, C4<1>, C4<1>;
L_0x55a1f3c4c500 .functor OR 1, L_0x55a1f3c4c340, L_0x55a1f3c4c450, C4<0>, C4<0>;
v0x55a1f1f50180_0 .net *"_s0", 0 0, L_0x55a1f3c4c130;  1 drivers
v0x55a1f1f50260_0 .net *"_s10", 0 0, L_0x55a1f3c4c450;  1 drivers
v0x55a1f1f46780_0 .net *"_s4", 0 0, L_0x55a1f3c4c210;  1 drivers
v0x55a1f1f46870_0 .net *"_s6", 0 0, L_0x55a1f3c4c280;  1 drivers
v0x55a1f1f43830_0 .net *"_s8", 0 0, L_0x55a1f3c4c340;  1 drivers
v0x55a1f1f43960_0 .net "a", 0 0, L_0x55a1f3c4c610;  1 drivers
v0x55a1f1f39e30_0 .net "b", 0 0, L_0x55a1f3c4c740;  1 drivers
v0x55a1f1f39ed0_0 .net "ca", 0 0, L_0x55a1f3c4c500;  1 drivers
v0x55a1f1f36ee0_0 .net "cin", 0 0, L_0x55a1f3c4c870;  1 drivers
v0x55a1f1f30340_0 .net "sum", 0 0, L_0x55a1f3c4c1a0;  1 drivers
S_0x55a1f1f2d3f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f1f833c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4c9e0 .functor XOR 1, L_0x55a1f3c4cfb0, L_0x55a1f3c4d0e0, C4<0>, C4<0>;
L_0x55a1f3c4ca50 .functor XOR 1, L_0x55a1f3c4c9e0, L_0x55a1f3c4d260, C4<0>, C4<0>;
L_0x55a1f3c4cb10 .functor AND 1, L_0x55a1f3c4cfb0, L_0x55a1f3c4d0e0, C4<1>, C4<1>;
L_0x55a1f3c4cc20 .functor AND 1, L_0x55a1f3c4cfb0, L_0x55a1f3c4d260, C4<1>, C4<1>;
L_0x55a1f3c4cce0 .functor OR 1, L_0x55a1f3c4cb10, L_0x55a1f3c4cc20, C4<0>, C4<0>;
L_0x55a1f3c4cdf0 .functor AND 1, L_0x55a1f3c4d260, L_0x55a1f3c4d0e0, C4<1>, C4<1>;
L_0x55a1f3c4cea0 .functor OR 1, L_0x55a1f3c4cce0, L_0x55a1f3c4cdf0, C4<0>, C4<0>;
v0x55a1f1f2a4a0_0 .net *"_s0", 0 0, L_0x55a1f3c4c9e0;  1 drivers
v0x55a1f1f2a580_0 .net *"_s10", 0 0, L_0x55a1f3c4cdf0;  1 drivers
v0x55a1f3106df0_0 .net *"_s4", 0 0, L_0x55a1f3c4cb10;  1 drivers
v0x55a1f3106ee0_0 .net *"_s6", 0 0, L_0x55a1f3c4cc20;  1 drivers
v0x55a1f3789fd0_0 .net *"_s8", 0 0, L_0x55a1f3c4cce0;  1 drivers
v0x55a1f378a100_0 .net "a", 0 0, L_0x55a1f3c4cfb0;  1 drivers
v0x55a1f2f668e0_0 .net "b", 0 0, L_0x55a1f3c4d0e0;  1 drivers
v0x55a1f2f669a0_0 .net "ca", 0 0, L_0x55a1f3c4cea0;  1 drivers
v0x55a1f29b4bb0_0 .net "cin", 0 0, L_0x55a1f3c4d260;  1 drivers
v0x55a1f29b4c70_0 .net "sum", 0 0, L_0x55a1f3c4ca50;  1 drivers
S_0x55a1f2673140 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f1f833c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4d390 .functor XOR 1, L_0x55a1f3c4d830, L_0x55a1f3c4d9f0, C4<0>, C4<0>;
L_0x55a1f3c4d400 .functor XOR 1, L_0x55a1f3c4d390, L_0x55a1f3c4dbb0, C4<0>, C4<0>;
L_0x55a1f3c4d470 .functor AND 1, L_0x55a1f3c4d830, L_0x55a1f3c4d9f0, C4<1>, C4<1>;
L_0x55a1f3c4d4e0 .functor AND 1, L_0x55a1f3c4d830, L_0x55a1f3c4dbb0, C4<1>, C4<1>;
L_0x55a1f3c4d5a0 .functor OR 1, L_0x55a1f3c4d470, L_0x55a1f3c4d4e0, C4<0>, C4<0>;
L_0x55a1f3c4d6b0 .functor AND 1, L_0x55a1f3c4dbb0, L_0x55a1f3c4d9f0, C4<1>, C4<1>;
L_0x55a1f3c4d720 .functor OR 1, L_0x55a1f3c4d5a0, L_0x55a1f3c4d6b0, C4<0>, C4<0>;
v0x55a1f3377c20_0 .net *"_s0", 0 0, L_0x55a1f3c4d390;  1 drivers
v0x55a1f3377d20_0 .net *"_s10", 0 0, L_0x55a1f3c4d6b0;  1 drivers
v0x55a1f2403110_0 .net *"_s4", 0 0, L_0x55a1f3c4d470;  1 drivers
v0x55a1f24031e0_0 .net *"_s6", 0 0, L_0x55a1f3c4d4e0;  1 drivers
v0x55a1f2193080_0 .net *"_s8", 0 0, L_0x55a1f3c4d5a0;  1 drivers
v0x55a1f2193160_0 .net "a", 0 0, L_0x55a1f3c4d830;  1 drivers
v0x55a1f2fca1b0_0 .net "b", 0 0, L_0x55a1f3c4d9f0;  1 drivers
v0x55a1f2fca270_0 .net "ca", 0 0, L_0x55a1f3c4d720;  1 drivers
v0x55a1f2a184d0_0 .net "cin", 0 0, L_0x55a1f3c4dbb0;  1 drivers
v0x55a1f2a18590_0 .net "sum", 0 0, L_0x55a1f3c4d400;  1 drivers
S_0x55a1f3513210 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f20333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f301ae10_0 .net "a", 3 0, L_0x55a1f3c50980;  1 drivers
v0x55a1f301af10_0 .net "b", 3 0, L_0x55a1f3c50a20;  1 drivers
v0x55a1f3000e70_0 .net "ca", 3 0, L_0x55a1f3c50810;  1 drivers
v0x55a1f3000f30_0 .net "cin", 3 0, L_0x55a1f3c50b10;  1 drivers
v0x55a1f3001010_0 .net "sum", 3 0, L_0x55a1f3c50770;  1 drivers
L_0x55a1f3c4e790 .part L_0x55a1f3c50980, 0, 1;
L_0x55a1f3c4e8c0 .part L_0x55a1f3c50a20, 0, 1;
L_0x55a1f3c4e9f0 .part L_0x55a1f3c50b10, 0, 1;
L_0x55a1f3c4efc0 .part L_0x55a1f3c50980, 1, 1;
L_0x55a1f3c4f0f0 .part L_0x55a1f3c50a20, 1, 1;
L_0x55a1f3c4f220 .part L_0x55a1f3c50b10, 1, 1;
L_0x55a1f3c4f8e0 .part L_0x55a1f3c50980, 2, 1;
L_0x55a1f3c4fa10 .part L_0x55a1f3c50a20, 2, 1;
L_0x55a1f3c4fb90 .part L_0x55a1f3c50b10, 2, 1;
L_0x55a1f3c50160 .part L_0x55a1f3c50980, 3, 1;
L_0x55a1f3c50380 .part L_0x55a1f3c50a20, 3, 1;
L_0x55a1f3c50540 .part L_0x55a1f3c50b10, 3, 1;
L_0x55a1f3c50770 .concat8 [ 1 1 1 1], L_0x55a1f3c4e270, L_0x55a1f3c4eb90, L_0x55a1f3c4f3c0, L_0x55a1f3c4fd30;
L_0x55a1f3c50810 .concat8 [ 1 1 1 1], L_0x55a1f3c4e680, L_0x55a1f3c4eeb0, L_0x55a1f3c4f7d0, L_0x55a1f3c50050;
S_0x55a1f316b150 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3513210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4dd70 .functor XOR 1, L_0x55a1f3c4e790, L_0x55a1f3c4e8c0, C4<0>, C4<0>;
L_0x55a1f3c4e270 .functor XOR 1, L_0x55a1f3c4dd70, L_0x55a1f3c4e9f0, C4<0>, C4<0>;
L_0x55a1f3c4e330 .functor AND 1, L_0x55a1f3c4e790, L_0x55a1f3c4e8c0, C4<1>, C4<1>;
L_0x55a1f3c4e440 .functor AND 1, L_0x55a1f3c4e790, L_0x55a1f3c4e9f0, C4<1>, C4<1>;
L_0x55a1f3c4e500 .functor OR 1, L_0x55a1f3c4e330, L_0x55a1f3c4e440, C4<0>, C4<0>;
L_0x55a1f3c4e610 .functor AND 1, L_0x55a1f3c4e9f0, L_0x55a1f3c4e8c0, C4<1>, C4<1>;
L_0x55a1f3c4e680 .functor OR 1, L_0x55a1f3c4e500, L_0x55a1f3c4e610, C4<0>, C4<0>;
v0x55a1f1f865e0_0 .net *"_s0", 0 0, L_0x55a1f3c4dd70;  1 drivers
v0x55a1f1f866e0_0 .net *"_s10", 0 0, L_0x55a1f3c4e610;  1 drivers
v0x55a1f3449620_0 .net *"_s4", 0 0, L_0x55a1f3c4e330;  1 drivers
v0x55a1f34496e0_0 .net *"_s6", 0 0, L_0x55a1f3c4e440;  1 drivers
v0x55a1f2e51380_0 .net *"_s8", 0 0, L_0x55a1f3c4e500;  1 drivers
v0x55a1f2e514b0_0 .net "a", 0 0, L_0x55a1f3c4e790;  1 drivers
v0x55a1f31073e0_0 .net "b", 0 0, L_0x55a1f3c4e8c0;  1 drivers
v0x55a1f3107480_0 .net "ca", 0 0, L_0x55a1f3c4e680;  1 drivers
v0x55a1f3107540_0 .net "cin", 0 0, L_0x55a1f3c4e9f0;  1 drivers
v0x55a1f2673730_0 .net "sum", 0 0, L_0x55a1f3c4e270;  1 drivers
S_0x55a1f2403700 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3513210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4eb20 .functor XOR 1, L_0x55a1f3c4efc0, L_0x55a1f3c4f0f0, C4<0>, C4<0>;
L_0x55a1f3c4eb90 .functor XOR 1, L_0x55a1f3c4eb20, L_0x55a1f3c4f220, C4<0>, C4<0>;
L_0x55a1f3c4ec00 .functor AND 1, L_0x55a1f3c4efc0, L_0x55a1f3c4f0f0, C4<1>, C4<1>;
L_0x55a1f3c4ec70 .functor AND 1, L_0x55a1f3c4efc0, L_0x55a1f3c4f220, C4<1>, C4<1>;
L_0x55a1f3c4ed30 .functor OR 1, L_0x55a1f3c4ec00, L_0x55a1f3c4ec70, C4<0>, C4<0>;
L_0x55a1f3c4ee40 .functor AND 1, L_0x55a1f3c4f220, L_0x55a1f3c4f0f0, C4<1>, C4<1>;
L_0x55a1f3c4eeb0 .functor OR 1, L_0x55a1f3c4ed30, L_0x55a1f3c4ee40, C4<0>, C4<0>;
v0x55a1f2673890_0 .net *"_s0", 0 0, L_0x55a1f3c4eb20;  1 drivers
v0x55a1f2193670_0 .net *"_s10", 0 0, L_0x55a1f3c4ee40;  1 drivers
v0x55a1f2193750_0 .net *"_s4", 0 0, L_0x55a1f3c4ec00;  1 drivers
v0x55a1f3103e70_0 .net *"_s6", 0 0, L_0x55a1f3c4ec70;  1 drivers
v0x55a1f3103f50_0 .net *"_s8", 0 0, L_0x55a1f3c4ed30;  1 drivers
v0x55a1f30f7520_0 .net "a", 0 0, L_0x55a1f3c4efc0;  1 drivers
v0x55a1f30f75e0_0 .net "b", 0 0, L_0x55a1f3c4f0f0;  1 drivers
v0x55a1f30f76a0_0 .net "ca", 0 0, L_0x55a1f3c4eeb0;  1 drivers
v0x55a1f30eabd0_0 .net "cin", 0 0, L_0x55a1f3c4f220;  1 drivers
v0x55a1f30ead20_0 .net "sum", 0 0, L_0x55a1f3c4eb90;  1 drivers
S_0x55a1f30d0c30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3513210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4f350 .functor XOR 1, L_0x55a1f3c4f8e0, L_0x55a1f3c4fa10, C4<0>, C4<0>;
L_0x55a1f3c4f3c0 .functor XOR 1, L_0x55a1f3c4f350, L_0x55a1f3c4fb90, C4<0>, C4<0>;
L_0x55a1f3c4f480 .functor AND 1, L_0x55a1f3c4f8e0, L_0x55a1f3c4fa10, C4<1>, C4<1>;
L_0x55a1f3c4f590 .functor AND 1, L_0x55a1f3c4f8e0, L_0x55a1f3c4fb90, C4<1>, C4<1>;
L_0x55a1f3c4f650 .functor OR 1, L_0x55a1f3c4f480, L_0x55a1f3c4f590, C4<0>, C4<0>;
L_0x55a1f3c4f760 .functor AND 1, L_0x55a1f3c4fb90, L_0x55a1f3c4fa10, C4<1>, C4<1>;
L_0x55a1f3c4f7d0 .functor OR 1, L_0x55a1f3c4f650, L_0x55a1f3c4f760, C4<0>, C4<0>;
v0x55a1f30c42e0_0 .net *"_s0", 0 0, L_0x55a1f3c4f350;  1 drivers
v0x55a1f30c43c0_0 .net *"_s10", 0 0, L_0x55a1f3c4f760;  1 drivers
v0x55a1f30b7990_0 .net *"_s4", 0 0, L_0x55a1f3c4f480;  1 drivers
v0x55a1f30b7a80_0 .net *"_s6", 0 0, L_0x55a1f3c4f590;  1 drivers
v0x55a1f309cbf0_0 .net *"_s8", 0 0, L_0x55a1f3c4f650;  1 drivers
v0x55a1f309cd20_0 .net "a", 0 0, L_0x55a1f3c4f8e0;  1 drivers
v0x55a1f30902a0_0 .net "b", 0 0, L_0x55a1f3c4fa10;  1 drivers
v0x55a1f3090360_0 .net "ca", 0 0, L_0x55a1f3c4f7d0;  1 drivers
v0x55a1f3090420_0 .net "cin", 0 0, L_0x55a1f3c4fb90;  1 drivers
v0x55a1f3083950_0 .net "sum", 0 0, L_0x55a1f3c4f3c0;  1 drivers
S_0x55a1f30699b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3513210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c4fcc0 .functor XOR 1, L_0x55a1f3c50160, L_0x55a1f3c50380, C4<0>, C4<0>;
L_0x55a1f3c4fd30 .functor XOR 1, L_0x55a1f3c4fcc0, L_0x55a1f3c50540, C4<0>, C4<0>;
L_0x55a1f3c4fda0 .functor AND 1, L_0x55a1f3c50160, L_0x55a1f3c50380, C4<1>, C4<1>;
L_0x55a1f3c4fe10 .functor AND 1, L_0x55a1f3c50160, L_0x55a1f3c50540, C4<1>, C4<1>;
L_0x55a1f3c4fed0 .functor OR 1, L_0x55a1f3c4fda0, L_0x55a1f3c4fe10, C4<0>, C4<0>;
L_0x55a1f3c4ffe0 .functor AND 1, L_0x55a1f3c50540, L_0x55a1f3c50380, C4<1>, C4<1>;
L_0x55a1f3c50050 .functor OR 1, L_0x55a1f3c4fed0, L_0x55a1f3c4ffe0, C4<0>, C4<0>;
v0x55a1f3069b30_0 .net *"_s0", 0 0, L_0x55a1f3c4fcc0;  1 drivers
v0x55a1f3083ab0_0 .net *"_s10", 0 0, L_0x55a1f3c4ffe0;  1 drivers
v0x55a1f305d060_0 .net *"_s4", 0 0, L_0x55a1f3c4fda0;  1 drivers
v0x55a1f305d150_0 .net *"_s6", 0 0, L_0x55a1f3c4fe10;  1 drivers
v0x55a1f3050710_0 .net *"_s8", 0 0, L_0x55a1f3c4fed0;  1 drivers
v0x55a1f3050840_0 .net "a", 0 0, L_0x55a1f3c50160;  1 drivers
v0x55a1f30340b0_0 .net "b", 0 0, L_0x55a1f3c50380;  1 drivers
v0x55a1f3034170_0 .net "ca", 0 0, L_0x55a1f3c50050;  1 drivers
v0x55a1f3034230_0 .net "cin", 0 0, L_0x55a1f3c50540;  1 drivers
v0x55a1f30277f0_0 .net "sum", 0 0, L_0x55a1f3c4fd30;  1 drivers
S_0x55a1f2ff4520 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f20333e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2e60950_0 .net "a", 3 0, L_0x55a1f3c53260;  1 drivers
v0x55a1f2e60a50_0 .net "b", 3 0, L_0x55a1f3c53390;  1 drivers
v0x55a1f2e54000_0 .net "ca", 3 0, L_0x55a1f3c530f0;  1 drivers
v0x55a1f2e540c0_0 .net "cin", 3 0, L_0x55a1f3c534c0;  1 drivers
v0x55a1f2e541a0_0 .net "sum", 3 0, L_0x55a1f3c53050;  1 drivers
L_0x55a1f3c510d0 .part L_0x55a1f3c53260, 0, 1;
L_0x55a1f3c51200 .part L_0x55a1f3c53390, 0, 1;
L_0x55a1f3c51330 .part L_0x55a1f3c534c0, 0, 1;
L_0x55a1f3c51900 .part L_0x55a1f3c53260, 1, 1;
L_0x55a1f3c51a30 .part L_0x55a1f3c53390, 1, 1;
L_0x55a1f3c51b60 .part L_0x55a1f3c534c0, 1, 1;
L_0x55a1f3c52220 .part L_0x55a1f3c53260, 2, 1;
L_0x55a1f3c52350 .part L_0x55a1f3c53390, 2, 1;
L_0x55a1f3c524d0 .part L_0x55a1f3c534c0, 2, 1;
L_0x55a1f3c52aa0 .part L_0x55a1f3c53260, 3, 1;
L_0x55a1f3c52c60 .part L_0x55a1f3c53390, 3, 1;
L_0x55a1f3c52e20 .part L_0x55a1f3c534c0, 3, 1;
L_0x55a1f3c53050 .concat8 [ 1 1 1 1], L_0x55a1f3c50bb0, L_0x55a1f3c514d0, L_0x55a1f3c51d00, L_0x55a1f3c52670;
L_0x55a1f3c530f0 .concat8 [ 1 1 1 1], L_0x55a1f3c50fc0, L_0x55a1f3c517f0, L_0x55a1f3c52110, L_0x55a1f3c52990;
S_0x55a1f2fe7c50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2ff4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c50700 .functor XOR 1, L_0x55a1f3c510d0, L_0x55a1f3c51200, C4<0>, C4<0>;
L_0x55a1f3c50bb0 .functor XOR 1, L_0x55a1f3c50700, L_0x55a1f3c51330, C4<0>, C4<0>;
L_0x55a1f3c50c70 .functor AND 1, L_0x55a1f3c510d0, L_0x55a1f3c51200, C4<1>, C4<1>;
L_0x55a1f3c50d80 .functor AND 1, L_0x55a1f3c510d0, L_0x55a1f3c51330, C4<1>, C4<1>;
L_0x55a1f3c50e40 .functor OR 1, L_0x55a1f3c50c70, L_0x55a1f3c50d80, C4<0>, C4<0>;
L_0x55a1f3c50f50 .functor AND 1, L_0x55a1f3c51330, L_0x55a1f3c51200, C4<1>, C4<1>;
L_0x55a1f3c50fc0 .functor OR 1, L_0x55a1f3c50e40, L_0x55a1f3c50f50, C4<0>, C4<0>;
v0x55a1f2fcceb0_0 .net *"_s0", 0 0, L_0x55a1f3c50700;  1 drivers
v0x55a1f2fccf90_0 .net *"_s10", 0 0, L_0x55a1f3c50f50;  1 drivers
v0x55a1f2fc04e0_0 .net *"_s4", 0 0, L_0x55a1f3c50c70;  1 drivers
v0x55a1f2fc05d0_0 .net *"_s6", 0 0, L_0x55a1f3c50d80;  1 drivers
v0x55a1f2fb3b90_0 .net *"_s8", 0 0, L_0x55a1f3c50e40;  1 drivers
v0x55a1f2fb3cc0_0 .net "a", 0 0, L_0x55a1f3c510d0;  1 drivers
v0x55a1f2f99bf0_0 .net "b", 0 0, L_0x55a1f3c51200;  1 drivers
v0x55a1f2f99cb0_0 .net "ca", 0 0, L_0x55a1f3c50fc0;  1 drivers
v0x55a1f2f99d70_0 .net "cin", 0 0, L_0x55a1f3c51330;  1 drivers
v0x55a1f2f8d330_0 .net "sum", 0 0, L_0x55a1f3c50bb0;  1 drivers
S_0x55a1f2f80950 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2ff4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c51460 .functor XOR 1, L_0x55a1f3c51900, L_0x55a1f3c51a30, C4<0>, C4<0>;
L_0x55a1f3c514d0 .functor XOR 1, L_0x55a1f3c51460, L_0x55a1f3c51b60, C4<0>, C4<0>;
L_0x55a1f3c51540 .functor AND 1, L_0x55a1f3c51900, L_0x55a1f3c51a30, C4<1>, C4<1>;
L_0x55a1f3c515b0 .functor AND 1, L_0x55a1f3c51900, L_0x55a1f3c51b60, C4<1>, C4<1>;
L_0x55a1f3c51670 .functor OR 1, L_0x55a1f3c51540, L_0x55a1f3c515b0, C4<0>, C4<0>;
L_0x55a1f3c51780 .functor AND 1, L_0x55a1f3c51b60, L_0x55a1f3c51a30, C4<1>, C4<1>;
L_0x55a1f3c517f0 .functor OR 1, L_0x55a1f3c51670, L_0x55a1f3c51780, C4<0>, C4<0>;
v0x55a1f2f63960_0 .net *"_s0", 0 0, L_0x55a1f3c51460;  1 drivers
v0x55a1f2f63a20_0 .net *"_s10", 0 0, L_0x55a1f3c51780;  1 drivers
v0x55a1f2f63b00_0 .net *"_s4", 0 0, L_0x55a1f3c51540;  1 drivers
v0x55a1f2f57010_0 .net *"_s6", 0 0, L_0x55a1f3c515b0;  1 drivers
v0x55a1f2f570f0_0 .net *"_s8", 0 0, L_0x55a1f3c51670;  1 drivers
v0x55a1f2f4a6c0_0 .net "a", 0 0, L_0x55a1f3c51900;  1 drivers
v0x55a1f2f4a780_0 .net "b", 0 0, L_0x55a1f3c51a30;  1 drivers
v0x55a1f2f4a840_0 .net "ca", 0 0, L_0x55a1f3c517f0;  1 drivers
v0x55a1f2f30720_0 .net "cin", 0 0, L_0x55a1f3c51b60;  1 drivers
v0x55a1f2f30870_0 .net "sum", 0 0, L_0x55a1f3c514d0;  1 drivers
S_0x55a1f2f23dd0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2ff4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c51c90 .functor XOR 1, L_0x55a1f3c52220, L_0x55a1f3c52350, C4<0>, C4<0>;
L_0x55a1f3c51d00 .functor XOR 1, L_0x55a1f3c51c90, L_0x55a1f3c524d0, C4<0>, C4<0>;
L_0x55a1f3c51dc0 .functor AND 1, L_0x55a1f3c52220, L_0x55a1f3c52350, C4<1>, C4<1>;
L_0x55a1f3c51ed0 .functor AND 1, L_0x55a1f3c52220, L_0x55a1f3c524d0, C4<1>, C4<1>;
L_0x55a1f3c51f90 .functor OR 1, L_0x55a1f3c51dc0, L_0x55a1f3c51ed0, C4<0>, C4<0>;
L_0x55a1f3c520a0 .functor AND 1, L_0x55a1f3c524d0, L_0x55a1f3c52350, C4<1>, C4<1>;
L_0x55a1f3c52110 .functor OR 1, L_0x55a1f3c51f90, L_0x55a1f3c520a0, C4<0>, C4<0>;
v0x55a1f2f17480_0 .net *"_s0", 0 0, L_0x55a1f3c51c90;  1 drivers
v0x55a1f2f17560_0 .net *"_s10", 0 0, L_0x55a1f3c520a0;  1 drivers
v0x55a1f2efc6e0_0 .net *"_s4", 0 0, L_0x55a1f3c51dc0;  1 drivers
v0x55a1f2efc7d0_0 .net *"_s6", 0 0, L_0x55a1f3c51ed0;  1 drivers
v0x55a1f2eefd90_0 .net *"_s8", 0 0, L_0x55a1f3c51f90;  1 drivers
v0x55a1f2eefec0_0 .net "a", 0 0, L_0x55a1f3c52220;  1 drivers
v0x55a1f2ee3440_0 .net "b", 0 0, L_0x55a1f3c52350;  1 drivers
v0x55a1f2ee3500_0 .net "ca", 0 0, L_0x55a1f3c52110;  1 drivers
v0x55a1f2ee35c0_0 .net "cin", 0 0, L_0x55a1f3c524d0;  1 drivers
v0x55a1f2ec94a0_0 .net "sum", 0 0, L_0x55a1f3c51d00;  1 drivers
S_0x55a1f2ebcb50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2ff4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c52600 .functor XOR 1, L_0x55a1f3c52aa0, L_0x55a1f3c52c60, C4<0>, C4<0>;
L_0x55a1f3c52670 .functor XOR 1, L_0x55a1f3c52600, L_0x55a1f3c52e20, C4<0>, C4<0>;
L_0x55a1f3c526e0 .functor AND 1, L_0x55a1f3c52aa0, L_0x55a1f3c52c60, C4<1>, C4<1>;
L_0x55a1f3c52750 .functor AND 1, L_0x55a1f3c52aa0, L_0x55a1f3c52e20, C4<1>, C4<1>;
L_0x55a1f3c52810 .functor OR 1, L_0x55a1f3c526e0, L_0x55a1f3c52750, C4<0>, C4<0>;
L_0x55a1f3c52920 .functor AND 1, L_0x55a1f3c52e20, L_0x55a1f3c52c60, C4<1>, C4<1>;
L_0x55a1f3c52990 .functor OR 1, L_0x55a1f3c52810, L_0x55a1f3c52920, C4<0>, C4<0>;
v0x55a1f2ebccd0_0 .net *"_s0", 0 0, L_0x55a1f3c52600;  1 drivers
v0x55a1f2ec9600_0 .net *"_s10", 0 0, L_0x55a1f3c52920;  1 drivers
v0x55a1f2eb0200_0 .net *"_s4", 0 0, L_0x55a1f3c526e0;  1 drivers
v0x55a1f2eb02f0_0 .net *"_s6", 0 0, L_0x55a1f3c52750;  1 drivers
v0x55a1f2e93ba0_0 .net *"_s8", 0 0, L_0x55a1f3c52810;  1 drivers
v0x55a1f2e93cd0_0 .net "a", 0 0, L_0x55a1f3c52aa0;  1 drivers
v0x55a1f2e87250_0 .net "b", 0 0, L_0x55a1f3c52c60;  1 drivers
v0x55a1f2e87310_0 .net "ca", 0 0, L_0x55a1f3c52990;  1 drivers
v0x55a1f2e873d0_0 .net "cin", 0 0, L_0x55a1f3c52e20;  1 drivers
v0x55a1f2e7a990_0 .net "sum", 0 0, L_0x55a1f3c52670;  1 drivers
S_0x55a1f2e1ffc0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2039f80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f27405a0_0 .net "a", 15 0, L_0x55a1f3c5e580;  1 drivers
v0x55a1f2740680_0 .net "b", 15 0, L_0x55a1f3c5e670;  1 drivers
v0x55a1f2733c50_0 .net "ca", 15 0, L_0x55a1f3c5e320;  1 drivers
v0x55a1f2733d10_0 .net "cin", 15 0, L_0x55a1f3c5e760;  1 drivers
v0x55a1f2733df0_0 .net "sum", 15 0, L_0x55a1f3c5e280;  1 drivers
L_0x55a1f3c561d0 .part L_0x55a1f3c5e580, 0, 4;
L_0x55a1f3c56270 .part L_0x55a1f3c5e670, 0, 4;
L_0x55a1f3c56310 .part L_0x55a1f3c5e760, 0, 4;
L_0x55a1f3c58a60 .part L_0x55a1f3c5e580, 4, 4;
L_0x55a1f3c58b50 .part L_0x55a1f3c5e670, 4, 4;
L_0x55a1f3c58c40 .part L_0x55a1f3c5e760, 4, 4;
L_0x55a1f3c5b4e0 .part L_0x55a1f3c5e580, 8, 4;
L_0x55a1f3c5b580 .part L_0x55a1f3c5e670, 8, 4;
L_0x55a1f3c5b670 .part L_0x55a1f3c5e760, 8, 4;
L_0x55a1f3c5de80 .part L_0x55a1f3c5e580, 12, 4;
L_0x55a1f3c5dfb0 .part L_0x55a1f3c5e670, 12, 4;
L_0x55a1f3c5e0e0 .part L_0x55a1f3c5e760, 12, 4;
L_0x55a1f3c5e280 .concat8 [ 4 4 4 4], L_0x55a1f3c55fc0, L_0x55a1f3c58850, L_0x55a1f3c5b2d0, L_0x55a1f3c5dc70;
L_0x55a1f3c5e320 .concat8 [ 4 4 4 4], L_0x55a1f3c56060, L_0x55a1f3c588f0, L_0x55a1f3c5b370, L_0x55a1f3c5dd10;
S_0x55a1f2e136f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2e1ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2c7eb40_0 .net "a", 3 0, L_0x55a1f3c561d0;  1 drivers
v0x55a1f2c7ec40_0 .net "b", 3 0, L_0x55a1f3c56270;  1 drivers
v0x55a1f2c721f0_0 .net "ca", 3 0, L_0x55a1f3c56060;  1 drivers
v0x55a1f2c722b0_0 .net "cin", 3 0, L_0x55a1f3c56310;  1 drivers
v0x55a1f2c72390_0 .net "sum", 3 0, L_0x55a1f3c55fc0;  1 drivers
L_0x55a1f3c54040 .part L_0x55a1f3c561d0, 0, 1;
L_0x55a1f3c54170 .part L_0x55a1f3c56270, 0, 1;
L_0x55a1f3c542a0 .part L_0x55a1f3c56310, 0, 1;
L_0x55a1f3c54870 .part L_0x55a1f3c561d0, 1, 1;
L_0x55a1f3c549a0 .part L_0x55a1f3c56270, 1, 1;
L_0x55a1f3c54ad0 .part L_0x55a1f3c56310, 1, 1;
L_0x55a1f3c55190 .part L_0x55a1f3c561d0, 2, 1;
L_0x55a1f3c552c0 .part L_0x55a1f3c56270, 2, 1;
L_0x55a1f3c55440 .part L_0x55a1f3c56310, 2, 1;
L_0x55a1f3c55a10 .part L_0x55a1f3c561d0, 3, 1;
L_0x55a1f3c55bd0 .part L_0x55a1f3c56270, 3, 1;
L_0x55a1f3c55d90 .part L_0x55a1f3c56310, 3, 1;
L_0x55a1f3c55fc0 .concat8 [ 1 1 1 1], L_0x55a1f3c52fe0, L_0x55a1f3c54440, L_0x55a1f3c54c70, L_0x55a1f3c555e0;
L_0x55a1f3c56060 .concat8 [ 1 1 1 1], L_0x55a1f3c53f30, L_0x55a1f3c54760, L_0x55a1f3c55080, L_0x55a1f3c55900;
S_0x55a1f2df9750 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2e136f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c535f0 .functor XOR 1, L_0x55a1f3c54040, L_0x55a1f3c54170, C4<0>, C4<0>;
L_0x55a1f3c52fe0 .functor XOR 1, L_0x55a1f3c535f0, L_0x55a1f3c542a0, C4<0>, C4<0>;
L_0x55a1f3c53be0 .functor AND 1, L_0x55a1f3c54040, L_0x55a1f3c54170, C4<1>, C4<1>;
L_0x55a1f3c53cf0 .functor AND 1, L_0x55a1f3c54040, L_0x55a1f3c542a0, C4<1>, C4<1>;
L_0x55a1f3c53db0 .functor OR 1, L_0x55a1f3c53be0, L_0x55a1f3c53cf0, C4<0>, C4<0>;
L_0x55a1f3c53ec0 .functor AND 1, L_0x55a1f3c542a0, L_0x55a1f3c54170, C4<1>, C4<1>;
L_0x55a1f3c53f30 .functor OR 1, L_0x55a1f3c53db0, L_0x55a1f3c53ec0, C4<0>, C4<0>;
v0x55a1f2dece00_0 .net *"_s0", 0 0, L_0x55a1f3c535f0;  1 drivers
v0x55a1f2decee0_0 .net *"_s10", 0 0, L_0x55a1f3c53ec0;  1 drivers
v0x55a1f2de0430_0 .net *"_s4", 0 0, L_0x55a1f3c53be0;  1 drivers
v0x55a1f2de0520_0 .net *"_s6", 0 0, L_0x55a1f3c53cf0;  1 drivers
v0x55a1f2dc3d10_0 .net *"_s8", 0 0, L_0x55a1f3c53db0;  1 drivers
v0x55a1f2dc3e40_0 .net "a", 0 0, L_0x55a1f3c54040;  1 drivers
v0x55a1f2db73c0_0 .net "b", 0 0, L_0x55a1f3c54170;  1 drivers
v0x55a1f2db7480_0 .net "ca", 0 0, L_0x55a1f3c53f30;  1 drivers
v0x55a1f2db7540_0 .net "cin", 0 0, L_0x55a1f3c542a0;  1 drivers
v0x55a1f2daab00_0 .net "sum", 0 0, L_0x55a1f3c52fe0;  1 drivers
S_0x55a1f2d90ad0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2e136f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c543d0 .functor XOR 1, L_0x55a1f3c54870, L_0x55a1f3c549a0, C4<0>, C4<0>;
L_0x55a1f3c54440 .functor XOR 1, L_0x55a1f3c543d0, L_0x55a1f3c54ad0, C4<0>, C4<0>;
L_0x55a1f3c544b0 .functor AND 1, L_0x55a1f3c54870, L_0x55a1f3c549a0, C4<1>, C4<1>;
L_0x55a1f3c54520 .functor AND 1, L_0x55a1f3c54870, L_0x55a1f3c54ad0, C4<1>, C4<1>;
L_0x55a1f3c545e0 .functor OR 1, L_0x55a1f3c544b0, L_0x55a1f3c54520, C4<0>, C4<0>;
L_0x55a1f3c546f0 .functor AND 1, L_0x55a1f3c54ad0, L_0x55a1f3c549a0, C4<1>, C4<1>;
L_0x55a1f3c54760 .functor OR 1, L_0x55a1f3c545e0, L_0x55a1f3c546f0, C4<0>, C4<0>;
v0x55a1f2d84180_0 .net *"_s0", 0 0, L_0x55a1f3c543d0;  1 drivers
v0x55a1f2d84240_0 .net *"_s10", 0 0, L_0x55a1f3c546f0;  1 drivers
v0x55a1f2d84320_0 .net *"_s4", 0 0, L_0x55a1f3c544b0;  1 drivers
v0x55a1f2d77830_0 .net *"_s6", 0 0, L_0x55a1f3c54520;  1 drivers
v0x55a1f2d77910_0 .net *"_s8", 0 0, L_0x55a1f3c545e0;  1 drivers
v0x55a1f2d5ca90_0 .net "a", 0 0, L_0x55a1f3c54870;  1 drivers
v0x55a1f2d5cb50_0 .net "b", 0 0, L_0x55a1f3c549a0;  1 drivers
v0x55a1f2d5cc10_0 .net "ca", 0 0, L_0x55a1f3c54760;  1 drivers
v0x55a1f2d50140_0 .net "cin", 0 0, L_0x55a1f3c54ad0;  1 drivers
v0x55a1f2d50290_0 .net "sum", 0 0, L_0x55a1f3c54440;  1 drivers
S_0x55a1f2d437f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2e136f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c54c00 .functor XOR 1, L_0x55a1f3c55190, L_0x55a1f3c552c0, C4<0>, C4<0>;
L_0x55a1f3c54c70 .functor XOR 1, L_0x55a1f3c54c00, L_0x55a1f3c55440, C4<0>, C4<0>;
L_0x55a1f3c54d30 .functor AND 1, L_0x55a1f3c55190, L_0x55a1f3c552c0, C4<1>, C4<1>;
L_0x55a1f3c54e40 .functor AND 1, L_0x55a1f3c55190, L_0x55a1f3c55440, C4<1>, C4<1>;
L_0x55a1f3c54f00 .functor OR 1, L_0x55a1f3c54d30, L_0x55a1f3c54e40, C4<0>, C4<0>;
L_0x55a1f3c55010 .functor AND 1, L_0x55a1f3c55440, L_0x55a1f3c552c0, C4<1>, C4<1>;
L_0x55a1f3c55080 .functor OR 1, L_0x55a1f3c54f00, L_0x55a1f3c55010, C4<0>, C4<0>;
v0x55a1f2d29850_0 .net *"_s0", 0 0, L_0x55a1f3c54c00;  1 drivers
v0x55a1f2d29930_0 .net *"_s10", 0 0, L_0x55a1f3c55010;  1 drivers
v0x55a1f2d1cf00_0 .net *"_s4", 0 0, L_0x55a1f3c54d30;  1 drivers
v0x55a1f2d1cff0_0 .net *"_s6", 0 0, L_0x55a1f3c54e40;  1 drivers
v0x55a1f2d105b0_0 .net *"_s8", 0 0, L_0x55a1f3c54f00;  1 drivers
v0x55a1f2d106e0_0 .net "a", 0 0, L_0x55a1f3c55190;  1 drivers
v0x55a1f2cf2710_0 .net "b", 0 0, L_0x55a1f3c552c0;  1 drivers
v0x55a1f2cf27d0_0 .net "ca", 0 0, L_0x55a1f3c55080;  1 drivers
v0x55a1f2cf2890_0 .net "cin", 0 0, L_0x55a1f3c55440;  1 drivers
v0x55a1f2ce5dc0_0 .net "sum", 0 0, L_0x55a1f3c54c70;  1 drivers
S_0x55a1f2cd9470 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2e136f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c55570 .functor XOR 1, L_0x55a1f3c55a10, L_0x55a1f3c55bd0, C4<0>, C4<0>;
L_0x55a1f3c555e0 .functor XOR 1, L_0x55a1f3c55570, L_0x55a1f3c55d90, C4<0>, C4<0>;
L_0x55a1f3c55650 .functor AND 1, L_0x55a1f3c55a10, L_0x55a1f3c55bd0, C4<1>, C4<1>;
L_0x55a1f3c556c0 .functor AND 1, L_0x55a1f3c55a10, L_0x55a1f3c55d90, C4<1>, C4<1>;
L_0x55a1f3c55780 .functor OR 1, L_0x55a1f3c55650, L_0x55a1f3c556c0, C4<0>, C4<0>;
L_0x55a1f3c55890 .functor AND 1, L_0x55a1f3c55d90, L_0x55a1f3c55bd0, C4<1>, C4<1>;
L_0x55a1f3c55900 .functor OR 1, L_0x55a1f3c55780, L_0x55a1f3c55890, C4<0>, C4<0>;
v0x55a1f2cd95f0_0 .net *"_s0", 0 0, L_0x55a1f3c55570;  1 drivers
v0x55a1f2ce5f20_0 .net *"_s10", 0 0, L_0x55a1f3c55890;  1 drivers
v0x55a1f2cbf4d0_0 .net *"_s4", 0 0, L_0x55a1f3c55650;  1 drivers
v0x55a1f2cbf5c0_0 .net *"_s6", 0 0, L_0x55a1f3c556c0;  1 drivers
v0x55a1f2cb2b80_0 .net *"_s8", 0 0, L_0x55a1f3c55780;  1 drivers
v0x55a1f2cb2cb0_0 .net "a", 0 0, L_0x55a1f3c55a10;  1 drivers
v0x55a1f2ca6230_0 .net "b", 0 0, L_0x55a1f3c55bd0;  1 drivers
v0x55a1f2ca62f0_0 .net "ca", 0 0, L_0x55a1f3c55900;  1 drivers
v0x55a1f2ca63b0_0 .net "cin", 0 0, L_0x55a1f3c55d90;  1 drivers
v0x55a1f2c8b520_0 .net "sum", 0 0, L_0x55a1f3c555e0;  1 drivers
S_0x55a1f2c58250 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2e1ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2ad1d40_0 .net "a", 3 0, L_0x55a1f3c58a60;  1 drivers
v0x55a1f2ad1e40_0 .net "b", 3 0, L_0x55a1f3c58b50;  1 drivers
v0x55a1f2ab7da0_0 .net "ca", 3 0, L_0x55a1f3c588f0;  1 drivers
v0x55a1f2ab7e60_0 .net "cin", 3 0, L_0x55a1f3c58c40;  1 drivers
v0x55a1f2ab7f40_0 .net "sum", 3 0, L_0x55a1f3c58850;  1 drivers
L_0x55a1f3c568d0 .part L_0x55a1f3c58a60, 0, 1;
L_0x55a1f3c56a00 .part L_0x55a1f3c58b50, 0, 1;
L_0x55a1f3c56b30 .part L_0x55a1f3c58c40, 0, 1;
L_0x55a1f3c57100 .part L_0x55a1f3c58a60, 1, 1;
L_0x55a1f3c57230 .part L_0x55a1f3c58b50, 1, 1;
L_0x55a1f3c57360 .part L_0x55a1f3c58c40, 1, 1;
L_0x55a1f3c57a20 .part L_0x55a1f3c58a60, 2, 1;
L_0x55a1f3c57b50 .part L_0x55a1f3c58b50, 2, 1;
L_0x55a1f3c57cd0 .part L_0x55a1f3c58c40, 2, 1;
L_0x55a1f3c582a0 .part L_0x55a1f3c58a60, 3, 1;
L_0x55a1f3c58460 .part L_0x55a1f3c58b50, 3, 1;
L_0x55a1f3c58620 .part L_0x55a1f3c58c40, 3, 1;
L_0x55a1f3c58850 .concat8 [ 1 1 1 1], L_0x55a1f3c563b0, L_0x55a1f3c56cd0, L_0x55a1f3c57500, L_0x55a1f3c57e70;
L_0x55a1f3c588f0 .concat8 [ 1 1 1 1], L_0x55a1f3c567c0, L_0x55a1f3c56ff0, L_0x55a1f3c57910, L_0x55a1f3c58190;
S_0x55a1f2c4b980 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2c58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c55f50 .functor XOR 1, L_0x55a1f3c568d0, L_0x55a1f3c56a00, C4<0>, C4<0>;
L_0x55a1f3c563b0 .functor XOR 1, L_0x55a1f3c55f50, L_0x55a1f3c56b30, C4<0>, C4<0>;
L_0x55a1f3c56470 .functor AND 1, L_0x55a1f3c568d0, L_0x55a1f3c56a00, C4<1>, C4<1>;
L_0x55a1f3c56580 .functor AND 1, L_0x55a1f3c568d0, L_0x55a1f3c56b30, C4<1>, C4<1>;
L_0x55a1f3c56640 .functor OR 1, L_0x55a1f3c56470, L_0x55a1f3c56580, C4<0>, C4<0>;
L_0x55a1f3c56750 .functor AND 1, L_0x55a1f3c56b30, L_0x55a1f3c56a00, C4<1>, C4<1>;
L_0x55a1f3c567c0 .functor OR 1, L_0x55a1f3c56640, L_0x55a1f3c56750, C4<0>, C4<0>;
v0x55a1f2c3f030_0 .net *"_s0", 0 0, L_0x55a1f3c55f50;  1 drivers
v0x55a1f2c3f110_0 .net *"_s10", 0 0, L_0x55a1f3c56750;  1 drivers
v0x55a1f2c22020_0 .net *"_s4", 0 0, L_0x55a1f3c56470;  1 drivers
v0x55a1f2c22110_0 .net *"_s6", 0 0, L_0x55a1f3c56580;  1 drivers
v0x55a1f2c156d0_0 .net *"_s8", 0 0, L_0x55a1f3c56640;  1 drivers
v0x55a1f2c15800_0 .net "a", 0 0, L_0x55a1f3c568d0;  1 drivers
v0x55a1f2c08d80_0 .net "b", 0 0, L_0x55a1f3c56a00;  1 drivers
v0x55a1f2c08e40_0 .net "ca", 0 0, L_0x55a1f3c567c0;  1 drivers
v0x55a1f2c08f00_0 .net "cin", 0 0, L_0x55a1f3c56b30;  1 drivers
v0x55a1f2beee70_0 .net "sum", 0 0, L_0x55a1f3c563b0;  1 drivers
S_0x55a1f2be2490 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2c58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c56c60 .functor XOR 1, L_0x55a1f3c57100, L_0x55a1f3c57230, C4<0>, C4<0>;
L_0x55a1f3c56cd0 .functor XOR 1, L_0x55a1f3c56c60, L_0x55a1f3c57360, C4<0>, C4<0>;
L_0x55a1f3c56d40 .functor AND 1, L_0x55a1f3c57100, L_0x55a1f3c57230, C4<1>, C4<1>;
L_0x55a1f3c56db0 .functor AND 1, L_0x55a1f3c57100, L_0x55a1f3c57360, C4<1>, C4<1>;
L_0x55a1f3c56e70 .functor OR 1, L_0x55a1f3c56d40, L_0x55a1f3c56db0, C4<0>, C4<0>;
L_0x55a1f3c56f80 .functor AND 1, L_0x55a1f3c57360, L_0x55a1f3c57230, C4<1>, C4<1>;
L_0x55a1f3c56ff0 .functor OR 1, L_0x55a1f3c56e70, L_0x55a1f3c56f80, C4<0>, C4<0>;
v0x55a1f2bd5bc0_0 .net *"_s0", 0 0, L_0x55a1f3c56c60;  1 drivers
v0x55a1f2bd5ca0_0 .net *"_s10", 0 0, L_0x55a1f3c56f80;  1 drivers
v0x55a1f2bbada0_0 .net *"_s4", 0 0, L_0x55a1f3c56d40;  1 drivers
v0x55a1f2bbae90_0 .net *"_s6", 0 0, L_0x55a1f3c56db0;  1 drivers
v0x55a1f2bae450_0 .net *"_s8", 0 0, L_0x55a1f3c56e70;  1 drivers
v0x55a1f2bae530_0 .net "a", 0 0, L_0x55a1f3c57100;  1 drivers
v0x55a1f2bae5f0_0 .net "b", 0 0, L_0x55a1f3c57230;  1 drivers
v0x55a1f2ba1b00_0 .net "ca", 0 0, L_0x55a1f3c56ff0;  1 drivers
v0x55a1f2ba1bc0_0 .net "cin", 0 0, L_0x55a1f3c57360;  1 drivers
v0x55a1f2b87b60_0 .net "sum", 0 0, L_0x55a1f3c56cd0;  1 drivers
S_0x55a1f2b7b210 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2c58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c57490 .functor XOR 1, L_0x55a1f3c57a20, L_0x55a1f3c57b50, C4<0>, C4<0>;
L_0x55a1f3c57500 .functor XOR 1, L_0x55a1f3c57490, L_0x55a1f3c57cd0, C4<0>, C4<0>;
L_0x55a1f3c575c0 .functor AND 1, L_0x55a1f3c57a20, L_0x55a1f3c57b50, C4<1>, C4<1>;
L_0x55a1f3c576d0 .functor AND 1, L_0x55a1f3c57a20, L_0x55a1f3c57cd0, C4<1>, C4<1>;
L_0x55a1f3c57790 .functor OR 1, L_0x55a1f3c575c0, L_0x55a1f3c576d0, C4<0>, C4<0>;
L_0x55a1f3c578a0 .functor AND 1, L_0x55a1f3c57cd0, L_0x55a1f3c57b50, C4<1>, C4<1>;
L_0x55a1f3c57910 .functor OR 1, L_0x55a1f3c57790, L_0x55a1f3c578a0, C4<0>, C4<0>;
v0x55a1f2b87cc0_0 .net *"_s0", 0 0, L_0x55a1f3c57490;  1 drivers
v0x55a1f2b6e8c0_0 .net *"_s10", 0 0, L_0x55a1f3c578a0;  1 drivers
v0x55a1f2b6e9a0_0 .net *"_s4", 0 0, L_0x55a1f3c575c0;  1 drivers
v0x55a1f2b52260_0 .net *"_s6", 0 0, L_0x55a1f3c576d0;  1 drivers
v0x55a1f2b52340_0 .net *"_s8", 0 0, L_0x55a1f3c57790;  1 drivers
v0x55a1f2b45910_0 .net "a", 0 0, L_0x55a1f3c57a20;  1 drivers
v0x55a1f2b459d0_0 .net "b", 0 0, L_0x55a1f3c57b50;  1 drivers
v0x55a1f2b45a90_0 .net "ca", 0 0, L_0x55a1f3c57910;  1 drivers
v0x55a1f2b38fc0_0 .net "cin", 0 0, L_0x55a1f3c57cd0;  1 drivers
v0x55a1f2b39110_0 .net "sum", 0 0, L_0x55a1f3c57500;  1 drivers
S_0x55a1f2b1f020 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2c58250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c57e00 .functor XOR 1, L_0x55a1f3c582a0, L_0x55a1f3c58460, C4<0>, C4<0>;
L_0x55a1f3c57e70 .functor XOR 1, L_0x55a1f3c57e00, L_0x55a1f3c58620, C4<0>, C4<0>;
L_0x55a1f3c57ee0 .functor AND 1, L_0x55a1f3c582a0, L_0x55a1f3c58460, C4<1>, C4<1>;
L_0x55a1f3c57f50 .functor AND 1, L_0x55a1f3c582a0, L_0x55a1f3c58620, C4<1>, C4<1>;
L_0x55a1f3c58010 .functor OR 1, L_0x55a1f3c57ee0, L_0x55a1f3c57f50, C4<0>, C4<0>;
L_0x55a1f3c58120 .functor AND 1, L_0x55a1f3c58620, L_0x55a1f3c58460, C4<1>, C4<1>;
L_0x55a1f3c58190 .functor OR 1, L_0x55a1f3c58010, L_0x55a1f3c58120, C4<0>, C4<0>;
v0x55a1f2b1f1a0_0 .net *"_s0", 0 0, L_0x55a1f3c57e00;  1 drivers
v0x55a1f2b126d0_0 .net *"_s10", 0 0, L_0x55a1f3c58120;  1 drivers
v0x55a1f2b12790_0 .net *"_s4", 0 0, L_0x55a1f3c57ee0;  1 drivers
v0x55a1f2b05d80_0 .net *"_s6", 0 0, L_0x55a1f3c57f50;  1 drivers
v0x55a1f2b05e60_0 .net *"_s8", 0 0, L_0x55a1f3c58010;  1 drivers
v0x55a1f2aeafe0_0 .net "a", 0 0, L_0x55a1f3c582a0;  1 drivers
v0x55a1f2aeb0a0_0 .net "b", 0 0, L_0x55a1f3c58460;  1 drivers
v0x55a1f2aeb160_0 .net "ca", 0 0, L_0x55a1f3c58190;  1 drivers
v0x55a1f2ade690_0 .net "cin", 0 0, L_0x55a1f3c58620;  1 drivers
v0x55a1f2ade750_0 .net "sum", 0 0, L_0x55a1f3c57e70;  1 drivers
S_0x55a1f2aab450 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2e1ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2917770_0 .net "a", 3 0, L_0x55a1f3c5b4e0;  1 drivers
v0x55a1f2917870_0 .net "b", 3 0, L_0x55a1f3c5b580;  1 drivers
v0x55a1f290ae20_0 .net "ca", 3 0, L_0x55a1f3c5b370;  1 drivers
v0x55a1f290aee0_0 .net "cin", 3 0, L_0x55a1f3c5b670;  1 drivers
v0x55a1f290afc0_0 .net "sum", 3 0, L_0x55a1f3c5b2d0;  1 drivers
L_0x55a1f3c59290 .part L_0x55a1f3c5b4e0, 0, 1;
L_0x55a1f3c593c0 .part L_0x55a1f3c5b580, 0, 1;
L_0x55a1f3c594f0 .part L_0x55a1f3c5b670, 0, 1;
L_0x55a1f3c59b00 .part L_0x55a1f3c5b4e0, 1, 1;
L_0x55a1f3c59c30 .part L_0x55a1f3c5b580, 1, 1;
L_0x55a1f3c59d60 .part L_0x55a1f3c5b670, 1, 1;
L_0x55a1f3c5a4a0 .part L_0x55a1f3c5b4e0, 2, 1;
L_0x55a1f3c5a5d0 .part L_0x55a1f3c5b580, 2, 1;
L_0x55a1f3c5a750 .part L_0x55a1f3c5b670, 2, 1;
L_0x55a1f3c5ad20 .part L_0x55a1f3c5b4e0, 3, 1;
L_0x55a1f3c5aee0 .part L_0x55a1f3c5b580, 3, 1;
L_0x55a1f3c5b0a0 .part L_0x55a1f3c5b670, 3, 1;
L_0x55a1f3c5b2d0 .concat8 [ 1 1 1 1], L_0x55a1f3c58d30, L_0x55a1f3c59690, L_0x55a1f3c59f40, L_0x55a1f3c5a8f0;
L_0x55a1f3c5b370 .concat8 [ 1 1 1 1], L_0x55a1f3c59180, L_0x55a1f3c599f0, L_0x55a1f3c5a390, L_0x55a1f3c5ac10;
S_0x55a1f2a9eb80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2aab450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c587e0 .functor XOR 1, L_0x55a1f3c59290, L_0x55a1f3c593c0, C4<0>, C4<0>;
L_0x55a1f3c58d30 .functor XOR 1, L_0x55a1f3c587e0, L_0x55a1f3c594f0, C4<0>, C4<0>;
L_0x55a1f3c58df0 .functor AND 1, L_0x55a1f3c59290, L_0x55a1f3c593c0, C4<1>, C4<1>;
L_0x55a1f3c58f00 .functor AND 1, L_0x55a1f3c59290, L_0x55a1f3c594f0, C4<1>, C4<1>;
L_0x55a1f3c58fc0 .functor OR 1, L_0x55a1f3c58df0, L_0x55a1f3c58f00, C4<0>, C4<0>;
L_0x55a1f3c590d0 .functor AND 1, L_0x55a1f3c594f0, L_0x55a1f3c593c0, C4<1>, C4<1>;
L_0x55a1f3c59180 .functor OR 1, L_0x55a1f3c58fc0, L_0x55a1f3c590d0, C4<0>, C4<0>;
v0x55a1f2a82450_0 .net *"_s0", 0 0, L_0x55a1f3c587e0;  1 drivers
v0x55a1f2a82530_0 .net *"_s10", 0 0, L_0x55a1f3c590d0;  1 drivers
v0x55a1f2a75a80_0 .net *"_s4", 0 0, L_0x55a1f3c58df0;  1 drivers
v0x55a1f2a75b70_0 .net *"_s6", 0 0, L_0x55a1f3c58f00;  1 drivers
v0x55a1f2a69130_0 .net *"_s8", 0 0, L_0x55a1f3c58fc0;  1 drivers
v0x55a1f2a69260_0 .net "a", 0 0, L_0x55a1f3c59290;  1 drivers
v0x55a1f2a4f190_0 .net "b", 0 0, L_0x55a1f3c593c0;  1 drivers
v0x55a1f2a4f250_0 .net "ca", 0 0, L_0x55a1f3c59180;  1 drivers
v0x55a1f2a4f310_0 .net "cin", 0 0, L_0x55a1f3c594f0;  1 drivers
v0x55a1f2a428d0_0 .net "sum", 0 0, L_0x55a1f3c58d30;  1 drivers
S_0x55a1f2a35ef0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2aab450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c59620 .functor XOR 1, L_0x55a1f3c59b00, L_0x55a1f3c59c30, C4<0>, C4<0>;
L_0x55a1f3c59690 .functor XOR 1, L_0x55a1f3c59620, L_0x55a1f3c59d60, C4<0>, C4<0>;
L_0x55a1f3c59700 .functor AND 1, L_0x55a1f3c59b00, L_0x55a1f3c59c30, C4<1>, C4<1>;
L_0x55a1f3c59770 .functor AND 1, L_0x55a1f3c59b00, L_0x55a1f3c59d60, C4<1>, C4<1>;
L_0x55a1f3c59830 .functor OR 1, L_0x55a1f3c59700, L_0x55a1f3c59770, C4<0>, C4<0>;
L_0x55a1f3c59940 .functor AND 1, L_0x55a1f3c59d60, L_0x55a1f3c59c30, C4<1>, C4<1>;
L_0x55a1f3c599f0 .functor OR 1, L_0x55a1f3c59830, L_0x55a1f3c59940, C4<0>, C4<0>;
v0x55a1f2a1b1d0_0 .net *"_s0", 0 0, L_0x55a1f3c59620;  1 drivers
v0x55a1f2a1b2b0_0 .net *"_s10", 0 0, L_0x55a1f3c59940;  1 drivers
v0x55a1f2a0e800_0 .net *"_s4", 0 0, L_0x55a1f3c59700;  1 drivers
v0x55a1f2a0e8f0_0 .net *"_s6", 0 0, L_0x55a1f3c59770;  1 drivers
v0x55a1f2a01eb0_0 .net *"_s8", 0 0, L_0x55a1f3c59830;  1 drivers
v0x55a1f2a01f90_0 .net "a", 0 0, L_0x55a1f3c59b00;  1 drivers
v0x55a1f2a02050_0 .net "b", 0 0, L_0x55a1f3c59c30;  1 drivers
v0x55a1f29e7f10_0 .net "ca", 0 0, L_0x55a1f3c599f0;  1 drivers
v0x55a1f29e7fb0_0 .net "cin", 0 0, L_0x55a1f3c59d60;  1 drivers
v0x55a1f29db5c0_0 .net "sum", 0 0, L_0x55a1f3c59690;  1 drivers
S_0x55a1f29cec70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2aab450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c59ed0 .functor XOR 1, L_0x55a1f3c5a4a0, L_0x55a1f3c5a5d0, C4<0>, C4<0>;
L_0x55a1f3c59f40 .functor XOR 1, L_0x55a1f3c59ed0, L_0x55a1f3c5a750, C4<0>, C4<0>;
L_0x55a1f3c5a000 .functor AND 1, L_0x55a1f3c5a4a0, L_0x55a1f3c5a5d0, C4<1>, C4<1>;
L_0x55a1f3c5a110 .functor AND 1, L_0x55a1f3c5a4a0, L_0x55a1f3c5a750, C4<1>, C4<1>;
L_0x55a1f3c5a1d0 .functor OR 1, L_0x55a1f3c5a000, L_0x55a1f3c5a110, C4<0>, C4<0>;
L_0x55a1f3c5a2e0 .functor AND 1, L_0x55a1f3c5a750, L_0x55a1f3c5a5d0, C4<1>, C4<1>;
L_0x55a1f3c5a390 .functor OR 1, L_0x55a1f3c5a1d0, L_0x55a1f3c5a2e0, C4<0>, C4<0>;
v0x55a1f29db720_0 .net *"_s0", 0 0, L_0x55a1f3c59ed0;  1 drivers
v0x55a1f29b1c30_0 .net *"_s10", 0 0, L_0x55a1f3c5a2e0;  1 drivers
v0x55a1f29b1d10_0 .net *"_s4", 0 0, L_0x55a1f3c5a000;  1 drivers
v0x55a1f29a52e0_0 .net *"_s6", 0 0, L_0x55a1f3c5a110;  1 drivers
v0x55a1f29a53c0_0 .net *"_s8", 0 0, L_0x55a1f3c5a1d0;  1 drivers
v0x55a1f2998990_0 .net "a", 0 0, L_0x55a1f3c5a4a0;  1 drivers
v0x55a1f2998a50_0 .net "b", 0 0, L_0x55a1f3c5a5d0;  1 drivers
v0x55a1f2998b10_0 .net "ca", 0 0, L_0x55a1f3c5a390;  1 drivers
v0x55a1f297e9f0_0 .net "cin", 0 0, L_0x55a1f3c5a750;  1 drivers
v0x55a1f297eb40_0 .net "sum", 0 0, L_0x55a1f3c59f40;  1 drivers
S_0x55a1f29720a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2aab450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5a880 .functor XOR 1, L_0x55a1f3c5ad20, L_0x55a1f3c5aee0, C4<0>, C4<0>;
L_0x55a1f3c5a8f0 .functor XOR 1, L_0x55a1f3c5a880, L_0x55a1f3c5b0a0, C4<0>, C4<0>;
L_0x55a1f3c5a960 .functor AND 1, L_0x55a1f3c5ad20, L_0x55a1f3c5aee0, C4<1>, C4<1>;
L_0x55a1f3c5a9d0 .functor AND 1, L_0x55a1f3c5ad20, L_0x55a1f3c5b0a0, C4<1>, C4<1>;
L_0x55a1f3c5aa90 .functor OR 1, L_0x55a1f3c5a960, L_0x55a1f3c5a9d0, C4<0>, C4<0>;
L_0x55a1f3c5aba0 .functor AND 1, L_0x55a1f3c5b0a0, L_0x55a1f3c5aee0, C4<1>, C4<1>;
L_0x55a1f3c5ac10 .functor OR 1, L_0x55a1f3c5aa90, L_0x55a1f3c5aba0, C4<0>, C4<0>;
v0x55a1f2972220_0 .net *"_s0", 0 0, L_0x55a1f3c5a880;  1 drivers
v0x55a1f2965750_0 .net *"_s10", 0 0, L_0x55a1f3c5aba0;  1 drivers
v0x55a1f2965830_0 .net *"_s4", 0 0, L_0x55a1f3c5a960;  1 drivers
v0x55a1f294a9b0_0 .net *"_s6", 0 0, L_0x55a1f3c5a9d0;  1 drivers
v0x55a1f294aa90_0 .net *"_s8", 0 0, L_0x55a1f3c5aa90;  1 drivers
v0x55a1f293e060_0 .net "a", 0 0, L_0x55a1f3c5ad20;  1 drivers
v0x55a1f293e120_0 .net "b", 0 0, L_0x55a1f3c5aee0;  1 drivers
v0x55a1f293e1e0_0 .net "ca", 0 0, L_0x55a1f3c5ac10;  1 drivers
v0x55a1f2931710_0 .net "cin", 0 0, L_0x55a1f3c5b0a0;  1 drivers
v0x55a1f2931860_0 .net "sum", 0 0, L_0x55a1f3c5a8f0;  1 drivers
S_0x55a1f28fe4d0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2e1ffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f276b1e0_0 .net "a", 3 0, L_0x55a1f3c5de80;  1 drivers
v0x55a1f276b2e0_0 .net "b", 3 0, L_0x55a1f3c5dfb0;  1 drivers
v0x55a1f275e890_0 .net "ca", 3 0, L_0x55a1f3c5dd10;  1 drivers
v0x55a1f275e950_0 .net "cin", 3 0, L_0x55a1f3c5e0e0;  1 drivers
v0x55a1f275ea30_0 .net "sum", 3 0, L_0x55a1f3c5dc70;  1 drivers
L_0x55a1f3c5bc30 .part L_0x55a1f3c5de80, 0, 1;
L_0x55a1f3c5bd60 .part L_0x55a1f3c5dfb0, 0, 1;
L_0x55a1f3c5be90 .part L_0x55a1f3c5e0e0, 0, 1;
L_0x55a1f3c5c4a0 .part L_0x55a1f3c5de80, 1, 1;
L_0x55a1f3c5c5d0 .part L_0x55a1f3c5dfb0, 1, 1;
L_0x55a1f3c5c700 .part L_0x55a1f3c5e0e0, 1, 1;
L_0x55a1f3c5ce40 .part L_0x55a1f3c5de80, 2, 1;
L_0x55a1f3c5cf70 .part L_0x55a1f3c5dfb0, 2, 1;
L_0x55a1f3c5d0f0 .part L_0x55a1f3c5e0e0, 2, 1;
L_0x55a1f3c5d6c0 .part L_0x55a1f3c5de80, 3, 1;
L_0x55a1f3c5d880 .part L_0x55a1f3c5dfb0, 3, 1;
L_0x55a1f3c5da40 .part L_0x55a1f3c5e0e0, 3, 1;
L_0x55a1f3c5dc70 .concat8 [ 1 1 1 1], L_0x55a1f3c5b710, L_0x55a1f3c5c030, L_0x55a1f3c5c8e0, L_0x55a1f3c5d290;
L_0x55a1f3c5dd10 .concat8 [ 1 1 1 1], L_0x55a1f3c5bb20, L_0x55a1f3c5c390, L_0x55a1f3c5cd30, L_0x55a1f3c5d5b0;
S_0x55a1f28e1ef0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f28fe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5b260 .functor XOR 1, L_0x55a1f3c5bc30, L_0x55a1f3c5bd60, C4<0>, C4<0>;
L_0x55a1f3c5b710 .functor XOR 1, L_0x55a1f3c5b260, L_0x55a1f3c5be90, C4<0>, C4<0>;
L_0x55a1f3c5b7d0 .functor AND 1, L_0x55a1f3c5bc30, L_0x55a1f3c5bd60, C4<1>, C4<1>;
L_0x55a1f3c5b8e0 .functor AND 1, L_0x55a1f3c5bc30, L_0x55a1f3c5be90, C4<1>, C4<1>;
L_0x55a1f3c5b9a0 .functor OR 1, L_0x55a1f3c5b7d0, L_0x55a1f3c5b8e0, C4<0>, C4<0>;
L_0x55a1f3c5bab0 .functor AND 1, L_0x55a1f3c5be90, L_0x55a1f3c5bd60, C4<1>, C4<1>;
L_0x55a1f3c5bb20 .functor OR 1, L_0x55a1f3c5b9a0, L_0x55a1f3c5bab0, C4<0>, C4<0>;
v0x55a1f28d55a0_0 .net *"_s0", 0 0, L_0x55a1f3c5b260;  1 drivers
v0x55a1f28d56a0_0 .net *"_s10", 0 0, L_0x55a1f3c5bab0;  1 drivers
v0x55a1f28c8bd0_0 .net *"_s4", 0 0, L_0x55a1f3c5b7d0;  1 drivers
v0x55a1f28c8cc0_0 .net *"_s6", 0 0, L_0x55a1f3c5b8e0;  1 drivers
v0x55a1f28aec30_0 .net *"_s8", 0 0, L_0x55a1f3c5b9a0;  1 drivers
v0x55a1f28aed60_0 .net "a", 0 0, L_0x55a1f3c5bc30;  1 drivers
v0x55a1f28a22e0_0 .net "b", 0 0, L_0x55a1f3c5bd60;  1 drivers
v0x55a1f28a23a0_0 .net "ca", 0 0, L_0x55a1f3c5bb20;  1 drivers
v0x55a1f28a2460_0 .net "cin", 0 0, L_0x55a1f3c5be90;  1 drivers
v0x55a1f2895a20_0 .net "sum", 0 0, L_0x55a1f3c5b710;  1 drivers
S_0x55a1f287abf0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f28fe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5bfc0 .functor XOR 1, L_0x55a1f3c5c4a0, L_0x55a1f3c5c5d0, C4<0>, C4<0>;
L_0x55a1f3c5c030 .functor XOR 1, L_0x55a1f3c5bfc0, L_0x55a1f3c5c700, C4<0>, C4<0>;
L_0x55a1f3c5c0a0 .functor AND 1, L_0x55a1f3c5c4a0, L_0x55a1f3c5c5d0, C4<1>, C4<1>;
L_0x55a1f3c5c110 .functor AND 1, L_0x55a1f3c5c4a0, L_0x55a1f3c5c700, C4<1>, C4<1>;
L_0x55a1f3c5c1d0 .functor OR 1, L_0x55a1f3c5c0a0, L_0x55a1f3c5c110, C4<0>, C4<0>;
L_0x55a1f3c5c2e0 .functor AND 1, L_0x55a1f3c5c700, L_0x55a1f3c5c5d0, C4<1>, C4<1>;
L_0x55a1f3c5c390 .functor OR 1, L_0x55a1f3c5c1d0, L_0x55a1f3c5c2e0, C4<0>, C4<0>;
v0x55a1f286e320_0 .net *"_s0", 0 0, L_0x55a1f3c5bfc0;  1 drivers
v0x55a1f286e400_0 .net *"_s10", 0 0, L_0x55a1f3c5c2e0;  1 drivers
v0x55a1f2861950_0 .net *"_s4", 0 0, L_0x55a1f3c5c0a0;  1 drivers
v0x55a1f2861a40_0 .net *"_s6", 0 0, L_0x55a1f3c5c110;  1 drivers
v0x55a1f28479b0_0 .net *"_s8", 0 0, L_0x55a1f3c5c1d0;  1 drivers
v0x55a1f2847a90_0 .net "a", 0 0, L_0x55a1f3c5c4a0;  1 drivers
v0x55a1f2847b50_0 .net "b", 0 0, L_0x55a1f3c5c5d0;  1 drivers
v0x55a1f283b060_0 .net "ca", 0 0, L_0x55a1f3c5c390;  1 drivers
v0x55a1f283b100_0 .net "cin", 0 0, L_0x55a1f3c5c700;  1 drivers
v0x55a1f282e710_0 .net "sum", 0 0, L_0x55a1f3c5c030;  1 drivers
S_0x55a1f2811ff0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f28fe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5c870 .functor XOR 1, L_0x55a1f3c5ce40, L_0x55a1f3c5cf70, C4<0>, C4<0>;
L_0x55a1f3c5c8e0 .functor XOR 1, L_0x55a1f3c5c870, L_0x55a1f3c5d0f0, C4<0>, C4<0>;
L_0x55a1f3c5c9a0 .functor AND 1, L_0x55a1f3c5ce40, L_0x55a1f3c5cf70, C4<1>, C4<1>;
L_0x55a1f3c5cab0 .functor AND 1, L_0x55a1f3c5ce40, L_0x55a1f3c5d0f0, C4<1>, C4<1>;
L_0x55a1f3c5cb70 .functor OR 1, L_0x55a1f3c5c9a0, L_0x55a1f3c5cab0, C4<0>, C4<0>;
L_0x55a1f3c5cc80 .functor AND 1, L_0x55a1f3c5d0f0, L_0x55a1f3c5cf70, C4<1>, C4<1>;
L_0x55a1f3c5cd30 .functor OR 1, L_0x55a1f3c5cb70, L_0x55a1f3c5cc80, C4<0>, C4<0>;
v0x55a1f282e870_0 .net *"_s0", 0 0, L_0x55a1f3c5c870;  1 drivers
v0x55a1f28056a0_0 .net *"_s10", 0 0, L_0x55a1f3c5cc80;  1 drivers
v0x55a1f2805780_0 .net *"_s4", 0 0, L_0x55a1f3c5c9a0;  1 drivers
v0x55a1f27f8d50_0 .net *"_s6", 0 0, L_0x55a1f3c5cab0;  1 drivers
v0x55a1f27f8e30_0 .net *"_s8", 0 0, L_0x55a1f3c5cb70;  1 drivers
v0x55a1f27dedb0_0 .net "a", 0 0, L_0x55a1f3c5ce40;  1 drivers
v0x55a1f27dee70_0 .net "b", 0 0, L_0x55a1f3c5cf70;  1 drivers
v0x55a1f27def30_0 .net "ca", 0 0, L_0x55a1f3c5cd30;  1 drivers
v0x55a1f27d2460_0 .net "cin", 0 0, L_0x55a1f3c5d0f0;  1 drivers
v0x55a1f27d25b0_0 .net "sum", 0 0, L_0x55a1f3c5c8e0;  1 drivers
S_0x55a1f27c5b10 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f28fe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5d220 .functor XOR 1, L_0x55a1f3c5d6c0, L_0x55a1f3c5d880, C4<0>, C4<0>;
L_0x55a1f3c5d290 .functor XOR 1, L_0x55a1f3c5d220, L_0x55a1f3c5da40, C4<0>, C4<0>;
L_0x55a1f3c5d300 .functor AND 1, L_0x55a1f3c5d6c0, L_0x55a1f3c5d880, C4<1>, C4<1>;
L_0x55a1f3c5d370 .functor AND 1, L_0x55a1f3c5d6c0, L_0x55a1f3c5da40, C4<1>, C4<1>;
L_0x55a1f3c5d430 .functor OR 1, L_0x55a1f3c5d300, L_0x55a1f3c5d370, C4<0>, C4<0>;
L_0x55a1f3c5d540 .functor AND 1, L_0x55a1f3c5da40, L_0x55a1f3c5d880, C4<1>, C4<1>;
L_0x55a1f3c5d5b0 .functor OR 1, L_0x55a1f3c5d430, L_0x55a1f3c5d540, C4<0>, C4<0>;
v0x55a1f27c5c90_0 .net *"_s0", 0 0, L_0x55a1f3c5d220;  1 drivers
v0x55a1f27aad70_0 .net *"_s10", 0 0, L_0x55a1f3c5d540;  1 drivers
v0x55a1f27aae50_0 .net *"_s4", 0 0, L_0x55a1f3c5d300;  1 drivers
v0x55a1f279e420_0 .net *"_s6", 0 0, L_0x55a1f3c5d370;  1 drivers
v0x55a1f279e500_0 .net *"_s8", 0 0, L_0x55a1f3c5d430;  1 drivers
v0x55a1f2791ad0_0 .net "a", 0 0, L_0x55a1f3c5d6c0;  1 drivers
v0x55a1f2791b90_0 .net "b", 0 0, L_0x55a1f3c5d880;  1 drivers
v0x55a1f2791c50_0 .net "ca", 0 0, L_0x55a1f3c5d5b0;  1 drivers
v0x55a1f2777b30_0 .net "cin", 0 0, L_0x55a1f3c5da40;  1 drivers
v0x55a1f2777c80_0 .net "sum", 0 0, L_0x55a1f3c5d290;  1 drivers
S_0x55a1f26c0080 .scope module, "a_1" "sixtyBitAdder" 17 11, 12 3 0, S_0x55a1f3318e30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f384f550_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1ba0;  1 drivers
L_0x7fcc609e1be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f384f650_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1be8;  1 drivers
v0x55a1f384f730_0 .net "a", 64 0, L_0x55a1f3c8ba60;  1 drivers
v0x55a1f384f7f0_0 .net "b", 64 0, L_0x55a1f3c8bb50;  1 drivers
v0x55a1f384f8d0_0 .net "ca", 64 0, L_0x55a1f3c8b880;  1 drivers
v0x55a1f384fa00_0 .net "cin", 64 0, L_0x55a1f3c8bbf0;  1 drivers
v0x55a1f384fae0_0 .net "sum", 64 0, L_0x55a1f3c8b6f0;  1 drivers
L_0x55a1f3c75260 .part L_0x55a1f3c8ba60, 0, 32;
L_0x55a1f3c75300 .part L_0x55a1f3c8bb50, 0, 32;
L_0x55a1f3c753a0 .part L_0x55a1f3c8bbf0, 0, 32;
L_0x55a1f3c8b420 .part L_0x55a1f3c8ba60, 32, 32;
L_0x55a1f3c8b510 .part L_0x55a1f3c8bb50, 32, 32;
L_0x55a1f3c8b600 .part L_0x55a1f3c8bbf0, 32, 32;
L_0x55a1f3c8b6f0 .concat8 [ 32 32 1 0], L_0x55a1f3c74f90, L_0x55a1f3c8b150, L_0x7fcc609e1be8;
L_0x55a1f3c8b880 .concat8 [ 1 32 32 0], L_0x7fcc609e1ba0, L_0x55a1f3c750d0, L_0x55a1f3c8b290;
S_0x55a1f26a60e0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f26c0080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f1f3cd80_0 .net "a", 31 0, L_0x55a1f3c75260;  1 drivers
v0x55a1f1f3ce80_0 .net "b", 31 0, L_0x55a1f3c75300;  1 drivers
v0x55a1f3037910_0 .net "ca", 31 0, L_0x55a1f3c750d0;  1 drivers
v0x55a1f30379d0_0 .net "cin", 31 0, L_0x55a1f3c753a0;  1 drivers
v0x55a1f3037ab0_0 .net "sum", 31 0, L_0x55a1f3c74f90;  1 drivers
L_0x55a1f3c69fc0 .part L_0x55a1f3c75260, 0, 16;
L_0x55a1f3c6a060 .part L_0x55a1f3c75300, 0, 16;
L_0x55a1f3c6a100 .part L_0x55a1f3c753a0, 0, 16;
L_0x55a1f3c74c80 .part L_0x55a1f3c75260, 16, 16;
L_0x55a1f3c74d70 .part L_0x55a1f3c75300, 16, 16;
L_0x55a1f3c74e60 .part L_0x55a1f3c753a0, 16, 16;
L_0x55a1f3c74f90 .concat8 [ 16 16 0 0], L_0x55a1f3c69cc0, L_0x55a1f3c74980;
L_0x55a1f3c750d0 .concat8 [ 16 16 0 0], L_0x55a1f3c69d60, L_0x55a1f3c74a20;
S_0x55a1f2699790 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f26a60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3341a60_0 .net "a", 15 0, L_0x55a1f3c69fc0;  1 drivers
v0x55a1f3341b60_0 .net "b", 15 0, L_0x55a1f3c6a060;  1 drivers
v0x55a1f3335110_0 .net "ca", 15 0, L_0x55a1f3c69d60;  1 drivers
v0x55a1f33351d0_0 .net "cin", 15 0, L_0x55a1f3c6a100;  1 drivers
v0x55a1f33352b0_0 .net "sum", 15 0, L_0x55a1f3c69cc0;  1 drivers
L_0x55a1f3c61ad0 .part L_0x55a1f3c69fc0, 0, 4;
L_0x55a1f3c61b70 .part L_0x55a1f3c6a060, 0, 4;
L_0x55a1f3c61c10 .part L_0x55a1f3c6a100, 0, 4;
L_0x55a1f3c64460 .part L_0x55a1f3c69fc0, 4, 4;
L_0x55a1f3c64550 .part L_0x55a1f3c6a060, 4, 4;
L_0x55a1f3c64640 .part L_0x55a1f3c6a100, 4, 4;
L_0x55a1f3c66f20 .part L_0x55a1f3c69fc0, 8, 4;
L_0x55a1f3c66fc0 .part L_0x55a1f3c6a060, 8, 4;
L_0x55a1f3c670b0 .part L_0x55a1f3c6a100, 8, 4;
L_0x55a1f3c698c0 .part L_0x55a1f3c69fc0, 12, 4;
L_0x55a1f3c699f0 .part L_0x55a1f3c6a060, 12, 4;
L_0x55a1f3c69b20 .part L_0x55a1f3c6a100, 12, 4;
L_0x55a1f3c69cc0 .concat8 [ 4 4 4 4], L_0x55a1f3c618c0, L_0x55a1f3c64250, L_0x55a1f3c66d10, L_0x55a1f3c696b0;
L_0x55a1f3c69d60 .concat8 [ 4 4 4 4], L_0x55a1f3c61960, L_0x55a1f3c642f0, L_0x55a1f3c66db0, L_0x55a1f3c69750;
S_0x55a1f268cec0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2699790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f24f95f0_0 .net "a", 3 0, L_0x55a1f3c61ad0;  1 drivers
v0x55a1f24f96f0_0 .net "b", 3 0, L_0x55a1f3c61b70;  1 drivers
v0x55a1f24ecca0_0 .net "ca", 3 0, L_0x55a1f3c61960;  1 drivers
v0x55a1f24ecd60_0 .net "cin", 3 0, L_0x55a1f3c61c10;  1 drivers
v0x55a1f24ece40_0 .net "sum", 3 0, L_0x55a1f3c618c0;  1 drivers
L_0x55a1f3c5f880 .part L_0x55a1f3c61ad0, 0, 1;
L_0x55a1f3c5f9b0 .part L_0x55a1f3c61b70, 0, 1;
L_0x55a1f3c5fae0 .part L_0x55a1f3c61c10, 0, 1;
L_0x55a1f3c600f0 .part L_0x55a1f3c61ad0, 1, 1;
L_0x55a1f3c60220 .part L_0x55a1f3c61b70, 1, 1;
L_0x55a1f3c60350 .part L_0x55a1f3c61c10, 1, 1;
L_0x55a1f3c60a90 .part L_0x55a1f3c61ad0, 2, 1;
L_0x55a1f3c60bc0 .part L_0x55a1f3c61b70, 2, 1;
L_0x55a1f3c60d40 .part L_0x55a1f3c61c10, 2, 1;
L_0x55a1f3c61310 .part L_0x55a1f3c61ad0, 3, 1;
L_0x55a1f3c614d0 .part L_0x55a1f3c61b70, 3, 1;
L_0x55a1f3c61690 .part L_0x55a1f3c61c10, 3, 1;
L_0x55a1f3c618c0 .concat8 [ 1 1 1 1], L_0x55a1f3c5dc00, L_0x55a1f3c5fc80, L_0x55a1f3c60530, L_0x55a1f3c60ee0;
L_0x55a1f3c61960 .concat8 [ 1 1 1 1], L_0x55a1f3c5f770, L_0x55a1f3c5ffe0, L_0x55a1f3c60980, L_0x55a1f3c61200;
S_0x55a1f2670240 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f268cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5e210 .functor XOR 1, L_0x55a1f3c5f880, L_0x55a1f3c5f9b0, C4<0>, C4<0>;
L_0x55a1f3c5dc00 .functor XOR 1, L_0x55a1f3c5e210, L_0x55a1f3c5fae0, C4<0>, C4<0>;
L_0x55a1f3c5f420 .functor AND 1, L_0x55a1f3c5f880, L_0x55a1f3c5f9b0, C4<1>, C4<1>;
L_0x55a1f3c5f530 .functor AND 1, L_0x55a1f3c5f880, L_0x55a1f3c5fae0, C4<1>, C4<1>;
L_0x55a1f3c5f5f0 .functor OR 1, L_0x55a1f3c5f420, L_0x55a1f3c5f530, C4<0>, C4<0>;
L_0x55a1f3c5f700 .functor AND 1, L_0x55a1f3c5fae0, L_0x55a1f3c5f9b0, C4<1>, C4<1>;
L_0x55a1f3c5f770 .functor OR 1, L_0x55a1f3c5f5f0, L_0x55a1f3c5f700, C4<0>, C4<0>;
v0x55a1f26638f0_0 .net *"_s0", 0 0, L_0x55a1f3c5e210;  1 drivers
v0x55a1f26639f0_0 .net *"_s10", 0 0, L_0x55a1f3c5f700;  1 drivers
v0x55a1f2656f20_0 .net *"_s4", 0 0, L_0x55a1f3c5f420;  1 drivers
v0x55a1f2656ff0_0 .net *"_s6", 0 0, L_0x55a1f3c5f530;  1 drivers
v0x55a1f263cf80_0 .net *"_s8", 0 0, L_0x55a1f3c5f5f0;  1 drivers
v0x55a1f263d0b0_0 .net "a", 0 0, L_0x55a1f3c5f880;  1 drivers
v0x55a1f2630630_0 .net "b", 0 0, L_0x55a1f3c5f9b0;  1 drivers
v0x55a1f26306f0_0 .net "ca", 0 0, L_0x55a1f3c5f770;  1 drivers
v0x55a1f26307b0_0 .net "cin", 0 0, L_0x55a1f3c5fae0;  1 drivers
v0x55a1f2623ce0_0 .net "sum", 0 0, L_0x55a1f3c5dc00;  1 drivers
S_0x55a1f2608f40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f268cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c5fc10 .functor XOR 1, L_0x55a1f3c600f0, L_0x55a1f3c60220, C4<0>, C4<0>;
L_0x55a1f3c5fc80 .functor XOR 1, L_0x55a1f3c5fc10, L_0x55a1f3c60350, C4<0>, C4<0>;
L_0x55a1f3c5fcf0 .functor AND 1, L_0x55a1f3c600f0, L_0x55a1f3c60220, C4<1>, C4<1>;
L_0x55a1f3c5fd60 .functor AND 1, L_0x55a1f3c600f0, L_0x55a1f3c60350, C4<1>, C4<1>;
L_0x55a1f3c5fe20 .functor OR 1, L_0x55a1f3c5fcf0, L_0x55a1f3c5fd60, C4<0>, C4<0>;
L_0x55a1f3c5ff30 .functor AND 1, L_0x55a1f3c60350, L_0x55a1f3c60220, C4<1>, C4<1>;
L_0x55a1f3c5ffe0 .functor OR 1, L_0x55a1f3c5fe20, L_0x55a1f3c5ff30, C4<0>, C4<0>;
v0x55a1f2623e40_0 .net *"_s0", 0 0, L_0x55a1f3c5fc10;  1 drivers
v0x55a1f25fc5f0_0 .net *"_s10", 0 0, L_0x55a1f3c5ff30;  1 drivers
v0x55a1f25fc6b0_0 .net *"_s4", 0 0, L_0x55a1f3c5fcf0;  1 drivers
v0x55a1f25efca0_0 .net *"_s6", 0 0, L_0x55a1f3c5fd60;  1 drivers
v0x55a1f25efd80_0 .net *"_s8", 0 0, L_0x55a1f3c5fe20;  1 drivers
v0x55a1f25d5d00_0 .net "a", 0 0, L_0x55a1f3c600f0;  1 drivers
v0x55a1f25d5dc0_0 .net "b", 0 0, L_0x55a1f3c60220;  1 drivers
v0x55a1f25d5e80_0 .net "ca", 0 0, L_0x55a1f3c5ffe0;  1 drivers
v0x55a1f25c93b0_0 .net "cin", 0 0, L_0x55a1f3c60350;  1 drivers
v0x55a1f25c9470_0 .net "sum", 0 0, L_0x55a1f3c5fc80;  1 drivers
S_0x55a1f25bca60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f268cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c604c0 .functor XOR 1, L_0x55a1f3c60a90, L_0x55a1f3c60bc0, C4<0>, C4<0>;
L_0x55a1f3c60530 .functor XOR 1, L_0x55a1f3c604c0, L_0x55a1f3c60d40, C4<0>, C4<0>;
L_0x55a1f3c605f0 .functor AND 1, L_0x55a1f3c60a90, L_0x55a1f3c60bc0, C4<1>, C4<1>;
L_0x55a1f3c60700 .functor AND 1, L_0x55a1f3c60a90, L_0x55a1f3c60d40, C4<1>, C4<1>;
L_0x55a1f3c607c0 .functor OR 1, L_0x55a1f3c605f0, L_0x55a1f3c60700, C4<0>, C4<0>;
L_0x55a1f3c608d0 .functor AND 1, L_0x55a1f3c60d40, L_0x55a1f3c60bc0, C4<1>, C4<1>;
L_0x55a1f3c60980 .functor OR 1, L_0x55a1f3c607c0, L_0x55a1f3c608d0, C4<0>, C4<0>;
v0x55a1f25a0400_0 .net *"_s0", 0 0, L_0x55a1f3c604c0;  1 drivers
v0x55a1f25a04c0_0 .net *"_s10", 0 0, L_0x55a1f3c608d0;  1 drivers
v0x55a1f25a05a0_0 .net *"_s4", 0 0, L_0x55a1f3c605f0;  1 drivers
v0x55a1f2593ab0_0 .net *"_s6", 0 0, L_0x55a1f3c60700;  1 drivers
v0x55a1f2593b90_0 .net *"_s8", 0 0, L_0x55a1f3c607c0;  1 drivers
v0x55a1f2587160_0 .net "a", 0 0, L_0x55a1f3c60a90;  1 drivers
v0x55a1f2587220_0 .net "b", 0 0, L_0x55a1f3c60bc0;  1 drivers
v0x55a1f25872e0_0 .net "ca", 0 0, L_0x55a1f3c60980;  1 drivers
v0x55a1f256d1c0_0 .net "cin", 0 0, L_0x55a1f3c60d40;  1 drivers
v0x55a1f256d280_0 .net "sum", 0 0, L_0x55a1f3c60530;  1 drivers
S_0x55a1f2560870 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f268cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c60e70 .functor XOR 1, L_0x55a1f3c61310, L_0x55a1f3c614d0, C4<0>, C4<0>;
L_0x55a1f3c60ee0 .functor XOR 1, L_0x55a1f3c60e70, L_0x55a1f3c61690, C4<0>, C4<0>;
L_0x55a1f3c60f50 .functor AND 1, L_0x55a1f3c61310, L_0x55a1f3c614d0, C4<1>, C4<1>;
L_0x55a1f3c60fc0 .functor AND 1, L_0x55a1f3c61310, L_0x55a1f3c61690, C4<1>, C4<1>;
L_0x55a1f3c61080 .functor OR 1, L_0x55a1f3c60f50, L_0x55a1f3c60fc0, C4<0>, C4<0>;
L_0x55a1f3c61190 .functor AND 1, L_0x55a1f3c61690, L_0x55a1f3c614d0, C4<1>, C4<1>;
L_0x55a1f3c61200 .functor OR 1, L_0x55a1f3c61080, L_0x55a1f3c61190, C4<0>, C4<0>;
v0x55a1f2553f20_0 .net *"_s0", 0 0, L_0x55a1f3c60e70;  1 drivers
v0x55a1f2554020_0 .net *"_s10", 0 0, L_0x55a1f3c61190;  1 drivers
v0x55a1f2539180_0 .net *"_s4", 0 0, L_0x55a1f3c60f50;  1 drivers
v0x55a1f2539270_0 .net *"_s6", 0 0, L_0x55a1f3c60fc0;  1 drivers
v0x55a1f252c830_0 .net *"_s8", 0 0, L_0x55a1f3c61080;  1 drivers
v0x55a1f252c960_0 .net "a", 0 0, L_0x55a1f3c61310;  1 drivers
v0x55a1f251fee0_0 .net "b", 0 0, L_0x55a1f3c614d0;  1 drivers
v0x55a1f251ffa0_0 .net "ca", 0 0, L_0x55a1f3c61200;  1 drivers
v0x55a1f2520060_0 .net "cin", 0 0, L_0x55a1f3c61690;  1 drivers
v0x55a1f2505fd0_0 .net "sum", 0 0, L_0x55a1f3c60ee0;  1 drivers
S_0x55a1f24d05b0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2699790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f36d3960_0 .net "a", 3 0, L_0x55a1f3c64460;  1 drivers
v0x55a1f36d3a60_0 .net "b", 3 0, L_0x55a1f3c64550;  1 drivers
v0x55a1f36b7240_0 .net "ca", 3 0, L_0x55a1f3c642f0;  1 drivers
v0x55a1f36b7300_0 .net "cin", 3 0, L_0x55a1f3c64640;  1 drivers
v0x55a1f36b73e0_0 .net "sum", 3 0, L_0x55a1f3c64250;  1 drivers
L_0x55a1f3c62210 .part L_0x55a1f3c64460, 0, 1;
L_0x55a1f3c62340 .part L_0x55a1f3c64550, 0, 1;
L_0x55a1f3c62470 .part L_0x55a1f3c64640, 0, 1;
L_0x55a1f3c62a80 .part L_0x55a1f3c64460, 1, 1;
L_0x55a1f3c62bb0 .part L_0x55a1f3c64550, 1, 1;
L_0x55a1f3c62ce0 .part L_0x55a1f3c64640, 1, 1;
L_0x55a1f3c63420 .part L_0x55a1f3c64460, 2, 1;
L_0x55a1f3c63550 .part L_0x55a1f3c64550, 2, 1;
L_0x55a1f3c636d0 .part L_0x55a1f3c64640, 2, 1;
L_0x55a1f3c63ca0 .part L_0x55a1f3c64460, 3, 1;
L_0x55a1f3c63e60 .part L_0x55a1f3c64550, 3, 1;
L_0x55a1f3c64020 .part L_0x55a1f3c64640, 3, 1;
L_0x55a1f3c64250 .concat8 [ 1 1 1 1], L_0x55a1f3c61cb0, L_0x55a1f3c62610, L_0x55a1f3c62ec0, L_0x55a1f3c63870;
L_0x55a1f3c642f0 .concat8 [ 1 1 1 1], L_0x55a1f3c62100, L_0x55a1f3c62970, L_0x55a1f3c63310, L_0x55a1f3c63b90;
S_0x55a1f24c3ce0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f24d05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c61850 .functor XOR 1, L_0x55a1f3c62210, L_0x55a1f3c62340, C4<0>, C4<0>;
L_0x55a1f3c61cb0 .functor XOR 1, L_0x55a1f3c61850, L_0x55a1f3c62470, C4<0>, C4<0>;
L_0x55a1f3c61d70 .functor AND 1, L_0x55a1f3c62210, L_0x55a1f3c62340, C4<1>, C4<1>;
L_0x55a1f3c61e80 .functor AND 1, L_0x55a1f3c62210, L_0x55a1f3c62470, C4<1>, C4<1>;
L_0x55a1f3c61f40 .functor OR 1, L_0x55a1f3c61d70, L_0x55a1f3c61e80, C4<0>, C4<0>;
L_0x55a1f3c62050 .functor AND 1, L_0x55a1f3c62470, L_0x55a1f3c62340, C4<1>, C4<1>;
L_0x55a1f3c62100 .functor OR 1, L_0x55a1f3c61f40, L_0x55a1f3c62050, C4<0>, C4<0>;
v0x55a1f24b7390_0 .net *"_s0", 0 0, L_0x55a1f3c61850;  1 drivers
v0x55a1f24b7490_0 .net *"_s10", 0 0, L_0x55a1f3c62050;  1 drivers
v0x55a1f249d370_0 .net *"_s4", 0 0, L_0x55a1f3c61d70;  1 drivers
v0x55a1f249d440_0 .net *"_s6", 0 0, L_0x55a1f3c61e80;  1 drivers
v0x55a1f2490a20_0 .net *"_s8", 0 0, L_0x55a1f3c61f40;  1 drivers
v0x55a1f2490b50_0 .net "a", 0 0, L_0x55a1f3c62210;  1 drivers
v0x55a1f24840d0_0 .net "b", 0 0, L_0x55a1f3c62340;  1 drivers
v0x55a1f2484190_0 .net "ca", 0 0, L_0x55a1f3c62100;  1 drivers
v0x55a1f2484250_0 .net "cin", 0 0, L_0x55a1f3c62470;  1 drivers
v0x55a1f2469330_0 .net "sum", 0 0, L_0x55a1f3c61cb0;  1 drivers
S_0x55a1f245c9e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f24d05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c625a0 .functor XOR 1, L_0x55a1f3c62a80, L_0x55a1f3c62bb0, C4<0>, C4<0>;
L_0x55a1f3c62610 .functor XOR 1, L_0x55a1f3c625a0, L_0x55a1f3c62ce0, C4<0>, C4<0>;
L_0x55a1f3c62680 .functor AND 1, L_0x55a1f3c62a80, L_0x55a1f3c62bb0, C4<1>, C4<1>;
L_0x55a1f3c626f0 .functor AND 1, L_0x55a1f3c62a80, L_0x55a1f3c62ce0, C4<1>, C4<1>;
L_0x55a1f3c627b0 .functor OR 1, L_0x55a1f3c62680, L_0x55a1f3c626f0, C4<0>, C4<0>;
L_0x55a1f3c628c0 .functor AND 1, L_0x55a1f3c62ce0, L_0x55a1f3c62bb0, C4<1>, C4<1>;
L_0x55a1f3c62970 .functor OR 1, L_0x55a1f3c627b0, L_0x55a1f3c628c0, C4<0>, C4<0>;
v0x55a1f2469490_0 .net *"_s0", 0 0, L_0x55a1f3c625a0;  1 drivers
v0x55a1f2450090_0 .net *"_s10", 0 0, L_0x55a1f3c628c0;  1 drivers
v0x55a1f2450150_0 .net *"_s4", 0 0, L_0x55a1f3c62680;  1 drivers
v0x55a1f24360f0_0 .net *"_s6", 0 0, L_0x55a1f3c626f0;  1 drivers
v0x55a1f24361d0_0 .net *"_s8", 0 0, L_0x55a1f3c627b0;  1 drivers
v0x55a1f24297a0_0 .net "a", 0 0, L_0x55a1f3c62a80;  1 drivers
v0x55a1f2429860_0 .net "b", 0 0, L_0x55a1f3c62bb0;  1 drivers
v0x55a1f2429920_0 .net "ca", 0 0, L_0x55a1f3c62970;  1 drivers
v0x55a1f241ce50_0 .net "cin", 0 0, L_0x55a1f3c62ce0;  1 drivers
v0x55a1f241cf10_0 .net "sum", 0 0, L_0x55a1f3c62610;  1 drivers
S_0x55a1f37870c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f24d05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c62e50 .functor XOR 1, L_0x55a1f3c63420, L_0x55a1f3c63550, C4<0>, C4<0>;
L_0x55a1f3c62ec0 .functor XOR 1, L_0x55a1f3c62e50, L_0x55a1f3c636d0, C4<0>, C4<0>;
L_0x55a1f3c62f80 .functor AND 1, L_0x55a1f3c63420, L_0x55a1f3c63550, C4<1>, C4<1>;
L_0x55a1f3c63090 .functor AND 1, L_0x55a1f3c63420, L_0x55a1f3c636d0, C4<1>, C4<1>;
L_0x55a1f3c63150 .functor OR 1, L_0x55a1f3c62f80, L_0x55a1f3c63090, C4<0>, C4<0>;
L_0x55a1f3c63260 .functor AND 1, L_0x55a1f3c636d0, L_0x55a1f3c63550, C4<1>, C4<1>;
L_0x55a1f3c63310 .functor OR 1, L_0x55a1f3c63150, L_0x55a1f3c63260, C4<0>, C4<0>;
v0x55a1f377a770_0 .net *"_s0", 0 0, L_0x55a1f3c62e50;  1 drivers
v0x55a1f377a830_0 .net *"_s10", 0 0, L_0x55a1f3c63260;  1 drivers
v0x55a1f377a910_0 .net *"_s4", 0 0, L_0x55a1f3c62f80;  1 drivers
v0x55a1f376de20_0 .net *"_s6", 0 0, L_0x55a1f3c63090;  1 drivers
v0x55a1f376df00_0 .net *"_s8", 0 0, L_0x55a1f3c63150;  1 drivers
v0x55a1f3753e80_0 .net "a", 0 0, L_0x55a1f3c63420;  1 drivers
v0x55a1f3753f40_0 .net "b", 0 0, L_0x55a1f3c63550;  1 drivers
v0x55a1f3754000_0 .net "ca", 0 0, L_0x55a1f3c63310;  1 drivers
v0x55a1f3747530_0 .net "cin", 0 0, L_0x55a1f3c636d0;  1 drivers
v0x55a1f37475f0_0 .net "sum", 0 0, L_0x55a1f3c62ec0;  1 drivers
S_0x55a1f373abe0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f24d05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c63800 .functor XOR 1, L_0x55a1f3c63ca0, L_0x55a1f3c63e60, C4<0>, C4<0>;
L_0x55a1f3c63870 .functor XOR 1, L_0x55a1f3c63800, L_0x55a1f3c64020, C4<0>, C4<0>;
L_0x55a1f3c638e0 .functor AND 1, L_0x55a1f3c63ca0, L_0x55a1f3c63e60, C4<1>, C4<1>;
L_0x55a1f3c63950 .functor AND 1, L_0x55a1f3c63ca0, L_0x55a1f3c64020, C4<1>, C4<1>;
L_0x55a1f3c63a10 .functor OR 1, L_0x55a1f3c638e0, L_0x55a1f3c63950, C4<0>, C4<0>;
L_0x55a1f3c63b20 .functor AND 1, L_0x55a1f3c64020, L_0x55a1f3c63e60, C4<1>, C4<1>;
L_0x55a1f3c63b90 .functor OR 1, L_0x55a1f3c63a10, L_0x55a1f3c63b20, C4<0>, C4<0>;
v0x55a1f371fe40_0 .net *"_s0", 0 0, L_0x55a1f3c63800;  1 drivers
v0x55a1f371ff40_0 .net *"_s10", 0 0, L_0x55a1f3c63b20;  1 drivers
v0x55a1f37134f0_0 .net *"_s4", 0 0, L_0x55a1f3c638e0;  1 drivers
v0x55a1f37135e0_0 .net *"_s6", 0 0, L_0x55a1f3c63950;  1 drivers
v0x55a1f3706ba0_0 .net *"_s8", 0 0, L_0x55a1f3c63a10;  1 drivers
v0x55a1f3706cd0_0 .net "a", 0 0, L_0x55a1f3c63ca0;  1 drivers
v0x55a1f36ecc00_0 .net "b", 0 0, L_0x55a1f3c63e60;  1 drivers
v0x55a1f36eccc0_0 .net "ca", 0 0, L_0x55a1f3c63b90;  1 drivers
v0x55a1f36ecd80_0 .net "cin", 0 0, L_0x55a1f3c64020;  1 drivers
v0x55a1f36e0340_0 .net "sum", 0 0, L_0x55a1f3c63870;  1 drivers
S_0x55a1f36aa8f0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2699790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3515e90_0 .net "a", 3 0, L_0x55a1f3c66f20;  1 drivers
v0x55a1f3515f90_0 .net "b", 3 0, L_0x55a1f3c66fc0;  1 drivers
v0x55a1f3509540_0 .net "ca", 3 0, L_0x55a1f3c66db0;  1 drivers
v0x55a1f3509600_0 .net "cin", 3 0, L_0x55a1f3c670b0;  1 drivers
v0x55a1f35096e0_0 .net "sum", 3 0, L_0x55a1f3c66d10;  1 drivers
L_0x55a1f3c64cd0 .part L_0x55a1f3c66f20, 0, 1;
L_0x55a1f3c64e00 .part L_0x55a1f3c66fc0, 0, 1;
L_0x55a1f3c64f30 .part L_0x55a1f3c670b0, 0, 1;
L_0x55a1f3c65540 .part L_0x55a1f3c66f20, 1, 1;
L_0x55a1f3c65670 .part L_0x55a1f3c66fc0, 1, 1;
L_0x55a1f3c657a0 .part L_0x55a1f3c670b0, 1, 1;
L_0x55a1f3c65ee0 .part L_0x55a1f3c66f20, 2, 1;
L_0x55a1f3c66010 .part L_0x55a1f3c66fc0, 2, 1;
L_0x55a1f3c66190 .part L_0x55a1f3c670b0, 2, 1;
L_0x55a1f3c66760 .part L_0x55a1f3c66f20, 3, 1;
L_0x55a1f3c66920 .part L_0x55a1f3c66fc0, 3, 1;
L_0x55a1f3c66ae0 .part L_0x55a1f3c670b0, 3, 1;
L_0x55a1f3c66d10 .concat8 [ 1 1 1 1], L_0x55a1f3c64770, L_0x55a1f3c650d0, L_0x55a1f3c65980, L_0x55a1f3c66330;
L_0x55a1f3c66db0 .concat8 [ 1 1 1 1], L_0x55a1f3c64bc0, L_0x55a1f3c65430, L_0x55a1f3c65dd0, L_0x55a1f3c66650;
S_0x55a1f369e020 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f36aa8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c641e0 .functor XOR 1, L_0x55a1f3c64cd0, L_0x55a1f3c64e00, C4<0>, C4<0>;
L_0x55a1f3c64770 .functor XOR 1, L_0x55a1f3c641e0, L_0x55a1f3c64f30, C4<0>, C4<0>;
L_0x55a1f3c64830 .functor AND 1, L_0x55a1f3c64cd0, L_0x55a1f3c64e00, C4<1>, C4<1>;
L_0x55a1f3c64940 .functor AND 1, L_0x55a1f3c64cd0, L_0x55a1f3c64f30, C4<1>, C4<1>;
L_0x55a1f3c64a00 .functor OR 1, L_0x55a1f3c64830, L_0x55a1f3c64940, C4<0>, C4<0>;
L_0x55a1f3c64b10 .functor AND 1, L_0x55a1f3c64f30, L_0x55a1f3c64e00, C4<1>, C4<1>;
L_0x55a1f3c64bc0 .functor OR 1, L_0x55a1f3c64a00, L_0x55a1f3c64b10, C4<0>, C4<0>;
v0x55a1f3684080_0 .net *"_s0", 0 0, L_0x55a1f3c641e0;  1 drivers
v0x55a1f3684180_0 .net *"_s10", 0 0, L_0x55a1f3c64b10;  1 drivers
v0x55a1f36776b0_0 .net *"_s4", 0 0, L_0x55a1f3c64830;  1 drivers
v0x55a1f36777a0_0 .net *"_s6", 0 0, L_0x55a1f3c64940;  1 drivers
v0x55a1f366ad60_0 .net *"_s8", 0 0, L_0x55a1f3c64a00;  1 drivers
v0x55a1f366ae90_0 .net "a", 0 0, L_0x55a1f3c64cd0;  1 drivers
v0x55a1f364ffc0_0 .net "b", 0 0, L_0x55a1f3c64e00;  1 drivers
v0x55a1f3650080_0 .net "ca", 0 0, L_0x55a1f3c64bc0;  1 drivers
v0x55a1f3650140_0 .net "cin", 0 0, L_0x55a1f3c64f30;  1 drivers
v0x55a1f3643700_0 .net "sum", 0 0, L_0x55a1f3c64770;  1 drivers
S_0x55a1f3636d20 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f36aa8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c65060 .functor XOR 1, L_0x55a1f3c65540, L_0x55a1f3c65670, C4<0>, C4<0>;
L_0x55a1f3c650d0 .functor XOR 1, L_0x55a1f3c65060, L_0x55a1f3c657a0, C4<0>, C4<0>;
L_0x55a1f3c65140 .functor AND 1, L_0x55a1f3c65540, L_0x55a1f3c65670, C4<1>, C4<1>;
L_0x55a1f3c651b0 .functor AND 1, L_0x55a1f3c65540, L_0x55a1f3c657a0, C4<1>, C4<1>;
L_0x55a1f3c65270 .functor OR 1, L_0x55a1f3c65140, L_0x55a1f3c651b0, C4<0>, C4<0>;
L_0x55a1f3c65380 .functor AND 1, L_0x55a1f3c657a0, L_0x55a1f3c65670, C4<1>, C4<1>;
L_0x55a1f3c65430 .functor OR 1, L_0x55a1f3c65270, L_0x55a1f3c65380, C4<0>, C4<0>;
v0x55a1f361ce00_0 .net *"_s0", 0 0, L_0x55a1f3c65060;  1 drivers
v0x55a1f361cee0_0 .net *"_s10", 0 0, L_0x55a1f3c65380;  1 drivers
v0x55a1f3610430_0 .net *"_s4", 0 0, L_0x55a1f3c65140;  1 drivers
v0x55a1f3610520_0 .net *"_s6", 0 0, L_0x55a1f3c651b0;  1 drivers
v0x55a1f3603ae0_0 .net *"_s8", 0 0, L_0x55a1f3c65270;  1 drivers
v0x55a1f3603bc0_0 .net "a", 0 0, L_0x55a1f3c65540;  1 drivers
v0x55a1f3603c80_0 .net "b", 0 0, L_0x55a1f3c65670;  1 drivers
v0x55a1f35e6ba0_0 .net "ca", 0 0, L_0x55a1f3c65430;  1 drivers
v0x55a1f35e6c40_0 .net "cin", 0 0, L_0x55a1f3c657a0;  1 drivers
v0x55a1f35da250_0 .net "sum", 0 0, L_0x55a1f3c650d0;  1 drivers
S_0x55a1f35cd900 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f36aa8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c65910 .functor XOR 1, L_0x55a1f3c65ee0, L_0x55a1f3c66010, C4<0>, C4<0>;
L_0x55a1f3c65980 .functor XOR 1, L_0x55a1f3c65910, L_0x55a1f3c66190, C4<0>, C4<0>;
L_0x55a1f3c65a40 .functor AND 1, L_0x55a1f3c65ee0, L_0x55a1f3c66010, C4<1>, C4<1>;
L_0x55a1f3c65b50 .functor AND 1, L_0x55a1f3c65ee0, L_0x55a1f3c66190, C4<1>, C4<1>;
L_0x55a1f3c65c10 .functor OR 1, L_0x55a1f3c65a40, L_0x55a1f3c65b50, C4<0>, C4<0>;
L_0x55a1f3c65d20 .functor AND 1, L_0x55a1f3c66190, L_0x55a1f3c66010, C4<1>, C4<1>;
L_0x55a1f3c65dd0 .functor OR 1, L_0x55a1f3c65c10, L_0x55a1f3c65d20, C4<0>, C4<0>;
v0x55a1f35da3b0_0 .net *"_s0", 0 0, L_0x55a1f3c65910;  1 drivers
v0x55a1f35b3960_0 .net *"_s10", 0 0, L_0x55a1f3c65d20;  1 drivers
v0x55a1f35b3a40_0 .net *"_s4", 0 0, L_0x55a1f3c65a40;  1 drivers
v0x55a1f35a7010_0 .net *"_s6", 0 0, L_0x55a1f3c65b50;  1 drivers
v0x55a1f35a70f0_0 .net *"_s8", 0 0, L_0x55a1f3c65c10;  1 drivers
v0x55a1f359a6c0_0 .net "a", 0 0, L_0x55a1f3c65ee0;  1 drivers
v0x55a1f359a780_0 .net "b", 0 0, L_0x55a1f3c66010;  1 drivers
v0x55a1f359a840_0 .net "ca", 0 0, L_0x55a1f3c65dd0;  1 drivers
v0x55a1f357f920_0 .net "cin", 0 0, L_0x55a1f3c66190;  1 drivers
v0x55a1f357fa70_0 .net "sum", 0 0, L_0x55a1f3c65980;  1 drivers
S_0x55a1f3572fd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f36aa8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c662c0 .functor XOR 1, L_0x55a1f3c66760, L_0x55a1f3c66920, C4<0>, C4<0>;
L_0x55a1f3c66330 .functor XOR 1, L_0x55a1f3c662c0, L_0x55a1f3c66ae0, C4<0>, C4<0>;
L_0x55a1f3c663a0 .functor AND 1, L_0x55a1f3c66760, L_0x55a1f3c66920, C4<1>, C4<1>;
L_0x55a1f3c66410 .functor AND 1, L_0x55a1f3c66760, L_0x55a1f3c66ae0, C4<1>, C4<1>;
L_0x55a1f3c664d0 .functor OR 1, L_0x55a1f3c663a0, L_0x55a1f3c66410, C4<0>, C4<0>;
L_0x55a1f3c665e0 .functor AND 1, L_0x55a1f3c66ae0, L_0x55a1f3c66920, C4<1>, C4<1>;
L_0x55a1f3c66650 .functor OR 1, L_0x55a1f3c664d0, L_0x55a1f3c665e0, C4<0>, C4<0>;
v0x55a1f3573150_0 .net *"_s0", 0 0, L_0x55a1f3c662c0;  1 drivers
v0x55a1f3566680_0 .net *"_s10", 0 0, L_0x55a1f3c665e0;  1 drivers
v0x55a1f3566760_0 .net *"_s4", 0 0, L_0x55a1f3c663a0;  1 drivers
v0x55a1f354c6e0_0 .net *"_s6", 0 0, L_0x55a1f3c66410;  1 drivers
v0x55a1f354c7c0_0 .net *"_s8", 0 0, L_0x55a1f3c664d0;  1 drivers
v0x55a1f353fd90_0 .net "a", 0 0, L_0x55a1f3c66760;  1 drivers
v0x55a1f353fe50_0 .net "b", 0 0, L_0x55a1f3c66920;  1 drivers
v0x55a1f353ff10_0 .net "ca", 0 0, L_0x55a1f3c66650;  1 drivers
v0x55a1f3533440_0 .net "cin", 0 0, L_0x55a1f3c66ae0;  1 drivers
v0x55a1f3533590_0 .net "sum", 0 0, L_0x55a1f3c66330;  1 drivers
S_0x55a1f34fcbf0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2699790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3368350_0 .net "a", 3 0, L_0x55a1f3c698c0;  1 drivers
v0x55a1f3368450_0 .net "b", 3 0, L_0x55a1f3c699f0;  1 drivers
v0x55a1f335ba00_0 .net "ca", 3 0, L_0x55a1f3c69750;  1 drivers
v0x55a1f335bac0_0 .net "cin", 3 0, L_0x55a1f3c69b20;  1 drivers
v0x55a1f335bba0_0 .net "sum", 3 0, L_0x55a1f3c696b0;  1 drivers
L_0x55a1f3c67670 .part L_0x55a1f3c698c0, 0, 1;
L_0x55a1f3c677a0 .part L_0x55a1f3c699f0, 0, 1;
L_0x55a1f3c678d0 .part L_0x55a1f3c69b20, 0, 1;
L_0x55a1f3c67ee0 .part L_0x55a1f3c698c0, 1, 1;
L_0x55a1f3c68010 .part L_0x55a1f3c699f0, 1, 1;
L_0x55a1f3c68140 .part L_0x55a1f3c69b20, 1, 1;
L_0x55a1f3c68880 .part L_0x55a1f3c698c0, 2, 1;
L_0x55a1f3c689b0 .part L_0x55a1f3c699f0, 2, 1;
L_0x55a1f3c68b30 .part L_0x55a1f3c69b20, 2, 1;
L_0x55a1f3c69100 .part L_0x55a1f3c698c0, 3, 1;
L_0x55a1f3c692c0 .part L_0x55a1f3c699f0, 3, 1;
L_0x55a1f3c69480 .part L_0x55a1f3c69b20, 3, 1;
L_0x55a1f3c696b0 .concat8 [ 1 1 1 1], L_0x55a1f3c67150, L_0x55a1f3c67a70, L_0x55a1f3c68320, L_0x55a1f3c68cd0;
L_0x55a1f3c69750 .concat8 [ 1 1 1 1], L_0x55a1f3c67560, L_0x55a1f3c67dd0, L_0x55a1f3c68770, L_0x55a1f3c68ff0;
S_0x55a1f34e2cd0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f34fcbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c66ca0 .functor XOR 1, L_0x55a1f3c67670, L_0x55a1f3c677a0, C4<0>, C4<0>;
L_0x55a1f3c67150 .functor XOR 1, L_0x55a1f3c66ca0, L_0x55a1f3c678d0, C4<0>, C4<0>;
L_0x55a1f3c67210 .functor AND 1, L_0x55a1f3c67670, L_0x55a1f3c677a0, C4<1>, C4<1>;
L_0x55a1f3c67320 .functor AND 1, L_0x55a1f3c67670, L_0x55a1f3c678d0, C4<1>, C4<1>;
L_0x55a1f3c673e0 .functor OR 1, L_0x55a1f3c67210, L_0x55a1f3c67320, C4<0>, C4<0>;
L_0x55a1f3c674f0 .functor AND 1, L_0x55a1f3c678d0, L_0x55a1f3c677a0, C4<1>, C4<1>;
L_0x55a1f3c67560 .functor OR 1, L_0x55a1f3c673e0, L_0x55a1f3c674f0, C4<0>, C4<0>;
v0x55a1f34d6380_0 .net *"_s0", 0 0, L_0x55a1f3c66ca0;  1 drivers
v0x55a1f34d6480_0 .net *"_s10", 0 0, L_0x55a1f3c674f0;  1 drivers
v0x55a1f34c99b0_0 .net *"_s4", 0 0, L_0x55a1f3c67210;  1 drivers
v0x55a1f34c9aa0_0 .net *"_s6", 0 0, L_0x55a1f3c67320;  1 drivers
v0x55a1f34aec10_0 .net *"_s8", 0 0, L_0x55a1f3c673e0;  1 drivers
v0x55a1f34aed40_0 .net "a", 0 0, L_0x55a1f3c67670;  1 drivers
v0x55a1f34a22c0_0 .net "b", 0 0, L_0x55a1f3c677a0;  1 drivers
v0x55a1f34a2380_0 .net "ca", 0 0, L_0x55a1f3c67560;  1 drivers
v0x55a1f34a2440_0 .net "cin", 0 0, L_0x55a1f3c678d0;  1 drivers
v0x55a1f3495a00_0 .net "sum", 0 0, L_0x55a1f3c67150;  1 drivers
S_0x55a1f347b9d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f34fcbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c67a00 .functor XOR 1, L_0x55a1f3c67ee0, L_0x55a1f3c68010, C4<0>, C4<0>;
L_0x55a1f3c67a70 .functor XOR 1, L_0x55a1f3c67a00, L_0x55a1f3c68140, C4<0>, C4<0>;
L_0x55a1f3c67ae0 .functor AND 1, L_0x55a1f3c67ee0, L_0x55a1f3c68010, C4<1>, C4<1>;
L_0x55a1f3c67b50 .functor AND 1, L_0x55a1f3c67ee0, L_0x55a1f3c68140, C4<1>, C4<1>;
L_0x55a1f3c67c10 .functor OR 1, L_0x55a1f3c67ae0, L_0x55a1f3c67b50, C4<0>, C4<0>;
L_0x55a1f3c67d20 .functor AND 1, L_0x55a1f3c68140, L_0x55a1f3c68010, C4<1>, C4<1>;
L_0x55a1f3c67dd0 .functor OR 1, L_0x55a1f3c67c10, L_0x55a1f3c67d20, C4<0>, C4<0>;
v0x55a1f346f100_0 .net *"_s0", 0 0, L_0x55a1f3c67a00;  1 drivers
v0x55a1f346f1e0_0 .net *"_s10", 0 0, L_0x55a1f3c67d20;  1 drivers
v0x55a1f3462730_0 .net *"_s4", 0 0, L_0x55a1f3c67ae0;  1 drivers
v0x55a1f3462820_0 .net *"_s6", 0 0, L_0x55a1f3c67b50;  1 drivers
v0x55a1f3446070_0 .net *"_s8", 0 0, L_0x55a1f3c67c10;  1 drivers
v0x55a1f3446150_0 .net "a", 0 0, L_0x55a1f3c67ee0;  1 drivers
v0x55a1f3446210_0 .net "b", 0 0, L_0x55a1f3c68010;  1 drivers
v0x55a1f3439720_0 .net "ca", 0 0, L_0x55a1f3c67dd0;  1 drivers
v0x55a1f34397c0_0 .net "cin", 0 0, L_0x55a1f3c68140;  1 drivers
v0x55a1f342cdd0_0 .net "sum", 0 0, L_0x55a1f3c67a70;  1 drivers
S_0x55a1f3412e30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f34fcbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c682b0 .functor XOR 1, L_0x55a1f3c68880, L_0x55a1f3c689b0, C4<0>, C4<0>;
L_0x55a1f3c68320 .functor XOR 1, L_0x55a1f3c682b0, L_0x55a1f3c68b30, C4<0>, C4<0>;
L_0x55a1f3c683e0 .functor AND 1, L_0x55a1f3c68880, L_0x55a1f3c689b0, C4<1>, C4<1>;
L_0x55a1f3c684f0 .functor AND 1, L_0x55a1f3c68880, L_0x55a1f3c68b30, C4<1>, C4<1>;
L_0x55a1f3c685b0 .functor OR 1, L_0x55a1f3c683e0, L_0x55a1f3c684f0, C4<0>, C4<0>;
L_0x55a1f3c686c0 .functor AND 1, L_0x55a1f3c68b30, L_0x55a1f3c689b0, C4<1>, C4<1>;
L_0x55a1f3c68770 .functor OR 1, L_0x55a1f3c685b0, L_0x55a1f3c686c0, C4<0>, C4<0>;
v0x55a1f342cf30_0 .net *"_s0", 0 0, L_0x55a1f3c682b0;  1 drivers
v0x55a1f34064e0_0 .net *"_s10", 0 0, L_0x55a1f3c686c0;  1 drivers
v0x55a1f34065c0_0 .net *"_s4", 0 0, L_0x55a1f3c683e0;  1 drivers
v0x55a1f33f9b90_0 .net *"_s6", 0 0, L_0x55a1f3c684f0;  1 drivers
v0x55a1f33f9c70_0 .net *"_s8", 0 0, L_0x55a1f3c685b0;  1 drivers
v0x55a1f33dedf0_0 .net "a", 0 0, L_0x55a1f3c68880;  1 drivers
v0x55a1f33deeb0_0 .net "b", 0 0, L_0x55a1f3c689b0;  1 drivers
v0x55a1f33def70_0 .net "ca", 0 0, L_0x55a1f3c68770;  1 drivers
v0x55a1f33d24a0_0 .net "cin", 0 0, L_0x55a1f3c68b30;  1 drivers
v0x55a1f33d25f0_0 .net "sum", 0 0, L_0x55a1f3c68320;  1 drivers
S_0x55a1f33c5b50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f34fcbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c68c60 .functor XOR 1, L_0x55a1f3c69100, L_0x55a1f3c692c0, C4<0>, C4<0>;
L_0x55a1f3c68cd0 .functor XOR 1, L_0x55a1f3c68c60, L_0x55a1f3c69480, C4<0>, C4<0>;
L_0x55a1f3c68d40 .functor AND 1, L_0x55a1f3c69100, L_0x55a1f3c692c0, C4<1>, C4<1>;
L_0x55a1f3c68db0 .functor AND 1, L_0x55a1f3c69100, L_0x55a1f3c69480, C4<1>, C4<1>;
L_0x55a1f3c68e70 .functor OR 1, L_0x55a1f3c68d40, L_0x55a1f3c68db0, C4<0>, C4<0>;
L_0x55a1f3c68f80 .functor AND 1, L_0x55a1f3c69480, L_0x55a1f3c692c0, C4<1>, C4<1>;
L_0x55a1f3c68ff0 .functor OR 1, L_0x55a1f3c68e70, L_0x55a1f3c68f80, C4<0>, C4<0>;
v0x55a1f33c5cd0_0 .net *"_s0", 0 0, L_0x55a1f3c68c60;  1 drivers
v0x55a1f33abbb0_0 .net *"_s10", 0 0, L_0x55a1f3c68f80;  1 drivers
v0x55a1f33abc90_0 .net *"_s4", 0 0, L_0x55a1f3c68d40;  1 drivers
v0x55a1f339f260_0 .net *"_s6", 0 0, L_0x55a1f3c68db0;  1 drivers
v0x55a1f339f340_0 .net *"_s8", 0 0, L_0x55a1f3c68e70;  1 drivers
v0x55a1f3392910_0 .net "a", 0 0, L_0x55a1f3c69100;  1 drivers
v0x55a1f33929d0_0 .net "b", 0 0, L_0x55a1f3c692c0;  1 drivers
v0x55a1f3392a90_0 .net "ca", 0 0, L_0x55a1f3c68ff0;  1 drivers
v0x55a1f3374ca0_0 .net "cin", 0 0, L_0x55a1f3c69480;  1 drivers
v0x55a1f3374df0_0 .net "sum", 0 0, L_0x55a1f3c68cd0;  1 drivers
S_0x55a1f33287c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f26a60e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f1f70140_0 .net "a", 15 0, L_0x55a1f3c74c80;  1 drivers
v0x55a1f1f56020_0 .net "b", 15 0, L_0x55a1f3c74d70;  1 drivers
v0x55a1f1f56100_0 .net "ca", 15 0, L_0x55a1f3c74a20;  1 drivers
v0x55a1f1f561c0_0 .net "cin", 15 0, L_0x55a1f3c74e60;  1 drivers
v0x55a1f1f496d0_0 .net "sum", 15 0, L_0x55a1f3c74980;  1 drivers
L_0x55a1f3c6c8e0 .part L_0x55a1f3c74c80, 0, 4;
L_0x55a1f3c6c980 .part L_0x55a1f3c74d70, 0, 4;
L_0x55a1f3c6ca20 .part L_0x55a1f3c74e60, 0, 4;
L_0x55a1f3c6f220 .part L_0x55a1f3c74c80, 4, 4;
L_0x55a1f3c6f310 .part L_0x55a1f3c74d70, 4, 4;
L_0x55a1f3c6f400 .part L_0x55a1f3c74e60, 4, 4;
L_0x55a1f3c71be0 .part L_0x55a1f3c74c80, 8, 4;
L_0x55a1f3c71c80 .part L_0x55a1f3c74d70, 8, 4;
L_0x55a1f3c71d70 .part L_0x55a1f3c74e60, 8, 4;
L_0x55a1f3c74580 .part L_0x55a1f3c74c80, 12, 4;
L_0x55a1f3c746b0 .part L_0x55a1f3c74d70, 12, 4;
L_0x55a1f3c747e0 .part L_0x55a1f3c74e60, 12, 4;
L_0x55a1f3c74980 .concat8 [ 4 4 4 4], L_0x55a1f3c6c6d0, L_0x55a1f3c6f060, L_0x55a1f3c719d0, L_0x55a1f3c74370;
L_0x55a1f3c74a20 .concat8 [ 4 4 4 4], L_0x55a1f3c6c770, L_0x55a1f3c6f100, L_0x55a1f3c71a70, L_0x55a1f3c74410;
S_0x55a1f330da20 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f33287c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3188b70_0 .net "a", 3 0, L_0x55a1f3c6c8e0;  1 drivers
v0x55a1f3188c70_0 .net "b", 3 0, L_0x55a1f3c6c980;  1 drivers
v0x55a1f316ddd0_0 .net "ca", 3 0, L_0x55a1f3c6c770;  1 drivers
v0x55a1f316de90_0 .net "cin", 3 0, L_0x55a1f3c6ca20;  1 drivers
v0x55a1f316df70_0 .net "sum", 3 0, L_0x55a1f3c6c6d0;  1 drivers
L_0x55a1f3c6a690 .part L_0x55a1f3c6c8e0, 0, 1;
L_0x55a1f3c6a7c0 .part L_0x55a1f3c6c980, 0, 1;
L_0x55a1f3c6a8f0 .part L_0x55a1f3c6ca20, 0, 1;
L_0x55a1f3c6af00 .part L_0x55a1f3c6c8e0, 1, 1;
L_0x55a1f3c6b030 .part L_0x55a1f3c6c980, 1, 1;
L_0x55a1f3c6b160 .part L_0x55a1f3c6ca20, 1, 1;
L_0x55a1f3c6b8a0 .part L_0x55a1f3c6c8e0, 2, 1;
L_0x55a1f3c6b9d0 .part L_0x55a1f3c6c980, 2, 1;
L_0x55a1f3c6bb50 .part L_0x55a1f3c6ca20, 2, 1;
L_0x55a1f3c6c120 .part L_0x55a1f3c6c8e0, 3, 1;
L_0x55a1f3c6c2e0 .part L_0x55a1f3c6c980, 3, 1;
L_0x55a1f3c6c4a0 .part L_0x55a1f3c6ca20, 3, 1;
L_0x55a1f3c6c6d0 .concat8 [ 1 1 1 1], L_0x55a1f3c69640, L_0x55a1f3c6aa90, L_0x55a1f3c6b340, L_0x55a1f3c6bcf0;
L_0x55a1f3c6c770 .concat8 [ 1 1 1 1], L_0x55a1f3c6a580, L_0x55a1f3c6adf0, L_0x55a1f3c6b790, L_0x55a1f3c6c010;
S_0x55a1f3301150 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f330da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c69c50 .functor XOR 1, L_0x55a1f3c6a690, L_0x55a1f3c6a7c0, C4<0>, C4<0>;
L_0x55a1f3c69640 .functor XOR 1, L_0x55a1f3c69c50, L_0x55a1f3c6a8f0, C4<0>, C4<0>;
L_0x55a1f3c6a1f0 .functor AND 1, L_0x55a1f3c6a690, L_0x55a1f3c6a7c0, C4<1>, C4<1>;
L_0x55a1f3c6a300 .functor AND 1, L_0x55a1f3c6a690, L_0x55a1f3c6a8f0, C4<1>, C4<1>;
L_0x55a1f3c6a3c0 .functor OR 1, L_0x55a1f3c6a1f0, L_0x55a1f3c6a300, C4<0>, C4<0>;
L_0x55a1f3c6a4d0 .functor AND 1, L_0x55a1f3c6a8f0, L_0x55a1f3c6a7c0, C4<1>, C4<1>;
L_0x55a1f3c6a580 .functor OR 1, L_0x55a1f3c6a3c0, L_0x55a1f3c6a4d0, C4<0>, C4<0>;
v0x55a1f32f4800_0 .net *"_s0", 0 0, L_0x55a1f3c69c50;  1 drivers
v0x55a1f32f48e0_0 .net *"_s10", 0 0, L_0x55a1f3c6a4d0;  1 drivers
v0x55a1f32da7e0_0 .net *"_s4", 0 0, L_0x55a1f3c6a1f0;  1 drivers
v0x55a1f32da8d0_0 .net *"_s6", 0 0, L_0x55a1f3c6a300;  1 drivers
v0x55a1f32cde90_0 .net *"_s8", 0 0, L_0x55a1f3c6a3c0;  1 drivers
v0x55a1f32cdfc0_0 .net "a", 0 0, L_0x55a1f3c6a690;  1 drivers
v0x55a1f32c1540_0 .net "b", 0 0, L_0x55a1f3c6a7c0;  1 drivers
v0x55a1f32c1600_0 .net "ca", 0 0, L_0x55a1f3c6a580;  1 drivers
v0x55a1f32c16c0_0 .net "cin", 0 0, L_0x55a1f3c6a8f0;  1 drivers
v0x55a1f32a4f70_0 .net "sum", 0 0, L_0x55a1f3c69640;  1 drivers
S_0x55a1f3298590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f330da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6aa20 .functor XOR 1, L_0x55a1f3c6af00, L_0x55a1f3c6b030, C4<0>, C4<0>;
L_0x55a1f3c6aa90 .functor XOR 1, L_0x55a1f3c6aa20, L_0x55a1f3c6b160, C4<0>, C4<0>;
L_0x55a1f3c6ab00 .functor AND 1, L_0x55a1f3c6af00, L_0x55a1f3c6b030, C4<1>, C4<1>;
L_0x55a1f3c6ab70 .functor AND 1, L_0x55a1f3c6af00, L_0x55a1f3c6b160, C4<1>, C4<1>;
L_0x55a1f3c6ac30 .functor OR 1, L_0x55a1f3c6ab00, L_0x55a1f3c6ab70, C4<0>, C4<0>;
L_0x55a1f3c6ad40 .functor AND 1, L_0x55a1f3c6b160, L_0x55a1f3c6b030, C4<1>, C4<1>;
L_0x55a1f3c6adf0 .functor OR 1, L_0x55a1f3c6ac30, L_0x55a1f3c6ad40, C4<0>, C4<0>;
v0x55a1f328bcc0_0 .net *"_s0", 0 0, L_0x55a1f3c6aa20;  1 drivers
v0x55a1f328bda0_0 .net *"_s10", 0 0, L_0x55a1f3c6ad40;  1 drivers
v0x55a1f3271ca0_0 .net *"_s4", 0 0, L_0x55a1f3c6ab00;  1 drivers
v0x55a1f3271d90_0 .net *"_s6", 0 0, L_0x55a1f3c6ab70;  1 drivers
v0x55a1f3265350_0 .net *"_s8", 0 0, L_0x55a1f3c6ac30;  1 drivers
v0x55a1f3265430_0 .net "a", 0 0, L_0x55a1f3c6af00;  1 drivers
v0x55a1f32654f0_0 .net "b", 0 0, L_0x55a1f3c6b030;  1 drivers
v0x55a1f3258a00_0 .net "ca", 0 0, L_0x55a1f3c6adf0;  1 drivers
v0x55a1f3258aa0_0 .net "cin", 0 0, L_0x55a1f3c6b160;  1 drivers
v0x55a1f323dc50_0 .net "sum", 0 0, L_0x55a1f3c6aa90;  1 drivers
S_0x55a1f3231300 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f330da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6b2d0 .functor XOR 1, L_0x55a1f3c6b8a0, L_0x55a1f3c6b9d0, C4<0>, C4<0>;
L_0x55a1f3c6b340 .functor XOR 1, L_0x55a1f3c6b2d0, L_0x55a1f3c6bb50, C4<0>, C4<0>;
L_0x55a1f3c6b400 .functor AND 1, L_0x55a1f3c6b8a0, L_0x55a1f3c6b9d0, C4<1>, C4<1>;
L_0x55a1f3c6b510 .functor AND 1, L_0x55a1f3c6b8a0, L_0x55a1f3c6bb50, C4<1>, C4<1>;
L_0x55a1f3c6b5d0 .functor OR 1, L_0x55a1f3c6b400, L_0x55a1f3c6b510, C4<0>, C4<0>;
L_0x55a1f3c6b6e0 .functor AND 1, L_0x55a1f3c6bb50, L_0x55a1f3c6b9d0, C4<1>, C4<1>;
L_0x55a1f3c6b790 .functor OR 1, L_0x55a1f3c6b5d0, L_0x55a1f3c6b6e0, C4<0>, C4<0>;
v0x55a1f323ddb0_0 .net *"_s0", 0 0, L_0x55a1f3c6b2d0;  1 drivers
v0x55a1f32249b0_0 .net *"_s10", 0 0, L_0x55a1f3c6b6e0;  1 drivers
v0x55a1f3224a90_0 .net *"_s4", 0 0, L_0x55a1f3c6b400;  1 drivers
v0x55a1f320aa10_0 .net *"_s6", 0 0, L_0x55a1f3c6b510;  1 drivers
v0x55a1f320aaf0_0 .net *"_s8", 0 0, L_0x55a1f3c6b5d0;  1 drivers
v0x55a1f31fe0c0_0 .net "a", 0 0, L_0x55a1f3c6b8a0;  1 drivers
v0x55a1f31fe180_0 .net "b", 0 0, L_0x55a1f3c6b9d0;  1 drivers
v0x55a1f31fe240_0 .net "ca", 0 0, L_0x55a1f3c6b790;  1 drivers
v0x55a1f31f1770_0 .net "cin", 0 0, L_0x55a1f3c6bb50;  1 drivers
v0x55a1f31f18c0_0 .net "sum", 0 0, L_0x55a1f3c6b340;  1 drivers
S_0x55a1f31d5050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f330da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6bc80 .functor XOR 1, L_0x55a1f3c6c120, L_0x55a1f3c6c2e0, C4<0>, C4<0>;
L_0x55a1f3c6bcf0 .functor XOR 1, L_0x55a1f3c6bc80, L_0x55a1f3c6c4a0, C4<0>, C4<0>;
L_0x55a1f3c6bd60 .functor AND 1, L_0x55a1f3c6c120, L_0x55a1f3c6c2e0, C4<1>, C4<1>;
L_0x55a1f3c6bdd0 .functor AND 1, L_0x55a1f3c6c120, L_0x55a1f3c6c4a0, C4<1>, C4<1>;
L_0x55a1f3c6be90 .functor OR 1, L_0x55a1f3c6bd60, L_0x55a1f3c6bdd0, C4<0>, C4<0>;
L_0x55a1f3c6bfa0 .functor AND 1, L_0x55a1f3c6c4a0, L_0x55a1f3c6c2e0, C4<1>, C4<1>;
L_0x55a1f3c6c010 .functor OR 1, L_0x55a1f3c6be90, L_0x55a1f3c6bfa0, C4<0>, C4<0>;
v0x55a1f31d51d0_0 .net *"_s0", 0 0, L_0x55a1f3c6bc80;  1 drivers
v0x55a1f31c8700_0 .net *"_s10", 0 0, L_0x55a1f3c6bfa0;  1 drivers
v0x55a1f31c87e0_0 .net *"_s4", 0 0, L_0x55a1f3c6bd60;  1 drivers
v0x55a1f31bbdb0_0 .net *"_s6", 0 0, L_0x55a1f3c6bdd0;  1 drivers
v0x55a1f31bbe90_0 .net *"_s8", 0 0, L_0x55a1f3c6be90;  1 drivers
v0x55a1f31a1e10_0 .net "a", 0 0, L_0x55a1f3c6c120;  1 drivers
v0x55a1f31a1ed0_0 .net "b", 0 0, L_0x55a1f3c6c2e0;  1 drivers
v0x55a1f31a1f90_0 .net "ca", 0 0, L_0x55a1f3c6c010;  1 drivers
v0x55a1f31954c0_0 .net "cin", 0 0, L_0x55a1f3c6c4a0;  1 drivers
v0x55a1f3195610_0 .net "sum", 0 0, L_0x55a1f3c6bcf0;  1 drivers
S_0x55a1f3161480 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f33287c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f22e3ef0_0 .net "a", 3 0, L_0x55a1f3c6f220;  1 drivers
v0x55a1f22e3ff0_0 .net "b", 3 0, L_0x55a1f3c6f310;  1 drivers
v0x55a1f22c9150_0 .net "ca", 3 0, L_0x55a1f3c6f100;  1 drivers
v0x55a1f22c9210_0 .net "cin", 3 0, L_0x55a1f3c6f400;  1 drivers
v0x55a1f22c92f0_0 .net "sum", 3 0, L_0x55a1f3c6f060;  1 drivers
L_0x55a1f3c6d020 .part L_0x55a1f3c6f220, 0, 1;
L_0x55a1f3c6d150 .part L_0x55a1f3c6f310, 0, 1;
L_0x55a1f3c6d280 .part L_0x55a1f3c6f400, 0, 1;
L_0x55a1f3c6d890 .part L_0x55a1f3c6f220, 1, 1;
L_0x55a1f3c6d9c0 .part L_0x55a1f3c6f310, 1, 1;
L_0x55a1f3c6daf0 .part L_0x55a1f3c6f400, 1, 1;
L_0x55a1f3c6e230 .part L_0x55a1f3c6f220, 2, 1;
L_0x55a1f3c6e360 .part L_0x55a1f3c6f310, 2, 1;
L_0x55a1f3c6e4e0 .part L_0x55a1f3c6f400, 2, 1;
L_0x55a1f3c6eab0 .part L_0x55a1f3c6f220, 3, 1;
L_0x55a1f3c6ec70 .part L_0x55a1f3c6f310, 3, 1;
L_0x55a1f3c6ee30 .part L_0x55a1f3c6f400, 3, 1;
L_0x55a1f3c6f060 .concat8 [ 1 1 1 1], L_0x55a1f3c6cac0, L_0x55a1f3c6d420, L_0x55a1f3c6dcd0, L_0x55a1f3c6e680;
L_0x55a1f3c6f100 .concat8 [ 1 1 1 1], L_0x55a1f3c6cf10, L_0x55a1f3c6d780, L_0x55a1f3c6e120, L_0x55a1f3c6e9a0;
S_0x55a1f3154b30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3161480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6c660 .functor XOR 1, L_0x55a1f3c6d020, L_0x55a1f3c6d150, C4<0>, C4<0>;
L_0x55a1f3c6cac0 .functor XOR 1, L_0x55a1f3c6c660, L_0x55a1f3c6d280, C4<0>, C4<0>;
L_0x55a1f3c6cb80 .functor AND 1, L_0x55a1f3c6d020, L_0x55a1f3c6d150, C4<1>, C4<1>;
L_0x55a1f3c6cc90 .functor AND 1, L_0x55a1f3c6d020, L_0x55a1f3c6d280, C4<1>, C4<1>;
L_0x55a1f3c6cd50 .functor OR 1, L_0x55a1f3c6cb80, L_0x55a1f3c6cc90, C4<0>, C4<0>;
L_0x55a1f3c6ce60 .functor AND 1, L_0x55a1f3c6d280, L_0x55a1f3c6d150, C4<1>, C4<1>;
L_0x55a1f3c6cf10 .functor OR 1, L_0x55a1f3c6cd50, L_0x55a1f3c6ce60, C4<0>, C4<0>;
v0x55a1f313ab90_0 .net *"_s0", 0 0, L_0x55a1f3c6c660;  1 drivers
v0x55a1f313ac90_0 .net *"_s10", 0 0, L_0x55a1f3c6ce60;  1 drivers
v0x55a1f312e240_0 .net *"_s4", 0 0, L_0x55a1f3c6cb80;  1 drivers
v0x55a1f312e330_0 .net *"_s6", 0 0, L_0x55a1f3c6cc90;  1 drivers
v0x55a1f31218f0_0 .net *"_s8", 0 0, L_0x55a1f3c6cd50;  1 drivers
v0x55a1f3121a20_0 .net "a", 0 0, L_0x55a1f3c6d020;  1 drivers
v0x55a1f2400190_0 .net "b", 0 0, L_0x55a1f3c6d150;  1 drivers
v0x55a1f2400250_0 .net "ca", 0 0, L_0x55a1f3c6cf10;  1 drivers
v0x55a1f2400310_0 .net "cin", 0 0, L_0x55a1f3c6d280;  1 drivers
v0x55a1f23f38d0_0 .net "sum", 0 0, L_0x55a1f3c6cac0;  1 drivers
S_0x55a1f23e6ef0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3161480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6d3b0 .functor XOR 1, L_0x55a1f3c6d890, L_0x55a1f3c6d9c0, C4<0>, C4<0>;
L_0x55a1f3c6d420 .functor XOR 1, L_0x55a1f3c6d3b0, L_0x55a1f3c6daf0, C4<0>, C4<0>;
L_0x55a1f3c6d490 .functor AND 1, L_0x55a1f3c6d890, L_0x55a1f3c6d9c0, C4<1>, C4<1>;
L_0x55a1f3c6d500 .functor AND 1, L_0x55a1f3c6d890, L_0x55a1f3c6daf0, C4<1>, C4<1>;
L_0x55a1f3c6d5c0 .functor OR 1, L_0x55a1f3c6d490, L_0x55a1f3c6d500, C4<0>, C4<0>;
L_0x55a1f3c6d6d0 .functor AND 1, L_0x55a1f3c6daf0, L_0x55a1f3c6d9c0, C4<1>, C4<1>;
L_0x55a1f3c6d780 .functor OR 1, L_0x55a1f3c6d5c0, L_0x55a1f3c6d6d0, C4<0>, C4<0>;
v0x55a1f23ccf50_0 .net *"_s0", 0 0, L_0x55a1f3c6d3b0;  1 drivers
v0x55a1f23cd010_0 .net *"_s10", 0 0, L_0x55a1f3c6d6d0;  1 drivers
v0x55a1f23cd0f0_0 .net *"_s4", 0 0, L_0x55a1f3c6d490;  1 drivers
v0x55a1f23c0600_0 .net *"_s6", 0 0, L_0x55a1f3c6d500;  1 drivers
v0x55a1f23c06e0_0 .net *"_s8", 0 0, L_0x55a1f3c6d5c0;  1 drivers
v0x55a1f23b3cb0_0 .net "a", 0 0, L_0x55a1f3c6d890;  1 drivers
v0x55a1f23b3d70_0 .net "b", 0 0, L_0x55a1f3c6d9c0;  1 drivers
v0x55a1f23b3e30_0 .net "ca", 0 0, L_0x55a1f3c6d780;  1 drivers
v0x55a1f2398f10_0 .net "cin", 0 0, L_0x55a1f3c6daf0;  1 drivers
v0x55a1f2399060_0 .net "sum", 0 0, L_0x55a1f3c6d420;  1 drivers
S_0x55a1f238c5c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3161480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6dc60 .functor XOR 1, L_0x55a1f3c6e230, L_0x55a1f3c6e360, C4<0>, C4<0>;
L_0x55a1f3c6dcd0 .functor XOR 1, L_0x55a1f3c6dc60, L_0x55a1f3c6e4e0, C4<0>, C4<0>;
L_0x55a1f3c6dd90 .functor AND 1, L_0x55a1f3c6e230, L_0x55a1f3c6e360, C4<1>, C4<1>;
L_0x55a1f3c6dea0 .functor AND 1, L_0x55a1f3c6e230, L_0x55a1f3c6e4e0, C4<1>, C4<1>;
L_0x55a1f3c6df60 .functor OR 1, L_0x55a1f3c6dd90, L_0x55a1f3c6dea0, C4<0>, C4<0>;
L_0x55a1f3c6e070 .functor AND 1, L_0x55a1f3c6e4e0, L_0x55a1f3c6e360, C4<1>, C4<1>;
L_0x55a1f3c6e120 .functor OR 1, L_0x55a1f3c6df60, L_0x55a1f3c6e070, C4<0>, C4<0>;
v0x55a1f237fc70_0 .net *"_s0", 0 0, L_0x55a1f3c6dc60;  1 drivers
v0x55a1f237fd50_0 .net *"_s10", 0 0, L_0x55a1f3c6e070;  1 drivers
v0x55a1f2365cd0_0 .net *"_s4", 0 0, L_0x55a1f3c6dd90;  1 drivers
v0x55a1f2365dc0_0 .net *"_s6", 0 0, L_0x55a1f3c6dea0;  1 drivers
v0x55a1f2359380_0 .net *"_s8", 0 0, L_0x55a1f3c6df60;  1 drivers
v0x55a1f2359460_0 .net "a", 0 0, L_0x55a1f3c6e230;  1 drivers
v0x55a1f2359520_0 .net "b", 0 0, L_0x55a1f3c6e360;  1 drivers
v0x55a1f234ca30_0 .net "ca", 0 0, L_0x55a1f3c6e120;  1 drivers
v0x55a1f234caf0_0 .net "cin", 0 0, L_0x55a1f3c6e4e0;  1 drivers
v0x55a1f234cbb0_0 .net "sum", 0 0, L_0x55a1f3c6dcd0;  1 drivers
S_0x55a1f23303d0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3161480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6e610 .functor XOR 1, L_0x55a1f3c6eab0, L_0x55a1f3c6ec70, C4<0>, C4<0>;
L_0x55a1f3c6e680 .functor XOR 1, L_0x55a1f3c6e610, L_0x55a1f3c6ee30, C4<0>, C4<0>;
L_0x55a1f3c6e6f0 .functor AND 1, L_0x55a1f3c6eab0, L_0x55a1f3c6ec70, C4<1>, C4<1>;
L_0x55a1f3c6e760 .functor AND 1, L_0x55a1f3c6eab0, L_0x55a1f3c6ee30, C4<1>, C4<1>;
L_0x55a1f3c6e820 .functor OR 1, L_0x55a1f3c6e6f0, L_0x55a1f3c6e760, C4<0>, C4<0>;
L_0x55a1f3c6e930 .functor AND 1, L_0x55a1f3c6ee30, L_0x55a1f3c6ec70, C4<1>, C4<1>;
L_0x55a1f3c6e9a0 .functor OR 1, L_0x55a1f3c6e820, L_0x55a1f3c6e930, C4<0>, C4<0>;
v0x55a1f2330550_0 .net *"_s0", 0 0, L_0x55a1f3c6e610;  1 drivers
v0x55a1f2323a80_0 .net *"_s10", 0 0, L_0x55a1f3c6e930;  1 drivers
v0x55a1f2323b60_0 .net *"_s4", 0 0, L_0x55a1f3c6e6f0;  1 drivers
v0x55a1f2323c20_0 .net *"_s6", 0 0, L_0x55a1f3c6e760;  1 drivers
v0x55a1f2317130_0 .net *"_s8", 0 0, L_0x55a1f3c6e820;  1 drivers
v0x55a1f2317260_0 .net "a", 0 0, L_0x55a1f3c6eab0;  1 drivers
v0x55a1f22fd190_0 .net "b", 0 0, L_0x55a1f3c6ec70;  1 drivers
v0x55a1f22fd250_0 .net "ca", 0 0, L_0x55a1f3c6e9a0;  1 drivers
v0x55a1f22fd310_0 .net "cin", 0 0, L_0x55a1f3c6ee30;  1 drivers
v0x55a1f22f08d0_0 .net "sum", 0 0, L_0x55a1f3c6e680;  1 drivers
S_0x55a1f22bc800 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f33287c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2128e80_0 .net "a", 3 0, L_0x55a1f3c71be0;  1 drivers
v0x55a1f2128f80_0 .net "b", 3 0, L_0x55a1f3c71c80;  1 drivers
v0x55a1f211c530_0 .net "ca", 3 0, L_0x55a1f3c71a70;  1 drivers
v0x55a1f211c5f0_0 .net "cin", 3 0, L_0x55a1f3c71d70;  1 drivers
v0x55a1f211c6d0_0 .net "sum", 3 0, L_0x55a1f3c719d0;  1 drivers
L_0x55a1f3c6fa10 .part L_0x55a1f3c71be0, 0, 1;
L_0x55a1f3c6fb40 .part L_0x55a1f3c71c80, 0, 1;
L_0x55a1f3c6fc70 .part L_0x55a1f3c71d70, 0, 1;
L_0x55a1f3c70240 .part L_0x55a1f3c71be0, 1, 1;
L_0x55a1f3c70370 .part L_0x55a1f3c71c80, 1, 1;
L_0x55a1f3c704a0 .part L_0x55a1f3c71d70, 1, 1;
L_0x55a1f3c70ba0 .part L_0x55a1f3c71be0, 2, 1;
L_0x55a1f3c70cd0 .part L_0x55a1f3c71c80, 2, 1;
L_0x55a1f3c70e50 .part L_0x55a1f3c71d70, 2, 1;
L_0x55a1f3c71420 .part L_0x55a1f3c71be0, 3, 1;
L_0x55a1f3c715e0 .part L_0x55a1f3c71c80, 3, 1;
L_0x55a1f3c717a0 .part L_0x55a1f3c71d70, 3, 1;
L_0x55a1f3c719d0 .concat8 [ 1 1 1 1], L_0x55a1f3c6f4f0, L_0x55a1f3c6fe10, L_0x55a1f3c70640, L_0x55a1f3c70ff0;
L_0x55a1f3c71a70 .concat8 [ 1 1 1 1], L_0x55a1f3c6f900, L_0x55a1f3c70130, L_0x55a1f3c70a90, L_0x55a1f3c71310;
S_0x55a1f22aff30 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f22bc800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6eff0 .functor XOR 1, L_0x55a1f3c6fa10, L_0x55a1f3c6fb40, C4<0>, C4<0>;
L_0x55a1f3c6f4f0 .functor XOR 1, L_0x55a1f3c6eff0, L_0x55a1f3c6fc70, C4<0>, C4<0>;
L_0x55a1f3c6f5b0 .functor AND 1, L_0x55a1f3c6fa10, L_0x55a1f3c6fb40, C4<1>, C4<1>;
L_0x55a1f3c6f6c0 .functor AND 1, L_0x55a1f3c6fa10, L_0x55a1f3c6fc70, C4<1>, C4<1>;
L_0x55a1f3c6f780 .functor OR 1, L_0x55a1f3c6f5b0, L_0x55a1f3c6f6c0, C4<0>, C4<0>;
L_0x55a1f3c6f890 .functor AND 1, L_0x55a1f3c6fc70, L_0x55a1f3c6fb40, C4<1>, C4<1>;
L_0x55a1f3c6f900 .functor OR 1, L_0x55a1f3c6f780, L_0x55a1f3c6f890, C4<0>, C4<0>;
v0x55a1f2295f90_0 .net *"_s0", 0 0, L_0x55a1f3c6eff0;  1 drivers
v0x55a1f2296050_0 .net *"_s10", 0 0, L_0x55a1f3c6f890;  1 drivers
v0x55a1f22895c0_0 .net *"_s4", 0 0, L_0x55a1f3c6f5b0;  1 drivers
v0x55a1f2289690_0 .net *"_s6", 0 0, L_0x55a1f3c6f6c0;  1 drivers
v0x55a1f227cc70_0 .net *"_s8", 0 0, L_0x55a1f3c6f780;  1 drivers
v0x55a1f227cda0_0 .net "a", 0 0, L_0x55a1f3c6fa10;  1 drivers
v0x55a1f2260580_0 .net "b", 0 0, L_0x55a1f3c6fb40;  1 drivers
v0x55a1f2260640_0 .net "ca", 0 0, L_0x55a1f3c6f900;  1 drivers
v0x55a1f2260700_0 .net "cin", 0 0, L_0x55a1f3c6fc70;  1 drivers
v0x55a1f2253c30_0 .net "sum", 0 0, L_0x55a1f3c6f4f0;  1 drivers
S_0x55a1f22472e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f22bc800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c6fda0 .functor XOR 1, L_0x55a1f3c70240, L_0x55a1f3c70370, C4<0>, C4<0>;
L_0x55a1f3c6fe10 .functor XOR 1, L_0x55a1f3c6fda0, L_0x55a1f3c704a0, C4<0>, C4<0>;
L_0x55a1f3c6fe80 .functor AND 1, L_0x55a1f3c70240, L_0x55a1f3c70370, C4<1>, C4<1>;
L_0x55a1f3c6fef0 .functor AND 1, L_0x55a1f3c70240, L_0x55a1f3c704a0, C4<1>, C4<1>;
L_0x55a1f3c6ffb0 .functor OR 1, L_0x55a1f3c6fe80, L_0x55a1f3c6fef0, C4<0>, C4<0>;
L_0x55a1f3c700c0 .functor AND 1, L_0x55a1f3c704a0, L_0x55a1f3c70370, C4<1>, C4<1>;
L_0x55a1f3c70130 .functor OR 1, L_0x55a1f3c6ffb0, L_0x55a1f3c700c0, C4<0>, C4<0>;
v0x55a1f222d340_0 .net *"_s0", 0 0, L_0x55a1f3c6fda0;  1 drivers
v0x55a1f222d420_0 .net *"_s10", 0 0, L_0x55a1f3c700c0;  1 drivers
v0x55a1f22209f0_0 .net *"_s4", 0 0, L_0x55a1f3c6fe80;  1 drivers
v0x55a1f2220ae0_0 .net *"_s6", 0 0, L_0x55a1f3c6fef0;  1 drivers
v0x55a1f22140a0_0 .net *"_s8", 0 0, L_0x55a1f3c6ffb0;  1 drivers
v0x55a1f2214180_0 .net "a", 0 0, L_0x55a1f3c70240;  1 drivers
v0x55a1f2214240_0 .net "b", 0 0, L_0x55a1f3c70370;  1 drivers
v0x55a1f21f9300_0 .net "ca", 0 0, L_0x55a1f3c70130;  1 drivers
v0x55a1f21f93a0_0 .net "cin", 0 0, L_0x55a1f3c704a0;  1 drivers
v0x55a1f21ec9b0_0 .net "sum", 0 0, L_0x55a1f3c6fe10;  1 drivers
S_0x55a1f21e0060 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f22bc800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c705d0 .functor XOR 1, L_0x55a1f3c70ba0, L_0x55a1f3c70cd0, C4<0>, C4<0>;
L_0x55a1f3c70640 .functor XOR 1, L_0x55a1f3c705d0, L_0x55a1f3c70e50, C4<0>, C4<0>;
L_0x55a1f3c70700 .functor AND 1, L_0x55a1f3c70ba0, L_0x55a1f3c70cd0, C4<1>, C4<1>;
L_0x55a1f3c70810 .functor AND 1, L_0x55a1f3c70ba0, L_0x55a1f3c70e50, C4<1>, C4<1>;
L_0x55a1f3c708d0 .functor OR 1, L_0x55a1f3c70700, L_0x55a1f3c70810, C4<0>, C4<0>;
L_0x55a1f3c709e0 .functor AND 1, L_0x55a1f3c70e50, L_0x55a1f3c70cd0, C4<1>, C4<1>;
L_0x55a1f3c70a90 .functor OR 1, L_0x55a1f3c708d0, L_0x55a1f3c709e0, C4<0>, C4<0>;
v0x55a1f21ecb10_0 .net *"_s0", 0 0, L_0x55a1f3c705d0;  1 drivers
v0x55a1f21c60c0_0 .net *"_s10", 0 0, L_0x55a1f3c709e0;  1 drivers
v0x55a1f21c61a0_0 .net *"_s4", 0 0, L_0x55a1f3c70700;  1 drivers
v0x55a1f21b9770_0 .net *"_s6", 0 0, L_0x55a1f3c70810;  1 drivers
v0x55a1f21b9850_0 .net *"_s8", 0 0, L_0x55a1f3c708d0;  1 drivers
v0x55a1f21ace20_0 .net "a", 0 0, L_0x55a1f3c70ba0;  1 drivers
v0x55a1f21acee0_0 .net "b", 0 0, L_0x55a1f3c70cd0;  1 drivers
v0x55a1f21acfa0_0 .net "ca", 0 0, L_0x55a1f3c70a90;  1 drivers
v0x55a1f2190100_0 .net "cin", 0 0, L_0x55a1f3c70e50;  1 drivers
v0x55a1f21901c0_0 .net "sum", 0 0, L_0x55a1f3c70640;  1 drivers
S_0x55a1f21837b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f22bc800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c70f80 .functor XOR 1, L_0x55a1f3c71420, L_0x55a1f3c715e0, C4<0>, C4<0>;
L_0x55a1f3c70ff0 .functor XOR 1, L_0x55a1f3c70f80, L_0x55a1f3c717a0, C4<0>, C4<0>;
L_0x55a1f3c71060 .functor AND 1, L_0x55a1f3c71420, L_0x55a1f3c715e0, C4<1>, C4<1>;
L_0x55a1f3c710d0 .functor AND 1, L_0x55a1f3c71420, L_0x55a1f3c717a0, C4<1>, C4<1>;
L_0x55a1f3c71190 .functor OR 1, L_0x55a1f3c71060, L_0x55a1f3c710d0, C4<0>, C4<0>;
L_0x55a1f3c712a0 .functor AND 1, L_0x55a1f3c717a0, L_0x55a1f3c715e0, C4<1>, C4<1>;
L_0x55a1f3c71310 .functor OR 1, L_0x55a1f3c71190, L_0x55a1f3c712a0, C4<0>, C4<0>;
v0x55a1f2183930_0 .net *"_s0", 0 0, L_0x55a1f3c70f80;  1 drivers
v0x55a1f2176e60_0 .net *"_s10", 0 0, L_0x55a1f3c712a0;  1 drivers
v0x55a1f2176f40_0 .net *"_s4", 0 0, L_0x55a1f3c71060;  1 drivers
v0x55a1f215cec0_0 .net *"_s6", 0 0, L_0x55a1f3c710d0;  1 drivers
v0x55a1f215cfa0_0 .net *"_s8", 0 0, L_0x55a1f3c71190;  1 drivers
v0x55a1f2150570_0 .net "a", 0 0, L_0x55a1f3c71420;  1 drivers
v0x55a1f2150630_0 .net "b", 0 0, L_0x55a1f3c715e0;  1 drivers
v0x55a1f21506f0_0 .net "ca", 0 0, L_0x55a1f3c71310;  1 drivers
v0x55a1f2143c20_0 .net "cin", 0 0, L_0x55a1f3c717a0;  1 drivers
v0x55a1f2143d70_0 .net "sum", 0 0, L_0x55a1f3c70ff0;  1 drivers
S_0x55a1f210fbe0 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f33287c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f1f893c0_0 .net "a", 3 0, L_0x55a1f3c74580;  1 drivers
v0x55a1f1f7c910_0 .net "b", 3 0, L_0x55a1f3c746b0;  1 drivers
v0x55a1f1f7c9f0_0 .net "ca", 3 0, L_0x55a1f3c74410;  1 drivers
v0x55a1f1f7cab0_0 .net "cin", 3 0, L_0x55a1f3c747e0;  1 drivers
v0x55a1f1f6ffc0_0 .net "sum", 3 0, L_0x55a1f3c74370;  1 drivers
L_0x55a1f3c72330 .part L_0x55a1f3c74580, 0, 1;
L_0x55a1f3c72460 .part L_0x55a1f3c746b0, 0, 1;
L_0x55a1f3c72590 .part L_0x55a1f3c747e0, 0, 1;
L_0x55a1f3c72ba0 .part L_0x55a1f3c74580, 1, 1;
L_0x55a1f3c72cd0 .part L_0x55a1f3c746b0, 1, 1;
L_0x55a1f3c72e00 .part L_0x55a1f3c747e0, 1, 1;
L_0x55a1f3c73540 .part L_0x55a1f3c74580, 2, 1;
L_0x55a1f3c73670 .part L_0x55a1f3c746b0, 2, 1;
L_0x55a1f3c737f0 .part L_0x55a1f3c747e0, 2, 1;
L_0x55a1f3c73dc0 .part L_0x55a1f3c74580, 3, 1;
L_0x55a1f3c73f80 .part L_0x55a1f3c746b0, 3, 1;
L_0x55a1f3c74140 .part L_0x55a1f3c747e0, 3, 1;
L_0x55a1f3c74370 .concat8 [ 1 1 1 1], L_0x55a1f3c71e10, L_0x55a1f3c72730, L_0x55a1f3c72fe0, L_0x55a1f3c73990;
L_0x55a1f3c74410 .concat8 [ 1 1 1 1], L_0x55a1f3c72220, L_0x55a1f3c72a90, L_0x55a1f3c73430, L_0x55a1f3c73cb0;
S_0x55a1f20f5cc0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f210fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c71960 .functor XOR 1, L_0x55a1f3c72330, L_0x55a1f3c72460, C4<0>, C4<0>;
L_0x55a1f3c71e10 .functor XOR 1, L_0x55a1f3c71960, L_0x55a1f3c72590, C4<0>, C4<0>;
L_0x55a1f3c71ed0 .functor AND 1, L_0x55a1f3c72330, L_0x55a1f3c72460, C4<1>, C4<1>;
L_0x55a1f3c71fe0 .functor AND 1, L_0x55a1f3c72330, L_0x55a1f3c72590, C4<1>, C4<1>;
L_0x55a1f3c720a0 .functor OR 1, L_0x55a1f3c71ed0, L_0x55a1f3c71fe0, C4<0>, C4<0>;
L_0x55a1f3c721b0 .functor AND 1, L_0x55a1f3c72590, L_0x55a1f3c72460, C4<1>, C4<1>;
L_0x55a1f3c72220 .functor OR 1, L_0x55a1f3c720a0, L_0x55a1f3c721b0, C4<0>, C4<0>;
v0x55a1f20e9370_0 .net *"_s0", 0 0, L_0x55a1f3c71960;  1 drivers
v0x55a1f20e9470_0 .net *"_s10", 0 0, L_0x55a1f3c721b0;  1 drivers
v0x55a1f20dc9a0_0 .net *"_s4", 0 0, L_0x55a1f3c71ed0;  1 drivers
v0x55a1f20dca70_0 .net *"_s6", 0 0, L_0x55a1f3c71fe0;  1 drivers
v0x55a1f20c0340_0 .net *"_s8", 0 0, L_0x55a1f3c720a0;  1 drivers
v0x55a1f20c0470_0 .net "a", 0 0, L_0x55a1f3c72330;  1 drivers
v0x55a1f20b39f0_0 .net "b", 0 0, L_0x55a1f3c72460;  1 drivers
v0x55a1f20b3ab0_0 .net "ca", 0 0, L_0x55a1f3c72220;  1 drivers
v0x55a1f20b3b70_0 .net "cin", 0 0, L_0x55a1f3c72590;  1 drivers
v0x55a1f20a70a0_0 .net "sum", 0 0, L_0x55a1f3c71e10;  1 drivers
S_0x55a1f208d100 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f210fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c726c0 .functor XOR 1, L_0x55a1f3c72ba0, L_0x55a1f3c72cd0, C4<0>, C4<0>;
L_0x55a1f3c72730 .functor XOR 1, L_0x55a1f3c726c0, L_0x55a1f3c72e00, C4<0>, C4<0>;
L_0x55a1f3c727a0 .functor AND 1, L_0x55a1f3c72ba0, L_0x55a1f3c72cd0, C4<1>, C4<1>;
L_0x55a1f3c72810 .functor AND 1, L_0x55a1f3c72ba0, L_0x55a1f3c72e00, C4<1>, C4<1>;
L_0x55a1f3c728d0 .functor OR 1, L_0x55a1f3c727a0, L_0x55a1f3c72810, C4<0>, C4<0>;
L_0x55a1f3c729e0 .functor AND 1, L_0x55a1f3c72e00, L_0x55a1f3c72cd0, C4<1>, C4<1>;
L_0x55a1f3c72a90 .functor OR 1, L_0x55a1f3c728d0, L_0x55a1f3c729e0, C4<0>, C4<0>;
v0x55a1f20a7200_0 .net *"_s0", 0 0, L_0x55a1f3c726c0;  1 drivers
v0x55a1f20807b0_0 .net *"_s10", 0 0, L_0x55a1f3c729e0;  1 drivers
v0x55a1f2080870_0 .net *"_s4", 0 0, L_0x55a1f3c727a0;  1 drivers
v0x55a1f2073e60_0 .net *"_s6", 0 0, L_0x55a1f3c72810;  1 drivers
v0x55a1f2073f40_0 .net *"_s8", 0 0, L_0x55a1f3c728d0;  1 drivers
v0x55a1f20590c0_0 .net "a", 0 0, L_0x55a1f3c72ba0;  1 drivers
v0x55a1f2059180_0 .net "b", 0 0, L_0x55a1f3c72cd0;  1 drivers
v0x55a1f2059240_0 .net "ca", 0 0, L_0x55a1f3c72a90;  1 drivers
v0x55a1f204c770_0 .net "cin", 0 0, L_0x55a1f3c72e00;  1 drivers
v0x55a1f204c830_0 .net "sum", 0 0, L_0x55a1f3c72730;  1 drivers
S_0x55a1f203fe20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f210fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c72f70 .functor XOR 1, L_0x55a1f3c73540, L_0x55a1f3c73670, C4<0>, C4<0>;
L_0x55a1f3c72fe0 .functor XOR 1, L_0x55a1f3c72f70, L_0x55a1f3c737f0, C4<0>, C4<0>;
L_0x55a1f3c730a0 .functor AND 1, L_0x55a1f3c73540, L_0x55a1f3c73670, C4<1>, C4<1>;
L_0x55a1f3c731b0 .functor AND 1, L_0x55a1f3c73540, L_0x55a1f3c737f0, C4<1>, C4<1>;
L_0x55a1f3c73270 .functor OR 1, L_0x55a1f3c730a0, L_0x55a1f3c731b0, C4<0>, C4<0>;
L_0x55a1f3c73380 .functor AND 1, L_0x55a1f3c737f0, L_0x55a1f3c73670, C4<1>, C4<1>;
L_0x55a1f3c73430 .functor OR 1, L_0x55a1f3c73270, L_0x55a1f3c73380, C4<0>, C4<0>;
v0x55a1f2025e80_0 .net *"_s0", 0 0, L_0x55a1f3c72f70;  1 drivers
v0x55a1f2025f40_0 .net *"_s10", 0 0, L_0x55a1f3c73380;  1 drivers
v0x55a1f2026020_0 .net *"_s4", 0 0, L_0x55a1f3c730a0;  1 drivers
v0x55a1f2019530_0 .net *"_s6", 0 0, L_0x55a1f3c731b0;  1 drivers
v0x55a1f20195f0_0 .net *"_s8", 0 0, L_0x55a1f3c73270;  1 drivers
v0x55a1f200cbe0_0 .net "a", 0 0, L_0x55a1f3c73540;  1 drivers
v0x55a1f200cca0_0 .net "b", 0 0, L_0x55a1f3c73670;  1 drivers
v0x55a1f200cd60_0 .net "ca", 0 0, L_0x55a1f3c73430;  1 drivers
v0x55a1f1ff04e0_0 .net "cin", 0 0, L_0x55a1f3c737f0;  1 drivers
v0x55a1f1ff05a0_0 .net "sum", 0 0, L_0x55a1f3c72fe0;  1 drivers
S_0x55a1f1fe3b90 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f210fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c73920 .functor XOR 1, L_0x55a1f3c73dc0, L_0x55a1f3c73f80, C4<0>, C4<0>;
L_0x55a1f3c73990 .functor XOR 1, L_0x55a1f3c73920, L_0x55a1f3c74140, C4<0>, C4<0>;
L_0x55a1f3c73a00 .functor AND 1, L_0x55a1f3c73dc0, L_0x55a1f3c73f80, C4<1>, C4<1>;
L_0x55a1f3c73a70 .functor AND 1, L_0x55a1f3c73dc0, L_0x55a1f3c74140, C4<1>, C4<1>;
L_0x55a1f3c73b30 .functor OR 1, L_0x55a1f3c73a00, L_0x55a1f3c73a70, C4<0>, C4<0>;
L_0x55a1f3c73c40 .functor AND 1, L_0x55a1f3c74140, L_0x55a1f3c73f80, C4<1>, C4<1>;
L_0x55a1f3c73cb0 .functor OR 1, L_0x55a1f3c73b30, L_0x55a1f3c73c40, C4<0>, C4<0>;
v0x55a1f1fd7240_0 .net *"_s0", 0 0, L_0x55a1f3c73920;  1 drivers
v0x55a1f1fd7320_0 .net *"_s10", 0 0, L_0x55a1f3c73c40;  1 drivers
v0x55a1f1fbd2a0_0 .net *"_s4", 0 0, L_0x55a1f3c73a00;  1 drivers
v0x55a1f1fbd390_0 .net *"_s6", 0 0, L_0x55a1f3c73a70;  1 drivers
v0x55a1f1fb0950_0 .net *"_s8", 0 0, L_0x55a1f3c73b30;  1 drivers
v0x55a1f1fb0a30_0 .net "a", 0 0, L_0x55a1f3c73dc0;  1 drivers
v0x55a1f1fb0af0_0 .net "b", 0 0, L_0x55a1f3c73f80;  1 drivers
v0x55a1f1fa4000_0 .net "ca", 0 0, L_0x55a1f3c73cb0;  1 drivers
v0x55a1f1fa40a0_0 .net "cin", 0 0, L_0x55a1f3c74140;  1 drivers
v0x55a1f1f89260_0 .net "sum", 0 0, L_0x55a1f3c73990;  1 drivers
S_0x55a1f2e97400 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f26c0080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f384f000_0 .net "a", 31 0, L_0x55a1f3c8b420;  1 drivers
v0x55a1f384f100_0 .net "b", 31 0, L_0x55a1f3c8b510;  1 drivers
v0x55a1f384f1e0_0 .net "ca", 31 0, L_0x55a1f3c8b290;  1 drivers
v0x55a1f384f2a0_0 .net "cin", 31 0, L_0x55a1f3c8b600;  1 drivers
v0x55a1f384f380_0 .net "sum", 31 0, L_0x55a1f3c8b150;  1 drivers
L_0x55a1f3c80030 .part L_0x55a1f3c8b420, 0, 16;
L_0x55a1f3c800d0 .part L_0x55a1f3c8b510, 0, 16;
L_0x55a1f3c80170 .part L_0x55a1f3c8b600, 0, 16;
L_0x55a1f3c8ae40 .part L_0x55a1f3c8b420, 16, 16;
L_0x55a1f3c8af30 .part L_0x55a1f3c8b510, 16, 16;
L_0x55a1f3c8b020 .part L_0x55a1f3c8b600, 16, 16;
L_0x55a1f3c8b150 .concat8 [ 16 16 0 0], L_0x55a1f3c7fd30, L_0x55a1f3c8ab40;
L_0x55a1f3c8b290 .concat8 [ 16 16 0 0], L_0x55a1f3c7fdd0, L_0x55a1f3c8abe0;
S_0x55a1f2b55ac0 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f2e97400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38405b0_0 .net "a", 15 0, L_0x55a1f3c80030;  1 drivers
v0x55a1f38406b0_0 .net "b", 15 0, L_0x55a1f3c800d0;  1 drivers
v0x55a1f3840790_0 .net "ca", 15 0, L_0x55a1f3c7fdd0;  1 drivers
v0x55a1f3840850_0 .net "cin", 15 0, L_0x55a1f3c80170;  1 drivers
v0x55a1f3840930_0 .net "sum", 15 0, L_0x55a1f3c7fd30;  1 drivers
L_0x55a1f3c77b40 .part L_0x55a1f3c80030, 0, 4;
L_0x55a1f3c77be0 .part L_0x55a1f3c800d0, 0, 4;
L_0x55a1f3c77c80 .part L_0x55a1f3c80170, 0, 4;
L_0x55a1f3c7a4d0 .part L_0x55a1f3c80030, 4, 4;
L_0x55a1f3c7a5c0 .part L_0x55a1f3c800d0, 4, 4;
L_0x55a1f3c7a6b0 .part L_0x55a1f3c80170, 4, 4;
L_0x55a1f3c7cf90 .part L_0x55a1f3c80030, 8, 4;
L_0x55a1f3c7d030 .part L_0x55a1f3c800d0, 8, 4;
L_0x55a1f3c7d120 .part L_0x55a1f3c80170, 8, 4;
L_0x55a1f3c7f930 .part L_0x55a1f3c80030, 12, 4;
L_0x55a1f3c7fa60 .part L_0x55a1f3c800d0, 12, 4;
L_0x55a1f3c7fb90 .part L_0x55a1f3c80170, 12, 4;
L_0x55a1f3c7fd30 .concat8 [ 4 4 4 4], L_0x55a1f3c77930, L_0x55a1f3c7a2c0, L_0x55a1f3c7cd80, L_0x55a1f3c7f720;
L_0x55a1f3c7fdd0 .concat8 [ 4 4 4 4], L_0x55a1f3c779d0, L_0x55a1f3c7a360, L_0x55a1f3c7ce20, L_0x55a1f3c7f7c0;
S_0x55a1f28e56d0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f2b55ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2fcdd80_0 .net "a", 3 0, L_0x55a1f3c77b40;  1 drivers
v0x55a1f2fcde80_0 .net "b", 3 0, L_0x55a1f3c77be0;  1 drivers
v0x55a1f2fcdf60_0 .net "ca", 3 0, L_0x55a1f3c779d0;  1 drivers
v0x55a1f2fce020_0 .net "cin", 3 0, L_0x55a1f3c77c80;  1 drivers
v0x55a1f2f65420_0 .net "sum", 3 0, L_0x55a1f3c77930;  1 drivers
L_0x55a1f3c758f0 .part L_0x55a1f3c77b40, 0, 1;
L_0x55a1f3c75a20 .part L_0x55a1f3c77be0, 0, 1;
L_0x55a1f3c75b50 .part L_0x55a1f3c77c80, 0, 1;
L_0x55a1f3c76160 .part L_0x55a1f3c77b40, 1, 1;
L_0x55a1f3c76290 .part L_0x55a1f3c77be0, 1, 1;
L_0x55a1f3c763c0 .part L_0x55a1f3c77c80, 1, 1;
L_0x55a1f3c76b00 .part L_0x55a1f3c77b40, 2, 1;
L_0x55a1f3c76c30 .part L_0x55a1f3c77be0, 2, 1;
L_0x55a1f3c76db0 .part L_0x55a1f3c77c80, 2, 1;
L_0x55a1f3c77380 .part L_0x55a1f3c77b40, 3, 1;
L_0x55a1f3c77540 .part L_0x55a1f3c77be0, 3, 1;
L_0x55a1f3c77700 .part L_0x55a1f3c77c80, 3, 1;
L_0x55a1f3c77930 .concat8 [ 1 1 1 1], L_0x55a1f3c74300, L_0x55a1f3c75cf0, L_0x55a1f3c765a0, L_0x55a1f3c76f50;
L_0x55a1f3c779d0 .concat8 [ 1 1 1 1], L_0x55a1f3c757e0, L_0x55a1f3c76050, L_0x55a1f3c769f0, L_0x55a1f3c77270;
S_0x55a1f25a3c60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f28e56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c74910 .functor XOR 1, L_0x55a1f3c758f0, L_0x55a1f3c75a20, C4<0>, C4<0>;
L_0x55a1f3c74300 .functor XOR 1, L_0x55a1f3c74910, L_0x55a1f3c75b50, C4<0>, C4<0>;
L_0x55a1f3c75490 .functor AND 1, L_0x55a1f3c758f0, L_0x55a1f3c75a20, C4<1>, C4<1>;
L_0x55a1f3c755a0 .functor AND 1, L_0x55a1f3c758f0, L_0x55a1f3c75b50, C4<1>, C4<1>;
L_0x55a1f3c75660 .functor OR 1, L_0x55a1f3c75490, L_0x55a1f3c755a0, C4<0>, C4<0>;
L_0x55a1f3c75770 .functor AND 1, L_0x55a1f3c75b50, L_0x55a1f3c75a20, C4<1>, C4<1>;
L_0x55a1f3c757e0 .functor OR 1, L_0x55a1f3c75660, L_0x55a1f3c75770, C4<0>, C4<0>;
v0x55a1f2e975f0_0 .net *"_s0", 0 0, L_0x55a1f3c74910;  1 drivers
v0x55a1f32a8740_0 .net *"_s10", 0 0, L_0x55a1f3c75770;  1 drivers
v0x55a1f32a8840_0 .net *"_s4", 0 0, L_0x55a1f3c75490;  1 drivers
v0x55a1f32a8900_0 .net *"_s6", 0 0, L_0x55a1f3c755a0;  1 drivers
v0x55a1f2333c30_0 .net *"_s8", 0 0, L_0x55a1f3c75660;  1 drivers
v0x55a1f2333d40_0 .net "a", 0 0, L_0x55a1f3c758f0;  1 drivers
v0x55a1f2333e00_0 .net "b", 0 0, L_0x55a1f3c75a20;  1 drivers
v0x55a1f20c3ba0_0 .net "ca", 0 0, L_0x55a1f3c757e0;  1 drivers
v0x55a1f20c3c60_0 .net "cin", 0 0, L_0x55a1f3c75b50;  1 drivers
v0x55a1f20c3db0_0 .net "sum", 0 0, L_0x55a1f3c74300;  1 drivers
S_0x55a1f38325b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f28e56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c75c80 .functor XOR 1, L_0x55a1f3c76160, L_0x55a1f3c76290, C4<0>, C4<0>;
L_0x55a1f3c75cf0 .functor XOR 1, L_0x55a1f3c75c80, L_0x55a1f3c763c0, C4<0>, C4<0>;
L_0x55a1f3c75d60 .functor AND 1, L_0x55a1f3c76160, L_0x55a1f3c76290, C4<1>, C4<1>;
L_0x55a1f3c75dd0 .functor AND 1, L_0x55a1f3c76160, L_0x55a1f3c763c0, C4<1>, C4<1>;
L_0x55a1f3c75e90 .functor OR 1, L_0x55a1f3c75d60, L_0x55a1f3c75dd0, C4<0>, C4<0>;
L_0x55a1f3c75fa0 .functor AND 1, L_0x55a1f3c763c0, L_0x55a1f3c76290, C4<1>, C4<1>;
L_0x55a1f3c76050 .functor OR 1, L_0x55a1f3c75e90, L_0x55a1f3c75fa0, C4<0>, C4<0>;
v0x55a1f38327d0_0 .net *"_s0", 0 0, L_0x55a1f3c75c80;  1 drivers
v0x55a1f34498f0_0 .net *"_s10", 0 0, L_0x55a1f3c75fa0;  1 drivers
v0x55a1f34499d0_0 .net *"_s4", 0 0, L_0x55a1f3c75d60;  1 drivers
v0x55a1f3449ac0_0 .net *"_s6", 0 0, L_0x55a1f3c75dd0;  1 drivers
v0x55a1f2dc75f0_0 .net *"_s8", 0 0, L_0x55a1f3c75e90;  1 drivers
v0x55a1f2dc76b0_0 .net "a", 0 0, L_0x55a1f3c76160;  1 drivers
v0x55a1f2dc7770_0 .net "b", 0 0, L_0x55a1f3c76290;  1 drivers
v0x55a1f28158d0_0 .net "ca", 0 0, L_0x55a1f3c76050;  1 drivers
v0x55a1f2815990_0 .net "cin", 0 0, L_0x55a1f3c763c0;  1 drivers
v0x55a1f2815a50_0 .net "sum", 0 0, L_0x55a1f3c75cf0;  1 drivers
S_0x55a1f31d8930 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f28e56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c76530 .functor XOR 1, L_0x55a1f3c76b00, L_0x55a1f3c76c30, C4<0>, C4<0>;
L_0x55a1f3c765a0 .functor XOR 1, L_0x55a1f3c76530, L_0x55a1f3c76db0, C4<0>, C4<0>;
L_0x55a1f3c76660 .functor AND 1, L_0x55a1f3c76b00, L_0x55a1f3c76c30, C4<1>, C4<1>;
L_0x55a1f3c76770 .functor AND 1, L_0x55a1f3c76b00, L_0x55a1f3c76db0, C4<1>, C4<1>;
L_0x55a1f3c76830 .functor OR 1, L_0x55a1f3c76660, L_0x55a1f3c76770, C4<0>, C4<0>;
L_0x55a1f3c76940 .functor AND 1, L_0x55a1f3c76db0, L_0x55a1f3c76c30, C4<1>, C4<1>;
L_0x55a1f3c769f0 .functor OR 1, L_0x55a1f3c76830, L_0x55a1f3c76940, C4<0>, C4<0>;
v0x55a1f31d8b60_0 .net *"_s0", 0 0, L_0x55a1f3c76530;  1 drivers
v0x55a1f24d3e40_0 .net *"_s10", 0 0, L_0x55a1f3c76940;  1 drivers
v0x55a1f24d3f20_0 .net *"_s4", 0 0, L_0x55a1f3c76660;  1 drivers
v0x55a1f24d4010_0 .net *"_s6", 0 0, L_0x55a1f3c76770;  1 drivers
v0x55a1f2263e10_0 .net *"_s8", 0 0, L_0x55a1f3c76830;  1 drivers
v0x55a1f2263f40_0 .net "a", 0 0, L_0x55a1f3c76b00;  1 drivers
v0x55a1f2264000_0 .net "b", 0 0, L_0x55a1f3c76c30;  1 drivers
v0x55a1f3105930_0 .net "ca", 0 0, L_0x55a1f3c769f0;  1 drivers
v0x55a1f31059f0_0 .net "cin", 0 0, L_0x55a1f3c76db0;  1 drivers
v0x55a1f3105b40_0 .net "sum", 0 0, L_0x55a1f3c765a0;  1 drivers
S_0x55a1f3104dc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f28e56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c76ee0 .functor XOR 1, L_0x55a1f3c77380, L_0x55a1f3c77540, C4<0>, C4<0>;
L_0x55a1f3c76f50 .functor XOR 1, L_0x55a1f3c76ee0, L_0x55a1f3c77700, C4<0>, C4<0>;
L_0x55a1f3c76fc0 .functor AND 1, L_0x55a1f3c77380, L_0x55a1f3c77540, C4<1>, C4<1>;
L_0x55a1f3c77030 .functor AND 1, L_0x55a1f3c77380, L_0x55a1f3c77700, C4<1>, C4<1>;
L_0x55a1f3c770f0 .functor OR 1, L_0x55a1f3c76fc0, L_0x55a1f3c77030, C4<0>, C4<0>;
L_0x55a1f3c77200 .functor AND 1, L_0x55a1f3c77700, L_0x55a1f3c77540, C4<1>, C4<1>;
L_0x55a1f3c77270 .functor OR 1, L_0x55a1f3c770f0, L_0x55a1f3c77200, C4<0>, C4<0>;
v0x55a1f3104fc0_0 .net *"_s0", 0 0, L_0x55a1f3c76ee0;  1 drivers
v0x55a1f309db40_0 .net *"_s10", 0 0, L_0x55a1f3c77200;  1 drivers
v0x55a1f309dc20_0 .net *"_s4", 0 0, L_0x55a1f3c76fc0;  1 drivers
v0x55a1f309dd10_0 .net *"_s6", 0 0, L_0x55a1f3c77030;  1 drivers
v0x55a1f3035b70_0 .net *"_s8", 0 0, L_0x55a1f3c770f0;  1 drivers
v0x55a1f3035ca0_0 .net "a", 0 0, L_0x55a1f3c77380;  1 drivers
v0x55a1f3035d60_0 .net "b", 0 0, L_0x55a1f3c77540;  1 drivers
v0x55a1f3035000_0 .net "ca", 0 0, L_0x55a1f3c77270;  1 drivers
v0x55a1f30350c0_0 .net "cin", 0 0, L_0x55a1f3c77700;  1 drivers
v0x55a1f3035180_0 .net "sum", 0 0, L_0x55a1f3c76f50;  1 drivers
S_0x55a1f2f655a0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f2b55ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2b531b0_0 .net "a", 3 0, L_0x55a1f3c7a4d0;  1 drivers
v0x55a1f2b532b0_0 .net "b", 3 0, L_0x55a1f3c7a5c0;  1 drivers
v0x55a1f2b53390_0 .net "ca", 3 0, L_0x55a1f3c7a360;  1 drivers
v0x55a1f2b53450_0 .net "cin", 3 0, L_0x55a1f3c7a6b0;  1 drivers
v0x55a1f2aebf30_0 .net "sum", 3 0, L_0x55a1f3c7a2c0;  1 drivers
L_0x55a1f3c78280 .part L_0x55a1f3c7a4d0, 0, 1;
L_0x55a1f3c783b0 .part L_0x55a1f3c7a5c0, 0, 1;
L_0x55a1f3c784e0 .part L_0x55a1f3c7a6b0, 0, 1;
L_0x55a1f3c78af0 .part L_0x55a1f3c7a4d0, 1, 1;
L_0x55a1f3c78c20 .part L_0x55a1f3c7a5c0, 1, 1;
L_0x55a1f3c78d50 .part L_0x55a1f3c7a6b0, 1, 1;
L_0x55a1f3c79490 .part L_0x55a1f3c7a4d0, 2, 1;
L_0x55a1f3c795c0 .part L_0x55a1f3c7a5c0, 2, 1;
L_0x55a1f3c79740 .part L_0x55a1f3c7a6b0, 2, 1;
L_0x55a1f3c79d10 .part L_0x55a1f3c7a4d0, 3, 1;
L_0x55a1f3c79ed0 .part L_0x55a1f3c7a5c0, 3, 1;
L_0x55a1f3c7a090 .part L_0x55a1f3c7a6b0, 3, 1;
L_0x55a1f3c7a2c0 .concat8 [ 1 1 1 1], L_0x55a1f3c77d20, L_0x55a1f3c78680, L_0x55a1f3c78f30, L_0x55a1f3c798e0;
L_0x55a1f3c7a360 .concat8 [ 1 1 1 1], L_0x55a1f3c78170, L_0x55a1f3c789e0, L_0x55a1f3c79380, L_0x55a1f3c79c00;
S_0x55a1f2f64930 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2f655a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c778c0 .functor XOR 1, L_0x55a1f3c78280, L_0x55a1f3c783b0, C4<0>, C4<0>;
L_0x55a1f3c77d20 .functor XOR 1, L_0x55a1f3c778c0, L_0x55a1f3c784e0, C4<0>, C4<0>;
L_0x55a1f3c77de0 .functor AND 1, L_0x55a1f3c78280, L_0x55a1f3c783b0, C4<1>, C4<1>;
L_0x55a1f3c77ef0 .functor AND 1, L_0x55a1f3c78280, L_0x55a1f3c784e0, C4<1>, C4<1>;
L_0x55a1f3c77fb0 .functor OR 1, L_0x55a1f3c77de0, L_0x55a1f3c77ef0, C4<0>, C4<0>;
L_0x55a1f3c780c0 .functor AND 1, L_0x55a1f3c784e0, L_0x55a1f3c783b0, C4<1>, C4<1>;
L_0x55a1f3c78170 .functor OR 1, L_0x55a1f3c77fb0, L_0x55a1f3c780c0, C4<0>, C4<0>;
v0x55a1f2efd630_0 .net *"_s0", 0 0, L_0x55a1f3c778c0;  1 drivers
v0x55a1f2efd710_0 .net *"_s10", 0 0, L_0x55a1f3c780c0;  1 drivers
v0x55a1f2efd7f0_0 .net *"_s4", 0 0, L_0x55a1f3c77de0;  1 drivers
v0x55a1f2e95660_0 .net *"_s6", 0 0, L_0x55a1f3c77ef0;  1 drivers
v0x55a1f2e95740_0 .net *"_s8", 0 0, L_0x55a1f3c77fb0;  1 drivers
v0x55a1f2e95870_0 .net "a", 0 0, L_0x55a1f3c78280;  1 drivers
v0x55a1f2e94af0_0 .net "b", 0 0, L_0x55a1f3c783b0;  1 drivers
v0x55a1f2e94bb0_0 .net "ca", 0 0, L_0x55a1f3c78170;  1 drivers
v0x55a1f2e94c70_0 .net "cin", 0 0, L_0x55a1f3c784e0;  1 drivers
v0x55a1f2e94d30_0 .net "sum", 0 0, L_0x55a1f3c77d20;  1 drivers
S_0x55a1f2e2d860 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2f655a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c78610 .functor XOR 1, L_0x55a1f3c78af0, L_0x55a1f3c78c20, C4<0>, C4<0>;
L_0x55a1f3c78680 .functor XOR 1, L_0x55a1f3c78610, L_0x55a1f3c78d50, C4<0>, C4<0>;
L_0x55a1f3c786f0 .functor AND 1, L_0x55a1f3c78af0, L_0x55a1f3c78c20, C4<1>, C4<1>;
L_0x55a1f3c78760 .functor AND 1, L_0x55a1f3c78af0, L_0x55a1f3c78d50, C4<1>, C4<1>;
L_0x55a1f3c78820 .functor OR 1, L_0x55a1f3c786f0, L_0x55a1f3c78760, C4<0>, C4<0>;
L_0x55a1f3c78930 .functor AND 1, L_0x55a1f3c78d50, L_0x55a1f3c78c20, C4<1>, C4<1>;
L_0x55a1f3c789e0 .functor OR 1, L_0x55a1f3c78820, L_0x55a1f3c78930, C4<0>, C4<0>;
v0x55a1f2e2da60_0 .net *"_s0", 0 0, L_0x55a1f3c78610;  1 drivers
v0x55a1f2dc57d0_0 .net *"_s10", 0 0, L_0x55a1f3c78930;  1 drivers
v0x55a1f2dc58b0_0 .net *"_s4", 0 0, L_0x55a1f3c786f0;  1 drivers
v0x55a1f2dc59a0_0 .net *"_s6", 0 0, L_0x55a1f3c78760;  1 drivers
v0x55a1f2dc4c60_0 .net *"_s8", 0 0, L_0x55a1f3c78820;  1 drivers
v0x55a1f2dc4d90_0 .net "a", 0 0, L_0x55a1f3c78af0;  1 drivers
v0x55a1f2dc4e50_0 .net "b", 0 0, L_0x55a1f3c78c20;  1 drivers
v0x55a1f2d5d9e0_0 .net "ca", 0 0, L_0x55a1f3c789e0;  1 drivers
v0x55a1f2d5daa0_0 .net "cin", 0 0, L_0x55a1f3c78d50;  1 drivers
v0x55a1f2d5db60_0 .net "sum", 0 0, L_0x55a1f3c78680;  1 drivers
S_0x55a1f2cf41d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2f655a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c78ec0 .functor XOR 1, L_0x55a1f3c79490, L_0x55a1f3c795c0, C4<0>, C4<0>;
L_0x55a1f3c78f30 .functor XOR 1, L_0x55a1f3c78ec0, L_0x55a1f3c79740, C4<0>, C4<0>;
L_0x55a1f3c78ff0 .functor AND 1, L_0x55a1f3c79490, L_0x55a1f3c795c0, C4<1>, C4<1>;
L_0x55a1f3c79100 .functor AND 1, L_0x55a1f3c79490, L_0x55a1f3c79740, C4<1>, C4<1>;
L_0x55a1f3c791c0 .functor OR 1, L_0x55a1f3c78ff0, L_0x55a1f3c79100, C4<0>, C4<0>;
L_0x55a1f3c792d0 .functor AND 1, L_0x55a1f3c79740, L_0x55a1f3c795c0, C4<1>, C4<1>;
L_0x55a1f3c79380 .functor OR 1, L_0x55a1f3c791c0, L_0x55a1f3c792d0, C4<0>, C4<0>;
v0x55a1f2cf4400_0 .net *"_s0", 0 0, L_0x55a1f3c78ec0;  1 drivers
v0x55a1f2cf3660_0 .net *"_s10", 0 0, L_0x55a1f3c792d0;  1 drivers
v0x55a1f2cf3740_0 .net *"_s4", 0 0, L_0x55a1f3c78ff0;  1 drivers
v0x55a1f2cf3800_0 .net *"_s6", 0 0, L_0x55a1f3c79100;  1 drivers
v0x55a1f2cf38e0_0 .net *"_s8", 0 0, L_0x55a1f3c791c0;  1 drivers
v0x55a1f2c8c3e0_0 .net "a", 0 0, L_0x55a1f3c79490;  1 drivers
v0x55a1f2c8c4a0_0 .net "b", 0 0, L_0x55a1f3c795c0;  1 drivers
v0x55a1f2c8c560_0 .net "ca", 0 0, L_0x55a1f3c79380;  1 drivers
v0x55a1f2c8c620_0 .net "cin", 0 0, L_0x55a1f3c79740;  1 drivers
v0x55a1f2c23ae0_0 .net "sum", 0 0, L_0x55a1f3c78f30;  1 drivers
S_0x55a1f2c23c40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2f655a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c79870 .functor XOR 1, L_0x55a1f3c79d10, L_0x55a1f3c79ed0, C4<0>, C4<0>;
L_0x55a1f3c798e0 .functor XOR 1, L_0x55a1f3c79870, L_0x55a1f3c7a090, C4<0>, C4<0>;
L_0x55a1f3c79950 .functor AND 1, L_0x55a1f3c79d10, L_0x55a1f3c79ed0, C4<1>, C4<1>;
L_0x55a1f3c799c0 .functor AND 1, L_0x55a1f3c79d10, L_0x55a1f3c7a090, C4<1>, C4<1>;
L_0x55a1f3c79a80 .functor OR 1, L_0x55a1f3c79950, L_0x55a1f3c799c0, C4<0>, C4<0>;
L_0x55a1f3c79b90 .functor AND 1, L_0x55a1f3c7a090, L_0x55a1f3c79ed0, C4<1>, C4<1>;
L_0x55a1f3c79c00 .functor OR 1, L_0x55a1f3c79a80, L_0x55a1f3c79b90, C4<0>, C4<0>;
v0x55a1f2c22ff0_0 .net *"_s0", 0 0, L_0x55a1f3c79870;  1 drivers
v0x55a1f2c230f0_0 .net *"_s10", 0 0, L_0x55a1f3c79b90;  1 drivers
v0x55a1f2c231d0_0 .net *"_s4", 0 0, L_0x55a1f3c79950;  1 drivers
v0x55a1f2bbbcf0_0 .net *"_s6", 0 0, L_0x55a1f3c799c0;  1 drivers
v0x55a1f2bbbdb0_0 .net *"_s8", 0 0, L_0x55a1f3c79a80;  1 drivers
v0x55a1f2bbbee0_0 .net "a", 0 0, L_0x55a1f3c79d10;  1 drivers
v0x55a1f2b53d20_0 .net "b", 0 0, L_0x55a1f3c79ed0;  1 drivers
v0x55a1f2b53de0_0 .net "ca", 0 0, L_0x55a1f3c79c00;  1 drivers
v0x55a1f2b53ea0_0 .net "cin", 0 0, L_0x55a1f3c7a090;  1 drivers
v0x55a1f2b53f60_0 .net "sum", 0 0, L_0x55a1f3c798e0;  1 drivers
S_0x55a1f2aec0b0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f2b55ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f2671c80_0 .net "a", 3 0, L_0x55a1f3c7cf90;  1 drivers
v0x55a1f2671d80_0 .net "b", 3 0, L_0x55a1f3c7d030;  1 drivers
v0x55a1f2671e60_0 .net "ca", 3 0, L_0x55a1f3c7ce20;  1 drivers
v0x55a1f2671f20_0 .net "cin", 3 0, L_0x55a1f3c7d120;  1 drivers
v0x55a1f2671110_0 .net "sum", 3 0, L_0x55a1f3c7cd80;  1 drivers
L_0x55a1f3c7ad40 .part L_0x55a1f3c7cf90, 0, 1;
L_0x55a1f3c7ae70 .part L_0x55a1f3c7d030, 0, 1;
L_0x55a1f3c7afa0 .part L_0x55a1f3c7d120, 0, 1;
L_0x55a1f3c7b5b0 .part L_0x55a1f3c7cf90, 1, 1;
L_0x55a1f3c7b6e0 .part L_0x55a1f3c7d030, 1, 1;
L_0x55a1f3c7b810 .part L_0x55a1f3c7d120, 1, 1;
L_0x55a1f3c7bf50 .part L_0x55a1f3c7cf90, 2, 1;
L_0x55a1f3c7c080 .part L_0x55a1f3c7d030, 2, 1;
L_0x55a1f3c7c200 .part L_0x55a1f3c7d120, 2, 1;
L_0x55a1f3c7c7d0 .part L_0x55a1f3c7cf90, 3, 1;
L_0x55a1f3c7c990 .part L_0x55a1f3c7d030, 3, 1;
L_0x55a1f3c7cb50 .part L_0x55a1f3c7d120, 3, 1;
L_0x55a1f3c7cd80 .concat8 [ 1 1 1 1], L_0x55a1f3c7a7e0, L_0x55a1f3c7b140, L_0x55a1f3c7b9f0, L_0x55a1f3c7c3a0;
L_0x55a1f3c7ce20 .concat8 [ 1 1 1 1], L_0x55a1f3c7ac30, L_0x55a1f3c7b4a0, L_0x55a1f3c7be40, L_0x55a1f3c7c6c0;
S_0x55a1f2a83e90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2aec0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7a250 .functor XOR 1, L_0x55a1f3c7ad40, L_0x55a1f3c7ae70, C4<0>, C4<0>;
L_0x55a1f3c7a7e0 .functor XOR 1, L_0x55a1f3c7a250, L_0x55a1f3c7afa0, C4<0>, C4<0>;
L_0x55a1f3c7a8a0 .functor AND 1, L_0x55a1f3c7ad40, L_0x55a1f3c7ae70, C4<1>, C4<1>;
L_0x55a1f3c7a9b0 .functor AND 1, L_0x55a1f3c7ad40, L_0x55a1f3c7afa0, C4<1>, C4<1>;
L_0x55a1f3c7aa70 .functor OR 1, L_0x55a1f3c7a8a0, L_0x55a1f3c7a9b0, C4<0>, C4<0>;
L_0x55a1f3c7ab80 .functor AND 1, L_0x55a1f3c7afa0, L_0x55a1f3c7ae70, C4<1>, C4<1>;
L_0x55a1f3c7ac30 .functor OR 1, L_0x55a1f3c7aa70, L_0x55a1f3c7ab80, C4<0>, C4<0>;
v0x55a1f2a84110_0 .net *"_s0", 0 0, L_0x55a1f3c7a250;  1 drivers
v0x55a1f2a83320_0 .net *"_s10", 0 0, L_0x55a1f3c7ab80;  1 drivers
v0x55a1f2a833e0_0 .net *"_s4", 0 0, L_0x55a1f3c7a8a0;  1 drivers
v0x55a1f2a834d0_0 .net *"_s6", 0 0, L_0x55a1f3c7a9b0;  1 drivers
v0x55a1f2a835b0_0 .net *"_s8", 0 0, L_0x55a1f3c7aa70;  1 drivers
v0x55a1f2a1c0a0_0 .net "a", 0 0, L_0x55a1f3c7ad40;  1 drivers
v0x55a1f2a1c160_0 .net "b", 0 0, L_0x55a1f3c7ae70;  1 drivers
v0x55a1f2a1c220_0 .net "ca", 0 0, L_0x55a1f3c7ac30;  1 drivers
v0x55a1f2a1c2e0_0 .net "cin", 0 0, L_0x55a1f3c7afa0;  1 drivers
v0x55a1f29b37a0_0 .net "sum", 0 0, L_0x55a1f3c7a7e0;  1 drivers
S_0x55a1f29b2b80 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2aec0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7b0d0 .functor XOR 1, L_0x55a1f3c7b5b0, L_0x55a1f3c7b6e0, C4<0>, C4<0>;
L_0x55a1f3c7b140 .functor XOR 1, L_0x55a1f3c7b0d0, L_0x55a1f3c7b810, C4<0>, C4<0>;
L_0x55a1f3c7b1b0 .functor AND 1, L_0x55a1f3c7b5b0, L_0x55a1f3c7b6e0, C4<1>, C4<1>;
L_0x55a1f3c7b220 .functor AND 1, L_0x55a1f3c7b5b0, L_0x55a1f3c7b810, C4<1>, C4<1>;
L_0x55a1f3c7b2e0 .functor OR 1, L_0x55a1f3c7b1b0, L_0x55a1f3c7b220, C4<0>, C4<0>;
L_0x55a1f3c7b3f0 .functor AND 1, L_0x55a1f3c7b810, L_0x55a1f3c7b6e0, C4<1>, C4<1>;
L_0x55a1f3c7b4a0 .functor OR 1, L_0x55a1f3c7b2e0, L_0x55a1f3c7b3f0, C4<0>, C4<0>;
v0x55a1f29b2da0_0 .net *"_s0", 0 0, L_0x55a1f3c7b0d0;  1 drivers
v0x55a1f29b3900_0 .net *"_s10", 0 0, L_0x55a1f3c7b3f0;  1 drivers
v0x55a1f294b900_0 .net *"_s4", 0 0, L_0x55a1f3c7b1b0;  1 drivers
v0x55a1f294b9f0_0 .net *"_s6", 0 0, L_0x55a1f3c7b220;  1 drivers
v0x55a1f294bad0_0 .net *"_s8", 0 0, L_0x55a1f3c7b2e0;  1 drivers
v0x55a1f28e3930_0 .net "a", 0 0, L_0x55a1f3c7b5b0;  1 drivers
v0x55a1f28e39f0_0 .net "b", 0 0, L_0x55a1f3c7b6e0;  1 drivers
v0x55a1f28e3ab0_0 .net "ca", 0 0, L_0x55a1f3c7b4a0;  1 drivers
v0x55a1f28e3b70_0 .net "cin", 0 0, L_0x55a1f3c7b810;  1 drivers
v0x55a1f28e2dc0_0 .net "sum", 0 0, L_0x55a1f3c7b140;  1 drivers
S_0x55a1f28e2f20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2aec0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7b980 .functor XOR 1, L_0x55a1f3c7bf50, L_0x55a1f3c7c080, C4<0>, C4<0>;
L_0x55a1f3c7b9f0 .functor XOR 1, L_0x55a1f3c7b980, L_0x55a1f3c7c200, C4<0>, C4<0>;
L_0x55a1f3c7bab0 .functor AND 1, L_0x55a1f3c7bf50, L_0x55a1f3c7c080, C4<1>, C4<1>;
L_0x55a1f3c7bbc0 .functor AND 1, L_0x55a1f3c7bf50, L_0x55a1f3c7c200, C4<1>, C4<1>;
L_0x55a1f3c7bc80 .functor OR 1, L_0x55a1f3c7bab0, L_0x55a1f3c7bbc0, C4<0>, C4<0>;
L_0x55a1f3c7bd90 .functor AND 1, L_0x55a1f3c7c200, L_0x55a1f3c7c080, C4<1>, C4<1>;
L_0x55a1f3c7be40 .functor OR 1, L_0x55a1f3c7bc80, L_0x55a1f3c7bd90, C4<0>, C4<0>;
v0x55a1f287bbc0_0 .net *"_s0", 0 0, L_0x55a1f3c7b980;  1 drivers
v0x55a1f287bca0_0 .net *"_s10", 0 0, L_0x55a1f3c7bd90;  1 drivers
v0x55a1f287bd80_0 .net *"_s4", 0 0, L_0x55a1f3c7bab0;  1 drivers
v0x55a1f2813ab0_0 .net *"_s6", 0 0, L_0x55a1f3c7bbc0;  1 drivers
v0x55a1f2813b90_0 .net *"_s8", 0 0, L_0x55a1f3c7bc80;  1 drivers
v0x55a1f2813c70_0 .net "a", 0 0, L_0x55a1f3c7bf50;  1 drivers
v0x55a1f2813d30_0 .net "b", 0 0, L_0x55a1f3c7c080;  1 drivers
v0x55a1f2812f40_0 .net "ca", 0 0, L_0x55a1f3c7be40;  1 drivers
v0x55a1f2813000_0 .net "cin", 0 0, L_0x55a1f3c7c200;  1 drivers
v0x55a1f2813150_0 .net "sum", 0 0, L_0x55a1f3c7b9f0;  1 drivers
S_0x55a1f27abcc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2aec0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7c330 .functor XOR 1, L_0x55a1f3c7c7d0, L_0x55a1f3c7c990, C4<0>, C4<0>;
L_0x55a1f3c7c3a0 .functor XOR 1, L_0x55a1f3c7c330, L_0x55a1f3c7cb50, C4<0>, C4<0>;
L_0x55a1f3c7c410 .functor AND 1, L_0x55a1f3c7c7d0, L_0x55a1f3c7c990, C4<1>, C4<1>;
L_0x55a1f3c7c480 .functor AND 1, L_0x55a1f3c7c7d0, L_0x55a1f3c7cb50, C4<1>, C4<1>;
L_0x55a1f3c7c540 .functor OR 1, L_0x55a1f3c7c410, L_0x55a1f3c7c480, C4<0>, C4<0>;
L_0x55a1f3c7c650 .functor AND 1, L_0x55a1f3c7cb50, L_0x55a1f3c7c990, C4<1>, C4<1>;
L_0x55a1f3c7c6c0 .functor OR 1, L_0x55a1f3c7c540, L_0x55a1f3c7c650, C4<0>, C4<0>;
v0x55a1f27abec0_0 .net *"_s0", 0 0, L_0x55a1f3c7c330;  1 drivers
v0x55a1f2742060_0 .net *"_s10", 0 0, L_0x55a1f3c7c650;  1 drivers
v0x55a1f2742140_0 .net *"_s4", 0 0, L_0x55a1f3c7c410;  1 drivers
v0x55a1f2742230_0 .net *"_s6", 0 0, L_0x55a1f3c7c480;  1 drivers
v0x55a1f27414f0_0 .net *"_s8", 0 0, L_0x55a1f3c7c540;  1 drivers
v0x55a1f2741620_0 .net "a", 0 0, L_0x55a1f3c7c7d0;  1 drivers
v0x55a1f27416e0_0 .net "b", 0 0, L_0x55a1f3c7c990;  1 drivers
v0x55a1f26da270_0 .net "ca", 0 0, L_0x55a1f3c7c6c0;  1 drivers
v0x55a1f26da330_0 .net "cin", 0 0, L_0x55a1f3c7cb50;  1 drivers
v0x55a1f26da3f0_0 .net "sum", 0 0, L_0x55a1f3c7c3a0;  1 drivers
S_0x55a1f2671290 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f2b55ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38400b0_0 .net "a", 3 0, L_0x55a1f3c7f930;  1 drivers
v0x55a1f38401b0_0 .net "b", 3 0, L_0x55a1f3c7fa60;  1 drivers
v0x55a1f3840290_0 .net "ca", 3 0, L_0x55a1f3c7f7c0;  1 drivers
v0x55a1f3840350_0 .net "cin", 3 0, L_0x55a1f3c7fb90;  1 drivers
v0x55a1f3840430_0 .net "sum", 3 0, L_0x55a1f3c7f720;  1 drivers
L_0x55a1f3c7d6e0 .part L_0x55a1f3c7f930, 0, 1;
L_0x55a1f3c7d810 .part L_0x55a1f3c7fa60, 0, 1;
L_0x55a1f3c7d940 .part L_0x55a1f3c7fb90, 0, 1;
L_0x55a1f3c7df50 .part L_0x55a1f3c7f930, 1, 1;
L_0x55a1f3c7e080 .part L_0x55a1f3c7fa60, 1, 1;
L_0x55a1f3c7e1b0 .part L_0x55a1f3c7fb90, 1, 1;
L_0x55a1f3c7e8f0 .part L_0x55a1f3c7f930, 2, 1;
L_0x55a1f3c7ea20 .part L_0x55a1f3c7fa60, 2, 1;
L_0x55a1f3c7eba0 .part L_0x55a1f3c7fb90, 2, 1;
L_0x55a1f3c7f170 .part L_0x55a1f3c7f930, 3, 1;
L_0x55a1f3c7f330 .part L_0x55a1f3c7fa60, 3, 1;
L_0x55a1f3c7f4f0 .part L_0x55a1f3c7fb90, 3, 1;
L_0x55a1f3c7f720 .concat8 [ 1 1 1 1], L_0x55a1f3c7d1c0, L_0x55a1f3c7dae0, L_0x55a1f3c7e390, L_0x55a1f3c7ed40;
L_0x55a1f3c7f7c0 .concat8 [ 1 1 1 1], L_0x55a1f3c7d5d0, L_0x55a1f3c7de40, L_0x55a1f3c7e7e0, L_0x55a1f3c7f060;
S_0x55a1f2609f10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f2671290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7cd10 .functor XOR 1, L_0x55a1f3c7d6e0, L_0x55a1f3c7d810, C4<0>, C4<0>;
L_0x55a1f3c7d1c0 .functor XOR 1, L_0x55a1f3c7cd10, L_0x55a1f3c7d940, C4<0>, C4<0>;
L_0x55a1f3c7d280 .functor AND 1, L_0x55a1f3c7d6e0, L_0x55a1f3c7d810, C4<1>, C4<1>;
L_0x55a1f3c7d390 .functor AND 1, L_0x55a1f3c7d6e0, L_0x55a1f3c7d940, C4<1>, C4<1>;
L_0x55a1f3c7d450 .functor OR 1, L_0x55a1f3c7d280, L_0x55a1f3c7d390, C4<0>, C4<0>;
L_0x55a1f3c7d560 .functor AND 1, L_0x55a1f3c7d940, L_0x55a1f3c7d810, C4<1>, C4<1>;
L_0x55a1f3c7d5d0 .functor OR 1, L_0x55a1f3c7d450, L_0x55a1f3c7d560, C4<0>, C4<0>;
v0x55a1f25a1ec0_0 .net *"_s0", 0 0, L_0x55a1f3c7cd10;  1 drivers
v0x55a1f25a1fa0_0 .net *"_s10", 0 0, L_0x55a1f3c7d560;  1 drivers
v0x55a1f25a2080_0 .net *"_s4", 0 0, L_0x55a1f3c7d280;  1 drivers
v0x55a1f25a1350_0 .net *"_s6", 0 0, L_0x55a1f3c7d390;  1 drivers
v0x55a1f25a1430_0 .net *"_s8", 0 0, L_0x55a1f3c7d450;  1 drivers
v0x55a1f25a1560_0 .net "a", 0 0, L_0x55a1f3c7d6e0;  1 drivers
v0x55a1f253a0d0_0 .net "b", 0 0, L_0x55a1f3c7d810;  1 drivers
v0x55a1f253a190_0 .net "ca", 0 0, L_0x55a1f3c7d5d0;  1 drivers
v0x55a1f253a250_0 .net "cin", 0 0, L_0x55a1f3c7d940;  1 drivers
v0x55a1f253a310_0 .net "sum", 0 0, L_0x55a1f3c7d1c0;  1 drivers
S_0x55a1f24d2070 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f2671290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7da70 .functor XOR 1, L_0x55a1f3c7df50, L_0x55a1f3c7e080, C4<0>, C4<0>;
L_0x55a1f3c7dae0 .functor XOR 1, L_0x55a1f3c7da70, L_0x55a1f3c7e1b0, C4<0>, C4<0>;
L_0x55a1f3c7db50 .functor AND 1, L_0x55a1f3c7df50, L_0x55a1f3c7e080, C4<1>, C4<1>;
L_0x55a1f3c7dbc0 .functor AND 1, L_0x55a1f3c7df50, L_0x55a1f3c7e1b0, C4<1>, C4<1>;
L_0x55a1f3c7dc80 .functor OR 1, L_0x55a1f3c7db50, L_0x55a1f3c7dbc0, C4<0>, C4<0>;
L_0x55a1f3c7dd90 .functor AND 1, L_0x55a1f3c7e1b0, L_0x55a1f3c7e080, C4<1>, C4<1>;
L_0x55a1f3c7de40 .functor OR 1, L_0x55a1f3c7dc80, L_0x55a1f3c7dd90, C4<0>, C4<0>;
v0x55a1f24d2270_0 .net *"_s0", 0 0, L_0x55a1f3c7da70;  1 drivers
v0x55a1f24d1500_0 .net *"_s10", 0 0, L_0x55a1f3c7dd90;  1 drivers
v0x55a1f24d15e0_0 .net *"_s4", 0 0, L_0x55a1f3c7db50;  1 drivers
v0x55a1f24d16d0_0 .net *"_s6", 0 0, L_0x55a1f3c7dbc0;  1 drivers
v0x55a1f246a280_0 .net *"_s8", 0 0, L_0x55a1f3c7dc80;  1 drivers
v0x55a1f246a3b0_0 .net "a", 0 0, L_0x55a1f3c7df50;  1 drivers
v0x55a1f246a470_0 .net "b", 0 0, L_0x55a1f3c7e080;  1 drivers
v0x55a1f3788b80_0 .net "ca", 0 0, L_0x55a1f3c7de40;  1 drivers
v0x55a1f3788c40_0 .net "cin", 0 0, L_0x55a1f3c7e1b0;  1 drivers
v0x55a1f3788d00_0 .net "sum", 0 0, L_0x55a1f3c7dae0;  1 drivers
S_0x55a1f3788010 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f2671290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7e320 .functor XOR 1, L_0x55a1f3c7e8f0, L_0x55a1f3c7ea20, C4<0>, C4<0>;
L_0x55a1f3c7e390 .functor XOR 1, L_0x55a1f3c7e320, L_0x55a1f3c7eba0, C4<0>, C4<0>;
L_0x55a1f3c7e450 .functor AND 1, L_0x55a1f3c7e8f0, L_0x55a1f3c7ea20, C4<1>, C4<1>;
L_0x55a1f3c7e560 .functor AND 1, L_0x55a1f3c7e8f0, L_0x55a1f3c7eba0, C4<1>, C4<1>;
L_0x55a1f3c7e620 .functor OR 1, L_0x55a1f3c7e450, L_0x55a1f3c7e560, C4<0>, C4<0>;
L_0x55a1f3c7e730 .functor AND 1, L_0x55a1f3c7eba0, L_0x55a1f3c7ea20, C4<1>, C4<1>;
L_0x55a1f3c7e7e0 .functor OR 1, L_0x55a1f3c7e620, L_0x55a1f3c7e730, C4<0>, C4<0>;
v0x55a1f3788240_0 .net *"_s0", 0 0, L_0x55a1f3c7e320;  1 drivers
v0x55a1f3720d90_0 .net *"_s10", 0 0, L_0x55a1f3c7e730;  1 drivers
v0x55a1f3720e70_0 .net *"_s4", 0 0, L_0x55a1f3c7e450;  1 drivers
v0x55a1f3720f30_0 .net *"_s6", 0 0, L_0x55a1f3c7e560;  1 drivers
v0x55a1f3721010_0 .net *"_s8", 0 0, L_0x55a1f3c7e620;  1 drivers
v0x55a1f36b8d00_0 .net "a", 0 0, L_0x55a1f3c7e8f0;  1 drivers
v0x55a1f36b8da0_0 .net "b", 0 0, L_0x55a1f3c7ea20;  1 drivers
v0x55a1f36b8e60_0 .net "ca", 0 0, L_0x55a1f3c7e7e0;  1 drivers
v0x55a1f36b8f20_0 .net "cin", 0 0, L_0x55a1f3c7eba0;  1 drivers
v0x55a1f36b8190_0 .net "sum", 0 0, L_0x55a1f3c7e390;  1 drivers
S_0x55a1f383f520 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f2671290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7ecd0 .functor XOR 1, L_0x55a1f3c7f170, L_0x55a1f3c7f330, C4<0>, C4<0>;
L_0x55a1f3c7ed40 .functor XOR 1, L_0x55a1f3c7ecd0, L_0x55a1f3c7f4f0, C4<0>, C4<0>;
L_0x55a1f3c7edb0 .functor AND 1, L_0x55a1f3c7f170, L_0x55a1f3c7f330, C4<1>, C4<1>;
L_0x55a1f3c7ee20 .functor AND 1, L_0x55a1f3c7f170, L_0x55a1f3c7f4f0, C4<1>, C4<1>;
L_0x55a1f3c7eee0 .functor OR 1, L_0x55a1f3c7edb0, L_0x55a1f3c7ee20, C4<0>, C4<0>;
L_0x55a1f3c7eff0 .functor AND 1, L_0x55a1f3c7f4f0, L_0x55a1f3c7f330, C4<1>, C4<1>;
L_0x55a1f3c7f060 .functor OR 1, L_0x55a1f3c7eee0, L_0x55a1f3c7eff0, C4<0>, C4<0>;
v0x55a1f383f770_0 .net *"_s0", 0 0, L_0x55a1f3c7ecd0;  1 drivers
v0x55a1f383f870_0 .net *"_s10", 0 0, L_0x55a1f3c7eff0;  1 drivers
v0x55a1f383f950_0 .net *"_s4", 0 0, L_0x55a1f3c7edb0;  1 drivers
v0x55a1f383fa40_0 .net *"_s6", 0 0, L_0x55a1f3c7ee20;  1 drivers
v0x55a1f383fb20_0 .net *"_s8", 0 0, L_0x55a1f3c7eee0;  1 drivers
v0x55a1f383fc50_0 .net "a", 0 0, L_0x55a1f3c7f170;  1 drivers
v0x55a1f383fd10_0 .net "b", 0 0, L_0x55a1f3c7f330;  1 drivers
v0x55a1f383fdd0_0 .net "ca", 0 0, L_0x55a1f3c7f060;  1 drivers
v0x55a1f383fe90_0 .net "cin", 0 0, L_0x55a1f3c7f4f0;  1 drivers
v0x55a1f383ff50_0 .net "sum", 0 0, L_0x55a1f3c7ed40;  1 drivers
S_0x55a1f3840b00 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f2e97400;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f384eab0_0 .net "a", 15 0, L_0x55a1f3c8ae40;  1 drivers
v0x55a1f384ebb0_0 .net "b", 15 0, L_0x55a1f3c8af30;  1 drivers
v0x55a1f384ec90_0 .net "ca", 15 0, L_0x55a1f3c8abe0;  1 drivers
v0x55a1f384ed50_0 .net "cin", 15 0, L_0x55a1f3c8b020;  1 drivers
v0x55a1f384ee30_0 .net "sum", 15 0, L_0x55a1f3c8ab40;  1 drivers
L_0x55a1f3c82950 .part L_0x55a1f3c8ae40, 0, 4;
L_0x55a1f3c829f0 .part L_0x55a1f3c8af30, 0, 4;
L_0x55a1f3c82a90 .part L_0x55a1f3c8b020, 0, 4;
L_0x55a1f3c852e0 .part L_0x55a1f3c8ae40, 4, 4;
L_0x55a1f3c853d0 .part L_0x55a1f3c8af30, 4, 4;
L_0x55a1f3c854c0 .part L_0x55a1f3c8b020, 4, 4;
L_0x55a1f3c87da0 .part L_0x55a1f3c8ae40, 8, 4;
L_0x55a1f3c87e40 .part L_0x55a1f3c8af30, 8, 4;
L_0x55a1f3c87f30 .part L_0x55a1f3c8b020, 8, 4;
L_0x55a1f3c8a740 .part L_0x55a1f3c8ae40, 12, 4;
L_0x55a1f3c8a870 .part L_0x55a1f3c8af30, 12, 4;
L_0x55a1f3c8a9a0 .part L_0x55a1f3c8b020, 12, 4;
L_0x55a1f3c8ab40 .concat8 [ 4 4 4 4], L_0x55a1f3c82740, L_0x55a1f3c850d0, L_0x55a1f3c87b90, L_0x55a1f3c8a530;
L_0x55a1f3c8abe0 .concat8 [ 4 4 4 4], L_0x55a1f3c827e0, L_0x55a1f3c85170, L_0x55a1f3c87c30, L_0x55a1f3c8a5d0;
S_0x55a1f3840d70 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3840b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3843fe0_0 .net "a", 3 0, L_0x55a1f3c82950;  1 drivers
v0x55a1f38440e0_0 .net "b", 3 0, L_0x55a1f3c829f0;  1 drivers
v0x55a1f38441c0_0 .net "ca", 3 0, L_0x55a1f3c827e0;  1 drivers
v0x55a1f3844280_0 .net "cin", 3 0, L_0x55a1f3c82a90;  1 drivers
v0x55a1f3844360_0 .net "sum", 3 0, L_0x55a1f3c82740;  1 drivers
L_0x55a1f3c80700 .part L_0x55a1f3c82950, 0, 1;
L_0x55a1f3c80830 .part L_0x55a1f3c829f0, 0, 1;
L_0x55a1f3c80960 .part L_0x55a1f3c82a90, 0, 1;
L_0x55a1f3c80f70 .part L_0x55a1f3c82950, 1, 1;
L_0x55a1f3c810a0 .part L_0x55a1f3c829f0, 1, 1;
L_0x55a1f3c811d0 .part L_0x55a1f3c82a90, 1, 1;
L_0x55a1f3c81910 .part L_0x55a1f3c82950, 2, 1;
L_0x55a1f3c81a40 .part L_0x55a1f3c829f0, 2, 1;
L_0x55a1f3c81bc0 .part L_0x55a1f3c82a90, 2, 1;
L_0x55a1f3c82190 .part L_0x55a1f3c82950, 3, 1;
L_0x55a1f3c82350 .part L_0x55a1f3c829f0, 3, 1;
L_0x55a1f3c82510 .part L_0x55a1f3c82a90, 3, 1;
L_0x55a1f3c82740 .concat8 [ 1 1 1 1], L_0x55a1f3c7f6b0, L_0x55a1f3c80b00, L_0x55a1f3c813b0, L_0x55a1f3c81d60;
L_0x55a1f3c827e0 .concat8 [ 1 1 1 1], L_0x55a1f3c805f0, L_0x55a1f3c80e60, L_0x55a1f3c81800, L_0x55a1f3c82080;
S_0x55a1f3840ff0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3840d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c7fcc0 .functor XOR 1, L_0x55a1f3c80700, L_0x55a1f3c80830, C4<0>, C4<0>;
L_0x55a1f3c7f6b0 .functor XOR 1, L_0x55a1f3c7fcc0, L_0x55a1f3c80960, C4<0>, C4<0>;
L_0x55a1f3c80260 .functor AND 1, L_0x55a1f3c80700, L_0x55a1f3c80830, C4<1>, C4<1>;
L_0x55a1f3c80370 .functor AND 1, L_0x55a1f3c80700, L_0x55a1f3c80960, C4<1>, C4<1>;
L_0x55a1f3c80430 .functor OR 1, L_0x55a1f3c80260, L_0x55a1f3c80370, C4<0>, C4<0>;
L_0x55a1f3c80540 .functor AND 1, L_0x55a1f3c80960, L_0x55a1f3c80830, C4<1>, C4<1>;
L_0x55a1f3c805f0 .functor OR 1, L_0x55a1f3c80430, L_0x55a1f3c80540, C4<0>, C4<0>;
v0x55a1f3841290_0 .net *"_s0", 0 0, L_0x55a1f3c7fcc0;  1 drivers
v0x55a1f3841390_0 .net *"_s10", 0 0, L_0x55a1f3c80540;  1 drivers
v0x55a1f3841470_0 .net *"_s4", 0 0, L_0x55a1f3c80260;  1 drivers
v0x55a1f3841560_0 .net *"_s6", 0 0, L_0x55a1f3c80370;  1 drivers
v0x55a1f3841640_0 .net *"_s8", 0 0, L_0x55a1f3c80430;  1 drivers
v0x55a1f3841770_0 .net "a", 0 0, L_0x55a1f3c80700;  1 drivers
v0x55a1f3841830_0 .net "b", 0 0, L_0x55a1f3c80830;  1 drivers
v0x55a1f38418f0_0 .net "ca", 0 0, L_0x55a1f3c805f0;  1 drivers
v0x55a1f38419b0_0 .net "cin", 0 0, L_0x55a1f3c80960;  1 drivers
v0x55a1f3841b00_0 .net "sum", 0 0, L_0x55a1f3c7f6b0;  1 drivers
S_0x55a1f3841c60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3840d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c80a90 .functor XOR 1, L_0x55a1f3c80f70, L_0x55a1f3c810a0, C4<0>, C4<0>;
L_0x55a1f3c80b00 .functor XOR 1, L_0x55a1f3c80a90, L_0x55a1f3c811d0, C4<0>, C4<0>;
L_0x55a1f3c80b70 .functor AND 1, L_0x55a1f3c80f70, L_0x55a1f3c810a0, C4<1>, C4<1>;
L_0x55a1f3c80be0 .functor AND 1, L_0x55a1f3c80f70, L_0x55a1f3c811d0, C4<1>, C4<1>;
L_0x55a1f3c80ca0 .functor OR 1, L_0x55a1f3c80b70, L_0x55a1f3c80be0, C4<0>, C4<0>;
L_0x55a1f3c80db0 .functor AND 1, L_0x55a1f3c811d0, L_0x55a1f3c810a0, C4<1>, C4<1>;
L_0x55a1f3c80e60 .functor OR 1, L_0x55a1f3c80ca0, L_0x55a1f3c80db0, C4<0>, C4<0>;
v0x55a1f3841e80_0 .net *"_s0", 0 0, L_0x55a1f3c80a90;  1 drivers
v0x55a1f3841f60_0 .net *"_s10", 0 0, L_0x55a1f3c80db0;  1 drivers
v0x55a1f3842040_0 .net *"_s4", 0 0, L_0x55a1f3c80b70;  1 drivers
v0x55a1f3842130_0 .net *"_s6", 0 0, L_0x55a1f3c80be0;  1 drivers
v0x55a1f3842210_0 .net *"_s8", 0 0, L_0x55a1f3c80ca0;  1 drivers
v0x55a1f3842340_0 .net "a", 0 0, L_0x55a1f3c80f70;  1 drivers
v0x55a1f3842400_0 .net "b", 0 0, L_0x55a1f3c810a0;  1 drivers
v0x55a1f38424c0_0 .net "ca", 0 0, L_0x55a1f3c80e60;  1 drivers
v0x55a1f3842580_0 .net "cin", 0 0, L_0x55a1f3c811d0;  1 drivers
v0x55a1f38426d0_0 .net "sum", 0 0, L_0x55a1f3c80b00;  1 drivers
S_0x55a1f3842830 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3840d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c81340 .functor XOR 1, L_0x55a1f3c81910, L_0x55a1f3c81a40, C4<0>, C4<0>;
L_0x55a1f3c813b0 .functor XOR 1, L_0x55a1f3c81340, L_0x55a1f3c81bc0, C4<0>, C4<0>;
L_0x55a1f3c81470 .functor AND 1, L_0x55a1f3c81910, L_0x55a1f3c81a40, C4<1>, C4<1>;
L_0x55a1f3c81580 .functor AND 1, L_0x55a1f3c81910, L_0x55a1f3c81bc0, C4<1>, C4<1>;
L_0x55a1f3c81640 .functor OR 1, L_0x55a1f3c81470, L_0x55a1f3c81580, C4<0>, C4<0>;
L_0x55a1f3c81750 .functor AND 1, L_0x55a1f3c81bc0, L_0x55a1f3c81a40, C4<1>, C4<1>;
L_0x55a1f3c81800 .functor OR 1, L_0x55a1f3c81640, L_0x55a1f3c81750, C4<0>, C4<0>;
v0x55a1f3842a60_0 .net *"_s0", 0 0, L_0x55a1f3c81340;  1 drivers
v0x55a1f3842b40_0 .net *"_s10", 0 0, L_0x55a1f3c81750;  1 drivers
v0x55a1f3842c20_0 .net *"_s4", 0 0, L_0x55a1f3c81470;  1 drivers
v0x55a1f3842d10_0 .net *"_s6", 0 0, L_0x55a1f3c81580;  1 drivers
v0x55a1f3842df0_0 .net *"_s8", 0 0, L_0x55a1f3c81640;  1 drivers
v0x55a1f3842f20_0 .net "a", 0 0, L_0x55a1f3c81910;  1 drivers
v0x55a1f3842fe0_0 .net "b", 0 0, L_0x55a1f3c81a40;  1 drivers
v0x55a1f38430a0_0 .net "ca", 0 0, L_0x55a1f3c81800;  1 drivers
v0x55a1f3843160_0 .net "cin", 0 0, L_0x55a1f3c81bc0;  1 drivers
v0x55a1f38432b0_0 .net "sum", 0 0, L_0x55a1f3c813b0;  1 drivers
S_0x55a1f3843410 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3840d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c81cf0 .functor XOR 1, L_0x55a1f3c82190, L_0x55a1f3c82350, C4<0>, C4<0>;
L_0x55a1f3c81d60 .functor XOR 1, L_0x55a1f3c81cf0, L_0x55a1f3c82510, C4<0>, C4<0>;
L_0x55a1f3c81dd0 .functor AND 1, L_0x55a1f3c82190, L_0x55a1f3c82350, C4<1>, C4<1>;
L_0x55a1f3c81e40 .functor AND 1, L_0x55a1f3c82190, L_0x55a1f3c82510, C4<1>, C4<1>;
L_0x55a1f3c81f00 .functor OR 1, L_0x55a1f3c81dd0, L_0x55a1f3c81e40, C4<0>, C4<0>;
L_0x55a1f3c82010 .functor AND 1, L_0x55a1f3c82510, L_0x55a1f3c82350, C4<1>, C4<1>;
L_0x55a1f3c82080 .functor OR 1, L_0x55a1f3c81f00, L_0x55a1f3c82010, C4<0>, C4<0>;
v0x55a1f3843610_0 .net *"_s0", 0 0, L_0x55a1f3c81cf0;  1 drivers
v0x55a1f3843710_0 .net *"_s10", 0 0, L_0x55a1f3c82010;  1 drivers
v0x55a1f38437f0_0 .net *"_s4", 0 0, L_0x55a1f3c81dd0;  1 drivers
v0x55a1f38438e0_0 .net *"_s6", 0 0, L_0x55a1f3c81e40;  1 drivers
v0x55a1f38439c0_0 .net *"_s8", 0 0, L_0x55a1f3c81f00;  1 drivers
v0x55a1f3843af0_0 .net "a", 0 0, L_0x55a1f3c82190;  1 drivers
v0x55a1f3843bb0_0 .net "b", 0 0, L_0x55a1f3c82350;  1 drivers
v0x55a1f3843c70_0 .net "ca", 0 0, L_0x55a1f3c82080;  1 drivers
v0x55a1f3843d30_0 .net "cin", 0 0, L_0x55a1f3c82510;  1 drivers
v0x55a1f3843e80_0 .net "sum", 0 0, L_0x55a1f3c81d60;  1 drivers
S_0x55a1f38444e0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3840b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3847720_0 .net "a", 3 0, L_0x55a1f3c852e0;  1 drivers
v0x55a1f3847820_0 .net "b", 3 0, L_0x55a1f3c853d0;  1 drivers
v0x55a1f3847900_0 .net "ca", 3 0, L_0x55a1f3c85170;  1 drivers
v0x55a1f38479c0_0 .net "cin", 3 0, L_0x55a1f3c854c0;  1 drivers
v0x55a1f3847aa0_0 .net "sum", 3 0, L_0x55a1f3c850d0;  1 drivers
L_0x55a1f3c83090 .part L_0x55a1f3c852e0, 0, 1;
L_0x55a1f3c831c0 .part L_0x55a1f3c853d0, 0, 1;
L_0x55a1f3c832f0 .part L_0x55a1f3c854c0, 0, 1;
L_0x55a1f3c83900 .part L_0x55a1f3c852e0, 1, 1;
L_0x55a1f3c83a30 .part L_0x55a1f3c853d0, 1, 1;
L_0x55a1f3c83b60 .part L_0x55a1f3c854c0, 1, 1;
L_0x55a1f3c842a0 .part L_0x55a1f3c852e0, 2, 1;
L_0x55a1f3c843d0 .part L_0x55a1f3c853d0, 2, 1;
L_0x55a1f3c84550 .part L_0x55a1f3c854c0, 2, 1;
L_0x55a1f3c84b20 .part L_0x55a1f3c852e0, 3, 1;
L_0x55a1f3c84ce0 .part L_0x55a1f3c853d0, 3, 1;
L_0x55a1f3c84ea0 .part L_0x55a1f3c854c0, 3, 1;
L_0x55a1f3c850d0 .concat8 [ 1 1 1 1], L_0x55a1f3c82b30, L_0x55a1f3c83490, L_0x55a1f3c83d40, L_0x55a1f3c846f0;
L_0x55a1f3c85170 .concat8 [ 1 1 1 1], L_0x55a1f3c82f80, L_0x55a1f3c837f0, L_0x55a1f3c84190, L_0x55a1f3c84a10;
S_0x55a1f3844750 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38444e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c826d0 .functor XOR 1, L_0x55a1f3c83090, L_0x55a1f3c831c0, C4<0>, C4<0>;
L_0x55a1f3c82b30 .functor XOR 1, L_0x55a1f3c826d0, L_0x55a1f3c832f0, C4<0>, C4<0>;
L_0x55a1f3c82bf0 .functor AND 1, L_0x55a1f3c83090, L_0x55a1f3c831c0, C4<1>, C4<1>;
L_0x55a1f3c82d00 .functor AND 1, L_0x55a1f3c83090, L_0x55a1f3c832f0, C4<1>, C4<1>;
L_0x55a1f3c82dc0 .functor OR 1, L_0x55a1f3c82bf0, L_0x55a1f3c82d00, C4<0>, C4<0>;
L_0x55a1f3c82ed0 .functor AND 1, L_0x55a1f3c832f0, L_0x55a1f3c831c0, C4<1>, C4<1>;
L_0x55a1f3c82f80 .functor OR 1, L_0x55a1f3c82dc0, L_0x55a1f3c82ed0, C4<0>, C4<0>;
v0x55a1f38449d0_0 .net *"_s0", 0 0, L_0x55a1f3c826d0;  1 drivers
v0x55a1f3844ad0_0 .net *"_s10", 0 0, L_0x55a1f3c82ed0;  1 drivers
v0x55a1f3844bb0_0 .net *"_s4", 0 0, L_0x55a1f3c82bf0;  1 drivers
v0x55a1f3844ca0_0 .net *"_s6", 0 0, L_0x55a1f3c82d00;  1 drivers
v0x55a1f3844d80_0 .net *"_s8", 0 0, L_0x55a1f3c82dc0;  1 drivers
v0x55a1f3844eb0_0 .net "a", 0 0, L_0x55a1f3c83090;  1 drivers
v0x55a1f3844f70_0 .net "b", 0 0, L_0x55a1f3c831c0;  1 drivers
v0x55a1f3845030_0 .net "ca", 0 0, L_0x55a1f3c82f80;  1 drivers
v0x55a1f38450f0_0 .net "cin", 0 0, L_0x55a1f3c832f0;  1 drivers
v0x55a1f3845240_0 .net "sum", 0 0, L_0x55a1f3c82b30;  1 drivers
S_0x55a1f38453a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38444e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c83420 .functor XOR 1, L_0x55a1f3c83900, L_0x55a1f3c83a30, C4<0>, C4<0>;
L_0x55a1f3c83490 .functor XOR 1, L_0x55a1f3c83420, L_0x55a1f3c83b60, C4<0>, C4<0>;
L_0x55a1f3c83500 .functor AND 1, L_0x55a1f3c83900, L_0x55a1f3c83a30, C4<1>, C4<1>;
L_0x55a1f3c83570 .functor AND 1, L_0x55a1f3c83900, L_0x55a1f3c83b60, C4<1>, C4<1>;
L_0x55a1f3c83630 .functor OR 1, L_0x55a1f3c83500, L_0x55a1f3c83570, C4<0>, C4<0>;
L_0x55a1f3c83740 .functor AND 1, L_0x55a1f3c83b60, L_0x55a1f3c83a30, C4<1>, C4<1>;
L_0x55a1f3c837f0 .functor OR 1, L_0x55a1f3c83630, L_0x55a1f3c83740, C4<0>, C4<0>;
v0x55a1f38455c0_0 .net *"_s0", 0 0, L_0x55a1f3c83420;  1 drivers
v0x55a1f38456a0_0 .net *"_s10", 0 0, L_0x55a1f3c83740;  1 drivers
v0x55a1f3845780_0 .net *"_s4", 0 0, L_0x55a1f3c83500;  1 drivers
v0x55a1f3845870_0 .net *"_s6", 0 0, L_0x55a1f3c83570;  1 drivers
v0x55a1f3845950_0 .net *"_s8", 0 0, L_0x55a1f3c83630;  1 drivers
v0x55a1f3845a80_0 .net "a", 0 0, L_0x55a1f3c83900;  1 drivers
v0x55a1f3845b40_0 .net "b", 0 0, L_0x55a1f3c83a30;  1 drivers
v0x55a1f3845c00_0 .net "ca", 0 0, L_0x55a1f3c837f0;  1 drivers
v0x55a1f3845cc0_0 .net "cin", 0 0, L_0x55a1f3c83b60;  1 drivers
v0x55a1f3845e10_0 .net "sum", 0 0, L_0x55a1f3c83490;  1 drivers
S_0x55a1f3845f70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38444e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c83cd0 .functor XOR 1, L_0x55a1f3c842a0, L_0x55a1f3c843d0, C4<0>, C4<0>;
L_0x55a1f3c83d40 .functor XOR 1, L_0x55a1f3c83cd0, L_0x55a1f3c84550, C4<0>, C4<0>;
L_0x55a1f3c83e00 .functor AND 1, L_0x55a1f3c842a0, L_0x55a1f3c843d0, C4<1>, C4<1>;
L_0x55a1f3c83f10 .functor AND 1, L_0x55a1f3c842a0, L_0x55a1f3c84550, C4<1>, C4<1>;
L_0x55a1f3c83fd0 .functor OR 1, L_0x55a1f3c83e00, L_0x55a1f3c83f10, C4<0>, C4<0>;
L_0x55a1f3c840e0 .functor AND 1, L_0x55a1f3c84550, L_0x55a1f3c843d0, C4<1>, C4<1>;
L_0x55a1f3c84190 .functor OR 1, L_0x55a1f3c83fd0, L_0x55a1f3c840e0, C4<0>, C4<0>;
v0x55a1f38461a0_0 .net *"_s0", 0 0, L_0x55a1f3c83cd0;  1 drivers
v0x55a1f3846280_0 .net *"_s10", 0 0, L_0x55a1f3c840e0;  1 drivers
v0x55a1f3846360_0 .net *"_s4", 0 0, L_0x55a1f3c83e00;  1 drivers
v0x55a1f3846450_0 .net *"_s6", 0 0, L_0x55a1f3c83f10;  1 drivers
v0x55a1f3846530_0 .net *"_s8", 0 0, L_0x55a1f3c83fd0;  1 drivers
v0x55a1f3846660_0 .net "a", 0 0, L_0x55a1f3c842a0;  1 drivers
v0x55a1f3846720_0 .net "b", 0 0, L_0x55a1f3c843d0;  1 drivers
v0x55a1f38467e0_0 .net "ca", 0 0, L_0x55a1f3c84190;  1 drivers
v0x55a1f38468a0_0 .net "cin", 0 0, L_0x55a1f3c84550;  1 drivers
v0x55a1f38469f0_0 .net "sum", 0 0, L_0x55a1f3c83d40;  1 drivers
S_0x55a1f3846b50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38444e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c84680 .functor XOR 1, L_0x55a1f3c84b20, L_0x55a1f3c84ce0, C4<0>, C4<0>;
L_0x55a1f3c846f0 .functor XOR 1, L_0x55a1f3c84680, L_0x55a1f3c84ea0, C4<0>, C4<0>;
L_0x55a1f3c84760 .functor AND 1, L_0x55a1f3c84b20, L_0x55a1f3c84ce0, C4<1>, C4<1>;
L_0x55a1f3c847d0 .functor AND 1, L_0x55a1f3c84b20, L_0x55a1f3c84ea0, C4<1>, C4<1>;
L_0x55a1f3c84890 .functor OR 1, L_0x55a1f3c84760, L_0x55a1f3c847d0, C4<0>, C4<0>;
L_0x55a1f3c849a0 .functor AND 1, L_0x55a1f3c84ea0, L_0x55a1f3c84ce0, C4<1>, C4<1>;
L_0x55a1f3c84a10 .functor OR 1, L_0x55a1f3c84890, L_0x55a1f3c849a0, C4<0>, C4<0>;
v0x55a1f3846d50_0 .net *"_s0", 0 0, L_0x55a1f3c84680;  1 drivers
v0x55a1f3846e50_0 .net *"_s10", 0 0, L_0x55a1f3c849a0;  1 drivers
v0x55a1f3846f30_0 .net *"_s4", 0 0, L_0x55a1f3c84760;  1 drivers
v0x55a1f3847020_0 .net *"_s6", 0 0, L_0x55a1f3c847d0;  1 drivers
v0x55a1f3847100_0 .net *"_s8", 0 0, L_0x55a1f3c84890;  1 drivers
v0x55a1f3847230_0 .net "a", 0 0, L_0x55a1f3c84b20;  1 drivers
v0x55a1f38472f0_0 .net "b", 0 0, L_0x55a1f3c84ce0;  1 drivers
v0x55a1f38473b0_0 .net "ca", 0 0, L_0x55a1f3c84a10;  1 drivers
v0x55a1f3847470_0 .net "cin", 0 0, L_0x55a1f3c84ea0;  1 drivers
v0x55a1f38475c0_0 .net "sum", 0 0, L_0x55a1f3c846f0;  1 drivers
S_0x55a1f3847c20 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3840b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f384ae70_0 .net "a", 3 0, L_0x55a1f3c87da0;  1 drivers
v0x55a1f384af70_0 .net "b", 3 0, L_0x55a1f3c87e40;  1 drivers
v0x55a1f384b050_0 .net "ca", 3 0, L_0x55a1f3c87c30;  1 drivers
v0x55a1f384b110_0 .net "cin", 3 0, L_0x55a1f3c87f30;  1 drivers
v0x55a1f384b1f0_0 .net "sum", 3 0, L_0x55a1f3c87b90;  1 drivers
L_0x55a1f3c85b50 .part L_0x55a1f3c87da0, 0, 1;
L_0x55a1f3c85c80 .part L_0x55a1f3c87e40, 0, 1;
L_0x55a1f3c85db0 .part L_0x55a1f3c87f30, 0, 1;
L_0x55a1f3c863c0 .part L_0x55a1f3c87da0, 1, 1;
L_0x55a1f3c864f0 .part L_0x55a1f3c87e40, 1, 1;
L_0x55a1f3c86620 .part L_0x55a1f3c87f30, 1, 1;
L_0x55a1f3c86d60 .part L_0x55a1f3c87da0, 2, 1;
L_0x55a1f3c86e90 .part L_0x55a1f3c87e40, 2, 1;
L_0x55a1f3c87010 .part L_0x55a1f3c87f30, 2, 1;
L_0x55a1f3c875e0 .part L_0x55a1f3c87da0, 3, 1;
L_0x55a1f3c877a0 .part L_0x55a1f3c87e40, 3, 1;
L_0x55a1f3c87960 .part L_0x55a1f3c87f30, 3, 1;
L_0x55a1f3c87b90 .concat8 [ 1 1 1 1], L_0x55a1f3c855f0, L_0x55a1f3c85f50, L_0x55a1f3c86800, L_0x55a1f3c871b0;
L_0x55a1f3c87c30 .concat8 [ 1 1 1 1], L_0x55a1f3c85a40, L_0x55a1f3c862b0, L_0x55a1f3c86c50, L_0x55a1f3c874d0;
S_0x55a1f3847ea0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3847c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c85060 .functor XOR 1, L_0x55a1f3c85b50, L_0x55a1f3c85c80, C4<0>, C4<0>;
L_0x55a1f3c855f0 .functor XOR 1, L_0x55a1f3c85060, L_0x55a1f3c85db0, C4<0>, C4<0>;
L_0x55a1f3c856b0 .functor AND 1, L_0x55a1f3c85b50, L_0x55a1f3c85c80, C4<1>, C4<1>;
L_0x55a1f3c857c0 .functor AND 1, L_0x55a1f3c85b50, L_0x55a1f3c85db0, C4<1>, C4<1>;
L_0x55a1f3c85880 .functor OR 1, L_0x55a1f3c856b0, L_0x55a1f3c857c0, C4<0>, C4<0>;
L_0x55a1f3c85990 .functor AND 1, L_0x55a1f3c85db0, L_0x55a1f3c85c80, C4<1>, C4<1>;
L_0x55a1f3c85a40 .functor OR 1, L_0x55a1f3c85880, L_0x55a1f3c85990, C4<0>, C4<0>;
v0x55a1f3848120_0 .net *"_s0", 0 0, L_0x55a1f3c85060;  1 drivers
v0x55a1f3848220_0 .net *"_s10", 0 0, L_0x55a1f3c85990;  1 drivers
v0x55a1f3848300_0 .net *"_s4", 0 0, L_0x55a1f3c856b0;  1 drivers
v0x55a1f38483f0_0 .net *"_s6", 0 0, L_0x55a1f3c857c0;  1 drivers
v0x55a1f38484d0_0 .net *"_s8", 0 0, L_0x55a1f3c85880;  1 drivers
v0x55a1f3848600_0 .net "a", 0 0, L_0x55a1f3c85b50;  1 drivers
v0x55a1f38486c0_0 .net "b", 0 0, L_0x55a1f3c85c80;  1 drivers
v0x55a1f3848780_0 .net "ca", 0 0, L_0x55a1f3c85a40;  1 drivers
v0x55a1f3848840_0 .net "cin", 0 0, L_0x55a1f3c85db0;  1 drivers
v0x55a1f3848990_0 .net "sum", 0 0, L_0x55a1f3c855f0;  1 drivers
S_0x55a1f3848af0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3847c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c85ee0 .functor XOR 1, L_0x55a1f3c863c0, L_0x55a1f3c864f0, C4<0>, C4<0>;
L_0x55a1f3c85f50 .functor XOR 1, L_0x55a1f3c85ee0, L_0x55a1f3c86620, C4<0>, C4<0>;
L_0x55a1f3c85fc0 .functor AND 1, L_0x55a1f3c863c0, L_0x55a1f3c864f0, C4<1>, C4<1>;
L_0x55a1f3c86030 .functor AND 1, L_0x55a1f3c863c0, L_0x55a1f3c86620, C4<1>, C4<1>;
L_0x55a1f3c860f0 .functor OR 1, L_0x55a1f3c85fc0, L_0x55a1f3c86030, C4<0>, C4<0>;
L_0x55a1f3c86200 .functor AND 1, L_0x55a1f3c86620, L_0x55a1f3c864f0, C4<1>, C4<1>;
L_0x55a1f3c862b0 .functor OR 1, L_0x55a1f3c860f0, L_0x55a1f3c86200, C4<0>, C4<0>;
v0x55a1f3848d10_0 .net *"_s0", 0 0, L_0x55a1f3c85ee0;  1 drivers
v0x55a1f3848df0_0 .net *"_s10", 0 0, L_0x55a1f3c86200;  1 drivers
v0x55a1f3848ed0_0 .net *"_s4", 0 0, L_0x55a1f3c85fc0;  1 drivers
v0x55a1f3848fc0_0 .net *"_s6", 0 0, L_0x55a1f3c86030;  1 drivers
v0x55a1f38490a0_0 .net *"_s8", 0 0, L_0x55a1f3c860f0;  1 drivers
v0x55a1f38491d0_0 .net "a", 0 0, L_0x55a1f3c863c0;  1 drivers
v0x55a1f3849290_0 .net "b", 0 0, L_0x55a1f3c864f0;  1 drivers
v0x55a1f3849350_0 .net "ca", 0 0, L_0x55a1f3c862b0;  1 drivers
v0x55a1f3849410_0 .net "cin", 0 0, L_0x55a1f3c86620;  1 drivers
v0x55a1f3849560_0 .net "sum", 0 0, L_0x55a1f3c85f50;  1 drivers
S_0x55a1f38496c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3847c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c86790 .functor XOR 1, L_0x55a1f3c86d60, L_0x55a1f3c86e90, C4<0>, C4<0>;
L_0x55a1f3c86800 .functor XOR 1, L_0x55a1f3c86790, L_0x55a1f3c87010, C4<0>, C4<0>;
L_0x55a1f3c868c0 .functor AND 1, L_0x55a1f3c86d60, L_0x55a1f3c86e90, C4<1>, C4<1>;
L_0x55a1f3c869d0 .functor AND 1, L_0x55a1f3c86d60, L_0x55a1f3c87010, C4<1>, C4<1>;
L_0x55a1f3c86a90 .functor OR 1, L_0x55a1f3c868c0, L_0x55a1f3c869d0, C4<0>, C4<0>;
L_0x55a1f3c86ba0 .functor AND 1, L_0x55a1f3c87010, L_0x55a1f3c86e90, C4<1>, C4<1>;
L_0x55a1f3c86c50 .functor OR 1, L_0x55a1f3c86a90, L_0x55a1f3c86ba0, C4<0>, C4<0>;
v0x55a1f38498f0_0 .net *"_s0", 0 0, L_0x55a1f3c86790;  1 drivers
v0x55a1f38499d0_0 .net *"_s10", 0 0, L_0x55a1f3c86ba0;  1 drivers
v0x55a1f3849ab0_0 .net *"_s4", 0 0, L_0x55a1f3c868c0;  1 drivers
v0x55a1f3849ba0_0 .net *"_s6", 0 0, L_0x55a1f3c869d0;  1 drivers
v0x55a1f3849c80_0 .net *"_s8", 0 0, L_0x55a1f3c86a90;  1 drivers
v0x55a1f3849db0_0 .net "a", 0 0, L_0x55a1f3c86d60;  1 drivers
v0x55a1f3849e70_0 .net "b", 0 0, L_0x55a1f3c86e90;  1 drivers
v0x55a1f3849f30_0 .net "ca", 0 0, L_0x55a1f3c86c50;  1 drivers
v0x55a1f3849ff0_0 .net "cin", 0 0, L_0x55a1f3c87010;  1 drivers
v0x55a1f384a140_0 .net "sum", 0 0, L_0x55a1f3c86800;  1 drivers
S_0x55a1f384a2a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3847c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c87140 .functor XOR 1, L_0x55a1f3c875e0, L_0x55a1f3c877a0, C4<0>, C4<0>;
L_0x55a1f3c871b0 .functor XOR 1, L_0x55a1f3c87140, L_0x55a1f3c87960, C4<0>, C4<0>;
L_0x55a1f3c87220 .functor AND 1, L_0x55a1f3c875e0, L_0x55a1f3c877a0, C4<1>, C4<1>;
L_0x55a1f3c87290 .functor AND 1, L_0x55a1f3c875e0, L_0x55a1f3c87960, C4<1>, C4<1>;
L_0x55a1f3c87350 .functor OR 1, L_0x55a1f3c87220, L_0x55a1f3c87290, C4<0>, C4<0>;
L_0x55a1f3c87460 .functor AND 1, L_0x55a1f3c87960, L_0x55a1f3c877a0, C4<1>, C4<1>;
L_0x55a1f3c874d0 .functor OR 1, L_0x55a1f3c87350, L_0x55a1f3c87460, C4<0>, C4<0>;
v0x55a1f384a4a0_0 .net *"_s0", 0 0, L_0x55a1f3c87140;  1 drivers
v0x55a1f384a5a0_0 .net *"_s10", 0 0, L_0x55a1f3c87460;  1 drivers
v0x55a1f384a680_0 .net *"_s4", 0 0, L_0x55a1f3c87220;  1 drivers
v0x55a1f384a770_0 .net *"_s6", 0 0, L_0x55a1f3c87290;  1 drivers
v0x55a1f384a850_0 .net *"_s8", 0 0, L_0x55a1f3c87350;  1 drivers
v0x55a1f384a980_0 .net "a", 0 0, L_0x55a1f3c875e0;  1 drivers
v0x55a1f384aa40_0 .net "b", 0 0, L_0x55a1f3c877a0;  1 drivers
v0x55a1f384ab00_0 .net "ca", 0 0, L_0x55a1f3c874d0;  1 drivers
v0x55a1f384abc0_0 .net "cin", 0 0, L_0x55a1f3c87960;  1 drivers
v0x55a1f384ad10_0 .net "sum", 0 0, L_0x55a1f3c871b0;  1 drivers
S_0x55a1f384b370 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3840b00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f384e5b0_0 .net "a", 3 0, L_0x55a1f3c8a740;  1 drivers
v0x55a1f384e6b0_0 .net "b", 3 0, L_0x55a1f3c8a870;  1 drivers
v0x55a1f384e790_0 .net "ca", 3 0, L_0x55a1f3c8a5d0;  1 drivers
v0x55a1f384e850_0 .net "cin", 3 0, L_0x55a1f3c8a9a0;  1 drivers
v0x55a1f384e930_0 .net "sum", 3 0, L_0x55a1f3c8a530;  1 drivers
L_0x55a1f3c884f0 .part L_0x55a1f3c8a740, 0, 1;
L_0x55a1f3c88620 .part L_0x55a1f3c8a870, 0, 1;
L_0x55a1f3c88750 .part L_0x55a1f3c8a9a0, 0, 1;
L_0x55a1f3c88d60 .part L_0x55a1f3c8a740, 1, 1;
L_0x55a1f3c88e90 .part L_0x55a1f3c8a870, 1, 1;
L_0x55a1f3c88fc0 .part L_0x55a1f3c8a9a0, 1, 1;
L_0x55a1f3c89700 .part L_0x55a1f3c8a740, 2, 1;
L_0x55a1f3c89830 .part L_0x55a1f3c8a870, 2, 1;
L_0x55a1f3c899b0 .part L_0x55a1f3c8a9a0, 2, 1;
L_0x55a1f3c89f80 .part L_0x55a1f3c8a740, 3, 1;
L_0x55a1f3c8a140 .part L_0x55a1f3c8a870, 3, 1;
L_0x55a1f3c8a300 .part L_0x55a1f3c8a9a0, 3, 1;
L_0x55a1f3c8a530 .concat8 [ 1 1 1 1], L_0x55a1f3c87fd0, L_0x55a1f3c888f0, L_0x55a1f3c891a0, L_0x55a1f3c89b50;
L_0x55a1f3c8a5d0 .concat8 [ 1 1 1 1], L_0x55a1f3c883e0, L_0x55a1f3c88c50, L_0x55a1f3c895f0, L_0x55a1f3c89e70;
S_0x55a1f384b5c0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f384b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c87b20 .functor XOR 1, L_0x55a1f3c884f0, L_0x55a1f3c88620, C4<0>, C4<0>;
L_0x55a1f3c87fd0 .functor XOR 1, L_0x55a1f3c87b20, L_0x55a1f3c88750, C4<0>, C4<0>;
L_0x55a1f3c88090 .functor AND 1, L_0x55a1f3c884f0, L_0x55a1f3c88620, C4<1>, C4<1>;
L_0x55a1f3c881a0 .functor AND 1, L_0x55a1f3c884f0, L_0x55a1f3c88750, C4<1>, C4<1>;
L_0x55a1f3c88260 .functor OR 1, L_0x55a1f3c88090, L_0x55a1f3c881a0, C4<0>, C4<0>;
L_0x55a1f3c88370 .functor AND 1, L_0x55a1f3c88750, L_0x55a1f3c88620, C4<1>, C4<1>;
L_0x55a1f3c883e0 .functor OR 1, L_0x55a1f3c88260, L_0x55a1f3c88370, C4<0>, C4<0>;
v0x55a1f384b860_0 .net *"_s0", 0 0, L_0x55a1f3c87b20;  1 drivers
v0x55a1f384b960_0 .net *"_s10", 0 0, L_0x55a1f3c88370;  1 drivers
v0x55a1f384ba40_0 .net *"_s4", 0 0, L_0x55a1f3c88090;  1 drivers
v0x55a1f384bb30_0 .net *"_s6", 0 0, L_0x55a1f3c881a0;  1 drivers
v0x55a1f384bc10_0 .net *"_s8", 0 0, L_0x55a1f3c88260;  1 drivers
v0x55a1f384bd40_0 .net "a", 0 0, L_0x55a1f3c884f0;  1 drivers
v0x55a1f384be00_0 .net "b", 0 0, L_0x55a1f3c88620;  1 drivers
v0x55a1f384bec0_0 .net "ca", 0 0, L_0x55a1f3c883e0;  1 drivers
v0x55a1f384bf80_0 .net "cin", 0 0, L_0x55a1f3c88750;  1 drivers
v0x55a1f384c0d0_0 .net "sum", 0 0, L_0x55a1f3c87fd0;  1 drivers
S_0x55a1f384c230 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f384b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c88880 .functor XOR 1, L_0x55a1f3c88d60, L_0x55a1f3c88e90, C4<0>, C4<0>;
L_0x55a1f3c888f0 .functor XOR 1, L_0x55a1f3c88880, L_0x55a1f3c88fc0, C4<0>, C4<0>;
L_0x55a1f3c88960 .functor AND 1, L_0x55a1f3c88d60, L_0x55a1f3c88e90, C4<1>, C4<1>;
L_0x55a1f3c889d0 .functor AND 1, L_0x55a1f3c88d60, L_0x55a1f3c88fc0, C4<1>, C4<1>;
L_0x55a1f3c88a90 .functor OR 1, L_0x55a1f3c88960, L_0x55a1f3c889d0, C4<0>, C4<0>;
L_0x55a1f3c88ba0 .functor AND 1, L_0x55a1f3c88fc0, L_0x55a1f3c88e90, C4<1>, C4<1>;
L_0x55a1f3c88c50 .functor OR 1, L_0x55a1f3c88a90, L_0x55a1f3c88ba0, C4<0>, C4<0>;
v0x55a1f384c450_0 .net *"_s0", 0 0, L_0x55a1f3c88880;  1 drivers
v0x55a1f384c530_0 .net *"_s10", 0 0, L_0x55a1f3c88ba0;  1 drivers
v0x55a1f384c610_0 .net *"_s4", 0 0, L_0x55a1f3c88960;  1 drivers
v0x55a1f384c700_0 .net *"_s6", 0 0, L_0x55a1f3c889d0;  1 drivers
v0x55a1f384c7e0_0 .net *"_s8", 0 0, L_0x55a1f3c88a90;  1 drivers
v0x55a1f384c910_0 .net "a", 0 0, L_0x55a1f3c88d60;  1 drivers
v0x55a1f384c9d0_0 .net "b", 0 0, L_0x55a1f3c88e90;  1 drivers
v0x55a1f384ca90_0 .net "ca", 0 0, L_0x55a1f3c88c50;  1 drivers
v0x55a1f384cb50_0 .net "cin", 0 0, L_0x55a1f3c88fc0;  1 drivers
v0x55a1f384cca0_0 .net "sum", 0 0, L_0x55a1f3c888f0;  1 drivers
S_0x55a1f384ce00 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f384b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c89130 .functor XOR 1, L_0x55a1f3c89700, L_0x55a1f3c89830, C4<0>, C4<0>;
L_0x55a1f3c891a0 .functor XOR 1, L_0x55a1f3c89130, L_0x55a1f3c899b0, C4<0>, C4<0>;
L_0x55a1f3c89260 .functor AND 1, L_0x55a1f3c89700, L_0x55a1f3c89830, C4<1>, C4<1>;
L_0x55a1f3c89370 .functor AND 1, L_0x55a1f3c89700, L_0x55a1f3c899b0, C4<1>, C4<1>;
L_0x55a1f3c89430 .functor OR 1, L_0x55a1f3c89260, L_0x55a1f3c89370, C4<0>, C4<0>;
L_0x55a1f3c89540 .functor AND 1, L_0x55a1f3c899b0, L_0x55a1f3c89830, C4<1>, C4<1>;
L_0x55a1f3c895f0 .functor OR 1, L_0x55a1f3c89430, L_0x55a1f3c89540, C4<0>, C4<0>;
v0x55a1f384d030_0 .net *"_s0", 0 0, L_0x55a1f3c89130;  1 drivers
v0x55a1f384d110_0 .net *"_s10", 0 0, L_0x55a1f3c89540;  1 drivers
v0x55a1f384d1f0_0 .net *"_s4", 0 0, L_0x55a1f3c89260;  1 drivers
v0x55a1f384d2e0_0 .net *"_s6", 0 0, L_0x55a1f3c89370;  1 drivers
v0x55a1f384d3c0_0 .net *"_s8", 0 0, L_0x55a1f3c89430;  1 drivers
v0x55a1f384d4f0_0 .net "a", 0 0, L_0x55a1f3c89700;  1 drivers
v0x55a1f384d5b0_0 .net "b", 0 0, L_0x55a1f3c89830;  1 drivers
v0x55a1f384d670_0 .net "ca", 0 0, L_0x55a1f3c895f0;  1 drivers
v0x55a1f384d730_0 .net "cin", 0 0, L_0x55a1f3c899b0;  1 drivers
v0x55a1f384d880_0 .net "sum", 0 0, L_0x55a1f3c891a0;  1 drivers
S_0x55a1f384d9e0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f384b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c89ae0 .functor XOR 1, L_0x55a1f3c89f80, L_0x55a1f3c8a140, C4<0>, C4<0>;
L_0x55a1f3c89b50 .functor XOR 1, L_0x55a1f3c89ae0, L_0x55a1f3c8a300, C4<0>, C4<0>;
L_0x55a1f3c89bc0 .functor AND 1, L_0x55a1f3c89f80, L_0x55a1f3c8a140, C4<1>, C4<1>;
L_0x55a1f3c89c30 .functor AND 1, L_0x55a1f3c89f80, L_0x55a1f3c8a300, C4<1>, C4<1>;
L_0x55a1f3c89cf0 .functor OR 1, L_0x55a1f3c89bc0, L_0x55a1f3c89c30, C4<0>, C4<0>;
L_0x55a1f3c89e00 .functor AND 1, L_0x55a1f3c8a300, L_0x55a1f3c8a140, C4<1>, C4<1>;
L_0x55a1f3c89e70 .functor OR 1, L_0x55a1f3c89cf0, L_0x55a1f3c89e00, C4<0>, C4<0>;
v0x55a1f384dbe0_0 .net *"_s0", 0 0, L_0x55a1f3c89ae0;  1 drivers
v0x55a1f384dce0_0 .net *"_s10", 0 0, L_0x55a1f3c89e00;  1 drivers
v0x55a1f384ddc0_0 .net *"_s4", 0 0, L_0x55a1f3c89bc0;  1 drivers
v0x55a1f384deb0_0 .net *"_s6", 0 0, L_0x55a1f3c89c30;  1 drivers
v0x55a1f384df90_0 .net *"_s8", 0 0, L_0x55a1f3c89cf0;  1 drivers
v0x55a1f384e0c0_0 .net "a", 0 0, L_0x55a1f3c89f80;  1 drivers
v0x55a1f384e180_0 .net "b", 0 0, L_0x55a1f3c8a140;  1 drivers
v0x55a1f384e240_0 .net "ca", 0 0, L_0x55a1f3c89e70;  1 drivers
v0x55a1f384e300_0 .net "cin", 0 0, L_0x55a1f3c8a300;  1 drivers
v0x55a1f384e450_0 .net "sum", 0 0, L_0x55a1f3c89b50;  1 drivers
S_0x55a1f384fc60 .scope module, "a_2" "sixtyBitAdder" 17 12, 12 3 0, S_0x55a1f3318e30;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f388a2f0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1c30;  1 drivers
L_0x7fcc609e1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f388a3f0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1c78;  1 drivers
v0x55a1f388a4d0_0 .net "a", 64 0, L_0x55a1f3cb84e0;  1 drivers
v0x55a1f388a590_0 .net "b", 64 0, L_0x55a1f3cb8610;  1 drivers
v0x55a1f388a670_0 .net "ca", 64 0, L_0x55a1f3cb8300;  1 drivers
v0x55a1f388a7a0_0 .net "cin", 64 0, L_0x55a1f3cb8700;  1 drivers
v0x55a1f388a880_0 .net "sum", 64 0, L_0x55a1f3cb8170;  1 drivers
L_0x55a1f3ca1cd0 .part L_0x55a1f3cb84e0, 0, 32;
L_0x55a1f3ca1d70 .part L_0x55a1f3cb8610, 0, 32;
L_0x55a1f3ca1e10 .part L_0x55a1f3cb8700, 0, 32;
L_0x55a1f3cb7ea0 .part L_0x55a1f3cb84e0, 32, 32;
L_0x55a1f3cb7f90 .part L_0x55a1f3cb8610, 32, 32;
L_0x55a1f3cb8080 .part L_0x55a1f3cb8700, 32, 32;
L_0x55a1f3cb8170 .concat8 [ 32 32 1 0], L_0x55a1f3ca1a00, L_0x55a1f3cb7bd0, L_0x7fcc609e1c78;
L_0x55a1f3cb8300 .concat8 [ 1 32 32 0], L_0x7fcc609e1c30, L_0x55a1f3ca1b40, L_0x55a1f3cb7d10;
S_0x55a1f384fee0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f384fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f386cbb0_0 .net "a", 31 0, L_0x55a1f3ca1cd0;  1 drivers
v0x55a1f386ccb0_0 .net "b", 31 0, L_0x55a1f3ca1d70;  1 drivers
v0x55a1f386cd90_0 .net "ca", 31 0, L_0x55a1f3ca1b40;  1 drivers
v0x55a1f386ce50_0 .net "cin", 31 0, L_0x55a1f3ca1e10;  1 drivers
v0x55a1f386cf30_0 .net "sum", 31 0, L_0x55a1f3ca1a00;  1 drivers
L_0x55a1f3c968e0 .part L_0x55a1f3ca1cd0, 0, 16;
L_0x55a1f3c96980 .part L_0x55a1f3ca1d70, 0, 16;
L_0x55a1f3c96a20 .part L_0x55a1f3ca1e10, 0, 16;
L_0x55a1f3ca16f0 .part L_0x55a1f3ca1cd0, 16, 16;
L_0x55a1f3ca17e0 .part L_0x55a1f3ca1d70, 16, 16;
L_0x55a1f3ca18d0 .part L_0x55a1f3ca1e10, 16, 16;
L_0x55a1f3ca1a00 .concat8 [ 16 16 0 0], L_0x55a1f3c965e0, L_0x55a1f3ca13f0;
L_0x55a1f3ca1b40 .concat8 [ 16 16 0 0], L_0x55a1f3c96680, L_0x55a1f3ca1490;
S_0x55a1f3850160 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f384fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f385e160_0 .net "a", 15 0, L_0x55a1f3c968e0;  1 drivers
v0x55a1f385e260_0 .net "b", 15 0, L_0x55a1f3c96980;  1 drivers
v0x55a1f385e340_0 .net "ca", 15 0, L_0x55a1f3c96680;  1 drivers
v0x55a1f385e400_0 .net "cin", 15 0, L_0x55a1f3c96a20;  1 drivers
v0x55a1f385e4e0_0 .net "sum", 15 0, L_0x55a1f3c965e0;  1 drivers
L_0x55a1f3c8e3d0 .part L_0x55a1f3c968e0, 0, 4;
L_0x55a1f3c8e470 .part L_0x55a1f3c96980, 0, 4;
L_0x55a1f3c8e510 .part L_0x55a1f3c96a20, 0, 4;
L_0x55a1f3c90dc0 .part L_0x55a1f3c968e0, 4, 4;
L_0x55a1f3c90eb0 .part L_0x55a1f3c96980, 4, 4;
L_0x55a1f3c90fa0 .part L_0x55a1f3c96a20, 4, 4;
L_0x55a1f3c93840 .part L_0x55a1f3c968e0, 8, 4;
L_0x55a1f3c938e0 .part L_0x55a1f3c96980, 8, 4;
L_0x55a1f3c939d0 .part L_0x55a1f3c96a20, 8, 4;
L_0x55a1f3c961e0 .part L_0x55a1f3c968e0, 12, 4;
L_0x55a1f3c96310 .part L_0x55a1f3c96980, 12, 4;
L_0x55a1f3c96440 .part L_0x55a1f3c96a20, 12, 4;
L_0x55a1f3c965e0 .concat8 [ 4 4 4 4], L_0x55a1f3c8e1c0, L_0x55a1f3c90b60, L_0x55a1f3c93630, L_0x55a1f3c95fd0;
L_0x55a1f3c96680 .concat8 [ 4 4 4 4], L_0x55a1f3c8e260, L_0x55a1f3c90c00, L_0x55a1f3c936d0, L_0x55a1f3c96070;
S_0x55a1f3850400 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f3850160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3853690_0 .net "a", 3 0, L_0x55a1f3c8e3d0;  1 drivers
v0x55a1f3853790_0 .net "b", 3 0, L_0x55a1f3c8e470;  1 drivers
v0x55a1f3853870_0 .net "ca", 3 0, L_0x55a1f3c8e260;  1 drivers
v0x55a1f3853930_0 .net "cin", 3 0, L_0x55a1f3c8e510;  1 drivers
v0x55a1f3853a10_0 .net "sum", 3 0, L_0x55a1f3c8e1c0;  1 drivers
L_0x55a1f3c8c180 .part L_0x55a1f3c8e3d0, 0, 1;
L_0x55a1f3c8c2b0 .part L_0x55a1f3c8e470, 0, 1;
L_0x55a1f3c8c3e0 .part L_0x55a1f3c8e510, 0, 1;
L_0x55a1f3c8c9f0 .part L_0x55a1f3c8e3d0, 1, 1;
L_0x55a1f3c8cb20 .part L_0x55a1f3c8e470, 1, 1;
L_0x55a1f3c8cc50 .part L_0x55a1f3c8e510, 1, 1;
L_0x55a1f3c8d390 .part L_0x55a1f3c8e3d0, 2, 1;
L_0x55a1f3c8d4c0 .part L_0x55a1f3c8e470, 2, 1;
L_0x55a1f3c8d640 .part L_0x55a1f3c8e510, 2, 1;
L_0x55a1f3c8dc10 .part L_0x55a1f3c8e3d0, 3, 1;
L_0x55a1f3c8ddd0 .part L_0x55a1f3c8e470, 3, 1;
L_0x55a1f3c8df90 .part L_0x55a1f3c8e510, 3, 1;
L_0x55a1f3c8e1c0 .concat8 [ 1 1 1 1], L_0x55a1f3c8a4c0, L_0x55a1f3c8c580, L_0x55a1f3c8ce30, L_0x55a1f3c8d7e0;
L_0x55a1f3c8e260 .concat8 [ 1 1 1 1], L_0x55a1f3c8c070, L_0x55a1f3c8c8e0, L_0x55a1f3c8d280, L_0x55a1f3c8db00;
S_0x55a1f38506a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3850400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8aad0 .functor XOR 1, L_0x55a1f3c8c180, L_0x55a1f3c8c2b0, C4<0>, C4<0>;
L_0x55a1f3c8a4c0 .functor XOR 1, L_0x55a1f3c8aad0, L_0x55a1f3c8c3e0, C4<0>, C4<0>;
L_0x55a1f3c8bce0 .functor AND 1, L_0x55a1f3c8c180, L_0x55a1f3c8c2b0, C4<1>, C4<1>;
L_0x55a1f3c8bdf0 .functor AND 1, L_0x55a1f3c8c180, L_0x55a1f3c8c3e0, C4<1>, C4<1>;
L_0x55a1f3c8beb0 .functor OR 1, L_0x55a1f3c8bce0, L_0x55a1f3c8bdf0, C4<0>, C4<0>;
L_0x55a1f3c8bfc0 .functor AND 1, L_0x55a1f3c8c3e0, L_0x55a1f3c8c2b0, C4<1>, C4<1>;
L_0x55a1f3c8c070 .functor OR 1, L_0x55a1f3c8beb0, L_0x55a1f3c8bfc0, C4<0>, C4<0>;
v0x55a1f3850940_0 .net *"_s0", 0 0, L_0x55a1f3c8aad0;  1 drivers
v0x55a1f3850a40_0 .net *"_s10", 0 0, L_0x55a1f3c8bfc0;  1 drivers
v0x55a1f3850b20_0 .net *"_s4", 0 0, L_0x55a1f3c8bce0;  1 drivers
v0x55a1f3850c10_0 .net *"_s6", 0 0, L_0x55a1f3c8bdf0;  1 drivers
v0x55a1f3850cf0_0 .net *"_s8", 0 0, L_0x55a1f3c8beb0;  1 drivers
v0x55a1f3850e20_0 .net "a", 0 0, L_0x55a1f3c8c180;  1 drivers
v0x55a1f3850ee0_0 .net "b", 0 0, L_0x55a1f3c8c2b0;  1 drivers
v0x55a1f3850fa0_0 .net "ca", 0 0, L_0x55a1f3c8c070;  1 drivers
v0x55a1f3851060_0 .net "cin", 0 0, L_0x55a1f3c8c3e0;  1 drivers
v0x55a1f38511b0_0 .net "sum", 0 0, L_0x55a1f3c8a4c0;  1 drivers
S_0x55a1f3851310 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3850400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8c510 .functor XOR 1, L_0x55a1f3c8c9f0, L_0x55a1f3c8cb20, C4<0>, C4<0>;
L_0x55a1f3c8c580 .functor XOR 1, L_0x55a1f3c8c510, L_0x55a1f3c8cc50, C4<0>, C4<0>;
L_0x55a1f3c8c5f0 .functor AND 1, L_0x55a1f3c8c9f0, L_0x55a1f3c8cb20, C4<1>, C4<1>;
L_0x55a1f3c8c660 .functor AND 1, L_0x55a1f3c8c9f0, L_0x55a1f3c8cc50, C4<1>, C4<1>;
L_0x55a1f3c8c720 .functor OR 1, L_0x55a1f3c8c5f0, L_0x55a1f3c8c660, C4<0>, C4<0>;
L_0x55a1f3c8c830 .functor AND 1, L_0x55a1f3c8cc50, L_0x55a1f3c8cb20, C4<1>, C4<1>;
L_0x55a1f3c8c8e0 .functor OR 1, L_0x55a1f3c8c720, L_0x55a1f3c8c830, C4<0>, C4<0>;
v0x55a1f3851530_0 .net *"_s0", 0 0, L_0x55a1f3c8c510;  1 drivers
v0x55a1f3851610_0 .net *"_s10", 0 0, L_0x55a1f3c8c830;  1 drivers
v0x55a1f38516f0_0 .net *"_s4", 0 0, L_0x55a1f3c8c5f0;  1 drivers
v0x55a1f38517e0_0 .net *"_s6", 0 0, L_0x55a1f3c8c660;  1 drivers
v0x55a1f38518c0_0 .net *"_s8", 0 0, L_0x55a1f3c8c720;  1 drivers
v0x55a1f38519f0_0 .net "a", 0 0, L_0x55a1f3c8c9f0;  1 drivers
v0x55a1f3851ab0_0 .net "b", 0 0, L_0x55a1f3c8cb20;  1 drivers
v0x55a1f3851b70_0 .net "ca", 0 0, L_0x55a1f3c8c8e0;  1 drivers
v0x55a1f3851c30_0 .net "cin", 0 0, L_0x55a1f3c8cc50;  1 drivers
v0x55a1f3851d80_0 .net "sum", 0 0, L_0x55a1f3c8c580;  1 drivers
S_0x55a1f3851ee0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3850400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8cdc0 .functor XOR 1, L_0x55a1f3c8d390, L_0x55a1f3c8d4c0, C4<0>, C4<0>;
L_0x55a1f3c8ce30 .functor XOR 1, L_0x55a1f3c8cdc0, L_0x55a1f3c8d640, C4<0>, C4<0>;
L_0x55a1f3c8cef0 .functor AND 1, L_0x55a1f3c8d390, L_0x55a1f3c8d4c0, C4<1>, C4<1>;
L_0x55a1f3c8d000 .functor AND 1, L_0x55a1f3c8d390, L_0x55a1f3c8d640, C4<1>, C4<1>;
L_0x55a1f3c8d0c0 .functor OR 1, L_0x55a1f3c8cef0, L_0x55a1f3c8d000, C4<0>, C4<0>;
L_0x55a1f3c8d1d0 .functor AND 1, L_0x55a1f3c8d640, L_0x55a1f3c8d4c0, C4<1>, C4<1>;
L_0x55a1f3c8d280 .functor OR 1, L_0x55a1f3c8d0c0, L_0x55a1f3c8d1d0, C4<0>, C4<0>;
v0x55a1f3852110_0 .net *"_s0", 0 0, L_0x55a1f3c8cdc0;  1 drivers
v0x55a1f38521f0_0 .net *"_s10", 0 0, L_0x55a1f3c8d1d0;  1 drivers
v0x55a1f38522d0_0 .net *"_s4", 0 0, L_0x55a1f3c8cef0;  1 drivers
v0x55a1f38523c0_0 .net *"_s6", 0 0, L_0x55a1f3c8d000;  1 drivers
v0x55a1f38524a0_0 .net *"_s8", 0 0, L_0x55a1f3c8d0c0;  1 drivers
v0x55a1f38525d0_0 .net "a", 0 0, L_0x55a1f3c8d390;  1 drivers
v0x55a1f3852690_0 .net "b", 0 0, L_0x55a1f3c8d4c0;  1 drivers
v0x55a1f3852750_0 .net "ca", 0 0, L_0x55a1f3c8d280;  1 drivers
v0x55a1f3852810_0 .net "cin", 0 0, L_0x55a1f3c8d640;  1 drivers
v0x55a1f3852960_0 .net "sum", 0 0, L_0x55a1f3c8ce30;  1 drivers
S_0x55a1f3852ac0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3850400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8d770 .functor XOR 1, L_0x55a1f3c8dc10, L_0x55a1f3c8ddd0, C4<0>, C4<0>;
L_0x55a1f3c8d7e0 .functor XOR 1, L_0x55a1f3c8d770, L_0x55a1f3c8df90, C4<0>, C4<0>;
L_0x55a1f3c8d850 .functor AND 1, L_0x55a1f3c8dc10, L_0x55a1f3c8ddd0, C4<1>, C4<1>;
L_0x55a1f3c8d8c0 .functor AND 1, L_0x55a1f3c8dc10, L_0x55a1f3c8df90, C4<1>, C4<1>;
L_0x55a1f3c8d980 .functor OR 1, L_0x55a1f3c8d850, L_0x55a1f3c8d8c0, C4<0>, C4<0>;
L_0x55a1f3c8da90 .functor AND 1, L_0x55a1f3c8df90, L_0x55a1f3c8ddd0, C4<1>, C4<1>;
L_0x55a1f3c8db00 .functor OR 1, L_0x55a1f3c8d980, L_0x55a1f3c8da90, C4<0>, C4<0>;
v0x55a1f3852cc0_0 .net *"_s0", 0 0, L_0x55a1f3c8d770;  1 drivers
v0x55a1f3852dc0_0 .net *"_s10", 0 0, L_0x55a1f3c8da90;  1 drivers
v0x55a1f3852ea0_0 .net *"_s4", 0 0, L_0x55a1f3c8d850;  1 drivers
v0x55a1f3852f90_0 .net *"_s6", 0 0, L_0x55a1f3c8d8c0;  1 drivers
v0x55a1f3853070_0 .net *"_s8", 0 0, L_0x55a1f3c8d980;  1 drivers
v0x55a1f38531a0_0 .net "a", 0 0, L_0x55a1f3c8dc10;  1 drivers
v0x55a1f3853260_0 .net "b", 0 0, L_0x55a1f3c8ddd0;  1 drivers
v0x55a1f3853320_0 .net "ca", 0 0, L_0x55a1f3c8db00;  1 drivers
v0x55a1f38533e0_0 .net "cin", 0 0, L_0x55a1f3c8df90;  1 drivers
v0x55a1f3853530_0 .net "sum", 0 0, L_0x55a1f3c8d7e0;  1 drivers
S_0x55a1f3853b90 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f3850160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3856dd0_0 .net "a", 3 0, L_0x55a1f3c90dc0;  1 drivers
v0x55a1f3856ed0_0 .net "b", 3 0, L_0x55a1f3c90eb0;  1 drivers
v0x55a1f3856fb0_0 .net "ca", 3 0, L_0x55a1f3c90c00;  1 drivers
v0x55a1f3857070_0 .net "cin", 3 0, L_0x55a1f3c90fa0;  1 drivers
v0x55a1f3857150_0 .net "sum", 3 0, L_0x55a1f3c90b60;  1 drivers
L_0x55a1f3c8eb10 .part L_0x55a1f3c90dc0, 0, 1;
L_0x55a1f3c8ec40 .part L_0x55a1f3c90eb0, 0, 1;
L_0x55a1f3c8ed70 .part L_0x55a1f3c90fa0, 0, 1;
L_0x55a1f3c8f380 .part L_0x55a1f3c90dc0, 1, 1;
L_0x55a1f3c8f4b0 .part L_0x55a1f3c90eb0, 1, 1;
L_0x55a1f3c8f5e0 .part L_0x55a1f3c90fa0, 1, 1;
L_0x55a1f3c8fd20 .part L_0x55a1f3c90dc0, 2, 1;
L_0x55a1f3c8fe50 .part L_0x55a1f3c90eb0, 2, 1;
L_0x55a1f3c8ffd0 .part L_0x55a1f3c90fa0, 2, 1;
L_0x55a1f3c90550 .part L_0x55a1f3c90dc0, 3, 1;
L_0x55a1f3c90770 .part L_0x55a1f3c90eb0, 3, 1;
L_0x55a1f3c90930 .part L_0x55a1f3c90fa0, 3, 1;
L_0x55a1f3c90b60 .concat8 [ 1 1 1 1], L_0x55a1f3c8e5b0, L_0x55a1f3c8ef10, L_0x55a1f3c8f7c0, L_0x55a1f3c90170;
L_0x55a1f3c90c00 .concat8 [ 1 1 1 1], L_0x55a1f3c8ea00, L_0x55a1f3c8f270, L_0x55a1f3c8fc10, L_0x55a1f3c90440;
S_0x55a1f3853e00 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3853b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8e150 .functor XOR 1, L_0x55a1f3c8eb10, L_0x55a1f3c8ec40, C4<0>, C4<0>;
L_0x55a1f3c8e5b0 .functor XOR 1, L_0x55a1f3c8e150, L_0x55a1f3c8ed70, C4<0>, C4<0>;
L_0x55a1f3c8e670 .functor AND 1, L_0x55a1f3c8eb10, L_0x55a1f3c8ec40, C4<1>, C4<1>;
L_0x55a1f3c8e780 .functor AND 1, L_0x55a1f3c8eb10, L_0x55a1f3c8ed70, C4<1>, C4<1>;
L_0x55a1f3c8e840 .functor OR 1, L_0x55a1f3c8e670, L_0x55a1f3c8e780, C4<0>, C4<0>;
L_0x55a1f3c8e950 .functor AND 1, L_0x55a1f3c8ed70, L_0x55a1f3c8ec40, C4<1>, C4<1>;
L_0x55a1f3c8ea00 .functor OR 1, L_0x55a1f3c8e840, L_0x55a1f3c8e950, C4<0>, C4<0>;
v0x55a1f3854080_0 .net *"_s0", 0 0, L_0x55a1f3c8e150;  1 drivers
v0x55a1f3854180_0 .net *"_s10", 0 0, L_0x55a1f3c8e950;  1 drivers
v0x55a1f3854260_0 .net *"_s4", 0 0, L_0x55a1f3c8e670;  1 drivers
v0x55a1f3854350_0 .net *"_s6", 0 0, L_0x55a1f3c8e780;  1 drivers
v0x55a1f3854430_0 .net *"_s8", 0 0, L_0x55a1f3c8e840;  1 drivers
v0x55a1f3854560_0 .net "a", 0 0, L_0x55a1f3c8eb10;  1 drivers
v0x55a1f3854620_0 .net "b", 0 0, L_0x55a1f3c8ec40;  1 drivers
v0x55a1f38546e0_0 .net "ca", 0 0, L_0x55a1f3c8ea00;  1 drivers
v0x55a1f38547a0_0 .net "cin", 0 0, L_0x55a1f3c8ed70;  1 drivers
v0x55a1f38548f0_0 .net "sum", 0 0, L_0x55a1f3c8e5b0;  1 drivers
S_0x55a1f3854a50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3853b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8eea0 .functor XOR 1, L_0x55a1f3c8f380, L_0x55a1f3c8f4b0, C4<0>, C4<0>;
L_0x55a1f3c8ef10 .functor XOR 1, L_0x55a1f3c8eea0, L_0x55a1f3c8f5e0, C4<0>, C4<0>;
L_0x55a1f3c8ef80 .functor AND 1, L_0x55a1f3c8f380, L_0x55a1f3c8f4b0, C4<1>, C4<1>;
L_0x55a1f3c8eff0 .functor AND 1, L_0x55a1f3c8f380, L_0x55a1f3c8f5e0, C4<1>, C4<1>;
L_0x55a1f3c8f0b0 .functor OR 1, L_0x55a1f3c8ef80, L_0x55a1f3c8eff0, C4<0>, C4<0>;
L_0x55a1f3c8f1c0 .functor AND 1, L_0x55a1f3c8f5e0, L_0x55a1f3c8f4b0, C4<1>, C4<1>;
L_0x55a1f3c8f270 .functor OR 1, L_0x55a1f3c8f0b0, L_0x55a1f3c8f1c0, C4<0>, C4<0>;
v0x55a1f3854c70_0 .net *"_s0", 0 0, L_0x55a1f3c8eea0;  1 drivers
v0x55a1f3854d50_0 .net *"_s10", 0 0, L_0x55a1f3c8f1c0;  1 drivers
v0x55a1f3854e30_0 .net *"_s4", 0 0, L_0x55a1f3c8ef80;  1 drivers
v0x55a1f3854f20_0 .net *"_s6", 0 0, L_0x55a1f3c8eff0;  1 drivers
v0x55a1f3855000_0 .net *"_s8", 0 0, L_0x55a1f3c8f0b0;  1 drivers
v0x55a1f3855130_0 .net "a", 0 0, L_0x55a1f3c8f380;  1 drivers
v0x55a1f38551f0_0 .net "b", 0 0, L_0x55a1f3c8f4b0;  1 drivers
v0x55a1f38552b0_0 .net "ca", 0 0, L_0x55a1f3c8f270;  1 drivers
v0x55a1f3855370_0 .net "cin", 0 0, L_0x55a1f3c8f5e0;  1 drivers
v0x55a1f38554c0_0 .net "sum", 0 0, L_0x55a1f3c8ef10;  1 drivers
S_0x55a1f3855620 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3853b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c8f750 .functor XOR 1, L_0x55a1f3c8fd20, L_0x55a1f3c8fe50, C4<0>, C4<0>;
L_0x55a1f3c8f7c0 .functor XOR 1, L_0x55a1f3c8f750, L_0x55a1f3c8ffd0, C4<0>, C4<0>;
L_0x55a1f3c8f880 .functor AND 1, L_0x55a1f3c8fd20, L_0x55a1f3c8fe50, C4<1>, C4<1>;
L_0x55a1f3c8f990 .functor AND 1, L_0x55a1f3c8fd20, L_0x55a1f3c8ffd0, C4<1>, C4<1>;
L_0x55a1f3c8fa50 .functor OR 1, L_0x55a1f3c8f880, L_0x55a1f3c8f990, C4<0>, C4<0>;
L_0x55a1f3c8fb60 .functor AND 1, L_0x55a1f3c8ffd0, L_0x55a1f3c8fe50, C4<1>, C4<1>;
L_0x55a1f3c8fc10 .functor OR 1, L_0x55a1f3c8fa50, L_0x55a1f3c8fb60, C4<0>, C4<0>;
v0x55a1f3855850_0 .net *"_s0", 0 0, L_0x55a1f3c8f750;  1 drivers
v0x55a1f3855930_0 .net *"_s10", 0 0, L_0x55a1f3c8fb60;  1 drivers
v0x55a1f3855a10_0 .net *"_s4", 0 0, L_0x55a1f3c8f880;  1 drivers
v0x55a1f3855b00_0 .net *"_s6", 0 0, L_0x55a1f3c8f990;  1 drivers
v0x55a1f3855be0_0 .net *"_s8", 0 0, L_0x55a1f3c8fa50;  1 drivers
v0x55a1f3855d10_0 .net "a", 0 0, L_0x55a1f3c8fd20;  1 drivers
v0x55a1f3855dd0_0 .net "b", 0 0, L_0x55a1f3c8fe50;  1 drivers
v0x55a1f3855e90_0 .net "ca", 0 0, L_0x55a1f3c8fc10;  1 drivers
v0x55a1f3855f50_0 .net "cin", 0 0, L_0x55a1f3c8ffd0;  1 drivers
v0x55a1f38560a0_0 .net "sum", 0 0, L_0x55a1f3c8f7c0;  1 drivers
S_0x55a1f3856200 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3853b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c90100 .functor XOR 1, L_0x55a1f3c90550, L_0x55a1f3c90770, C4<0>, C4<0>;
L_0x55a1f3c90170 .functor XOR 1, L_0x55a1f3c90100, L_0x55a1f3c90930, C4<0>, C4<0>;
L_0x55a1f3c901e0 .functor AND 1, L_0x55a1f3c90550, L_0x55a1f3c90770, C4<1>, C4<1>;
L_0x55a1f3c90250 .functor AND 1, L_0x55a1f3c90550, L_0x55a1f3c90930, C4<1>, C4<1>;
L_0x55a1f3c902c0 .functor OR 1, L_0x55a1f3c901e0, L_0x55a1f3c90250, C4<0>, C4<0>;
L_0x55a1f3c903d0 .functor AND 1, L_0x55a1f3c90930, L_0x55a1f3c90770, C4<1>, C4<1>;
L_0x55a1f3c90440 .functor OR 1, L_0x55a1f3c902c0, L_0x55a1f3c903d0, C4<0>, C4<0>;
v0x55a1f3856400_0 .net *"_s0", 0 0, L_0x55a1f3c90100;  1 drivers
v0x55a1f3856500_0 .net *"_s10", 0 0, L_0x55a1f3c903d0;  1 drivers
v0x55a1f38565e0_0 .net *"_s4", 0 0, L_0x55a1f3c901e0;  1 drivers
v0x55a1f38566d0_0 .net *"_s6", 0 0, L_0x55a1f3c90250;  1 drivers
v0x55a1f38567b0_0 .net *"_s8", 0 0, L_0x55a1f3c902c0;  1 drivers
v0x55a1f38568e0_0 .net "a", 0 0, L_0x55a1f3c90550;  1 drivers
v0x55a1f38569a0_0 .net "b", 0 0, L_0x55a1f3c90770;  1 drivers
v0x55a1f3856a60_0 .net "ca", 0 0, L_0x55a1f3c90440;  1 drivers
v0x55a1f3856b20_0 .net "cin", 0 0, L_0x55a1f3c90930;  1 drivers
v0x55a1f3856c70_0 .net "sum", 0 0, L_0x55a1f3c90170;  1 drivers
S_0x55a1f38572d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f3850160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f385a520_0 .net "a", 3 0, L_0x55a1f3c93840;  1 drivers
v0x55a1f385a620_0 .net "b", 3 0, L_0x55a1f3c938e0;  1 drivers
v0x55a1f385a700_0 .net "ca", 3 0, L_0x55a1f3c936d0;  1 drivers
v0x55a1f385a7c0_0 .net "cin", 3 0, L_0x55a1f3c939d0;  1 drivers
v0x55a1f385a8a0_0 .net "sum", 3 0, L_0x55a1f3c93630;  1 drivers
L_0x55a1f3c915f0 .part L_0x55a1f3c93840, 0, 1;
L_0x55a1f3c91720 .part L_0x55a1f3c938e0, 0, 1;
L_0x55a1f3c91850 .part L_0x55a1f3c939d0, 0, 1;
L_0x55a1f3c91e60 .part L_0x55a1f3c93840, 1, 1;
L_0x55a1f3c91f90 .part L_0x55a1f3c938e0, 1, 1;
L_0x55a1f3c920c0 .part L_0x55a1f3c939d0, 1, 1;
L_0x55a1f3c92800 .part L_0x55a1f3c93840, 2, 1;
L_0x55a1f3c92930 .part L_0x55a1f3c938e0, 2, 1;
L_0x55a1f3c92ab0 .part L_0x55a1f3c939d0, 2, 1;
L_0x55a1f3c93080 .part L_0x55a1f3c93840, 3, 1;
L_0x55a1f3c93240 .part L_0x55a1f3c938e0, 3, 1;
L_0x55a1f3c93400 .part L_0x55a1f3c939d0, 3, 1;
L_0x55a1f3c93630 .concat8 [ 1 1 1 1], L_0x55a1f3c91090, L_0x55a1f3c919f0, L_0x55a1f3c922a0, L_0x55a1f3c92c50;
L_0x55a1f3c936d0 .concat8 [ 1 1 1 1], L_0x55a1f3c914e0, L_0x55a1f3c91d50, L_0x55a1f3c926f0, L_0x55a1f3c92f70;
S_0x55a1f3857550 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38572d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c90af0 .functor XOR 1, L_0x55a1f3c915f0, L_0x55a1f3c91720, C4<0>, C4<0>;
L_0x55a1f3c91090 .functor XOR 1, L_0x55a1f3c90af0, L_0x55a1f3c91850, C4<0>, C4<0>;
L_0x55a1f3c91150 .functor AND 1, L_0x55a1f3c915f0, L_0x55a1f3c91720, C4<1>, C4<1>;
L_0x55a1f3c91260 .functor AND 1, L_0x55a1f3c915f0, L_0x55a1f3c91850, C4<1>, C4<1>;
L_0x55a1f3c91320 .functor OR 1, L_0x55a1f3c91150, L_0x55a1f3c91260, C4<0>, C4<0>;
L_0x55a1f3c91430 .functor AND 1, L_0x55a1f3c91850, L_0x55a1f3c91720, C4<1>, C4<1>;
L_0x55a1f3c914e0 .functor OR 1, L_0x55a1f3c91320, L_0x55a1f3c91430, C4<0>, C4<0>;
v0x55a1f38577d0_0 .net *"_s0", 0 0, L_0x55a1f3c90af0;  1 drivers
v0x55a1f38578d0_0 .net *"_s10", 0 0, L_0x55a1f3c91430;  1 drivers
v0x55a1f38579b0_0 .net *"_s4", 0 0, L_0x55a1f3c91150;  1 drivers
v0x55a1f3857aa0_0 .net *"_s6", 0 0, L_0x55a1f3c91260;  1 drivers
v0x55a1f3857b80_0 .net *"_s8", 0 0, L_0x55a1f3c91320;  1 drivers
v0x55a1f3857cb0_0 .net "a", 0 0, L_0x55a1f3c915f0;  1 drivers
v0x55a1f3857d70_0 .net "b", 0 0, L_0x55a1f3c91720;  1 drivers
v0x55a1f3857e30_0 .net "ca", 0 0, L_0x55a1f3c914e0;  1 drivers
v0x55a1f3857ef0_0 .net "cin", 0 0, L_0x55a1f3c91850;  1 drivers
v0x55a1f3858040_0 .net "sum", 0 0, L_0x55a1f3c91090;  1 drivers
S_0x55a1f38581a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38572d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c91980 .functor XOR 1, L_0x55a1f3c91e60, L_0x55a1f3c91f90, C4<0>, C4<0>;
L_0x55a1f3c919f0 .functor XOR 1, L_0x55a1f3c91980, L_0x55a1f3c920c0, C4<0>, C4<0>;
L_0x55a1f3c91a60 .functor AND 1, L_0x55a1f3c91e60, L_0x55a1f3c91f90, C4<1>, C4<1>;
L_0x55a1f3c91ad0 .functor AND 1, L_0x55a1f3c91e60, L_0x55a1f3c920c0, C4<1>, C4<1>;
L_0x55a1f3c91b90 .functor OR 1, L_0x55a1f3c91a60, L_0x55a1f3c91ad0, C4<0>, C4<0>;
L_0x55a1f3c91ca0 .functor AND 1, L_0x55a1f3c920c0, L_0x55a1f3c91f90, C4<1>, C4<1>;
L_0x55a1f3c91d50 .functor OR 1, L_0x55a1f3c91b90, L_0x55a1f3c91ca0, C4<0>, C4<0>;
v0x55a1f38583c0_0 .net *"_s0", 0 0, L_0x55a1f3c91980;  1 drivers
v0x55a1f38584a0_0 .net *"_s10", 0 0, L_0x55a1f3c91ca0;  1 drivers
v0x55a1f3858580_0 .net *"_s4", 0 0, L_0x55a1f3c91a60;  1 drivers
v0x55a1f3858670_0 .net *"_s6", 0 0, L_0x55a1f3c91ad0;  1 drivers
v0x55a1f3858750_0 .net *"_s8", 0 0, L_0x55a1f3c91b90;  1 drivers
v0x55a1f3858880_0 .net "a", 0 0, L_0x55a1f3c91e60;  1 drivers
v0x55a1f3858940_0 .net "b", 0 0, L_0x55a1f3c91f90;  1 drivers
v0x55a1f3858a00_0 .net "ca", 0 0, L_0x55a1f3c91d50;  1 drivers
v0x55a1f3858ac0_0 .net "cin", 0 0, L_0x55a1f3c920c0;  1 drivers
v0x55a1f3858c10_0 .net "sum", 0 0, L_0x55a1f3c919f0;  1 drivers
S_0x55a1f3858d70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38572d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c92230 .functor XOR 1, L_0x55a1f3c92800, L_0x55a1f3c92930, C4<0>, C4<0>;
L_0x55a1f3c922a0 .functor XOR 1, L_0x55a1f3c92230, L_0x55a1f3c92ab0, C4<0>, C4<0>;
L_0x55a1f3c92360 .functor AND 1, L_0x55a1f3c92800, L_0x55a1f3c92930, C4<1>, C4<1>;
L_0x55a1f3c92470 .functor AND 1, L_0x55a1f3c92800, L_0x55a1f3c92ab0, C4<1>, C4<1>;
L_0x55a1f3c92530 .functor OR 1, L_0x55a1f3c92360, L_0x55a1f3c92470, C4<0>, C4<0>;
L_0x55a1f3c92640 .functor AND 1, L_0x55a1f3c92ab0, L_0x55a1f3c92930, C4<1>, C4<1>;
L_0x55a1f3c926f0 .functor OR 1, L_0x55a1f3c92530, L_0x55a1f3c92640, C4<0>, C4<0>;
v0x55a1f3858fa0_0 .net *"_s0", 0 0, L_0x55a1f3c92230;  1 drivers
v0x55a1f3859080_0 .net *"_s10", 0 0, L_0x55a1f3c92640;  1 drivers
v0x55a1f3859160_0 .net *"_s4", 0 0, L_0x55a1f3c92360;  1 drivers
v0x55a1f3859250_0 .net *"_s6", 0 0, L_0x55a1f3c92470;  1 drivers
v0x55a1f3859330_0 .net *"_s8", 0 0, L_0x55a1f3c92530;  1 drivers
v0x55a1f3859460_0 .net "a", 0 0, L_0x55a1f3c92800;  1 drivers
v0x55a1f3859520_0 .net "b", 0 0, L_0x55a1f3c92930;  1 drivers
v0x55a1f38595e0_0 .net "ca", 0 0, L_0x55a1f3c926f0;  1 drivers
v0x55a1f38596a0_0 .net "cin", 0 0, L_0x55a1f3c92ab0;  1 drivers
v0x55a1f38597f0_0 .net "sum", 0 0, L_0x55a1f3c922a0;  1 drivers
S_0x55a1f3859950 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38572d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c92be0 .functor XOR 1, L_0x55a1f3c93080, L_0x55a1f3c93240, C4<0>, C4<0>;
L_0x55a1f3c92c50 .functor XOR 1, L_0x55a1f3c92be0, L_0x55a1f3c93400, C4<0>, C4<0>;
L_0x55a1f3c92cc0 .functor AND 1, L_0x55a1f3c93080, L_0x55a1f3c93240, C4<1>, C4<1>;
L_0x55a1f3c92d30 .functor AND 1, L_0x55a1f3c93080, L_0x55a1f3c93400, C4<1>, C4<1>;
L_0x55a1f3c92df0 .functor OR 1, L_0x55a1f3c92cc0, L_0x55a1f3c92d30, C4<0>, C4<0>;
L_0x55a1f3c92f00 .functor AND 1, L_0x55a1f3c93400, L_0x55a1f3c93240, C4<1>, C4<1>;
L_0x55a1f3c92f70 .functor OR 1, L_0x55a1f3c92df0, L_0x55a1f3c92f00, C4<0>, C4<0>;
v0x55a1f3859b50_0 .net *"_s0", 0 0, L_0x55a1f3c92be0;  1 drivers
v0x55a1f3859c50_0 .net *"_s10", 0 0, L_0x55a1f3c92f00;  1 drivers
v0x55a1f3859d30_0 .net *"_s4", 0 0, L_0x55a1f3c92cc0;  1 drivers
v0x55a1f3859e20_0 .net *"_s6", 0 0, L_0x55a1f3c92d30;  1 drivers
v0x55a1f3859f00_0 .net *"_s8", 0 0, L_0x55a1f3c92df0;  1 drivers
v0x55a1f385a030_0 .net "a", 0 0, L_0x55a1f3c93080;  1 drivers
v0x55a1f385a0f0_0 .net "b", 0 0, L_0x55a1f3c93240;  1 drivers
v0x55a1f385a1b0_0 .net "ca", 0 0, L_0x55a1f3c92f70;  1 drivers
v0x55a1f385a270_0 .net "cin", 0 0, L_0x55a1f3c93400;  1 drivers
v0x55a1f385a3c0_0 .net "sum", 0 0, L_0x55a1f3c92c50;  1 drivers
S_0x55a1f385aa20 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f3850160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f385dc60_0 .net "a", 3 0, L_0x55a1f3c961e0;  1 drivers
v0x55a1f385dd60_0 .net "b", 3 0, L_0x55a1f3c96310;  1 drivers
v0x55a1f385de40_0 .net "ca", 3 0, L_0x55a1f3c96070;  1 drivers
v0x55a1f385df00_0 .net "cin", 3 0, L_0x55a1f3c96440;  1 drivers
v0x55a1f385dfe0_0 .net "sum", 3 0, L_0x55a1f3c95fd0;  1 drivers
L_0x55a1f3c93f90 .part L_0x55a1f3c961e0, 0, 1;
L_0x55a1f3c940c0 .part L_0x55a1f3c96310, 0, 1;
L_0x55a1f3c941f0 .part L_0x55a1f3c96440, 0, 1;
L_0x55a1f3c94800 .part L_0x55a1f3c961e0, 1, 1;
L_0x55a1f3c94930 .part L_0x55a1f3c96310, 1, 1;
L_0x55a1f3c94a60 .part L_0x55a1f3c96440, 1, 1;
L_0x55a1f3c951a0 .part L_0x55a1f3c961e0, 2, 1;
L_0x55a1f3c952d0 .part L_0x55a1f3c96310, 2, 1;
L_0x55a1f3c95450 .part L_0x55a1f3c96440, 2, 1;
L_0x55a1f3c95a20 .part L_0x55a1f3c961e0, 3, 1;
L_0x55a1f3c95be0 .part L_0x55a1f3c96310, 3, 1;
L_0x55a1f3c95da0 .part L_0x55a1f3c96440, 3, 1;
L_0x55a1f3c95fd0 .concat8 [ 1 1 1 1], L_0x55a1f3c93a70, L_0x55a1f3c94390, L_0x55a1f3c94c40, L_0x55a1f3c955f0;
L_0x55a1f3c96070 .concat8 [ 1 1 1 1], L_0x55a1f3c93e80, L_0x55a1f3c946f0, L_0x55a1f3c95090, L_0x55a1f3c95910;
S_0x55a1f385ac70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f385aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c935c0 .functor XOR 1, L_0x55a1f3c93f90, L_0x55a1f3c940c0, C4<0>, C4<0>;
L_0x55a1f3c93a70 .functor XOR 1, L_0x55a1f3c935c0, L_0x55a1f3c941f0, C4<0>, C4<0>;
L_0x55a1f3c93b30 .functor AND 1, L_0x55a1f3c93f90, L_0x55a1f3c940c0, C4<1>, C4<1>;
L_0x55a1f3c93c40 .functor AND 1, L_0x55a1f3c93f90, L_0x55a1f3c941f0, C4<1>, C4<1>;
L_0x55a1f3c93d00 .functor OR 1, L_0x55a1f3c93b30, L_0x55a1f3c93c40, C4<0>, C4<0>;
L_0x55a1f3c93e10 .functor AND 1, L_0x55a1f3c941f0, L_0x55a1f3c940c0, C4<1>, C4<1>;
L_0x55a1f3c93e80 .functor OR 1, L_0x55a1f3c93d00, L_0x55a1f3c93e10, C4<0>, C4<0>;
v0x55a1f385af10_0 .net *"_s0", 0 0, L_0x55a1f3c935c0;  1 drivers
v0x55a1f385b010_0 .net *"_s10", 0 0, L_0x55a1f3c93e10;  1 drivers
v0x55a1f385b0f0_0 .net *"_s4", 0 0, L_0x55a1f3c93b30;  1 drivers
v0x55a1f385b1e0_0 .net *"_s6", 0 0, L_0x55a1f3c93c40;  1 drivers
v0x55a1f385b2c0_0 .net *"_s8", 0 0, L_0x55a1f3c93d00;  1 drivers
v0x55a1f385b3f0_0 .net "a", 0 0, L_0x55a1f3c93f90;  1 drivers
v0x55a1f385b4b0_0 .net "b", 0 0, L_0x55a1f3c940c0;  1 drivers
v0x55a1f385b570_0 .net "ca", 0 0, L_0x55a1f3c93e80;  1 drivers
v0x55a1f385b630_0 .net "cin", 0 0, L_0x55a1f3c941f0;  1 drivers
v0x55a1f385b780_0 .net "sum", 0 0, L_0x55a1f3c93a70;  1 drivers
S_0x55a1f385b8e0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f385aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c94320 .functor XOR 1, L_0x55a1f3c94800, L_0x55a1f3c94930, C4<0>, C4<0>;
L_0x55a1f3c94390 .functor XOR 1, L_0x55a1f3c94320, L_0x55a1f3c94a60, C4<0>, C4<0>;
L_0x55a1f3c94400 .functor AND 1, L_0x55a1f3c94800, L_0x55a1f3c94930, C4<1>, C4<1>;
L_0x55a1f3c94470 .functor AND 1, L_0x55a1f3c94800, L_0x55a1f3c94a60, C4<1>, C4<1>;
L_0x55a1f3c94530 .functor OR 1, L_0x55a1f3c94400, L_0x55a1f3c94470, C4<0>, C4<0>;
L_0x55a1f3c94640 .functor AND 1, L_0x55a1f3c94a60, L_0x55a1f3c94930, C4<1>, C4<1>;
L_0x55a1f3c946f0 .functor OR 1, L_0x55a1f3c94530, L_0x55a1f3c94640, C4<0>, C4<0>;
v0x55a1f385bb00_0 .net *"_s0", 0 0, L_0x55a1f3c94320;  1 drivers
v0x55a1f385bbe0_0 .net *"_s10", 0 0, L_0x55a1f3c94640;  1 drivers
v0x55a1f385bcc0_0 .net *"_s4", 0 0, L_0x55a1f3c94400;  1 drivers
v0x55a1f385bdb0_0 .net *"_s6", 0 0, L_0x55a1f3c94470;  1 drivers
v0x55a1f385be90_0 .net *"_s8", 0 0, L_0x55a1f3c94530;  1 drivers
v0x55a1f385bfc0_0 .net "a", 0 0, L_0x55a1f3c94800;  1 drivers
v0x55a1f385c080_0 .net "b", 0 0, L_0x55a1f3c94930;  1 drivers
v0x55a1f385c140_0 .net "ca", 0 0, L_0x55a1f3c946f0;  1 drivers
v0x55a1f385c200_0 .net "cin", 0 0, L_0x55a1f3c94a60;  1 drivers
v0x55a1f385c350_0 .net "sum", 0 0, L_0x55a1f3c94390;  1 drivers
S_0x55a1f385c4b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f385aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c94bd0 .functor XOR 1, L_0x55a1f3c951a0, L_0x55a1f3c952d0, C4<0>, C4<0>;
L_0x55a1f3c94c40 .functor XOR 1, L_0x55a1f3c94bd0, L_0x55a1f3c95450, C4<0>, C4<0>;
L_0x55a1f3c94d00 .functor AND 1, L_0x55a1f3c951a0, L_0x55a1f3c952d0, C4<1>, C4<1>;
L_0x55a1f3c94e10 .functor AND 1, L_0x55a1f3c951a0, L_0x55a1f3c95450, C4<1>, C4<1>;
L_0x55a1f3c94ed0 .functor OR 1, L_0x55a1f3c94d00, L_0x55a1f3c94e10, C4<0>, C4<0>;
L_0x55a1f3c94fe0 .functor AND 1, L_0x55a1f3c95450, L_0x55a1f3c952d0, C4<1>, C4<1>;
L_0x55a1f3c95090 .functor OR 1, L_0x55a1f3c94ed0, L_0x55a1f3c94fe0, C4<0>, C4<0>;
v0x55a1f385c6e0_0 .net *"_s0", 0 0, L_0x55a1f3c94bd0;  1 drivers
v0x55a1f385c7c0_0 .net *"_s10", 0 0, L_0x55a1f3c94fe0;  1 drivers
v0x55a1f385c8a0_0 .net *"_s4", 0 0, L_0x55a1f3c94d00;  1 drivers
v0x55a1f385c990_0 .net *"_s6", 0 0, L_0x55a1f3c94e10;  1 drivers
v0x55a1f385ca70_0 .net *"_s8", 0 0, L_0x55a1f3c94ed0;  1 drivers
v0x55a1f385cba0_0 .net "a", 0 0, L_0x55a1f3c951a0;  1 drivers
v0x55a1f385cc60_0 .net "b", 0 0, L_0x55a1f3c952d0;  1 drivers
v0x55a1f385cd20_0 .net "ca", 0 0, L_0x55a1f3c95090;  1 drivers
v0x55a1f385cde0_0 .net "cin", 0 0, L_0x55a1f3c95450;  1 drivers
v0x55a1f385cf30_0 .net "sum", 0 0, L_0x55a1f3c94c40;  1 drivers
S_0x55a1f385d090 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f385aa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c95580 .functor XOR 1, L_0x55a1f3c95a20, L_0x55a1f3c95be0, C4<0>, C4<0>;
L_0x55a1f3c955f0 .functor XOR 1, L_0x55a1f3c95580, L_0x55a1f3c95da0, C4<0>, C4<0>;
L_0x55a1f3c95660 .functor AND 1, L_0x55a1f3c95a20, L_0x55a1f3c95be0, C4<1>, C4<1>;
L_0x55a1f3c956d0 .functor AND 1, L_0x55a1f3c95a20, L_0x55a1f3c95da0, C4<1>, C4<1>;
L_0x55a1f3c95790 .functor OR 1, L_0x55a1f3c95660, L_0x55a1f3c956d0, C4<0>, C4<0>;
L_0x55a1f3c958a0 .functor AND 1, L_0x55a1f3c95da0, L_0x55a1f3c95be0, C4<1>, C4<1>;
L_0x55a1f3c95910 .functor OR 1, L_0x55a1f3c95790, L_0x55a1f3c958a0, C4<0>, C4<0>;
v0x55a1f385d290_0 .net *"_s0", 0 0, L_0x55a1f3c95580;  1 drivers
v0x55a1f385d390_0 .net *"_s10", 0 0, L_0x55a1f3c958a0;  1 drivers
v0x55a1f385d470_0 .net *"_s4", 0 0, L_0x55a1f3c95660;  1 drivers
v0x55a1f385d560_0 .net *"_s6", 0 0, L_0x55a1f3c956d0;  1 drivers
v0x55a1f385d640_0 .net *"_s8", 0 0, L_0x55a1f3c95790;  1 drivers
v0x55a1f385d770_0 .net "a", 0 0, L_0x55a1f3c95a20;  1 drivers
v0x55a1f385d830_0 .net "b", 0 0, L_0x55a1f3c95be0;  1 drivers
v0x55a1f385d8f0_0 .net "ca", 0 0, L_0x55a1f3c95910;  1 drivers
v0x55a1f385d9b0_0 .net "cin", 0 0, L_0x55a1f3c95da0;  1 drivers
v0x55a1f385db00_0 .net "sum", 0 0, L_0x55a1f3c955f0;  1 drivers
S_0x55a1f385e6b0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f384fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f386c660_0 .net "a", 15 0, L_0x55a1f3ca16f0;  1 drivers
v0x55a1f386c760_0 .net "b", 15 0, L_0x55a1f3ca17e0;  1 drivers
v0x55a1f386c840_0 .net "ca", 15 0, L_0x55a1f3ca1490;  1 drivers
v0x55a1f386c900_0 .net "cin", 15 0, L_0x55a1f3ca18d0;  1 drivers
v0x55a1f386c9e0_0 .net "sum", 15 0, L_0x55a1f3ca13f0;  1 drivers
L_0x55a1f3c99200 .part L_0x55a1f3ca16f0, 0, 4;
L_0x55a1f3c992a0 .part L_0x55a1f3ca17e0, 0, 4;
L_0x55a1f3c99340 .part L_0x55a1f3ca18d0, 0, 4;
L_0x55a1f3c9bb90 .part L_0x55a1f3ca16f0, 4, 4;
L_0x55a1f3c9bc80 .part L_0x55a1f3ca17e0, 4, 4;
L_0x55a1f3c9bd70 .part L_0x55a1f3ca18d0, 4, 4;
L_0x55a1f3c9e650 .part L_0x55a1f3ca16f0, 8, 4;
L_0x55a1f3c9e6f0 .part L_0x55a1f3ca17e0, 8, 4;
L_0x55a1f3c9e7e0 .part L_0x55a1f3ca18d0, 8, 4;
L_0x55a1f3ca0ff0 .part L_0x55a1f3ca16f0, 12, 4;
L_0x55a1f3ca1120 .part L_0x55a1f3ca17e0, 12, 4;
L_0x55a1f3ca1250 .part L_0x55a1f3ca18d0, 12, 4;
L_0x55a1f3ca13f0 .concat8 [ 4 4 4 4], L_0x55a1f3c98ff0, L_0x55a1f3c9b980, L_0x55a1f3c9e440, L_0x55a1f3ca0de0;
L_0x55a1f3ca1490 .concat8 [ 4 4 4 4], L_0x55a1f3c99090, L_0x55a1f3c9ba20, L_0x55a1f3c9e4e0, L_0x55a1f3ca0e80;
S_0x55a1f385e920 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f385e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3861b90_0 .net "a", 3 0, L_0x55a1f3c99200;  1 drivers
v0x55a1f3861c90_0 .net "b", 3 0, L_0x55a1f3c992a0;  1 drivers
v0x55a1f3861d70_0 .net "ca", 3 0, L_0x55a1f3c99090;  1 drivers
v0x55a1f3861e30_0 .net "cin", 3 0, L_0x55a1f3c99340;  1 drivers
v0x55a1f3861f10_0 .net "sum", 3 0, L_0x55a1f3c98ff0;  1 drivers
L_0x55a1f3c96fb0 .part L_0x55a1f3c99200, 0, 1;
L_0x55a1f3c970e0 .part L_0x55a1f3c992a0, 0, 1;
L_0x55a1f3c97210 .part L_0x55a1f3c99340, 0, 1;
L_0x55a1f3c97820 .part L_0x55a1f3c99200, 1, 1;
L_0x55a1f3c97950 .part L_0x55a1f3c992a0, 1, 1;
L_0x55a1f3c97a80 .part L_0x55a1f3c99340, 1, 1;
L_0x55a1f3c981c0 .part L_0x55a1f3c99200, 2, 1;
L_0x55a1f3c982f0 .part L_0x55a1f3c992a0, 2, 1;
L_0x55a1f3c98470 .part L_0x55a1f3c99340, 2, 1;
L_0x55a1f3c98a40 .part L_0x55a1f3c99200, 3, 1;
L_0x55a1f3c98c00 .part L_0x55a1f3c992a0, 3, 1;
L_0x55a1f3c98dc0 .part L_0x55a1f3c99340, 3, 1;
L_0x55a1f3c98ff0 .concat8 [ 1 1 1 1], L_0x55a1f3c95f60, L_0x55a1f3c973b0, L_0x55a1f3c97c60, L_0x55a1f3c98610;
L_0x55a1f3c99090 .concat8 [ 1 1 1 1], L_0x55a1f3c96ea0, L_0x55a1f3c97710, L_0x55a1f3c980b0, L_0x55a1f3c98930;
S_0x55a1f385eba0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f385e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c96570 .functor XOR 1, L_0x55a1f3c96fb0, L_0x55a1f3c970e0, C4<0>, C4<0>;
L_0x55a1f3c95f60 .functor XOR 1, L_0x55a1f3c96570, L_0x55a1f3c97210, C4<0>, C4<0>;
L_0x55a1f3c96b10 .functor AND 1, L_0x55a1f3c96fb0, L_0x55a1f3c970e0, C4<1>, C4<1>;
L_0x55a1f3c96c20 .functor AND 1, L_0x55a1f3c96fb0, L_0x55a1f3c97210, C4<1>, C4<1>;
L_0x55a1f3c96ce0 .functor OR 1, L_0x55a1f3c96b10, L_0x55a1f3c96c20, C4<0>, C4<0>;
L_0x55a1f3c96df0 .functor AND 1, L_0x55a1f3c97210, L_0x55a1f3c970e0, C4<1>, C4<1>;
L_0x55a1f3c96ea0 .functor OR 1, L_0x55a1f3c96ce0, L_0x55a1f3c96df0, C4<0>, C4<0>;
v0x55a1f385ee40_0 .net *"_s0", 0 0, L_0x55a1f3c96570;  1 drivers
v0x55a1f385ef40_0 .net *"_s10", 0 0, L_0x55a1f3c96df0;  1 drivers
v0x55a1f385f020_0 .net *"_s4", 0 0, L_0x55a1f3c96b10;  1 drivers
v0x55a1f385f110_0 .net *"_s6", 0 0, L_0x55a1f3c96c20;  1 drivers
v0x55a1f385f1f0_0 .net *"_s8", 0 0, L_0x55a1f3c96ce0;  1 drivers
v0x55a1f385f320_0 .net "a", 0 0, L_0x55a1f3c96fb0;  1 drivers
v0x55a1f385f3e0_0 .net "b", 0 0, L_0x55a1f3c970e0;  1 drivers
v0x55a1f385f4a0_0 .net "ca", 0 0, L_0x55a1f3c96ea0;  1 drivers
v0x55a1f385f560_0 .net "cin", 0 0, L_0x55a1f3c97210;  1 drivers
v0x55a1f385f6b0_0 .net "sum", 0 0, L_0x55a1f3c95f60;  1 drivers
S_0x55a1f385f810 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f385e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c97340 .functor XOR 1, L_0x55a1f3c97820, L_0x55a1f3c97950, C4<0>, C4<0>;
L_0x55a1f3c973b0 .functor XOR 1, L_0x55a1f3c97340, L_0x55a1f3c97a80, C4<0>, C4<0>;
L_0x55a1f3c97420 .functor AND 1, L_0x55a1f3c97820, L_0x55a1f3c97950, C4<1>, C4<1>;
L_0x55a1f3c97490 .functor AND 1, L_0x55a1f3c97820, L_0x55a1f3c97a80, C4<1>, C4<1>;
L_0x55a1f3c97550 .functor OR 1, L_0x55a1f3c97420, L_0x55a1f3c97490, C4<0>, C4<0>;
L_0x55a1f3c97660 .functor AND 1, L_0x55a1f3c97a80, L_0x55a1f3c97950, C4<1>, C4<1>;
L_0x55a1f3c97710 .functor OR 1, L_0x55a1f3c97550, L_0x55a1f3c97660, C4<0>, C4<0>;
v0x55a1f385fa30_0 .net *"_s0", 0 0, L_0x55a1f3c97340;  1 drivers
v0x55a1f385fb10_0 .net *"_s10", 0 0, L_0x55a1f3c97660;  1 drivers
v0x55a1f385fbf0_0 .net *"_s4", 0 0, L_0x55a1f3c97420;  1 drivers
v0x55a1f385fce0_0 .net *"_s6", 0 0, L_0x55a1f3c97490;  1 drivers
v0x55a1f385fdc0_0 .net *"_s8", 0 0, L_0x55a1f3c97550;  1 drivers
v0x55a1f385fef0_0 .net "a", 0 0, L_0x55a1f3c97820;  1 drivers
v0x55a1f385ffb0_0 .net "b", 0 0, L_0x55a1f3c97950;  1 drivers
v0x55a1f3860070_0 .net "ca", 0 0, L_0x55a1f3c97710;  1 drivers
v0x55a1f3860130_0 .net "cin", 0 0, L_0x55a1f3c97a80;  1 drivers
v0x55a1f3860280_0 .net "sum", 0 0, L_0x55a1f3c973b0;  1 drivers
S_0x55a1f38603e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f385e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c97bf0 .functor XOR 1, L_0x55a1f3c981c0, L_0x55a1f3c982f0, C4<0>, C4<0>;
L_0x55a1f3c97c60 .functor XOR 1, L_0x55a1f3c97bf0, L_0x55a1f3c98470, C4<0>, C4<0>;
L_0x55a1f3c97d20 .functor AND 1, L_0x55a1f3c981c0, L_0x55a1f3c982f0, C4<1>, C4<1>;
L_0x55a1f3c97e30 .functor AND 1, L_0x55a1f3c981c0, L_0x55a1f3c98470, C4<1>, C4<1>;
L_0x55a1f3c97ef0 .functor OR 1, L_0x55a1f3c97d20, L_0x55a1f3c97e30, C4<0>, C4<0>;
L_0x55a1f3c98000 .functor AND 1, L_0x55a1f3c98470, L_0x55a1f3c982f0, C4<1>, C4<1>;
L_0x55a1f3c980b0 .functor OR 1, L_0x55a1f3c97ef0, L_0x55a1f3c98000, C4<0>, C4<0>;
v0x55a1f3860610_0 .net *"_s0", 0 0, L_0x55a1f3c97bf0;  1 drivers
v0x55a1f38606f0_0 .net *"_s10", 0 0, L_0x55a1f3c98000;  1 drivers
v0x55a1f38607d0_0 .net *"_s4", 0 0, L_0x55a1f3c97d20;  1 drivers
v0x55a1f38608c0_0 .net *"_s6", 0 0, L_0x55a1f3c97e30;  1 drivers
v0x55a1f38609a0_0 .net *"_s8", 0 0, L_0x55a1f3c97ef0;  1 drivers
v0x55a1f3860ad0_0 .net "a", 0 0, L_0x55a1f3c981c0;  1 drivers
v0x55a1f3860b90_0 .net "b", 0 0, L_0x55a1f3c982f0;  1 drivers
v0x55a1f3860c50_0 .net "ca", 0 0, L_0x55a1f3c980b0;  1 drivers
v0x55a1f3860d10_0 .net "cin", 0 0, L_0x55a1f3c98470;  1 drivers
v0x55a1f3860e60_0 .net "sum", 0 0, L_0x55a1f3c97c60;  1 drivers
S_0x55a1f3860fc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f385e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c985a0 .functor XOR 1, L_0x55a1f3c98a40, L_0x55a1f3c98c00, C4<0>, C4<0>;
L_0x55a1f3c98610 .functor XOR 1, L_0x55a1f3c985a0, L_0x55a1f3c98dc0, C4<0>, C4<0>;
L_0x55a1f3c98680 .functor AND 1, L_0x55a1f3c98a40, L_0x55a1f3c98c00, C4<1>, C4<1>;
L_0x55a1f3c986f0 .functor AND 1, L_0x55a1f3c98a40, L_0x55a1f3c98dc0, C4<1>, C4<1>;
L_0x55a1f3c987b0 .functor OR 1, L_0x55a1f3c98680, L_0x55a1f3c986f0, C4<0>, C4<0>;
L_0x55a1f3c988c0 .functor AND 1, L_0x55a1f3c98dc0, L_0x55a1f3c98c00, C4<1>, C4<1>;
L_0x55a1f3c98930 .functor OR 1, L_0x55a1f3c987b0, L_0x55a1f3c988c0, C4<0>, C4<0>;
v0x55a1f38611c0_0 .net *"_s0", 0 0, L_0x55a1f3c985a0;  1 drivers
v0x55a1f38612c0_0 .net *"_s10", 0 0, L_0x55a1f3c988c0;  1 drivers
v0x55a1f38613a0_0 .net *"_s4", 0 0, L_0x55a1f3c98680;  1 drivers
v0x55a1f3861490_0 .net *"_s6", 0 0, L_0x55a1f3c986f0;  1 drivers
v0x55a1f3861570_0 .net *"_s8", 0 0, L_0x55a1f3c987b0;  1 drivers
v0x55a1f38616a0_0 .net "a", 0 0, L_0x55a1f3c98a40;  1 drivers
v0x55a1f3861760_0 .net "b", 0 0, L_0x55a1f3c98c00;  1 drivers
v0x55a1f3861820_0 .net "ca", 0 0, L_0x55a1f3c98930;  1 drivers
v0x55a1f38618e0_0 .net "cin", 0 0, L_0x55a1f3c98dc0;  1 drivers
v0x55a1f3861a30_0 .net "sum", 0 0, L_0x55a1f3c98610;  1 drivers
S_0x55a1f3862090 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f385e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38652d0_0 .net "a", 3 0, L_0x55a1f3c9bb90;  1 drivers
v0x55a1f38653d0_0 .net "b", 3 0, L_0x55a1f3c9bc80;  1 drivers
v0x55a1f38654b0_0 .net "ca", 3 0, L_0x55a1f3c9ba20;  1 drivers
v0x55a1f3865570_0 .net "cin", 3 0, L_0x55a1f3c9bd70;  1 drivers
v0x55a1f3865650_0 .net "sum", 3 0, L_0x55a1f3c9b980;  1 drivers
L_0x55a1f3c99940 .part L_0x55a1f3c9bb90, 0, 1;
L_0x55a1f3c99a70 .part L_0x55a1f3c9bc80, 0, 1;
L_0x55a1f3c99ba0 .part L_0x55a1f3c9bd70, 0, 1;
L_0x55a1f3c9a1b0 .part L_0x55a1f3c9bb90, 1, 1;
L_0x55a1f3c9a2e0 .part L_0x55a1f3c9bc80, 1, 1;
L_0x55a1f3c9a410 .part L_0x55a1f3c9bd70, 1, 1;
L_0x55a1f3c9ab50 .part L_0x55a1f3c9bb90, 2, 1;
L_0x55a1f3c9ac80 .part L_0x55a1f3c9bc80, 2, 1;
L_0x55a1f3c9ae00 .part L_0x55a1f3c9bd70, 2, 1;
L_0x55a1f3c9b3d0 .part L_0x55a1f3c9bb90, 3, 1;
L_0x55a1f3c9b590 .part L_0x55a1f3c9bc80, 3, 1;
L_0x55a1f3c9b750 .part L_0x55a1f3c9bd70, 3, 1;
L_0x55a1f3c9b980 .concat8 [ 1 1 1 1], L_0x55a1f3c993e0, L_0x55a1f3c99d40, L_0x55a1f3c9a5f0, L_0x55a1f3c9afa0;
L_0x55a1f3c9ba20 .concat8 [ 1 1 1 1], L_0x55a1f3c99830, L_0x55a1f3c9a0a0, L_0x55a1f3c9aa40, L_0x55a1f3c9b2c0;
S_0x55a1f3862300 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3862090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c98f80 .functor XOR 1, L_0x55a1f3c99940, L_0x55a1f3c99a70, C4<0>, C4<0>;
L_0x55a1f3c993e0 .functor XOR 1, L_0x55a1f3c98f80, L_0x55a1f3c99ba0, C4<0>, C4<0>;
L_0x55a1f3c994a0 .functor AND 1, L_0x55a1f3c99940, L_0x55a1f3c99a70, C4<1>, C4<1>;
L_0x55a1f3c995b0 .functor AND 1, L_0x55a1f3c99940, L_0x55a1f3c99ba0, C4<1>, C4<1>;
L_0x55a1f3c99670 .functor OR 1, L_0x55a1f3c994a0, L_0x55a1f3c995b0, C4<0>, C4<0>;
L_0x55a1f3c99780 .functor AND 1, L_0x55a1f3c99ba0, L_0x55a1f3c99a70, C4<1>, C4<1>;
L_0x55a1f3c99830 .functor OR 1, L_0x55a1f3c99670, L_0x55a1f3c99780, C4<0>, C4<0>;
v0x55a1f3862580_0 .net *"_s0", 0 0, L_0x55a1f3c98f80;  1 drivers
v0x55a1f3862680_0 .net *"_s10", 0 0, L_0x55a1f3c99780;  1 drivers
v0x55a1f3862760_0 .net *"_s4", 0 0, L_0x55a1f3c994a0;  1 drivers
v0x55a1f3862850_0 .net *"_s6", 0 0, L_0x55a1f3c995b0;  1 drivers
v0x55a1f3862930_0 .net *"_s8", 0 0, L_0x55a1f3c99670;  1 drivers
v0x55a1f3862a60_0 .net "a", 0 0, L_0x55a1f3c99940;  1 drivers
v0x55a1f3862b20_0 .net "b", 0 0, L_0x55a1f3c99a70;  1 drivers
v0x55a1f3862be0_0 .net "ca", 0 0, L_0x55a1f3c99830;  1 drivers
v0x55a1f3862ca0_0 .net "cin", 0 0, L_0x55a1f3c99ba0;  1 drivers
v0x55a1f3862df0_0 .net "sum", 0 0, L_0x55a1f3c993e0;  1 drivers
S_0x55a1f3862f50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3862090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c99cd0 .functor XOR 1, L_0x55a1f3c9a1b0, L_0x55a1f3c9a2e0, C4<0>, C4<0>;
L_0x55a1f3c99d40 .functor XOR 1, L_0x55a1f3c99cd0, L_0x55a1f3c9a410, C4<0>, C4<0>;
L_0x55a1f3c99db0 .functor AND 1, L_0x55a1f3c9a1b0, L_0x55a1f3c9a2e0, C4<1>, C4<1>;
L_0x55a1f3c99e20 .functor AND 1, L_0x55a1f3c9a1b0, L_0x55a1f3c9a410, C4<1>, C4<1>;
L_0x55a1f3c99ee0 .functor OR 1, L_0x55a1f3c99db0, L_0x55a1f3c99e20, C4<0>, C4<0>;
L_0x55a1f3c99ff0 .functor AND 1, L_0x55a1f3c9a410, L_0x55a1f3c9a2e0, C4<1>, C4<1>;
L_0x55a1f3c9a0a0 .functor OR 1, L_0x55a1f3c99ee0, L_0x55a1f3c99ff0, C4<0>, C4<0>;
v0x55a1f3863170_0 .net *"_s0", 0 0, L_0x55a1f3c99cd0;  1 drivers
v0x55a1f3863250_0 .net *"_s10", 0 0, L_0x55a1f3c99ff0;  1 drivers
v0x55a1f3863330_0 .net *"_s4", 0 0, L_0x55a1f3c99db0;  1 drivers
v0x55a1f3863420_0 .net *"_s6", 0 0, L_0x55a1f3c99e20;  1 drivers
v0x55a1f3863500_0 .net *"_s8", 0 0, L_0x55a1f3c99ee0;  1 drivers
v0x55a1f3863630_0 .net "a", 0 0, L_0x55a1f3c9a1b0;  1 drivers
v0x55a1f38636f0_0 .net "b", 0 0, L_0x55a1f3c9a2e0;  1 drivers
v0x55a1f38637b0_0 .net "ca", 0 0, L_0x55a1f3c9a0a0;  1 drivers
v0x55a1f3863870_0 .net "cin", 0 0, L_0x55a1f3c9a410;  1 drivers
v0x55a1f38639c0_0 .net "sum", 0 0, L_0x55a1f3c99d40;  1 drivers
S_0x55a1f3863b20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3862090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9a580 .functor XOR 1, L_0x55a1f3c9ab50, L_0x55a1f3c9ac80, C4<0>, C4<0>;
L_0x55a1f3c9a5f0 .functor XOR 1, L_0x55a1f3c9a580, L_0x55a1f3c9ae00, C4<0>, C4<0>;
L_0x55a1f3c9a6b0 .functor AND 1, L_0x55a1f3c9ab50, L_0x55a1f3c9ac80, C4<1>, C4<1>;
L_0x55a1f3c9a7c0 .functor AND 1, L_0x55a1f3c9ab50, L_0x55a1f3c9ae00, C4<1>, C4<1>;
L_0x55a1f3c9a880 .functor OR 1, L_0x55a1f3c9a6b0, L_0x55a1f3c9a7c0, C4<0>, C4<0>;
L_0x55a1f3c9a990 .functor AND 1, L_0x55a1f3c9ae00, L_0x55a1f3c9ac80, C4<1>, C4<1>;
L_0x55a1f3c9aa40 .functor OR 1, L_0x55a1f3c9a880, L_0x55a1f3c9a990, C4<0>, C4<0>;
v0x55a1f3863d50_0 .net *"_s0", 0 0, L_0x55a1f3c9a580;  1 drivers
v0x55a1f3863e30_0 .net *"_s10", 0 0, L_0x55a1f3c9a990;  1 drivers
v0x55a1f3863f10_0 .net *"_s4", 0 0, L_0x55a1f3c9a6b0;  1 drivers
v0x55a1f3864000_0 .net *"_s6", 0 0, L_0x55a1f3c9a7c0;  1 drivers
v0x55a1f38640e0_0 .net *"_s8", 0 0, L_0x55a1f3c9a880;  1 drivers
v0x55a1f3864210_0 .net "a", 0 0, L_0x55a1f3c9ab50;  1 drivers
v0x55a1f38642d0_0 .net "b", 0 0, L_0x55a1f3c9ac80;  1 drivers
v0x55a1f3864390_0 .net "ca", 0 0, L_0x55a1f3c9aa40;  1 drivers
v0x55a1f3864450_0 .net "cin", 0 0, L_0x55a1f3c9ae00;  1 drivers
v0x55a1f38645a0_0 .net "sum", 0 0, L_0x55a1f3c9a5f0;  1 drivers
S_0x55a1f3864700 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3862090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9af30 .functor XOR 1, L_0x55a1f3c9b3d0, L_0x55a1f3c9b590, C4<0>, C4<0>;
L_0x55a1f3c9afa0 .functor XOR 1, L_0x55a1f3c9af30, L_0x55a1f3c9b750, C4<0>, C4<0>;
L_0x55a1f3c9b010 .functor AND 1, L_0x55a1f3c9b3d0, L_0x55a1f3c9b590, C4<1>, C4<1>;
L_0x55a1f3c9b080 .functor AND 1, L_0x55a1f3c9b3d0, L_0x55a1f3c9b750, C4<1>, C4<1>;
L_0x55a1f3c9b140 .functor OR 1, L_0x55a1f3c9b010, L_0x55a1f3c9b080, C4<0>, C4<0>;
L_0x55a1f3c9b250 .functor AND 1, L_0x55a1f3c9b750, L_0x55a1f3c9b590, C4<1>, C4<1>;
L_0x55a1f3c9b2c0 .functor OR 1, L_0x55a1f3c9b140, L_0x55a1f3c9b250, C4<0>, C4<0>;
v0x55a1f3864900_0 .net *"_s0", 0 0, L_0x55a1f3c9af30;  1 drivers
v0x55a1f3864a00_0 .net *"_s10", 0 0, L_0x55a1f3c9b250;  1 drivers
v0x55a1f3864ae0_0 .net *"_s4", 0 0, L_0x55a1f3c9b010;  1 drivers
v0x55a1f3864bd0_0 .net *"_s6", 0 0, L_0x55a1f3c9b080;  1 drivers
v0x55a1f3864cb0_0 .net *"_s8", 0 0, L_0x55a1f3c9b140;  1 drivers
v0x55a1f3864de0_0 .net "a", 0 0, L_0x55a1f3c9b3d0;  1 drivers
v0x55a1f3864ea0_0 .net "b", 0 0, L_0x55a1f3c9b590;  1 drivers
v0x55a1f3864f60_0 .net "ca", 0 0, L_0x55a1f3c9b2c0;  1 drivers
v0x55a1f3865020_0 .net "cin", 0 0, L_0x55a1f3c9b750;  1 drivers
v0x55a1f3865170_0 .net "sum", 0 0, L_0x55a1f3c9afa0;  1 drivers
S_0x55a1f38657d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f385e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3868a20_0 .net "a", 3 0, L_0x55a1f3c9e650;  1 drivers
v0x55a1f3868b20_0 .net "b", 3 0, L_0x55a1f3c9e6f0;  1 drivers
v0x55a1f3868c00_0 .net "ca", 3 0, L_0x55a1f3c9e4e0;  1 drivers
v0x55a1f3868cc0_0 .net "cin", 3 0, L_0x55a1f3c9e7e0;  1 drivers
v0x55a1f3868da0_0 .net "sum", 3 0, L_0x55a1f3c9e440;  1 drivers
L_0x55a1f3c9c400 .part L_0x55a1f3c9e650, 0, 1;
L_0x55a1f3c9c530 .part L_0x55a1f3c9e6f0, 0, 1;
L_0x55a1f3c9c660 .part L_0x55a1f3c9e7e0, 0, 1;
L_0x55a1f3c9cc70 .part L_0x55a1f3c9e650, 1, 1;
L_0x55a1f3c9cda0 .part L_0x55a1f3c9e6f0, 1, 1;
L_0x55a1f3c9ced0 .part L_0x55a1f3c9e7e0, 1, 1;
L_0x55a1f3c9d610 .part L_0x55a1f3c9e650, 2, 1;
L_0x55a1f3c9d740 .part L_0x55a1f3c9e6f0, 2, 1;
L_0x55a1f3c9d8c0 .part L_0x55a1f3c9e7e0, 2, 1;
L_0x55a1f3c9de90 .part L_0x55a1f3c9e650, 3, 1;
L_0x55a1f3c9e050 .part L_0x55a1f3c9e6f0, 3, 1;
L_0x55a1f3c9e210 .part L_0x55a1f3c9e7e0, 3, 1;
L_0x55a1f3c9e440 .concat8 [ 1 1 1 1], L_0x55a1f3c9bea0, L_0x55a1f3c9c800, L_0x55a1f3c9d0b0, L_0x55a1f3c9da60;
L_0x55a1f3c9e4e0 .concat8 [ 1 1 1 1], L_0x55a1f3c9c2f0, L_0x55a1f3c9cb60, L_0x55a1f3c9d500, L_0x55a1f3c9dd80;
S_0x55a1f3865a50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38657d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9b910 .functor XOR 1, L_0x55a1f3c9c400, L_0x55a1f3c9c530, C4<0>, C4<0>;
L_0x55a1f3c9bea0 .functor XOR 1, L_0x55a1f3c9b910, L_0x55a1f3c9c660, C4<0>, C4<0>;
L_0x55a1f3c9bf60 .functor AND 1, L_0x55a1f3c9c400, L_0x55a1f3c9c530, C4<1>, C4<1>;
L_0x55a1f3c9c070 .functor AND 1, L_0x55a1f3c9c400, L_0x55a1f3c9c660, C4<1>, C4<1>;
L_0x55a1f3c9c130 .functor OR 1, L_0x55a1f3c9bf60, L_0x55a1f3c9c070, C4<0>, C4<0>;
L_0x55a1f3c9c240 .functor AND 1, L_0x55a1f3c9c660, L_0x55a1f3c9c530, C4<1>, C4<1>;
L_0x55a1f3c9c2f0 .functor OR 1, L_0x55a1f3c9c130, L_0x55a1f3c9c240, C4<0>, C4<0>;
v0x55a1f3865cd0_0 .net *"_s0", 0 0, L_0x55a1f3c9b910;  1 drivers
v0x55a1f3865dd0_0 .net *"_s10", 0 0, L_0x55a1f3c9c240;  1 drivers
v0x55a1f3865eb0_0 .net *"_s4", 0 0, L_0x55a1f3c9bf60;  1 drivers
v0x55a1f3865fa0_0 .net *"_s6", 0 0, L_0x55a1f3c9c070;  1 drivers
v0x55a1f3866080_0 .net *"_s8", 0 0, L_0x55a1f3c9c130;  1 drivers
v0x55a1f38661b0_0 .net "a", 0 0, L_0x55a1f3c9c400;  1 drivers
v0x55a1f3866270_0 .net "b", 0 0, L_0x55a1f3c9c530;  1 drivers
v0x55a1f3866330_0 .net "ca", 0 0, L_0x55a1f3c9c2f0;  1 drivers
v0x55a1f38663f0_0 .net "cin", 0 0, L_0x55a1f3c9c660;  1 drivers
v0x55a1f3866540_0 .net "sum", 0 0, L_0x55a1f3c9bea0;  1 drivers
S_0x55a1f38666a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38657d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9c790 .functor XOR 1, L_0x55a1f3c9cc70, L_0x55a1f3c9cda0, C4<0>, C4<0>;
L_0x55a1f3c9c800 .functor XOR 1, L_0x55a1f3c9c790, L_0x55a1f3c9ced0, C4<0>, C4<0>;
L_0x55a1f3c9c870 .functor AND 1, L_0x55a1f3c9cc70, L_0x55a1f3c9cda0, C4<1>, C4<1>;
L_0x55a1f3c9c8e0 .functor AND 1, L_0x55a1f3c9cc70, L_0x55a1f3c9ced0, C4<1>, C4<1>;
L_0x55a1f3c9c9a0 .functor OR 1, L_0x55a1f3c9c870, L_0x55a1f3c9c8e0, C4<0>, C4<0>;
L_0x55a1f3c9cab0 .functor AND 1, L_0x55a1f3c9ced0, L_0x55a1f3c9cda0, C4<1>, C4<1>;
L_0x55a1f3c9cb60 .functor OR 1, L_0x55a1f3c9c9a0, L_0x55a1f3c9cab0, C4<0>, C4<0>;
v0x55a1f38668c0_0 .net *"_s0", 0 0, L_0x55a1f3c9c790;  1 drivers
v0x55a1f38669a0_0 .net *"_s10", 0 0, L_0x55a1f3c9cab0;  1 drivers
v0x55a1f3866a80_0 .net *"_s4", 0 0, L_0x55a1f3c9c870;  1 drivers
v0x55a1f3866b70_0 .net *"_s6", 0 0, L_0x55a1f3c9c8e0;  1 drivers
v0x55a1f3866c50_0 .net *"_s8", 0 0, L_0x55a1f3c9c9a0;  1 drivers
v0x55a1f3866d80_0 .net "a", 0 0, L_0x55a1f3c9cc70;  1 drivers
v0x55a1f3866e40_0 .net "b", 0 0, L_0x55a1f3c9cda0;  1 drivers
v0x55a1f3866f00_0 .net "ca", 0 0, L_0x55a1f3c9cb60;  1 drivers
v0x55a1f3866fc0_0 .net "cin", 0 0, L_0x55a1f3c9ced0;  1 drivers
v0x55a1f3867110_0 .net "sum", 0 0, L_0x55a1f3c9c800;  1 drivers
S_0x55a1f3867270 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38657d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9d040 .functor XOR 1, L_0x55a1f3c9d610, L_0x55a1f3c9d740, C4<0>, C4<0>;
L_0x55a1f3c9d0b0 .functor XOR 1, L_0x55a1f3c9d040, L_0x55a1f3c9d8c0, C4<0>, C4<0>;
L_0x55a1f3c9d170 .functor AND 1, L_0x55a1f3c9d610, L_0x55a1f3c9d740, C4<1>, C4<1>;
L_0x55a1f3c9d280 .functor AND 1, L_0x55a1f3c9d610, L_0x55a1f3c9d8c0, C4<1>, C4<1>;
L_0x55a1f3c9d340 .functor OR 1, L_0x55a1f3c9d170, L_0x55a1f3c9d280, C4<0>, C4<0>;
L_0x55a1f3c9d450 .functor AND 1, L_0x55a1f3c9d8c0, L_0x55a1f3c9d740, C4<1>, C4<1>;
L_0x55a1f3c9d500 .functor OR 1, L_0x55a1f3c9d340, L_0x55a1f3c9d450, C4<0>, C4<0>;
v0x55a1f38674a0_0 .net *"_s0", 0 0, L_0x55a1f3c9d040;  1 drivers
v0x55a1f3867580_0 .net *"_s10", 0 0, L_0x55a1f3c9d450;  1 drivers
v0x55a1f3867660_0 .net *"_s4", 0 0, L_0x55a1f3c9d170;  1 drivers
v0x55a1f3867750_0 .net *"_s6", 0 0, L_0x55a1f3c9d280;  1 drivers
v0x55a1f3867830_0 .net *"_s8", 0 0, L_0x55a1f3c9d340;  1 drivers
v0x55a1f3867960_0 .net "a", 0 0, L_0x55a1f3c9d610;  1 drivers
v0x55a1f3867a20_0 .net "b", 0 0, L_0x55a1f3c9d740;  1 drivers
v0x55a1f3867ae0_0 .net "ca", 0 0, L_0x55a1f3c9d500;  1 drivers
v0x55a1f3867ba0_0 .net "cin", 0 0, L_0x55a1f3c9d8c0;  1 drivers
v0x55a1f3867cf0_0 .net "sum", 0 0, L_0x55a1f3c9d0b0;  1 drivers
S_0x55a1f3867e50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38657d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9d9f0 .functor XOR 1, L_0x55a1f3c9de90, L_0x55a1f3c9e050, C4<0>, C4<0>;
L_0x55a1f3c9da60 .functor XOR 1, L_0x55a1f3c9d9f0, L_0x55a1f3c9e210, C4<0>, C4<0>;
L_0x55a1f3c9dad0 .functor AND 1, L_0x55a1f3c9de90, L_0x55a1f3c9e050, C4<1>, C4<1>;
L_0x55a1f3c9db40 .functor AND 1, L_0x55a1f3c9de90, L_0x55a1f3c9e210, C4<1>, C4<1>;
L_0x55a1f3c9dc00 .functor OR 1, L_0x55a1f3c9dad0, L_0x55a1f3c9db40, C4<0>, C4<0>;
L_0x55a1f3c9dd10 .functor AND 1, L_0x55a1f3c9e210, L_0x55a1f3c9e050, C4<1>, C4<1>;
L_0x55a1f3c9dd80 .functor OR 1, L_0x55a1f3c9dc00, L_0x55a1f3c9dd10, C4<0>, C4<0>;
v0x55a1f3868050_0 .net *"_s0", 0 0, L_0x55a1f3c9d9f0;  1 drivers
v0x55a1f3868150_0 .net *"_s10", 0 0, L_0x55a1f3c9dd10;  1 drivers
v0x55a1f3868230_0 .net *"_s4", 0 0, L_0x55a1f3c9dad0;  1 drivers
v0x55a1f3868320_0 .net *"_s6", 0 0, L_0x55a1f3c9db40;  1 drivers
v0x55a1f3868400_0 .net *"_s8", 0 0, L_0x55a1f3c9dc00;  1 drivers
v0x55a1f3868530_0 .net "a", 0 0, L_0x55a1f3c9de90;  1 drivers
v0x55a1f38685f0_0 .net "b", 0 0, L_0x55a1f3c9e050;  1 drivers
v0x55a1f38686b0_0 .net "ca", 0 0, L_0x55a1f3c9dd80;  1 drivers
v0x55a1f3868770_0 .net "cin", 0 0, L_0x55a1f3c9e210;  1 drivers
v0x55a1f38688c0_0 .net "sum", 0 0, L_0x55a1f3c9da60;  1 drivers
S_0x55a1f3868f20 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f385e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f386c160_0 .net "a", 3 0, L_0x55a1f3ca0ff0;  1 drivers
v0x55a1f386c260_0 .net "b", 3 0, L_0x55a1f3ca1120;  1 drivers
v0x55a1f386c340_0 .net "ca", 3 0, L_0x55a1f3ca0e80;  1 drivers
v0x55a1f386c400_0 .net "cin", 3 0, L_0x55a1f3ca1250;  1 drivers
v0x55a1f386c4e0_0 .net "sum", 3 0, L_0x55a1f3ca0de0;  1 drivers
L_0x55a1f3c9eda0 .part L_0x55a1f3ca0ff0, 0, 1;
L_0x55a1f3c9eed0 .part L_0x55a1f3ca1120, 0, 1;
L_0x55a1f3c9f000 .part L_0x55a1f3ca1250, 0, 1;
L_0x55a1f3c9f610 .part L_0x55a1f3ca0ff0, 1, 1;
L_0x55a1f3c9f740 .part L_0x55a1f3ca1120, 1, 1;
L_0x55a1f3c9f870 .part L_0x55a1f3ca1250, 1, 1;
L_0x55a1f3c9ffb0 .part L_0x55a1f3ca0ff0, 2, 1;
L_0x55a1f3ca00e0 .part L_0x55a1f3ca1120, 2, 1;
L_0x55a1f3ca0260 .part L_0x55a1f3ca1250, 2, 1;
L_0x55a1f3ca0830 .part L_0x55a1f3ca0ff0, 3, 1;
L_0x55a1f3ca09f0 .part L_0x55a1f3ca1120, 3, 1;
L_0x55a1f3ca0bb0 .part L_0x55a1f3ca1250, 3, 1;
L_0x55a1f3ca0de0 .concat8 [ 1 1 1 1], L_0x55a1f3c9e880, L_0x55a1f3c9f1a0, L_0x55a1f3c9fa50, L_0x55a1f3ca0400;
L_0x55a1f3ca0e80 .concat8 [ 1 1 1 1], L_0x55a1f3c9ec90, L_0x55a1f3c9f500, L_0x55a1f3c9fea0, L_0x55a1f3ca0720;
S_0x55a1f3869170 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3868f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9e3d0 .functor XOR 1, L_0x55a1f3c9eda0, L_0x55a1f3c9eed0, C4<0>, C4<0>;
L_0x55a1f3c9e880 .functor XOR 1, L_0x55a1f3c9e3d0, L_0x55a1f3c9f000, C4<0>, C4<0>;
L_0x55a1f3c9e940 .functor AND 1, L_0x55a1f3c9eda0, L_0x55a1f3c9eed0, C4<1>, C4<1>;
L_0x55a1f3c9ea50 .functor AND 1, L_0x55a1f3c9eda0, L_0x55a1f3c9f000, C4<1>, C4<1>;
L_0x55a1f3c9eb10 .functor OR 1, L_0x55a1f3c9e940, L_0x55a1f3c9ea50, C4<0>, C4<0>;
L_0x55a1f3c9ec20 .functor AND 1, L_0x55a1f3c9f000, L_0x55a1f3c9eed0, C4<1>, C4<1>;
L_0x55a1f3c9ec90 .functor OR 1, L_0x55a1f3c9eb10, L_0x55a1f3c9ec20, C4<0>, C4<0>;
v0x55a1f3869410_0 .net *"_s0", 0 0, L_0x55a1f3c9e3d0;  1 drivers
v0x55a1f3869510_0 .net *"_s10", 0 0, L_0x55a1f3c9ec20;  1 drivers
v0x55a1f38695f0_0 .net *"_s4", 0 0, L_0x55a1f3c9e940;  1 drivers
v0x55a1f38696e0_0 .net *"_s6", 0 0, L_0x55a1f3c9ea50;  1 drivers
v0x55a1f38697c0_0 .net *"_s8", 0 0, L_0x55a1f3c9eb10;  1 drivers
v0x55a1f38698f0_0 .net "a", 0 0, L_0x55a1f3c9eda0;  1 drivers
v0x55a1f38699b0_0 .net "b", 0 0, L_0x55a1f3c9eed0;  1 drivers
v0x55a1f3869a70_0 .net "ca", 0 0, L_0x55a1f3c9ec90;  1 drivers
v0x55a1f3869b30_0 .net "cin", 0 0, L_0x55a1f3c9f000;  1 drivers
v0x55a1f3869c80_0 .net "sum", 0 0, L_0x55a1f3c9e880;  1 drivers
S_0x55a1f3869de0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3868f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9f130 .functor XOR 1, L_0x55a1f3c9f610, L_0x55a1f3c9f740, C4<0>, C4<0>;
L_0x55a1f3c9f1a0 .functor XOR 1, L_0x55a1f3c9f130, L_0x55a1f3c9f870, C4<0>, C4<0>;
L_0x55a1f3c9f210 .functor AND 1, L_0x55a1f3c9f610, L_0x55a1f3c9f740, C4<1>, C4<1>;
L_0x55a1f3c9f280 .functor AND 1, L_0x55a1f3c9f610, L_0x55a1f3c9f870, C4<1>, C4<1>;
L_0x55a1f3c9f340 .functor OR 1, L_0x55a1f3c9f210, L_0x55a1f3c9f280, C4<0>, C4<0>;
L_0x55a1f3c9f450 .functor AND 1, L_0x55a1f3c9f870, L_0x55a1f3c9f740, C4<1>, C4<1>;
L_0x55a1f3c9f500 .functor OR 1, L_0x55a1f3c9f340, L_0x55a1f3c9f450, C4<0>, C4<0>;
v0x55a1f386a000_0 .net *"_s0", 0 0, L_0x55a1f3c9f130;  1 drivers
v0x55a1f386a0e0_0 .net *"_s10", 0 0, L_0x55a1f3c9f450;  1 drivers
v0x55a1f386a1c0_0 .net *"_s4", 0 0, L_0x55a1f3c9f210;  1 drivers
v0x55a1f386a2b0_0 .net *"_s6", 0 0, L_0x55a1f3c9f280;  1 drivers
v0x55a1f386a390_0 .net *"_s8", 0 0, L_0x55a1f3c9f340;  1 drivers
v0x55a1f386a4c0_0 .net "a", 0 0, L_0x55a1f3c9f610;  1 drivers
v0x55a1f386a580_0 .net "b", 0 0, L_0x55a1f3c9f740;  1 drivers
v0x55a1f386a640_0 .net "ca", 0 0, L_0x55a1f3c9f500;  1 drivers
v0x55a1f386a700_0 .net "cin", 0 0, L_0x55a1f3c9f870;  1 drivers
v0x55a1f386a850_0 .net "sum", 0 0, L_0x55a1f3c9f1a0;  1 drivers
S_0x55a1f386a9b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3868f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3c9f9e0 .functor XOR 1, L_0x55a1f3c9ffb0, L_0x55a1f3ca00e0, C4<0>, C4<0>;
L_0x55a1f3c9fa50 .functor XOR 1, L_0x55a1f3c9f9e0, L_0x55a1f3ca0260, C4<0>, C4<0>;
L_0x55a1f3c9fb10 .functor AND 1, L_0x55a1f3c9ffb0, L_0x55a1f3ca00e0, C4<1>, C4<1>;
L_0x55a1f3c9fc20 .functor AND 1, L_0x55a1f3c9ffb0, L_0x55a1f3ca0260, C4<1>, C4<1>;
L_0x55a1f3c9fce0 .functor OR 1, L_0x55a1f3c9fb10, L_0x55a1f3c9fc20, C4<0>, C4<0>;
L_0x55a1f3c9fdf0 .functor AND 1, L_0x55a1f3ca0260, L_0x55a1f3ca00e0, C4<1>, C4<1>;
L_0x55a1f3c9fea0 .functor OR 1, L_0x55a1f3c9fce0, L_0x55a1f3c9fdf0, C4<0>, C4<0>;
v0x55a1f386abe0_0 .net *"_s0", 0 0, L_0x55a1f3c9f9e0;  1 drivers
v0x55a1f386acc0_0 .net *"_s10", 0 0, L_0x55a1f3c9fdf0;  1 drivers
v0x55a1f386ada0_0 .net *"_s4", 0 0, L_0x55a1f3c9fb10;  1 drivers
v0x55a1f386ae90_0 .net *"_s6", 0 0, L_0x55a1f3c9fc20;  1 drivers
v0x55a1f386af70_0 .net *"_s8", 0 0, L_0x55a1f3c9fce0;  1 drivers
v0x55a1f386b0a0_0 .net "a", 0 0, L_0x55a1f3c9ffb0;  1 drivers
v0x55a1f386b160_0 .net "b", 0 0, L_0x55a1f3ca00e0;  1 drivers
v0x55a1f386b220_0 .net "ca", 0 0, L_0x55a1f3c9fea0;  1 drivers
v0x55a1f386b2e0_0 .net "cin", 0 0, L_0x55a1f3ca0260;  1 drivers
v0x55a1f386b430_0 .net "sum", 0 0, L_0x55a1f3c9fa50;  1 drivers
S_0x55a1f386b590 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3868f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca0390 .functor XOR 1, L_0x55a1f3ca0830, L_0x55a1f3ca09f0, C4<0>, C4<0>;
L_0x55a1f3ca0400 .functor XOR 1, L_0x55a1f3ca0390, L_0x55a1f3ca0bb0, C4<0>, C4<0>;
L_0x55a1f3ca0470 .functor AND 1, L_0x55a1f3ca0830, L_0x55a1f3ca09f0, C4<1>, C4<1>;
L_0x55a1f3ca04e0 .functor AND 1, L_0x55a1f3ca0830, L_0x55a1f3ca0bb0, C4<1>, C4<1>;
L_0x55a1f3ca05a0 .functor OR 1, L_0x55a1f3ca0470, L_0x55a1f3ca04e0, C4<0>, C4<0>;
L_0x55a1f3ca06b0 .functor AND 1, L_0x55a1f3ca0bb0, L_0x55a1f3ca09f0, C4<1>, C4<1>;
L_0x55a1f3ca0720 .functor OR 1, L_0x55a1f3ca05a0, L_0x55a1f3ca06b0, C4<0>, C4<0>;
v0x55a1f386b790_0 .net *"_s0", 0 0, L_0x55a1f3ca0390;  1 drivers
v0x55a1f386b890_0 .net *"_s10", 0 0, L_0x55a1f3ca06b0;  1 drivers
v0x55a1f386b970_0 .net *"_s4", 0 0, L_0x55a1f3ca0470;  1 drivers
v0x55a1f386ba60_0 .net *"_s6", 0 0, L_0x55a1f3ca04e0;  1 drivers
v0x55a1f386bb40_0 .net *"_s8", 0 0, L_0x55a1f3ca05a0;  1 drivers
v0x55a1f386bc70_0 .net "a", 0 0, L_0x55a1f3ca0830;  1 drivers
v0x55a1f386bd30_0 .net "b", 0 0, L_0x55a1f3ca09f0;  1 drivers
v0x55a1f386bdf0_0 .net "ca", 0 0, L_0x55a1f3ca0720;  1 drivers
v0x55a1f386beb0_0 .net "cin", 0 0, L_0x55a1f3ca0bb0;  1 drivers
v0x55a1f386c000_0 .net "sum", 0 0, L_0x55a1f3ca0400;  1 drivers
S_0x55a1f386d100 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f384fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f3889da0_0 .net "a", 31 0, L_0x55a1f3cb7ea0;  1 drivers
v0x55a1f3889ea0_0 .net "b", 31 0, L_0x55a1f3cb7f90;  1 drivers
v0x55a1f3889f80_0 .net "ca", 31 0, L_0x55a1f3cb7d10;  1 drivers
v0x55a1f388a040_0 .net "cin", 31 0, L_0x55a1f3cb8080;  1 drivers
v0x55a1f388a120_0 .net "sum", 31 0, L_0x55a1f3cb7bd0;  1 drivers
L_0x55a1f3cacaa0 .part L_0x55a1f3cb7ea0, 0, 16;
L_0x55a1f3cacb40 .part L_0x55a1f3cb7f90, 0, 16;
L_0x55a1f3cacbe0 .part L_0x55a1f3cb8080, 0, 16;
L_0x55a1f3cb78c0 .part L_0x55a1f3cb7ea0, 16, 16;
L_0x55a1f3cb79b0 .part L_0x55a1f3cb7f90, 16, 16;
L_0x55a1f3cb7aa0 .part L_0x55a1f3cb8080, 16, 16;
L_0x55a1f3cb7bd0 .concat8 [ 16 16 0 0], L_0x55a1f3cac7a0, L_0x55a1f3cb75c0;
L_0x55a1f3cb7d10 .concat8 [ 16 16 0 0], L_0x55a1f3cac840, L_0x55a1f3cb7660;
S_0x55a1f386d370 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f386d100;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f387b350_0 .net "a", 15 0, L_0x55a1f3cacaa0;  1 drivers
v0x55a1f387b450_0 .net "b", 15 0, L_0x55a1f3cacb40;  1 drivers
v0x55a1f387b530_0 .net "ca", 15 0, L_0x55a1f3cac840;  1 drivers
v0x55a1f387b5f0_0 .net "cin", 15 0, L_0x55a1f3cacbe0;  1 drivers
v0x55a1f387b6d0_0 .net "sum", 15 0, L_0x55a1f3cac7a0;  1 drivers
L_0x55a1f3ca45b0 .part L_0x55a1f3cacaa0, 0, 4;
L_0x55a1f3ca4650 .part L_0x55a1f3cacb40, 0, 4;
L_0x55a1f3ca46f0 .part L_0x55a1f3cacbe0, 0, 4;
L_0x55a1f3ca6f40 .part L_0x55a1f3cacaa0, 4, 4;
L_0x55a1f3ca7030 .part L_0x55a1f3cacb40, 4, 4;
L_0x55a1f3ca7120 .part L_0x55a1f3cacbe0, 4, 4;
L_0x55a1f3ca9a00 .part L_0x55a1f3cacaa0, 8, 4;
L_0x55a1f3ca9aa0 .part L_0x55a1f3cacb40, 8, 4;
L_0x55a1f3ca9b90 .part L_0x55a1f3cacbe0, 8, 4;
L_0x55a1f3cac3a0 .part L_0x55a1f3cacaa0, 12, 4;
L_0x55a1f3cac4d0 .part L_0x55a1f3cacb40, 12, 4;
L_0x55a1f3cac600 .part L_0x55a1f3cacbe0, 12, 4;
L_0x55a1f3cac7a0 .concat8 [ 4 4 4 4], L_0x55a1f3ca43a0, L_0x55a1f3ca6d30, L_0x55a1f3ca97f0, L_0x55a1f3cac190;
L_0x55a1f3cac840 .concat8 [ 4 4 4 4], L_0x55a1f3ca4440, L_0x55a1f3ca6dd0, L_0x55a1f3ca9890, L_0x55a1f3cac230;
S_0x55a1f386d5f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f386d370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3870880_0 .net "a", 3 0, L_0x55a1f3ca45b0;  1 drivers
v0x55a1f3870980_0 .net "b", 3 0, L_0x55a1f3ca4650;  1 drivers
v0x55a1f3870a60_0 .net "ca", 3 0, L_0x55a1f3ca4440;  1 drivers
v0x55a1f3870b20_0 .net "cin", 3 0, L_0x55a1f3ca46f0;  1 drivers
v0x55a1f3870c00_0 .net "sum", 3 0, L_0x55a1f3ca43a0;  1 drivers
L_0x55a1f3ca2360 .part L_0x55a1f3ca45b0, 0, 1;
L_0x55a1f3ca2490 .part L_0x55a1f3ca4650, 0, 1;
L_0x55a1f3ca25c0 .part L_0x55a1f3ca46f0, 0, 1;
L_0x55a1f3ca2bd0 .part L_0x55a1f3ca45b0, 1, 1;
L_0x55a1f3ca2d00 .part L_0x55a1f3ca4650, 1, 1;
L_0x55a1f3ca2e30 .part L_0x55a1f3ca46f0, 1, 1;
L_0x55a1f3ca3570 .part L_0x55a1f3ca45b0, 2, 1;
L_0x55a1f3ca36a0 .part L_0x55a1f3ca4650, 2, 1;
L_0x55a1f3ca3820 .part L_0x55a1f3ca46f0, 2, 1;
L_0x55a1f3ca3df0 .part L_0x55a1f3ca45b0, 3, 1;
L_0x55a1f3ca3fb0 .part L_0x55a1f3ca4650, 3, 1;
L_0x55a1f3ca4170 .part L_0x55a1f3ca46f0, 3, 1;
L_0x55a1f3ca43a0 .concat8 [ 1 1 1 1], L_0x55a1f3ca0d70, L_0x55a1f3ca2760, L_0x55a1f3ca3010, L_0x55a1f3ca39c0;
L_0x55a1f3ca4440 .concat8 [ 1 1 1 1], L_0x55a1f3ca2250, L_0x55a1f3ca2ac0, L_0x55a1f3ca3460, L_0x55a1f3ca3ce0;
S_0x55a1f386d890 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f386d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca1380 .functor XOR 1, L_0x55a1f3ca2360, L_0x55a1f3ca2490, C4<0>, C4<0>;
L_0x55a1f3ca0d70 .functor XOR 1, L_0x55a1f3ca1380, L_0x55a1f3ca25c0, C4<0>, C4<0>;
L_0x55a1f3ca1f00 .functor AND 1, L_0x55a1f3ca2360, L_0x55a1f3ca2490, C4<1>, C4<1>;
L_0x55a1f3ca2010 .functor AND 1, L_0x55a1f3ca2360, L_0x55a1f3ca25c0, C4<1>, C4<1>;
L_0x55a1f3ca20d0 .functor OR 1, L_0x55a1f3ca1f00, L_0x55a1f3ca2010, C4<0>, C4<0>;
L_0x55a1f3ca21e0 .functor AND 1, L_0x55a1f3ca25c0, L_0x55a1f3ca2490, C4<1>, C4<1>;
L_0x55a1f3ca2250 .functor OR 1, L_0x55a1f3ca20d0, L_0x55a1f3ca21e0, C4<0>, C4<0>;
v0x55a1f386db30_0 .net *"_s0", 0 0, L_0x55a1f3ca1380;  1 drivers
v0x55a1f386dc30_0 .net *"_s10", 0 0, L_0x55a1f3ca21e0;  1 drivers
v0x55a1f386dd10_0 .net *"_s4", 0 0, L_0x55a1f3ca1f00;  1 drivers
v0x55a1f386de00_0 .net *"_s6", 0 0, L_0x55a1f3ca2010;  1 drivers
v0x55a1f386dee0_0 .net *"_s8", 0 0, L_0x55a1f3ca20d0;  1 drivers
v0x55a1f386e010_0 .net "a", 0 0, L_0x55a1f3ca2360;  1 drivers
v0x55a1f386e0d0_0 .net "b", 0 0, L_0x55a1f3ca2490;  1 drivers
v0x55a1f386e190_0 .net "ca", 0 0, L_0x55a1f3ca2250;  1 drivers
v0x55a1f386e250_0 .net "cin", 0 0, L_0x55a1f3ca25c0;  1 drivers
v0x55a1f386e3a0_0 .net "sum", 0 0, L_0x55a1f3ca0d70;  1 drivers
S_0x55a1f386e500 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f386d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca26f0 .functor XOR 1, L_0x55a1f3ca2bd0, L_0x55a1f3ca2d00, C4<0>, C4<0>;
L_0x55a1f3ca2760 .functor XOR 1, L_0x55a1f3ca26f0, L_0x55a1f3ca2e30, C4<0>, C4<0>;
L_0x55a1f3ca27d0 .functor AND 1, L_0x55a1f3ca2bd0, L_0x55a1f3ca2d00, C4<1>, C4<1>;
L_0x55a1f3ca2840 .functor AND 1, L_0x55a1f3ca2bd0, L_0x55a1f3ca2e30, C4<1>, C4<1>;
L_0x55a1f3ca2900 .functor OR 1, L_0x55a1f3ca27d0, L_0x55a1f3ca2840, C4<0>, C4<0>;
L_0x55a1f3ca2a10 .functor AND 1, L_0x55a1f3ca2e30, L_0x55a1f3ca2d00, C4<1>, C4<1>;
L_0x55a1f3ca2ac0 .functor OR 1, L_0x55a1f3ca2900, L_0x55a1f3ca2a10, C4<0>, C4<0>;
v0x55a1f386e720_0 .net *"_s0", 0 0, L_0x55a1f3ca26f0;  1 drivers
v0x55a1f386e800_0 .net *"_s10", 0 0, L_0x55a1f3ca2a10;  1 drivers
v0x55a1f386e8e0_0 .net *"_s4", 0 0, L_0x55a1f3ca27d0;  1 drivers
v0x55a1f386e9d0_0 .net *"_s6", 0 0, L_0x55a1f3ca2840;  1 drivers
v0x55a1f386eab0_0 .net *"_s8", 0 0, L_0x55a1f3ca2900;  1 drivers
v0x55a1f386ebe0_0 .net "a", 0 0, L_0x55a1f3ca2bd0;  1 drivers
v0x55a1f386eca0_0 .net "b", 0 0, L_0x55a1f3ca2d00;  1 drivers
v0x55a1f386ed60_0 .net "ca", 0 0, L_0x55a1f3ca2ac0;  1 drivers
v0x55a1f386ee20_0 .net "cin", 0 0, L_0x55a1f3ca2e30;  1 drivers
v0x55a1f386ef70_0 .net "sum", 0 0, L_0x55a1f3ca2760;  1 drivers
S_0x55a1f386f0d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f386d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca2fa0 .functor XOR 1, L_0x55a1f3ca3570, L_0x55a1f3ca36a0, C4<0>, C4<0>;
L_0x55a1f3ca3010 .functor XOR 1, L_0x55a1f3ca2fa0, L_0x55a1f3ca3820, C4<0>, C4<0>;
L_0x55a1f3ca30d0 .functor AND 1, L_0x55a1f3ca3570, L_0x55a1f3ca36a0, C4<1>, C4<1>;
L_0x55a1f3ca31e0 .functor AND 1, L_0x55a1f3ca3570, L_0x55a1f3ca3820, C4<1>, C4<1>;
L_0x55a1f3ca32a0 .functor OR 1, L_0x55a1f3ca30d0, L_0x55a1f3ca31e0, C4<0>, C4<0>;
L_0x55a1f3ca33b0 .functor AND 1, L_0x55a1f3ca3820, L_0x55a1f3ca36a0, C4<1>, C4<1>;
L_0x55a1f3ca3460 .functor OR 1, L_0x55a1f3ca32a0, L_0x55a1f3ca33b0, C4<0>, C4<0>;
v0x55a1f386f300_0 .net *"_s0", 0 0, L_0x55a1f3ca2fa0;  1 drivers
v0x55a1f386f3e0_0 .net *"_s10", 0 0, L_0x55a1f3ca33b0;  1 drivers
v0x55a1f386f4c0_0 .net *"_s4", 0 0, L_0x55a1f3ca30d0;  1 drivers
v0x55a1f386f5b0_0 .net *"_s6", 0 0, L_0x55a1f3ca31e0;  1 drivers
v0x55a1f386f690_0 .net *"_s8", 0 0, L_0x55a1f3ca32a0;  1 drivers
v0x55a1f386f7c0_0 .net "a", 0 0, L_0x55a1f3ca3570;  1 drivers
v0x55a1f386f880_0 .net "b", 0 0, L_0x55a1f3ca36a0;  1 drivers
v0x55a1f386f940_0 .net "ca", 0 0, L_0x55a1f3ca3460;  1 drivers
v0x55a1f386fa00_0 .net "cin", 0 0, L_0x55a1f3ca3820;  1 drivers
v0x55a1f386fb50_0 .net "sum", 0 0, L_0x55a1f3ca3010;  1 drivers
S_0x55a1f386fcb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f386d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca3950 .functor XOR 1, L_0x55a1f3ca3df0, L_0x55a1f3ca3fb0, C4<0>, C4<0>;
L_0x55a1f3ca39c0 .functor XOR 1, L_0x55a1f3ca3950, L_0x55a1f3ca4170, C4<0>, C4<0>;
L_0x55a1f3ca3a30 .functor AND 1, L_0x55a1f3ca3df0, L_0x55a1f3ca3fb0, C4<1>, C4<1>;
L_0x55a1f3ca3aa0 .functor AND 1, L_0x55a1f3ca3df0, L_0x55a1f3ca4170, C4<1>, C4<1>;
L_0x55a1f3ca3b60 .functor OR 1, L_0x55a1f3ca3a30, L_0x55a1f3ca3aa0, C4<0>, C4<0>;
L_0x55a1f3ca3c70 .functor AND 1, L_0x55a1f3ca4170, L_0x55a1f3ca3fb0, C4<1>, C4<1>;
L_0x55a1f3ca3ce0 .functor OR 1, L_0x55a1f3ca3b60, L_0x55a1f3ca3c70, C4<0>, C4<0>;
v0x55a1f386feb0_0 .net *"_s0", 0 0, L_0x55a1f3ca3950;  1 drivers
v0x55a1f386ffb0_0 .net *"_s10", 0 0, L_0x55a1f3ca3c70;  1 drivers
v0x55a1f3870090_0 .net *"_s4", 0 0, L_0x55a1f3ca3a30;  1 drivers
v0x55a1f3870180_0 .net *"_s6", 0 0, L_0x55a1f3ca3aa0;  1 drivers
v0x55a1f3870260_0 .net *"_s8", 0 0, L_0x55a1f3ca3b60;  1 drivers
v0x55a1f3870390_0 .net "a", 0 0, L_0x55a1f3ca3df0;  1 drivers
v0x55a1f3870450_0 .net "b", 0 0, L_0x55a1f3ca3fb0;  1 drivers
v0x55a1f3870510_0 .net "ca", 0 0, L_0x55a1f3ca3ce0;  1 drivers
v0x55a1f38705d0_0 .net "cin", 0 0, L_0x55a1f3ca4170;  1 drivers
v0x55a1f3870720_0 .net "sum", 0 0, L_0x55a1f3ca39c0;  1 drivers
S_0x55a1f3870d80 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f386d370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3873fc0_0 .net "a", 3 0, L_0x55a1f3ca6f40;  1 drivers
v0x55a1f38740c0_0 .net "b", 3 0, L_0x55a1f3ca7030;  1 drivers
v0x55a1f38741a0_0 .net "ca", 3 0, L_0x55a1f3ca6dd0;  1 drivers
v0x55a1f3874260_0 .net "cin", 3 0, L_0x55a1f3ca7120;  1 drivers
v0x55a1f3874340_0 .net "sum", 3 0, L_0x55a1f3ca6d30;  1 drivers
L_0x55a1f3ca4cf0 .part L_0x55a1f3ca6f40, 0, 1;
L_0x55a1f3ca4e20 .part L_0x55a1f3ca7030, 0, 1;
L_0x55a1f3ca4f50 .part L_0x55a1f3ca7120, 0, 1;
L_0x55a1f3ca5560 .part L_0x55a1f3ca6f40, 1, 1;
L_0x55a1f3ca5690 .part L_0x55a1f3ca7030, 1, 1;
L_0x55a1f3ca57c0 .part L_0x55a1f3ca7120, 1, 1;
L_0x55a1f3ca5f00 .part L_0x55a1f3ca6f40, 2, 1;
L_0x55a1f3ca6030 .part L_0x55a1f3ca7030, 2, 1;
L_0x55a1f3ca61b0 .part L_0x55a1f3ca7120, 2, 1;
L_0x55a1f3ca6780 .part L_0x55a1f3ca6f40, 3, 1;
L_0x55a1f3ca6940 .part L_0x55a1f3ca7030, 3, 1;
L_0x55a1f3ca6b00 .part L_0x55a1f3ca7120, 3, 1;
L_0x55a1f3ca6d30 .concat8 [ 1 1 1 1], L_0x55a1f3ca4790, L_0x55a1f3ca50f0, L_0x55a1f3ca59a0, L_0x55a1f3ca6350;
L_0x55a1f3ca6dd0 .concat8 [ 1 1 1 1], L_0x55a1f3ca4be0, L_0x55a1f3ca5450, L_0x55a1f3ca5df0, L_0x55a1f3ca6670;
S_0x55a1f3870ff0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3870d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca4330 .functor XOR 1, L_0x55a1f3ca4cf0, L_0x55a1f3ca4e20, C4<0>, C4<0>;
L_0x55a1f3ca4790 .functor XOR 1, L_0x55a1f3ca4330, L_0x55a1f3ca4f50, C4<0>, C4<0>;
L_0x55a1f3ca4850 .functor AND 1, L_0x55a1f3ca4cf0, L_0x55a1f3ca4e20, C4<1>, C4<1>;
L_0x55a1f3ca4960 .functor AND 1, L_0x55a1f3ca4cf0, L_0x55a1f3ca4f50, C4<1>, C4<1>;
L_0x55a1f3ca4a20 .functor OR 1, L_0x55a1f3ca4850, L_0x55a1f3ca4960, C4<0>, C4<0>;
L_0x55a1f3ca4b30 .functor AND 1, L_0x55a1f3ca4f50, L_0x55a1f3ca4e20, C4<1>, C4<1>;
L_0x55a1f3ca4be0 .functor OR 1, L_0x55a1f3ca4a20, L_0x55a1f3ca4b30, C4<0>, C4<0>;
v0x55a1f3871270_0 .net *"_s0", 0 0, L_0x55a1f3ca4330;  1 drivers
v0x55a1f3871370_0 .net *"_s10", 0 0, L_0x55a1f3ca4b30;  1 drivers
v0x55a1f3871450_0 .net *"_s4", 0 0, L_0x55a1f3ca4850;  1 drivers
v0x55a1f3871540_0 .net *"_s6", 0 0, L_0x55a1f3ca4960;  1 drivers
v0x55a1f3871620_0 .net *"_s8", 0 0, L_0x55a1f3ca4a20;  1 drivers
v0x55a1f3871750_0 .net "a", 0 0, L_0x55a1f3ca4cf0;  1 drivers
v0x55a1f3871810_0 .net "b", 0 0, L_0x55a1f3ca4e20;  1 drivers
v0x55a1f38718d0_0 .net "ca", 0 0, L_0x55a1f3ca4be0;  1 drivers
v0x55a1f3871990_0 .net "cin", 0 0, L_0x55a1f3ca4f50;  1 drivers
v0x55a1f3871ae0_0 .net "sum", 0 0, L_0x55a1f3ca4790;  1 drivers
S_0x55a1f3871c40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3870d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca5080 .functor XOR 1, L_0x55a1f3ca5560, L_0x55a1f3ca5690, C4<0>, C4<0>;
L_0x55a1f3ca50f0 .functor XOR 1, L_0x55a1f3ca5080, L_0x55a1f3ca57c0, C4<0>, C4<0>;
L_0x55a1f3ca5160 .functor AND 1, L_0x55a1f3ca5560, L_0x55a1f3ca5690, C4<1>, C4<1>;
L_0x55a1f3ca51d0 .functor AND 1, L_0x55a1f3ca5560, L_0x55a1f3ca57c0, C4<1>, C4<1>;
L_0x55a1f3ca5290 .functor OR 1, L_0x55a1f3ca5160, L_0x55a1f3ca51d0, C4<0>, C4<0>;
L_0x55a1f3ca53a0 .functor AND 1, L_0x55a1f3ca57c0, L_0x55a1f3ca5690, C4<1>, C4<1>;
L_0x55a1f3ca5450 .functor OR 1, L_0x55a1f3ca5290, L_0x55a1f3ca53a0, C4<0>, C4<0>;
v0x55a1f3871e60_0 .net *"_s0", 0 0, L_0x55a1f3ca5080;  1 drivers
v0x55a1f3871f40_0 .net *"_s10", 0 0, L_0x55a1f3ca53a0;  1 drivers
v0x55a1f3872020_0 .net *"_s4", 0 0, L_0x55a1f3ca5160;  1 drivers
v0x55a1f3872110_0 .net *"_s6", 0 0, L_0x55a1f3ca51d0;  1 drivers
v0x55a1f38721f0_0 .net *"_s8", 0 0, L_0x55a1f3ca5290;  1 drivers
v0x55a1f3872320_0 .net "a", 0 0, L_0x55a1f3ca5560;  1 drivers
v0x55a1f38723e0_0 .net "b", 0 0, L_0x55a1f3ca5690;  1 drivers
v0x55a1f38724a0_0 .net "ca", 0 0, L_0x55a1f3ca5450;  1 drivers
v0x55a1f3872560_0 .net "cin", 0 0, L_0x55a1f3ca57c0;  1 drivers
v0x55a1f38726b0_0 .net "sum", 0 0, L_0x55a1f3ca50f0;  1 drivers
S_0x55a1f3872810 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3870d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca5930 .functor XOR 1, L_0x55a1f3ca5f00, L_0x55a1f3ca6030, C4<0>, C4<0>;
L_0x55a1f3ca59a0 .functor XOR 1, L_0x55a1f3ca5930, L_0x55a1f3ca61b0, C4<0>, C4<0>;
L_0x55a1f3ca5a60 .functor AND 1, L_0x55a1f3ca5f00, L_0x55a1f3ca6030, C4<1>, C4<1>;
L_0x55a1f3ca5b70 .functor AND 1, L_0x55a1f3ca5f00, L_0x55a1f3ca61b0, C4<1>, C4<1>;
L_0x55a1f3ca5c30 .functor OR 1, L_0x55a1f3ca5a60, L_0x55a1f3ca5b70, C4<0>, C4<0>;
L_0x55a1f3ca5d40 .functor AND 1, L_0x55a1f3ca61b0, L_0x55a1f3ca6030, C4<1>, C4<1>;
L_0x55a1f3ca5df0 .functor OR 1, L_0x55a1f3ca5c30, L_0x55a1f3ca5d40, C4<0>, C4<0>;
v0x55a1f3872a40_0 .net *"_s0", 0 0, L_0x55a1f3ca5930;  1 drivers
v0x55a1f3872b20_0 .net *"_s10", 0 0, L_0x55a1f3ca5d40;  1 drivers
v0x55a1f3872c00_0 .net *"_s4", 0 0, L_0x55a1f3ca5a60;  1 drivers
v0x55a1f3872cf0_0 .net *"_s6", 0 0, L_0x55a1f3ca5b70;  1 drivers
v0x55a1f3872dd0_0 .net *"_s8", 0 0, L_0x55a1f3ca5c30;  1 drivers
v0x55a1f3872f00_0 .net "a", 0 0, L_0x55a1f3ca5f00;  1 drivers
v0x55a1f3872fc0_0 .net "b", 0 0, L_0x55a1f3ca6030;  1 drivers
v0x55a1f3873080_0 .net "ca", 0 0, L_0x55a1f3ca5df0;  1 drivers
v0x55a1f3873140_0 .net "cin", 0 0, L_0x55a1f3ca61b0;  1 drivers
v0x55a1f3873290_0 .net "sum", 0 0, L_0x55a1f3ca59a0;  1 drivers
S_0x55a1f38733f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3870d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca62e0 .functor XOR 1, L_0x55a1f3ca6780, L_0x55a1f3ca6940, C4<0>, C4<0>;
L_0x55a1f3ca6350 .functor XOR 1, L_0x55a1f3ca62e0, L_0x55a1f3ca6b00, C4<0>, C4<0>;
L_0x55a1f3ca63c0 .functor AND 1, L_0x55a1f3ca6780, L_0x55a1f3ca6940, C4<1>, C4<1>;
L_0x55a1f3ca6430 .functor AND 1, L_0x55a1f3ca6780, L_0x55a1f3ca6b00, C4<1>, C4<1>;
L_0x55a1f3ca64f0 .functor OR 1, L_0x55a1f3ca63c0, L_0x55a1f3ca6430, C4<0>, C4<0>;
L_0x55a1f3ca6600 .functor AND 1, L_0x55a1f3ca6b00, L_0x55a1f3ca6940, C4<1>, C4<1>;
L_0x55a1f3ca6670 .functor OR 1, L_0x55a1f3ca64f0, L_0x55a1f3ca6600, C4<0>, C4<0>;
v0x55a1f38735f0_0 .net *"_s0", 0 0, L_0x55a1f3ca62e0;  1 drivers
v0x55a1f38736f0_0 .net *"_s10", 0 0, L_0x55a1f3ca6600;  1 drivers
v0x55a1f38737d0_0 .net *"_s4", 0 0, L_0x55a1f3ca63c0;  1 drivers
v0x55a1f38738c0_0 .net *"_s6", 0 0, L_0x55a1f3ca6430;  1 drivers
v0x55a1f38739a0_0 .net *"_s8", 0 0, L_0x55a1f3ca64f0;  1 drivers
v0x55a1f3873ad0_0 .net "a", 0 0, L_0x55a1f3ca6780;  1 drivers
v0x55a1f3873b90_0 .net "b", 0 0, L_0x55a1f3ca6940;  1 drivers
v0x55a1f3873c50_0 .net "ca", 0 0, L_0x55a1f3ca6670;  1 drivers
v0x55a1f3873d10_0 .net "cin", 0 0, L_0x55a1f3ca6b00;  1 drivers
v0x55a1f3873e60_0 .net "sum", 0 0, L_0x55a1f3ca6350;  1 drivers
S_0x55a1f38744c0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f386d370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3877710_0 .net "a", 3 0, L_0x55a1f3ca9a00;  1 drivers
v0x55a1f3877810_0 .net "b", 3 0, L_0x55a1f3ca9aa0;  1 drivers
v0x55a1f38778f0_0 .net "ca", 3 0, L_0x55a1f3ca9890;  1 drivers
v0x55a1f38779b0_0 .net "cin", 3 0, L_0x55a1f3ca9b90;  1 drivers
v0x55a1f3877a90_0 .net "sum", 3 0, L_0x55a1f3ca97f0;  1 drivers
L_0x55a1f3ca77b0 .part L_0x55a1f3ca9a00, 0, 1;
L_0x55a1f3ca78e0 .part L_0x55a1f3ca9aa0, 0, 1;
L_0x55a1f3ca7a10 .part L_0x55a1f3ca9b90, 0, 1;
L_0x55a1f3ca8020 .part L_0x55a1f3ca9a00, 1, 1;
L_0x55a1f3ca8150 .part L_0x55a1f3ca9aa0, 1, 1;
L_0x55a1f3ca8280 .part L_0x55a1f3ca9b90, 1, 1;
L_0x55a1f3ca89c0 .part L_0x55a1f3ca9a00, 2, 1;
L_0x55a1f3ca8af0 .part L_0x55a1f3ca9aa0, 2, 1;
L_0x55a1f3ca8c70 .part L_0x55a1f3ca9b90, 2, 1;
L_0x55a1f3ca9240 .part L_0x55a1f3ca9a00, 3, 1;
L_0x55a1f3ca9400 .part L_0x55a1f3ca9aa0, 3, 1;
L_0x55a1f3ca95c0 .part L_0x55a1f3ca9b90, 3, 1;
L_0x55a1f3ca97f0 .concat8 [ 1 1 1 1], L_0x55a1f3ca7250, L_0x55a1f3ca7bb0, L_0x55a1f3ca8460, L_0x55a1f3ca8e10;
L_0x55a1f3ca9890 .concat8 [ 1 1 1 1], L_0x55a1f3ca76a0, L_0x55a1f3ca7f10, L_0x55a1f3ca88b0, L_0x55a1f3ca9130;
S_0x55a1f3874740 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38744c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca6cc0 .functor XOR 1, L_0x55a1f3ca77b0, L_0x55a1f3ca78e0, C4<0>, C4<0>;
L_0x55a1f3ca7250 .functor XOR 1, L_0x55a1f3ca6cc0, L_0x55a1f3ca7a10, C4<0>, C4<0>;
L_0x55a1f3ca7310 .functor AND 1, L_0x55a1f3ca77b0, L_0x55a1f3ca78e0, C4<1>, C4<1>;
L_0x55a1f3ca7420 .functor AND 1, L_0x55a1f3ca77b0, L_0x55a1f3ca7a10, C4<1>, C4<1>;
L_0x55a1f3ca74e0 .functor OR 1, L_0x55a1f3ca7310, L_0x55a1f3ca7420, C4<0>, C4<0>;
L_0x55a1f3ca75f0 .functor AND 1, L_0x55a1f3ca7a10, L_0x55a1f3ca78e0, C4<1>, C4<1>;
L_0x55a1f3ca76a0 .functor OR 1, L_0x55a1f3ca74e0, L_0x55a1f3ca75f0, C4<0>, C4<0>;
v0x55a1f38749c0_0 .net *"_s0", 0 0, L_0x55a1f3ca6cc0;  1 drivers
v0x55a1f3874ac0_0 .net *"_s10", 0 0, L_0x55a1f3ca75f0;  1 drivers
v0x55a1f3874ba0_0 .net *"_s4", 0 0, L_0x55a1f3ca7310;  1 drivers
v0x55a1f3874c90_0 .net *"_s6", 0 0, L_0x55a1f3ca7420;  1 drivers
v0x55a1f3874d70_0 .net *"_s8", 0 0, L_0x55a1f3ca74e0;  1 drivers
v0x55a1f3874ea0_0 .net "a", 0 0, L_0x55a1f3ca77b0;  1 drivers
v0x55a1f3874f60_0 .net "b", 0 0, L_0x55a1f3ca78e0;  1 drivers
v0x55a1f3875020_0 .net "ca", 0 0, L_0x55a1f3ca76a0;  1 drivers
v0x55a1f38750e0_0 .net "cin", 0 0, L_0x55a1f3ca7a10;  1 drivers
v0x55a1f3875230_0 .net "sum", 0 0, L_0x55a1f3ca7250;  1 drivers
S_0x55a1f3875390 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38744c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca7b40 .functor XOR 1, L_0x55a1f3ca8020, L_0x55a1f3ca8150, C4<0>, C4<0>;
L_0x55a1f3ca7bb0 .functor XOR 1, L_0x55a1f3ca7b40, L_0x55a1f3ca8280, C4<0>, C4<0>;
L_0x55a1f3ca7c20 .functor AND 1, L_0x55a1f3ca8020, L_0x55a1f3ca8150, C4<1>, C4<1>;
L_0x55a1f3ca7c90 .functor AND 1, L_0x55a1f3ca8020, L_0x55a1f3ca8280, C4<1>, C4<1>;
L_0x55a1f3ca7d50 .functor OR 1, L_0x55a1f3ca7c20, L_0x55a1f3ca7c90, C4<0>, C4<0>;
L_0x55a1f3ca7e60 .functor AND 1, L_0x55a1f3ca8280, L_0x55a1f3ca8150, C4<1>, C4<1>;
L_0x55a1f3ca7f10 .functor OR 1, L_0x55a1f3ca7d50, L_0x55a1f3ca7e60, C4<0>, C4<0>;
v0x55a1f38755b0_0 .net *"_s0", 0 0, L_0x55a1f3ca7b40;  1 drivers
v0x55a1f3875690_0 .net *"_s10", 0 0, L_0x55a1f3ca7e60;  1 drivers
v0x55a1f3875770_0 .net *"_s4", 0 0, L_0x55a1f3ca7c20;  1 drivers
v0x55a1f3875860_0 .net *"_s6", 0 0, L_0x55a1f3ca7c90;  1 drivers
v0x55a1f3875940_0 .net *"_s8", 0 0, L_0x55a1f3ca7d50;  1 drivers
v0x55a1f3875a70_0 .net "a", 0 0, L_0x55a1f3ca8020;  1 drivers
v0x55a1f3875b30_0 .net "b", 0 0, L_0x55a1f3ca8150;  1 drivers
v0x55a1f3875bf0_0 .net "ca", 0 0, L_0x55a1f3ca7f10;  1 drivers
v0x55a1f3875cb0_0 .net "cin", 0 0, L_0x55a1f3ca8280;  1 drivers
v0x55a1f3875e00_0 .net "sum", 0 0, L_0x55a1f3ca7bb0;  1 drivers
S_0x55a1f3875f60 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38744c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca83f0 .functor XOR 1, L_0x55a1f3ca89c0, L_0x55a1f3ca8af0, C4<0>, C4<0>;
L_0x55a1f3ca8460 .functor XOR 1, L_0x55a1f3ca83f0, L_0x55a1f3ca8c70, C4<0>, C4<0>;
L_0x55a1f3ca8520 .functor AND 1, L_0x55a1f3ca89c0, L_0x55a1f3ca8af0, C4<1>, C4<1>;
L_0x55a1f3ca8630 .functor AND 1, L_0x55a1f3ca89c0, L_0x55a1f3ca8c70, C4<1>, C4<1>;
L_0x55a1f3ca86f0 .functor OR 1, L_0x55a1f3ca8520, L_0x55a1f3ca8630, C4<0>, C4<0>;
L_0x55a1f3ca8800 .functor AND 1, L_0x55a1f3ca8c70, L_0x55a1f3ca8af0, C4<1>, C4<1>;
L_0x55a1f3ca88b0 .functor OR 1, L_0x55a1f3ca86f0, L_0x55a1f3ca8800, C4<0>, C4<0>;
v0x55a1f3876190_0 .net *"_s0", 0 0, L_0x55a1f3ca83f0;  1 drivers
v0x55a1f3876270_0 .net *"_s10", 0 0, L_0x55a1f3ca8800;  1 drivers
v0x55a1f3876350_0 .net *"_s4", 0 0, L_0x55a1f3ca8520;  1 drivers
v0x55a1f3876440_0 .net *"_s6", 0 0, L_0x55a1f3ca8630;  1 drivers
v0x55a1f3876520_0 .net *"_s8", 0 0, L_0x55a1f3ca86f0;  1 drivers
v0x55a1f3876650_0 .net "a", 0 0, L_0x55a1f3ca89c0;  1 drivers
v0x55a1f3876710_0 .net "b", 0 0, L_0x55a1f3ca8af0;  1 drivers
v0x55a1f38767d0_0 .net "ca", 0 0, L_0x55a1f3ca88b0;  1 drivers
v0x55a1f3876890_0 .net "cin", 0 0, L_0x55a1f3ca8c70;  1 drivers
v0x55a1f38769e0_0 .net "sum", 0 0, L_0x55a1f3ca8460;  1 drivers
S_0x55a1f3876b40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38744c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca8da0 .functor XOR 1, L_0x55a1f3ca9240, L_0x55a1f3ca9400, C4<0>, C4<0>;
L_0x55a1f3ca8e10 .functor XOR 1, L_0x55a1f3ca8da0, L_0x55a1f3ca95c0, C4<0>, C4<0>;
L_0x55a1f3ca8e80 .functor AND 1, L_0x55a1f3ca9240, L_0x55a1f3ca9400, C4<1>, C4<1>;
L_0x55a1f3ca8ef0 .functor AND 1, L_0x55a1f3ca9240, L_0x55a1f3ca95c0, C4<1>, C4<1>;
L_0x55a1f3ca8fb0 .functor OR 1, L_0x55a1f3ca8e80, L_0x55a1f3ca8ef0, C4<0>, C4<0>;
L_0x55a1f3ca90c0 .functor AND 1, L_0x55a1f3ca95c0, L_0x55a1f3ca9400, C4<1>, C4<1>;
L_0x55a1f3ca9130 .functor OR 1, L_0x55a1f3ca8fb0, L_0x55a1f3ca90c0, C4<0>, C4<0>;
v0x55a1f3876d40_0 .net *"_s0", 0 0, L_0x55a1f3ca8da0;  1 drivers
v0x55a1f3876e40_0 .net *"_s10", 0 0, L_0x55a1f3ca90c0;  1 drivers
v0x55a1f3876f20_0 .net *"_s4", 0 0, L_0x55a1f3ca8e80;  1 drivers
v0x55a1f3877010_0 .net *"_s6", 0 0, L_0x55a1f3ca8ef0;  1 drivers
v0x55a1f38770f0_0 .net *"_s8", 0 0, L_0x55a1f3ca8fb0;  1 drivers
v0x55a1f3877220_0 .net "a", 0 0, L_0x55a1f3ca9240;  1 drivers
v0x55a1f38772e0_0 .net "b", 0 0, L_0x55a1f3ca9400;  1 drivers
v0x55a1f38773a0_0 .net "ca", 0 0, L_0x55a1f3ca9130;  1 drivers
v0x55a1f3877460_0 .net "cin", 0 0, L_0x55a1f3ca95c0;  1 drivers
v0x55a1f38775b0_0 .net "sum", 0 0, L_0x55a1f3ca8e10;  1 drivers
S_0x55a1f3877c10 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f386d370;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f387ae50_0 .net "a", 3 0, L_0x55a1f3cac3a0;  1 drivers
v0x55a1f387af50_0 .net "b", 3 0, L_0x55a1f3cac4d0;  1 drivers
v0x55a1f387b030_0 .net "ca", 3 0, L_0x55a1f3cac230;  1 drivers
v0x55a1f387b0f0_0 .net "cin", 3 0, L_0x55a1f3cac600;  1 drivers
v0x55a1f387b1d0_0 .net "sum", 3 0, L_0x55a1f3cac190;  1 drivers
L_0x55a1f3caa150 .part L_0x55a1f3cac3a0, 0, 1;
L_0x55a1f3caa280 .part L_0x55a1f3cac4d0, 0, 1;
L_0x55a1f3caa3b0 .part L_0x55a1f3cac600, 0, 1;
L_0x55a1f3caa9c0 .part L_0x55a1f3cac3a0, 1, 1;
L_0x55a1f3caaaf0 .part L_0x55a1f3cac4d0, 1, 1;
L_0x55a1f3caac20 .part L_0x55a1f3cac600, 1, 1;
L_0x55a1f3cab360 .part L_0x55a1f3cac3a0, 2, 1;
L_0x55a1f3cab490 .part L_0x55a1f3cac4d0, 2, 1;
L_0x55a1f3cab610 .part L_0x55a1f3cac600, 2, 1;
L_0x55a1f3cabbe0 .part L_0x55a1f3cac3a0, 3, 1;
L_0x55a1f3cabda0 .part L_0x55a1f3cac4d0, 3, 1;
L_0x55a1f3cabf60 .part L_0x55a1f3cac600, 3, 1;
L_0x55a1f3cac190 .concat8 [ 1 1 1 1], L_0x55a1f3ca9c30, L_0x55a1f3caa550, L_0x55a1f3caae00, L_0x55a1f3cab7b0;
L_0x55a1f3cac230 .concat8 [ 1 1 1 1], L_0x55a1f3caa040, L_0x55a1f3caa8b0, L_0x55a1f3cab250, L_0x55a1f3cabad0;
S_0x55a1f3877e60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3877c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ca9780 .functor XOR 1, L_0x55a1f3caa150, L_0x55a1f3caa280, C4<0>, C4<0>;
L_0x55a1f3ca9c30 .functor XOR 1, L_0x55a1f3ca9780, L_0x55a1f3caa3b0, C4<0>, C4<0>;
L_0x55a1f3ca9cf0 .functor AND 1, L_0x55a1f3caa150, L_0x55a1f3caa280, C4<1>, C4<1>;
L_0x55a1f3ca9e00 .functor AND 1, L_0x55a1f3caa150, L_0x55a1f3caa3b0, C4<1>, C4<1>;
L_0x55a1f3ca9ec0 .functor OR 1, L_0x55a1f3ca9cf0, L_0x55a1f3ca9e00, C4<0>, C4<0>;
L_0x55a1f3ca9fd0 .functor AND 1, L_0x55a1f3caa3b0, L_0x55a1f3caa280, C4<1>, C4<1>;
L_0x55a1f3caa040 .functor OR 1, L_0x55a1f3ca9ec0, L_0x55a1f3ca9fd0, C4<0>, C4<0>;
v0x55a1f3878100_0 .net *"_s0", 0 0, L_0x55a1f3ca9780;  1 drivers
v0x55a1f3878200_0 .net *"_s10", 0 0, L_0x55a1f3ca9fd0;  1 drivers
v0x55a1f38782e0_0 .net *"_s4", 0 0, L_0x55a1f3ca9cf0;  1 drivers
v0x55a1f38783d0_0 .net *"_s6", 0 0, L_0x55a1f3ca9e00;  1 drivers
v0x55a1f38784b0_0 .net *"_s8", 0 0, L_0x55a1f3ca9ec0;  1 drivers
v0x55a1f38785e0_0 .net "a", 0 0, L_0x55a1f3caa150;  1 drivers
v0x55a1f38786a0_0 .net "b", 0 0, L_0x55a1f3caa280;  1 drivers
v0x55a1f3878760_0 .net "ca", 0 0, L_0x55a1f3caa040;  1 drivers
v0x55a1f3878820_0 .net "cin", 0 0, L_0x55a1f3caa3b0;  1 drivers
v0x55a1f3878970_0 .net "sum", 0 0, L_0x55a1f3ca9c30;  1 drivers
S_0x55a1f3878ad0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3877c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3caa4e0 .functor XOR 1, L_0x55a1f3caa9c0, L_0x55a1f3caaaf0, C4<0>, C4<0>;
L_0x55a1f3caa550 .functor XOR 1, L_0x55a1f3caa4e0, L_0x55a1f3caac20, C4<0>, C4<0>;
L_0x55a1f3caa5c0 .functor AND 1, L_0x55a1f3caa9c0, L_0x55a1f3caaaf0, C4<1>, C4<1>;
L_0x55a1f3caa630 .functor AND 1, L_0x55a1f3caa9c0, L_0x55a1f3caac20, C4<1>, C4<1>;
L_0x55a1f3caa6f0 .functor OR 1, L_0x55a1f3caa5c0, L_0x55a1f3caa630, C4<0>, C4<0>;
L_0x55a1f3caa800 .functor AND 1, L_0x55a1f3caac20, L_0x55a1f3caaaf0, C4<1>, C4<1>;
L_0x55a1f3caa8b0 .functor OR 1, L_0x55a1f3caa6f0, L_0x55a1f3caa800, C4<0>, C4<0>;
v0x55a1f3878cf0_0 .net *"_s0", 0 0, L_0x55a1f3caa4e0;  1 drivers
v0x55a1f3878dd0_0 .net *"_s10", 0 0, L_0x55a1f3caa800;  1 drivers
v0x55a1f3878eb0_0 .net *"_s4", 0 0, L_0x55a1f3caa5c0;  1 drivers
v0x55a1f3878fa0_0 .net *"_s6", 0 0, L_0x55a1f3caa630;  1 drivers
v0x55a1f3879080_0 .net *"_s8", 0 0, L_0x55a1f3caa6f0;  1 drivers
v0x55a1f38791b0_0 .net "a", 0 0, L_0x55a1f3caa9c0;  1 drivers
v0x55a1f3879270_0 .net "b", 0 0, L_0x55a1f3caaaf0;  1 drivers
v0x55a1f3879330_0 .net "ca", 0 0, L_0x55a1f3caa8b0;  1 drivers
v0x55a1f38793f0_0 .net "cin", 0 0, L_0x55a1f3caac20;  1 drivers
v0x55a1f3879540_0 .net "sum", 0 0, L_0x55a1f3caa550;  1 drivers
S_0x55a1f38796a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3877c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3caad90 .functor XOR 1, L_0x55a1f3cab360, L_0x55a1f3cab490, C4<0>, C4<0>;
L_0x55a1f3caae00 .functor XOR 1, L_0x55a1f3caad90, L_0x55a1f3cab610, C4<0>, C4<0>;
L_0x55a1f3caaec0 .functor AND 1, L_0x55a1f3cab360, L_0x55a1f3cab490, C4<1>, C4<1>;
L_0x55a1f3caafd0 .functor AND 1, L_0x55a1f3cab360, L_0x55a1f3cab610, C4<1>, C4<1>;
L_0x55a1f3cab090 .functor OR 1, L_0x55a1f3caaec0, L_0x55a1f3caafd0, C4<0>, C4<0>;
L_0x55a1f3cab1a0 .functor AND 1, L_0x55a1f3cab610, L_0x55a1f3cab490, C4<1>, C4<1>;
L_0x55a1f3cab250 .functor OR 1, L_0x55a1f3cab090, L_0x55a1f3cab1a0, C4<0>, C4<0>;
v0x55a1f38798d0_0 .net *"_s0", 0 0, L_0x55a1f3caad90;  1 drivers
v0x55a1f38799b0_0 .net *"_s10", 0 0, L_0x55a1f3cab1a0;  1 drivers
v0x55a1f3879a90_0 .net *"_s4", 0 0, L_0x55a1f3caaec0;  1 drivers
v0x55a1f3879b80_0 .net *"_s6", 0 0, L_0x55a1f3caafd0;  1 drivers
v0x55a1f3879c60_0 .net *"_s8", 0 0, L_0x55a1f3cab090;  1 drivers
v0x55a1f3879d90_0 .net "a", 0 0, L_0x55a1f3cab360;  1 drivers
v0x55a1f3879e50_0 .net "b", 0 0, L_0x55a1f3cab490;  1 drivers
v0x55a1f3879f10_0 .net "ca", 0 0, L_0x55a1f3cab250;  1 drivers
v0x55a1f3879fd0_0 .net "cin", 0 0, L_0x55a1f3cab610;  1 drivers
v0x55a1f387a120_0 .net "sum", 0 0, L_0x55a1f3caae00;  1 drivers
S_0x55a1f387a280 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3877c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cab740 .functor XOR 1, L_0x55a1f3cabbe0, L_0x55a1f3cabda0, C4<0>, C4<0>;
L_0x55a1f3cab7b0 .functor XOR 1, L_0x55a1f3cab740, L_0x55a1f3cabf60, C4<0>, C4<0>;
L_0x55a1f3cab820 .functor AND 1, L_0x55a1f3cabbe0, L_0x55a1f3cabda0, C4<1>, C4<1>;
L_0x55a1f3cab890 .functor AND 1, L_0x55a1f3cabbe0, L_0x55a1f3cabf60, C4<1>, C4<1>;
L_0x55a1f3cab950 .functor OR 1, L_0x55a1f3cab820, L_0x55a1f3cab890, C4<0>, C4<0>;
L_0x55a1f3caba60 .functor AND 1, L_0x55a1f3cabf60, L_0x55a1f3cabda0, C4<1>, C4<1>;
L_0x55a1f3cabad0 .functor OR 1, L_0x55a1f3cab950, L_0x55a1f3caba60, C4<0>, C4<0>;
v0x55a1f387a480_0 .net *"_s0", 0 0, L_0x55a1f3cab740;  1 drivers
v0x55a1f387a580_0 .net *"_s10", 0 0, L_0x55a1f3caba60;  1 drivers
v0x55a1f387a660_0 .net *"_s4", 0 0, L_0x55a1f3cab820;  1 drivers
v0x55a1f387a750_0 .net *"_s6", 0 0, L_0x55a1f3cab890;  1 drivers
v0x55a1f387a830_0 .net *"_s8", 0 0, L_0x55a1f3cab950;  1 drivers
v0x55a1f387a960_0 .net "a", 0 0, L_0x55a1f3cabbe0;  1 drivers
v0x55a1f387aa20_0 .net "b", 0 0, L_0x55a1f3cabda0;  1 drivers
v0x55a1f387aae0_0 .net "ca", 0 0, L_0x55a1f3cabad0;  1 drivers
v0x55a1f387aba0_0 .net "cin", 0 0, L_0x55a1f3cabf60;  1 drivers
v0x55a1f387acf0_0 .net "sum", 0 0, L_0x55a1f3cab7b0;  1 drivers
S_0x55a1f387b8a0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f386d100;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3889850_0 .net "a", 15 0, L_0x55a1f3cb78c0;  1 drivers
v0x55a1f3889950_0 .net "b", 15 0, L_0x55a1f3cb79b0;  1 drivers
v0x55a1f3889a30_0 .net "ca", 15 0, L_0x55a1f3cb7660;  1 drivers
v0x55a1f3889af0_0 .net "cin", 15 0, L_0x55a1f3cb7aa0;  1 drivers
v0x55a1f3889bd0_0 .net "sum", 15 0, L_0x55a1f3cb75c0;  1 drivers
L_0x55a1f3caf3c0 .part L_0x55a1f3cb78c0, 0, 4;
L_0x55a1f3caf460 .part L_0x55a1f3cb79b0, 0, 4;
L_0x55a1f3caf500 .part L_0x55a1f3cb7aa0, 0, 4;
L_0x55a1f3cb1d60 .part L_0x55a1f3cb78c0, 4, 4;
L_0x55a1f3cb1e50 .part L_0x55a1f3cb79b0, 4, 4;
L_0x55a1f3cb1f40 .part L_0x55a1f3cb7aa0, 4, 4;
L_0x55a1f3cb4820 .part L_0x55a1f3cb78c0, 8, 4;
L_0x55a1f3cb48c0 .part L_0x55a1f3cb79b0, 8, 4;
L_0x55a1f3cb49b0 .part L_0x55a1f3cb7aa0, 8, 4;
L_0x55a1f3cb71c0 .part L_0x55a1f3cb78c0, 12, 4;
L_0x55a1f3cb72f0 .part L_0x55a1f3cb79b0, 12, 4;
L_0x55a1f3cb7420 .part L_0x55a1f3cb7aa0, 12, 4;
L_0x55a1f3cb75c0 .concat8 [ 4 4 4 4], L_0x55a1f3caf1b0, L_0x55a1f3cb1b00, L_0x55a1f3cb4610, L_0x55a1f3cb6fb0;
L_0x55a1f3cb7660 .concat8 [ 4 4 4 4], L_0x55a1f3caf250, L_0x55a1f3cb1ba0, L_0x55a1f3cb46b0, L_0x55a1f3cb7050;
S_0x55a1f387bb10 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f387b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f387ed80_0 .net "a", 3 0, L_0x55a1f3caf3c0;  1 drivers
v0x55a1f387ee80_0 .net "b", 3 0, L_0x55a1f3caf460;  1 drivers
v0x55a1f387ef60_0 .net "ca", 3 0, L_0x55a1f3caf250;  1 drivers
v0x55a1f387f020_0 .net "cin", 3 0, L_0x55a1f3caf500;  1 drivers
v0x55a1f387f100_0 .net "sum", 3 0, L_0x55a1f3caf1b0;  1 drivers
L_0x55a1f3cad170 .part L_0x55a1f3caf3c0, 0, 1;
L_0x55a1f3cad2a0 .part L_0x55a1f3caf460, 0, 1;
L_0x55a1f3cad3d0 .part L_0x55a1f3caf500, 0, 1;
L_0x55a1f3cad9e0 .part L_0x55a1f3caf3c0, 1, 1;
L_0x55a1f3cadb10 .part L_0x55a1f3caf460, 1, 1;
L_0x55a1f3cadc40 .part L_0x55a1f3caf500, 1, 1;
L_0x55a1f3cae380 .part L_0x55a1f3caf3c0, 2, 1;
L_0x55a1f3cae4b0 .part L_0x55a1f3caf460, 2, 1;
L_0x55a1f3cae630 .part L_0x55a1f3caf500, 2, 1;
L_0x55a1f3caec00 .part L_0x55a1f3caf3c0, 3, 1;
L_0x55a1f3caedc0 .part L_0x55a1f3caf460, 3, 1;
L_0x55a1f3caef80 .part L_0x55a1f3caf500, 3, 1;
L_0x55a1f3caf1b0 .concat8 [ 1 1 1 1], L_0x55a1f3cac120, L_0x55a1f3cad570, L_0x55a1f3cade20, L_0x55a1f3cae7d0;
L_0x55a1f3caf250 .concat8 [ 1 1 1 1], L_0x55a1f3cad060, L_0x55a1f3cad8d0, L_0x55a1f3cae270, L_0x55a1f3caeaf0;
S_0x55a1f387bd90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f387bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cac730 .functor XOR 1, L_0x55a1f3cad170, L_0x55a1f3cad2a0, C4<0>, C4<0>;
L_0x55a1f3cac120 .functor XOR 1, L_0x55a1f3cac730, L_0x55a1f3cad3d0, C4<0>, C4<0>;
L_0x55a1f3caccd0 .functor AND 1, L_0x55a1f3cad170, L_0x55a1f3cad2a0, C4<1>, C4<1>;
L_0x55a1f3cacde0 .functor AND 1, L_0x55a1f3cad170, L_0x55a1f3cad3d0, C4<1>, C4<1>;
L_0x55a1f3cacea0 .functor OR 1, L_0x55a1f3caccd0, L_0x55a1f3cacde0, C4<0>, C4<0>;
L_0x55a1f3cacfb0 .functor AND 1, L_0x55a1f3cad3d0, L_0x55a1f3cad2a0, C4<1>, C4<1>;
L_0x55a1f3cad060 .functor OR 1, L_0x55a1f3cacea0, L_0x55a1f3cacfb0, C4<0>, C4<0>;
v0x55a1f387c030_0 .net *"_s0", 0 0, L_0x55a1f3cac730;  1 drivers
v0x55a1f387c130_0 .net *"_s10", 0 0, L_0x55a1f3cacfb0;  1 drivers
v0x55a1f387c210_0 .net *"_s4", 0 0, L_0x55a1f3caccd0;  1 drivers
v0x55a1f387c300_0 .net *"_s6", 0 0, L_0x55a1f3cacde0;  1 drivers
v0x55a1f387c3e0_0 .net *"_s8", 0 0, L_0x55a1f3cacea0;  1 drivers
v0x55a1f387c510_0 .net "a", 0 0, L_0x55a1f3cad170;  1 drivers
v0x55a1f387c5d0_0 .net "b", 0 0, L_0x55a1f3cad2a0;  1 drivers
v0x55a1f387c690_0 .net "ca", 0 0, L_0x55a1f3cad060;  1 drivers
v0x55a1f387c750_0 .net "cin", 0 0, L_0x55a1f3cad3d0;  1 drivers
v0x55a1f387c8a0_0 .net "sum", 0 0, L_0x55a1f3cac120;  1 drivers
S_0x55a1f387ca00 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f387bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cad500 .functor XOR 1, L_0x55a1f3cad9e0, L_0x55a1f3cadb10, C4<0>, C4<0>;
L_0x55a1f3cad570 .functor XOR 1, L_0x55a1f3cad500, L_0x55a1f3cadc40, C4<0>, C4<0>;
L_0x55a1f3cad5e0 .functor AND 1, L_0x55a1f3cad9e0, L_0x55a1f3cadb10, C4<1>, C4<1>;
L_0x55a1f3cad650 .functor AND 1, L_0x55a1f3cad9e0, L_0x55a1f3cadc40, C4<1>, C4<1>;
L_0x55a1f3cad710 .functor OR 1, L_0x55a1f3cad5e0, L_0x55a1f3cad650, C4<0>, C4<0>;
L_0x55a1f3cad820 .functor AND 1, L_0x55a1f3cadc40, L_0x55a1f3cadb10, C4<1>, C4<1>;
L_0x55a1f3cad8d0 .functor OR 1, L_0x55a1f3cad710, L_0x55a1f3cad820, C4<0>, C4<0>;
v0x55a1f387cc20_0 .net *"_s0", 0 0, L_0x55a1f3cad500;  1 drivers
v0x55a1f387cd00_0 .net *"_s10", 0 0, L_0x55a1f3cad820;  1 drivers
v0x55a1f387cde0_0 .net *"_s4", 0 0, L_0x55a1f3cad5e0;  1 drivers
v0x55a1f387ced0_0 .net *"_s6", 0 0, L_0x55a1f3cad650;  1 drivers
v0x55a1f387cfb0_0 .net *"_s8", 0 0, L_0x55a1f3cad710;  1 drivers
v0x55a1f387d0e0_0 .net "a", 0 0, L_0x55a1f3cad9e0;  1 drivers
v0x55a1f387d1a0_0 .net "b", 0 0, L_0x55a1f3cadb10;  1 drivers
v0x55a1f387d260_0 .net "ca", 0 0, L_0x55a1f3cad8d0;  1 drivers
v0x55a1f387d320_0 .net "cin", 0 0, L_0x55a1f3cadc40;  1 drivers
v0x55a1f387d470_0 .net "sum", 0 0, L_0x55a1f3cad570;  1 drivers
S_0x55a1f387d5d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f387bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3caddb0 .functor XOR 1, L_0x55a1f3cae380, L_0x55a1f3cae4b0, C4<0>, C4<0>;
L_0x55a1f3cade20 .functor XOR 1, L_0x55a1f3caddb0, L_0x55a1f3cae630, C4<0>, C4<0>;
L_0x55a1f3cadee0 .functor AND 1, L_0x55a1f3cae380, L_0x55a1f3cae4b0, C4<1>, C4<1>;
L_0x55a1f3cadff0 .functor AND 1, L_0x55a1f3cae380, L_0x55a1f3cae630, C4<1>, C4<1>;
L_0x55a1f3cae0b0 .functor OR 1, L_0x55a1f3cadee0, L_0x55a1f3cadff0, C4<0>, C4<0>;
L_0x55a1f3cae1c0 .functor AND 1, L_0x55a1f3cae630, L_0x55a1f3cae4b0, C4<1>, C4<1>;
L_0x55a1f3cae270 .functor OR 1, L_0x55a1f3cae0b0, L_0x55a1f3cae1c0, C4<0>, C4<0>;
v0x55a1f387d800_0 .net *"_s0", 0 0, L_0x55a1f3caddb0;  1 drivers
v0x55a1f387d8e0_0 .net *"_s10", 0 0, L_0x55a1f3cae1c0;  1 drivers
v0x55a1f387d9c0_0 .net *"_s4", 0 0, L_0x55a1f3cadee0;  1 drivers
v0x55a1f387dab0_0 .net *"_s6", 0 0, L_0x55a1f3cadff0;  1 drivers
v0x55a1f387db90_0 .net *"_s8", 0 0, L_0x55a1f3cae0b0;  1 drivers
v0x55a1f387dcc0_0 .net "a", 0 0, L_0x55a1f3cae380;  1 drivers
v0x55a1f387dd80_0 .net "b", 0 0, L_0x55a1f3cae4b0;  1 drivers
v0x55a1f387de40_0 .net "ca", 0 0, L_0x55a1f3cae270;  1 drivers
v0x55a1f387df00_0 .net "cin", 0 0, L_0x55a1f3cae630;  1 drivers
v0x55a1f387e050_0 .net "sum", 0 0, L_0x55a1f3cade20;  1 drivers
S_0x55a1f387e1b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f387bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cae760 .functor XOR 1, L_0x55a1f3caec00, L_0x55a1f3caedc0, C4<0>, C4<0>;
L_0x55a1f3cae7d0 .functor XOR 1, L_0x55a1f3cae760, L_0x55a1f3caef80, C4<0>, C4<0>;
L_0x55a1f3cae840 .functor AND 1, L_0x55a1f3caec00, L_0x55a1f3caedc0, C4<1>, C4<1>;
L_0x55a1f3cae8b0 .functor AND 1, L_0x55a1f3caec00, L_0x55a1f3caef80, C4<1>, C4<1>;
L_0x55a1f3cae970 .functor OR 1, L_0x55a1f3cae840, L_0x55a1f3cae8b0, C4<0>, C4<0>;
L_0x55a1f3caea80 .functor AND 1, L_0x55a1f3caef80, L_0x55a1f3caedc0, C4<1>, C4<1>;
L_0x55a1f3caeaf0 .functor OR 1, L_0x55a1f3cae970, L_0x55a1f3caea80, C4<0>, C4<0>;
v0x55a1f387e3b0_0 .net *"_s0", 0 0, L_0x55a1f3cae760;  1 drivers
v0x55a1f387e4b0_0 .net *"_s10", 0 0, L_0x55a1f3caea80;  1 drivers
v0x55a1f387e590_0 .net *"_s4", 0 0, L_0x55a1f3cae840;  1 drivers
v0x55a1f387e680_0 .net *"_s6", 0 0, L_0x55a1f3cae8b0;  1 drivers
v0x55a1f387e760_0 .net *"_s8", 0 0, L_0x55a1f3cae970;  1 drivers
v0x55a1f387e890_0 .net "a", 0 0, L_0x55a1f3caec00;  1 drivers
v0x55a1f387e950_0 .net "b", 0 0, L_0x55a1f3caedc0;  1 drivers
v0x55a1f387ea10_0 .net "ca", 0 0, L_0x55a1f3caeaf0;  1 drivers
v0x55a1f387ead0_0 .net "cin", 0 0, L_0x55a1f3caef80;  1 drivers
v0x55a1f387ec20_0 .net "sum", 0 0, L_0x55a1f3cae7d0;  1 drivers
S_0x55a1f387f280 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f387b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38824c0_0 .net "a", 3 0, L_0x55a1f3cb1d60;  1 drivers
v0x55a1f38825c0_0 .net "b", 3 0, L_0x55a1f3cb1e50;  1 drivers
v0x55a1f38826a0_0 .net "ca", 3 0, L_0x55a1f3cb1ba0;  1 drivers
v0x55a1f3882760_0 .net "cin", 3 0, L_0x55a1f3cb1f40;  1 drivers
v0x55a1f3882840_0 .net "sum", 3 0, L_0x55a1f3cb1b00;  1 drivers
L_0x55a1f3cafb00 .part L_0x55a1f3cb1d60, 0, 1;
L_0x55a1f3cafc30 .part L_0x55a1f3cb1e50, 0, 1;
L_0x55a1f3cafd60 .part L_0x55a1f3cb1f40, 0, 1;
L_0x55a1f3cb0370 .part L_0x55a1f3cb1d60, 1, 1;
L_0x55a1f3cb04a0 .part L_0x55a1f3cb1e50, 1, 1;
L_0x55a1f3cb05d0 .part L_0x55a1f3cb1f40, 1, 1;
L_0x55a1f3cb0d10 .part L_0x55a1f3cb1d60, 2, 1;
L_0x55a1f3cb0e40 .part L_0x55a1f3cb1e50, 2, 1;
L_0x55a1f3cb0fc0 .part L_0x55a1f3cb1f40, 2, 1;
L_0x55a1f3cb14f0 .part L_0x55a1f3cb1d60, 3, 1;
L_0x55a1f3cb1710 .part L_0x55a1f3cb1e50, 3, 1;
L_0x55a1f3cb18d0 .part L_0x55a1f3cb1f40, 3, 1;
L_0x55a1f3cb1b00 .concat8 [ 1 1 1 1], L_0x55a1f3caf5a0, L_0x55a1f3caff00, L_0x55a1f3cb07b0, L_0x55a1f3cb1160;
L_0x55a1f3cb1ba0 .concat8 [ 1 1 1 1], L_0x55a1f3caf9f0, L_0x55a1f3cb0260, L_0x55a1f3cb0c00, L_0x55a1f3cb13e0;
S_0x55a1f387f4f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f387f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3caf140 .functor XOR 1, L_0x55a1f3cafb00, L_0x55a1f3cafc30, C4<0>, C4<0>;
L_0x55a1f3caf5a0 .functor XOR 1, L_0x55a1f3caf140, L_0x55a1f3cafd60, C4<0>, C4<0>;
L_0x55a1f3caf660 .functor AND 1, L_0x55a1f3cafb00, L_0x55a1f3cafc30, C4<1>, C4<1>;
L_0x55a1f3caf770 .functor AND 1, L_0x55a1f3cafb00, L_0x55a1f3cafd60, C4<1>, C4<1>;
L_0x55a1f3caf830 .functor OR 1, L_0x55a1f3caf660, L_0x55a1f3caf770, C4<0>, C4<0>;
L_0x55a1f3caf940 .functor AND 1, L_0x55a1f3cafd60, L_0x55a1f3cafc30, C4<1>, C4<1>;
L_0x55a1f3caf9f0 .functor OR 1, L_0x55a1f3caf830, L_0x55a1f3caf940, C4<0>, C4<0>;
v0x55a1f387f770_0 .net *"_s0", 0 0, L_0x55a1f3caf140;  1 drivers
v0x55a1f387f870_0 .net *"_s10", 0 0, L_0x55a1f3caf940;  1 drivers
v0x55a1f387f950_0 .net *"_s4", 0 0, L_0x55a1f3caf660;  1 drivers
v0x55a1f387fa40_0 .net *"_s6", 0 0, L_0x55a1f3caf770;  1 drivers
v0x55a1f387fb20_0 .net *"_s8", 0 0, L_0x55a1f3caf830;  1 drivers
v0x55a1f387fc50_0 .net "a", 0 0, L_0x55a1f3cafb00;  1 drivers
v0x55a1f387fd10_0 .net "b", 0 0, L_0x55a1f3cafc30;  1 drivers
v0x55a1f387fdd0_0 .net "ca", 0 0, L_0x55a1f3caf9f0;  1 drivers
v0x55a1f387fe90_0 .net "cin", 0 0, L_0x55a1f3cafd60;  1 drivers
v0x55a1f387ffe0_0 .net "sum", 0 0, L_0x55a1f3caf5a0;  1 drivers
S_0x55a1f3880140 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f387f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cafe90 .functor XOR 1, L_0x55a1f3cb0370, L_0x55a1f3cb04a0, C4<0>, C4<0>;
L_0x55a1f3caff00 .functor XOR 1, L_0x55a1f3cafe90, L_0x55a1f3cb05d0, C4<0>, C4<0>;
L_0x55a1f3caff70 .functor AND 1, L_0x55a1f3cb0370, L_0x55a1f3cb04a0, C4<1>, C4<1>;
L_0x55a1f3caffe0 .functor AND 1, L_0x55a1f3cb0370, L_0x55a1f3cb05d0, C4<1>, C4<1>;
L_0x55a1f3cb00a0 .functor OR 1, L_0x55a1f3caff70, L_0x55a1f3caffe0, C4<0>, C4<0>;
L_0x55a1f3cb01b0 .functor AND 1, L_0x55a1f3cb05d0, L_0x55a1f3cb04a0, C4<1>, C4<1>;
L_0x55a1f3cb0260 .functor OR 1, L_0x55a1f3cb00a0, L_0x55a1f3cb01b0, C4<0>, C4<0>;
v0x55a1f3880360_0 .net *"_s0", 0 0, L_0x55a1f3cafe90;  1 drivers
v0x55a1f3880440_0 .net *"_s10", 0 0, L_0x55a1f3cb01b0;  1 drivers
v0x55a1f3880520_0 .net *"_s4", 0 0, L_0x55a1f3caff70;  1 drivers
v0x55a1f3880610_0 .net *"_s6", 0 0, L_0x55a1f3caffe0;  1 drivers
v0x55a1f38806f0_0 .net *"_s8", 0 0, L_0x55a1f3cb00a0;  1 drivers
v0x55a1f3880820_0 .net "a", 0 0, L_0x55a1f3cb0370;  1 drivers
v0x55a1f38808e0_0 .net "b", 0 0, L_0x55a1f3cb04a0;  1 drivers
v0x55a1f38809a0_0 .net "ca", 0 0, L_0x55a1f3cb0260;  1 drivers
v0x55a1f3880a60_0 .net "cin", 0 0, L_0x55a1f3cb05d0;  1 drivers
v0x55a1f3880bb0_0 .net "sum", 0 0, L_0x55a1f3caff00;  1 drivers
S_0x55a1f3880d10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f387f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb0740 .functor XOR 1, L_0x55a1f3cb0d10, L_0x55a1f3cb0e40, C4<0>, C4<0>;
L_0x55a1f3cb07b0 .functor XOR 1, L_0x55a1f3cb0740, L_0x55a1f3cb0fc0, C4<0>, C4<0>;
L_0x55a1f3cb0870 .functor AND 1, L_0x55a1f3cb0d10, L_0x55a1f3cb0e40, C4<1>, C4<1>;
L_0x55a1f3cb0980 .functor AND 1, L_0x55a1f3cb0d10, L_0x55a1f3cb0fc0, C4<1>, C4<1>;
L_0x55a1f3cb0a40 .functor OR 1, L_0x55a1f3cb0870, L_0x55a1f3cb0980, C4<0>, C4<0>;
L_0x55a1f3cb0b50 .functor AND 1, L_0x55a1f3cb0fc0, L_0x55a1f3cb0e40, C4<1>, C4<1>;
L_0x55a1f3cb0c00 .functor OR 1, L_0x55a1f3cb0a40, L_0x55a1f3cb0b50, C4<0>, C4<0>;
v0x55a1f3880f40_0 .net *"_s0", 0 0, L_0x55a1f3cb0740;  1 drivers
v0x55a1f3881020_0 .net *"_s10", 0 0, L_0x55a1f3cb0b50;  1 drivers
v0x55a1f3881100_0 .net *"_s4", 0 0, L_0x55a1f3cb0870;  1 drivers
v0x55a1f38811f0_0 .net *"_s6", 0 0, L_0x55a1f3cb0980;  1 drivers
v0x55a1f38812d0_0 .net *"_s8", 0 0, L_0x55a1f3cb0a40;  1 drivers
v0x55a1f3881400_0 .net "a", 0 0, L_0x55a1f3cb0d10;  1 drivers
v0x55a1f38814c0_0 .net "b", 0 0, L_0x55a1f3cb0e40;  1 drivers
v0x55a1f3881580_0 .net "ca", 0 0, L_0x55a1f3cb0c00;  1 drivers
v0x55a1f3881640_0 .net "cin", 0 0, L_0x55a1f3cb0fc0;  1 drivers
v0x55a1f3881790_0 .net "sum", 0 0, L_0x55a1f3cb07b0;  1 drivers
S_0x55a1f38818f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f387f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb10f0 .functor XOR 1, L_0x55a1f3cb14f0, L_0x55a1f3cb1710, C4<0>, C4<0>;
L_0x55a1f3cb1160 .functor XOR 1, L_0x55a1f3cb10f0, L_0x55a1f3cb18d0, C4<0>, C4<0>;
L_0x55a1f3cb11d0 .functor AND 1, L_0x55a1f3cb14f0, L_0x55a1f3cb1710, C4<1>, C4<1>;
L_0x55a1f3cb1240 .functor AND 1, L_0x55a1f3cb14f0, L_0x55a1f3cb18d0, C4<1>, C4<1>;
L_0x55a1f3cb12b0 .functor OR 1, L_0x55a1f3cb11d0, L_0x55a1f3cb1240, C4<0>, C4<0>;
L_0x55a1f3cb1370 .functor AND 1, L_0x55a1f3cb18d0, L_0x55a1f3cb1710, C4<1>, C4<1>;
L_0x55a1f3cb13e0 .functor OR 1, L_0x55a1f3cb12b0, L_0x55a1f3cb1370, C4<0>, C4<0>;
v0x55a1f3881af0_0 .net *"_s0", 0 0, L_0x55a1f3cb10f0;  1 drivers
v0x55a1f3881bf0_0 .net *"_s10", 0 0, L_0x55a1f3cb1370;  1 drivers
v0x55a1f3881cd0_0 .net *"_s4", 0 0, L_0x55a1f3cb11d0;  1 drivers
v0x55a1f3881dc0_0 .net *"_s6", 0 0, L_0x55a1f3cb1240;  1 drivers
v0x55a1f3881ea0_0 .net *"_s8", 0 0, L_0x55a1f3cb12b0;  1 drivers
v0x55a1f3881fd0_0 .net "a", 0 0, L_0x55a1f3cb14f0;  1 drivers
v0x55a1f3882090_0 .net "b", 0 0, L_0x55a1f3cb1710;  1 drivers
v0x55a1f3882150_0 .net "ca", 0 0, L_0x55a1f3cb13e0;  1 drivers
v0x55a1f3882210_0 .net "cin", 0 0, L_0x55a1f3cb18d0;  1 drivers
v0x55a1f3882360_0 .net "sum", 0 0, L_0x55a1f3cb1160;  1 drivers
S_0x55a1f38829c0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f387b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3885c10_0 .net "a", 3 0, L_0x55a1f3cb4820;  1 drivers
v0x55a1f3885d10_0 .net "b", 3 0, L_0x55a1f3cb48c0;  1 drivers
v0x55a1f3885df0_0 .net "ca", 3 0, L_0x55a1f3cb46b0;  1 drivers
v0x55a1f3885eb0_0 .net "cin", 3 0, L_0x55a1f3cb49b0;  1 drivers
v0x55a1f3885f90_0 .net "sum", 3 0, L_0x55a1f3cb4610;  1 drivers
L_0x55a1f3cb25d0 .part L_0x55a1f3cb4820, 0, 1;
L_0x55a1f3cb2700 .part L_0x55a1f3cb48c0, 0, 1;
L_0x55a1f3cb2830 .part L_0x55a1f3cb49b0, 0, 1;
L_0x55a1f3cb2e40 .part L_0x55a1f3cb4820, 1, 1;
L_0x55a1f3cb2f70 .part L_0x55a1f3cb48c0, 1, 1;
L_0x55a1f3cb30a0 .part L_0x55a1f3cb49b0, 1, 1;
L_0x55a1f3cb37e0 .part L_0x55a1f3cb4820, 2, 1;
L_0x55a1f3cb3910 .part L_0x55a1f3cb48c0, 2, 1;
L_0x55a1f3cb3a90 .part L_0x55a1f3cb49b0, 2, 1;
L_0x55a1f3cb4060 .part L_0x55a1f3cb4820, 3, 1;
L_0x55a1f3cb4220 .part L_0x55a1f3cb48c0, 3, 1;
L_0x55a1f3cb43e0 .part L_0x55a1f3cb49b0, 3, 1;
L_0x55a1f3cb4610 .concat8 [ 1 1 1 1], L_0x55a1f3cb2070, L_0x55a1f3cb29d0, L_0x55a1f3cb3280, L_0x55a1f3cb3c30;
L_0x55a1f3cb46b0 .concat8 [ 1 1 1 1], L_0x55a1f3cb24c0, L_0x55a1f3cb2d30, L_0x55a1f3cb36d0, L_0x55a1f3cb3f50;
S_0x55a1f3882c40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38829c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb1a90 .functor XOR 1, L_0x55a1f3cb25d0, L_0x55a1f3cb2700, C4<0>, C4<0>;
L_0x55a1f3cb2070 .functor XOR 1, L_0x55a1f3cb1a90, L_0x55a1f3cb2830, C4<0>, C4<0>;
L_0x55a1f3cb2130 .functor AND 1, L_0x55a1f3cb25d0, L_0x55a1f3cb2700, C4<1>, C4<1>;
L_0x55a1f3cb2240 .functor AND 1, L_0x55a1f3cb25d0, L_0x55a1f3cb2830, C4<1>, C4<1>;
L_0x55a1f3cb2300 .functor OR 1, L_0x55a1f3cb2130, L_0x55a1f3cb2240, C4<0>, C4<0>;
L_0x55a1f3cb2410 .functor AND 1, L_0x55a1f3cb2830, L_0x55a1f3cb2700, C4<1>, C4<1>;
L_0x55a1f3cb24c0 .functor OR 1, L_0x55a1f3cb2300, L_0x55a1f3cb2410, C4<0>, C4<0>;
v0x55a1f3882ec0_0 .net *"_s0", 0 0, L_0x55a1f3cb1a90;  1 drivers
v0x55a1f3882fc0_0 .net *"_s10", 0 0, L_0x55a1f3cb2410;  1 drivers
v0x55a1f38830a0_0 .net *"_s4", 0 0, L_0x55a1f3cb2130;  1 drivers
v0x55a1f3883190_0 .net *"_s6", 0 0, L_0x55a1f3cb2240;  1 drivers
v0x55a1f3883270_0 .net *"_s8", 0 0, L_0x55a1f3cb2300;  1 drivers
v0x55a1f38833a0_0 .net "a", 0 0, L_0x55a1f3cb25d0;  1 drivers
v0x55a1f3883460_0 .net "b", 0 0, L_0x55a1f3cb2700;  1 drivers
v0x55a1f3883520_0 .net "ca", 0 0, L_0x55a1f3cb24c0;  1 drivers
v0x55a1f38835e0_0 .net "cin", 0 0, L_0x55a1f3cb2830;  1 drivers
v0x55a1f3883730_0 .net "sum", 0 0, L_0x55a1f3cb2070;  1 drivers
S_0x55a1f3883890 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38829c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb2960 .functor XOR 1, L_0x55a1f3cb2e40, L_0x55a1f3cb2f70, C4<0>, C4<0>;
L_0x55a1f3cb29d0 .functor XOR 1, L_0x55a1f3cb2960, L_0x55a1f3cb30a0, C4<0>, C4<0>;
L_0x55a1f3cb2a40 .functor AND 1, L_0x55a1f3cb2e40, L_0x55a1f3cb2f70, C4<1>, C4<1>;
L_0x55a1f3cb2ab0 .functor AND 1, L_0x55a1f3cb2e40, L_0x55a1f3cb30a0, C4<1>, C4<1>;
L_0x55a1f3cb2b70 .functor OR 1, L_0x55a1f3cb2a40, L_0x55a1f3cb2ab0, C4<0>, C4<0>;
L_0x55a1f3cb2c80 .functor AND 1, L_0x55a1f3cb30a0, L_0x55a1f3cb2f70, C4<1>, C4<1>;
L_0x55a1f3cb2d30 .functor OR 1, L_0x55a1f3cb2b70, L_0x55a1f3cb2c80, C4<0>, C4<0>;
v0x55a1f3883ab0_0 .net *"_s0", 0 0, L_0x55a1f3cb2960;  1 drivers
v0x55a1f3883b90_0 .net *"_s10", 0 0, L_0x55a1f3cb2c80;  1 drivers
v0x55a1f3883c70_0 .net *"_s4", 0 0, L_0x55a1f3cb2a40;  1 drivers
v0x55a1f3883d60_0 .net *"_s6", 0 0, L_0x55a1f3cb2ab0;  1 drivers
v0x55a1f3883e40_0 .net *"_s8", 0 0, L_0x55a1f3cb2b70;  1 drivers
v0x55a1f3883f70_0 .net "a", 0 0, L_0x55a1f3cb2e40;  1 drivers
v0x55a1f3884030_0 .net "b", 0 0, L_0x55a1f3cb2f70;  1 drivers
v0x55a1f38840f0_0 .net "ca", 0 0, L_0x55a1f3cb2d30;  1 drivers
v0x55a1f38841b0_0 .net "cin", 0 0, L_0x55a1f3cb30a0;  1 drivers
v0x55a1f3884300_0 .net "sum", 0 0, L_0x55a1f3cb29d0;  1 drivers
S_0x55a1f3884460 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38829c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb3210 .functor XOR 1, L_0x55a1f3cb37e0, L_0x55a1f3cb3910, C4<0>, C4<0>;
L_0x55a1f3cb3280 .functor XOR 1, L_0x55a1f3cb3210, L_0x55a1f3cb3a90, C4<0>, C4<0>;
L_0x55a1f3cb3340 .functor AND 1, L_0x55a1f3cb37e0, L_0x55a1f3cb3910, C4<1>, C4<1>;
L_0x55a1f3cb3450 .functor AND 1, L_0x55a1f3cb37e0, L_0x55a1f3cb3a90, C4<1>, C4<1>;
L_0x55a1f3cb3510 .functor OR 1, L_0x55a1f3cb3340, L_0x55a1f3cb3450, C4<0>, C4<0>;
L_0x55a1f3cb3620 .functor AND 1, L_0x55a1f3cb3a90, L_0x55a1f3cb3910, C4<1>, C4<1>;
L_0x55a1f3cb36d0 .functor OR 1, L_0x55a1f3cb3510, L_0x55a1f3cb3620, C4<0>, C4<0>;
v0x55a1f3884690_0 .net *"_s0", 0 0, L_0x55a1f3cb3210;  1 drivers
v0x55a1f3884770_0 .net *"_s10", 0 0, L_0x55a1f3cb3620;  1 drivers
v0x55a1f3884850_0 .net *"_s4", 0 0, L_0x55a1f3cb3340;  1 drivers
v0x55a1f3884940_0 .net *"_s6", 0 0, L_0x55a1f3cb3450;  1 drivers
v0x55a1f3884a20_0 .net *"_s8", 0 0, L_0x55a1f3cb3510;  1 drivers
v0x55a1f3884b50_0 .net "a", 0 0, L_0x55a1f3cb37e0;  1 drivers
v0x55a1f3884c10_0 .net "b", 0 0, L_0x55a1f3cb3910;  1 drivers
v0x55a1f3884cd0_0 .net "ca", 0 0, L_0x55a1f3cb36d0;  1 drivers
v0x55a1f3884d90_0 .net "cin", 0 0, L_0x55a1f3cb3a90;  1 drivers
v0x55a1f3884ee0_0 .net "sum", 0 0, L_0x55a1f3cb3280;  1 drivers
S_0x55a1f3885040 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38829c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb3bc0 .functor XOR 1, L_0x55a1f3cb4060, L_0x55a1f3cb4220, C4<0>, C4<0>;
L_0x55a1f3cb3c30 .functor XOR 1, L_0x55a1f3cb3bc0, L_0x55a1f3cb43e0, C4<0>, C4<0>;
L_0x55a1f3cb3ca0 .functor AND 1, L_0x55a1f3cb4060, L_0x55a1f3cb4220, C4<1>, C4<1>;
L_0x55a1f3cb3d10 .functor AND 1, L_0x55a1f3cb4060, L_0x55a1f3cb43e0, C4<1>, C4<1>;
L_0x55a1f3cb3dd0 .functor OR 1, L_0x55a1f3cb3ca0, L_0x55a1f3cb3d10, C4<0>, C4<0>;
L_0x55a1f3cb3ee0 .functor AND 1, L_0x55a1f3cb43e0, L_0x55a1f3cb4220, C4<1>, C4<1>;
L_0x55a1f3cb3f50 .functor OR 1, L_0x55a1f3cb3dd0, L_0x55a1f3cb3ee0, C4<0>, C4<0>;
v0x55a1f3885240_0 .net *"_s0", 0 0, L_0x55a1f3cb3bc0;  1 drivers
v0x55a1f3885340_0 .net *"_s10", 0 0, L_0x55a1f3cb3ee0;  1 drivers
v0x55a1f3885420_0 .net *"_s4", 0 0, L_0x55a1f3cb3ca0;  1 drivers
v0x55a1f3885510_0 .net *"_s6", 0 0, L_0x55a1f3cb3d10;  1 drivers
v0x55a1f38855f0_0 .net *"_s8", 0 0, L_0x55a1f3cb3dd0;  1 drivers
v0x55a1f3885720_0 .net "a", 0 0, L_0x55a1f3cb4060;  1 drivers
v0x55a1f38857e0_0 .net "b", 0 0, L_0x55a1f3cb4220;  1 drivers
v0x55a1f38858a0_0 .net "ca", 0 0, L_0x55a1f3cb3f50;  1 drivers
v0x55a1f3885960_0 .net "cin", 0 0, L_0x55a1f3cb43e0;  1 drivers
v0x55a1f3885ab0_0 .net "sum", 0 0, L_0x55a1f3cb3c30;  1 drivers
S_0x55a1f3886110 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f387b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3889350_0 .net "a", 3 0, L_0x55a1f3cb71c0;  1 drivers
v0x55a1f3889450_0 .net "b", 3 0, L_0x55a1f3cb72f0;  1 drivers
v0x55a1f3889530_0 .net "ca", 3 0, L_0x55a1f3cb7050;  1 drivers
v0x55a1f38895f0_0 .net "cin", 3 0, L_0x55a1f3cb7420;  1 drivers
v0x55a1f38896d0_0 .net "sum", 3 0, L_0x55a1f3cb6fb0;  1 drivers
L_0x55a1f3cb4f70 .part L_0x55a1f3cb71c0, 0, 1;
L_0x55a1f3cb50a0 .part L_0x55a1f3cb72f0, 0, 1;
L_0x55a1f3cb51d0 .part L_0x55a1f3cb7420, 0, 1;
L_0x55a1f3cb57e0 .part L_0x55a1f3cb71c0, 1, 1;
L_0x55a1f3cb5910 .part L_0x55a1f3cb72f0, 1, 1;
L_0x55a1f3cb5a40 .part L_0x55a1f3cb7420, 1, 1;
L_0x55a1f3cb6180 .part L_0x55a1f3cb71c0, 2, 1;
L_0x55a1f3cb62b0 .part L_0x55a1f3cb72f0, 2, 1;
L_0x55a1f3cb6430 .part L_0x55a1f3cb7420, 2, 1;
L_0x55a1f3cb6a00 .part L_0x55a1f3cb71c0, 3, 1;
L_0x55a1f3cb6bc0 .part L_0x55a1f3cb72f0, 3, 1;
L_0x55a1f3cb6d80 .part L_0x55a1f3cb7420, 3, 1;
L_0x55a1f3cb6fb0 .concat8 [ 1 1 1 1], L_0x55a1f3cb4a50, L_0x55a1f3cb5370, L_0x55a1f3cb5c20, L_0x55a1f3cb65d0;
L_0x55a1f3cb7050 .concat8 [ 1 1 1 1], L_0x55a1f3cb4e60, L_0x55a1f3cb56d0, L_0x55a1f3cb6070, L_0x55a1f3cb68f0;
S_0x55a1f3886360 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3886110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb45a0 .functor XOR 1, L_0x55a1f3cb4f70, L_0x55a1f3cb50a0, C4<0>, C4<0>;
L_0x55a1f3cb4a50 .functor XOR 1, L_0x55a1f3cb45a0, L_0x55a1f3cb51d0, C4<0>, C4<0>;
L_0x55a1f3cb4b10 .functor AND 1, L_0x55a1f3cb4f70, L_0x55a1f3cb50a0, C4<1>, C4<1>;
L_0x55a1f3cb4c20 .functor AND 1, L_0x55a1f3cb4f70, L_0x55a1f3cb51d0, C4<1>, C4<1>;
L_0x55a1f3cb4ce0 .functor OR 1, L_0x55a1f3cb4b10, L_0x55a1f3cb4c20, C4<0>, C4<0>;
L_0x55a1f3cb4df0 .functor AND 1, L_0x55a1f3cb51d0, L_0x55a1f3cb50a0, C4<1>, C4<1>;
L_0x55a1f3cb4e60 .functor OR 1, L_0x55a1f3cb4ce0, L_0x55a1f3cb4df0, C4<0>, C4<0>;
v0x55a1f3886600_0 .net *"_s0", 0 0, L_0x55a1f3cb45a0;  1 drivers
v0x55a1f3886700_0 .net *"_s10", 0 0, L_0x55a1f3cb4df0;  1 drivers
v0x55a1f38867e0_0 .net *"_s4", 0 0, L_0x55a1f3cb4b10;  1 drivers
v0x55a1f38868d0_0 .net *"_s6", 0 0, L_0x55a1f3cb4c20;  1 drivers
v0x55a1f38869b0_0 .net *"_s8", 0 0, L_0x55a1f3cb4ce0;  1 drivers
v0x55a1f3886ae0_0 .net "a", 0 0, L_0x55a1f3cb4f70;  1 drivers
v0x55a1f3886ba0_0 .net "b", 0 0, L_0x55a1f3cb50a0;  1 drivers
v0x55a1f3886c60_0 .net "ca", 0 0, L_0x55a1f3cb4e60;  1 drivers
v0x55a1f3886d20_0 .net "cin", 0 0, L_0x55a1f3cb51d0;  1 drivers
v0x55a1f3886e70_0 .net "sum", 0 0, L_0x55a1f3cb4a50;  1 drivers
S_0x55a1f3886fd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3886110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb5300 .functor XOR 1, L_0x55a1f3cb57e0, L_0x55a1f3cb5910, C4<0>, C4<0>;
L_0x55a1f3cb5370 .functor XOR 1, L_0x55a1f3cb5300, L_0x55a1f3cb5a40, C4<0>, C4<0>;
L_0x55a1f3cb53e0 .functor AND 1, L_0x55a1f3cb57e0, L_0x55a1f3cb5910, C4<1>, C4<1>;
L_0x55a1f3cb5450 .functor AND 1, L_0x55a1f3cb57e0, L_0x55a1f3cb5a40, C4<1>, C4<1>;
L_0x55a1f3cb5510 .functor OR 1, L_0x55a1f3cb53e0, L_0x55a1f3cb5450, C4<0>, C4<0>;
L_0x55a1f3cb5620 .functor AND 1, L_0x55a1f3cb5a40, L_0x55a1f3cb5910, C4<1>, C4<1>;
L_0x55a1f3cb56d0 .functor OR 1, L_0x55a1f3cb5510, L_0x55a1f3cb5620, C4<0>, C4<0>;
v0x55a1f38871f0_0 .net *"_s0", 0 0, L_0x55a1f3cb5300;  1 drivers
v0x55a1f38872d0_0 .net *"_s10", 0 0, L_0x55a1f3cb5620;  1 drivers
v0x55a1f38873b0_0 .net *"_s4", 0 0, L_0x55a1f3cb53e0;  1 drivers
v0x55a1f38874a0_0 .net *"_s6", 0 0, L_0x55a1f3cb5450;  1 drivers
v0x55a1f3887580_0 .net *"_s8", 0 0, L_0x55a1f3cb5510;  1 drivers
v0x55a1f38876b0_0 .net "a", 0 0, L_0x55a1f3cb57e0;  1 drivers
v0x55a1f3887770_0 .net "b", 0 0, L_0x55a1f3cb5910;  1 drivers
v0x55a1f3887830_0 .net "ca", 0 0, L_0x55a1f3cb56d0;  1 drivers
v0x55a1f38878f0_0 .net "cin", 0 0, L_0x55a1f3cb5a40;  1 drivers
v0x55a1f3887a40_0 .net "sum", 0 0, L_0x55a1f3cb5370;  1 drivers
S_0x55a1f3887ba0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3886110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb5bb0 .functor XOR 1, L_0x55a1f3cb6180, L_0x55a1f3cb62b0, C4<0>, C4<0>;
L_0x55a1f3cb5c20 .functor XOR 1, L_0x55a1f3cb5bb0, L_0x55a1f3cb6430, C4<0>, C4<0>;
L_0x55a1f3cb5ce0 .functor AND 1, L_0x55a1f3cb6180, L_0x55a1f3cb62b0, C4<1>, C4<1>;
L_0x55a1f3cb5df0 .functor AND 1, L_0x55a1f3cb6180, L_0x55a1f3cb6430, C4<1>, C4<1>;
L_0x55a1f3cb5eb0 .functor OR 1, L_0x55a1f3cb5ce0, L_0x55a1f3cb5df0, C4<0>, C4<0>;
L_0x55a1f3cb5fc0 .functor AND 1, L_0x55a1f3cb6430, L_0x55a1f3cb62b0, C4<1>, C4<1>;
L_0x55a1f3cb6070 .functor OR 1, L_0x55a1f3cb5eb0, L_0x55a1f3cb5fc0, C4<0>, C4<0>;
v0x55a1f3887dd0_0 .net *"_s0", 0 0, L_0x55a1f3cb5bb0;  1 drivers
v0x55a1f3887eb0_0 .net *"_s10", 0 0, L_0x55a1f3cb5fc0;  1 drivers
v0x55a1f3887f90_0 .net *"_s4", 0 0, L_0x55a1f3cb5ce0;  1 drivers
v0x55a1f3888080_0 .net *"_s6", 0 0, L_0x55a1f3cb5df0;  1 drivers
v0x55a1f3888160_0 .net *"_s8", 0 0, L_0x55a1f3cb5eb0;  1 drivers
v0x55a1f3888290_0 .net "a", 0 0, L_0x55a1f3cb6180;  1 drivers
v0x55a1f3888350_0 .net "b", 0 0, L_0x55a1f3cb62b0;  1 drivers
v0x55a1f3888410_0 .net "ca", 0 0, L_0x55a1f3cb6070;  1 drivers
v0x55a1f38884d0_0 .net "cin", 0 0, L_0x55a1f3cb6430;  1 drivers
v0x55a1f3888620_0 .net "sum", 0 0, L_0x55a1f3cb5c20;  1 drivers
S_0x55a1f3888780 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3886110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb6560 .functor XOR 1, L_0x55a1f3cb6a00, L_0x55a1f3cb6bc0, C4<0>, C4<0>;
L_0x55a1f3cb65d0 .functor XOR 1, L_0x55a1f3cb6560, L_0x55a1f3cb6d80, C4<0>, C4<0>;
L_0x55a1f3cb6640 .functor AND 1, L_0x55a1f3cb6a00, L_0x55a1f3cb6bc0, C4<1>, C4<1>;
L_0x55a1f3cb66b0 .functor AND 1, L_0x55a1f3cb6a00, L_0x55a1f3cb6d80, C4<1>, C4<1>;
L_0x55a1f3cb6770 .functor OR 1, L_0x55a1f3cb6640, L_0x55a1f3cb66b0, C4<0>, C4<0>;
L_0x55a1f3cb6880 .functor AND 1, L_0x55a1f3cb6d80, L_0x55a1f3cb6bc0, C4<1>, C4<1>;
L_0x55a1f3cb68f0 .functor OR 1, L_0x55a1f3cb6770, L_0x55a1f3cb6880, C4<0>, C4<0>;
v0x55a1f3888980_0 .net *"_s0", 0 0, L_0x55a1f3cb6560;  1 drivers
v0x55a1f3888a80_0 .net *"_s10", 0 0, L_0x55a1f3cb6880;  1 drivers
v0x55a1f3888b60_0 .net *"_s4", 0 0, L_0x55a1f3cb6640;  1 drivers
v0x55a1f3888c50_0 .net *"_s6", 0 0, L_0x55a1f3cb66b0;  1 drivers
v0x55a1f3888d30_0 .net *"_s8", 0 0, L_0x55a1f3cb6770;  1 drivers
v0x55a1f3888e60_0 .net "a", 0 0, L_0x55a1f3cb6a00;  1 drivers
v0x55a1f3888f20_0 .net "b", 0 0, L_0x55a1f3cb6bc0;  1 drivers
v0x55a1f3888fe0_0 .net "ca", 0 0, L_0x55a1f3cb68f0;  1 drivers
v0x55a1f38890a0_0 .net "cin", 0 0, L_0x55a1f3cb6d80;  1 drivers
v0x55a1f38891f0_0 .net "sum", 0 0, L_0x55a1f3cb65d0;  1 drivers
S_0x55a1f388ae70 .scope module, "a_8" "sixtyBitAdder" 10 71, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f38c54f0_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1cc0;  1 drivers
L_0x7fcc609e1d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f38c55f0_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1d08;  1 drivers
v0x55a1f38c56d0_0 .net "a", 64 0, L_0x55a1f3ce53f0;  1 drivers
v0x55a1f38c5790_0 .net "b", 64 0, L_0x55a1f3ce5550;  1 drivers
v0x55a1f38c5870_0 .net "ca", 64 0, L_0x55a1f3ce5210;  1 drivers
v0x55a1f38c59a0_0 .net "cin", 64 0, L_0x55a1f3ce55f0;  1 drivers
v0x55a1f38c5a80_0 .net "sum", 64 0, L_0x55a1f3ce5080;  1 drivers
L_0x55a1f3ccebf0 .part L_0x55a1f3ce53f0, 0, 32;
L_0x55a1f3ccec90 .part L_0x55a1f3ce5550, 0, 32;
L_0x55a1f3cced30 .part L_0x55a1f3ce55f0, 0, 32;
L_0x55a1f3ce4db0 .part L_0x55a1f3ce53f0, 32, 32;
L_0x55a1f3ce4ea0 .part L_0x55a1f3ce5550, 32, 32;
L_0x55a1f3ce4f90 .part L_0x55a1f3ce55f0, 32, 32;
L_0x55a1f3ce5080 .concat8 [ 32 32 1 0], L_0x55a1f3cce920, L_0x55a1f3ce4ae0, L_0x7fcc609e1d08;
L_0x55a1f3ce5210 .concat8 [ 1 32 32 0], L_0x7fcc609e1cc0, L_0x55a1f3ccea60, L_0x55a1f3ce4c20;
S_0x55a1f388b0c0 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f388ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f38a7db0_0 .net "a", 31 0, L_0x55a1f3ccebf0;  1 drivers
v0x55a1f38a7eb0_0 .net "b", 31 0, L_0x55a1f3ccec90;  1 drivers
v0x55a1f38a7f90_0 .net "ca", 31 0, L_0x55a1f3ccea60;  1 drivers
v0x55a1f38a8050_0 .net "cin", 31 0, L_0x55a1f3cced30;  1 drivers
v0x55a1f38a8130_0 .net "sum", 31 0, L_0x55a1f3cce920;  1 drivers
L_0x55a1f3cc3800 .part L_0x55a1f3ccebf0, 0, 16;
L_0x55a1f3cc38a0 .part L_0x55a1f3ccec90, 0, 16;
L_0x55a1f3cc3940 .part L_0x55a1f3cced30, 0, 16;
L_0x55a1f3cce610 .part L_0x55a1f3ccebf0, 16, 16;
L_0x55a1f3cce700 .part L_0x55a1f3ccec90, 16, 16;
L_0x55a1f3cce7f0 .part L_0x55a1f3cced30, 16, 16;
L_0x55a1f3cce920 .concat8 [ 16 16 0 0], L_0x55a1f3cc3500, L_0x55a1f3cce310;
L_0x55a1f3ccea60 .concat8 [ 16 16 0 0], L_0x55a1f3cc35a0, L_0x55a1f3cce3b0;
S_0x55a1f388b360 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f388b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f3899360_0 .net "a", 15 0, L_0x55a1f3cc3800;  1 drivers
v0x55a1f3899460_0 .net "b", 15 0, L_0x55a1f3cc38a0;  1 drivers
v0x55a1f3899540_0 .net "ca", 15 0, L_0x55a1f3cc35a0;  1 drivers
v0x55a1f3899600_0 .net "cin", 15 0, L_0x55a1f3cc3940;  1 drivers
v0x55a1f38996e0_0 .net "sum", 15 0, L_0x55a1f3cc3500;  1 drivers
L_0x55a1f3cbb310 .part L_0x55a1f3cc3800, 0, 4;
L_0x55a1f3cbb3b0 .part L_0x55a1f3cc38a0, 0, 4;
L_0x55a1f3cbb450 .part L_0x55a1f3cc3940, 0, 4;
L_0x55a1f3cbdca0 .part L_0x55a1f3cc3800, 4, 4;
L_0x55a1f3cbdd90 .part L_0x55a1f3cc38a0, 4, 4;
L_0x55a1f3cbde80 .part L_0x55a1f3cc3940, 4, 4;
L_0x55a1f3cc0760 .part L_0x55a1f3cc3800, 8, 4;
L_0x55a1f3cc0800 .part L_0x55a1f3cc38a0, 8, 4;
L_0x55a1f3cc08f0 .part L_0x55a1f3cc3940, 8, 4;
L_0x55a1f3cc3100 .part L_0x55a1f3cc3800, 12, 4;
L_0x55a1f3cc3230 .part L_0x55a1f3cc38a0, 12, 4;
L_0x55a1f3cc3360 .part L_0x55a1f3cc3940, 12, 4;
L_0x55a1f3cc3500 .concat8 [ 4 4 4 4], L_0x55a1f3cbb100, L_0x55a1f3cbda90, L_0x55a1f3cc0550, L_0x55a1f3cc2ef0;
L_0x55a1f3cc35a0 .concat8 [ 4 4 4 4], L_0x55a1f3cbb1a0, L_0x55a1f3cbdb30, L_0x55a1f3cc05f0, L_0x55a1f3cc2f90;
S_0x55a1f388b600 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f388b360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f388e890_0 .net "a", 3 0, L_0x55a1f3cbb310;  1 drivers
v0x55a1f388e990_0 .net "b", 3 0, L_0x55a1f3cbb3b0;  1 drivers
v0x55a1f388ea70_0 .net "ca", 3 0, L_0x55a1f3cbb1a0;  1 drivers
v0x55a1f388eb30_0 .net "cin", 3 0, L_0x55a1f3cbb450;  1 drivers
v0x55a1f388ec10_0 .net "sum", 3 0, L_0x55a1f3cbb100;  1 drivers
L_0x55a1f3cb9100 .part L_0x55a1f3cbb310, 0, 1;
L_0x55a1f3cb9230 .part L_0x55a1f3cbb3b0, 0, 1;
L_0x55a1f3cb9360 .part L_0x55a1f3cbb450, 0, 1;
L_0x55a1f3cb9930 .part L_0x55a1f3cbb310, 1, 1;
L_0x55a1f3cb9a60 .part L_0x55a1f3cbb3b0, 1, 1;
L_0x55a1f3cb9b90 .part L_0x55a1f3cbb450, 1, 1;
L_0x55a1f3cba2d0 .part L_0x55a1f3cbb310, 2, 1;
L_0x55a1f3cba400 .part L_0x55a1f3cbb3b0, 2, 1;
L_0x55a1f3cba580 .part L_0x55a1f3cbb450, 2, 1;
L_0x55a1f3cbab50 .part L_0x55a1f3cbb310, 3, 1;
L_0x55a1f3cbad10 .part L_0x55a1f3cbb3b0, 3, 1;
L_0x55a1f3cbaed0 .part L_0x55a1f3cbb450, 3, 1;
L_0x55a1f3cbb100 .concat8 [ 1 1 1 1], L_0x55a1f3cb6f40, L_0x55a1f3cb9500, L_0x55a1f3cb9d70, L_0x55a1f3cba720;
L_0x55a1f3cbb1a0 .concat8 [ 1 1 1 1], L_0x55a1f3cb8ff0, L_0x55a1f3cb9820, L_0x55a1f3cba1c0, L_0x55a1f3cbaa40;
S_0x55a1f388b8a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f388b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb7550 .functor XOR 1, L_0x55a1f3cb9100, L_0x55a1f3cb9230, C4<0>, C4<0>;
L_0x55a1f3cb6f40 .functor XOR 1, L_0x55a1f3cb7550, L_0x55a1f3cb9360, C4<0>, C4<0>;
L_0x55a1f3cb8ca0 .functor AND 1, L_0x55a1f3cb9100, L_0x55a1f3cb9230, C4<1>, C4<1>;
L_0x55a1f3cb8db0 .functor AND 1, L_0x55a1f3cb9100, L_0x55a1f3cb9360, C4<1>, C4<1>;
L_0x55a1f3cb8e70 .functor OR 1, L_0x55a1f3cb8ca0, L_0x55a1f3cb8db0, C4<0>, C4<0>;
L_0x55a1f3cb8f80 .functor AND 1, L_0x55a1f3cb9360, L_0x55a1f3cb9230, C4<1>, C4<1>;
L_0x55a1f3cb8ff0 .functor OR 1, L_0x55a1f3cb8e70, L_0x55a1f3cb8f80, C4<0>, C4<0>;
v0x55a1f388bb40_0 .net *"_s0", 0 0, L_0x55a1f3cb7550;  1 drivers
v0x55a1f388bc40_0 .net *"_s10", 0 0, L_0x55a1f3cb8f80;  1 drivers
v0x55a1f388bd20_0 .net *"_s4", 0 0, L_0x55a1f3cb8ca0;  1 drivers
v0x55a1f388be10_0 .net *"_s6", 0 0, L_0x55a1f3cb8db0;  1 drivers
v0x55a1f388bef0_0 .net *"_s8", 0 0, L_0x55a1f3cb8e70;  1 drivers
v0x55a1f388c020_0 .net "a", 0 0, L_0x55a1f3cb9100;  1 drivers
v0x55a1f388c0e0_0 .net "b", 0 0, L_0x55a1f3cb9230;  1 drivers
v0x55a1f388c1a0_0 .net "ca", 0 0, L_0x55a1f3cb8ff0;  1 drivers
v0x55a1f388c260_0 .net "cin", 0 0, L_0x55a1f3cb9360;  1 drivers
v0x55a1f388c3b0_0 .net "sum", 0 0, L_0x55a1f3cb6f40;  1 drivers
S_0x55a1f388c510 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f388b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb9490 .functor XOR 1, L_0x55a1f3cb9930, L_0x55a1f3cb9a60, C4<0>, C4<0>;
L_0x55a1f3cb9500 .functor XOR 1, L_0x55a1f3cb9490, L_0x55a1f3cb9b90, C4<0>, C4<0>;
L_0x55a1f3cb9570 .functor AND 1, L_0x55a1f3cb9930, L_0x55a1f3cb9a60, C4<1>, C4<1>;
L_0x55a1f3cb95e0 .functor AND 1, L_0x55a1f3cb9930, L_0x55a1f3cb9b90, C4<1>, C4<1>;
L_0x55a1f3cb96a0 .functor OR 1, L_0x55a1f3cb9570, L_0x55a1f3cb95e0, C4<0>, C4<0>;
L_0x55a1f3cb97b0 .functor AND 1, L_0x55a1f3cb9b90, L_0x55a1f3cb9a60, C4<1>, C4<1>;
L_0x55a1f3cb9820 .functor OR 1, L_0x55a1f3cb96a0, L_0x55a1f3cb97b0, C4<0>, C4<0>;
v0x55a1f388c730_0 .net *"_s0", 0 0, L_0x55a1f3cb9490;  1 drivers
v0x55a1f388c810_0 .net *"_s10", 0 0, L_0x55a1f3cb97b0;  1 drivers
v0x55a1f388c8f0_0 .net *"_s4", 0 0, L_0x55a1f3cb9570;  1 drivers
v0x55a1f388c9e0_0 .net *"_s6", 0 0, L_0x55a1f3cb95e0;  1 drivers
v0x55a1f388cac0_0 .net *"_s8", 0 0, L_0x55a1f3cb96a0;  1 drivers
v0x55a1f388cbf0_0 .net "a", 0 0, L_0x55a1f3cb9930;  1 drivers
v0x55a1f388ccb0_0 .net "b", 0 0, L_0x55a1f3cb9a60;  1 drivers
v0x55a1f388cd70_0 .net "ca", 0 0, L_0x55a1f3cb9820;  1 drivers
v0x55a1f388ce30_0 .net "cin", 0 0, L_0x55a1f3cb9b90;  1 drivers
v0x55a1f388cf80_0 .net "sum", 0 0, L_0x55a1f3cb9500;  1 drivers
S_0x55a1f388d0e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f388b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cb9d00 .functor XOR 1, L_0x55a1f3cba2d0, L_0x55a1f3cba400, C4<0>, C4<0>;
L_0x55a1f3cb9d70 .functor XOR 1, L_0x55a1f3cb9d00, L_0x55a1f3cba580, C4<0>, C4<0>;
L_0x55a1f3cb9e30 .functor AND 1, L_0x55a1f3cba2d0, L_0x55a1f3cba400, C4<1>, C4<1>;
L_0x55a1f3cb9f40 .functor AND 1, L_0x55a1f3cba2d0, L_0x55a1f3cba580, C4<1>, C4<1>;
L_0x55a1f3cba000 .functor OR 1, L_0x55a1f3cb9e30, L_0x55a1f3cb9f40, C4<0>, C4<0>;
L_0x55a1f3cba110 .functor AND 1, L_0x55a1f3cba580, L_0x55a1f3cba400, C4<1>, C4<1>;
L_0x55a1f3cba1c0 .functor OR 1, L_0x55a1f3cba000, L_0x55a1f3cba110, C4<0>, C4<0>;
v0x55a1f388d310_0 .net *"_s0", 0 0, L_0x55a1f3cb9d00;  1 drivers
v0x55a1f388d3f0_0 .net *"_s10", 0 0, L_0x55a1f3cba110;  1 drivers
v0x55a1f388d4d0_0 .net *"_s4", 0 0, L_0x55a1f3cb9e30;  1 drivers
v0x55a1f388d5c0_0 .net *"_s6", 0 0, L_0x55a1f3cb9f40;  1 drivers
v0x55a1f388d6a0_0 .net *"_s8", 0 0, L_0x55a1f3cba000;  1 drivers
v0x55a1f388d7d0_0 .net "a", 0 0, L_0x55a1f3cba2d0;  1 drivers
v0x55a1f388d890_0 .net "b", 0 0, L_0x55a1f3cba400;  1 drivers
v0x55a1f388d950_0 .net "ca", 0 0, L_0x55a1f3cba1c0;  1 drivers
v0x55a1f388da10_0 .net "cin", 0 0, L_0x55a1f3cba580;  1 drivers
v0x55a1f388db60_0 .net "sum", 0 0, L_0x55a1f3cb9d70;  1 drivers
S_0x55a1f388dcc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f388b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cba6b0 .functor XOR 1, L_0x55a1f3cbab50, L_0x55a1f3cbad10, C4<0>, C4<0>;
L_0x55a1f3cba720 .functor XOR 1, L_0x55a1f3cba6b0, L_0x55a1f3cbaed0, C4<0>, C4<0>;
L_0x55a1f3cba790 .functor AND 1, L_0x55a1f3cbab50, L_0x55a1f3cbad10, C4<1>, C4<1>;
L_0x55a1f3cba800 .functor AND 1, L_0x55a1f3cbab50, L_0x55a1f3cbaed0, C4<1>, C4<1>;
L_0x55a1f3cba8c0 .functor OR 1, L_0x55a1f3cba790, L_0x55a1f3cba800, C4<0>, C4<0>;
L_0x55a1f3cba9d0 .functor AND 1, L_0x55a1f3cbaed0, L_0x55a1f3cbad10, C4<1>, C4<1>;
L_0x55a1f3cbaa40 .functor OR 1, L_0x55a1f3cba8c0, L_0x55a1f3cba9d0, C4<0>, C4<0>;
v0x55a1f388dec0_0 .net *"_s0", 0 0, L_0x55a1f3cba6b0;  1 drivers
v0x55a1f388dfc0_0 .net *"_s10", 0 0, L_0x55a1f3cba9d0;  1 drivers
v0x55a1f388e0a0_0 .net *"_s4", 0 0, L_0x55a1f3cba790;  1 drivers
v0x55a1f388e190_0 .net *"_s6", 0 0, L_0x55a1f3cba800;  1 drivers
v0x55a1f388e270_0 .net *"_s8", 0 0, L_0x55a1f3cba8c0;  1 drivers
v0x55a1f388e3a0_0 .net "a", 0 0, L_0x55a1f3cbab50;  1 drivers
v0x55a1f388e460_0 .net "b", 0 0, L_0x55a1f3cbad10;  1 drivers
v0x55a1f388e520_0 .net "ca", 0 0, L_0x55a1f3cbaa40;  1 drivers
v0x55a1f388e5e0_0 .net "cin", 0 0, L_0x55a1f3cbaed0;  1 drivers
v0x55a1f388e730_0 .net "sum", 0 0, L_0x55a1f3cba720;  1 drivers
S_0x55a1f388ed90 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f388b360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3891fd0_0 .net "a", 3 0, L_0x55a1f3cbdca0;  1 drivers
v0x55a1f38920d0_0 .net "b", 3 0, L_0x55a1f3cbdd90;  1 drivers
v0x55a1f38921b0_0 .net "ca", 3 0, L_0x55a1f3cbdb30;  1 drivers
v0x55a1f3892270_0 .net "cin", 3 0, L_0x55a1f3cbde80;  1 drivers
v0x55a1f3892350_0 .net "sum", 3 0, L_0x55a1f3cbda90;  1 drivers
L_0x55a1f3cbba50 .part L_0x55a1f3cbdca0, 0, 1;
L_0x55a1f3cbbb80 .part L_0x55a1f3cbdd90, 0, 1;
L_0x55a1f3cbbcb0 .part L_0x55a1f3cbde80, 0, 1;
L_0x55a1f3cbc2c0 .part L_0x55a1f3cbdca0, 1, 1;
L_0x55a1f3cbc3f0 .part L_0x55a1f3cbdd90, 1, 1;
L_0x55a1f3cbc520 .part L_0x55a1f3cbde80, 1, 1;
L_0x55a1f3cbcc60 .part L_0x55a1f3cbdca0, 2, 1;
L_0x55a1f3cbcd90 .part L_0x55a1f3cbdd90, 2, 1;
L_0x55a1f3cbcf10 .part L_0x55a1f3cbde80, 2, 1;
L_0x55a1f3cbd4e0 .part L_0x55a1f3cbdca0, 3, 1;
L_0x55a1f3cbd6a0 .part L_0x55a1f3cbdd90, 3, 1;
L_0x55a1f3cbd860 .part L_0x55a1f3cbde80, 3, 1;
L_0x55a1f3cbda90 .concat8 [ 1 1 1 1], L_0x55a1f3cbb4f0, L_0x55a1f3cbbe50, L_0x55a1f3cbc700, L_0x55a1f3cbd0b0;
L_0x55a1f3cbdb30 .concat8 [ 1 1 1 1], L_0x55a1f3cbb940, L_0x55a1f3cbc1b0, L_0x55a1f3cbcb50, L_0x55a1f3cbd3d0;
S_0x55a1f388f000 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f388ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbb090 .functor XOR 1, L_0x55a1f3cbba50, L_0x55a1f3cbbb80, C4<0>, C4<0>;
L_0x55a1f3cbb4f0 .functor XOR 1, L_0x55a1f3cbb090, L_0x55a1f3cbbcb0, C4<0>, C4<0>;
L_0x55a1f3cbb5b0 .functor AND 1, L_0x55a1f3cbba50, L_0x55a1f3cbbb80, C4<1>, C4<1>;
L_0x55a1f3cbb6c0 .functor AND 1, L_0x55a1f3cbba50, L_0x55a1f3cbbcb0, C4<1>, C4<1>;
L_0x55a1f3cbb780 .functor OR 1, L_0x55a1f3cbb5b0, L_0x55a1f3cbb6c0, C4<0>, C4<0>;
L_0x55a1f3cbb890 .functor AND 1, L_0x55a1f3cbbcb0, L_0x55a1f3cbbb80, C4<1>, C4<1>;
L_0x55a1f3cbb940 .functor OR 1, L_0x55a1f3cbb780, L_0x55a1f3cbb890, C4<0>, C4<0>;
v0x55a1f388f280_0 .net *"_s0", 0 0, L_0x55a1f3cbb090;  1 drivers
v0x55a1f388f380_0 .net *"_s10", 0 0, L_0x55a1f3cbb890;  1 drivers
v0x55a1f388f460_0 .net *"_s4", 0 0, L_0x55a1f3cbb5b0;  1 drivers
v0x55a1f388f550_0 .net *"_s6", 0 0, L_0x55a1f3cbb6c0;  1 drivers
v0x55a1f388f630_0 .net *"_s8", 0 0, L_0x55a1f3cbb780;  1 drivers
v0x55a1f388f760_0 .net "a", 0 0, L_0x55a1f3cbba50;  1 drivers
v0x55a1f388f820_0 .net "b", 0 0, L_0x55a1f3cbbb80;  1 drivers
v0x55a1f388f8e0_0 .net "ca", 0 0, L_0x55a1f3cbb940;  1 drivers
v0x55a1f388f9a0_0 .net "cin", 0 0, L_0x55a1f3cbbcb0;  1 drivers
v0x55a1f388faf0_0 .net "sum", 0 0, L_0x55a1f3cbb4f0;  1 drivers
S_0x55a1f388fc50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f388ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbbde0 .functor XOR 1, L_0x55a1f3cbc2c0, L_0x55a1f3cbc3f0, C4<0>, C4<0>;
L_0x55a1f3cbbe50 .functor XOR 1, L_0x55a1f3cbbde0, L_0x55a1f3cbc520, C4<0>, C4<0>;
L_0x55a1f3cbbec0 .functor AND 1, L_0x55a1f3cbc2c0, L_0x55a1f3cbc3f0, C4<1>, C4<1>;
L_0x55a1f3cbbf30 .functor AND 1, L_0x55a1f3cbc2c0, L_0x55a1f3cbc520, C4<1>, C4<1>;
L_0x55a1f3cbbff0 .functor OR 1, L_0x55a1f3cbbec0, L_0x55a1f3cbbf30, C4<0>, C4<0>;
L_0x55a1f3cbc100 .functor AND 1, L_0x55a1f3cbc520, L_0x55a1f3cbc3f0, C4<1>, C4<1>;
L_0x55a1f3cbc1b0 .functor OR 1, L_0x55a1f3cbbff0, L_0x55a1f3cbc100, C4<0>, C4<0>;
v0x55a1f388fe70_0 .net *"_s0", 0 0, L_0x55a1f3cbbde0;  1 drivers
v0x55a1f388ff50_0 .net *"_s10", 0 0, L_0x55a1f3cbc100;  1 drivers
v0x55a1f3890030_0 .net *"_s4", 0 0, L_0x55a1f3cbbec0;  1 drivers
v0x55a1f3890120_0 .net *"_s6", 0 0, L_0x55a1f3cbbf30;  1 drivers
v0x55a1f3890200_0 .net *"_s8", 0 0, L_0x55a1f3cbbff0;  1 drivers
v0x55a1f3890330_0 .net "a", 0 0, L_0x55a1f3cbc2c0;  1 drivers
v0x55a1f38903f0_0 .net "b", 0 0, L_0x55a1f3cbc3f0;  1 drivers
v0x55a1f38904b0_0 .net "ca", 0 0, L_0x55a1f3cbc1b0;  1 drivers
v0x55a1f3890570_0 .net "cin", 0 0, L_0x55a1f3cbc520;  1 drivers
v0x55a1f38906c0_0 .net "sum", 0 0, L_0x55a1f3cbbe50;  1 drivers
S_0x55a1f3890820 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f388ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbc690 .functor XOR 1, L_0x55a1f3cbcc60, L_0x55a1f3cbcd90, C4<0>, C4<0>;
L_0x55a1f3cbc700 .functor XOR 1, L_0x55a1f3cbc690, L_0x55a1f3cbcf10, C4<0>, C4<0>;
L_0x55a1f3cbc7c0 .functor AND 1, L_0x55a1f3cbcc60, L_0x55a1f3cbcd90, C4<1>, C4<1>;
L_0x55a1f3cbc8d0 .functor AND 1, L_0x55a1f3cbcc60, L_0x55a1f3cbcf10, C4<1>, C4<1>;
L_0x55a1f3cbc990 .functor OR 1, L_0x55a1f3cbc7c0, L_0x55a1f3cbc8d0, C4<0>, C4<0>;
L_0x55a1f3cbcaa0 .functor AND 1, L_0x55a1f3cbcf10, L_0x55a1f3cbcd90, C4<1>, C4<1>;
L_0x55a1f3cbcb50 .functor OR 1, L_0x55a1f3cbc990, L_0x55a1f3cbcaa0, C4<0>, C4<0>;
v0x55a1f3890a50_0 .net *"_s0", 0 0, L_0x55a1f3cbc690;  1 drivers
v0x55a1f3890b30_0 .net *"_s10", 0 0, L_0x55a1f3cbcaa0;  1 drivers
v0x55a1f3890c10_0 .net *"_s4", 0 0, L_0x55a1f3cbc7c0;  1 drivers
v0x55a1f3890d00_0 .net *"_s6", 0 0, L_0x55a1f3cbc8d0;  1 drivers
v0x55a1f3890de0_0 .net *"_s8", 0 0, L_0x55a1f3cbc990;  1 drivers
v0x55a1f3890f10_0 .net "a", 0 0, L_0x55a1f3cbcc60;  1 drivers
v0x55a1f3890fd0_0 .net "b", 0 0, L_0x55a1f3cbcd90;  1 drivers
v0x55a1f3891090_0 .net "ca", 0 0, L_0x55a1f3cbcb50;  1 drivers
v0x55a1f3891150_0 .net "cin", 0 0, L_0x55a1f3cbcf10;  1 drivers
v0x55a1f38912a0_0 .net "sum", 0 0, L_0x55a1f3cbc700;  1 drivers
S_0x55a1f3891400 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f388ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbd040 .functor XOR 1, L_0x55a1f3cbd4e0, L_0x55a1f3cbd6a0, C4<0>, C4<0>;
L_0x55a1f3cbd0b0 .functor XOR 1, L_0x55a1f3cbd040, L_0x55a1f3cbd860, C4<0>, C4<0>;
L_0x55a1f3cbd120 .functor AND 1, L_0x55a1f3cbd4e0, L_0x55a1f3cbd6a0, C4<1>, C4<1>;
L_0x55a1f3cbd190 .functor AND 1, L_0x55a1f3cbd4e0, L_0x55a1f3cbd860, C4<1>, C4<1>;
L_0x55a1f3cbd250 .functor OR 1, L_0x55a1f3cbd120, L_0x55a1f3cbd190, C4<0>, C4<0>;
L_0x55a1f3cbd360 .functor AND 1, L_0x55a1f3cbd860, L_0x55a1f3cbd6a0, C4<1>, C4<1>;
L_0x55a1f3cbd3d0 .functor OR 1, L_0x55a1f3cbd250, L_0x55a1f3cbd360, C4<0>, C4<0>;
v0x55a1f3891600_0 .net *"_s0", 0 0, L_0x55a1f3cbd040;  1 drivers
v0x55a1f3891700_0 .net *"_s10", 0 0, L_0x55a1f3cbd360;  1 drivers
v0x55a1f38917e0_0 .net *"_s4", 0 0, L_0x55a1f3cbd120;  1 drivers
v0x55a1f38918d0_0 .net *"_s6", 0 0, L_0x55a1f3cbd190;  1 drivers
v0x55a1f38919b0_0 .net *"_s8", 0 0, L_0x55a1f3cbd250;  1 drivers
v0x55a1f3891ae0_0 .net "a", 0 0, L_0x55a1f3cbd4e0;  1 drivers
v0x55a1f3891ba0_0 .net "b", 0 0, L_0x55a1f3cbd6a0;  1 drivers
v0x55a1f3891c60_0 .net "ca", 0 0, L_0x55a1f3cbd3d0;  1 drivers
v0x55a1f3891d20_0 .net "cin", 0 0, L_0x55a1f3cbd860;  1 drivers
v0x55a1f3891e70_0 .net "sum", 0 0, L_0x55a1f3cbd0b0;  1 drivers
S_0x55a1f38924d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f388b360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3895720_0 .net "a", 3 0, L_0x55a1f3cc0760;  1 drivers
v0x55a1f3895820_0 .net "b", 3 0, L_0x55a1f3cc0800;  1 drivers
v0x55a1f3895900_0 .net "ca", 3 0, L_0x55a1f3cc05f0;  1 drivers
v0x55a1f38959c0_0 .net "cin", 3 0, L_0x55a1f3cc08f0;  1 drivers
v0x55a1f3895aa0_0 .net "sum", 3 0, L_0x55a1f3cc0550;  1 drivers
L_0x55a1f3cbe510 .part L_0x55a1f3cc0760, 0, 1;
L_0x55a1f3cbe640 .part L_0x55a1f3cc0800, 0, 1;
L_0x55a1f3cbe770 .part L_0x55a1f3cc08f0, 0, 1;
L_0x55a1f3cbed80 .part L_0x55a1f3cc0760, 1, 1;
L_0x55a1f3cbeeb0 .part L_0x55a1f3cc0800, 1, 1;
L_0x55a1f3cbefe0 .part L_0x55a1f3cc08f0, 1, 1;
L_0x55a1f3cbf720 .part L_0x55a1f3cc0760, 2, 1;
L_0x55a1f3cbf850 .part L_0x55a1f3cc0800, 2, 1;
L_0x55a1f3cbf9d0 .part L_0x55a1f3cc08f0, 2, 1;
L_0x55a1f3cbffa0 .part L_0x55a1f3cc0760, 3, 1;
L_0x55a1f3cc0160 .part L_0x55a1f3cc0800, 3, 1;
L_0x55a1f3cc0320 .part L_0x55a1f3cc08f0, 3, 1;
L_0x55a1f3cc0550 .concat8 [ 1 1 1 1], L_0x55a1f3cbdfb0, L_0x55a1f3cbe910, L_0x55a1f3cbf1c0, L_0x55a1f3cbfb70;
L_0x55a1f3cc05f0 .concat8 [ 1 1 1 1], L_0x55a1f3cbe400, L_0x55a1f3cbec70, L_0x55a1f3cbf610, L_0x55a1f3cbfe90;
S_0x55a1f3892750 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38924d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbda20 .functor XOR 1, L_0x55a1f3cbe510, L_0x55a1f3cbe640, C4<0>, C4<0>;
L_0x55a1f3cbdfb0 .functor XOR 1, L_0x55a1f3cbda20, L_0x55a1f3cbe770, C4<0>, C4<0>;
L_0x55a1f3cbe070 .functor AND 1, L_0x55a1f3cbe510, L_0x55a1f3cbe640, C4<1>, C4<1>;
L_0x55a1f3cbe180 .functor AND 1, L_0x55a1f3cbe510, L_0x55a1f3cbe770, C4<1>, C4<1>;
L_0x55a1f3cbe240 .functor OR 1, L_0x55a1f3cbe070, L_0x55a1f3cbe180, C4<0>, C4<0>;
L_0x55a1f3cbe350 .functor AND 1, L_0x55a1f3cbe770, L_0x55a1f3cbe640, C4<1>, C4<1>;
L_0x55a1f3cbe400 .functor OR 1, L_0x55a1f3cbe240, L_0x55a1f3cbe350, C4<0>, C4<0>;
v0x55a1f38929d0_0 .net *"_s0", 0 0, L_0x55a1f3cbda20;  1 drivers
v0x55a1f3892ad0_0 .net *"_s10", 0 0, L_0x55a1f3cbe350;  1 drivers
v0x55a1f3892bb0_0 .net *"_s4", 0 0, L_0x55a1f3cbe070;  1 drivers
v0x55a1f3892ca0_0 .net *"_s6", 0 0, L_0x55a1f3cbe180;  1 drivers
v0x55a1f3892d80_0 .net *"_s8", 0 0, L_0x55a1f3cbe240;  1 drivers
v0x55a1f3892eb0_0 .net "a", 0 0, L_0x55a1f3cbe510;  1 drivers
v0x55a1f3892f70_0 .net "b", 0 0, L_0x55a1f3cbe640;  1 drivers
v0x55a1f3893030_0 .net "ca", 0 0, L_0x55a1f3cbe400;  1 drivers
v0x55a1f38930f0_0 .net "cin", 0 0, L_0x55a1f3cbe770;  1 drivers
v0x55a1f3893240_0 .net "sum", 0 0, L_0x55a1f3cbdfb0;  1 drivers
S_0x55a1f38933a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38924d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbe8a0 .functor XOR 1, L_0x55a1f3cbed80, L_0x55a1f3cbeeb0, C4<0>, C4<0>;
L_0x55a1f3cbe910 .functor XOR 1, L_0x55a1f3cbe8a0, L_0x55a1f3cbefe0, C4<0>, C4<0>;
L_0x55a1f3cbe980 .functor AND 1, L_0x55a1f3cbed80, L_0x55a1f3cbeeb0, C4<1>, C4<1>;
L_0x55a1f3cbe9f0 .functor AND 1, L_0x55a1f3cbed80, L_0x55a1f3cbefe0, C4<1>, C4<1>;
L_0x55a1f3cbeab0 .functor OR 1, L_0x55a1f3cbe980, L_0x55a1f3cbe9f0, C4<0>, C4<0>;
L_0x55a1f3cbebc0 .functor AND 1, L_0x55a1f3cbefe0, L_0x55a1f3cbeeb0, C4<1>, C4<1>;
L_0x55a1f3cbec70 .functor OR 1, L_0x55a1f3cbeab0, L_0x55a1f3cbebc0, C4<0>, C4<0>;
v0x55a1f38935c0_0 .net *"_s0", 0 0, L_0x55a1f3cbe8a0;  1 drivers
v0x55a1f38936a0_0 .net *"_s10", 0 0, L_0x55a1f3cbebc0;  1 drivers
v0x55a1f3893780_0 .net *"_s4", 0 0, L_0x55a1f3cbe980;  1 drivers
v0x55a1f3893870_0 .net *"_s6", 0 0, L_0x55a1f3cbe9f0;  1 drivers
v0x55a1f3893950_0 .net *"_s8", 0 0, L_0x55a1f3cbeab0;  1 drivers
v0x55a1f3893a80_0 .net "a", 0 0, L_0x55a1f3cbed80;  1 drivers
v0x55a1f3893b40_0 .net "b", 0 0, L_0x55a1f3cbeeb0;  1 drivers
v0x55a1f3893c00_0 .net "ca", 0 0, L_0x55a1f3cbec70;  1 drivers
v0x55a1f3893cc0_0 .net "cin", 0 0, L_0x55a1f3cbefe0;  1 drivers
v0x55a1f3893e10_0 .net "sum", 0 0, L_0x55a1f3cbe910;  1 drivers
S_0x55a1f3893f70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38924d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbf150 .functor XOR 1, L_0x55a1f3cbf720, L_0x55a1f3cbf850, C4<0>, C4<0>;
L_0x55a1f3cbf1c0 .functor XOR 1, L_0x55a1f3cbf150, L_0x55a1f3cbf9d0, C4<0>, C4<0>;
L_0x55a1f3cbf280 .functor AND 1, L_0x55a1f3cbf720, L_0x55a1f3cbf850, C4<1>, C4<1>;
L_0x55a1f3cbf390 .functor AND 1, L_0x55a1f3cbf720, L_0x55a1f3cbf9d0, C4<1>, C4<1>;
L_0x55a1f3cbf450 .functor OR 1, L_0x55a1f3cbf280, L_0x55a1f3cbf390, C4<0>, C4<0>;
L_0x55a1f3cbf560 .functor AND 1, L_0x55a1f3cbf9d0, L_0x55a1f3cbf850, C4<1>, C4<1>;
L_0x55a1f3cbf610 .functor OR 1, L_0x55a1f3cbf450, L_0x55a1f3cbf560, C4<0>, C4<0>;
v0x55a1f38941a0_0 .net *"_s0", 0 0, L_0x55a1f3cbf150;  1 drivers
v0x55a1f3894280_0 .net *"_s10", 0 0, L_0x55a1f3cbf560;  1 drivers
v0x55a1f3894360_0 .net *"_s4", 0 0, L_0x55a1f3cbf280;  1 drivers
v0x55a1f3894450_0 .net *"_s6", 0 0, L_0x55a1f3cbf390;  1 drivers
v0x55a1f3894530_0 .net *"_s8", 0 0, L_0x55a1f3cbf450;  1 drivers
v0x55a1f3894660_0 .net "a", 0 0, L_0x55a1f3cbf720;  1 drivers
v0x55a1f3894720_0 .net "b", 0 0, L_0x55a1f3cbf850;  1 drivers
v0x55a1f38947e0_0 .net "ca", 0 0, L_0x55a1f3cbf610;  1 drivers
v0x55a1f38948a0_0 .net "cin", 0 0, L_0x55a1f3cbf9d0;  1 drivers
v0x55a1f38949f0_0 .net "sum", 0 0, L_0x55a1f3cbf1c0;  1 drivers
S_0x55a1f3894b50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38924d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cbfb00 .functor XOR 1, L_0x55a1f3cbffa0, L_0x55a1f3cc0160, C4<0>, C4<0>;
L_0x55a1f3cbfb70 .functor XOR 1, L_0x55a1f3cbfb00, L_0x55a1f3cc0320, C4<0>, C4<0>;
L_0x55a1f3cbfbe0 .functor AND 1, L_0x55a1f3cbffa0, L_0x55a1f3cc0160, C4<1>, C4<1>;
L_0x55a1f3cbfc50 .functor AND 1, L_0x55a1f3cbffa0, L_0x55a1f3cc0320, C4<1>, C4<1>;
L_0x55a1f3cbfd10 .functor OR 1, L_0x55a1f3cbfbe0, L_0x55a1f3cbfc50, C4<0>, C4<0>;
L_0x55a1f3cbfe20 .functor AND 1, L_0x55a1f3cc0320, L_0x55a1f3cc0160, C4<1>, C4<1>;
L_0x55a1f3cbfe90 .functor OR 1, L_0x55a1f3cbfd10, L_0x55a1f3cbfe20, C4<0>, C4<0>;
v0x55a1f3894d50_0 .net *"_s0", 0 0, L_0x55a1f3cbfb00;  1 drivers
v0x55a1f3894e50_0 .net *"_s10", 0 0, L_0x55a1f3cbfe20;  1 drivers
v0x55a1f3894f30_0 .net *"_s4", 0 0, L_0x55a1f3cbfbe0;  1 drivers
v0x55a1f3895020_0 .net *"_s6", 0 0, L_0x55a1f3cbfc50;  1 drivers
v0x55a1f3895100_0 .net *"_s8", 0 0, L_0x55a1f3cbfd10;  1 drivers
v0x55a1f3895230_0 .net "a", 0 0, L_0x55a1f3cbffa0;  1 drivers
v0x55a1f38952f0_0 .net "b", 0 0, L_0x55a1f3cc0160;  1 drivers
v0x55a1f38953b0_0 .net "ca", 0 0, L_0x55a1f3cbfe90;  1 drivers
v0x55a1f3895470_0 .net "cin", 0 0, L_0x55a1f3cc0320;  1 drivers
v0x55a1f38955c0_0 .net "sum", 0 0, L_0x55a1f3cbfb70;  1 drivers
S_0x55a1f3895c20 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f388b360;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f3898e60_0 .net "a", 3 0, L_0x55a1f3cc3100;  1 drivers
v0x55a1f3898f60_0 .net "b", 3 0, L_0x55a1f3cc3230;  1 drivers
v0x55a1f3899040_0 .net "ca", 3 0, L_0x55a1f3cc2f90;  1 drivers
v0x55a1f3899100_0 .net "cin", 3 0, L_0x55a1f3cc3360;  1 drivers
v0x55a1f38991e0_0 .net "sum", 3 0, L_0x55a1f3cc2ef0;  1 drivers
L_0x55a1f3cc0eb0 .part L_0x55a1f3cc3100, 0, 1;
L_0x55a1f3cc0fe0 .part L_0x55a1f3cc3230, 0, 1;
L_0x55a1f3cc1110 .part L_0x55a1f3cc3360, 0, 1;
L_0x55a1f3cc1720 .part L_0x55a1f3cc3100, 1, 1;
L_0x55a1f3cc1850 .part L_0x55a1f3cc3230, 1, 1;
L_0x55a1f3cc1980 .part L_0x55a1f3cc3360, 1, 1;
L_0x55a1f3cc20c0 .part L_0x55a1f3cc3100, 2, 1;
L_0x55a1f3cc21f0 .part L_0x55a1f3cc3230, 2, 1;
L_0x55a1f3cc2370 .part L_0x55a1f3cc3360, 2, 1;
L_0x55a1f3cc2940 .part L_0x55a1f3cc3100, 3, 1;
L_0x55a1f3cc2b00 .part L_0x55a1f3cc3230, 3, 1;
L_0x55a1f3cc2cc0 .part L_0x55a1f3cc3360, 3, 1;
L_0x55a1f3cc2ef0 .concat8 [ 1 1 1 1], L_0x55a1f3cc0990, L_0x55a1f3cc12b0, L_0x55a1f3cc1b60, L_0x55a1f3cc2510;
L_0x55a1f3cc2f90 .concat8 [ 1 1 1 1], L_0x55a1f3cc0da0, L_0x55a1f3cc1610, L_0x55a1f3cc1fb0, L_0x55a1f3cc2830;
S_0x55a1f3895e70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3895c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc04e0 .functor XOR 1, L_0x55a1f3cc0eb0, L_0x55a1f3cc0fe0, C4<0>, C4<0>;
L_0x55a1f3cc0990 .functor XOR 1, L_0x55a1f3cc04e0, L_0x55a1f3cc1110, C4<0>, C4<0>;
L_0x55a1f3cc0a50 .functor AND 1, L_0x55a1f3cc0eb0, L_0x55a1f3cc0fe0, C4<1>, C4<1>;
L_0x55a1f3cc0b60 .functor AND 1, L_0x55a1f3cc0eb0, L_0x55a1f3cc1110, C4<1>, C4<1>;
L_0x55a1f3cc0c20 .functor OR 1, L_0x55a1f3cc0a50, L_0x55a1f3cc0b60, C4<0>, C4<0>;
L_0x55a1f3cc0d30 .functor AND 1, L_0x55a1f3cc1110, L_0x55a1f3cc0fe0, C4<1>, C4<1>;
L_0x55a1f3cc0da0 .functor OR 1, L_0x55a1f3cc0c20, L_0x55a1f3cc0d30, C4<0>, C4<0>;
v0x55a1f3896110_0 .net *"_s0", 0 0, L_0x55a1f3cc04e0;  1 drivers
v0x55a1f3896210_0 .net *"_s10", 0 0, L_0x55a1f3cc0d30;  1 drivers
v0x55a1f38962f0_0 .net *"_s4", 0 0, L_0x55a1f3cc0a50;  1 drivers
v0x55a1f38963e0_0 .net *"_s6", 0 0, L_0x55a1f3cc0b60;  1 drivers
v0x55a1f38964c0_0 .net *"_s8", 0 0, L_0x55a1f3cc0c20;  1 drivers
v0x55a1f38965f0_0 .net "a", 0 0, L_0x55a1f3cc0eb0;  1 drivers
v0x55a1f38966b0_0 .net "b", 0 0, L_0x55a1f3cc0fe0;  1 drivers
v0x55a1f3896770_0 .net "ca", 0 0, L_0x55a1f3cc0da0;  1 drivers
v0x55a1f3896830_0 .net "cin", 0 0, L_0x55a1f3cc1110;  1 drivers
v0x55a1f3896980_0 .net "sum", 0 0, L_0x55a1f3cc0990;  1 drivers
S_0x55a1f3896ae0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3895c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc1240 .functor XOR 1, L_0x55a1f3cc1720, L_0x55a1f3cc1850, C4<0>, C4<0>;
L_0x55a1f3cc12b0 .functor XOR 1, L_0x55a1f3cc1240, L_0x55a1f3cc1980, C4<0>, C4<0>;
L_0x55a1f3cc1320 .functor AND 1, L_0x55a1f3cc1720, L_0x55a1f3cc1850, C4<1>, C4<1>;
L_0x55a1f3cc1390 .functor AND 1, L_0x55a1f3cc1720, L_0x55a1f3cc1980, C4<1>, C4<1>;
L_0x55a1f3cc1450 .functor OR 1, L_0x55a1f3cc1320, L_0x55a1f3cc1390, C4<0>, C4<0>;
L_0x55a1f3cc1560 .functor AND 1, L_0x55a1f3cc1980, L_0x55a1f3cc1850, C4<1>, C4<1>;
L_0x55a1f3cc1610 .functor OR 1, L_0x55a1f3cc1450, L_0x55a1f3cc1560, C4<0>, C4<0>;
v0x55a1f3896d00_0 .net *"_s0", 0 0, L_0x55a1f3cc1240;  1 drivers
v0x55a1f3896de0_0 .net *"_s10", 0 0, L_0x55a1f3cc1560;  1 drivers
v0x55a1f3896ec0_0 .net *"_s4", 0 0, L_0x55a1f3cc1320;  1 drivers
v0x55a1f3896fb0_0 .net *"_s6", 0 0, L_0x55a1f3cc1390;  1 drivers
v0x55a1f3897090_0 .net *"_s8", 0 0, L_0x55a1f3cc1450;  1 drivers
v0x55a1f38971c0_0 .net "a", 0 0, L_0x55a1f3cc1720;  1 drivers
v0x55a1f3897280_0 .net "b", 0 0, L_0x55a1f3cc1850;  1 drivers
v0x55a1f3897340_0 .net "ca", 0 0, L_0x55a1f3cc1610;  1 drivers
v0x55a1f3897400_0 .net "cin", 0 0, L_0x55a1f3cc1980;  1 drivers
v0x55a1f3897550_0 .net "sum", 0 0, L_0x55a1f3cc12b0;  1 drivers
S_0x55a1f38976b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3895c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc1af0 .functor XOR 1, L_0x55a1f3cc20c0, L_0x55a1f3cc21f0, C4<0>, C4<0>;
L_0x55a1f3cc1b60 .functor XOR 1, L_0x55a1f3cc1af0, L_0x55a1f3cc2370, C4<0>, C4<0>;
L_0x55a1f3cc1c20 .functor AND 1, L_0x55a1f3cc20c0, L_0x55a1f3cc21f0, C4<1>, C4<1>;
L_0x55a1f3cc1d30 .functor AND 1, L_0x55a1f3cc20c0, L_0x55a1f3cc2370, C4<1>, C4<1>;
L_0x55a1f3cc1df0 .functor OR 1, L_0x55a1f3cc1c20, L_0x55a1f3cc1d30, C4<0>, C4<0>;
L_0x55a1f3cc1f00 .functor AND 1, L_0x55a1f3cc2370, L_0x55a1f3cc21f0, C4<1>, C4<1>;
L_0x55a1f3cc1fb0 .functor OR 1, L_0x55a1f3cc1df0, L_0x55a1f3cc1f00, C4<0>, C4<0>;
v0x55a1f38978e0_0 .net *"_s0", 0 0, L_0x55a1f3cc1af0;  1 drivers
v0x55a1f38979c0_0 .net *"_s10", 0 0, L_0x55a1f3cc1f00;  1 drivers
v0x55a1f3897aa0_0 .net *"_s4", 0 0, L_0x55a1f3cc1c20;  1 drivers
v0x55a1f3897b90_0 .net *"_s6", 0 0, L_0x55a1f3cc1d30;  1 drivers
v0x55a1f3897c70_0 .net *"_s8", 0 0, L_0x55a1f3cc1df0;  1 drivers
v0x55a1f3897da0_0 .net "a", 0 0, L_0x55a1f3cc20c0;  1 drivers
v0x55a1f3897e60_0 .net "b", 0 0, L_0x55a1f3cc21f0;  1 drivers
v0x55a1f3897f20_0 .net "ca", 0 0, L_0x55a1f3cc1fb0;  1 drivers
v0x55a1f3897fe0_0 .net "cin", 0 0, L_0x55a1f3cc2370;  1 drivers
v0x55a1f3898130_0 .net "sum", 0 0, L_0x55a1f3cc1b60;  1 drivers
S_0x55a1f3898290 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3895c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc24a0 .functor XOR 1, L_0x55a1f3cc2940, L_0x55a1f3cc2b00, C4<0>, C4<0>;
L_0x55a1f3cc2510 .functor XOR 1, L_0x55a1f3cc24a0, L_0x55a1f3cc2cc0, C4<0>, C4<0>;
L_0x55a1f3cc2580 .functor AND 1, L_0x55a1f3cc2940, L_0x55a1f3cc2b00, C4<1>, C4<1>;
L_0x55a1f3cc25f0 .functor AND 1, L_0x55a1f3cc2940, L_0x55a1f3cc2cc0, C4<1>, C4<1>;
L_0x55a1f3cc26b0 .functor OR 1, L_0x55a1f3cc2580, L_0x55a1f3cc25f0, C4<0>, C4<0>;
L_0x55a1f3cc27c0 .functor AND 1, L_0x55a1f3cc2cc0, L_0x55a1f3cc2b00, C4<1>, C4<1>;
L_0x55a1f3cc2830 .functor OR 1, L_0x55a1f3cc26b0, L_0x55a1f3cc27c0, C4<0>, C4<0>;
v0x55a1f3898490_0 .net *"_s0", 0 0, L_0x55a1f3cc24a0;  1 drivers
v0x55a1f3898590_0 .net *"_s10", 0 0, L_0x55a1f3cc27c0;  1 drivers
v0x55a1f3898670_0 .net *"_s4", 0 0, L_0x55a1f3cc2580;  1 drivers
v0x55a1f3898760_0 .net *"_s6", 0 0, L_0x55a1f3cc25f0;  1 drivers
v0x55a1f3898840_0 .net *"_s8", 0 0, L_0x55a1f3cc26b0;  1 drivers
v0x55a1f3898970_0 .net "a", 0 0, L_0x55a1f3cc2940;  1 drivers
v0x55a1f3898a30_0 .net "b", 0 0, L_0x55a1f3cc2b00;  1 drivers
v0x55a1f3898af0_0 .net "ca", 0 0, L_0x55a1f3cc2830;  1 drivers
v0x55a1f3898bb0_0 .net "cin", 0 0, L_0x55a1f3cc2cc0;  1 drivers
v0x55a1f3898d00_0 .net "sum", 0 0, L_0x55a1f3cc2510;  1 drivers
S_0x55a1f38998b0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f388b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38a7860_0 .net "a", 15 0, L_0x55a1f3cce610;  1 drivers
v0x55a1f38a7960_0 .net "b", 15 0, L_0x55a1f3cce700;  1 drivers
v0x55a1f38a7a40_0 .net "ca", 15 0, L_0x55a1f3cce3b0;  1 drivers
v0x55a1f38a7b00_0 .net "cin", 15 0, L_0x55a1f3cce7f0;  1 drivers
v0x55a1f38a7be0_0 .net "sum", 15 0, L_0x55a1f3cce310;  1 drivers
L_0x55a1f3cc6120 .part L_0x55a1f3cce610, 0, 4;
L_0x55a1f3cc61c0 .part L_0x55a1f3cce700, 0, 4;
L_0x55a1f3cc6260 .part L_0x55a1f3cce7f0, 0, 4;
L_0x55a1f3cc8ab0 .part L_0x55a1f3cce610, 4, 4;
L_0x55a1f3cc8ba0 .part L_0x55a1f3cce700, 4, 4;
L_0x55a1f3cc8c90 .part L_0x55a1f3cce7f0, 4, 4;
L_0x55a1f3ccb570 .part L_0x55a1f3cce610, 8, 4;
L_0x55a1f3ccb610 .part L_0x55a1f3cce700, 8, 4;
L_0x55a1f3ccb700 .part L_0x55a1f3cce7f0, 8, 4;
L_0x55a1f3ccdf10 .part L_0x55a1f3cce610, 12, 4;
L_0x55a1f3cce040 .part L_0x55a1f3cce700, 12, 4;
L_0x55a1f3cce170 .part L_0x55a1f3cce7f0, 12, 4;
L_0x55a1f3cce310 .concat8 [ 4 4 4 4], L_0x55a1f3cc5f10, L_0x55a1f3cc88a0, L_0x55a1f3ccb360, L_0x55a1f3ccdd00;
L_0x55a1f3cce3b0 .concat8 [ 4 4 4 4], L_0x55a1f3cc5fb0, L_0x55a1f3cc8940, L_0x55a1f3ccb400, L_0x55a1f3ccdda0;
S_0x55a1f3899b20 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f389cd90_0 .net "a", 3 0, L_0x55a1f3cc6120;  1 drivers
v0x55a1f389ce90_0 .net "b", 3 0, L_0x55a1f3cc61c0;  1 drivers
v0x55a1f389cf70_0 .net "ca", 3 0, L_0x55a1f3cc5fb0;  1 drivers
v0x55a1f389d030_0 .net "cin", 3 0, L_0x55a1f3cc6260;  1 drivers
v0x55a1f389d110_0 .net "sum", 3 0, L_0x55a1f3cc5f10;  1 drivers
L_0x55a1f3cc3ed0 .part L_0x55a1f3cc6120, 0, 1;
L_0x55a1f3cc4000 .part L_0x55a1f3cc61c0, 0, 1;
L_0x55a1f3cc4130 .part L_0x55a1f3cc6260, 0, 1;
L_0x55a1f3cc4740 .part L_0x55a1f3cc6120, 1, 1;
L_0x55a1f3cc4870 .part L_0x55a1f3cc61c0, 1, 1;
L_0x55a1f3cc49a0 .part L_0x55a1f3cc6260, 1, 1;
L_0x55a1f3cc50e0 .part L_0x55a1f3cc6120, 2, 1;
L_0x55a1f3cc5210 .part L_0x55a1f3cc61c0, 2, 1;
L_0x55a1f3cc5390 .part L_0x55a1f3cc6260, 2, 1;
L_0x55a1f3cc5960 .part L_0x55a1f3cc6120, 3, 1;
L_0x55a1f3cc5b20 .part L_0x55a1f3cc61c0, 3, 1;
L_0x55a1f3cc5ce0 .part L_0x55a1f3cc6260, 3, 1;
L_0x55a1f3cc5f10 .concat8 [ 1 1 1 1], L_0x55a1f3cc2e80, L_0x55a1f3cc42d0, L_0x55a1f3cc4b80, L_0x55a1f3cc5530;
L_0x55a1f3cc5fb0 .concat8 [ 1 1 1 1], L_0x55a1f3cc3dc0, L_0x55a1f3cc4630, L_0x55a1f3cc4fd0, L_0x55a1f3cc5850;
S_0x55a1f3899da0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f3899b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc3490 .functor XOR 1, L_0x55a1f3cc3ed0, L_0x55a1f3cc4000, C4<0>, C4<0>;
L_0x55a1f3cc2e80 .functor XOR 1, L_0x55a1f3cc3490, L_0x55a1f3cc4130, C4<0>, C4<0>;
L_0x55a1f3cc3a30 .functor AND 1, L_0x55a1f3cc3ed0, L_0x55a1f3cc4000, C4<1>, C4<1>;
L_0x55a1f3cc3b40 .functor AND 1, L_0x55a1f3cc3ed0, L_0x55a1f3cc4130, C4<1>, C4<1>;
L_0x55a1f3cc3c00 .functor OR 1, L_0x55a1f3cc3a30, L_0x55a1f3cc3b40, C4<0>, C4<0>;
L_0x55a1f3cc3d10 .functor AND 1, L_0x55a1f3cc4130, L_0x55a1f3cc4000, C4<1>, C4<1>;
L_0x55a1f3cc3dc0 .functor OR 1, L_0x55a1f3cc3c00, L_0x55a1f3cc3d10, C4<0>, C4<0>;
v0x55a1f389a040_0 .net *"_s0", 0 0, L_0x55a1f3cc3490;  1 drivers
v0x55a1f389a140_0 .net *"_s10", 0 0, L_0x55a1f3cc3d10;  1 drivers
v0x55a1f389a220_0 .net *"_s4", 0 0, L_0x55a1f3cc3a30;  1 drivers
v0x55a1f389a310_0 .net *"_s6", 0 0, L_0x55a1f3cc3b40;  1 drivers
v0x55a1f389a3f0_0 .net *"_s8", 0 0, L_0x55a1f3cc3c00;  1 drivers
v0x55a1f389a520_0 .net "a", 0 0, L_0x55a1f3cc3ed0;  1 drivers
v0x55a1f389a5e0_0 .net "b", 0 0, L_0x55a1f3cc4000;  1 drivers
v0x55a1f389a6a0_0 .net "ca", 0 0, L_0x55a1f3cc3dc0;  1 drivers
v0x55a1f389a760_0 .net "cin", 0 0, L_0x55a1f3cc4130;  1 drivers
v0x55a1f389a8b0_0 .net "sum", 0 0, L_0x55a1f3cc2e80;  1 drivers
S_0x55a1f389aa10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f3899b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc4260 .functor XOR 1, L_0x55a1f3cc4740, L_0x55a1f3cc4870, C4<0>, C4<0>;
L_0x55a1f3cc42d0 .functor XOR 1, L_0x55a1f3cc4260, L_0x55a1f3cc49a0, C4<0>, C4<0>;
L_0x55a1f3cc4340 .functor AND 1, L_0x55a1f3cc4740, L_0x55a1f3cc4870, C4<1>, C4<1>;
L_0x55a1f3cc43b0 .functor AND 1, L_0x55a1f3cc4740, L_0x55a1f3cc49a0, C4<1>, C4<1>;
L_0x55a1f3cc4470 .functor OR 1, L_0x55a1f3cc4340, L_0x55a1f3cc43b0, C4<0>, C4<0>;
L_0x55a1f3cc4580 .functor AND 1, L_0x55a1f3cc49a0, L_0x55a1f3cc4870, C4<1>, C4<1>;
L_0x55a1f3cc4630 .functor OR 1, L_0x55a1f3cc4470, L_0x55a1f3cc4580, C4<0>, C4<0>;
v0x55a1f389ac30_0 .net *"_s0", 0 0, L_0x55a1f3cc4260;  1 drivers
v0x55a1f389ad10_0 .net *"_s10", 0 0, L_0x55a1f3cc4580;  1 drivers
v0x55a1f389adf0_0 .net *"_s4", 0 0, L_0x55a1f3cc4340;  1 drivers
v0x55a1f389aee0_0 .net *"_s6", 0 0, L_0x55a1f3cc43b0;  1 drivers
v0x55a1f389afc0_0 .net *"_s8", 0 0, L_0x55a1f3cc4470;  1 drivers
v0x55a1f389b0f0_0 .net "a", 0 0, L_0x55a1f3cc4740;  1 drivers
v0x55a1f389b1b0_0 .net "b", 0 0, L_0x55a1f3cc4870;  1 drivers
v0x55a1f389b270_0 .net "ca", 0 0, L_0x55a1f3cc4630;  1 drivers
v0x55a1f389b330_0 .net "cin", 0 0, L_0x55a1f3cc49a0;  1 drivers
v0x55a1f389b480_0 .net "sum", 0 0, L_0x55a1f3cc42d0;  1 drivers
S_0x55a1f389b5e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f3899b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc4b10 .functor XOR 1, L_0x55a1f3cc50e0, L_0x55a1f3cc5210, C4<0>, C4<0>;
L_0x55a1f3cc4b80 .functor XOR 1, L_0x55a1f3cc4b10, L_0x55a1f3cc5390, C4<0>, C4<0>;
L_0x55a1f3cc4c40 .functor AND 1, L_0x55a1f3cc50e0, L_0x55a1f3cc5210, C4<1>, C4<1>;
L_0x55a1f3cc4d50 .functor AND 1, L_0x55a1f3cc50e0, L_0x55a1f3cc5390, C4<1>, C4<1>;
L_0x55a1f3cc4e10 .functor OR 1, L_0x55a1f3cc4c40, L_0x55a1f3cc4d50, C4<0>, C4<0>;
L_0x55a1f3cc4f20 .functor AND 1, L_0x55a1f3cc5390, L_0x55a1f3cc5210, C4<1>, C4<1>;
L_0x55a1f3cc4fd0 .functor OR 1, L_0x55a1f3cc4e10, L_0x55a1f3cc4f20, C4<0>, C4<0>;
v0x55a1f389b810_0 .net *"_s0", 0 0, L_0x55a1f3cc4b10;  1 drivers
v0x55a1f389b8f0_0 .net *"_s10", 0 0, L_0x55a1f3cc4f20;  1 drivers
v0x55a1f389b9d0_0 .net *"_s4", 0 0, L_0x55a1f3cc4c40;  1 drivers
v0x55a1f389bac0_0 .net *"_s6", 0 0, L_0x55a1f3cc4d50;  1 drivers
v0x55a1f389bba0_0 .net *"_s8", 0 0, L_0x55a1f3cc4e10;  1 drivers
v0x55a1f389bcd0_0 .net "a", 0 0, L_0x55a1f3cc50e0;  1 drivers
v0x55a1f389bd90_0 .net "b", 0 0, L_0x55a1f3cc5210;  1 drivers
v0x55a1f389be50_0 .net "ca", 0 0, L_0x55a1f3cc4fd0;  1 drivers
v0x55a1f389bf10_0 .net "cin", 0 0, L_0x55a1f3cc5390;  1 drivers
v0x55a1f389c060_0 .net "sum", 0 0, L_0x55a1f3cc4b80;  1 drivers
S_0x55a1f389c1c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f3899b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc54c0 .functor XOR 1, L_0x55a1f3cc5960, L_0x55a1f3cc5b20, C4<0>, C4<0>;
L_0x55a1f3cc5530 .functor XOR 1, L_0x55a1f3cc54c0, L_0x55a1f3cc5ce0, C4<0>, C4<0>;
L_0x55a1f3cc55a0 .functor AND 1, L_0x55a1f3cc5960, L_0x55a1f3cc5b20, C4<1>, C4<1>;
L_0x55a1f3cc5610 .functor AND 1, L_0x55a1f3cc5960, L_0x55a1f3cc5ce0, C4<1>, C4<1>;
L_0x55a1f3cc56d0 .functor OR 1, L_0x55a1f3cc55a0, L_0x55a1f3cc5610, C4<0>, C4<0>;
L_0x55a1f3cc57e0 .functor AND 1, L_0x55a1f3cc5ce0, L_0x55a1f3cc5b20, C4<1>, C4<1>;
L_0x55a1f3cc5850 .functor OR 1, L_0x55a1f3cc56d0, L_0x55a1f3cc57e0, C4<0>, C4<0>;
v0x55a1f389c3c0_0 .net *"_s0", 0 0, L_0x55a1f3cc54c0;  1 drivers
v0x55a1f389c4c0_0 .net *"_s10", 0 0, L_0x55a1f3cc57e0;  1 drivers
v0x55a1f389c5a0_0 .net *"_s4", 0 0, L_0x55a1f3cc55a0;  1 drivers
v0x55a1f389c690_0 .net *"_s6", 0 0, L_0x55a1f3cc5610;  1 drivers
v0x55a1f389c770_0 .net *"_s8", 0 0, L_0x55a1f3cc56d0;  1 drivers
v0x55a1f389c8a0_0 .net "a", 0 0, L_0x55a1f3cc5960;  1 drivers
v0x55a1f389c960_0 .net "b", 0 0, L_0x55a1f3cc5b20;  1 drivers
v0x55a1f389ca20_0 .net "ca", 0 0, L_0x55a1f3cc5850;  1 drivers
v0x55a1f389cae0_0 .net "cin", 0 0, L_0x55a1f3cc5ce0;  1 drivers
v0x55a1f389cc30_0 .net "sum", 0 0, L_0x55a1f3cc5530;  1 drivers
S_0x55a1f389d290 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38a04d0_0 .net "a", 3 0, L_0x55a1f3cc8ab0;  1 drivers
v0x55a1f38a05d0_0 .net "b", 3 0, L_0x55a1f3cc8ba0;  1 drivers
v0x55a1f38a06b0_0 .net "ca", 3 0, L_0x55a1f3cc8940;  1 drivers
v0x55a1f38a0770_0 .net "cin", 3 0, L_0x55a1f3cc8c90;  1 drivers
v0x55a1f38a0850_0 .net "sum", 3 0, L_0x55a1f3cc88a0;  1 drivers
L_0x55a1f3cc6860 .part L_0x55a1f3cc8ab0, 0, 1;
L_0x55a1f3cc6990 .part L_0x55a1f3cc8ba0, 0, 1;
L_0x55a1f3cc6ac0 .part L_0x55a1f3cc8c90, 0, 1;
L_0x55a1f3cc70d0 .part L_0x55a1f3cc8ab0, 1, 1;
L_0x55a1f3cc7200 .part L_0x55a1f3cc8ba0, 1, 1;
L_0x55a1f3cc7330 .part L_0x55a1f3cc8c90, 1, 1;
L_0x55a1f3cc7a70 .part L_0x55a1f3cc8ab0, 2, 1;
L_0x55a1f3cc7ba0 .part L_0x55a1f3cc8ba0, 2, 1;
L_0x55a1f3cc7d20 .part L_0x55a1f3cc8c90, 2, 1;
L_0x55a1f3cc82f0 .part L_0x55a1f3cc8ab0, 3, 1;
L_0x55a1f3cc84b0 .part L_0x55a1f3cc8ba0, 3, 1;
L_0x55a1f3cc8670 .part L_0x55a1f3cc8c90, 3, 1;
L_0x55a1f3cc88a0 .concat8 [ 1 1 1 1], L_0x55a1f3cc6300, L_0x55a1f3cc6c60, L_0x55a1f3cc7510, L_0x55a1f3cc7ec0;
L_0x55a1f3cc8940 .concat8 [ 1 1 1 1], L_0x55a1f3cc6750, L_0x55a1f3cc6fc0, L_0x55a1f3cc7960, L_0x55a1f3cc81e0;
S_0x55a1f389d500 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f389d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc5ea0 .functor XOR 1, L_0x55a1f3cc6860, L_0x55a1f3cc6990, C4<0>, C4<0>;
L_0x55a1f3cc6300 .functor XOR 1, L_0x55a1f3cc5ea0, L_0x55a1f3cc6ac0, C4<0>, C4<0>;
L_0x55a1f3cc63c0 .functor AND 1, L_0x55a1f3cc6860, L_0x55a1f3cc6990, C4<1>, C4<1>;
L_0x55a1f3cc64d0 .functor AND 1, L_0x55a1f3cc6860, L_0x55a1f3cc6ac0, C4<1>, C4<1>;
L_0x55a1f3cc6590 .functor OR 1, L_0x55a1f3cc63c0, L_0x55a1f3cc64d0, C4<0>, C4<0>;
L_0x55a1f3cc66a0 .functor AND 1, L_0x55a1f3cc6ac0, L_0x55a1f3cc6990, C4<1>, C4<1>;
L_0x55a1f3cc6750 .functor OR 1, L_0x55a1f3cc6590, L_0x55a1f3cc66a0, C4<0>, C4<0>;
v0x55a1f389d780_0 .net *"_s0", 0 0, L_0x55a1f3cc5ea0;  1 drivers
v0x55a1f389d880_0 .net *"_s10", 0 0, L_0x55a1f3cc66a0;  1 drivers
v0x55a1f389d960_0 .net *"_s4", 0 0, L_0x55a1f3cc63c0;  1 drivers
v0x55a1f389da50_0 .net *"_s6", 0 0, L_0x55a1f3cc64d0;  1 drivers
v0x55a1f389db30_0 .net *"_s8", 0 0, L_0x55a1f3cc6590;  1 drivers
v0x55a1f389dc60_0 .net "a", 0 0, L_0x55a1f3cc6860;  1 drivers
v0x55a1f389dd20_0 .net "b", 0 0, L_0x55a1f3cc6990;  1 drivers
v0x55a1f389dde0_0 .net "ca", 0 0, L_0x55a1f3cc6750;  1 drivers
v0x55a1f389dea0_0 .net "cin", 0 0, L_0x55a1f3cc6ac0;  1 drivers
v0x55a1f389dff0_0 .net "sum", 0 0, L_0x55a1f3cc6300;  1 drivers
S_0x55a1f389e150 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f389d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc6bf0 .functor XOR 1, L_0x55a1f3cc70d0, L_0x55a1f3cc7200, C4<0>, C4<0>;
L_0x55a1f3cc6c60 .functor XOR 1, L_0x55a1f3cc6bf0, L_0x55a1f3cc7330, C4<0>, C4<0>;
L_0x55a1f3cc6cd0 .functor AND 1, L_0x55a1f3cc70d0, L_0x55a1f3cc7200, C4<1>, C4<1>;
L_0x55a1f3cc6d40 .functor AND 1, L_0x55a1f3cc70d0, L_0x55a1f3cc7330, C4<1>, C4<1>;
L_0x55a1f3cc6e00 .functor OR 1, L_0x55a1f3cc6cd0, L_0x55a1f3cc6d40, C4<0>, C4<0>;
L_0x55a1f3cc6f10 .functor AND 1, L_0x55a1f3cc7330, L_0x55a1f3cc7200, C4<1>, C4<1>;
L_0x55a1f3cc6fc0 .functor OR 1, L_0x55a1f3cc6e00, L_0x55a1f3cc6f10, C4<0>, C4<0>;
v0x55a1f389e370_0 .net *"_s0", 0 0, L_0x55a1f3cc6bf0;  1 drivers
v0x55a1f389e450_0 .net *"_s10", 0 0, L_0x55a1f3cc6f10;  1 drivers
v0x55a1f389e530_0 .net *"_s4", 0 0, L_0x55a1f3cc6cd0;  1 drivers
v0x55a1f389e620_0 .net *"_s6", 0 0, L_0x55a1f3cc6d40;  1 drivers
v0x55a1f389e700_0 .net *"_s8", 0 0, L_0x55a1f3cc6e00;  1 drivers
v0x55a1f389e830_0 .net "a", 0 0, L_0x55a1f3cc70d0;  1 drivers
v0x55a1f389e8f0_0 .net "b", 0 0, L_0x55a1f3cc7200;  1 drivers
v0x55a1f389e9b0_0 .net "ca", 0 0, L_0x55a1f3cc6fc0;  1 drivers
v0x55a1f389ea70_0 .net "cin", 0 0, L_0x55a1f3cc7330;  1 drivers
v0x55a1f389ebc0_0 .net "sum", 0 0, L_0x55a1f3cc6c60;  1 drivers
S_0x55a1f389ed20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f389d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc74a0 .functor XOR 1, L_0x55a1f3cc7a70, L_0x55a1f3cc7ba0, C4<0>, C4<0>;
L_0x55a1f3cc7510 .functor XOR 1, L_0x55a1f3cc74a0, L_0x55a1f3cc7d20, C4<0>, C4<0>;
L_0x55a1f3cc75d0 .functor AND 1, L_0x55a1f3cc7a70, L_0x55a1f3cc7ba0, C4<1>, C4<1>;
L_0x55a1f3cc76e0 .functor AND 1, L_0x55a1f3cc7a70, L_0x55a1f3cc7d20, C4<1>, C4<1>;
L_0x55a1f3cc77a0 .functor OR 1, L_0x55a1f3cc75d0, L_0x55a1f3cc76e0, C4<0>, C4<0>;
L_0x55a1f3cc78b0 .functor AND 1, L_0x55a1f3cc7d20, L_0x55a1f3cc7ba0, C4<1>, C4<1>;
L_0x55a1f3cc7960 .functor OR 1, L_0x55a1f3cc77a0, L_0x55a1f3cc78b0, C4<0>, C4<0>;
v0x55a1f389ef50_0 .net *"_s0", 0 0, L_0x55a1f3cc74a0;  1 drivers
v0x55a1f389f030_0 .net *"_s10", 0 0, L_0x55a1f3cc78b0;  1 drivers
v0x55a1f389f110_0 .net *"_s4", 0 0, L_0x55a1f3cc75d0;  1 drivers
v0x55a1f389f200_0 .net *"_s6", 0 0, L_0x55a1f3cc76e0;  1 drivers
v0x55a1f389f2e0_0 .net *"_s8", 0 0, L_0x55a1f3cc77a0;  1 drivers
v0x55a1f389f410_0 .net "a", 0 0, L_0x55a1f3cc7a70;  1 drivers
v0x55a1f389f4d0_0 .net "b", 0 0, L_0x55a1f3cc7ba0;  1 drivers
v0x55a1f389f590_0 .net "ca", 0 0, L_0x55a1f3cc7960;  1 drivers
v0x55a1f389f650_0 .net "cin", 0 0, L_0x55a1f3cc7d20;  1 drivers
v0x55a1f389f7a0_0 .net "sum", 0 0, L_0x55a1f3cc7510;  1 drivers
S_0x55a1f389f900 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f389d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc7e50 .functor XOR 1, L_0x55a1f3cc82f0, L_0x55a1f3cc84b0, C4<0>, C4<0>;
L_0x55a1f3cc7ec0 .functor XOR 1, L_0x55a1f3cc7e50, L_0x55a1f3cc8670, C4<0>, C4<0>;
L_0x55a1f3cc7f30 .functor AND 1, L_0x55a1f3cc82f0, L_0x55a1f3cc84b0, C4<1>, C4<1>;
L_0x55a1f3cc7fa0 .functor AND 1, L_0x55a1f3cc82f0, L_0x55a1f3cc8670, C4<1>, C4<1>;
L_0x55a1f3cc8060 .functor OR 1, L_0x55a1f3cc7f30, L_0x55a1f3cc7fa0, C4<0>, C4<0>;
L_0x55a1f3cc8170 .functor AND 1, L_0x55a1f3cc8670, L_0x55a1f3cc84b0, C4<1>, C4<1>;
L_0x55a1f3cc81e0 .functor OR 1, L_0x55a1f3cc8060, L_0x55a1f3cc8170, C4<0>, C4<0>;
v0x55a1f389fb00_0 .net *"_s0", 0 0, L_0x55a1f3cc7e50;  1 drivers
v0x55a1f389fc00_0 .net *"_s10", 0 0, L_0x55a1f3cc8170;  1 drivers
v0x55a1f389fce0_0 .net *"_s4", 0 0, L_0x55a1f3cc7f30;  1 drivers
v0x55a1f389fdd0_0 .net *"_s6", 0 0, L_0x55a1f3cc7fa0;  1 drivers
v0x55a1f389feb0_0 .net *"_s8", 0 0, L_0x55a1f3cc8060;  1 drivers
v0x55a1f389ffe0_0 .net "a", 0 0, L_0x55a1f3cc82f0;  1 drivers
v0x55a1f38a00a0_0 .net "b", 0 0, L_0x55a1f3cc84b0;  1 drivers
v0x55a1f38a0160_0 .net "ca", 0 0, L_0x55a1f3cc81e0;  1 drivers
v0x55a1f38a0220_0 .net "cin", 0 0, L_0x55a1f3cc8670;  1 drivers
v0x55a1f38a0370_0 .net "sum", 0 0, L_0x55a1f3cc7ec0;  1 drivers
S_0x55a1f38a09d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38a3c20_0 .net "a", 3 0, L_0x55a1f3ccb570;  1 drivers
v0x55a1f38a3d20_0 .net "b", 3 0, L_0x55a1f3ccb610;  1 drivers
v0x55a1f38a3e00_0 .net "ca", 3 0, L_0x55a1f3ccb400;  1 drivers
v0x55a1f38a3ec0_0 .net "cin", 3 0, L_0x55a1f3ccb700;  1 drivers
v0x55a1f38a3fa0_0 .net "sum", 3 0, L_0x55a1f3ccb360;  1 drivers
L_0x55a1f3cc9320 .part L_0x55a1f3ccb570, 0, 1;
L_0x55a1f3cc9450 .part L_0x55a1f3ccb610, 0, 1;
L_0x55a1f3cc9580 .part L_0x55a1f3ccb700, 0, 1;
L_0x55a1f3cc9b90 .part L_0x55a1f3ccb570, 1, 1;
L_0x55a1f3cc9cc0 .part L_0x55a1f3ccb610, 1, 1;
L_0x55a1f3cc9df0 .part L_0x55a1f3ccb700, 1, 1;
L_0x55a1f3cca530 .part L_0x55a1f3ccb570, 2, 1;
L_0x55a1f3cca660 .part L_0x55a1f3ccb610, 2, 1;
L_0x55a1f3cca7e0 .part L_0x55a1f3ccb700, 2, 1;
L_0x55a1f3ccadb0 .part L_0x55a1f3ccb570, 3, 1;
L_0x55a1f3ccaf70 .part L_0x55a1f3ccb610, 3, 1;
L_0x55a1f3ccb130 .part L_0x55a1f3ccb700, 3, 1;
L_0x55a1f3ccb360 .concat8 [ 1 1 1 1], L_0x55a1f3cc8dc0, L_0x55a1f3cc9720, L_0x55a1f3cc9fd0, L_0x55a1f3cca980;
L_0x55a1f3ccb400 .concat8 [ 1 1 1 1], L_0x55a1f3cc9210, L_0x55a1f3cc9a80, L_0x55a1f3cca420, L_0x55a1f3ccaca0;
S_0x55a1f38a0c50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38a09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc8830 .functor XOR 1, L_0x55a1f3cc9320, L_0x55a1f3cc9450, C4<0>, C4<0>;
L_0x55a1f3cc8dc0 .functor XOR 1, L_0x55a1f3cc8830, L_0x55a1f3cc9580, C4<0>, C4<0>;
L_0x55a1f3cc8e80 .functor AND 1, L_0x55a1f3cc9320, L_0x55a1f3cc9450, C4<1>, C4<1>;
L_0x55a1f3cc8f90 .functor AND 1, L_0x55a1f3cc9320, L_0x55a1f3cc9580, C4<1>, C4<1>;
L_0x55a1f3cc9050 .functor OR 1, L_0x55a1f3cc8e80, L_0x55a1f3cc8f90, C4<0>, C4<0>;
L_0x55a1f3cc9160 .functor AND 1, L_0x55a1f3cc9580, L_0x55a1f3cc9450, C4<1>, C4<1>;
L_0x55a1f3cc9210 .functor OR 1, L_0x55a1f3cc9050, L_0x55a1f3cc9160, C4<0>, C4<0>;
v0x55a1f38a0ed0_0 .net *"_s0", 0 0, L_0x55a1f3cc8830;  1 drivers
v0x55a1f38a0fd0_0 .net *"_s10", 0 0, L_0x55a1f3cc9160;  1 drivers
v0x55a1f38a10b0_0 .net *"_s4", 0 0, L_0x55a1f3cc8e80;  1 drivers
v0x55a1f38a11a0_0 .net *"_s6", 0 0, L_0x55a1f3cc8f90;  1 drivers
v0x55a1f38a1280_0 .net *"_s8", 0 0, L_0x55a1f3cc9050;  1 drivers
v0x55a1f38a13b0_0 .net "a", 0 0, L_0x55a1f3cc9320;  1 drivers
v0x55a1f38a1470_0 .net "b", 0 0, L_0x55a1f3cc9450;  1 drivers
v0x55a1f38a1530_0 .net "ca", 0 0, L_0x55a1f3cc9210;  1 drivers
v0x55a1f38a15f0_0 .net "cin", 0 0, L_0x55a1f3cc9580;  1 drivers
v0x55a1f38a1740_0 .net "sum", 0 0, L_0x55a1f3cc8dc0;  1 drivers
S_0x55a1f38a18a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38a09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc96b0 .functor XOR 1, L_0x55a1f3cc9b90, L_0x55a1f3cc9cc0, C4<0>, C4<0>;
L_0x55a1f3cc9720 .functor XOR 1, L_0x55a1f3cc96b0, L_0x55a1f3cc9df0, C4<0>, C4<0>;
L_0x55a1f3cc9790 .functor AND 1, L_0x55a1f3cc9b90, L_0x55a1f3cc9cc0, C4<1>, C4<1>;
L_0x55a1f3cc9800 .functor AND 1, L_0x55a1f3cc9b90, L_0x55a1f3cc9df0, C4<1>, C4<1>;
L_0x55a1f3cc98c0 .functor OR 1, L_0x55a1f3cc9790, L_0x55a1f3cc9800, C4<0>, C4<0>;
L_0x55a1f3cc99d0 .functor AND 1, L_0x55a1f3cc9df0, L_0x55a1f3cc9cc0, C4<1>, C4<1>;
L_0x55a1f3cc9a80 .functor OR 1, L_0x55a1f3cc98c0, L_0x55a1f3cc99d0, C4<0>, C4<0>;
v0x55a1f38a1ac0_0 .net *"_s0", 0 0, L_0x55a1f3cc96b0;  1 drivers
v0x55a1f38a1ba0_0 .net *"_s10", 0 0, L_0x55a1f3cc99d0;  1 drivers
v0x55a1f38a1c80_0 .net *"_s4", 0 0, L_0x55a1f3cc9790;  1 drivers
v0x55a1f38a1d70_0 .net *"_s6", 0 0, L_0x55a1f3cc9800;  1 drivers
v0x55a1f38a1e50_0 .net *"_s8", 0 0, L_0x55a1f3cc98c0;  1 drivers
v0x55a1f38a1f80_0 .net "a", 0 0, L_0x55a1f3cc9b90;  1 drivers
v0x55a1f38a2040_0 .net "b", 0 0, L_0x55a1f3cc9cc0;  1 drivers
v0x55a1f38a2100_0 .net "ca", 0 0, L_0x55a1f3cc9a80;  1 drivers
v0x55a1f38a21c0_0 .net "cin", 0 0, L_0x55a1f3cc9df0;  1 drivers
v0x55a1f38a2310_0 .net "sum", 0 0, L_0x55a1f3cc9720;  1 drivers
S_0x55a1f38a2470 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38a09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cc9f60 .functor XOR 1, L_0x55a1f3cca530, L_0x55a1f3cca660, C4<0>, C4<0>;
L_0x55a1f3cc9fd0 .functor XOR 1, L_0x55a1f3cc9f60, L_0x55a1f3cca7e0, C4<0>, C4<0>;
L_0x55a1f3cca090 .functor AND 1, L_0x55a1f3cca530, L_0x55a1f3cca660, C4<1>, C4<1>;
L_0x55a1f3cca1a0 .functor AND 1, L_0x55a1f3cca530, L_0x55a1f3cca7e0, C4<1>, C4<1>;
L_0x55a1f3cca260 .functor OR 1, L_0x55a1f3cca090, L_0x55a1f3cca1a0, C4<0>, C4<0>;
L_0x55a1f3cca370 .functor AND 1, L_0x55a1f3cca7e0, L_0x55a1f3cca660, C4<1>, C4<1>;
L_0x55a1f3cca420 .functor OR 1, L_0x55a1f3cca260, L_0x55a1f3cca370, C4<0>, C4<0>;
v0x55a1f38a26a0_0 .net *"_s0", 0 0, L_0x55a1f3cc9f60;  1 drivers
v0x55a1f38a2780_0 .net *"_s10", 0 0, L_0x55a1f3cca370;  1 drivers
v0x55a1f38a2860_0 .net *"_s4", 0 0, L_0x55a1f3cca090;  1 drivers
v0x55a1f38a2950_0 .net *"_s6", 0 0, L_0x55a1f3cca1a0;  1 drivers
v0x55a1f38a2a30_0 .net *"_s8", 0 0, L_0x55a1f3cca260;  1 drivers
v0x55a1f38a2b60_0 .net "a", 0 0, L_0x55a1f3cca530;  1 drivers
v0x55a1f38a2c20_0 .net "b", 0 0, L_0x55a1f3cca660;  1 drivers
v0x55a1f38a2ce0_0 .net "ca", 0 0, L_0x55a1f3cca420;  1 drivers
v0x55a1f38a2da0_0 .net "cin", 0 0, L_0x55a1f3cca7e0;  1 drivers
v0x55a1f38a2ef0_0 .net "sum", 0 0, L_0x55a1f3cc9fd0;  1 drivers
S_0x55a1f38a3050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38a09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cca910 .functor XOR 1, L_0x55a1f3ccadb0, L_0x55a1f3ccaf70, C4<0>, C4<0>;
L_0x55a1f3cca980 .functor XOR 1, L_0x55a1f3cca910, L_0x55a1f3ccb130, C4<0>, C4<0>;
L_0x55a1f3cca9f0 .functor AND 1, L_0x55a1f3ccadb0, L_0x55a1f3ccaf70, C4<1>, C4<1>;
L_0x55a1f3ccaa60 .functor AND 1, L_0x55a1f3ccadb0, L_0x55a1f3ccb130, C4<1>, C4<1>;
L_0x55a1f3ccab20 .functor OR 1, L_0x55a1f3cca9f0, L_0x55a1f3ccaa60, C4<0>, C4<0>;
L_0x55a1f3ccac30 .functor AND 1, L_0x55a1f3ccb130, L_0x55a1f3ccaf70, C4<1>, C4<1>;
L_0x55a1f3ccaca0 .functor OR 1, L_0x55a1f3ccab20, L_0x55a1f3ccac30, C4<0>, C4<0>;
v0x55a1f38a3250_0 .net *"_s0", 0 0, L_0x55a1f3cca910;  1 drivers
v0x55a1f38a3350_0 .net *"_s10", 0 0, L_0x55a1f3ccac30;  1 drivers
v0x55a1f38a3430_0 .net *"_s4", 0 0, L_0x55a1f3cca9f0;  1 drivers
v0x55a1f38a3520_0 .net *"_s6", 0 0, L_0x55a1f3ccaa60;  1 drivers
v0x55a1f38a3600_0 .net *"_s8", 0 0, L_0x55a1f3ccab20;  1 drivers
v0x55a1f38a3730_0 .net "a", 0 0, L_0x55a1f3ccadb0;  1 drivers
v0x55a1f38a37f0_0 .net "b", 0 0, L_0x55a1f3ccaf70;  1 drivers
v0x55a1f38a38b0_0 .net "ca", 0 0, L_0x55a1f3ccaca0;  1 drivers
v0x55a1f38a3970_0 .net "cin", 0 0, L_0x55a1f3ccb130;  1 drivers
v0x55a1f38a3ac0_0 .net "sum", 0 0, L_0x55a1f3cca980;  1 drivers
S_0x55a1f38a4120 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38998b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38a7360_0 .net "a", 3 0, L_0x55a1f3ccdf10;  1 drivers
v0x55a1f38a7460_0 .net "b", 3 0, L_0x55a1f3cce040;  1 drivers
v0x55a1f38a7540_0 .net "ca", 3 0, L_0x55a1f3ccdda0;  1 drivers
v0x55a1f38a7600_0 .net "cin", 3 0, L_0x55a1f3cce170;  1 drivers
v0x55a1f38a76e0_0 .net "sum", 3 0, L_0x55a1f3ccdd00;  1 drivers
L_0x55a1f3ccbcc0 .part L_0x55a1f3ccdf10, 0, 1;
L_0x55a1f3ccbdf0 .part L_0x55a1f3cce040, 0, 1;
L_0x55a1f3ccbf20 .part L_0x55a1f3cce170, 0, 1;
L_0x55a1f3ccc530 .part L_0x55a1f3ccdf10, 1, 1;
L_0x55a1f3ccc660 .part L_0x55a1f3cce040, 1, 1;
L_0x55a1f3ccc790 .part L_0x55a1f3cce170, 1, 1;
L_0x55a1f3ccced0 .part L_0x55a1f3ccdf10, 2, 1;
L_0x55a1f3ccd000 .part L_0x55a1f3cce040, 2, 1;
L_0x55a1f3ccd180 .part L_0x55a1f3cce170, 2, 1;
L_0x55a1f3ccd750 .part L_0x55a1f3ccdf10, 3, 1;
L_0x55a1f3ccd910 .part L_0x55a1f3cce040, 3, 1;
L_0x55a1f3ccdad0 .part L_0x55a1f3cce170, 3, 1;
L_0x55a1f3ccdd00 .concat8 [ 1 1 1 1], L_0x55a1f3ccb7a0, L_0x55a1f3ccc0c0, L_0x55a1f3ccc970, L_0x55a1f3ccd320;
L_0x55a1f3ccdda0 .concat8 [ 1 1 1 1], L_0x55a1f3ccbbb0, L_0x55a1f3ccc420, L_0x55a1f3cccdc0, L_0x55a1f3ccd640;
S_0x55a1f38a4370 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38a4120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ccb2f0 .functor XOR 1, L_0x55a1f3ccbcc0, L_0x55a1f3ccbdf0, C4<0>, C4<0>;
L_0x55a1f3ccb7a0 .functor XOR 1, L_0x55a1f3ccb2f0, L_0x55a1f3ccbf20, C4<0>, C4<0>;
L_0x55a1f3ccb860 .functor AND 1, L_0x55a1f3ccbcc0, L_0x55a1f3ccbdf0, C4<1>, C4<1>;
L_0x55a1f3ccb970 .functor AND 1, L_0x55a1f3ccbcc0, L_0x55a1f3ccbf20, C4<1>, C4<1>;
L_0x55a1f3ccba30 .functor OR 1, L_0x55a1f3ccb860, L_0x55a1f3ccb970, C4<0>, C4<0>;
L_0x55a1f3ccbb40 .functor AND 1, L_0x55a1f3ccbf20, L_0x55a1f3ccbdf0, C4<1>, C4<1>;
L_0x55a1f3ccbbb0 .functor OR 1, L_0x55a1f3ccba30, L_0x55a1f3ccbb40, C4<0>, C4<0>;
v0x55a1f38a4610_0 .net *"_s0", 0 0, L_0x55a1f3ccb2f0;  1 drivers
v0x55a1f38a4710_0 .net *"_s10", 0 0, L_0x55a1f3ccbb40;  1 drivers
v0x55a1f38a47f0_0 .net *"_s4", 0 0, L_0x55a1f3ccb860;  1 drivers
v0x55a1f38a48e0_0 .net *"_s6", 0 0, L_0x55a1f3ccb970;  1 drivers
v0x55a1f38a49c0_0 .net *"_s8", 0 0, L_0x55a1f3ccba30;  1 drivers
v0x55a1f38a4af0_0 .net "a", 0 0, L_0x55a1f3ccbcc0;  1 drivers
v0x55a1f38a4bb0_0 .net "b", 0 0, L_0x55a1f3ccbdf0;  1 drivers
v0x55a1f38a4c70_0 .net "ca", 0 0, L_0x55a1f3ccbbb0;  1 drivers
v0x55a1f38a4d30_0 .net "cin", 0 0, L_0x55a1f3ccbf20;  1 drivers
v0x55a1f38a4e80_0 .net "sum", 0 0, L_0x55a1f3ccb7a0;  1 drivers
S_0x55a1f38a4fe0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38a4120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ccc050 .functor XOR 1, L_0x55a1f3ccc530, L_0x55a1f3ccc660, C4<0>, C4<0>;
L_0x55a1f3ccc0c0 .functor XOR 1, L_0x55a1f3ccc050, L_0x55a1f3ccc790, C4<0>, C4<0>;
L_0x55a1f3ccc130 .functor AND 1, L_0x55a1f3ccc530, L_0x55a1f3ccc660, C4<1>, C4<1>;
L_0x55a1f3ccc1a0 .functor AND 1, L_0x55a1f3ccc530, L_0x55a1f3ccc790, C4<1>, C4<1>;
L_0x55a1f3ccc260 .functor OR 1, L_0x55a1f3ccc130, L_0x55a1f3ccc1a0, C4<0>, C4<0>;
L_0x55a1f3ccc370 .functor AND 1, L_0x55a1f3ccc790, L_0x55a1f3ccc660, C4<1>, C4<1>;
L_0x55a1f3ccc420 .functor OR 1, L_0x55a1f3ccc260, L_0x55a1f3ccc370, C4<0>, C4<0>;
v0x55a1f38a5200_0 .net *"_s0", 0 0, L_0x55a1f3ccc050;  1 drivers
v0x55a1f38a52e0_0 .net *"_s10", 0 0, L_0x55a1f3ccc370;  1 drivers
v0x55a1f38a53c0_0 .net *"_s4", 0 0, L_0x55a1f3ccc130;  1 drivers
v0x55a1f38a54b0_0 .net *"_s6", 0 0, L_0x55a1f3ccc1a0;  1 drivers
v0x55a1f38a5590_0 .net *"_s8", 0 0, L_0x55a1f3ccc260;  1 drivers
v0x55a1f38a56c0_0 .net "a", 0 0, L_0x55a1f3ccc530;  1 drivers
v0x55a1f38a5780_0 .net "b", 0 0, L_0x55a1f3ccc660;  1 drivers
v0x55a1f38a5840_0 .net "ca", 0 0, L_0x55a1f3ccc420;  1 drivers
v0x55a1f38a5900_0 .net "cin", 0 0, L_0x55a1f3ccc790;  1 drivers
v0x55a1f38a5a50_0 .net "sum", 0 0, L_0x55a1f3ccc0c0;  1 drivers
S_0x55a1f38a5bb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38a4120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ccc900 .functor XOR 1, L_0x55a1f3ccced0, L_0x55a1f3ccd000, C4<0>, C4<0>;
L_0x55a1f3ccc970 .functor XOR 1, L_0x55a1f3ccc900, L_0x55a1f3ccd180, C4<0>, C4<0>;
L_0x55a1f3ccca30 .functor AND 1, L_0x55a1f3ccced0, L_0x55a1f3ccd000, C4<1>, C4<1>;
L_0x55a1f3cccb40 .functor AND 1, L_0x55a1f3ccced0, L_0x55a1f3ccd180, C4<1>, C4<1>;
L_0x55a1f3cccc00 .functor OR 1, L_0x55a1f3ccca30, L_0x55a1f3cccb40, C4<0>, C4<0>;
L_0x55a1f3cccd10 .functor AND 1, L_0x55a1f3ccd180, L_0x55a1f3ccd000, C4<1>, C4<1>;
L_0x55a1f3cccdc0 .functor OR 1, L_0x55a1f3cccc00, L_0x55a1f3cccd10, C4<0>, C4<0>;
v0x55a1f38a5de0_0 .net *"_s0", 0 0, L_0x55a1f3ccc900;  1 drivers
v0x55a1f38a5ec0_0 .net *"_s10", 0 0, L_0x55a1f3cccd10;  1 drivers
v0x55a1f38a5fa0_0 .net *"_s4", 0 0, L_0x55a1f3ccca30;  1 drivers
v0x55a1f38a6090_0 .net *"_s6", 0 0, L_0x55a1f3cccb40;  1 drivers
v0x55a1f38a6170_0 .net *"_s8", 0 0, L_0x55a1f3cccc00;  1 drivers
v0x55a1f38a62a0_0 .net "a", 0 0, L_0x55a1f3ccced0;  1 drivers
v0x55a1f38a6360_0 .net "b", 0 0, L_0x55a1f3ccd000;  1 drivers
v0x55a1f38a6420_0 .net "ca", 0 0, L_0x55a1f3cccdc0;  1 drivers
v0x55a1f38a64e0_0 .net "cin", 0 0, L_0x55a1f3ccd180;  1 drivers
v0x55a1f38a6630_0 .net "sum", 0 0, L_0x55a1f3ccc970;  1 drivers
S_0x55a1f38a6790 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38a4120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ccd2b0 .functor XOR 1, L_0x55a1f3ccd750, L_0x55a1f3ccd910, C4<0>, C4<0>;
L_0x55a1f3ccd320 .functor XOR 1, L_0x55a1f3ccd2b0, L_0x55a1f3ccdad0, C4<0>, C4<0>;
L_0x55a1f3ccd390 .functor AND 1, L_0x55a1f3ccd750, L_0x55a1f3ccd910, C4<1>, C4<1>;
L_0x55a1f3ccd400 .functor AND 1, L_0x55a1f3ccd750, L_0x55a1f3ccdad0, C4<1>, C4<1>;
L_0x55a1f3ccd4c0 .functor OR 1, L_0x55a1f3ccd390, L_0x55a1f3ccd400, C4<0>, C4<0>;
L_0x55a1f3ccd5d0 .functor AND 1, L_0x55a1f3ccdad0, L_0x55a1f3ccd910, C4<1>, C4<1>;
L_0x55a1f3ccd640 .functor OR 1, L_0x55a1f3ccd4c0, L_0x55a1f3ccd5d0, C4<0>, C4<0>;
v0x55a1f38a6990_0 .net *"_s0", 0 0, L_0x55a1f3ccd2b0;  1 drivers
v0x55a1f38a6a90_0 .net *"_s10", 0 0, L_0x55a1f3ccd5d0;  1 drivers
v0x55a1f38a6b70_0 .net *"_s4", 0 0, L_0x55a1f3ccd390;  1 drivers
v0x55a1f38a6c60_0 .net *"_s6", 0 0, L_0x55a1f3ccd400;  1 drivers
v0x55a1f38a6d40_0 .net *"_s8", 0 0, L_0x55a1f3ccd4c0;  1 drivers
v0x55a1f38a6e70_0 .net "a", 0 0, L_0x55a1f3ccd750;  1 drivers
v0x55a1f38a6f30_0 .net "b", 0 0, L_0x55a1f3ccd910;  1 drivers
v0x55a1f38a6ff0_0 .net "ca", 0 0, L_0x55a1f3ccd640;  1 drivers
v0x55a1f38a70b0_0 .net "cin", 0 0, L_0x55a1f3ccdad0;  1 drivers
v0x55a1f38a7200_0 .net "sum", 0 0, L_0x55a1f3ccd320;  1 drivers
S_0x55a1f38a8300 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f388ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f38c4fa0_0 .net "a", 31 0, L_0x55a1f3ce4db0;  1 drivers
v0x55a1f38c50a0_0 .net "b", 31 0, L_0x55a1f3ce4ea0;  1 drivers
v0x55a1f38c5180_0 .net "ca", 31 0, L_0x55a1f3ce4c20;  1 drivers
v0x55a1f38c5240_0 .net "cin", 31 0, L_0x55a1f3ce4f90;  1 drivers
v0x55a1f38c5320_0 .net "sum", 31 0, L_0x55a1f3ce4ae0;  1 drivers
L_0x55a1f3cd99c0 .part L_0x55a1f3ce4db0, 0, 16;
L_0x55a1f3cd9a60 .part L_0x55a1f3ce4ea0, 0, 16;
L_0x55a1f3cd9b00 .part L_0x55a1f3ce4f90, 0, 16;
L_0x55a1f3ce47d0 .part L_0x55a1f3ce4db0, 16, 16;
L_0x55a1f3ce48c0 .part L_0x55a1f3ce4ea0, 16, 16;
L_0x55a1f3ce49b0 .part L_0x55a1f3ce4f90, 16, 16;
L_0x55a1f3ce4ae0 .concat8 [ 16 16 0 0], L_0x55a1f3cd96c0, L_0x55a1f3ce44d0;
L_0x55a1f3ce4c20 .concat8 [ 16 16 0 0], L_0x55a1f3cd9760, L_0x55a1f3ce4570;
S_0x55a1f38a8570 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f38a8300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38b6550_0 .net "a", 15 0, L_0x55a1f3cd99c0;  1 drivers
v0x55a1f38b6650_0 .net "b", 15 0, L_0x55a1f3cd9a60;  1 drivers
v0x55a1f38b6730_0 .net "ca", 15 0, L_0x55a1f3cd9760;  1 drivers
v0x55a1f38b67f0_0 .net "cin", 15 0, L_0x55a1f3cd9b00;  1 drivers
v0x55a1f38b68d0_0 .net "sum", 15 0, L_0x55a1f3cd96c0;  1 drivers
L_0x55a1f3cd14d0 .part L_0x55a1f3cd99c0, 0, 4;
L_0x55a1f3cd1570 .part L_0x55a1f3cd9a60, 0, 4;
L_0x55a1f3cd1610 .part L_0x55a1f3cd9b00, 0, 4;
L_0x55a1f3cd3e60 .part L_0x55a1f3cd99c0, 4, 4;
L_0x55a1f3cd3f50 .part L_0x55a1f3cd9a60, 4, 4;
L_0x55a1f3cd4040 .part L_0x55a1f3cd9b00, 4, 4;
L_0x55a1f3cd6920 .part L_0x55a1f3cd99c0, 8, 4;
L_0x55a1f3cd69c0 .part L_0x55a1f3cd9a60, 8, 4;
L_0x55a1f3cd6ab0 .part L_0x55a1f3cd9b00, 8, 4;
L_0x55a1f3cd92c0 .part L_0x55a1f3cd99c0, 12, 4;
L_0x55a1f3cd93f0 .part L_0x55a1f3cd9a60, 12, 4;
L_0x55a1f3cd9520 .part L_0x55a1f3cd9b00, 12, 4;
L_0x55a1f3cd96c0 .concat8 [ 4 4 4 4], L_0x55a1f3cd12c0, L_0x55a1f3cd3c50, L_0x55a1f3cd6710, L_0x55a1f3cd90b0;
L_0x55a1f3cd9760 .concat8 [ 4 4 4 4], L_0x55a1f3cd1360, L_0x55a1f3cd3cf0, L_0x55a1f3cd67b0, L_0x55a1f3cd9150;
S_0x55a1f38a87f0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38a8570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38aba80_0 .net "a", 3 0, L_0x55a1f3cd14d0;  1 drivers
v0x55a1f38abb80_0 .net "b", 3 0, L_0x55a1f3cd1570;  1 drivers
v0x55a1f38abc60_0 .net "ca", 3 0, L_0x55a1f3cd1360;  1 drivers
v0x55a1f38abd20_0 .net "cin", 3 0, L_0x55a1f3cd1610;  1 drivers
v0x55a1f38abe00_0 .net "sum", 3 0, L_0x55a1f3cd12c0;  1 drivers
L_0x55a1f3ccf280 .part L_0x55a1f3cd14d0, 0, 1;
L_0x55a1f3ccf3b0 .part L_0x55a1f3cd1570, 0, 1;
L_0x55a1f3ccf4e0 .part L_0x55a1f3cd1610, 0, 1;
L_0x55a1f3ccfaf0 .part L_0x55a1f3cd14d0, 1, 1;
L_0x55a1f3ccfc20 .part L_0x55a1f3cd1570, 1, 1;
L_0x55a1f3ccfd50 .part L_0x55a1f3cd1610, 1, 1;
L_0x55a1f3cd0490 .part L_0x55a1f3cd14d0, 2, 1;
L_0x55a1f3cd05c0 .part L_0x55a1f3cd1570, 2, 1;
L_0x55a1f3cd0740 .part L_0x55a1f3cd1610, 2, 1;
L_0x55a1f3cd0d10 .part L_0x55a1f3cd14d0, 3, 1;
L_0x55a1f3cd0ed0 .part L_0x55a1f3cd1570, 3, 1;
L_0x55a1f3cd1090 .part L_0x55a1f3cd1610, 3, 1;
L_0x55a1f3cd12c0 .concat8 [ 1 1 1 1], L_0x55a1f3ccdc90, L_0x55a1f3ccf680, L_0x55a1f3ccff30, L_0x55a1f3cd08e0;
L_0x55a1f3cd1360 .concat8 [ 1 1 1 1], L_0x55a1f3ccf170, L_0x55a1f3ccf9e0, L_0x55a1f3cd0380, L_0x55a1f3cd0c00;
S_0x55a1f38a8a90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38a87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cce2a0 .functor XOR 1, L_0x55a1f3ccf280, L_0x55a1f3ccf3b0, C4<0>, C4<0>;
L_0x55a1f3ccdc90 .functor XOR 1, L_0x55a1f3cce2a0, L_0x55a1f3ccf4e0, C4<0>, C4<0>;
L_0x55a1f3ccee20 .functor AND 1, L_0x55a1f3ccf280, L_0x55a1f3ccf3b0, C4<1>, C4<1>;
L_0x55a1f3ccef30 .functor AND 1, L_0x55a1f3ccf280, L_0x55a1f3ccf4e0, C4<1>, C4<1>;
L_0x55a1f3cceff0 .functor OR 1, L_0x55a1f3ccee20, L_0x55a1f3ccef30, C4<0>, C4<0>;
L_0x55a1f3ccf100 .functor AND 1, L_0x55a1f3ccf4e0, L_0x55a1f3ccf3b0, C4<1>, C4<1>;
L_0x55a1f3ccf170 .functor OR 1, L_0x55a1f3cceff0, L_0x55a1f3ccf100, C4<0>, C4<0>;
v0x55a1f38a8d30_0 .net *"_s0", 0 0, L_0x55a1f3cce2a0;  1 drivers
v0x55a1f38a8e30_0 .net *"_s10", 0 0, L_0x55a1f3ccf100;  1 drivers
v0x55a1f38a8f10_0 .net *"_s4", 0 0, L_0x55a1f3ccee20;  1 drivers
v0x55a1f38a9000_0 .net *"_s6", 0 0, L_0x55a1f3ccef30;  1 drivers
v0x55a1f38a90e0_0 .net *"_s8", 0 0, L_0x55a1f3cceff0;  1 drivers
v0x55a1f38a9210_0 .net "a", 0 0, L_0x55a1f3ccf280;  1 drivers
v0x55a1f38a92d0_0 .net "b", 0 0, L_0x55a1f3ccf3b0;  1 drivers
v0x55a1f38a9390_0 .net "ca", 0 0, L_0x55a1f3ccf170;  1 drivers
v0x55a1f38a9450_0 .net "cin", 0 0, L_0x55a1f3ccf4e0;  1 drivers
v0x55a1f38a95a0_0 .net "sum", 0 0, L_0x55a1f3ccdc90;  1 drivers
S_0x55a1f38a9700 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38a87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ccf610 .functor XOR 1, L_0x55a1f3ccfaf0, L_0x55a1f3ccfc20, C4<0>, C4<0>;
L_0x55a1f3ccf680 .functor XOR 1, L_0x55a1f3ccf610, L_0x55a1f3ccfd50, C4<0>, C4<0>;
L_0x55a1f3ccf6f0 .functor AND 1, L_0x55a1f3ccfaf0, L_0x55a1f3ccfc20, C4<1>, C4<1>;
L_0x55a1f3ccf760 .functor AND 1, L_0x55a1f3ccfaf0, L_0x55a1f3ccfd50, C4<1>, C4<1>;
L_0x55a1f3ccf820 .functor OR 1, L_0x55a1f3ccf6f0, L_0x55a1f3ccf760, C4<0>, C4<0>;
L_0x55a1f3ccf930 .functor AND 1, L_0x55a1f3ccfd50, L_0x55a1f3ccfc20, C4<1>, C4<1>;
L_0x55a1f3ccf9e0 .functor OR 1, L_0x55a1f3ccf820, L_0x55a1f3ccf930, C4<0>, C4<0>;
v0x55a1f38a9920_0 .net *"_s0", 0 0, L_0x55a1f3ccf610;  1 drivers
v0x55a1f38a9a00_0 .net *"_s10", 0 0, L_0x55a1f3ccf930;  1 drivers
v0x55a1f38a9ae0_0 .net *"_s4", 0 0, L_0x55a1f3ccf6f0;  1 drivers
v0x55a1f38a9bd0_0 .net *"_s6", 0 0, L_0x55a1f3ccf760;  1 drivers
v0x55a1f38a9cb0_0 .net *"_s8", 0 0, L_0x55a1f3ccf820;  1 drivers
v0x55a1f38a9de0_0 .net "a", 0 0, L_0x55a1f3ccfaf0;  1 drivers
v0x55a1f38a9ea0_0 .net "b", 0 0, L_0x55a1f3ccfc20;  1 drivers
v0x55a1f38a9f60_0 .net "ca", 0 0, L_0x55a1f3ccf9e0;  1 drivers
v0x55a1f38aa020_0 .net "cin", 0 0, L_0x55a1f3ccfd50;  1 drivers
v0x55a1f38aa170_0 .net "sum", 0 0, L_0x55a1f3ccf680;  1 drivers
S_0x55a1f38aa2d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38a87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ccfec0 .functor XOR 1, L_0x55a1f3cd0490, L_0x55a1f3cd05c0, C4<0>, C4<0>;
L_0x55a1f3ccff30 .functor XOR 1, L_0x55a1f3ccfec0, L_0x55a1f3cd0740, C4<0>, C4<0>;
L_0x55a1f3ccfff0 .functor AND 1, L_0x55a1f3cd0490, L_0x55a1f3cd05c0, C4<1>, C4<1>;
L_0x55a1f3cd0100 .functor AND 1, L_0x55a1f3cd0490, L_0x55a1f3cd0740, C4<1>, C4<1>;
L_0x55a1f3cd01c0 .functor OR 1, L_0x55a1f3ccfff0, L_0x55a1f3cd0100, C4<0>, C4<0>;
L_0x55a1f3cd02d0 .functor AND 1, L_0x55a1f3cd0740, L_0x55a1f3cd05c0, C4<1>, C4<1>;
L_0x55a1f3cd0380 .functor OR 1, L_0x55a1f3cd01c0, L_0x55a1f3cd02d0, C4<0>, C4<0>;
v0x55a1f38aa500_0 .net *"_s0", 0 0, L_0x55a1f3ccfec0;  1 drivers
v0x55a1f38aa5e0_0 .net *"_s10", 0 0, L_0x55a1f3cd02d0;  1 drivers
v0x55a1f38aa6c0_0 .net *"_s4", 0 0, L_0x55a1f3ccfff0;  1 drivers
v0x55a1f38aa7b0_0 .net *"_s6", 0 0, L_0x55a1f3cd0100;  1 drivers
v0x55a1f38aa890_0 .net *"_s8", 0 0, L_0x55a1f3cd01c0;  1 drivers
v0x55a1f38aa9c0_0 .net "a", 0 0, L_0x55a1f3cd0490;  1 drivers
v0x55a1f38aaa80_0 .net "b", 0 0, L_0x55a1f3cd05c0;  1 drivers
v0x55a1f38aab40_0 .net "ca", 0 0, L_0x55a1f3cd0380;  1 drivers
v0x55a1f38aac00_0 .net "cin", 0 0, L_0x55a1f3cd0740;  1 drivers
v0x55a1f38aad50_0 .net "sum", 0 0, L_0x55a1f3ccff30;  1 drivers
S_0x55a1f38aaeb0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38a87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd0870 .functor XOR 1, L_0x55a1f3cd0d10, L_0x55a1f3cd0ed0, C4<0>, C4<0>;
L_0x55a1f3cd08e0 .functor XOR 1, L_0x55a1f3cd0870, L_0x55a1f3cd1090, C4<0>, C4<0>;
L_0x55a1f3cd0950 .functor AND 1, L_0x55a1f3cd0d10, L_0x55a1f3cd0ed0, C4<1>, C4<1>;
L_0x55a1f3cd09c0 .functor AND 1, L_0x55a1f3cd0d10, L_0x55a1f3cd1090, C4<1>, C4<1>;
L_0x55a1f3cd0a80 .functor OR 1, L_0x55a1f3cd0950, L_0x55a1f3cd09c0, C4<0>, C4<0>;
L_0x55a1f3cd0b90 .functor AND 1, L_0x55a1f3cd1090, L_0x55a1f3cd0ed0, C4<1>, C4<1>;
L_0x55a1f3cd0c00 .functor OR 1, L_0x55a1f3cd0a80, L_0x55a1f3cd0b90, C4<0>, C4<0>;
v0x55a1f38ab0b0_0 .net *"_s0", 0 0, L_0x55a1f3cd0870;  1 drivers
v0x55a1f38ab1b0_0 .net *"_s10", 0 0, L_0x55a1f3cd0b90;  1 drivers
v0x55a1f38ab290_0 .net *"_s4", 0 0, L_0x55a1f3cd0950;  1 drivers
v0x55a1f38ab380_0 .net *"_s6", 0 0, L_0x55a1f3cd09c0;  1 drivers
v0x55a1f38ab460_0 .net *"_s8", 0 0, L_0x55a1f3cd0a80;  1 drivers
v0x55a1f38ab590_0 .net "a", 0 0, L_0x55a1f3cd0d10;  1 drivers
v0x55a1f38ab650_0 .net "b", 0 0, L_0x55a1f3cd0ed0;  1 drivers
v0x55a1f38ab710_0 .net "ca", 0 0, L_0x55a1f3cd0c00;  1 drivers
v0x55a1f38ab7d0_0 .net "cin", 0 0, L_0x55a1f3cd1090;  1 drivers
v0x55a1f38ab920_0 .net "sum", 0 0, L_0x55a1f3cd08e0;  1 drivers
S_0x55a1f38abf80 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38a8570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38af1c0_0 .net "a", 3 0, L_0x55a1f3cd3e60;  1 drivers
v0x55a1f38af2c0_0 .net "b", 3 0, L_0x55a1f3cd3f50;  1 drivers
v0x55a1f38af3a0_0 .net "ca", 3 0, L_0x55a1f3cd3cf0;  1 drivers
v0x55a1f38af460_0 .net "cin", 3 0, L_0x55a1f3cd4040;  1 drivers
v0x55a1f38af540_0 .net "sum", 3 0, L_0x55a1f3cd3c50;  1 drivers
L_0x55a1f3cd1c10 .part L_0x55a1f3cd3e60, 0, 1;
L_0x55a1f3cd1d40 .part L_0x55a1f3cd3f50, 0, 1;
L_0x55a1f3cd1e70 .part L_0x55a1f3cd4040, 0, 1;
L_0x55a1f3cd2430 .part L_0x55a1f3cd3e60, 1, 1;
L_0x55a1f3cd2560 .part L_0x55a1f3cd3f50, 1, 1;
L_0x55a1f3cd2690 .part L_0x55a1f3cd4040, 1, 1;
L_0x55a1f3cd2e20 .part L_0x55a1f3cd3e60, 2, 1;
L_0x55a1f3cd2f50 .part L_0x55a1f3cd3f50, 2, 1;
L_0x55a1f3cd30d0 .part L_0x55a1f3cd4040, 2, 1;
L_0x55a1f3cd36a0 .part L_0x55a1f3cd3e60, 3, 1;
L_0x55a1f3cd3860 .part L_0x55a1f3cd3f50, 3, 1;
L_0x55a1f3cd3a20 .part L_0x55a1f3cd4040, 3, 1;
L_0x55a1f3cd3c50 .concat8 [ 1 1 1 1], L_0x55a1f3cd16b0, L_0x55a1f3cd2010, L_0x55a1f3cd28c0, L_0x55a1f3cd3270;
L_0x55a1f3cd3cf0 .concat8 [ 1 1 1 1], L_0x55a1f3cd1b00, L_0x55a1f3cd2320, L_0x55a1f3cd2d10, L_0x55a1f3cd3590;
S_0x55a1f38ac1f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38abf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd1250 .functor XOR 1, L_0x55a1f3cd1c10, L_0x55a1f3cd1d40, C4<0>, C4<0>;
L_0x55a1f3cd16b0 .functor XOR 1, L_0x55a1f3cd1250, L_0x55a1f3cd1e70, C4<0>, C4<0>;
L_0x55a1f3cd1770 .functor AND 1, L_0x55a1f3cd1c10, L_0x55a1f3cd1d40, C4<1>, C4<1>;
L_0x55a1f3cd1880 .functor AND 1, L_0x55a1f3cd1c10, L_0x55a1f3cd1e70, C4<1>, C4<1>;
L_0x55a1f3cd1940 .functor OR 1, L_0x55a1f3cd1770, L_0x55a1f3cd1880, C4<0>, C4<0>;
L_0x55a1f3cd1a50 .functor AND 1, L_0x55a1f3cd1e70, L_0x55a1f3cd1d40, C4<1>, C4<1>;
L_0x55a1f3cd1b00 .functor OR 1, L_0x55a1f3cd1940, L_0x55a1f3cd1a50, C4<0>, C4<0>;
v0x55a1f38ac470_0 .net *"_s0", 0 0, L_0x55a1f3cd1250;  1 drivers
v0x55a1f38ac570_0 .net *"_s10", 0 0, L_0x55a1f3cd1a50;  1 drivers
v0x55a1f38ac650_0 .net *"_s4", 0 0, L_0x55a1f3cd1770;  1 drivers
v0x55a1f38ac740_0 .net *"_s6", 0 0, L_0x55a1f3cd1880;  1 drivers
v0x55a1f38ac820_0 .net *"_s8", 0 0, L_0x55a1f3cd1940;  1 drivers
v0x55a1f38ac950_0 .net "a", 0 0, L_0x55a1f3cd1c10;  1 drivers
v0x55a1f38aca10_0 .net "b", 0 0, L_0x55a1f3cd1d40;  1 drivers
v0x55a1f38acad0_0 .net "ca", 0 0, L_0x55a1f3cd1b00;  1 drivers
v0x55a1f38acb90_0 .net "cin", 0 0, L_0x55a1f3cd1e70;  1 drivers
v0x55a1f38acce0_0 .net "sum", 0 0, L_0x55a1f3cd16b0;  1 drivers
S_0x55a1f38ace40 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38abf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd1fa0 .functor XOR 1, L_0x55a1f3cd2430, L_0x55a1f3cd2560, C4<0>, C4<0>;
L_0x55a1f3cd2010 .functor XOR 1, L_0x55a1f3cd1fa0, L_0x55a1f3cd2690, C4<0>, C4<0>;
L_0x55a1f3cd2080 .functor AND 1, L_0x55a1f3cd2430, L_0x55a1f3cd2560, C4<1>, C4<1>;
L_0x55a1f3cd20f0 .functor AND 1, L_0x55a1f3cd2430, L_0x55a1f3cd2690, C4<1>, C4<1>;
L_0x55a1f3cd2160 .functor OR 1, L_0x55a1f3cd2080, L_0x55a1f3cd20f0, C4<0>, C4<0>;
L_0x55a1f3cd2270 .functor AND 1, L_0x55a1f3cd2690, L_0x55a1f3cd2560, C4<1>, C4<1>;
L_0x55a1f3cd2320 .functor OR 1, L_0x55a1f3cd2160, L_0x55a1f3cd2270, C4<0>, C4<0>;
v0x55a1f38ad060_0 .net *"_s0", 0 0, L_0x55a1f3cd1fa0;  1 drivers
v0x55a1f38ad140_0 .net *"_s10", 0 0, L_0x55a1f3cd2270;  1 drivers
v0x55a1f38ad220_0 .net *"_s4", 0 0, L_0x55a1f3cd2080;  1 drivers
v0x55a1f38ad310_0 .net *"_s6", 0 0, L_0x55a1f3cd20f0;  1 drivers
v0x55a1f38ad3f0_0 .net *"_s8", 0 0, L_0x55a1f3cd2160;  1 drivers
v0x55a1f38ad520_0 .net "a", 0 0, L_0x55a1f3cd2430;  1 drivers
v0x55a1f38ad5e0_0 .net "b", 0 0, L_0x55a1f3cd2560;  1 drivers
v0x55a1f38ad6a0_0 .net "ca", 0 0, L_0x55a1f3cd2320;  1 drivers
v0x55a1f38ad760_0 .net "cin", 0 0, L_0x55a1f3cd2690;  1 drivers
v0x55a1f38ad8b0_0 .net "sum", 0 0, L_0x55a1f3cd2010;  1 drivers
S_0x55a1f38ada10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38abf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd2850 .functor XOR 1, L_0x55a1f3cd2e20, L_0x55a1f3cd2f50, C4<0>, C4<0>;
L_0x55a1f3cd28c0 .functor XOR 1, L_0x55a1f3cd2850, L_0x55a1f3cd30d0, C4<0>, C4<0>;
L_0x55a1f3cd2980 .functor AND 1, L_0x55a1f3cd2e20, L_0x55a1f3cd2f50, C4<1>, C4<1>;
L_0x55a1f3cd2a90 .functor AND 1, L_0x55a1f3cd2e20, L_0x55a1f3cd30d0, C4<1>, C4<1>;
L_0x55a1f3cd2b50 .functor OR 1, L_0x55a1f3cd2980, L_0x55a1f3cd2a90, C4<0>, C4<0>;
L_0x55a1f3cd2c60 .functor AND 1, L_0x55a1f3cd30d0, L_0x55a1f3cd2f50, C4<1>, C4<1>;
L_0x55a1f3cd2d10 .functor OR 1, L_0x55a1f3cd2b50, L_0x55a1f3cd2c60, C4<0>, C4<0>;
v0x55a1f38adc40_0 .net *"_s0", 0 0, L_0x55a1f3cd2850;  1 drivers
v0x55a1f38add20_0 .net *"_s10", 0 0, L_0x55a1f3cd2c60;  1 drivers
v0x55a1f38ade00_0 .net *"_s4", 0 0, L_0x55a1f3cd2980;  1 drivers
v0x55a1f38adef0_0 .net *"_s6", 0 0, L_0x55a1f3cd2a90;  1 drivers
v0x55a1f38adfd0_0 .net *"_s8", 0 0, L_0x55a1f3cd2b50;  1 drivers
v0x55a1f38ae100_0 .net "a", 0 0, L_0x55a1f3cd2e20;  1 drivers
v0x55a1f38ae1c0_0 .net "b", 0 0, L_0x55a1f3cd2f50;  1 drivers
v0x55a1f38ae280_0 .net "ca", 0 0, L_0x55a1f3cd2d10;  1 drivers
v0x55a1f38ae340_0 .net "cin", 0 0, L_0x55a1f3cd30d0;  1 drivers
v0x55a1f38ae490_0 .net "sum", 0 0, L_0x55a1f3cd28c0;  1 drivers
S_0x55a1f38ae5f0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38abf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd3200 .functor XOR 1, L_0x55a1f3cd36a0, L_0x55a1f3cd3860, C4<0>, C4<0>;
L_0x55a1f3cd3270 .functor XOR 1, L_0x55a1f3cd3200, L_0x55a1f3cd3a20, C4<0>, C4<0>;
L_0x55a1f3cd32e0 .functor AND 1, L_0x55a1f3cd36a0, L_0x55a1f3cd3860, C4<1>, C4<1>;
L_0x55a1f3cd3350 .functor AND 1, L_0x55a1f3cd36a0, L_0x55a1f3cd3a20, C4<1>, C4<1>;
L_0x55a1f3cd3410 .functor OR 1, L_0x55a1f3cd32e0, L_0x55a1f3cd3350, C4<0>, C4<0>;
L_0x55a1f3cd3520 .functor AND 1, L_0x55a1f3cd3a20, L_0x55a1f3cd3860, C4<1>, C4<1>;
L_0x55a1f3cd3590 .functor OR 1, L_0x55a1f3cd3410, L_0x55a1f3cd3520, C4<0>, C4<0>;
v0x55a1f38ae7f0_0 .net *"_s0", 0 0, L_0x55a1f3cd3200;  1 drivers
v0x55a1f38ae8f0_0 .net *"_s10", 0 0, L_0x55a1f3cd3520;  1 drivers
v0x55a1f38ae9d0_0 .net *"_s4", 0 0, L_0x55a1f3cd32e0;  1 drivers
v0x55a1f38aeac0_0 .net *"_s6", 0 0, L_0x55a1f3cd3350;  1 drivers
v0x55a1f38aeba0_0 .net *"_s8", 0 0, L_0x55a1f3cd3410;  1 drivers
v0x55a1f38aecd0_0 .net "a", 0 0, L_0x55a1f3cd36a0;  1 drivers
v0x55a1f38aed90_0 .net "b", 0 0, L_0x55a1f3cd3860;  1 drivers
v0x55a1f38aee50_0 .net "ca", 0 0, L_0x55a1f3cd3590;  1 drivers
v0x55a1f38aef10_0 .net "cin", 0 0, L_0x55a1f3cd3a20;  1 drivers
v0x55a1f38af060_0 .net "sum", 0 0, L_0x55a1f3cd3270;  1 drivers
S_0x55a1f38af6c0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38a8570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38b2910_0 .net "a", 3 0, L_0x55a1f3cd6920;  1 drivers
v0x55a1f38b2a10_0 .net "b", 3 0, L_0x55a1f3cd69c0;  1 drivers
v0x55a1f38b2af0_0 .net "ca", 3 0, L_0x55a1f3cd67b0;  1 drivers
v0x55a1f38b2bb0_0 .net "cin", 3 0, L_0x55a1f3cd6ab0;  1 drivers
v0x55a1f38b2c90_0 .net "sum", 3 0, L_0x55a1f3cd6710;  1 drivers
L_0x55a1f3cd46d0 .part L_0x55a1f3cd6920, 0, 1;
L_0x55a1f3cd4800 .part L_0x55a1f3cd69c0, 0, 1;
L_0x55a1f3cd4930 .part L_0x55a1f3cd6ab0, 0, 1;
L_0x55a1f3cd4f40 .part L_0x55a1f3cd6920, 1, 1;
L_0x55a1f3cd5070 .part L_0x55a1f3cd69c0, 1, 1;
L_0x55a1f3cd51a0 .part L_0x55a1f3cd6ab0, 1, 1;
L_0x55a1f3cd58e0 .part L_0x55a1f3cd6920, 2, 1;
L_0x55a1f3cd5a10 .part L_0x55a1f3cd69c0, 2, 1;
L_0x55a1f3cd5b90 .part L_0x55a1f3cd6ab0, 2, 1;
L_0x55a1f3cd6160 .part L_0x55a1f3cd6920, 3, 1;
L_0x55a1f3cd6320 .part L_0x55a1f3cd69c0, 3, 1;
L_0x55a1f3cd64e0 .part L_0x55a1f3cd6ab0, 3, 1;
L_0x55a1f3cd6710 .concat8 [ 1 1 1 1], L_0x55a1f3cd4170, L_0x55a1f3cd4ad0, L_0x55a1f3cd5380, L_0x55a1f3cd5d30;
L_0x55a1f3cd67b0 .concat8 [ 1 1 1 1], L_0x55a1f3cd45c0, L_0x55a1f3cd4e30, L_0x55a1f3cd57d0, L_0x55a1f3cd6050;
S_0x55a1f38af940 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38af6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd3be0 .functor XOR 1, L_0x55a1f3cd46d0, L_0x55a1f3cd4800, C4<0>, C4<0>;
L_0x55a1f3cd4170 .functor XOR 1, L_0x55a1f3cd3be0, L_0x55a1f3cd4930, C4<0>, C4<0>;
L_0x55a1f3cd4230 .functor AND 1, L_0x55a1f3cd46d0, L_0x55a1f3cd4800, C4<1>, C4<1>;
L_0x55a1f3cd4340 .functor AND 1, L_0x55a1f3cd46d0, L_0x55a1f3cd4930, C4<1>, C4<1>;
L_0x55a1f3cd4400 .functor OR 1, L_0x55a1f3cd4230, L_0x55a1f3cd4340, C4<0>, C4<0>;
L_0x55a1f3cd4510 .functor AND 1, L_0x55a1f3cd4930, L_0x55a1f3cd4800, C4<1>, C4<1>;
L_0x55a1f3cd45c0 .functor OR 1, L_0x55a1f3cd4400, L_0x55a1f3cd4510, C4<0>, C4<0>;
v0x55a1f38afbc0_0 .net *"_s0", 0 0, L_0x55a1f3cd3be0;  1 drivers
v0x55a1f38afcc0_0 .net *"_s10", 0 0, L_0x55a1f3cd4510;  1 drivers
v0x55a1f38afda0_0 .net *"_s4", 0 0, L_0x55a1f3cd4230;  1 drivers
v0x55a1f38afe90_0 .net *"_s6", 0 0, L_0x55a1f3cd4340;  1 drivers
v0x55a1f38aff70_0 .net *"_s8", 0 0, L_0x55a1f3cd4400;  1 drivers
v0x55a1f38b00a0_0 .net "a", 0 0, L_0x55a1f3cd46d0;  1 drivers
v0x55a1f38b0160_0 .net "b", 0 0, L_0x55a1f3cd4800;  1 drivers
v0x55a1f38b0220_0 .net "ca", 0 0, L_0x55a1f3cd45c0;  1 drivers
v0x55a1f38b02e0_0 .net "cin", 0 0, L_0x55a1f3cd4930;  1 drivers
v0x55a1f38b0430_0 .net "sum", 0 0, L_0x55a1f3cd4170;  1 drivers
S_0x55a1f38b0590 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38af6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd4a60 .functor XOR 1, L_0x55a1f3cd4f40, L_0x55a1f3cd5070, C4<0>, C4<0>;
L_0x55a1f3cd4ad0 .functor XOR 1, L_0x55a1f3cd4a60, L_0x55a1f3cd51a0, C4<0>, C4<0>;
L_0x55a1f3cd4b40 .functor AND 1, L_0x55a1f3cd4f40, L_0x55a1f3cd5070, C4<1>, C4<1>;
L_0x55a1f3cd4bb0 .functor AND 1, L_0x55a1f3cd4f40, L_0x55a1f3cd51a0, C4<1>, C4<1>;
L_0x55a1f3cd4c70 .functor OR 1, L_0x55a1f3cd4b40, L_0x55a1f3cd4bb0, C4<0>, C4<0>;
L_0x55a1f3cd4d80 .functor AND 1, L_0x55a1f3cd51a0, L_0x55a1f3cd5070, C4<1>, C4<1>;
L_0x55a1f3cd4e30 .functor OR 1, L_0x55a1f3cd4c70, L_0x55a1f3cd4d80, C4<0>, C4<0>;
v0x55a1f38b07b0_0 .net *"_s0", 0 0, L_0x55a1f3cd4a60;  1 drivers
v0x55a1f38b0890_0 .net *"_s10", 0 0, L_0x55a1f3cd4d80;  1 drivers
v0x55a1f38b0970_0 .net *"_s4", 0 0, L_0x55a1f3cd4b40;  1 drivers
v0x55a1f38b0a60_0 .net *"_s6", 0 0, L_0x55a1f3cd4bb0;  1 drivers
v0x55a1f38b0b40_0 .net *"_s8", 0 0, L_0x55a1f3cd4c70;  1 drivers
v0x55a1f38b0c70_0 .net "a", 0 0, L_0x55a1f3cd4f40;  1 drivers
v0x55a1f38b0d30_0 .net "b", 0 0, L_0x55a1f3cd5070;  1 drivers
v0x55a1f38b0df0_0 .net "ca", 0 0, L_0x55a1f3cd4e30;  1 drivers
v0x55a1f38b0eb0_0 .net "cin", 0 0, L_0x55a1f3cd51a0;  1 drivers
v0x55a1f38b1000_0 .net "sum", 0 0, L_0x55a1f3cd4ad0;  1 drivers
S_0x55a1f38b1160 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38af6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd5310 .functor XOR 1, L_0x55a1f3cd58e0, L_0x55a1f3cd5a10, C4<0>, C4<0>;
L_0x55a1f3cd5380 .functor XOR 1, L_0x55a1f3cd5310, L_0x55a1f3cd5b90, C4<0>, C4<0>;
L_0x55a1f3cd5440 .functor AND 1, L_0x55a1f3cd58e0, L_0x55a1f3cd5a10, C4<1>, C4<1>;
L_0x55a1f3cd5550 .functor AND 1, L_0x55a1f3cd58e0, L_0x55a1f3cd5b90, C4<1>, C4<1>;
L_0x55a1f3cd5610 .functor OR 1, L_0x55a1f3cd5440, L_0x55a1f3cd5550, C4<0>, C4<0>;
L_0x55a1f3cd5720 .functor AND 1, L_0x55a1f3cd5b90, L_0x55a1f3cd5a10, C4<1>, C4<1>;
L_0x55a1f3cd57d0 .functor OR 1, L_0x55a1f3cd5610, L_0x55a1f3cd5720, C4<0>, C4<0>;
v0x55a1f38b1390_0 .net *"_s0", 0 0, L_0x55a1f3cd5310;  1 drivers
v0x55a1f38b1470_0 .net *"_s10", 0 0, L_0x55a1f3cd5720;  1 drivers
v0x55a1f38b1550_0 .net *"_s4", 0 0, L_0x55a1f3cd5440;  1 drivers
v0x55a1f38b1640_0 .net *"_s6", 0 0, L_0x55a1f3cd5550;  1 drivers
v0x55a1f38b1720_0 .net *"_s8", 0 0, L_0x55a1f3cd5610;  1 drivers
v0x55a1f38b1850_0 .net "a", 0 0, L_0x55a1f3cd58e0;  1 drivers
v0x55a1f38b1910_0 .net "b", 0 0, L_0x55a1f3cd5a10;  1 drivers
v0x55a1f38b19d0_0 .net "ca", 0 0, L_0x55a1f3cd57d0;  1 drivers
v0x55a1f38b1a90_0 .net "cin", 0 0, L_0x55a1f3cd5b90;  1 drivers
v0x55a1f38b1be0_0 .net "sum", 0 0, L_0x55a1f3cd5380;  1 drivers
S_0x55a1f38b1d40 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38af6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd5cc0 .functor XOR 1, L_0x55a1f3cd6160, L_0x55a1f3cd6320, C4<0>, C4<0>;
L_0x55a1f3cd5d30 .functor XOR 1, L_0x55a1f3cd5cc0, L_0x55a1f3cd64e0, C4<0>, C4<0>;
L_0x55a1f3cd5da0 .functor AND 1, L_0x55a1f3cd6160, L_0x55a1f3cd6320, C4<1>, C4<1>;
L_0x55a1f3cd5e10 .functor AND 1, L_0x55a1f3cd6160, L_0x55a1f3cd64e0, C4<1>, C4<1>;
L_0x55a1f3cd5ed0 .functor OR 1, L_0x55a1f3cd5da0, L_0x55a1f3cd5e10, C4<0>, C4<0>;
L_0x55a1f3cd5fe0 .functor AND 1, L_0x55a1f3cd64e0, L_0x55a1f3cd6320, C4<1>, C4<1>;
L_0x55a1f3cd6050 .functor OR 1, L_0x55a1f3cd5ed0, L_0x55a1f3cd5fe0, C4<0>, C4<0>;
v0x55a1f38b1f40_0 .net *"_s0", 0 0, L_0x55a1f3cd5cc0;  1 drivers
v0x55a1f38b2040_0 .net *"_s10", 0 0, L_0x55a1f3cd5fe0;  1 drivers
v0x55a1f38b2120_0 .net *"_s4", 0 0, L_0x55a1f3cd5da0;  1 drivers
v0x55a1f38b2210_0 .net *"_s6", 0 0, L_0x55a1f3cd5e10;  1 drivers
v0x55a1f38b22f0_0 .net *"_s8", 0 0, L_0x55a1f3cd5ed0;  1 drivers
v0x55a1f38b2420_0 .net "a", 0 0, L_0x55a1f3cd6160;  1 drivers
v0x55a1f38b24e0_0 .net "b", 0 0, L_0x55a1f3cd6320;  1 drivers
v0x55a1f38b25a0_0 .net "ca", 0 0, L_0x55a1f3cd6050;  1 drivers
v0x55a1f38b2660_0 .net "cin", 0 0, L_0x55a1f3cd64e0;  1 drivers
v0x55a1f38b27b0_0 .net "sum", 0 0, L_0x55a1f3cd5d30;  1 drivers
S_0x55a1f38b2e10 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38a8570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38b6050_0 .net "a", 3 0, L_0x55a1f3cd92c0;  1 drivers
v0x55a1f38b6150_0 .net "b", 3 0, L_0x55a1f3cd93f0;  1 drivers
v0x55a1f38b6230_0 .net "ca", 3 0, L_0x55a1f3cd9150;  1 drivers
v0x55a1f38b62f0_0 .net "cin", 3 0, L_0x55a1f3cd9520;  1 drivers
v0x55a1f38b63d0_0 .net "sum", 3 0, L_0x55a1f3cd90b0;  1 drivers
L_0x55a1f3cd7070 .part L_0x55a1f3cd92c0, 0, 1;
L_0x55a1f3cd71a0 .part L_0x55a1f3cd93f0, 0, 1;
L_0x55a1f3cd72d0 .part L_0x55a1f3cd9520, 0, 1;
L_0x55a1f3cd78e0 .part L_0x55a1f3cd92c0, 1, 1;
L_0x55a1f3cd7a10 .part L_0x55a1f3cd93f0, 1, 1;
L_0x55a1f3cd7b40 .part L_0x55a1f3cd9520, 1, 1;
L_0x55a1f3cd8280 .part L_0x55a1f3cd92c0, 2, 1;
L_0x55a1f3cd83b0 .part L_0x55a1f3cd93f0, 2, 1;
L_0x55a1f3cd8530 .part L_0x55a1f3cd9520, 2, 1;
L_0x55a1f3cd8b00 .part L_0x55a1f3cd92c0, 3, 1;
L_0x55a1f3cd8cc0 .part L_0x55a1f3cd93f0, 3, 1;
L_0x55a1f3cd8e80 .part L_0x55a1f3cd9520, 3, 1;
L_0x55a1f3cd90b0 .concat8 [ 1 1 1 1], L_0x55a1f3cd6b50, L_0x55a1f3cd7470, L_0x55a1f3cd7d20, L_0x55a1f3cd86d0;
L_0x55a1f3cd9150 .concat8 [ 1 1 1 1], L_0x55a1f3cd6f60, L_0x55a1f3cd77d0, L_0x55a1f3cd8170, L_0x55a1f3cd89f0;
S_0x55a1f38b3060 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38b2e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd66a0 .functor XOR 1, L_0x55a1f3cd7070, L_0x55a1f3cd71a0, C4<0>, C4<0>;
L_0x55a1f3cd6b50 .functor XOR 1, L_0x55a1f3cd66a0, L_0x55a1f3cd72d0, C4<0>, C4<0>;
L_0x55a1f3cd6c10 .functor AND 1, L_0x55a1f3cd7070, L_0x55a1f3cd71a0, C4<1>, C4<1>;
L_0x55a1f3cd6d20 .functor AND 1, L_0x55a1f3cd7070, L_0x55a1f3cd72d0, C4<1>, C4<1>;
L_0x55a1f3cd6de0 .functor OR 1, L_0x55a1f3cd6c10, L_0x55a1f3cd6d20, C4<0>, C4<0>;
L_0x55a1f3cd6ef0 .functor AND 1, L_0x55a1f3cd72d0, L_0x55a1f3cd71a0, C4<1>, C4<1>;
L_0x55a1f3cd6f60 .functor OR 1, L_0x55a1f3cd6de0, L_0x55a1f3cd6ef0, C4<0>, C4<0>;
v0x55a1f38b3300_0 .net *"_s0", 0 0, L_0x55a1f3cd66a0;  1 drivers
v0x55a1f38b3400_0 .net *"_s10", 0 0, L_0x55a1f3cd6ef0;  1 drivers
v0x55a1f38b34e0_0 .net *"_s4", 0 0, L_0x55a1f3cd6c10;  1 drivers
v0x55a1f38b35d0_0 .net *"_s6", 0 0, L_0x55a1f3cd6d20;  1 drivers
v0x55a1f38b36b0_0 .net *"_s8", 0 0, L_0x55a1f3cd6de0;  1 drivers
v0x55a1f38b37e0_0 .net "a", 0 0, L_0x55a1f3cd7070;  1 drivers
v0x55a1f38b38a0_0 .net "b", 0 0, L_0x55a1f3cd71a0;  1 drivers
v0x55a1f38b3960_0 .net "ca", 0 0, L_0x55a1f3cd6f60;  1 drivers
v0x55a1f38b3a20_0 .net "cin", 0 0, L_0x55a1f3cd72d0;  1 drivers
v0x55a1f38b3b70_0 .net "sum", 0 0, L_0x55a1f3cd6b50;  1 drivers
S_0x55a1f38b3cd0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38b2e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd7400 .functor XOR 1, L_0x55a1f3cd78e0, L_0x55a1f3cd7a10, C4<0>, C4<0>;
L_0x55a1f3cd7470 .functor XOR 1, L_0x55a1f3cd7400, L_0x55a1f3cd7b40, C4<0>, C4<0>;
L_0x55a1f3cd74e0 .functor AND 1, L_0x55a1f3cd78e0, L_0x55a1f3cd7a10, C4<1>, C4<1>;
L_0x55a1f3cd7550 .functor AND 1, L_0x55a1f3cd78e0, L_0x55a1f3cd7b40, C4<1>, C4<1>;
L_0x55a1f3cd7610 .functor OR 1, L_0x55a1f3cd74e0, L_0x55a1f3cd7550, C4<0>, C4<0>;
L_0x55a1f3cd7720 .functor AND 1, L_0x55a1f3cd7b40, L_0x55a1f3cd7a10, C4<1>, C4<1>;
L_0x55a1f3cd77d0 .functor OR 1, L_0x55a1f3cd7610, L_0x55a1f3cd7720, C4<0>, C4<0>;
v0x55a1f38b3ef0_0 .net *"_s0", 0 0, L_0x55a1f3cd7400;  1 drivers
v0x55a1f38b3fd0_0 .net *"_s10", 0 0, L_0x55a1f3cd7720;  1 drivers
v0x55a1f38b40b0_0 .net *"_s4", 0 0, L_0x55a1f3cd74e0;  1 drivers
v0x55a1f38b41a0_0 .net *"_s6", 0 0, L_0x55a1f3cd7550;  1 drivers
v0x55a1f38b4280_0 .net *"_s8", 0 0, L_0x55a1f3cd7610;  1 drivers
v0x55a1f38b43b0_0 .net "a", 0 0, L_0x55a1f3cd78e0;  1 drivers
v0x55a1f38b4470_0 .net "b", 0 0, L_0x55a1f3cd7a10;  1 drivers
v0x55a1f38b4530_0 .net "ca", 0 0, L_0x55a1f3cd77d0;  1 drivers
v0x55a1f38b45f0_0 .net "cin", 0 0, L_0x55a1f3cd7b40;  1 drivers
v0x55a1f38b4740_0 .net "sum", 0 0, L_0x55a1f3cd7470;  1 drivers
S_0x55a1f38b48a0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38b2e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd7cb0 .functor XOR 1, L_0x55a1f3cd8280, L_0x55a1f3cd83b0, C4<0>, C4<0>;
L_0x55a1f3cd7d20 .functor XOR 1, L_0x55a1f3cd7cb0, L_0x55a1f3cd8530, C4<0>, C4<0>;
L_0x55a1f3cd7de0 .functor AND 1, L_0x55a1f3cd8280, L_0x55a1f3cd83b0, C4<1>, C4<1>;
L_0x55a1f3cd7ef0 .functor AND 1, L_0x55a1f3cd8280, L_0x55a1f3cd8530, C4<1>, C4<1>;
L_0x55a1f3cd7fb0 .functor OR 1, L_0x55a1f3cd7de0, L_0x55a1f3cd7ef0, C4<0>, C4<0>;
L_0x55a1f3cd80c0 .functor AND 1, L_0x55a1f3cd8530, L_0x55a1f3cd83b0, C4<1>, C4<1>;
L_0x55a1f3cd8170 .functor OR 1, L_0x55a1f3cd7fb0, L_0x55a1f3cd80c0, C4<0>, C4<0>;
v0x55a1f38b4ad0_0 .net *"_s0", 0 0, L_0x55a1f3cd7cb0;  1 drivers
v0x55a1f38b4bb0_0 .net *"_s10", 0 0, L_0x55a1f3cd80c0;  1 drivers
v0x55a1f38b4c90_0 .net *"_s4", 0 0, L_0x55a1f3cd7de0;  1 drivers
v0x55a1f38b4d80_0 .net *"_s6", 0 0, L_0x55a1f3cd7ef0;  1 drivers
v0x55a1f38b4e60_0 .net *"_s8", 0 0, L_0x55a1f3cd7fb0;  1 drivers
v0x55a1f38b4f90_0 .net "a", 0 0, L_0x55a1f3cd8280;  1 drivers
v0x55a1f38b5050_0 .net "b", 0 0, L_0x55a1f3cd83b0;  1 drivers
v0x55a1f38b5110_0 .net "ca", 0 0, L_0x55a1f3cd8170;  1 drivers
v0x55a1f38b51d0_0 .net "cin", 0 0, L_0x55a1f3cd8530;  1 drivers
v0x55a1f38b5320_0 .net "sum", 0 0, L_0x55a1f3cd7d20;  1 drivers
S_0x55a1f38b5480 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38b2e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd8660 .functor XOR 1, L_0x55a1f3cd8b00, L_0x55a1f3cd8cc0, C4<0>, C4<0>;
L_0x55a1f3cd86d0 .functor XOR 1, L_0x55a1f3cd8660, L_0x55a1f3cd8e80, C4<0>, C4<0>;
L_0x55a1f3cd8740 .functor AND 1, L_0x55a1f3cd8b00, L_0x55a1f3cd8cc0, C4<1>, C4<1>;
L_0x55a1f3cd87b0 .functor AND 1, L_0x55a1f3cd8b00, L_0x55a1f3cd8e80, C4<1>, C4<1>;
L_0x55a1f3cd8870 .functor OR 1, L_0x55a1f3cd8740, L_0x55a1f3cd87b0, C4<0>, C4<0>;
L_0x55a1f3cd8980 .functor AND 1, L_0x55a1f3cd8e80, L_0x55a1f3cd8cc0, C4<1>, C4<1>;
L_0x55a1f3cd89f0 .functor OR 1, L_0x55a1f3cd8870, L_0x55a1f3cd8980, C4<0>, C4<0>;
v0x55a1f38b5680_0 .net *"_s0", 0 0, L_0x55a1f3cd8660;  1 drivers
v0x55a1f38b5780_0 .net *"_s10", 0 0, L_0x55a1f3cd8980;  1 drivers
v0x55a1f38b5860_0 .net *"_s4", 0 0, L_0x55a1f3cd8740;  1 drivers
v0x55a1f38b5950_0 .net *"_s6", 0 0, L_0x55a1f3cd87b0;  1 drivers
v0x55a1f38b5a30_0 .net *"_s8", 0 0, L_0x55a1f3cd8870;  1 drivers
v0x55a1f38b5b60_0 .net "a", 0 0, L_0x55a1f3cd8b00;  1 drivers
v0x55a1f38b5c20_0 .net "b", 0 0, L_0x55a1f3cd8cc0;  1 drivers
v0x55a1f38b5ce0_0 .net "ca", 0 0, L_0x55a1f3cd89f0;  1 drivers
v0x55a1f38b5da0_0 .net "cin", 0 0, L_0x55a1f3cd8e80;  1 drivers
v0x55a1f38b5ef0_0 .net "sum", 0 0, L_0x55a1f3cd86d0;  1 drivers
S_0x55a1f38b6aa0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f38a8300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38c4a50_0 .net "a", 15 0, L_0x55a1f3ce47d0;  1 drivers
v0x55a1f38c4b50_0 .net "b", 15 0, L_0x55a1f3ce48c0;  1 drivers
v0x55a1f38c4c30_0 .net "ca", 15 0, L_0x55a1f3ce4570;  1 drivers
v0x55a1f38c4cf0_0 .net "cin", 15 0, L_0x55a1f3ce49b0;  1 drivers
v0x55a1f38c4dd0_0 .net "sum", 15 0, L_0x55a1f3ce44d0;  1 drivers
L_0x55a1f3cdc2e0 .part L_0x55a1f3ce47d0, 0, 4;
L_0x55a1f3cdc380 .part L_0x55a1f3ce48c0, 0, 4;
L_0x55a1f3cdc420 .part L_0x55a1f3ce49b0, 0, 4;
L_0x55a1f3cdec70 .part L_0x55a1f3ce47d0, 4, 4;
L_0x55a1f3cded60 .part L_0x55a1f3ce48c0, 4, 4;
L_0x55a1f3cdee50 .part L_0x55a1f3ce49b0, 4, 4;
L_0x55a1f3ce1730 .part L_0x55a1f3ce47d0, 8, 4;
L_0x55a1f3ce17d0 .part L_0x55a1f3ce48c0, 8, 4;
L_0x55a1f3ce18c0 .part L_0x55a1f3ce49b0, 8, 4;
L_0x55a1f3ce40d0 .part L_0x55a1f3ce47d0, 12, 4;
L_0x55a1f3ce4200 .part L_0x55a1f3ce48c0, 12, 4;
L_0x55a1f3ce4330 .part L_0x55a1f3ce49b0, 12, 4;
L_0x55a1f3ce44d0 .concat8 [ 4 4 4 4], L_0x55a1f3cdc0d0, L_0x55a1f3cdea60, L_0x55a1f3ce1520, L_0x55a1f3ce3ec0;
L_0x55a1f3ce4570 .concat8 [ 4 4 4 4], L_0x55a1f3cdc170, L_0x55a1f3cdeb00, L_0x55a1f3ce15c0, L_0x55a1f3ce3f60;
S_0x55a1f38b6d10 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38b6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38b9f80_0 .net "a", 3 0, L_0x55a1f3cdc2e0;  1 drivers
v0x55a1f38ba080_0 .net "b", 3 0, L_0x55a1f3cdc380;  1 drivers
v0x55a1f38ba160_0 .net "ca", 3 0, L_0x55a1f3cdc170;  1 drivers
v0x55a1f38ba220_0 .net "cin", 3 0, L_0x55a1f3cdc420;  1 drivers
v0x55a1f38ba300_0 .net "sum", 3 0, L_0x55a1f3cdc0d0;  1 drivers
L_0x55a1f3cda090 .part L_0x55a1f3cdc2e0, 0, 1;
L_0x55a1f3cda1c0 .part L_0x55a1f3cdc380, 0, 1;
L_0x55a1f3cda2f0 .part L_0x55a1f3cdc420, 0, 1;
L_0x55a1f3cda900 .part L_0x55a1f3cdc2e0, 1, 1;
L_0x55a1f3cdaa30 .part L_0x55a1f3cdc380, 1, 1;
L_0x55a1f3cdab60 .part L_0x55a1f3cdc420, 1, 1;
L_0x55a1f3cdb2a0 .part L_0x55a1f3cdc2e0, 2, 1;
L_0x55a1f3cdb3d0 .part L_0x55a1f3cdc380, 2, 1;
L_0x55a1f3cdb550 .part L_0x55a1f3cdc420, 2, 1;
L_0x55a1f3cdbb20 .part L_0x55a1f3cdc2e0, 3, 1;
L_0x55a1f3cdbce0 .part L_0x55a1f3cdc380, 3, 1;
L_0x55a1f3cdbea0 .part L_0x55a1f3cdc420, 3, 1;
L_0x55a1f3cdc0d0 .concat8 [ 1 1 1 1], L_0x55a1f3cd9040, L_0x55a1f3cda490, L_0x55a1f3cdad40, L_0x55a1f3cdb6f0;
L_0x55a1f3cdc170 .concat8 [ 1 1 1 1], L_0x55a1f3cd9f80, L_0x55a1f3cda7f0, L_0x55a1f3cdb190, L_0x55a1f3cdba10;
S_0x55a1f38b6f90 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38b6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cd9650 .functor XOR 1, L_0x55a1f3cda090, L_0x55a1f3cda1c0, C4<0>, C4<0>;
L_0x55a1f3cd9040 .functor XOR 1, L_0x55a1f3cd9650, L_0x55a1f3cda2f0, C4<0>, C4<0>;
L_0x55a1f3cd9bf0 .functor AND 1, L_0x55a1f3cda090, L_0x55a1f3cda1c0, C4<1>, C4<1>;
L_0x55a1f3cd9d00 .functor AND 1, L_0x55a1f3cda090, L_0x55a1f3cda2f0, C4<1>, C4<1>;
L_0x55a1f3cd9dc0 .functor OR 1, L_0x55a1f3cd9bf0, L_0x55a1f3cd9d00, C4<0>, C4<0>;
L_0x55a1f3cd9ed0 .functor AND 1, L_0x55a1f3cda2f0, L_0x55a1f3cda1c0, C4<1>, C4<1>;
L_0x55a1f3cd9f80 .functor OR 1, L_0x55a1f3cd9dc0, L_0x55a1f3cd9ed0, C4<0>, C4<0>;
v0x55a1f38b7230_0 .net *"_s0", 0 0, L_0x55a1f3cd9650;  1 drivers
v0x55a1f38b7330_0 .net *"_s10", 0 0, L_0x55a1f3cd9ed0;  1 drivers
v0x55a1f38b7410_0 .net *"_s4", 0 0, L_0x55a1f3cd9bf0;  1 drivers
v0x55a1f38b7500_0 .net *"_s6", 0 0, L_0x55a1f3cd9d00;  1 drivers
v0x55a1f38b75e0_0 .net *"_s8", 0 0, L_0x55a1f3cd9dc0;  1 drivers
v0x55a1f38b7710_0 .net "a", 0 0, L_0x55a1f3cda090;  1 drivers
v0x55a1f38b77d0_0 .net "b", 0 0, L_0x55a1f3cda1c0;  1 drivers
v0x55a1f38b7890_0 .net "ca", 0 0, L_0x55a1f3cd9f80;  1 drivers
v0x55a1f38b7950_0 .net "cin", 0 0, L_0x55a1f3cda2f0;  1 drivers
v0x55a1f38b7aa0_0 .net "sum", 0 0, L_0x55a1f3cd9040;  1 drivers
S_0x55a1f38b7c00 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38b6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cda420 .functor XOR 1, L_0x55a1f3cda900, L_0x55a1f3cdaa30, C4<0>, C4<0>;
L_0x55a1f3cda490 .functor XOR 1, L_0x55a1f3cda420, L_0x55a1f3cdab60, C4<0>, C4<0>;
L_0x55a1f3cda500 .functor AND 1, L_0x55a1f3cda900, L_0x55a1f3cdaa30, C4<1>, C4<1>;
L_0x55a1f3cda570 .functor AND 1, L_0x55a1f3cda900, L_0x55a1f3cdab60, C4<1>, C4<1>;
L_0x55a1f3cda630 .functor OR 1, L_0x55a1f3cda500, L_0x55a1f3cda570, C4<0>, C4<0>;
L_0x55a1f3cda740 .functor AND 1, L_0x55a1f3cdab60, L_0x55a1f3cdaa30, C4<1>, C4<1>;
L_0x55a1f3cda7f0 .functor OR 1, L_0x55a1f3cda630, L_0x55a1f3cda740, C4<0>, C4<0>;
v0x55a1f38b7e20_0 .net *"_s0", 0 0, L_0x55a1f3cda420;  1 drivers
v0x55a1f38b7f00_0 .net *"_s10", 0 0, L_0x55a1f3cda740;  1 drivers
v0x55a1f38b7fe0_0 .net *"_s4", 0 0, L_0x55a1f3cda500;  1 drivers
v0x55a1f38b80d0_0 .net *"_s6", 0 0, L_0x55a1f3cda570;  1 drivers
v0x55a1f38b81b0_0 .net *"_s8", 0 0, L_0x55a1f3cda630;  1 drivers
v0x55a1f38b82e0_0 .net "a", 0 0, L_0x55a1f3cda900;  1 drivers
v0x55a1f38b83a0_0 .net "b", 0 0, L_0x55a1f3cdaa30;  1 drivers
v0x55a1f38b8460_0 .net "ca", 0 0, L_0x55a1f3cda7f0;  1 drivers
v0x55a1f38b8520_0 .net "cin", 0 0, L_0x55a1f3cdab60;  1 drivers
v0x55a1f38b8670_0 .net "sum", 0 0, L_0x55a1f3cda490;  1 drivers
S_0x55a1f38b87d0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38b6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cdacd0 .functor XOR 1, L_0x55a1f3cdb2a0, L_0x55a1f3cdb3d0, C4<0>, C4<0>;
L_0x55a1f3cdad40 .functor XOR 1, L_0x55a1f3cdacd0, L_0x55a1f3cdb550, C4<0>, C4<0>;
L_0x55a1f3cdae00 .functor AND 1, L_0x55a1f3cdb2a0, L_0x55a1f3cdb3d0, C4<1>, C4<1>;
L_0x55a1f3cdaf10 .functor AND 1, L_0x55a1f3cdb2a0, L_0x55a1f3cdb550, C4<1>, C4<1>;
L_0x55a1f3cdafd0 .functor OR 1, L_0x55a1f3cdae00, L_0x55a1f3cdaf10, C4<0>, C4<0>;
L_0x55a1f3cdb0e0 .functor AND 1, L_0x55a1f3cdb550, L_0x55a1f3cdb3d0, C4<1>, C4<1>;
L_0x55a1f3cdb190 .functor OR 1, L_0x55a1f3cdafd0, L_0x55a1f3cdb0e0, C4<0>, C4<0>;
v0x55a1f38b8a00_0 .net *"_s0", 0 0, L_0x55a1f3cdacd0;  1 drivers
v0x55a1f38b8ae0_0 .net *"_s10", 0 0, L_0x55a1f3cdb0e0;  1 drivers
v0x55a1f38b8bc0_0 .net *"_s4", 0 0, L_0x55a1f3cdae00;  1 drivers
v0x55a1f38b8cb0_0 .net *"_s6", 0 0, L_0x55a1f3cdaf10;  1 drivers
v0x55a1f38b8d90_0 .net *"_s8", 0 0, L_0x55a1f3cdafd0;  1 drivers
v0x55a1f38b8ec0_0 .net "a", 0 0, L_0x55a1f3cdb2a0;  1 drivers
v0x55a1f38b8f80_0 .net "b", 0 0, L_0x55a1f3cdb3d0;  1 drivers
v0x55a1f38b9040_0 .net "ca", 0 0, L_0x55a1f3cdb190;  1 drivers
v0x55a1f38b9100_0 .net "cin", 0 0, L_0x55a1f3cdb550;  1 drivers
v0x55a1f38b9250_0 .net "sum", 0 0, L_0x55a1f3cdad40;  1 drivers
S_0x55a1f38b93b0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38b6d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cdb680 .functor XOR 1, L_0x55a1f3cdbb20, L_0x55a1f3cdbce0, C4<0>, C4<0>;
L_0x55a1f3cdb6f0 .functor XOR 1, L_0x55a1f3cdb680, L_0x55a1f3cdbea0, C4<0>, C4<0>;
L_0x55a1f3cdb760 .functor AND 1, L_0x55a1f3cdbb20, L_0x55a1f3cdbce0, C4<1>, C4<1>;
L_0x55a1f3cdb7d0 .functor AND 1, L_0x55a1f3cdbb20, L_0x55a1f3cdbea0, C4<1>, C4<1>;
L_0x55a1f3cdb890 .functor OR 1, L_0x55a1f3cdb760, L_0x55a1f3cdb7d0, C4<0>, C4<0>;
L_0x55a1f3cdb9a0 .functor AND 1, L_0x55a1f3cdbea0, L_0x55a1f3cdbce0, C4<1>, C4<1>;
L_0x55a1f3cdba10 .functor OR 1, L_0x55a1f3cdb890, L_0x55a1f3cdb9a0, C4<0>, C4<0>;
v0x55a1f38b95b0_0 .net *"_s0", 0 0, L_0x55a1f3cdb680;  1 drivers
v0x55a1f38b96b0_0 .net *"_s10", 0 0, L_0x55a1f3cdb9a0;  1 drivers
v0x55a1f38b9790_0 .net *"_s4", 0 0, L_0x55a1f3cdb760;  1 drivers
v0x55a1f38b9880_0 .net *"_s6", 0 0, L_0x55a1f3cdb7d0;  1 drivers
v0x55a1f38b9960_0 .net *"_s8", 0 0, L_0x55a1f3cdb890;  1 drivers
v0x55a1f38b9a90_0 .net "a", 0 0, L_0x55a1f3cdbb20;  1 drivers
v0x55a1f38b9b50_0 .net "b", 0 0, L_0x55a1f3cdbce0;  1 drivers
v0x55a1f38b9c10_0 .net "ca", 0 0, L_0x55a1f3cdba10;  1 drivers
v0x55a1f38b9cd0_0 .net "cin", 0 0, L_0x55a1f3cdbea0;  1 drivers
v0x55a1f38b9e20_0 .net "sum", 0 0, L_0x55a1f3cdb6f0;  1 drivers
S_0x55a1f38ba480 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38b6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38bd6c0_0 .net "a", 3 0, L_0x55a1f3cdec70;  1 drivers
v0x55a1f38bd7c0_0 .net "b", 3 0, L_0x55a1f3cded60;  1 drivers
v0x55a1f38bd8a0_0 .net "ca", 3 0, L_0x55a1f3cdeb00;  1 drivers
v0x55a1f38bd960_0 .net "cin", 3 0, L_0x55a1f3cdee50;  1 drivers
v0x55a1f38bda40_0 .net "sum", 3 0, L_0x55a1f3cdea60;  1 drivers
L_0x55a1f3cdca20 .part L_0x55a1f3cdec70, 0, 1;
L_0x55a1f3cdcb50 .part L_0x55a1f3cded60, 0, 1;
L_0x55a1f3cdcc80 .part L_0x55a1f3cdee50, 0, 1;
L_0x55a1f3cdd290 .part L_0x55a1f3cdec70, 1, 1;
L_0x55a1f3cdd3c0 .part L_0x55a1f3cded60, 1, 1;
L_0x55a1f3cdd4f0 .part L_0x55a1f3cdee50, 1, 1;
L_0x55a1f3cddc30 .part L_0x55a1f3cdec70, 2, 1;
L_0x55a1f3cddd60 .part L_0x55a1f3cded60, 2, 1;
L_0x55a1f3cddee0 .part L_0x55a1f3cdee50, 2, 1;
L_0x55a1f3cde4b0 .part L_0x55a1f3cdec70, 3, 1;
L_0x55a1f3cde670 .part L_0x55a1f3cded60, 3, 1;
L_0x55a1f3cde830 .part L_0x55a1f3cdee50, 3, 1;
L_0x55a1f3cdea60 .concat8 [ 1 1 1 1], L_0x55a1f3cdc4c0, L_0x55a1f3cdce20, L_0x55a1f3cdd6d0, L_0x55a1f3cde080;
L_0x55a1f3cdeb00 .concat8 [ 1 1 1 1], L_0x55a1f3cdc910, L_0x55a1f3cdd180, L_0x55a1f3cddb20, L_0x55a1f3cde3a0;
S_0x55a1f38ba6f0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38ba480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cdc060 .functor XOR 1, L_0x55a1f3cdca20, L_0x55a1f3cdcb50, C4<0>, C4<0>;
L_0x55a1f3cdc4c0 .functor XOR 1, L_0x55a1f3cdc060, L_0x55a1f3cdcc80, C4<0>, C4<0>;
L_0x55a1f3cdc580 .functor AND 1, L_0x55a1f3cdca20, L_0x55a1f3cdcb50, C4<1>, C4<1>;
L_0x55a1f3cdc690 .functor AND 1, L_0x55a1f3cdca20, L_0x55a1f3cdcc80, C4<1>, C4<1>;
L_0x55a1f3cdc750 .functor OR 1, L_0x55a1f3cdc580, L_0x55a1f3cdc690, C4<0>, C4<0>;
L_0x55a1f3cdc860 .functor AND 1, L_0x55a1f3cdcc80, L_0x55a1f3cdcb50, C4<1>, C4<1>;
L_0x55a1f3cdc910 .functor OR 1, L_0x55a1f3cdc750, L_0x55a1f3cdc860, C4<0>, C4<0>;
v0x55a1f38ba970_0 .net *"_s0", 0 0, L_0x55a1f3cdc060;  1 drivers
v0x55a1f38baa70_0 .net *"_s10", 0 0, L_0x55a1f3cdc860;  1 drivers
v0x55a1f38bab50_0 .net *"_s4", 0 0, L_0x55a1f3cdc580;  1 drivers
v0x55a1f38bac40_0 .net *"_s6", 0 0, L_0x55a1f3cdc690;  1 drivers
v0x55a1f38bad20_0 .net *"_s8", 0 0, L_0x55a1f3cdc750;  1 drivers
v0x55a1f38bae50_0 .net "a", 0 0, L_0x55a1f3cdca20;  1 drivers
v0x55a1f38baf10_0 .net "b", 0 0, L_0x55a1f3cdcb50;  1 drivers
v0x55a1f38bafd0_0 .net "ca", 0 0, L_0x55a1f3cdc910;  1 drivers
v0x55a1f38bb090_0 .net "cin", 0 0, L_0x55a1f3cdcc80;  1 drivers
v0x55a1f38bb1e0_0 .net "sum", 0 0, L_0x55a1f3cdc4c0;  1 drivers
S_0x55a1f38bb340 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38ba480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cdcdb0 .functor XOR 1, L_0x55a1f3cdd290, L_0x55a1f3cdd3c0, C4<0>, C4<0>;
L_0x55a1f3cdce20 .functor XOR 1, L_0x55a1f3cdcdb0, L_0x55a1f3cdd4f0, C4<0>, C4<0>;
L_0x55a1f3cdce90 .functor AND 1, L_0x55a1f3cdd290, L_0x55a1f3cdd3c0, C4<1>, C4<1>;
L_0x55a1f3cdcf00 .functor AND 1, L_0x55a1f3cdd290, L_0x55a1f3cdd4f0, C4<1>, C4<1>;
L_0x55a1f3cdcfc0 .functor OR 1, L_0x55a1f3cdce90, L_0x55a1f3cdcf00, C4<0>, C4<0>;
L_0x55a1f3cdd0d0 .functor AND 1, L_0x55a1f3cdd4f0, L_0x55a1f3cdd3c0, C4<1>, C4<1>;
L_0x55a1f3cdd180 .functor OR 1, L_0x55a1f3cdcfc0, L_0x55a1f3cdd0d0, C4<0>, C4<0>;
v0x55a1f38bb560_0 .net *"_s0", 0 0, L_0x55a1f3cdcdb0;  1 drivers
v0x55a1f38bb640_0 .net *"_s10", 0 0, L_0x55a1f3cdd0d0;  1 drivers
v0x55a1f38bb720_0 .net *"_s4", 0 0, L_0x55a1f3cdce90;  1 drivers
v0x55a1f38bb810_0 .net *"_s6", 0 0, L_0x55a1f3cdcf00;  1 drivers
v0x55a1f38bb8f0_0 .net *"_s8", 0 0, L_0x55a1f3cdcfc0;  1 drivers
v0x55a1f38bba20_0 .net "a", 0 0, L_0x55a1f3cdd290;  1 drivers
v0x55a1f38bbae0_0 .net "b", 0 0, L_0x55a1f3cdd3c0;  1 drivers
v0x55a1f38bbba0_0 .net "ca", 0 0, L_0x55a1f3cdd180;  1 drivers
v0x55a1f38bbc60_0 .net "cin", 0 0, L_0x55a1f3cdd4f0;  1 drivers
v0x55a1f38bbdb0_0 .net "sum", 0 0, L_0x55a1f3cdce20;  1 drivers
S_0x55a1f38bbf10 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38ba480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cdd660 .functor XOR 1, L_0x55a1f3cddc30, L_0x55a1f3cddd60, C4<0>, C4<0>;
L_0x55a1f3cdd6d0 .functor XOR 1, L_0x55a1f3cdd660, L_0x55a1f3cddee0, C4<0>, C4<0>;
L_0x55a1f3cdd790 .functor AND 1, L_0x55a1f3cddc30, L_0x55a1f3cddd60, C4<1>, C4<1>;
L_0x55a1f3cdd8a0 .functor AND 1, L_0x55a1f3cddc30, L_0x55a1f3cddee0, C4<1>, C4<1>;
L_0x55a1f3cdd960 .functor OR 1, L_0x55a1f3cdd790, L_0x55a1f3cdd8a0, C4<0>, C4<0>;
L_0x55a1f3cdda70 .functor AND 1, L_0x55a1f3cddee0, L_0x55a1f3cddd60, C4<1>, C4<1>;
L_0x55a1f3cddb20 .functor OR 1, L_0x55a1f3cdd960, L_0x55a1f3cdda70, C4<0>, C4<0>;
v0x55a1f38bc140_0 .net *"_s0", 0 0, L_0x55a1f3cdd660;  1 drivers
v0x55a1f38bc220_0 .net *"_s10", 0 0, L_0x55a1f3cdda70;  1 drivers
v0x55a1f38bc300_0 .net *"_s4", 0 0, L_0x55a1f3cdd790;  1 drivers
v0x55a1f38bc3f0_0 .net *"_s6", 0 0, L_0x55a1f3cdd8a0;  1 drivers
v0x55a1f38bc4d0_0 .net *"_s8", 0 0, L_0x55a1f3cdd960;  1 drivers
v0x55a1f38bc600_0 .net "a", 0 0, L_0x55a1f3cddc30;  1 drivers
v0x55a1f38bc6c0_0 .net "b", 0 0, L_0x55a1f3cddd60;  1 drivers
v0x55a1f38bc780_0 .net "ca", 0 0, L_0x55a1f3cddb20;  1 drivers
v0x55a1f38bc840_0 .net "cin", 0 0, L_0x55a1f3cddee0;  1 drivers
v0x55a1f38bc990_0 .net "sum", 0 0, L_0x55a1f3cdd6d0;  1 drivers
S_0x55a1f38bcaf0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38ba480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cde010 .functor XOR 1, L_0x55a1f3cde4b0, L_0x55a1f3cde670, C4<0>, C4<0>;
L_0x55a1f3cde080 .functor XOR 1, L_0x55a1f3cde010, L_0x55a1f3cde830, C4<0>, C4<0>;
L_0x55a1f3cde0f0 .functor AND 1, L_0x55a1f3cde4b0, L_0x55a1f3cde670, C4<1>, C4<1>;
L_0x55a1f3cde160 .functor AND 1, L_0x55a1f3cde4b0, L_0x55a1f3cde830, C4<1>, C4<1>;
L_0x55a1f3cde220 .functor OR 1, L_0x55a1f3cde0f0, L_0x55a1f3cde160, C4<0>, C4<0>;
L_0x55a1f3cde330 .functor AND 1, L_0x55a1f3cde830, L_0x55a1f3cde670, C4<1>, C4<1>;
L_0x55a1f3cde3a0 .functor OR 1, L_0x55a1f3cde220, L_0x55a1f3cde330, C4<0>, C4<0>;
v0x55a1f38bccf0_0 .net *"_s0", 0 0, L_0x55a1f3cde010;  1 drivers
v0x55a1f38bcdf0_0 .net *"_s10", 0 0, L_0x55a1f3cde330;  1 drivers
v0x55a1f38bced0_0 .net *"_s4", 0 0, L_0x55a1f3cde0f0;  1 drivers
v0x55a1f38bcfc0_0 .net *"_s6", 0 0, L_0x55a1f3cde160;  1 drivers
v0x55a1f38bd0a0_0 .net *"_s8", 0 0, L_0x55a1f3cde220;  1 drivers
v0x55a1f38bd1d0_0 .net "a", 0 0, L_0x55a1f3cde4b0;  1 drivers
v0x55a1f38bd290_0 .net "b", 0 0, L_0x55a1f3cde670;  1 drivers
v0x55a1f38bd350_0 .net "ca", 0 0, L_0x55a1f3cde3a0;  1 drivers
v0x55a1f38bd410_0 .net "cin", 0 0, L_0x55a1f3cde830;  1 drivers
v0x55a1f38bd560_0 .net "sum", 0 0, L_0x55a1f3cde080;  1 drivers
S_0x55a1f38bdbc0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38b6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38c0e10_0 .net "a", 3 0, L_0x55a1f3ce1730;  1 drivers
v0x55a1f38c0f10_0 .net "b", 3 0, L_0x55a1f3ce17d0;  1 drivers
v0x55a1f38c0ff0_0 .net "ca", 3 0, L_0x55a1f3ce15c0;  1 drivers
v0x55a1f38c10b0_0 .net "cin", 3 0, L_0x55a1f3ce18c0;  1 drivers
v0x55a1f38c1190_0 .net "sum", 3 0, L_0x55a1f3ce1520;  1 drivers
L_0x55a1f3cdf4e0 .part L_0x55a1f3ce1730, 0, 1;
L_0x55a1f3cdf610 .part L_0x55a1f3ce17d0, 0, 1;
L_0x55a1f3cdf740 .part L_0x55a1f3ce18c0, 0, 1;
L_0x55a1f3cdfd50 .part L_0x55a1f3ce1730, 1, 1;
L_0x55a1f3cdfe80 .part L_0x55a1f3ce17d0, 1, 1;
L_0x55a1f3cdffb0 .part L_0x55a1f3ce18c0, 1, 1;
L_0x55a1f3ce06f0 .part L_0x55a1f3ce1730, 2, 1;
L_0x55a1f3ce0820 .part L_0x55a1f3ce17d0, 2, 1;
L_0x55a1f3ce09a0 .part L_0x55a1f3ce18c0, 2, 1;
L_0x55a1f3ce0f70 .part L_0x55a1f3ce1730, 3, 1;
L_0x55a1f3ce1130 .part L_0x55a1f3ce17d0, 3, 1;
L_0x55a1f3ce12f0 .part L_0x55a1f3ce18c0, 3, 1;
L_0x55a1f3ce1520 .concat8 [ 1 1 1 1], L_0x55a1f3cdef80, L_0x55a1f3cdf8e0, L_0x55a1f3ce0190, L_0x55a1f3ce0b40;
L_0x55a1f3ce15c0 .concat8 [ 1 1 1 1], L_0x55a1f3cdf3d0, L_0x55a1f3cdfc40, L_0x55a1f3ce05e0, L_0x55a1f3ce0e60;
S_0x55a1f38bde40 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38bdbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cde9f0 .functor XOR 1, L_0x55a1f3cdf4e0, L_0x55a1f3cdf610, C4<0>, C4<0>;
L_0x55a1f3cdef80 .functor XOR 1, L_0x55a1f3cde9f0, L_0x55a1f3cdf740, C4<0>, C4<0>;
L_0x55a1f3cdf040 .functor AND 1, L_0x55a1f3cdf4e0, L_0x55a1f3cdf610, C4<1>, C4<1>;
L_0x55a1f3cdf150 .functor AND 1, L_0x55a1f3cdf4e0, L_0x55a1f3cdf740, C4<1>, C4<1>;
L_0x55a1f3cdf210 .functor OR 1, L_0x55a1f3cdf040, L_0x55a1f3cdf150, C4<0>, C4<0>;
L_0x55a1f3cdf320 .functor AND 1, L_0x55a1f3cdf740, L_0x55a1f3cdf610, C4<1>, C4<1>;
L_0x55a1f3cdf3d0 .functor OR 1, L_0x55a1f3cdf210, L_0x55a1f3cdf320, C4<0>, C4<0>;
v0x55a1f38be0c0_0 .net *"_s0", 0 0, L_0x55a1f3cde9f0;  1 drivers
v0x55a1f38be1c0_0 .net *"_s10", 0 0, L_0x55a1f3cdf320;  1 drivers
v0x55a1f38be2a0_0 .net *"_s4", 0 0, L_0x55a1f3cdf040;  1 drivers
v0x55a1f38be390_0 .net *"_s6", 0 0, L_0x55a1f3cdf150;  1 drivers
v0x55a1f38be470_0 .net *"_s8", 0 0, L_0x55a1f3cdf210;  1 drivers
v0x55a1f38be5a0_0 .net "a", 0 0, L_0x55a1f3cdf4e0;  1 drivers
v0x55a1f38be660_0 .net "b", 0 0, L_0x55a1f3cdf610;  1 drivers
v0x55a1f38be720_0 .net "ca", 0 0, L_0x55a1f3cdf3d0;  1 drivers
v0x55a1f38be7e0_0 .net "cin", 0 0, L_0x55a1f3cdf740;  1 drivers
v0x55a1f38be930_0 .net "sum", 0 0, L_0x55a1f3cdef80;  1 drivers
S_0x55a1f38bea90 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38bdbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cdf870 .functor XOR 1, L_0x55a1f3cdfd50, L_0x55a1f3cdfe80, C4<0>, C4<0>;
L_0x55a1f3cdf8e0 .functor XOR 1, L_0x55a1f3cdf870, L_0x55a1f3cdffb0, C4<0>, C4<0>;
L_0x55a1f3cdf950 .functor AND 1, L_0x55a1f3cdfd50, L_0x55a1f3cdfe80, C4<1>, C4<1>;
L_0x55a1f3cdf9c0 .functor AND 1, L_0x55a1f3cdfd50, L_0x55a1f3cdffb0, C4<1>, C4<1>;
L_0x55a1f3cdfa80 .functor OR 1, L_0x55a1f3cdf950, L_0x55a1f3cdf9c0, C4<0>, C4<0>;
L_0x55a1f3cdfb90 .functor AND 1, L_0x55a1f3cdffb0, L_0x55a1f3cdfe80, C4<1>, C4<1>;
L_0x55a1f3cdfc40 .functor OR 1, L_0x55a1f3cdfa80, L_0x55a1f3cdfb90, C4<0>, C4<0>;
v0x55a1f38becb0_0 .net *"_s0", 0 0, L_0x55a1f3cdf870;  1 drivers
v0x55a1f38bed90_0 .net *"_s10", 0 0, L_0x55a1f3cdfb90;  1 drivers
v0x55a1f38bee70_0 .net *"_s4", 0 0, L_0x55a1f3cdf950;  1 drivers
v0x55a1f38bef60_0 .net *"_s6", 0 0, L_0x55a1f3cdf9c0;  1 drivers
v0x55a1f38bf040_0 .net *"_s8", 0 0, L_0x55a1f3cdfa80;  1 drivers
v0x55a1f38bf170_0 .net "a", 0 0, L_0x55a1f3cdfd50;  1 drivers
v0x55a1f38bf230_0 .net "b", 0 0, L_0x55a1f3cdfe80;  1 drivers
v0x55a1f38bf2f0_0 .net "ca", 0 0, L_0x55a1f3cdfc40;  1 drivers
v0x55a1f38bf3b0_0 .net "cin", 0 0, L_0x55a1f3cdffb0;  1 drivers
v0x55a1f38bf500_0 .net "sum", 0 0, L_0x55a1f3cdf8e0;  1 drivers
S_0x55a1f38bf660 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38bdbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce0120 .functor XOR 1, L_0x55a1f3ce06f0, L_0x55a1f3ce0820, C4<0>, C4<0>;
L_0x55a1f3ce0190 .functor XOR 1, L_0x55a1f3ce0120, L_0x55a1f3ce09a0, C4<0>, C4<0>;
L_0x55a1f3ce0250 .functor AND 1, L_0x55a1f3ce06f0, L_0x55a1f3ce0820, C4<1>, C4<1>;
L_0x55a1f3ce0360 .functor AND 1, L_0x55a1f3ce06f0, L_0x55a1f3ce09a0, C4<1>, C4<1>;
L_0x55a1f3ce0420 .functor OR 1, L_0x55a1f3ce0250, L_0x55a1f3ce0360, C4<0>, C4<0>;
L_0x55a1f3ce0530 .functor AND 1, L_0x55a1f3ce09a0, L_0x55a1f3ce0820, C4<1>, C4<1>;
L_0x55a1f3ce05e0 .functor OR 1, L_0x55a1f3ce0420, L_0x55a1f3ce0530, C4<0>, C4<0>;
v0x55a1f38bf890_0 .net *"_s0", 0 0, L_0x55a1f3ce0120;  1 drivers
v0x55a1f38bf970_0 .net *"_s10", 0 0, L_0x55a1f3ce0530;  1 drivers
v0x55a1f38bfa50_0 .net *"_s4", 0 0, L_0x55a1f3ce0250;  1 drivers
v0x55a1f38bfb40_0 .net *"_s6", 0 0, L_0x55a1f3ce0360;  1 drivers
v0x55a1f38bfc20_0 .net *"_s8", 0 0, L_0x55a1f3ce0420;  1 drivers
v0x55a1f38bfd50_0 .net "a", 0 0, L_0x55a1f3ce06f0;  1 drivers
v0x55a1f38bfe10_0 .net "b", 0 0, L_0x55a1f3ce0820;  1 drivers
v0x55a1f38bfed0_0 .net "ca", 0 0, L_0x55a1f3ce05e0;  1 drivers
v0x55a1f38bff90_0 .net "cin", 0 0, L_0x55a1f3ce09a0;  1 drivers
v0x55a1f38c00e0_0 .net "sum", 0 0, L_0x55a1f3ce0190;  1 drivers
S_0x55a1f38c0240 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38bdbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce0ad0 .functor XOR 1, L_0x55a1f3ce0f70, L_0x55a1f3ce1130, C4<0>, C4<0>;
L_0x55a1f3ce0b40 .functor XOR 1, L_0x55a1f3ce0ad0, L_0x55a1f3ce12f0, C4<0>, C4<0>;
L_0x55a1f3ce0bb0 .functor AND 1, L_0x55a1f3ce0f70, L_0x55a1f3ce1130, C4<1>, C4<1>;
L_0x55a1f3ce0c20 .functor AND 1, L_0x55a1f3ce0f70, L_0x55a1f3ce12f0, C4<1>, C4<1>;
L_0x55a1f3ce0ce0 .functor OR 1, L_0x55a1f3ce0bb0, L_0x55a1f3ce0c20, C4<0>, C4<0>;
L_0x55a1f3ce0df0 .functor AND 1, L_0x55a1f3ce12f0, L_0x55a1f3ce1130, C4<1>, C4<1>;
L_0x55a1f3ce0e60 .functor OR 1, L_0x55a1f3ce0ce0, L_0x55a1f3ce0df0, C4<0>, C4<0>;
v0x55a1f38c0440_0 .net *"_s0", 0 0, L_0x55a1f3ce0ad0;  1 drivers
v0x55a1f38c0540_0 .net *"_s10", 0 0, L_0x55a1f3ce0df0;  1 drivers
v0x55a1f38c0620_0 .net *"_s4", 0 0, L_0x55a1f3ce0bb0;  1 drivers
v0x55a1f38c0710_0 .net *"_s6", 0 0, L_0x55a1f3ce0c20;  1 drivers
v0x55a1f38c07f0_0 .net *"_s8", 0 0, L_0x55a1f3ce0ce0;  1 drivers
v0x55a1f38c0920_0 .net "a", 0 0, L_0x55a1f3ce0f70;  1 drivers
v0x55a1f38c09e0_0 .net "b", 0 0, L_0x55a1f3ce1130;  1 drivers
v0x55a1f38c0aa0_0 .net "ca", 0 0, L_0x55a1f3ce0e60;  1 drivers
v0x55a1f38c0b60_0 .net "cin", 0 0, L_0x55a1f3ce12f0;  1 drivers
v0x55a1f38c0cb0_0 .net "sum", 0 0, L_0x55a1f3ce0b40;  1 drivers
S_0x55a1f38c1310 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38b6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38c4550_0 .net "a", 3 0, L_0x55a1f3ce40d0;  1 drivers
v0x55a1f38c4650_0 .net "b", 3 0, L_0x55a1f3ce4200;  1 drivers
v0x55a1f38c4730_0 .net "ca", 3 0, L_0x55a1f3ce3f60;  1 drivers
v0x55a1f38c47f0_0 .net "cin", 3 0, L_0x55a1f3ce4330;  1 drivers
v0x55a1f38c48d0_0 .net "sum", 3 0, L_0x55a1f3ce3ec0;  1 drivers
L_0x55a1f3ce1e80 .part L_0x55a1f3ce40d0, 0, 1;
L_0x55a1f3ce1fb0 .part L_0x55a1f3ce4200, 0, 1;
L_0x55a1f3ce20e0 .part L_0x55a1f3ce4330, 0, 1;
L_0x55a1f3ce26f0 .part L_0x55a1f3ce40d0, 1, 1;
L_0x55a1f3ce2820 .part L_0x55a1f3ce4200, 1, 1;
L_0x55a1f3ce2950 .part L_0x55a1f3ce4330, 1, 1;
L_0x55a1f3ce3090 .part L_0x55a1f3ce40d0, 2, 1;
L_0x55a1f3ce31c0 .part L_0x55a1f3ce4200, 2, 1;
L_0x55a1f3ce3340 .part L_0x55a1f3ce4330, 2, 1;
L_0x55a1f3ce3910 .part L_0x55a1f3ce40d0, 3, 1;
L_0x55a1f3ce3ad0 .part L_0x55a1f3ce4200, 3, 1;
L_0x55a1f3ce3c90 .part L_0x55a1f3ce4330, 3, 1;
L_0x55a1f3ce3ec0 .concat8 [ 1 1 1 1], L_0x55a1f3ce1960, L_0x55a1f3ce2280, L_0x55a1f3ce2b30, L_0x55a1f3ce34e0;
L_0x55a1f3ce3f60 .concat8 [ 1 1 1 1], L_0x55a1f3ce1d70, L_0x55a1f3ce25e0, L_0x55a1f3ce2f80, L_0x55a1f3ce3800;
S_0x55a1f38c1560 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38c1310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce14b0 .functor XOR 1, L_0x55a1f3ce1e80, L_0x55a1f3ce1fb0, C4<0>, C4<0>;
L_0x55a1f3ce1960 .functor XOR 1, L_0x55a1f3ce14b0, L_0x55a1f3ce20e0, C4<0>, C4<0>;
L_0x55a1f3ce1a20 .functor AND 1, L_0x55a1f3ce1e80, L_0x55a1f3ce1fb0, C4<1>, C4<1>;
L_0x55a1f3ce1b30 .functor AND 1, L_0x55a1f3ce1e80, L_0x55a1f3ce20e0, C4<1>, C4<1>;
L_0x55a1f3ce1bf0 .functor OR 1, L_0x55a1f3ce1a20, L_0x55a1f3ce1b30, C4<0>, C4<0>;
L_0x55a1f3ce1d00 .functor AND 1, L_0x55a1f3ce20e0, L_0x55a1f3ce1fb0, C4<1>, C4<1>;
L_0x55a1f3ce1d70 .functor OR 1, L_0x55a1f3ce1bf0, L_0x55a1f3ce1d00, C4<0>, C4<0>;
v0x55a1f38c1800_0 .net *"_s0", 0 0, L_0x55a1f3ce14b0;  1 drivers
v0x55a1f38c1900_0 .net *"_s10", 0 0, L_0x55a1f3ce1d00;  1 drivers
v0x55a1f38c19e0_0 .net *"_s4", 0 0, L_0x55a1f3ce1a20;  1 drivers
v0x55a1f38c1ad0_0 .net *"_s6", 0 0, L_0x55a1f3ce1b30;  1 drivers
v0x55a1f38c1bb0_0 .net *"_s8", 0 0, L_0x55a1f3ce1bf0;  1 drivers
v0x55a1f38c1ce0_0 .net "a", 0 0, L_0x55a1f3ce1e80;  1 drivers
v0x55a1f38c1da0_0 .net "b", 0 0, L_0x55a1f3ce1fb0;  1 drivers
v0x55a1f38c1e60_0 .net "ca", 0 0, L_0x55a1f3ce1d70;  1 drivers
v0x55a1f38c1f20_0 .net "cin", 0 0, L_0x55a1f3ce20e0;  1 drivers
v0x55a1f38c2070_0 .net "sum", 0 0, L_0x55a1f3ce1960;  1 drivers
S_0x55a1f38c21d0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38c1310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce2210 .functor XOR 1, L_0x55a1f3ce26f0, L_0x55a1f3ce2820, C4<0>, C4<0>;
L_0x55a1f3ce2280 .functor XOR 1, L_0x55a1f3ce2210, L_0x55a1f3ce2950, C4<0>, C4<0>;
L_0x55a1f3ce22f0 .functor AND 1, L_0x55a1f3ce26f0, L_0x55a1f3ce2820, C4<1>, C4<1>;
L_0x55a1f3ce2360 .functor AND 1, L_0x55a1f3ce26f0, L_0x55a1f3ce2950, C4<1>, C4<1>;
L_0x55a1f3ce2420 .functor OR 1, L_0x55a1f3ce22f0, L_0x55a1f3ce2360, C4<0>, C4<0>;
L_0x55a1f3ce2530 .functor AND 1, L_0x55a1f3ce2950, L_0x55a1f3ce2820, C4<1>, C4<1>;
L_0x55a1f3ce25e0 .functor OR 1, L_0x55a1f3ce2420, L_0x55a1f3ce2530, C4<0>, C4<0>;
v0x55a1f38c23f0_0 .net *"_s0", 0 0, L_0x55a1f3ce2210;  1 drivers
v0x55a1f38c24d0_0 .net *"_s10", 0 0, L_0x55a1f3ce2530;  1 drivers
v0x55a1f38c25b0_0 .net *"_s4", 0 0, L_0x55a1f3ce22f0;  1 drivers
v0x55a1f38c26a0_0 .net *"_s6", 0 0, L_0x55a1f3ce2360;  1 drivers
v0x55a1f38c2780_0 .net *"_s8", 0 0, L_0x55a1f3ce2420;  1 drivers
v0x55a1f38c28b0_0 .net "a", 0 0, L_0x55a1f3ce26f0;  1 drivers
v0x55a1f38c2970_0 .net "b", 0 0, L_0x55a1f3ce2820;  1 drivers
v0x55a1f38c2a30_0 .net "ca", 0 0, L_0x55a1f3ce25e0;  1 drivers
v0x55a1f38c2af0_0 .net "cin", 0 0, L_0x55a1f3ce2950;  1 drivers
v0x55a1f38c2c40_0 .net "sum", 0 0, L_0x55a1f3ce2280;  1 drivers
S_0x55a1f38c2da0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38c1310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce2ac0 .functor XOR 1, L_0x55a1f3ce3090, L_0x55a1f3ce31c0, C4<0>, C4<0>;
L_0x55a1f3ce2b30 .functor XOR 1, L_0x55a1f3ce2ac0, L_0x55a1f3ce3340, C4<0>, C4<0>;
L_0x55a1f3ce2bf0 .functor AND 1, L_0x55a1f3ce3090, L_0x55a1f3ce31c0, C4<1>, C4<1>;
L_0x55a1f3ce2d00 .functor AND 1, L_0x55a1f3ce3090, L_0x55a1f3ce3340, C4<1>, C4<1>;
L_0x55a1f3ce2dc0 .functor OR 1, L_0x55a1f3ce2bf0, L_0x55a1f3ce2d00, C4<0>, C4<0>;
L_0x55a1f3ce2ed0 .functor AND 1, L_0x55a1f3ce3340, L_0x55a1f3ce31c0, C4<1>, C4<1>;
L_0x55a1f3ce2f80 .functor OR 1, L_0x55a1f3ce2dc0, L_0x55a1f3ce2ed0, C4<0>, C4<0>;
v0x55a1f38c2fd0_0 .net *"_s0", 0 0, L_0x55a1f3ce2ac0;  1 drivers
v0x55a1f38c30b0_0 .net *"_s10", 0 0, L_0x55a1f3ce2ed0;  1 drivers
v0x55a1f38c3190_0 .net *"_s4", 0 0, L_0x55a1f3ce2bf0;  1 drivers
v0x55a1f38c3280_0 .net *"_s6", 0 0, L_0x55a1f3ce2d00;  1 drivers
v0x55a1f38c3360_0 .net *"_s8", 0 0, L_0x55a1f3ce2dc0;  1 drivers
v0x55a1f38c3490_0 .net "a", 0 0, L_0x55a1f3ce3090;  1 drivers
v0x55a1f38c3550_0 .net "b", 0 0, L_0x55a1f3ce31c0;  1 drivers
v0x55a1f38c3610_0 .net "ca", 0 0, L_0x55a1f3ce2f80;  1 drivers
v0x55a1f38c36d0_0 .net "cin", 0 0, L_0x55a1f3ce3340;  1 drivers
v0x55a1f38c3820_0 .net "sum", 0 0, L_0x55a1f3ce2b30;  1 drivers
S_0x55a1f38c3980 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38c1310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce3470 .functor XOR 1, L_0x55a1f3ce3910, L_0x55a1f3ce3ad0, C4<0>, C4<0>;
L_0x55a1f3ce34e0 .functor XOR 1, L_0x55a1f3ce3470, L_0x55a1f3ce3c90, C4<0>, C4<0>;
L_0x55a1f3ce3550 .functor AND 1, L_0x55a1f3ce3910, L_0x55a1f3ce3ad0, C4<1>, C4<1>;
L_0x55a1f3ce35c0 .functor AND 1, L_0x55a1f3ce3910, L_0x55a1f3ce3c90, C4<1>, C4<1>;
L_0x55a1f3ce3680 .functor OR 1, L_0x55a1f3ce3550, L_0x55a1f3ce35c0, C4<0>, C4<0>;
L_0x55a1f3ce3790 .functor AND 1, L_0x55a1f3ce3c90, L_0x55a1f3ce3ad0, C4<1>, C4<1>;
L_0x55a1f3ce3800 .functor OR 1, L_0x55a1f3ce3680, L_0x55a1f3ce3790, C4<0>, C4<0>;
v0x55a1f38c3b80_0 .net *"_s0", 0 0, L_0x55a1f3ce3470;  1 drivers
v0x55a1f38c3c80_0 .net *"_s10", 0 0, L_0x55a1f3ce3790;  1 drivers
v0x55a1f38c3d60_0 .net *"_s4", 0 0, L_0x55a1f3ce3550;  1 drivers
v0x55a1f38c3e50_0 .net *"_s6", 0 0, L_0x55a1f3ce35c0;  1 drivers
v0x55a1f38c3f30_0 .net *"_s8", 0 0, L_0x55a1f3ce3680;  1 drivers
v0x55a1f38c4060_0 .net "a", 0 0, L_0x55a1f3ce3910;  1 drivers
v0x55a1f38c4120_0 .net "b", 0 0, L_0x55a1f3ce3ad0;  1 drivers
v0x55a1f38c41e0_0 .net "ca", 0 0, L_0x55a1f3ce3800;  1 drivers
v0x55a1f38c42a0_0 .net "cin", 0 0, L_0x55a1f3ce3c90;  1 drivers
v0x55a1f38c43f0_0 .net "sum", 0 0, L_0x55a1f3ce34e0;  1 drivers
S_0x55a1f38c5c00 .scope module, "a_9" "sixtyBitAdder" 10 72, 12 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "a"
    .port_info 1 /INPUT 65 "b"
    .port_info 2 /INPUT 65 "cin"
    .port_info 3 /OUTPUT 65 "sum"
    .port_info 4 /OUTPUT 65 "ca"
L_0x7fcc609e1d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3900300_0 .net/2u *"_s2", 0 0, L_0x7fcc609e1d50;  1 drivers
L_0x7fcc609e1d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3900400_0 .net/2u *"_s6", 0 0, L_0x7fcc609e1d98;  1 drivers
v0x55a1f39004e0_0 .net "a", 64 0, L_0x55a1f3d11f80;  1 drivers
v0x55a1f39005a0_0 .net "b", 64 0, L_0x55a1f3d120b0;  1 drivers
v0x55a1f3900680_0 .net "ca", 64 0, L_0x55a1f3d11da0;  1 drivers
v0x55a1f39007b0_0 .net "cin", 64 0, L_0x55a1f3d12230;  1 drivers
v0x55a1f3900890_0 .net "sum", 64 0, L_0x55a1f3d11c10;  1 drivers
L_0x55a1f3cfb780 .part L_0x55a1f3d11f80, 0, 32;
L_0x55a1f3cfb820 .part L_0x55a1f3d120b0, 0, 32;
L_0x55a1f3cfb8c0 .part L_0x55a1f3d12230, 0, 32;
L_0x55a1f3d11940 .part L_0x55a1f3d11f80, 32, 32;
L_0x55a1f3d11a30 .part L_0x55a1f3d120b0, 32, 32;
L_0x55a1f3d11b20 .part L_0x55a1f3d12230, 32, 32;
L_0x55a1f3d11c10 .concat8 [ 32 32 1 0], L_0x55a1f3cfb4b0, L_0x55a1f3d11670, L_0x7fcc609e1d98;
L_0x55a1f3d11da0 .concat8 [ 1 32 32 0], L_0x7fcc609e1d50, L_0x55a1f3cfb5f0, L_0x55a1f3d117b0;
S_0x55a1f38c5f60 .scope module, "FA_0" "thirtBitAdder" 12 13, 13 3 0, S_0x55a1f38c5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f38e2bc0_0 .net "a", 31 0, L_0x55a1f3cfb780;  1 drivers
v0x55a1f38e2cc0_0 .net "b", 31 0, L_0x55a1f3cfb820;  1 drivers
v0x55a1f38e2da0_0 .net "ca", 31 0, L_0x55a1f3cfb5f0;  1 drivers
v0x55a1f38e2e60_0 .net "cin", 31 0, L_0x55a1f3cfb8c0;  1 drivers
v0x55a1f38e2f40_0 .net "sum", 31 0, L_0x55a1f3cfb4b0;  1 drivers
L_0x55a1f3cf0390 .part L_0x55a1f3cfb780, 0, 16;
L_0x55a1f3cf0430 .part L_0x55a1f3cfb820, 0, 16;
L_0x55a1f3cf04d0 .part L_0x55a1f3cfb8c0, 0, 16;
L_0x55a1f3cfb1a0 .part L_0x55a1f3cfb780, 16, 16;
L_0x55a1f3cfb290 .part L_0x55a1f3cfb820, 16, 16;
L_0x55a1f3cfb380 .part L_0x55a1f3cfb8c0, 16, 16;
L_0x55a1f3cfb4b0 .concat8 [ 16 16 0 0], L_0x55a1f3cf0090, L_0x55a1f3cfaea0;
L_0x55a1f3cfb5f0 .concat8 [ 16 16 0 0], L_0x55a1f3cf0130, L_0x55a1f3cfaf40;
S_0x55a1f38c6200 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f38c5f60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38d4170_0 .net "a", 15 0, L_0x55a1f3cf0390;  1 drivers
v0x55a1f38d4270_0 .net "b", 15 0, L_0x55a1f3cf0430;  1 drivers
v0x55a1f38d4350_0 .net "ca", 15 0, L_0x55a1f3cf0130;  1 drivers
v0x55a1f38d4410_0 .net "cin", 15 0, L_0x55a1f3cf04d0;  1 drivers
v0x55a1f38d44f0_0 .net "sum", 15 0, L_0x55a1f3cf0090;  1 drivers
L_0x55a1f3ce7ea0 .part L_0x55a1f3cf0390, 0, 4;
L_0x55a1f3ce7f40 .part L_0x55a1f3cf0430, 0, 4;
L_0x55a1f3ce7fe0 .part L_0x55a1f3cf04d0, 0, 4;
L_0x55a1f3cea830 .part L_0x55a1f3cf0390, 4, 4;
L_0x55a1f3cea920 .part L_0x55a1f3cf0430, 4, 4;
L_0x55a1f3ceaa10 .part L_0x55a1f3cf04d0, 4, 4;
L_0x55a1f3ced2f0 .part L_0x55a1f3cf0390, 8, 4;
L_0x55a1f3ced390 .part L_0x55a1f3cf0430, 8, 4;
L_0x55a1f3ced480 .part L_0x55a1f3cf04d0, 8, 4;
L_0x55a1f3cefc90 .part L_0x55a1f3cf0390, 12, 4;
L_0x55a1f3cefdc0 .part L_0x55a1f3cf0430, 12, 4;
L_0x55a1f3cefef0 .part L_0x55a1f3cf04d0, 12, 4;
L_0x55a1f3cf0090 .concat8 [ 4 4 4 4], L_0x55a1f3ce7c90, L_0x55a1f3cea620, L_0x55a1f3ced0e0, L_0x55a1f3cefa80;
L_0x55a1f3cf0130 .concat8 [ 4 4 4 4], L_0x55a1f3ce7d30, L_0x55a1f3cea6c0, L_0x55a1f3ced180, L_0x55a1f3cefb20;
S_0x55a1f38c64a0 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38c96a0_0 .net "a", 3 0, L_0x55a1f3ce7ea0;  1 drivers
v0x55a1f38c97a0_0 .net "b", 3 0, L_0x55a1f3ce7f40;  1 drivers
v0x55a1f38c9880_0 .net "ca", 3 0, L_0x55a1f3ce7d30;  1 drivers
v0x55a1f38c9940_0 .net "cin", 3 0, L_0x55a1f3ce7fe0;  1 drivers
v0x55a1f38c9a20_0 .net "sum", 3 0, L_0x55a1f3ce7c90;  1 drivers
L_0x55a1f3ce5c50 .part L_0x55a1f3ce7ea0, 0, 1;
L_0x55a1f3ce5d80 .part L_0x55a1f3ce7f40, 0, 1;
L_0x55a1f3ce5eb0 .part L_0x55a1f3ce7fe0, 0, 1;
L_0x55a1f3ce64c0 .part L_0x55a1f3ce7ea0, 1, 1;
L_0x55a1f3ce65f0 .part L_0x55a1f3ce7f40, 1, 1;
L_0x55a1f3ce6720 .part L_0x55a1f3ce7fe0, 1, 1;
L_0x55a1f3ce6e60 .part L_0x55a1f3ce7ea0, 2, 1;
L_0x55a1f3ce6f90 .part L_0x55a1f3ce7f40, 2, 1;
L_0x55a1f3ce7110 .part L_0x55a1f3ce7fe0, 2, 1;
L_0x55a1f3ce76e0 .part L_0x55a1f3ce7ea0, 3, 1;
L_0x55a1f3ce78a0 .part L_0x55a1f3ce7f40, 3, 1;
L_0x55a1f3ce7a60 .part L_0x55a1f3ce7fe0, 3, 1;
L_0x55a1f3ce7c90 .concat8 [ 1 1 1 1], L_0x55a1f3ce3e50, L_0x55a1f3ce6050, L_0x55a1f3ce6900, L_0x55a1f3ce72b0;
L_0x55a1f3ce7d30 .concat8 [ 1 1 1 1], L_0x55a1f3ce5b40, L_0x55a1f3ce63b0, L_0x55a1f3ce6d50, L_0x55a1f3ce75d0;
S_0x55a1f38c6740 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38c64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce4460 .functor XOR 1, L_0x55a1f3ce5c50, L_0x55a1f3ce5d80, C4<0>, C4<0>;
L_0x55a1f3ce3e50 .functor XOR 1, L_0x55a1f3ce4460, L_0x55a1f3ce5eb0, C4<0>, C4<0>;
L_0x55a1f3ce57f0 .functor AND 1, L_0x55a1f3ce5c50, L_0x55a1f3ce5d80, C4<1>, C4<1>;
L_0x55a1f3ce5900 .functor AND 1, L_0x55a1f3ce5c50, L_0x55a1f3ce5eb0, C4<1>, C4<1>;
L_0x55a1f3ce59c0 .functor OR 1, L_0x55a1f3ce57f0, L_0x55a1f3ce5900, C4<0>, C4<0>;
L_0x55a1f3ce5ad0 .functor AND 1, L_0x55a1f3ce5eb0, L_0x55a1f3ce5d80, C4<1>, C4<1>;
L_0x55a1f3ce5b40 .functor OR 1, L_0x55a1f3ce59c0, L_0x55a1f3ce5ad0, C4<0>, C4<0>;
v0x55a1f38c69e0_0 .net *"_s0", 0 0, L_0x55a1f3ce4460;  1 drivers
v0x55a1f38c6ae0_0 .net *"_s10", 0 0, L_0x55a1f3ce5ad0;  1 drivers
v0x55a1f38c6bc0_0 .net *"_s4", 0 0, L_0x55a1f3ce57f0;  1 drivers
v0x55a1f38c6cb0_0 .net *"_s6", 0 0, L_0x55a1f3ce5900;  1 drivers
v0x55a1f38c6d90_0 .net *"_s8", 0 0, L_0x55a1f3ce59c0;  1 drivers
v0x55a1f38c6ec0_0 .net "a", 0 0, L_0x55a1f3ce5c50;  1 drivers
v0x55a1f38c6f80_0 .net "b", 0 0, L_0x55a1f3ce5d80;  1 drivers
v0x55a1f38c7040_0 .net "ca", 0 0, L_0x55a1f3ce5b40;  1 drivers
v0x55a1f38c7100_0 .net "cin", 0 0, L_0x55a1f3ce5eb0;  1 drivers
v0x55a1f38c71c0_0 .net "sum", 0 0, L_0x55a1f3ce3e50;  1 drivers
S_0x55a1f38c7320 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38c64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce5fe0 .functor XOR 1, L_0x55a1f3ce64c0, L_0x55a1f3ce65f0, C4<0>, C4<0>;
L_0x55a1f3ce6050 .functor XOR 1, L_0x55a1f3ce5fe0, L_0x55a1f3ce6720, C4<0>, C4<0>;
L_0x55a1f3ce60c0 .functor AND 1, L_0x55a1f3ce64c0, L_0x55a1f3ce65f0, C4<1>, C4<1>;
L_0x55a1f3ce6130 .functor AND 1, L_0x55a1f3ce64c0, L_0x55a1f3ce6720, C4<1>, C4<1>;
L_0x55a1f3ce61f0 .functor OR 1, L_0x55a1f3ce60c0, L_0x55a1f3ce6130, C4<0>, C4<0>;
L_0x55a1f3ce6300 .functor AND 1, L_0x55a1f3ce6720, L_0x55a1f3ce65f0, C4<1>, C4<1>;
L_0x55a1f3ce63b0 .functor OR 1, L_0x55a1f3ce61f0, L_0x55a1f3ce6300, C4<0>, C4<0>;
v0x55a1f38c7540_0 .net *"_s0", 0 0, L_0x55a1f3ce5fe0;  1 drivers
v0x55a1f38c7620_0 .net *"_s10", 0 0, L_0x55a1f3ce6300;  1 drivers
v0x55a1f38c7700_0 .net *"_s4", 0 0, L_0x55a1f3ce60c0;  1 drivers
v0x55a1f38c77f0_0 .net *"_s6", 0 0, L_0x55a1f3ce6130;  1 drivers
v0x55a1f38c78d0_0 .net *"_s8", 0 0, L_0x55a1f3ce61f0;  1 drivers
v0x55a1f38c7a00_0 .net "a", 0 0, L_0x55a1f3ce64c0;  1 drivers
v0x55a1f38c7ac0_0 .net "b", 0 0, L_0x55a1f3ce65f0;  1 drivers
v0x55a1f38c7b80_0 .net "ca", 0 0, L_0x55a1f3ce63b0;  1 drivers
v0x55a1f38c7c40_0 .net "cin", 0 0, L_0x55a1f3ce6720;  1 drivers
v0x55a1f38c7d90_0 .net "sum", 0 0, L_0x55a1f3ce6050;  1 drivers
S_0x55a1f38c7ef0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38c64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce6890 .functor XOR 1, L_0x55a1f3ce6e60, L_0x55a1f3ce6f90, C4<0>, C4<0>;
L_0x55a1f3ce6900 .functor XOR 1, L_0x55a1f3ce6890, L_0x55a1f3ce7110, C4<0>, C4<0>;
L_0x55a1f3ce69c0 .functor AND 1, L_0x55a1f3ce6e60, L_0x55a1f3ce6f90, C4<1>, C4<1>;
L_0x55a1f3ce6ad0 .functor AND 1, L_0x55a1f3ce6e60, L_0x55a1f3ce7110, C4<1>, C4<1>;
L_0x55a1f3ce6b90 .functor OR 1, L_0x55a1f3ce69c0, L_0x55a1f3ce6ad0, C4<0>, C4<0>;
L_0x55a1f3ce6ca0 .functor AND 1, L_0x55a1f3ce7110, L_0x55a1f3ce6f90, C4<1>, C4<1>;
L_0x55a1f3ce6d50 .functor OR 1, L_0x55a1f3ce6b90, L_0x55a1f3ce6ca0, C4<0>, C4<0>;
v0x55a1f38c8120_0 .net *"_s0", 0 0, L_0x55a1f3ce6890;  1 drivers
v0x55a1f38c8200_0 .net *"_s10", 0 0, L_0x55a1f3ce6ca0;  1 drivers
v0x55a1f38c82e0_0 .net *"_s4", 0 0, L_0x55a1f3ce69c0;  1 drivers
v0x55a1f38c83d0_0 .net *"_s6", 0 0, L_0x55a1f3ce6ad0;  1 drivers
v0x55a1f38c84b0_0 .net *"_s8", 0 0, L_0x55a1f3ce6b90;  1 drivers
v0x55a1f38c85e0_0 .net "a", 0 0, L_0x55a1f3ce6e60;  1 drivers
v0x55a1f38c86a0_0 .net "b", 0 0, L_0x55a1f3ce6f90;  1 drivers
v0x55a1f38c8760_0 .net "ca", 0 0, L_0x55a1f3ce6d50;  1 drivers
v0x55a1f38c8820_0 .net "cin", 0 0, L_0x55a1f3ce7110;  1 drivers
v0x55a1f38c8970_0 .net "sum", 0 0, L_0x55a1f3ce6900;  1 drivers
S_0x55a1f38c8ad0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38c64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce7240 .functor XOR 1, L_0x55a1f3ce76e0, L_0x55a1f3ce78a0, C4<0>, C4<0>;
L_0x55a1f3ce72b0 .functor XOR 1, L_0x55a1f3ce7240, L_0x55a1f3ce7a60, C4<0>, C4<0>;
L_0x55a1f3ce7320 .functor AND 1, L_0x55a1f3ce76e0, L_0x55a1f3ce78a0, C4<1>, C4<1>;
L_0x55a1f3ce7390 .functor AND 1, L_0x55a1f3ce76e0, L_0x55a1f3ce7a60, C4<1>, C4<1>;
L_0x55a1f3ce7450 .functor OR 1, L_0x55a1f3ce7320, L_0x55a1f3ce7390, C4<0>, C4<0>;
L_0x55a1f3ce7560 .functor AND 1, L_0x55a1f3ce7a60, L_0x55a1f3ce78a0, C4<1>, C4<1>;
L_0x55a1f3ce75d0 .functor OR 1, L_0x55a1f3ce7450, L_0x55a1f3ce7560, C4<0>, C4<0>;
v0x55a1f38c8cd0_0 .net *"_s0", 0 0, L_0x55a1f3ce7240;  1 drivers
v0x55a1f38c8dd0_0 .net *"_s10", 0 0, L_0x55a1f3ce7560;  1 drivers
v0x55a1f38c8eb0_0 .net *"_s4", 0 0, L_0x55a1f3ce7320;  1 drivers
v0x55a1f38c8fa0_0 .net *"_s6", 0 0, L_0x55a1f3ce7390;  1 drivers
v0x55a1f38c9080_0 .net *"_s8", 0 0, L_0x55a1f3ce7450;  1 drivers
v0x55a1f38c91b0_0 .net "a", 0 0, L_0x55a1f3ce76e0;  1 drivers
v0x55a1f38c9270_0 .net "b", 0 0, L_0x55a1f3ce78a0;  1 drivers
v0x55a1f38c9330_0 .net "ca", 0 0, L_0x55a1f3ce75d0;  1 drivers
v0x55a1f38c93f0_0 .net "cin", 0 0, L_0x55a1f3ce7a60;  1 drivers
v0x55a1f38c9540_0 .net "sum", 0 0, L_0x55a1f3ce72b0;  1 drivers
S_0x55a1f38c9ba0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38ccde0_0 .net "a", 3 0, L_0x55a1f3cea830;  1 drivers
v0x55a1f38ccee0_0 .net "b", 3 0, L_0x55a1f3cea920;  1 drivers
v0x55a1f38ccfc0_0 .net "ca", 3 0, L_0x55a1f3cea6c0;  1 drivers
v0x55a1f38cd080_0 .net "cin", 3 0, L_0x55a1f3ceaa10;  1 drivers
v0x55a1f38cd160_0 .net "sum", 3 0, L_0x55a1f3cea620;  1 drivers
L_0x55a1f3ce85e0 .part L_0x55a1f3cea830, 0, 1;
L_0x55a1f3ce8710 .part L_0x55a1f3cea920, 0, 1;
L_0x55a1f3ce8840 .part L_0x55a1f3ceaa10, 0, 1;
L_0x55a1f3ce8e50 .part L_0x55a1f3cea830, 1, 1;
L_0x55a1f3ce8f80 .part L_0x55a1f3cea920, 1, 1;
L_0x55a1f3ce90b0 .part L_0x55a1f3ceaa10, 1, 1;
L_0x55a1f3ce97f0 .part L_0x55a1f3cea830, 2, 1;
L_0x55a1f3ce9920 .part L_0x55a1f3cea920, 2, 1;
L_0x55a1f3ce9aa0 .part L_0x55a1f3ceaa10, 2, 1;
L_0x55a1f3cea070 .part L_0x55a1f3cea830, 3, 1;
L_0x55a1f3cea230 .part L_0x55a1f3cea920, 3, 1;
L_0x55a1f3cea3f0 .part L_0x55a1f3ceaa10, 3, 1;
L_0x55a1f3cea620 .concat8 [ 1 1 1 1], L_0x55a1f3ce8080, L_0x55a1f3ce89e0, L_0x55a1f3ce9290, L_0x55a1f3ce9c40;
L_0x55a1f3cea6c0 .concat8 [ 1 1 1 1], L_0x55a1f3ce84d0, L_0x55a1f3ce8d40, L_0x55a1f3ce96e0, L_0x55a1f3ce9f60;
S_0x55a1f38c9e10 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38c9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce7c20 .functor XOR 1, L_0x55a1f3ce85e0, L_0x55a1f3ce8710, C4<0>, C4<0>;
L_0x55a1f3ce8080 .functor XOR 1, L_0x55a1f3ce7c20, L_0x55a1f3ce8840, C4<0>, C4<0>;
L_0x55a1f3ce8140 .functor AND 1, L_0x55a1f3ce85e0, L_0x55a1f3ce8710, C4<1>, C4<1>;
L_0x55a1f3ce8250 .functor AND 1, L_0x55a1f3ce85e0, L_0x55a1f3ce8840, C4<1>, C4<1>;
L_0x55a1f3ce8310 .functor OR 1, L_0x55a1f3ce8140, L_0x55a1f3ce8250, C4<0>, C4<0>;
L_0x55a1f3ce8420 .functor AND 1, L_0x55a1f3ce8840, L_0x55a1f3ce8710, C4<1>, C4<1>;
L_0x55a1f3ce84d0 .functor OR 1, L_0x55a1f3ce8310, L_0x55a1f3ce8420, C4<0>, C4<0>;
v0x55a1f38ca090_0 .net *"_s0", 0 0, L_0x55a1f3ce7c20;  1 drivers
v0x55a1f38ca190_0 .net *"_s10", 0 0, L_0x55a1f3ce8420;  1 drivers
v0x55a1f38ca270_0 .net *"_s4", 0 0, L_0x55a1f3ce8140;  1 drivers
v0x55a1f38ca360_0 .net *"_s6", 0 0, L_0x55a1f3ce8250;  1 drivers
v0x55a1f38ca440_0 .net *"_s8", 0 0, L_0x55a1f3ce8310;  1 drivers
v0x55a1f38ca570_0 .net "a", 0 0, L_0x55a1f3ce85e0;  1 drivers
v0x55a1f38ca630_0 .net "b", 0 0, L_0x55a1f3ce8710;  1 drivers
v0x55a1f38ca6f0_0 .net "ca", 0 0, L_0x55a1f3ce84d0;  1 drivers
v0x55a1f38ca7b0_0 .net "cin", 0 0, L_0x55a1f3ce8840;  1 drivers
v0x55a1f38ca900_0 .net "sum", 0 0, L_0x55a1f3ce8080;  1 drivers
S_0x55a1f38caa60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38c9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce8970 .functor XOR 1, L_0x55a1f3ce8e50, L_0x55a1f3ce8f80, C4<0>, C4<0>;
L_0x55a1f3ce89e0 .functor XOR 1, L_0x55a1f3ce8970, L_0x55a1f3ce90b0, C4<0>, C4<0>;
L_0x55a1f3ce8a50 .functor AND 1, L_0x55a1f3ce8e50, L_0x55a1f3ce8f80, C4<1>, C4<1>;
L_0x55a1f3ce8ac0 .functor AND 1, L_0x55a1f3ce8e50, L_0x55a1f3ce90b0, C4<1>, C4<1>;
L_0x55a1f3ce8b80 .functor OR 1, L_0x55a1f3ce8a50, L_0x55a1f3ce8ac0, C4<0>, C4<0>;
L_0x55a1f3ce8c90 .functor AND 1, L_0x55a1f3ce90b0, L_0x55a1f3ce8f80, C4<1>, C4<1>;
L_0x55a1f3ce8d40 .functor OR 1, L_0x55a1f3ce8b80, L_0x55a1f3ce8c90, C4<0>, C4<0>;
v0x55a1f38cac80_0 .net *"_s0", 0 0, L_0x55a1f3ce8970;  1 drivers
v0x55a1f38cad60_0 .net *"_s10", 0 0, L_0x55a1f3ce8c90;  1 drivers
v0x55a1f38cae40_0 .net *"_s4", 0 0, L_0x55a1f3ce8a50;  1 drivers
v0x55a1f38caf30_0 .net *"_s6", 0 0, L_0x55a1f3ce8ac0;  1 drivers
v0x55a1f38cb010_0 .net *"_s8", 0 0, L_0x55a1f3ce8b80;  1 drivers
v0x55a1f38cb140_0 .net "a", 0 0, L_0x55a1f3ce8e50;  1 drivers
v0x55a1f38cb200_0 .net "b", 0 0, L_0x55a1f3ce8f80;  1 drivers
v0x55a1f38cb2c0_0 .net "ca", 0 0, L_0x55a1f3ce8d40;  1 drivers
v0x55a1f38cb380_0 .net "cin", 0 0, L_0x55a1f3ce90b0;  1 drivers
v0x55a1f38cb4d0_0 .net "sum", 0 0, L_0x55a1f3ce89e0;  1 drivers
S_0x55a1f38cb630 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38c9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce9220 .functor XOR 1, L_0x55a1f3ce97f0, L_0x55a1f3ce9920, C4<0>, C4<0>;
L_0x55a1f3ce9290 .functor XOR 1, L_0x55a1f3ce9220, L_0x55a1f3ce9aa0, C4<0>, C4<0>;
L_0x55a1f3ce9350 .functor AND 1, L_0x55a1f3ce97f0, L_0x55a1f3ce9920, C4<1>, C4<1>;
L_0x55a1f3ce9460 .functor AND 1, L_0x55a1f3ce97f0, L_0x55a1f3ce9aa0, C4<1>, C4<1>;
L_0x55a1f3ce9520 .functor OR 1, L_0x55a1f3ce9350, L_0x55a1f3ce9460, C4<0>, C4<0>;
L_0x55a1f3ce9630 .functor AND 1, L_0x55a1f3ce9aa0, L_0x55a1f3ce9920, C4<1>, C4<1>;
L_0x55a1f3ce96e0 .functor OR 1, L_0x55a1f3ce9520, L_0x55a1f3ce9630, C4<0>, C4<0>;
v0x55a1f38cb860_0 .net *"_s0", 0 0, L_0x55a1f3ce9220;  1 drivers
v0x55a1f38cb940_0 .net *"_s10", 0 0, L_0x55a1f3ce9630;  1 drivers
v0x55a1f38cba20_0 .net *"_s4", 0 0, L_0x55a1f3ce9350;  1 drivers
v0x55a1f38cbb10_0 .net *"_s6", 0 0, L_0x55a1f3ce9460;  1 drivers
v0x55a1f38cbbf0_0 .net *"_s8", 0 0, L_0x55a1f3ce9520;  1 drivers
v0x55a1f38cbd20_0 .net "a", 0 0, L_0x55a1f3ce97f0;  1 drivers
v0x55a1f38cbde0_0 .net "b", 0 0, L_0x55a1f3ce9920;  1 drivers
v0x55a1f38cbea0_0 .net "ca", 0 0, L_0x55a1f3ce96e0;  1 drivers
v0x55a1f38cbf60_0 .net "cin", 0 0, L_0x55a1f3ce9aa0;  1 drivers
v0x55a1f38cc0b0_0 .net "sum", 0 0, L_0x55a1f3ce9290;  1 drivers
S_0x55a1f38cc210 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38c9ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ce9bd0 .functor XOR 1, L_0x55a1f3cea070, L_0x55a1f3cea230, C4<0>, C4<0>;
L_0x55a1f3ce9c40 .functor XOR 1, L_0x55a1f3ce9bd0, L_0x55a1f3cea3f0, C4<0>, C4<0>;
L_0x55a1f3ce9cb0 .functor AND 1, L_0x55a1f3cea070, L_0x55a1f3cea230, C4<1>, C4<1>;
L_0x55a1f3ce9d20 .functor AND 1, L_0x55a1f3cea070, L_0x55a1f3cea3f0, C4<1>, C4<1>;
L_0x55a1f3ce9de0 .functor OR 1, L_0x55a1f3ce9cb0, L_0x55a1f3ce9d20, C4<0>, C4<0>;
L_0x55a1f3ce9ef0 .functor AND 1, L_0x55a1f3cea3f0, L_0x55a1f3cea230, C4<1>, C4<1>;
L_0x55a1f3ce9f60 .functor OR 1, L_0x55a1f3ce9de0, L_0x55a1f3ce9ef0, C4<0>, C4<0>;
v0x55a1f38cc410_0 .net *"_s0", 0 0, L_0x55a1f3ce9bd0;  1 drivers
v0x55a1f38cc510_0 .net *"_s10", 0 0, L_0x55a1f3ce9ef0;  1 drivers
v0x55a1f38cc5f0_0 .net *"_s4", 0 0, L_0x55a1f3ce9cb0;  1 drivers
v0x55a1f38cc6e0_0 .net *"_s6", 0 0, L_0x55a1f3ce9d20;  1 drivers
v0x55a1f38cc7c0_0 .net *"_s8", 0 0, L_0x55a1f3ce9de0;  1 drivers
v0x55a1f38cc8f0_0 .net "a", 0 0, L_0x55a1f3cea070;  1 drivers
v0x55a1f38cc9b0_0 .net "b", 0 0, L_0x55a1f3cea230;  1 drivers
v0x55a1f38cca70_0 .net "ca", 0 0, L_0x55a1f3ce9f60;  1 drivers
v0x55a1f38ccb30_0 .net "cin", 0 0, L_0x55a1f3cea3f0;  1 drivers
v0x55a1f38ccc80_0 .net "sum", 0 0, L_0x55a1f3ce9c40;  1 drivers
S_0x55a1f38cd2e0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38d0530_0 .net "a", 3 0, L_0x55a1f3ced2f0;  1 drivers
v0x55a1f38d0630_0 .net "b", 3 0, L_0x55a1f3ced390;  1 drivers
v0x55a1f38d0710_0 .net "ca", 3 0, L_0x55a1f3ced180;  1 drivers
v0x55a1f38d07d0_0 .net "cin", 3 0, L_0x55a1f3ced480;  1 drivers
v0x55a1f38d08b0_0 .net "sum", 3 0, L_0x55a1f3ced0e0;  1 drivers
L_0x55a1f3ceb0a0 .part L_0x55a1f3ced2f0, 0, 1;
L_0x55a1f3ceb1d0 .part L_0x55a1f3ced390, 0, 1;
L_0x55a1f3ceb300 .part L_0x55a1f3ced480, 0, 1;
L_0x55a1f3ceb910 .part L_0x55a1f3ced2f0, 1, 1;
L_0x55a1f3ceba40 .part L_0x55a1f3ced390, 1, 1;
L_0x55a1f3cebb70 .part L_0x55a1f3ced480, 1, 1;
L_0x55a1f3cec2b0 .part L_0x55a1f3ced2f0, 2, 1;
L_0x55a1f3cec3e0 .part L_0x55a1f3ced390, 2, 1;
L_0x55a1f3cec560 .part L_0x55a1f3ced480, 2, 1;
L_0x55a1f3cecb30 .part L_0x55a1f3ced2f0, 3, 1;
L_0x55a1f3ceccf0 .part L_0x55a1f3ced390, 3, 1;
L_0x55a1f3ceceb0 .part L_0x55a1f3ced480, 3, 1;
L_0x55a1f3ced0e0 .concat8 [ 1 1 1 1], L_0x55a1f3ceab40, L_0x55a1f3ceb4a0, L_0x55a1f3cebd50, L_0x55a1f3cec700;
L_0x55a1f3ced180 .concat8 [ 1 1 1 1], L_0x55a1f3ceaf90, L_0x55a1f3ceb800, L_0x55a1f3cec1a0, L_0x55a1f3ceca20;
S_0x55a1f38cd560 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38cd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cea5b0 .functor XOR 1, L_0x55a1f3ceb0a0, L_0x55a1f3ceb1d0, C4<0>, C4<0>;
L_0x55a1f3ceab40 .functor XOR 1, L_0x55a1f3cea5b0, L_0x55a1f3ceb300, C4<0>, C4<0>;
L_0x55a1f3ceac00 .functor AND 1, L_0x55a1f3ceb0a0, L_0x55a1f3ceb1d0, C4<1>, C4<1>;
L_0x55a1f3cead10 .functor AND 1, L_0x55a1f3ceb0a0, L_0x55a1f3ceb300, C4<1>, C4<1>;
L_0x55a1f3ceadd0 .functor OR 1, L_0x55a1f3ceac00, L_0x55a1f3cead10, C4<0>, C4<0>;
L_0x55a1f3ceaee0 .functor AND 1, L_0x55a1f3ceb300, L_0x55a1f3ceb1d0, C4<1>, C4<1>;
L_0x55a1f3ceaf90 .functor OR 1, L_0x55a1f3ceadd0, L_0x55a1f3ceaee0, C4<0>, C4<0>;
v0x55a1f38cd7e0_0 .net *"_s0", 0 0, L_0x55a1f3cea5b0;  1 drivers
v0x55a1f38cd8e0_0 .net *"_s10", 0 0, L_0x55a1f3ceaee0;  1 drivers
v0x55a1f38cd9c0_0 .net *"_s4", 0 0, L_0x55a1f3ceac00;  1 drivers
v0x55a1f38cdab0_0 .net *"_s6", 0 0, L_0x55a1f3cead10;  1 drivers
v0x55a1f38cdb90_0 .net *"_s8", 0 0, L_0x55a1f3ceadd0;  1 drivers
v0x55a1f38cdcc0_0 .net "a", 0 0, L_0x55a1f3ceb0a0;  1 drivers
v0x55a1f38cdd80_0 .net "b", 0 0, L_0x55a1f3ceb1d0;  1 drivers
v0x55a1f38cde40_0 .net "ca", 0 0, L_0x55a1f3ceaf90;  1 drivers
v0x55a1f38cdf00_0 .net "cin", 0 0, L_0x55a1f3ceb300;  1 drivers
v0x55a1f38ce050_0 .net "sum", 0 0, L_0x55a1f3ceab40;  1 drivers
S_0x55a1f38ce1b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38cd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ceb430 .functor XOR 1, L_0x55a1f3ceb910, L_0x55a1f3ceba40, C4<0>, C4<0>;
L_0x55a1f3ceb4a0 .functor XOR 1, L_0x55a1f3ceb430, L_0x55a1f3cebb70, C4<0>, C4<0>;
L_0x55a1f3ceb510 .functor AND 1, L_0x55a1f3ceb910, L_0x55a1f3ceba40, C4<1>, C4<1>;
L_0x55a1f3ceb580 .functor AND 1, L_0x55a1f3ceb910, L_0x55a1f3cebb70, C4<1>, C4<1>;
L_0x55a1f3ceb640 .functor OR 1, L_0x55a1f3ceb510, L_0x55a1f3ceb580, C4<0>, C4<0>;
L_0x55a1f3ceb750 .functor AND 1, L_0x55a1f3cebb70, L_0x55a1f3ceba40, C4<1>, C4<1>;
L_0x55a1f3ceb800 .functor OR 1, L_0x55a1f3ceb640, L_0x55a1f3ceb750, C4<0>, C4<0>;
v0x55a1f38ce3d0_0 .net *"_s0", 0 0, L_0x55a1f3ceb430;  1 drivers
v0x55a1f38ce4b0_0 .net *"_s10", 0 0, L_0x55a1f3ceb750;  1 drivers
v0x55a1f38ce590_0 .net *"_s4", 0 0, L_0x55a1f3ceb510;  1 drivers
v0x55a1f38ce680_0 .net *"_s6", 0 0, L_0x55a1f3ceb580;  1 drivers
v0x55a1f38ce760_0 .net *"_s8", 0 0, L_0x55a1f3ceb640;  1 drivers
v0x55a1f38ce890_0 .net "a", 0 0, L_0x55a1f3ceb910;  1 drivers
v0x55a1f38ce950_0 .net "b", 0 0, L_0x55a1f3ceba40;  1 drivers
v0x55a1f38cea10_0 .net "ca", 0 0, L_0x55a1f3ceb800;  1 drivers
v0x55a1f38cead0_0 .net "cin", 0 0, L_0x55a1f3cebb70;  1 drivers
v0x55a1f38cec20_0 .net "sum", 0 0, L_0x55a1f3ceb4a0;  1 drivers
S_0x55a1f38ced80 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38cd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cebce0 .functor XOR 1, L_0x55a1f3cec2b0, L_0x55a1f3cec3e0, C4<0>, C4<0>;
L_0x55a1f3cebd50 .functor XOR 1, L_0x55a1f3cebce0, L_0x55a1f3cec560, C4<0>, C4<0>;
L_0x55a1f3cebe10 .functor AND 1, L_0x55a1f3cec2b0, L_0x55a1f3cec3e0, C4<1>, C4<1>;
L_0x55a1f3cebf20 .functor AND 1, L_0x55a1f3cec2b0, L_0x55a1f3cec560, C4<1>, C4<1>;
L_0x55a1f3cebfe0 .functor OR 1, L_0x55a1f3cebe10, L_0x55a1f3cebf20, C4<0>, C4<0>;
L_0x55a1f3cec0f0 .functor AND 1, L_0x55a1f3cec560, L_0x55a1f3cec3e0, C4<1>, C4<1>;
L_0x55a1f3cec1a0 .functor OR 1, L_0x55a1f3cebfe0, L_0x55a1f3cec0f0, C4<0>, C4<0>;
v0x55a1f38cefb0_0 .net *"_s0", 0 0, L_0x55a1f3cebce0;  1 drivers
v0x55a1f38cf090_0 .net *"_s10", 0 0, L_0x55a1f3cec0f0;  1 drivers
v0x55a1f38cf170_0 .net *"_s4", 0 0, L_0x55a1f3cebe10;  1 drivers
v0x55a1f38cf260_0 .net *"_s6", 0 0, L_0x55a1f3cebf20;  1 drivers
v0x55a1f38cf340_0 .net *"_s8", 0 0, L_0x55a1f3cebfe0;  1 drivers
v0x55a1f38cf470_0 .net "a", 0 0, L_0x55a1f3cec2b0;  1 drivers
v0x55a1f38cf530_0 .net "b", 0 0, L_0x55a1f3cec3e0;  1 drivers
v0x55a1f38cf5f0_0 .net "ca", 0 0, L_0x55a1f3cec1a0;  1 drivers
v0x55a1f38cf6b0_0 .net "cin", 0 0, L_0x55a1f3cec560;  1 drivers
v0x55a1f38cf800_0 .net "sum", 0 0, L_0x55a1f3cebd50;  1 drivers
S_0x55a1f38cf960 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38cd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cec690 .functor XOR 1, L_0x55a1f3cecb30, L_0x55a1f3ceccf0, C4<0>, C4<0>;
L_0x55a1f3cec700 .functor XOR 1, L_0x55a1f3cec690, L_0x55a1f3ceceb0, C4<0>, C4<0>;
L_0x55a1f3cec770 .functor AND 1, L_0x55a1f3cecb30, L_0x55a1f3ceccf0, C4<1>, C4<1>;
L_0x55a1f3cec7e0 .functor AND 1, L_0x55a1f3cecb30, L_0x55a1f3ceceb0, C4<1>, C4<1>;
L_0x55a1f3cec8a0 .functor OR 1, L_0x55a1f3cec770, L_0x55a1f3cec7e0, C4<0>, C4<0>;
L_0x55a1f3cec9b0 .functor AND 1, L_0x55a1f3ceceb0, L_0x55a1f3ceccf0, C4<1>, C4<1>;
L_0x55a1f3ceca20 .functor OR 1, L_0x55a1f3cec8a0, L_0x55a1f3cec9b0, C4<0>, C4<0>;
v0x55a1f38cfb60_0 .net *"_s0", 0 0, L_0x55a1f3cec690;  1 drivers
v0x55a1f38cfc60_0 .net *"_s10", 0 0, L_0x55a1f3cec9b0;  1 drivers
v0x55a1f38cfd40_0 .net *"_s4", 0 0, L_0x55a1f3cec770;  1 drivers
v0x55a1f38cfe30_0 .net *"_s6", 0 0, L_0x55a1f3cec7e0;  1 drivers
v0x55a1f38cff10_0 .net *"_s8", 0 0, L_0x55a1f3cec8a0;  1 drivers
v0x55a1f38d0040_0 .net "a", 0 0, L_0x55a1f3cecb30;  1 drivers
v0x55a1f38d0100_0 .net "b", 0 0, L_0x55a1f3ceccf0;  1 drivers
v0x55a1f38d01c0_0 .net "ca", 0 0, L_0x55a1f3ceca20;  1 drivers
v0x55a1f38d0280_0 .net "cin", 0 0, L_0x55a1f3ceceb0;  1 drivers
v0x55a1f38d03d0_0 .net "sum", 0 0, L_0x55a1f3cec700;  1 drivers
S_0x55a1f38d0a30 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38c6200;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38d3c70_0 .net "a", 3 0, L_0x55a1f3cefc90;  1 drivers
v0x55a1f38d3d70_0 .net "b", 3 0, L_0x55a1f3cefdc0;  1 drivers
v0x55a1f38d3e50_0 .net "ca", 3 0, L_0x55a1f3cefb20;  1 drivers
v0x55a1f38d3f10_0 .net "cin", 3 0, L_0x55a1f3cefef0;  1 drivers
v0x55a1f38d3ff0_0 .net "sum", 3 0, L_0x55a1f3cefa80;  1 drivers
L_0x55a1f3ceda40 .part L_0x55a1f3cefc90, 0, 1;
L_0x55a1f3cedb70 .part L_0x55a1f3cefdc0, 0, 1;
L_0x55a1f3cedca0 .part L_0x55a1f3cefef0, 0, 1;
L_0x55a1f3cee2b0 .part L_0x55a1f3cefc90, 1, 1;
L_0x55a1f3cee3e0 .part L_0x55a1f3cefdc0, 1, 1;
L_0x55a1f3cee510 .part L_0x55a1f3cefef0, 1, 1;
L_0x55a1f3ceec50 .part L_0x55a1f3cefc90, 2, 1;
L_0x55a1f3ceed80 .part L_0x55a1f3cefdc0, 2, 1;
L_0x55a1f3ceef00 .part L_0x55a1f3cefef0, 2, 1;
L_0x55a1f3cef4d0 .part L_0x55a1f3cefc90, 3, 1;
L_0x55a1f3cef690 .part L_0x55a1f3cefdc0, 3, 1;
L_0x55a1f3cef850 .part L_0x55a1f3cefef0, 3, 1;
L_0x55a1f3cefa80 .concat8 [ 1 1 1 1], L_0x55a1f3ced520, L_0x55a1f3cede40, L_0x55a1f3cee6f0, L_0x55a1f3cef0a0;
L_0x55a1f3cefb20 .concat8 [ 1 1 1 1], L_0x55a1f3ced930, L_0x55a1f3cee1a0, L_0x55a1f3ceeb40, L_0x55a1f3cef3c0;
S_0x55a1f38d0c80 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38d0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ced070 .functor XOR 1, L_0x55a1f3ceda40, L_0x55a1f3cedb70, C4<0>, C4<0>;
L_0x55a1f3ced520 .functor XOR 1, L_0x55a1f3ced070, L_0x55a1f3cedca0, C4<0>, C4<0>;
L_0x55a1f3ced5e0 .functor AND 1, L_0x55a1f3ceda40, L_0x55a1f3cedb70, C4<1>, C4<1>;
L_0x55a1f3ced6f0 .functor AND 1, L_0x55a1f3ceda40, L_0x55a1f3cedca0, C4<1>, C4<1>;
L_0x55a1f3ced7b0 .functor OR 1, L_0x55a1f3ced5e0, L_0x55a1f3ced6f0, C4<0>, C4<0>;
L_0x55a1f3ced8c0 .functor AND 1, L_0x55a1f3cedca0, L_0x55a1f3cedb70, C4<1>, C4<1>;
L_0x55a1f3ced930 .functor OR 1, L_0x55a1f3ced7b0, L_0x55a1f3ced8c0, C4<0>, C4<0>;
v0x55a1f38d0f20_0 .net *"_s0", 0 0, L_0x55a1f3ced070;  1 drivers
v0x55a1f38d1020_0 .net *"_s10", 0 0, L_0x55a1f3ced8c0;  1 drivers
v0x55a1f38d1100_0 .net *"_s4", 0 0, L_0x55a1f3ced5e0;  1 drivers
v0x55a1f38d11f0_0 .net *"_s6", 0 0, L_0x55a1f3ced6f0;  1 drivers
v0x55a1f38d12d0_0 .net *"_s8", 0 0, L_0x55a1f3ced7b0;  1 drivers
v0x55a1f38d1400_0 .net "a", 0 0, L_0x55a1f3ceda40;  1 drivers
v0x55a1f38d14c0_0 .net "b", 0 0, L_0x55a1f3cedb70;  1 drivers
v0x55a1f38d1580_0 .net "ca", 0 0, L_0x55a1f3ced930;  1 drivers
v0x55a1f38d1640_0 .net "cin", 0 0, L_0x55a1f3cedca0;  1 drivers
v0x55a1f38d1790_0 .net "sum", 0 0, L_0x55a1f3ced520;  1 drivers
S_0x55a1f38d18f0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38d0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3ceddd0 .functor XOR 1, L_0x55a1f3cee2b0, L_0x55a1f3cee3e0, C4<0>, C4<0>;
L_0x55a1f3cede40 .functor XOR 1, L_0x55a1f3ceddd0, L_0x55a1f3cee510, C4<0>, C4<0>;
L_0x55a1f3cedeb0 .functor AND 1, L_0x55a1f3cee2b0, L_0x55a1f3cee3e0, C4<1>, C4<1>;
L_0x55a1f3cedf20 .functor AND 1, L_0x55a1f3cee2b0, L_0x55a1f3cee510, C4<1>, C4<1>;
L_0x55a1f3cedfe0 .functor OR 1, L_0x55a1f3cedeb0, L_0x55a1f3cedf20, C4<0>, C4<0>;
L_0x55a1f3cee0f0 .functor AND 1, L_0x55a1f3cee510, L_0x55a1f3cee3e0, C4<1>, C4<1>;
L_0x55a1f3cee1a0 .functor OR 1, L_0x55a1f3cedfe0, L_0x55a1f3cee0f0, C4<0>, C4<0>;
v0x55a1f38d1b10_0 .net *"_s0", 0 0, L_0x55a1f3ceddd0;  1 drivers
v0x55a1f38d1bf0_0 .net *"_s10", 0 0, L_0x55a1f3cee0f0;  1 drivers
v0x55a1f38d1cd0_0 .net *"_s4", 0 0, L_0x55a1f3cedeb0;  1 drivers
v0x55a1f38d1dc0_0 .net *"_s6", 0 0, L_0x55a1f3cedf20;  1 drivers
v0x55a1f38d1ea0_0 .net *"_s8", 0 0, L_0x55a1f3cedfe0;  1 drivers
v0x55a1f38d1fd0_0 .net "a", 0 0, L_0x55a1f3cee2b0;  1 drivers
v0x55a1f38d2090_0 .net "b", 0 0, L_0x55a1f3cee3e0;  1 drivers
v0x55a1f38d2150_0 .net "ca", 0 0, L_0x55a1f3cee1a0;  1 drivers
v0x55a1f38d2210_0 .net "cin", 0 0, L_0x55a1f3cee510;  1 drivers
v0x55a1f38d2360_0 .net "sum", 0 0, L_0x55a1f3cede40;  1 drivers
S_0x55a1f38d24c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38d0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cee680 .functor XOR 1, L_0x55a1f3ceec50, L_0x55a1f3ceed80, C4<0>, C4<0>;
L_0x55a1f3cee6f0 .functor XOR 1, L_0x55a1f3cee680, L_0x55a1f3ceef00, C4<0>, C4<0>;
L_0x55a1f3cee7b0 .functor AND 1, L_0x55a1f3ceec50, L_0x55a1f3ceed80, C4<1>, C4<1>;
L_0x55a1f3cee8c0 .functor AND 1, L_0x55a1f3ceec50, L_0x55a1f3ceef00, C4<1>, C4<1>;
L_0x55a1f3cee980 .functor OR 1, L_0x55a1f3cee7b0, L_0x55a1f3cee8c0, C4<0>, C4<0>;
L_0x55a1f3ceea90 .functor AND 1, L_0x55a1f3ceef00, L_0x55a1f3ceed80, C4<1>, C4<1>;
L_0x55a1f3ceeb40 .functor OR 1, L_0x55a1f3cee980, L_0x55a1f3ceea90, C4<0>, C4<0>;
v0x55a1f38d26f0_0 .net *"_s0", 0 0, L_0x55a1f3cee680;  1 drivers
v0x55a1f38d27d0_0 .net *"_s10", 0 0, L_0x55a1f3ceea90;  1 drivers
v0x55a1f38d28b0_0 .net *"_s4", 0 0, L_0x55a1f3cee7b0;  1 drivers
v0x55a1f38d29a0_0 .net *"_s6", 0 0, L_0x55a1f3cee8c0;  1 drivers
v0x55a1f38d2a80_0 .net *"_s8", 0 0, L_0x55a1f3cee980;  1 drivers
v0x55a1f38d2bb0_0 .net "a", 0 0, L_0x55a1f3ceec50;  1 drivers
v0x55a1f38d2c70_0 .net "b", 0 0, L_0x55a1f3ceed80;  1 drivers
v0x55a1f38d2d30_0 .net "ca", 0 0, L_0x55a1f3ceeb40;  1 drivers
v0x55a1f38d2df0_0 .net "cin", 0 0, L_0x55a1f3ceef00;  1 drivers
v0x55a1f38d2f40_0 .net "sum", 0 0, L_0x55a1f3cee6f0;  1 drivers
S_0x55a1f38d30a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38d0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cef030 .functor XOR 1, L_0x55a1f3cef4d0, L_0x55a1f3cef690, C4<0>, C4<0>;
L_0x55a1f3cef0a0 .functor XOR 1, L_0x55a1f3cef030, L_0x55a1f3cef850, C4<0>, C4<0>;
L_0x55a1f3cef110 .functor AND 1, L_0x55a1f3cef4d0, L_0x55a1f3cef690, C4<1>, C4<1>;
L_0x55a1f3cef180 .functor AND 1, L_0x55a1f3cef4d0, L_0x55a1f3cef850, C4<1>, C4<1>;
L_0x55a1f3cef240 .functor OR 1, L_0x55a1f3cef110, L_0x55a1f3cef180, C4<0>, C4<0>;
L_0x55a1f3cef350 .functor AND 1, L_0x55a1f3cef850, L_0x55a1f3cef690, C4<1>, C4<1>;
L_0x55a1f3cef3c0 .functor OR 1, L_0x55a1f3cef240, L_0x55a1f3cef350, C4<0>, C4<0>;
v0x55a1f38d32a0_0 .net *"_s0", 0 0, L_0x55a1f3cef030;  1 drivers
v0x55a1f38d33a0_0 .net *"_s10", 0 0, L_0x55a1f3cef350;  1 drivers
v0x55a1f38d3480_0 .net *"_s4", 0 0, L_0x55a1f3cef110;  1 drivers
v0x55a1f38d3570_0 .net *"_s6", 0 0, L_0x55a1f3cef180;  1 drivers
v0x55a1f38d3650_0 .net *"_s8", 0 0, L_0x55a1f3cef240;  1 drivers
v0x55a1f38d3780_0 .net "a", 0 0, L_0x55a1f3cef4d0;  1 drivers
v0x55a1f38d3840_0 .net "b", 0 0, L_0x55a1f3cef690;  1 drivers
v0x55a1f38d3900_0 .net "ca", 0 0, L_0x55a1f3cef3c0;  1 drivers
v0x55a1f38d39c0_0 .net "cin", 0 0, L_0x55a1f3cef850;  1 drivers
v0x55a1f38d3b10_0 .net "sum", 0 0, L_0x55a1f3cef0a0;  1 drivers
S_0x55a1f38d46c0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f38c5f60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38e2670_0 .net "a", 15 0, L_0x55a1f3cfb1a0;  1 drivers
v0x55a1f38e2770_0 .net "b", 15 0, L_0x55a1f3cfb290;  1 drivers
v0x55a1f38e2850_0 .net "ca", 15 0, L_0x55a1f3cfaf40;  1 drivers
v0x55a1f38e2910_0 .net "cin", 15 0, L_0x55a1f3cfb380;  1 drivers
v0x55a1f38e29f0_0 .net "sum", 15 0, L_0x55a1f3cfaea0;  1 drivers
L_0x55a1f3cf2cb0 .part L_0x55a1f3cfb1a0, 0, 4;
L_0x55a1f3cf2d50 .part L_0x55a1f3cfb290, 0, 4;
L_0x55a1f3cf2df0 .part L_0x55a1f3cfb380, 0, 4;
L_0x55a1f3cf5640 .part L_0x55a1f3cfb1a0, 4, 4;
L_0x55a1f3cf5730 .part L_0x55a1f3cfb290, 4, 4;
L_0x55a1f3cf5820 .part L_0x55a1f3cfb380, 4, 4;
L_0x55a1f3cf8100 .part L_0x55a1f3cfb1a0, 8, 4;
L_0x55a1f3cf81a0 .part L_0x55a1f3cfb290, 8, 4;
L_0x55a1f3cf8290 .part L_0x55a1f3cfb380, 8, 4;
L_0x55a1f3cfaaa0 .part L_0x55a1f3cfb1a0, 12, 4;
L_0x55a1f3cfabd0 .part L_0x55a1f3cfb290, 12, 4;
L_0x55a1f3cfad00 .part L_0x55a1f3cfb380, 12, 4;
L_0x55a1f3cfaea0 .concat8 [ 4 4 4 4], L_0x55a1f3cf2aa0, L_0x55a1f3cf5430, L_0x55a1f3cf7ef0, L_0x55a1f3cfa890;
L_0x55a1f3cfaf40 .concat8 [ 4 4 4 4], L_0x55a1f3cf2b40, L_0x55a1f3cf54d0, L_0x55a1f3cf7f90, L_0x55a1f3cfa930;
S_0x55a1f38d4930 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38d46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38d7ba0_0 .net "a", 3 0, L_0x55a1f3cf2cb0;  1 drivers
v0x55a1f38d7ca0_0 .net "b", 3 0, L_0x55a1f3cf2d50;  1 drivers
v0x55a1f38d7d80_0 .net "ca", 3 0, L_0x55a1f3cf2b40;  1 drivers
v0x55a1f38d7e40_0 .net "cin", 3 0, L_0x55a1f3cf2df0;  1 drivers
v0x55a1f38d7f20_0 .net "sum", 3 0, L_0x55a1f3cf2aa0;  1 drivers
L_0x55a1f3cf0a60 .part L_0x55a1f3cf2cb0, 0, 1;
L_0x55a1f3cf0b90 .part L_0x55a1f3cf2d50, 0, 1;
L_0x55a1f3cf0cc0 .part L_0x55a1f3cf2df0, 0, 1;
L_0x55a1f3cf12d0 .part L_0x55a1f3cf2cb0, 1, 1;
L_0x55a1f3cf1400 .part L_0x55a1f3cf2d50, 1, 1;
L_0x55a1f3cf1530 .part L_0x55a1f3cf2df0, 1, 1;
L_0x55a1f3cf1c70 .part L_0x55a1f3cf2cb0, 2, 1;
L_0x55a1f3cf1da0 .part L_0x55a1f3cf2d50, 2, 1;
L_0x55a1f3cf1f20 .part L_0x55a1f3cf2df0, 2, 1;
L_0x55a1f3cf24f0 .part L_0x55a1f3cf2cb0, 3, 1;
L_0x55a1f3cf26b0 .part L_0x55a1f3cf2d50, 3, 1;
L_0x55a1f3cf2870 .part L_0x55a1f3cf2df0, 3, 1;
L_0x55a1f3cf2aa0 .concat8 [ 1 1 1 1], L_0x55a1f3cefa10, L_0x55a1f3cf0e60, L_0x55a1f3cf1710, L_0x55a1f3cf20c0;
L_0x55a1f3cf2b40 .concat8 [ 1 1 1 1], L_0x55a1f3cf0950, L_0x55a1f3cf11c0, L_0x55a1f3cf1b60, L_0x55a1f3cf23e0;
S_0x55a1f38d4bb0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38d4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf0020 .functor XOR 1, L_0x55a1f3cf0a60, L_0x55a1f3cf0b90, C4<0>, C4<0>;
L_0x55a1f3cefa10 .functor XOR 1, L_0x55a1f3cf0020, L_0x55a1f3cf0cc0, C4<0>, C4<0>;
L_0x55a1f3cf05c0 .functor AND 1, L_0x55a1f3cf0a60, L_0x55a1f3cf0b90, C4<1>, C4<1>;
L_0x55a1f3cf06d0 .functor AND 1, L_0x55a1f3cf0a60, L_0x55a1f3cf0cc0, C4<1>, C4<1>;
L_0x55a1f3cf0790 .functor OR 1, L_0x55a1f3cf05c0, L_0x55a1f3cf06d0, C4<0>, C4<0>;
L_0x55a1f3cf08a0 .functor AND 1, L_0x55a1f3cf0cc0, L_0x55a1f3cf0b90, C4<1>, C4<1>;
L_0x55a1f3cf0950 .functor OR 1, L_0x55a1f3cf0790, L_0x55a1f3cf08a0, C4<0>, C4<0>;
v0x55a1f38d4e50_0 .net *"_s0", 0 0, L_0x55a1f3cf0020;  1 drivers
v0x55a1f38d4f50_0 .net *"_s10", 0 0, L_0x55a1f3cf08a0;  1 drivers
v0x55a1f38d5030_0 .net *"_s4", 0 0, L_0x55a1f3cf05c0;  1 drivers
v0x55a1f38d5120_0 .net *"_s6", 0 0, L_0x55a1f3cf06d0;  1 drivers
v0x55a1f38d5200_0 .net *"_s8", 0 0, L_0x55a1f3cf0790;  1 drivers
v0x55a1f38d5330_0 .net "a", 0 0, L_0x55a1f3cf0a60;  1 drivers
v0x55a1f38d53f0_0 .net "b", 0 0, L_0x55a1f3cf0b90;  1 drivers
v0x55a1f38d54b0_0 .net "ca", 0 0, L_0x55a1f3cf0950;  1 drivers
v0x55a1f38d5570_0 .net "cin", 0 0, L_0x55a1f3cf0cc0;  1 drivers
v0x55a1f38d56c0_0 .net "sum", 0 0, L_0x55a1f3cefa10;  1 drivers
S_0x55a1f38d5820 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38d4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf0df0 .functor XOR 1, L_0x55a1f3cf12d0, L_0x55a1f3cf1400, C4<0>, C4<0>;
L_0x55a1f3cf0e60 .functor XOR 1, L_0x55a1f3cf0df0, L_0x55a1f3cf1530, C4<0>, C4<0>;
L_0x55a1f3cf0ed0 .functor AND 1, L_0x55a1f3cf12d0, L_0x55a1f3cf1400, C4<1>, C4<1>;
L_0x55a1f3cf0f40 .functor AND 1, L_0x55a1f3cf12d0, L_0x55a1f3cf1530, C4<1>, C4<1>;
L_0x55a1f3cf1000 .functor OR 1, L_0x55a1f3cf0ed0, L_0x55a1f3cf0f40, C4<0>, C4<0>;
L_0x55a1f3cf1110 .functor AND 1, L_0x55a1f3cf1530, L_0x55a1f3cf1400, C4<1>, C4<1>;
L_0x55a1f3cf11c0 .functor OR 1, L_0x55a1f3cf1000, L_0x55a1f3cf1110, C4<0>, C4<0>;
v0x55a1f38d5a40_0 .net *"_s0", 0 0, L_0x55a1f3cf0df0;  1 drivers
v0x55a1f38d5b20_0 .net *"_s10", 0 0, L_0x55a1f3cf1110;  1 drivers
v0x55a1f38d5c00_0 .net *"_s4", 0 0, L_0x55a1f3cf0ed0;  1 drivers
v0x55a1f38d5cf0_0 .net *"_s6", 0 0, L_0x55a1f3cf0f40;  1 drivers
v0x55a1f38d5dd0_0 .net *"_s8", 0 0, L_0x55a1f3cf1000;  1 drivers
v0x55a1f38d5f00_0 .net "a", 0 0, L_0x55a1f3cf12d0;  1 drivers
v0x55a1f38d5fc0_0 .net "b", 0 0, L_0x55a1f3cf1400;  1 drivers
v0x55a1f38d6080_0 .net "ca", 0 0, L_0x55a1f3cf11c0;  1 drivers
v0x55a1f38d6140_0 .net "cin", 0 0, L_0x55a1f3cf1530;  1 drivers
v0x55a1f38d6290_0 .net "sum", 0 0, L_0x55a1f3cf0e60;  1 drivers
S_0x55a1f38d63f0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38d4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf16a0 .functor XOR 1, L_0x55a1f3cf1c70, L_0x55a1f3cf1da0, C4<0>, C4<0>;
L_0x55a1f3cf1710 .functor XOR 1, L_0x55a1f3cf16a0, L_0x55a1f3cf1f20, C4<0>, C4<0>;
L_0x55a1f3cf17d0 .functor AND 1, L_0x55a1f3cf1c70, L_0x55a1f3cf1da0, C4<1>, C4<1>;
L_0x55a1f3cf18e0 .functor AND 1, L_0x55a1f3cf1c70, L_0x55a1f3cf1f20, C4<1>, C4<1>;
L_0x55a1f3cf19a0 .functor OR 1, L_0x55a1f3cf17d0, L_0x55a1f3cf18e0, C4<0>, C4<0>;
L_0x55a1f3cf1ab0 .functor AND 1, L_0x55a1f3cf1f20, L_0x55a1f3cf1da0, C4<1>, C4<1>;
L_0x55a1f3cf1b60 .functor OR 1, L_0x55a1f3cf19a0, L_0x55a1f3cf1ab0, C4<0>, C4<0>;
v0x55a1f38d6620_0 .net *"_s0", 0 0, L_0x55a1f3cf16a0;  1 drivers
v0x55a1f38d6700_0 .net *"_s10", 0 0, L_0x55a1f3cf1ab0;  1 drivers
v0x55a1f38d67e0_0 .net *"_s4", 0 0, L_0x55a1f3cf17d0;  1 drivers
v0x55a1f38d68d0_0 .net *"_s6", 0 0, L_0x55a1f3cf18e0;  1 drivers
v0x55a1f38d69b0_0 .net *"_s8", 0 0, L_0x55a1f3cf19a0;  1 drivers
v0x55a1f38d6ae0_0 .net "a", 0 0, L_0x55a1f3cf1c70;  1 drivers
v0x55a1f38d6ba0_0 .net "b", 0 0, L_0x55a1f3cf1da0;  1 drivers
v0x55a1f38d6c60_0 .net "ca", 0 0, L_0x55a1f3cf1b60;  1 drivers
v0x55a1f38d6d20_0 .net "cin", 0 0, L_0x55a1f3cf1f20;  1 drivers
v0x55a1f38d6e70_0 .net "sum", 0 0, L_0x55a1f3cf1710;  1 drivers
S_0x55a1f38d6fd0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38d4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf2050 .functor XOR 1, L_0x55a1f3cf24f0, L_0x55a1f3cf26b0, C4<0>, C4<0>;
L_0x55a1f3cf20c0 .functor XOR 1, L_0x55a1f3cf2050, L_0x55a1f3cf2870, C4<0>, C4<0>;
L_0x55a1f3cf2130 .functor AND 1, L_0x55a1f3cf24f0, L_0x55a1f3cf26b0, C4<1>, C4<1>;
L_0x55a1f3cf21a0 .functor AND 1, L_0x55a1f3cf24f0, L_0x55a1f3cf2870, C4<1>, C4<1>;
L_0x55a1f3cf2260 .functor OR 1, L_0x55a1f3cf2130, L_0x55a1f3cf21a0, C4<0>, C4<0>;
L_0x55a1f3cf2370 .functor AND 1, L_0x55a1f3cf2870, L_0x55a1f3cf26b0, C4<1>, C4<1>;
L_0x55a1f3cf23e0 .functor OR 1, L_0x55a1f3cf2260, L_0x55a1f3cf2370, C4<0>, C4<0>;
v0x55a1f38d71d0_0 .net *"_s0", 0 0, L_0x55a1f3cf2050;  1 drivers
v0x55a1f38d72d0_0 .net *"_s10", 0 0, L_0x55a1f3cf2370;  1 drivers
v0x55a1f38d73b0_0 .net *"_s4", 0 0, L_0x55a1f3cf2130;  1 drivers
v0x55a1f38d74a0_0 .net *"_s6", 0 0, L_0x55a1f3cf21a0;  1 drivers
v0x55a1f38d7580_0 .net *"_s8", 0 0, L_0x55a1f3cf2260;  1 drivers
v0x55a1f38d76b0_0 .net "a", 0 0, L_0x55a1f3cf24f0;  1 drivers
v0x55a1f38d7770_0 .net "b", 0 0, L_0x55a1f3cf26b0;  1 drivers
v0x55a1f38d7830_0 .net "ca", 0 0, L_0x55a1f3cf23e0;  1 drivers
v0x55a1f38d78f0_0 .net "cin", 0 0, L_0x55a1f3cf2870;  1 drivers
v0x55a1f38d7a40_0 .net "sum", 0 0, L_0x55a1f3cf20c0;  1 drivers
S_0x55a1f38d80a0 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38d46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38db2e0_0 .net "a", 3 0, L_0x55a1f3cf5640;  1 drivers
v0x55a1f38db3e0_0 .net "b", 3 0, L_0x55a1f3cf5730;  1 drivers
v0x55a1f38db4c0_0 .net "ca", 3 0, L_0x55a1f3cf54d0;  1 drivers
v0x55a1f38db580_0 .net "cin", 3 0, L_0x55a1f3cf5820;  1 drivers
v0x55a1f38db660_0 .net "sum", 3 0, L_0x55a1f3cf5430;  1 drivers
L_0x55a1f3cf33a0 .part L_0x55a1f3cf5640, 0, 1;
L_0x55a1f3cf34d0 .part L_0x55a1f3cf5730, 0, 1;
L_0x55a1f3cf3600 .part L_0x55a1f3cf5820, 0, 1;
L_0x55a1f3cf3c60 .part L_0x55a1f3cf5640, 1, 1;
L_0x55a1f3cf3d90 .part L_0x55a1f3cf5730, 1, 1;
L_0x55a1f3cf3ec0 .part L_0x55a1f3cf5820, 1, 1;
L_0x55a1f3cf4600 .part L_0x55a1f3cf5640, 2, 1;
L_0x55a1f3cf4730 .part L_0x55a1f3cf5730, 2, 1;
L_0x55a1f3cf48b0 .part L_0x55a1f3cf5820, 2, 1;
L_0x55a1f3cf4e80 .part L_0x55a1f3cf5640, 3, 1;
L_0x55a1f3cf5040 .part L_0x55a1f3cf5730, 3, 1;
L_0x55a1f3cf5200 .part L_0x55a1f3cf5820, 3, 1;
L_0x55a1f3cf5430 .concat8 [ 1 1 1 1], L_0x55a1f3cf2e90, L_0x55a1f3cf37a0, L_0x55a1f3cf40a0, L_0x55a1f3cf4a50;
L_0x55a1f3cf54d0 .concat8 [ 1 1 1 1], L_0x55a1f3cf3290, L_0x55a1f3cf3b50, L_0x55a1f3cf44f0, L_0x55a1f3cf4d70;
S_0x55a1f38d8310 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38d80a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf2a30 .functor XOR 1, L_0x55a1f3cf33a0, L_0x55a1f3cf34d0, C4<0>, C4<0>;
L_0x55a1f3cf2e90 .functor XOR 1, L_0x55a1f3cf2a30, L_0x55a1f3cf3600, C4<0>, C4<0>;
L_0x55a1f3cf2f50 .functor AND 1, L_0x55a1f3cf33a0, L_0x55a1f3cf34d0, C4<1>, C4<1>;
L_0x55a1f3cf3010 .functor AND 1, L_0x55a1f3cf33a0, L_0x55a1f3cf3600, C4<1>, C4<1>;
L_0x55a1f3cf30d0 .functor OR 1, L_0x55a1f3cf2f50, L_0x55a1f3cf3010, C4<0>, C4<0>;
L_0x55a1f3cf31e0 .functor AND 1, L_0x55a1f3cf3600, L_0x55a1f3cf34d0, C4<1>, C4<1>;
L_0x55a1f3cf3290 .functor OR 1, L_0x55a1f3cf30d0, L_0x55a1f3cf31e0, C4<0>, C4<0>;
v0x55a1f38d8590_0 .net *"_s0", 0 0, L_0x55a1f3cf2a30;  1 drivers
v0x55a1f38d8690_0 .net *"_s10", 0 0, L_0x55a1f3cf31e0;  1 drivers
v0x55a1f38d8770_0 .net *"_s4", 0 0, L_0x55a1f3cf2f50;  1 drivers
v0x55a1f38d8860_0 .net *"_s6", 0 0, L_0x55a1f3cf3010;  1 drivers
v0x55a1f38d8940_0 .net *"_s8", 0 0, L_0x55a1f3cf30d0;  1 drivers
v0x55a1f38d8a70_0 .net "a", 0 0, L_0x55a1f3cf33a0;  1 drivers
v0x55a1f38d8b30_0 .net "b", 0 0, L_0x55a1f3cf34d0;  1 drivers
v0x55a1f38d8bf0_0 .net "ca", 0 0, L_0x55a1f3cf3290;  1 drivers
v0x55a1f38d8cb0_0 .net "cin", 0 0, L_0x55a1f3cf3600;  1 drivers
v0x55a1f38d8e00_0 .net "sum", 0 0, L_0x55a1f3cf2e90;  1 drivers
S_0x55a1f38d8f60 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38d80a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf3730 .functor XOR 1, L_0x55a1f3cf3c60, L_0x55a1f3cf3d90, C4<0>, C4<0>;
L_0x55a1f3cf37a0 .functor XOR 1, L_0x55a1f3cf3730, L_0x55a1f3cf3ec0, C4<0>, C4<0>;
L_0x55a1f3cf3810 .functor AND 1, L_0x55a1f3cf3c60, L_0x55a1f3cf3d90, C4<1>, C4<1>;
L_0x55a1f3cf38d0 .functor AND 1, L_0x55a1f3cf3c60, L_0x55a1f3cf3ec0, C4<1>, C4<1>;
L_0x55a1f3cf3990 .functor OR 1, L_0x55a1f3cf3810, L_0x55a1f3cf38d0, C4<0>, C4<0>;
L_0x55a1f3cf3aa0 .functor AND 1, L_0x55a1f3cf3ec0, L_0x55a1f3cf3d90, C4<1>, C4<1>;
L_0x55a1f3cf3b50 .functor OR 1, L_0x55a1f3cf3990, L_0x55a1f3cf3aa0, C4<0>, C4<0>;
v0x55a1f38d9180_0 .net *"_s0", 0 0, L_0x55a1f3cf3730;  1 drivers
v0x55a1f38d9260_0 .net *"_s10", 0 0, L_0x55a1f3cf3aa0;  1 drivers
v0x55a1f38d9340_0 .net *"_s4", 0 0, L_0x55a1f3cf3810;  1 drivers
v0x55a1f38d9430_0 .net *"_s6", 0 0, L_0x55a1f3cf38d0;  1 drivers
v0x55a1f38d9510_0 .net *"_s8", 0 0, L_0x55a1f3cf3990;  1 drivers
v0x55a1f38d9640_0 .net "a", 0 0, L_0x55a1f3cf3c60;  1 drivers
v0x55a1f38d9700_0 .net "b", 0 0, L_0x55a1f3cf3d90;  1 drivers
v0x55a1f38d97c0_0 .net "ca", 0 0, L_0x55a1f3cf3b50;  1 drivers
v0x55a1f38d9880_0 .net "cin", 0 0, L_0x55a1f3cf3ec0;  1 drivers
v0x55a1f38d99d0_0 .net "sum", 0 0, L_0x55a1f3cf37a0;  1 drivers
S_0x55a1f38d9b30 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38d80a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf4030 .functor XOR 1, L_0x55a1f3cf4600, L_0x55a1f3cf4730, C4<0>, C4<0>;
L_0x55a1f3cf40a0 .functor XOR 1, L_0x55a1f3cf4030, L_0x55a1f3cf48b0, C4<0>, C4<0>;
L_0x55a1f3cf4160 .functor AND 1, L_0x55a1f3cf4600, L_0x55a1f3cf4730, C4<1>, C4<1>;
L_0x55a1f3cf4270 .functor AND 1, L_0x55a1f3cf4600, L_0x55a1f3cf48b0, C4<1>, C4<1>;
L_0x55a1f3cf4330 .functor OR 1, L_0x55a1f3cf4160, L_0x55a1f3cf4270, C4<0>, C4<0>;
L_0x55a1f3cf4440 .functor AND 1, L_0x55a1f3cf48b0, L_0x55a1f3cf4730, C4<1>, C4<1>;
L_0x55a1f3cf44f0 .functor OR 1, L_0x55a1f3cf4330, L_0x55a1f3cf4440, C4<0>, C4<0>;
v0x55a1f38d9d60_0 .net *"_s0", 0 0, L_0x55a1f3cf4030;  1 drivers
v0x55a1f38d9e40_0 .net *"_s10", 0 0, L_0x55a1f3cf4440;  1 drivers
v0x55a1f38d9f20_0 .net *"_s4", 0 0, L_0x55a1f3cf4160;  1 drivers
v0x55a1f38da010_0 .net *"_s6", 0 0, L_0x55a1f3cf4270;  1 drivers
v0x55a1f38da0f0_0 .net *"_s8", 0 0, L_0x55a1f3cf4330;  1 drivers
v0x55a1f38da220_0 .net "a", 0 0, L_0x55a1f3cf4600;  1 drivers
v0x55a1f38da2e0_0 .net "b", 0 0, L_0x55a1f3cf4730;  1 drivers
v0x55a1f38da3a0_0 .net "ca", 0 0, L_0x55a1f3cf44f0;  1 drivers
v0x55a1f38da460_0 .net "cin", 0 0, L_0x55a1f3cf48b0;  1 drivers
v0x55a1f38da5b0_0 .net "sum", 0 0, L_0x55a1f3cf40a0;  1 drivers
S_0x55a1f38da710 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38d80a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf49e0 .functor XOR 1, L_0x55a1f3cf4e80, L_0x55a1f3cf5040, C4<0>, C4<0>;
L_0x55a1f3cf4a50 .functor XOR 1, L_0x55a1f3cf49e0, L_0x55a1f3cf5200, C4<0>, C4<0>;
L_0x55a1f3cf4ac0 .functor AND 1, L_0x55a1f3cf4e80, L_0x55a1f3cf5040, C4<1>, C4<1>;
L_0x55a1f3cf4b30 .functor AND 1, L_0x55a1f3cf4e80, L_0x55a1f3cf5200, C4<1>, C4<1>;
L_0x55a1f3cf4bf0 .functor OR 1, L_0x55a1f3cf4ac0, L_0x55a1f3cf4b30, C4<0>, C4<0>;
L_0x55a1f3cf4d00 .functor AND 1, L_0x55a1f3cf5200, L_0x55a1f3cf5040, C4<1>, C4<1>;
L_0x55a1f3cf4d70 .functor OR 1, L_0x55a1f3cf4bf0, L_0x55a1f3cf4d00, C4<0>, C4<0>;
v0x55a1f38da910_0 .net *"_s0", 0 0, L_0x55a1f3cf49e0;  1 drivers
v0x55a1f38daa10_0 .net *"_s10", 0 0, L_0x55a1f3cf4d00;  1 drivers
v0x55a1f38daaf0_0 .net *"_s4", 0 0, L_0x55a1f3cf4ac0;  1 drivers
v0x55a1f38dabe0_0 .net *"_s6", 0 0, L_0x55a1f3cf4b30;  1 drivers
v0x55a1f38dacc0_0 .net *"_s8", 0 0, L_0x55a1f3cf4bf0;  1 drivers
v0x55a1f38dadf0_0 .net "a", 0 0, L_0x55a1f3cf4e80;  1 drivers
v0x55a1f38daeb0_0 .net "b", 0 0, L_0x55a1f3cf5040;  1 drivers
v0x55a1f38daf70_0 .net "ca", 0 0, L_0x55a1f3cf4d70;  1 drivers
v0x55a1f38db030_0 .net "cin", 0 0, L_0x55a1f3cf5200;  1 drivers
v0x55a1f38db180_0 .net "sum", 0 0, L_0x55a1f3cf4a50;  1 drivers
S_0x55a1f38db7e0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38d46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38dea30_0 .net "a", 3 0, L_0x55a1f3cf8100;  1 drivers
v0x55a1f38deb30_0 .net "b", 3 0, L_0x55a1f3cf81a0;  1 drivers
v0x55a1f38dec10_0 .net "ca", 3 0, L_0x55a1f3cf7f90;  1 drivers
v0x55a1f38decd0_0 .net "cin", 3 0, L_0x55a1f3cf8290;  1 drivers
v0x55a1f38dedb0_0 .net "sum", 3 0, L_0x55a1f3cf7ef0;  1 drivers
L_0x55a1f3cf5eb0 .part L_0x55a1f3cf8100, 0, 1;
L_0x55a1f3cf5fe0 .part L_0x55a1f3cf81a0, 0, 1;
L_0x55a1f3cf6110 .part L_0x55a1f3cf8290, 0, 1;
L_0x55a1f3cf6720 .part L_0x55a1f3cf8100, 1, 1;
L_0x55a1f3cf6850 .part L_0x55a1f3cf81a0, 1, 1;
L_0x55a1f3cf6980 .part L_0x55a1f3cf8290, 1, 1;
L_0x55a1f3cf70c0 .part L_0x55a1f3cf8100, 2, 1;
L_0x55a1f3cf71f0 .part L_0x55a1f3cf81a0, 2, 1;
L_0x55a1f3cf7370 .part L_0x55a1f3cf8290, 2, 1;
L_0x55a1f3cf7940 .part L_0x55a1f3cf8100, 3, 1;
L_0x55a1f3cf7b00 .part L_0x55a1f3cf81a0, 3, 1;
L_0x55a1f3cf7cc0 .part L_0x55a1f3cf8290, 3, 1;
L_0x55a1f3cf7ef0 .concat8 [ 1 1 1 1], L_0x55a1f3cf5950, L_0x55a1f3cf62b0, L_0x55a1f3cf6b60, L_0x55a1f3cf7510;
L_0x55a1f3cf7f90 .concat8 [ 1 1 1 1], L_0x55a1f3cf5da0, L_0x55a1f3cf6610, L_0x55a1f3cf6fb0, L_0x55a1f3cf7830;
S_0x55a1f38dba60 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf53c0 .functor XOR 1, L_0x55a1f3cf5eb0, L_0x55a1f3cf5fe0, C4<0>, C4<0>;
L_0x55a1f3cf5950 .functor XOR 1, L_0x55a1f3cf53c0, L_0x55a1f3cf6110, C4<0>, C4<0>;
L_0x55a1f3cf5a10 .functor AND 1, L_0x55a1f3cf5eb0, L_0x55a1f3cf5fe0, C4<1>, C4<1>;
L_0x55a1f3cf5b20 .functor AND 1, L_0x55a1f3cf5eb0, L_0x55a1f3cf6110, C4<1>, C4<1>;
L_0x55a1f3cf5be0 .functor OR 1, L_0x55a1f3cf5a10, L_0x55a1f3cf5b20, C4<0>, C4<0>;
L_0x55a1f3cf5cf0 .functor AND 1, L_0x55a1f3cf6110, L_0x55a1f3cf5fe0, C4<1>, C4<1>;
L_0x55a1f3cf5da0 .functor OR 1, L_0x55a1f3cf5be0, L_0x55a1f3cf5cf0, C4<0>, C4<0>;
v0x55a1f38dbce0_0 .net *"_s0", 0 0, L_0x55a1f3cf53c0;  1 drivers
v0x55a1f38dbde0_0 .net *"_s10", 0 0, L_0x55a1f3cf5cf0;  1 drivers
v0x55a1f38dbec0_0 .net *"_s4", 0 0, L_0x55a1f3cf5a10;  1 drivers
v0x55a1f38dbfb0_0 .net *"_s6", 0 0, L_0x55a1f3cf5b20;  1 drivers
v0x55a1f38dc090_0 .net *"_s8", 0 0, L_0x55a1f3cf5be0;  1 drivers
v0x55a1f38dc1c0_0 .net "a", 0 0, L_0x55a1f3cf5eb0;  1 drivers
v0x55a1f38dc280_0 .net "b", 0 0, L_0x55a1f3cf5fe0;  1 drivers
v0x55a1f38dc340_0 .net "ca", 0 0, L_0x55a1f3cf5da0;  1 drivers
v0x55a1f38dc400_0 .net "cin", 0 0, L_0x55a1f3cf6110;  1 drivers
v0x55a1f38dc550_0 .net "sum", 0 0, L_0x55a1f3cf5950;  1 drivers
S_0x55a1f38dc6b0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf6240 .functor XOR 1, L_0x55a1f3cf6720, L_0x55a1f3cf6850, C4<0>, C4<0>;
L_0x55a1f3cf62b0 .functor XOR 1, L_0x55a1f3cf6240, L_0x55a1f3cf6980, C4<0>, C4<0>;
L_0x55a1f3cf6320 .functor AND 1, L_0x55a1f3cf6720, L_0x55a1f3cf6850, C4<1>, C4<1>;
L_0x55a1f3cf6390 .functor AND 1, L_0x55a1f3cf6720, L_0x55a1f3cf6980, C4<1>, C4<1>;
L_0x55a1f3cf6450 .functor OR 1, L_0x55a1f3cf6320, L_0x55a1f3cf6390, C4<0>, C4<0>;
L_0x55a1f3cf6560 .functor AND 1, L_0x55a1f3cf6980, L_0x55a1f3cf6850, C4<1>, C4<1>;
L_0x55a1f3cf6610 .functor OR 1, L_0x55a1f3cf6450, L_0x55a1f3cf6560, C4<0>, C4<0>;
v0x55a1f38dc8d0_0 .net *"_s0", 0 0, L_0x55a1f3cf6240;  1 drivers
v0x55a1f38dc9b0_0 .net *"_s10", 0 0, L_0x55a1f3cf6560;  1 drivers
v0x55a1f38dca90_0 .net *"_s4", 0 0, L_0x55a1f3cf6320;  1 drivers
v0x55a1f38dcb80_0 .net *"_s6", 0 0, L_0x55a1f3cf6390;  1 drivers
v0x55a1f38dcc60_0 .net *"_s8", 0 0, L_0x55a1f3cf6450;  1 drivers
v0x55a1f38dcd90_0 .net "a", 0 0, L_0x55a1f3cf6720;  1 drivers
v0x55a1f38dce50_0 .net "b", 0 0, L_0x55a1f3cf6850;  1 drivers
v0x55a1f38dcf10_0 .net "ca", 0 0, L_0x55a1f3cf6610;  1 drivers
v0x55a1f38dcfd0_0 .net "cin", 0 0, L_0x55a1f3cf6980;  1 drivers
v0x55a1f38dd120_0 .net "sum", 0 0, L_0x55a1f3cf62b0;  1 drivers
S_0x55a1f38dd280 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf6af0 .functor XOR 1, L_0x55a1f3cf70c0, L_0x55a1f3cf71f0, C4<0>, C4<0>;
L_0x55a1f3cf6b60 .functor XOR 1, L_0x55a1f3cf6af0, L_0x55a1f3cf7370, C4<0>, C4<0>;
L_0x55a1f3cf6c20 .functor AND 1, L_0x55a1f3cf70c0, L_0x55a1f3cf71f0, C4<1>, C4<1>;
L_0x55a1f3cf6d30 .functor AND 1, L_0x55a1f3cf70c0, L_0x55a1f3cf7370, C4<1>, C4<1>;
L_0x55a1f3cf6df0 .functor OR 1, L_0x55a1f3cf6c20, L_0x55a1f3cf6d30, C4<0>, C4<0>;
L_0x55a1f3cf6f00 .functor AND 1, L_0x55a1f3cf7370, L_0x55a1f3cf71f0, C4<1>, C4<1>;
L_0x55a1f3cf6fb0 .functor OR 1, L_0x55a1f3cf6df0, L_0x55a1f3cf6f00, C4<0>, C4<0>;
v0x55a1f38dd4b0_0 .net *"_s0", 0 0, L_0x55a1f3cf6af0;  1 drivers
v0x55a1f38dd590_0 .net *"_s10", 0 0, L_0x55a1f3cf6f00;  1 drivers
v0x55a1f38dd670_0 .net *"_s4", 0 0, L_0x55a1f3cf6c20;  1 drivers
v0x55a1f38dd760_0 .net *"_s6", 0 0, L_0x55a1f3cf6d30;  1 drivers
v0x55a1f38dd840_0 .net *"_s8", 0 0, L_0x55a1f3cf6df0;  1 drivers
v0x55a1f38dd970_0 .net "a", 0 0, L_0x55a1f3cf70c0;  1 drivers
v0x55a1f38dda30_0 .net "b", 0 0, L_0x55a1f3cf71f0;  1 drivers
v0x55a1f38ddaf0_0 .net "ca", 0 0, L_0x55a1f3cf6fb0;  1 drivers
v0x55a1f38ddbb0_0 .net "cin", 0 0, L_0x55a1f3cf7370;  1 drivers
v0x55a1f38ddd00_0 .net "sum", 0 0, L_0x55a1f3cf6b60;  1 drivers
S_0x55a1f38dde60 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38db7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf74a0 .functor XOR 1, L_0x55a1f3cf7940, L_0x55a1f3cf7b00, C4<0>, C4<0>;
L_0x55a1f3cf7510 .functor XOR 1, L_0x55a1f3cf74a0, L_0x55a1f3cf7cc0, C4<0>, C4<0>;
L_0x55a1f3cf7580 .functor AND 1, L_0x55a1f3cf7940, L_0x55a1f3cf7b00, C4<1>, C4<1>;
L_0x55a1f3cf75f0 .functor AND 1, L_0x55a1f3cf7940, L_0x55a1f3cf7cc0, C4<1>, C4<1>;
L_0x55a1f3cf76b0 .functor OR 1, L_0x55a1f3cf7580, L_0x55a1f3cf75f0, C4<0>, C4<0>;
L_0x55a1f3cf77c0 .functor AND 1, L_0x55a1f3cf7cc0, L_0x55a1f3cf7b00, C4<1>, C4<1>;
L_0x55a1f3cf7830 .functor OR 1, L_0x55a1f3cf76b0, L_0x55a1f3cf77c0, C4<0>, C4<0>;
v0x55a1f38de060_0 .net *"_s0", 0 0, L_0x55a1f3cf74a0;  1 drivers
v0x55a1f38de160_0 .net *"_s10", 0 0, L_0x55a1f3cf77c0;  1 drivers
v0x55a1f38de240_0 .net *"_s4", 0 0, L_0x55a1f3cf7580;  1 drivers
v0x55a1f38de330_0 .net *"_s6", 0 0, L_0x55a1f3cf75f0;  1 drivers
v0x55a1f38de410_0 .net *"_s8", 0 0, L_0x55a1f3cf76b0;  1 drivers
v0x55a1f38de540_0 .net "a", 0 0, L_0x55a1f3cf7940;  1 drivers
v0x55a1f38de600_0 .net "b", 0 0, L_0x55a1f3cf7b00;  1 drivers
v0x55a1f38de6c0_0 .net "ca", 0 0, L_0x55a1f3cf7830;  1 drivers
v0x55a1f38de780_0 .net "cin", 0 0, L_0x55a1f3cf7cc0;  1 drivers
v0x55a1f38de8d0_0 .net "sum", 0 0, L_0x55a1f3cf7510;  1 drivers
S_0x55a1f38def30 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38d46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38e2170_0 .net "a", 3 0, L_0x55a1f3cfaaa0;  1 drivers
v0x55a1f38e2270_0 .net "b", 3 0, L_0x55a1f3cfabd0;  1 drivers
v0x55a1f38e2350_0 .net "ca", 3 0, L_0x55a1f3cfa930;  1 drivers
v0x55a1f38e2410_0 .net "cin", 3 0, L_0x55a1f3cfad00;  1 drivers
v0x55a1f38e24f0_0 .net "sum", 3 0, L_0x55a1f3cfa890;  1 drivers
L_0x55a1f3cf8850 .part L_0x55a1f3cfaaa0, 0, 1;
L_0x55a1f3cf8980 .part L_0x55a1f3cfabd0, 0, 1;
L_0x55a1f3cf8ab0 .part L_0x55a1f3cfad00, 0, 1;
L_0x55a1f3cf90c0 .part L_0x55a1f3cfaaa0, 1, 1;
L_0x55a1f3cf91f0 .part L_0x55a1f3cfabd0, 1, 1;
L_0x55a1f3cf9320 .part L_0x55a1f3cfad00, 1, 1;
L_0x55a1f3cf9a60 .part L_0x55a1f3cfaaa0, 2, 1;
L_0x55a1f3cf9b90 .part L_0x55a1f3cfabd0, 2, 1;
L_0x55a1f3cf9d10 .part L_0x55a1f3cfad00, 2, 1;
L_0x55a1f3cfa2e0 .part L_0x55a1f3cfaaa0, 3, 1;
L_0x55a1f3cfa4a0 .part L_0x55a1f3cfabd0, 3, 1;
L_0x55a1f3cfa660 .part L_0x55a1f3cfad00, 3, 1;
L_0x55a1f3cfa890 .concat8 [ 1 1 1 1], L_0x55a1f3cf8330, L_0x55a1f3cf8c50, L_0x55a1f3cf9500, L_0x55a1f3cf9eb0;
L_0x55a1f3cfa930 .concat8 [ 1 1 1 1], L_0x55a1f3cf8740, L_0x55a1f3cf8fb0, L_0x55a1f3cf9950, L_0x55a1f3cfa1d0;
S_0x55a1f38df180 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38def30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf7e80 .functor XOR 1, L_0x55a1f3cf8850, L_0x55a1f3cf8980, C4<0>, C4<0>;
L_0x55a1f3cf8330 .functor XOR 1, L_0x55a1f3cf7e80, L_0x55a1f3cf8ab0, C4<0>, C4<0>;
L_0x55a1f3cf83f0 .functor AND 1, L_0x55a1f3cf8850, L_0x55a1f3cf8980, C4<1>, C4<1>;
L_0x55a1f3cf8500 .functor AND 1, L_0x55a1f3cf8850, L_0x55a1f3cf8ab0, C4<1>, C4<1>;
L_0x55a1f3cf85c0 .functor OR 1, L_0x55a1f3cf83f0, L_0x55a1f3cf8500, C4<0>, C4<0>;
L_0x55a1f3cf86d0 .functor AND 1, L_0x55a1f3cf8ab0, L_0x55a1f3cf8980, C4<1>, C4<1>;
L_0x55a1f3cf8740 .functor OR 1, L_0x55a1f3cf85c0, L_0x55a1f3cf86d0, C4<0>, C4<0>;
v0x55a1f38df420_0 .net *"_s0", 0 0, L_0x55a1f3cf7e80;  1 drivers
v0x55a1f38df520_0 .net *"_s10", 0 0, L_0x55a1f3cf86d0;  1 drivers
v0x55a1f38df600_0 .net *"_s4", 0 0, L_0x55a1f3cf83f0;  1 drivers
v0x55a1f38df6f0_0 .net *"_s6", 0 0, L_0x55a1f3cf8500;  1 drivers
v0x55a1f38df7d0_0 .net *"_s8", 0 0, L_0x55a1f3cf85c0;  1 drivers
v0x55a1f38df900_0 .net "a", 0 0, L_0x55a1f3cf8850;  1 drivers
v0x55a1f38df9c0_0 .net "b", 0 0, L_0x55a1f3cf8980;  1 drivers
v0x55a1f38dfa80_0 .net "ca", 0 0, L_0x55a1f3cf8740;  1 drivers
v0x55a1f38dfb40_0 .net "cin", 0 0, L_0x55a1f3cf8ab0;  1 drivers
v0x55a1f38dfc90_0 .net "sum", 0 0, L_0x55a1f3cf8330;  1 drivers
S_0x55a1f38dfdf0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38def30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf8be0 .functor XOR 1, L_0x55a1f3cf90c0, L_0x55a1f3cf91f0, C4<0>, C4<0>;
L_0x55a1f3cf8c50 .functor XOR 1, L_0x55a1f3cf8be0, L_0x55a1f3cf9320, C4<0>, C4<0>;
L_0x55a1f3cf8cc0 .functor AND 1, L_0x55a1f3cf90c0, L_0x55a1f3cf91f0, C4<1>, C4<1>;
L_0x55a1f3cf8d30 .functor AND 1, L_0x55a1f3cf90c0, L_0x55a1f3cf9320, C4<1>, C4<1>;
L_0x55a1f3cf8df0 .functor OR 1, L_0x55a1f3cf8cc0, L_0x55a1f3cf8d30, C4<0>, C4<0>;
L_0x55a1f3cf8f00 .functor AND 1, L_0x55a1f3cf9320, L_0x55a1f3cf91f0, C4<1>, C4<1>;
L_0x55a1f3cf8fb0 .functor OR 1, L_0x55a1f3cf8df0, L_0x55a1f3cf8f00, C4<0>, C4<0>;
v0x55a1f38e0010_0 .net *"_s0", 0 0, L_0x55a1f3cf8be0;  1 drivers
v0x55a1f38e00f0_0 .net *"_s10", 0 0, L_0x55a1f3cf8f00;  1 drivers
v0x55a1f38e01d0_0 .net *"_s4", 0 0, L_0x55a1f3cf8cc0;  1 drivers
v0x55a1f38e02c0_0 .net *"_s6", 0 0, L_0x55a1f3cf8d30;  1 drivers
v0x55a1f38e03a0_0 .net *"_s8", 0 0, L_0x55a1f3cf8df0;  1 drivers
v0x55a1f38e04d0_0 .net "a", 0 0, L_0x55a1f3cf90c0;  1 drivers
v0x55a1f38e0590_0 .net "b", 0 0, L_0x55a1f3cf91f0;  1 drivers
v0x55a1f38e0650_0 .net "ca", 0 0, L_0x55a1f3cf8fb0;  1 drivers
v0x55a1f38e0710_0 .net "cin", 0 0, L_0x55a1f3cf9320;  1 drivers
v0x55a1f38e0860_0 .net "sum", 0 0, L_0x55a1f3cf8c50;  1 drivers
S_0x55a1f38e09c0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38def30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf9490 .functor XOR 1, L_0x55a1f3cf9a60, L_0x55a1f3cf9b90, C4<0>, C4<0>;
L_0x55a1f3cf9500 .functor XOR 1, L_0x55a1f3cf9490, L_0x55a1f3cf9d10, C4<0>, C4<0>;
L_0x55a1f3cf95c0 .functor AND 1, L_0x55a1f3cf9a60, L_0x55a1f3cf9b90, C4<1>, C4<1>;
L_0x55a1f3cf96d0 .functor AND 1, L_0x55a1f3cf9a60, L_0x55a1f3cf9d10, C4<1>, C4<1>;
L_0x55a1f3cf9790 .functor OR 1, L_0x55a1f3cf95c0, L_0x55a1f3cf96d0, C4<0>, C4<0>;
L_0x55a1f3cf98a0 .functor AND 1, L_0x55a1f3cf9d10, L_0x55a1f3cf9b90, C4<1>, C4<1>;
L_0x55a1f3cf9950 .functor OR 1, L_0x55a1f3cf9790, L_0x55a1f3cf98a0, C4<0>, C4<0>;
v0x55a1f38e0bf0_0 .net *"_s0", 0 0, L_0x55a1f3cf9490;  1 drivers
v0x55a1f38e0cd0_0 .net *"_s10", 0 0, L_0x55a1f3cf98a0;  1 drivers
v0x55a1f38e0db0_0 .net *"_s4", 0 0, L_0x55a1f3cf95c0;  1 drivers
v0x55a1f38e0ea0_0 .net *"_s6", 0 0, L_0x55a1f3cf96d0;  1 drivers
v0x55a1f38e0f80_0 .net *"_s8", 0 0, L_0x55a1f3cf9790;  1 drivers
v0x55a1f38e10b0_0 .net "a", 0 0, L_0x55a1f3cf9a60;  1 drivers
v0x55a1f38e1170_0 .net "b", 0 0, L_0x55a1f3cf9b90;  1 drivers
v0x55a1f38e1230_0 .net "ca", 0 0, L_0x55a1f3cf9950;  1 drivers
v0x55a1f38e12f0_0 .net "cin", 0 0, L_0x55a1f3cf9d10;  1 drivers
v0x55a1f38e1440_0 .net "sum", 0 0, L_0x55a1f3cf9500;  1 drivers
S_0x55a1f38e15a0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38def30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cf9e40 .functor XOR 1, L_0x55a1f3cfa2e0, L_0x55a1f3cfa4a0, C4<0>, C4<0>;
L_0x55a1f3cf9eb0 .functor XOR 1, L_0x55a1f3cf9e40, L_0x55a1f3cfa660, C4<0>, C4<0>;
L_0x55a1f3cf9f20 .functor AND 1, L_0x55a1f3cfa2e0, L_0x55a1f3cfa4a0, C4<1>, C4<1>;
L_0x55a1f3cf9f90 .functor AND 1, L_0x55a1f3cfa2e0, L_0x55a1f3cfa660, C4<1>, C4<1>;
L_0x55a1f3cfa050 .functor OR 1, L_0x55a1f3cf9f20, L_0x55a1f3cf9f90, C4<0>, C4<0>;
L_0x55a1f3cfa160 .functor AND 1, L_0x55a1f3cfa660, L_0x55a1f3cfa4a0, C4<1>, C4<1>;
L_0x55a1f3cfa1d0 .functor OR 1, L_0x55a1f3cfa050, L_0x55a1f3cfa160, C4<0>, C4<0>;
v0x55a1f38e17a0_0 .net *"_s0", 0 0, L_0x55a1f3cf9e40;  1 drivers
v0x55a1f38e18a0_0 .net *"_s10", 0 0, L_0x55a1f3cfa160;  1 drivers
v0x55a1f38e1980_0 .net *"_s4", 0 0, L_0x55a1f3cf9f20;  1 drivers
v0x55a1f38e1a70_0 .net *"_s6", 0 0, L_0x55a1f3cf9f90;  1 drivers
v0x55a1f38e1b50_0 .net *"_s8", 0 0, L_0x55a1f3cfa050;  1 drivers
v0x55a1f38e1c80_0 .net "a", 0 0, L_0x55a1f3cfa2e0;  1 drivers
v0x55a1f38e1d40_0 .net "b", 0 0, L_0x55a1f3cfa4a0;  1 drivers
v0x55a1f38e1e00_0 .net "ca", 0 0, L_0x55a1f3cfa1d0;  1 drivers
v0x55a1f38e1ec0_0 .net "cin", 0 0, L_0x55a1f3cfa660;  1 drivers
v0x55a1f38e2010_0 .net "sum", 0 0, L_0x55a1f3cf9eb0;  1 drivers
S_0x55a1f38e3110 .scope module, "FA_1" "thirtBitAdder" 12 14, 13 3 0, S_0x55a1f38c5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 32 "ca"
v0x55a1f38ffdb0_0 .net "a", 31 0, L_0x55a1f3d11940;  1 drivers
v0x55a1f38ffeb0_0 .net "b", 31 0, L_0x55a1f3d11a30;  1 drivers
v0x55a1f38fff90_0 .net "ca", 31 0, L_0x55a1f3d117b0;  1 drivers
v0x55a1f3900050_0 .net "cin", 31 0, L_0x55a1f3d11b20;  1 drivers
v0x55a1f3900130_0 .net "sum", 31 0, L_0x55a1f3d11670;  1 drivers
L_0x55a1f3d06550 .part L_0x55a1f3d11940, 0, 16;
L_0x55a1f3d065f0 .part L_0x55a1f3d11a30, 0, 16;
L_0x55a1f3d06690 .part L_0x55a1f3d11b20, 0, 16;
L_0x55a1f3d11360 .part L_0x55a1f3d11940, 16, 16;
L_0x55a1f3d11450 .part L_0x55a1f3d11a30, 16, 16;
L_0x55a1f3d11540 .part L_0x55a1f3d11b20, 16, 16;
L_0x55a1f3d11670 .concat8 [ 16 16 0 0], L_0x55a1f3d06250, L_0x55a1f3d11060;
L_0x55a1f3d117b0 .concat8 [ 16 16 0 0], L_0x55a1f3d062f0, L_0x55a1f3d11100;
S_0x55a1f38e3380 .scope module, "FA_0" "sixtBitAdder" 13 12, 14 3 0, S_0x55a1f38e3110;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38f1360_0 .net "a", 15 0, L_0x55a1f3d06550;  1 drivers
v0x55a1f38f1460_0 .net "b", 15 0, L_0x55a1f3d065f0;  1 drivers
v0x55a1f38f1540_0 .net "ca", 15 0, L_0x55a1f3d062f0;  1 drivers
v0x55a1f38f1600_0 .net "cin", 15 0, L_0x55a1f3d06690;  1 drivers
v0x55a1f38f16e0_0 .net "sum", 15 0, L_0x55a1f3d06250;  1 drivers
L_0x55a1f3cfe060 .part L_0x55a1f3d06550, 0, 4;
L_0x55a1f3cfe100 .part L_0x55a1f3d065f0, 0, 4;
L_0x55a1f3cfe1a0 .part L_0x55a1f3d06690, 0, 4;
L_0x55a1f3d009f0 .part L_0x55a1f3d06550, 4, 4;
L_0x55a1f3d00ae0 .part L_0x55a1f3d065f0, 4, 4;
L_0x55a1f3d00bd0 .part L_0x55a1f3d06690, 4, 4;
L_0x55a1f3d034b0 .part L_0x55a1f3d06550, 8, 4;
L_0x55a1f3d03550 .part L_0x55a1f3d065f0, 8, 4;
L_0x55a1f3d03640 .part L_0x55a1f3d06690, 8, 4;
L_0x55a1f3d05e50 .part L_0x55a1f3d06550, 12, 4;
L_0x55a1f3d05f80 .part L_0x55a1f3d065f0, 12, 4;
L_0x55a1f3d060b0 .part L_0x55a1f3d06690, 12, 4;
L_0x55a1f3d06250 .concat8 [ 4 4 4 4], L_0x55a1f3cfde50, L_0x55a1f3d007e0, L_0x55a1f3d032a0, L_0x55a1f3d05c40;
L_0x55a1f3d062f0 .concat8 [ 4 4 4 4], L_0x55a1f3cfdef0, L_0x55a1f3d00880, L_0x55a1f3d03340, L_0x55a1f3d05ce0;
S_0x55a1f38e3600 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38e3380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38e6890_0 .net "a", 3 0, L_0x55a1f3cfe060;  1 drivers
v0x55a1f38e6990_0 .net "b", 3 0, L_0x55a1f3cfe100;  1 drivers
v0x55a1f38e6a70_0 .net "ca", 3 0, L_0x55a1f3cfdef0;  1 drivers
v0x55a1f38e6b30_0 .net "cin", 3 0, L_0x55a1f3cfe1a0;  1 drivers
v0x55a1f38e6c10_0 .net "sum", 3 0, L_0x55a1f3cfde50;  1 drivers
L_0x55a1f3cfbe10 .part L_0x55a1f3cfe060, 0, 1;
L_0x55a1f3cfbf40 .part L_0x55a1f3cfe100, 0, 1;
L_0x55a1f3cfc070 .part L_0x55a1f3cfe1a0, 0, 1;
L_0x55a1f3cfc680 .part L_0x55a1f3cfe060, 1, 1;
L_0x55a1f3cfc7b0 .part L_0x55a1f3cfe100, 1, 1;
L_0x55a1f3cfc8e0 .part L_0x55a1f3cfe1a0, 1, 1;
L_0x55a1f3cfd020 .part L_0x55a1f3cfe060, 2, 1;
L_0x55a1f3cfd150 .part L_0x55a1f3cfe100, 2, 1;
L_0x55a1f3cfd2d0 .part L_0x55a1f3cfe1a0, 2, 1;
L_0x55a1f3cfd8a0 .part L_0x55a1f3cfe060, 3, 1;
L_0x55a1f3cfda60 .part L_0x55a1f3cfe100, 3, 1;
L_0x55a1f3cfdc20 .part L_0x55a1f3cfe1a0, 3, 1;
L_0x55a1f3cfde50 .concat8 [ 1 1 1 1], L_0x55a1f3cfa820, L_0x55a1f3cfc210, L_0x55a1f3cfcac0, L_0x55a1f3cfd470;
L_0x55a1f3cfdef0 .concat8 [ 1 1 1 1], L_0x55a1f3cfbd00, L_0x55a1f3cfc570, L_0x55a1f3cfcf10, L_0x55a1f3cfd790;
S_0x55a1f38e38a0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38e3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cfae30 .functor XOR 1, L_0x55a1f3cfbe10, L_0x55a1f3cfbf40, C4<0>, C4<0>;
L_0x55a1f3cfa820 .functor XOR 1, L_0x55a1f3cfae30, L_0x55a1f3cfc070, C4<0>, C4<0>;
L_0x55a1f3cfb9b0 .functor AND 1, L_0x55a1f3cfbe10, L_0x55a1f3cfbf40, C4<1>, C4<1>;
L_0x55a1f3cfbac0 .functor AND 1, L_0x55a1f3cfbe10, L_0x55a1f3cfc070, C4<1>, C4<1>;
L_0x55a1f3cfbb80 .functor OR 1, L_0x55a1f3cfb9b0, L_0x55a1f3cfbac0, C4<0>, C4<0>;
L_0x55a1f3cfbc90 .functor AND 1, L_0x55a1f3cfc070, L_0x55a1f3cfbf40, C4<1>, C4<1>;
L_0x55a1f3cfbd00 .functor OR 1, L_0x55a1f3cfbb80, L_0x55a1f3cfbc90, C4<0>, C4<0>;
v0x55a1f38e3b40_0 .net *"_s0", 0 0, L_0x55a1f3cfae30;  1 drivers
v0x55a1f38e3c40_0 .net *"_s10", 0 0, L_0x55a1f3cfbc90;  1 drivers
v0x55a1f38e3d20_0 .net *"_s4", 0 0, L_0x55a1f3cfb9b0;  1 drivers
v0x55a1f38e3e10_0 .net *"_s6", 0 0, L_0x55a1f3cfbac0;  1 drivers
v0x55a1f38e3ef0_0 .net *"_s8", 0 0, L_0x55a1f3cfbb80;  1 drivers
v0x55a1f38e4020_0 .net "a", 0 0, L_0x55a1f3cfbe10;  1 drivers
v0x55a1f38e40e0_0 .net "b", 0 0, L_0x55a1f3cfbf40;  1 drivers
v0x55a1f38e41a0_0 .net "ca", 0 0, L_0x55a1f3cfbd00;  1 drivers
v0x55a1f38e4260_0 .net "cin", 0 0, L_0x55a1f3cfc070;  1 drivers
v0x55a1f38e43b0_0 .net "sum", 0 0, L_0x55a1f3cfa820;  1 drivers
S_0x55a1f38e4510 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38e3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cfc1a0 .functor XOR 1, L_0x55a1f3cfc680, L_0x55a1f3cfc7b0, C4<0>, C4<0>;
L_0x55a1f3cfc210 .functor XOR 1, L_0x55a1f3cfc1a0, L_0x55a1f3cfc8e0, C4<0>, C4<0>;
L_0x55a1f3cfc280 .functor AND 1, L_0x55a1f3cfc680, L_0x55a1f3cfc7b0, C4<1>, C4<1>;
L_0x55a1f3cfc2f0 .functor AND 1, L_0x55a1f3cfc680, L_0x55a1f3cfc8e0, C4<1>, C4<1>;
L_0x55a1f3cfc3b0 .functor OR 1, L_0x55a1f3cfc280, L_0x55a1f3cfc2f0, C4<0>, C4<0>;
L_0x55a1f3cfc4c0 .functor AND 1, L_0x55a1f3cfc8e0, L_0x55a1f3cfc7b0, C4<1>, C4<1>;
L_0x55a1f3cfc570 .functor OR 1, L_0x55a1f3cfc3b0, L_0x55a1f3cfc4c0, C4<0>, C4<0>;
v0x55a1f38e4730_0 .net *"_s0", 0 0, L_0x55a1f3cfc1a0;  1 drivers
v0x55a1f38e4810_0 .net *"_s10", 0 0, L_0x55a1f3cfc4c0;  1 drivers
v0x55a1f38e48f0_0 .net *"_s4", 0 0, L_0x55a1f3cfc280;  1 drivers
v0x55a1f38e49e0_0 .net *"_s6", 0 0, L_0x55a1f3cfc2f0;  1 drivers
v0x55a1f38e4ac0_0 .net *"_s8", 0 0, L_0x55a1f3cfc3b0;  1 drivers
v0x55a1f38e4bf0_0 .net "a", 0 0, L_0x55a1f3cfc680;  1 drivers
v0x55a1f38e4cb0_0 .net "b", 0 0, L_0x55a1f3cfc7b0;  1 drivers
v0x55a1f38e4d70_0 .net "ca", 0 0, L_0x55a1f3cfc570;  1 drivers
v0x55a1f38e4e30_0 .net "cin", 0 0, L_0x55a1f3cfc8e0;  1 drivers
v0x55a1f38e4f80_0 .net "sum", 0 0, L_0x55a1f3cfc210;  1 drivers
S_0x55a1f38e50e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38e3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cfca50 .functor XOR 1, L_0x55a1f3cfd020, L_0x55a1f3cfd150, C4<0>, C4<0>;
L_0x55a1f3cfcac0 .functor XOR 1, L_0x55a1f3cfca50, L_0x55a1f3cfd2d0, C4<0>, C4<0>;
L_0x55a1f3cfcb80 .functor AND 1, L_0x55a1f3cfd020, L_0x55a1f3cfd150, C4<1>, C4<1>;
L_0x55a1f3cfcc90 .functor AND 1, L_0x55a1f3cfd020, L_0x55a1f3cfd2d0, C4<1>, C4<1>;
L_0x55a1f3cfcd50 .functor OR 1, L_0x55a1f3cfcb80, L_0x55a1f3cfcc90, C4<0>, C4<0>;
L_0x55a1f3cfce60 .functor AND 1, L_0x55a1f3cfd2d0, L_0x55a1f3cfd150, C4<1>, C4<1>;
L_0x55a1f3cfcf10 .functor OR 1, L_0x55a1f3cfcd50, L_0x55a1f3cfce60, C4<0>, C4<0>;
v0x55a1f38e5310_0 .net *"_s0", 0 0, L_0x55a1f3cfca50;  1 drivers
v0x55a1f38e53f0_0 .net *"_s10", 0 0, L_0x55a1f3cfce60;  1 drivers
v0x55a1f38e54d0_0 .net *"_s4", 0 0, L_0x55a1f3cfcb80;  1 drivers
v0x55a1f38e55c0_0 .net *"_s6", 0 0, L_0x55a1f3cfcc90;  1 drivers
v0x55a1f38e56a0_0 .net *"_s8", 0 0, L_0x55a1f3cfcd50;  1 drivers
v0x55a1f38e57d0_0 .net "a", 0 0, L_0x55a1f3cfd020;  1 drivers
v0x55a1f38e5890_0 .net "b", 0 0, L_0x55a1f3cfd150;  1 drivers
v0x55a1f38e5950_0 .net "ca", 0 0, L_0x55a1f3cfcf10;  1 drivers
v0x55a1f38e5a10_0 .net "cin", 0 0, L_0x55a1f3cfd2d0;  1 drivers
v0x55a1f38e5b60_0 .net "sum", 0 0, L_0x55a1f3cfcac0;  1 drivers
S_0x55a1f38e5cc0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38e3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cfd400 .functor XOR 1, L_0x55a1f3cfd8a0, L_0x55a1f3cfda60, C4<0>, C4<0>;
L_0x55a1f3cfd470 .functor XOR 1, L_0x55a1f3cfd400, L_0x55a1f3cfdc20, C4<0>, C4<0>;
L_0x55a1f3cfd4e0 .functor AND 1, L_0x55a1f3cfd8a0, L_0x55a1f3cfda60, C4<1>, C4<1>;
L_0x55a1f3cfd550 .functor AND 1, L_0x55a1f3cfd8a0, L_0x55a1f3cfdc20, C4<1>, C4<1>;
L_0x55a1f3cfd610 .functor OR 1, L_0x55a1f3cfd4e0, L_0x55a1f3cfd550, C4<0>, C4<0>;
L_0x55a1f3cfd720 .functor AND 1, L_0x55a1f3cfdc20, L_0x55a1f3cfda60, C4<1>, C4<1>;
L_0x55a1f3cfd790 .functor OR 1, L_0x55a1f3cfd610, L_0x55a1f3cfd720, C4<0>, C4<0>;
v0x55a1f38e5ec0_0 .net *"_s0", 0 0, L_0x55a1f3cfd400;  1 drivers
v0x55a1f38e5fc0_0 .net *"_s10", 0 0, L_0x55a1f3cfd720;  1 drivers
v0x55a1f38e60a0_0 .net *"_s4", 0 0, L_0x55a1f3cfd4e0;  1 drivers
v0x55a1f38e6190_0 .net *"_s6", 0 0, L_0x55a1f3cfd550;  1 drivers
v0x55a1f38e6270_0 .net *"_s8", 0 0, L_0x55a1f3cfd610;  1 drivers
v0x55a1f38e63a0_0 .net "a", 0 0, L_0x55a1f3cfd8a0;  1 drivers
v0x55a1f38e6460_0 .net "b", 0 0, L_0x55a1f3cfda60;  1 drivers
v0x55a1f38e6520_0 .net "ca", 0 0, L_0x55a1f3cfd790;  1 drivers
v0x55a1f38e65e0_0 .net "cin", 0 0, L_0x55a1f3cfdc20;  1 drivers
v0x55a1f38e6730_0 .net "sum", 0 0, L_0x55a1f3cfd470;  1 drivers
S_0x55a1f38e6d90 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38e3380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38e9fd0_0 .net "a", 3 0, L_0x55a1f3d009f0;  1 drivers
v0x55a1f38ea0d0_0 .net "b", 3 0, L_0x55a1f3d00ae0;  1 drivers
v0x55a1f38ea1b0_0 .net "ca", 3 0, L_0x55a1f3d00880;  1 drivers
v0x55a1f38ea270_0 .net "cin", 3 0, L_0x55a1f3d00bd0;  1 drivers
v0x55a1f38ea350_0 .net "sum", 3 0, L_0x55a1f3d007e0;  1 drivers
L_0x55a1f3cfe7a0 .part L_0x55a1f3d009f0, 0, 1;
L_0x55a1f3cfe8d0 .part L_0x55a1f3d00ae0, 0, 1;
L_0x55a1f3cfea00 .part L_0x55a1f3d00bd0, 0, 1;
L_0x55a1f3cff010 .part L_0x55a1f3d009f0, 1, 1;
L_0x55a1f3cff140 .part L_0x55a1f3d00ae0, 1, 1;
L_0x55a1f3cff270 .part L_0x55a1f3d00bd0, 1, 1;
L_0x55a1f3cff9b0 .part L_0x55a1f3d009f0, 2, 1;
L_0x55a1f3cffae0 .part L_0x55a1f3d00ae0, 2, 1;
L_0x55a1f3cffc60 .part L_0x55a1f3d00bd0, 2, 1;
L_0x55a1f3d00230 .part L_0x55a1f3d009f0, 3, 1;
L_0x55a1f3d003f0 .part L_0x55a1f3d00ae0, 3, 1;
L_0x55a1f3d005b0 .part L_0x55a1f3d00bd0, 3, 1;
L_0x55a1f3d007e0 .concat8 [ 1 1 1 1], L_0x55a1f3cfe240, L_0x55a1f3cfeba0, L_0x55a1f3cff450, L_0x55a1f3cffe00;
L_0x55a1f3d00880 .concat8 [ 1 1 1 1], L_0x55a1f3cfe690, L_0x55a1f3cfef00, L_0x55a1f3cff8a0, L_0x55a1f3d00120;
S_0x55a1f38e7000 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38e6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cfdde0 .functor XOR 1, L_0x55a1f3cfe7a0, L_0x55a1f3cfe8d0, C4<0>, C4<0>;
L_0x55a1f3cfe240 .functor XOR 1, L_0x55a1f3cfdde0, L_0x55a1f3cfea00, C4<0>, C4<0>;
L_0x55a1f3cfe300 .functor AND 1, L_0x55a1f3cfe7a0, L_0x55a1f3cfe8d0, C4<1>, C4<1>;
L_0x55a1f3cfe410 .functor AND 1, L_0x55a1f3cfe7a0, L_0x55a1f3cfea00, C4<1>, C4<1>;
L_0x55a1f3cfe4d0 .functor OR 1, L_0x55a1f3cfe300, L_0x55a1f3cfe410, C4<0>, C4<0>;
L_0x55a1f3cfe5e0 .functor AND 1, L_0x55a1f3cfea00, L_0x55a1f3cfe8d0, C4<1>, C4<1>;
L_0x55a1f3cfe690 .functor OR 1, L_0x55a1f3cfe4d0, L_0x55a1f3cfe5e0, C4<0>, C4<0>;
v0x55a1f38e7280_0 .net *"_s0", 0 0, L_0x55a1f3cfdde0;  1 drivers
v0x55a1f38e7380_0 .net *"_s10", 0 0, L_0x55a1f3cfe5e0;  1 drivers
v0x55a1f38e7460_0 .net *"_s4", 0 0, L_0x55a1f3cfe300;  1 drivers
v0x55a1f38e7550_0 .net *"_s6", 0 0, L_0x55a1f3cfe410;  1 drivers
v0x55a1f38e7630_0 .net *"_s8", 0 0, L_0x55a1f3cfe4d0;  1 drivers
v0x55a1f38e7760_0 .net "a", 0 0, L_0x55a1f3cfe7a0;  1 drivers
v0x55a1f38e7820_0 .net "b", 0 0, L_0x55a1f3cfe8d0;  1 drivers
v0x55a1f38e78e0_0 .net "ca", 0 0, L_0x55a1f3cfe690;  1 drivers
v0x55a1f38e79a0_0 .net "cin", 0 0, L_0x55a1f3cfea00;  1 drivers
v0x55a1f38e7af0_0 .net "sum", 0 0, L_0x55a1f3cfe240;  1 drivers
S_0x55a1f38e7c50 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38e6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cfeb30 .functor XOR 1, L_0x55a1f3cff010, L_0x55a1f3cff140, C4<0>, C4<0>;
L_0x55a1f3cfeba0 .functor XOR 1, L_0x55a1f3cfeb30, L_0x55a1f3cff270, C4<0>, C4<0>;
L_0x55a1f3cfec10 .functor AND 1, L_0x55a1f3cff010, L_0x55a1f3cff140, C4<1>, C4<1>;
L_0x55a1f3cfec80 .functor AND 1, L_0x55a1f3cff010, L_0x55a1f3cff270, C4<1>, C4<1>;
L_0x55a1f3cfed40 .functor OR 1, L_0x55a1f3cfec10, L_0x55a1f3cfec80, C4<0>, C4<0>;
L_0x55a1f3cfee50 .functor AND 1, L_0x55a1f3cff270, L_0x55a1f3cff140, C4<1>, C4<1>;
L_0x55a1f3cfef00 .functor OR 1, L_0x55a1f3cfed40, L_0x55a1f3cfee50, C4<0>, C4<0>;
v0x55a1f38e7e70_0 .net *"_s0", 0 0, L_0x55a1f3cfeb30;  1 drivers
v0x55a1f38e7f50_0 .net *"_s10", 0 0, L_0x55a1f3cfee50;  1 drivers
v0x55a1f38e8030_0 .net *"_s4", 0 0, L_0x55a1f3cfec10;  1 drivers
v0x55a1f38e8120_0 .net *"_s6", 0 0, L_0x55a1f3cfec80;  1 drivers
v0x55a1f38e8200_0 .net *"_s8", 0 0, L_0x55a1f3cfed40;  1 drivers
v0x55a1f38e8330_0 .net "a", 0 0, L_0x55a1f3cff010;  1 drivers
v0x55a1f38e83f0_0 .net "b", 0 0, L_0x55a1f3cff140;  1 drivers
v0x55a1f38e84b0_0 .net "ca", 0 0, L_0x55a1f3cfef00;  1 drivers
v0x55a1f38e8570_0 .net "cin", 0 0, L_0x55a1f3cff270;  1 drivers
v0x55a1f38e86c0_0 .net "sum", 0 0, L_0x55a1f3cfeba0;  1 drivers
S_0x55a1f38e8820 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38e6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cff3e0 .functor XOR 1, L_0x55a1f3cff9b0, L_0x55a1f3cffae0, C4<0>, C4<0>;
L_0x55a1f3cff450 .functor XOR 1, L_0x55a1f3cff3e0, L_0x55a1f3cffc60, C4<0>, C4<0>;
L_0x55a1f3cff510 .functor AND 1, L_0x55a1f3cff9b0, L_0x55a1f3cffae0, C4<1>, C4<1>;
L_0x55a1f3cff620 .functor AND 1, L_0x55a1f3cff9b0, L_0x55a1f3cffc60, C4<1>, C4<1>;
L_0x55a1f3cff6e0 .functor OR 1, L_0x55a1f3cff510, L_0x55a1f3cff620, C4<0>, C4<0>;
L_0x55a1f3cff7f0 .functor AND 1, L_0x55a1f3cffc60, L_0x55a1f3cffae0, C4<1>, C4<1>;
L_0x55a1f3cff8a0 .functor OR 1, L_0x55a1f3cff6e0, L_0x55a1f3cff7f0, C4<0>, C4<0>;
v0x55a1f38e8a50_0 .net *"_s0", 0 0, L_0x55a1f3cff3e0;  1 drivers
v0x55a1f38e8b30_0 .net *"_s10", 0 0, L_0x55a1f3cff7f0;  1 drivers
v0x55a1f38e8c10_0 .net *"_s4", 0 0, L_0x55a1f3cff510;  1 drivers
v0x55a1f38e8d00_0 .net *"_s6", 0 0, L_0x55a1f3cff620;  1 drivers
v0x55a1f38e8de0_0 .net *"_s8", 0 0, L_0x55a1f3cff6e0;  1 drivers
v0x55a1f38e8f10_0 .net "a", 0 0, L_0x55a1f3cff9b0;  1 drivers
v0x55a1f38e8fd0_0 .net "b", 0 0, L_0x55a1f3cffae0;  1 drivers
v0x55a1f38e9090_0 .net "ca", 0 0, L_0x55a1f3cff8a0;  1 drivers
v0x55a1f38e9150_0 .net "cin", 0 0, L_0x55a1f3cffc60;  1 drivers
v0x55a1f38e92a0_0 .net "sum", 0 0, L_0x55a1f3cff450;  1 drivers
S_0x55a1f38e9400 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38e6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3cffd90 .functor XOR 1, L_0x55a1f3d00230, L_0x55a1f3d003f0, C4<0>, C4<0>;
L_0x55a1f3cffe00 .functor XOR 1, L_0x55a1f3cffd90, L_0x55a1f3d005b0, C4<0>, C4<0>;
L_0x55a1f3cffe70 .functor AND 1, L_0x55a1f3d00230, L_0x55a1f3d003f0, C4<1>, C4<1>;
L_0x55a1f3cffee0 .functor AND 1, L_0x55a1f3d00230, L_0x55a1f3d005b0, C4<1>, C4<1>;
L_0x55a1f3cfffa0 .functor OR 1, L_0x55a1f3cffe70, L_0x55a1f3cffee0, C4<0>, C4<0>;
L_0x55a1f3d000b0 .functor AND 1, L_0x55a1f3d005b0, L_0x55a1f3d003f0, C4<1>, C4<1>;
L_0x55a1f3d00120 .functor OR 1, L_0x55a1f3cfffa0, L_0x55a1f3d000b0, C4<0>, C4<0>;
v0x55a1f38e9600_0 .net *"_s0", 0 0, L_0x55a1f3cffd90;  1 drivers
v0x55a1f38e9700_0 .net *"_s10", 0 0, L_0x55a1f3d000b0;  1 drivers
v0x55a1f38e97e0_0 .net *"_s4", 0 0, L_0x55a1f3cffe70;  1 drivers
v0x55a1f38e98d0_0 .net *"_s6", 0 0, L_0x55a1f3cffee0;  1 drivers
v0x55a1f38e99b0_0 .net *"_s8", 0 0, L_0x55a1f3cfffa0;  1 drivers
v0x55a1f38e9ae0_0 .net "a", 0 0, L_0x55a1f3d00230;  1 drivers
v0x55a1f38e9ba0_0 .net "b", 0 0, L_0x55a1f3d003f0;  1 drivers
v0x55a1f38e9c60_0 .net "ca", 0 0, L_0x55a1f3d00120;  1 drivers
v0x55a1f38e9d20_0 .net "cin", 0 0, L_0x55a1f3d005b0;  1 drivers
v0x55a1f38e9e70_0 .net "sum", 0 0, L_0x55a1f3cffe00;  1 drivers
S_0x55a1f38ea4d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38e3380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38ed720_0 .net "a", 3 0, L_0x55a1f3d034b0;  1 drivers
v0x55a1f38ed820_0 .net "b", 3 0, L_0x55a1f3d03550;  1 drivers
v0x55a1f38ed900_0 .net "ca", 3 0, L_0x55a1f3d03340;  1 drivers
v0x55a1f38ed9c0_0 .net "cin", 3 0, L_0x55a1f3d03640;  1 drivers
v0x55a1f38edaa0_0 .net "sum", 3 0, L_0x55a1f3d032a0;  1 drivers
L_0x55a1f3d01260 .part L_0x55a1f3d034b0, 0, 1;
L_0x55a1f3d01390 .part L_0x55a1f3d03550, 0, 1;
L_0x55a1f3d014c0 .part L_0x55a1f3d03640, 0, 1;
L_0x55a1f3d01ad0 .part L_0x55a1f3d034b0, 1, 1;
L_0x55a1f3d01c00 .part L_0x55a1f3d03550, 1, 1;
L_0x55a1f3d01d30 .part L_0x55a1f3d03640, 1, 1;
L_0x55a1f3d02470 .part L_0x55a1f3d034b0, 2, 1;
L_0x55a1f3d025a0 .part L_0x55a1f3d03550, 2, 1;
L_0x55a1f3d02720 .part L_0x55a1f3d03640, 2, 1;
L_0x55a1f3d02cf0 .part L_0x55a1f3d034b0, 3, 1;
L_0x55a1f3d02eb0 .part L_0x55a1f3d03550, 3, 1;
L_0x55a1f3d03070 .part L_0x55a1f3d03640, 3, 1;
L_0x55a1f3d032a0 .concat8 [ 1 1 1 1], L_0x55a1f3d00d00, L_0x55a1f3d01660, L_0x55a1f3d01f10, L_0x55a1f3d028c0;
L_0x55a1f3d03340 .concat8 [ 1 1 1 1], L_0x55a1f3d01150, L_0x55a1f3d019c0, L_0x55a1f3d02360, L_0x55a1f3d02be0;
S_0x55a1f38ea750 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38ea4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d00770 .functor XOR 1, L_0x55a1f3d01260, L_0x55a1f3d01390, C4<0>, C4<0>;
L_0x55a1f3d00d00 .functor XOR 1, L_0x55a1f3d00770, L_0x55a1f3d014c0, C4<0>, C4<0>;
L_0x55a1f3d00dc0 .functor AND 1, L_0x55a1f3d01260, L_0x55a1f3d01390, C4<1>, C4<1>;
L_0x55a1f3d00ed0 .functor AND 1, L_0x55a1f3d01260, L_0x55a1f3d014c0, C4<1>, C4<1>;
L_0x55a1f3d00f90 .functor OR 1, L_0x55a1f3d00dc0, L_0x55a1f3d00ed0, C4<0>, C4<0>;
L_0x55a1f3d010a0 .functor AND 1, L_0x55a1f3d014c0, L_0x55a1f3d01390, C4<1>, C4<1>;
L_0x55a1f3d01150 .functor OR 1, L_0x55a1f3d00f90, L_0x55a1f3d010a0, C4<0>, C4<0>;
v0x55a1f38ea9d0_0 .net *"_s0", 0 0, L_0x55a1f3d00770;  1 drivers
v0x55a1f38eaad0_0 .net *"_s10", 0 0, L_0x55a1f3d010a0;  1 drivers
v0x55a1f38eabb0_0 .net *"_s4", 0 0, L_0x55a1f3d00dc0;  1 drivers
v0x55a1f38eaca0_0 .net *"_s6", 0 0, L_0x55a1f3d00ed0;  1 drivers
v0x55a1f38ead80_0 .net *"_s8", 0 0, L_0x55a1f3d00f90;  1 drivers
v0x55a1f38eaeb0_0 .net "a", 0 0, L_0x55a1f3d01260;  1 drivers
v0x55a1f38eaf70_0 .net "b", 0 0, L_0x55a1f3d01390;  1 drivers
v0x55a1f38eb030_0 .net "ca", 0 0, L_0x55a1f3d01150;  1 drivers
v0x55a1f38eb0f0_0 .net "cin", 0 0, L_0x55a1f3d014c0;  1 drivers
v0x55a1f38eb240_0 .net "sum", 0 0, L_0x55a1f3d00d00;  1 drivers
S_0x55a1f38eb3a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38ea4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d015f0 .functor XOR 1, L_0x55a1f3d01ad0, L_0x55a1f3d01c00, C4<0>, C4<0>;
L_0x55a1f3d01660 .functor XOR 1, L_0x55a1f3d015f0, L_0x55a1f3d01d30, C4<0>, C4<0>;
L_0x55a1f3d016d0 .functor AND 1, L_0x55a1f3d01ad0, L_0x55a1f3d01c00, C4<1>, C4<1>;
L_0x55a1f3d01740 .functor AND 1, L_0x55a1f3d01ad0, L_0x55a1f3d01d30, C4<1>, C4<1>;
L_0x55a1f3d01800 .functor OR 1, L_0x55a1f3d016d0, L_0x55a1f3d01740, C4<0>, C4<0>;
L_0x55a1f3d01910 .functor AND 1, L_0x55a1f3d01d30, L_0x55a1f3d01c00, C4<1>, C4<1>;
L_0x55a1f3d019c0 .functor OR 1, L_0x55a1f3d01800, L_0x55a1f3d01910, C4<0>, C4<0>;
v0x55a1f38eb5c0_0 .net *"_s0", 0 0, L_0x55a1f3d015f0;  1 drivers
v0x55a1f38eb6a0_0 .net *"_s10", 0 0, L_0x55a1f3d01910;  1 drivers
v0x55a1f38eb780_0 .net *"_s4", 0 0, L_0x55a1f3d016d0;  1 drivers
v0x55a1f38eb870_0 .net *"_s6", 0 0, L_0x55a1f3d01740;  1 drivers
v0x55a1f38eb950_0 .net *"_s8", 0 0, L_0x55a1f3d01800;  1 drivers
v0x55a1f38eba80_0 .net "a", 0 0, L_0x55a1f3d01ad0;  1 drivers
v0x55a1f38ebb40_0 .net "b", 0 0, L_0x55a1f3d01c00;  1 drivers
v0x55a1f38ebc00_0 .net "ca", 0 0, L_0x55a1f3d019c0;  1 drivers
v0x55a1f38ebcc0_0 .net "cin", 0 0, L_0x55a1f3d01d30;  1 drivers
v0x55a1f38ebe10_0 .net "sum", 0 0, L_0x55a1f3d01660;  1 drivers
S_0x55a1f38ebf70 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38ea4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d01ea0 .functor XOR 1, L_0x55a1f3d02470, L_0x55a1f3d025a0, C4<0>, C4<0>;
L_0x55a1f3d01f10 .functor XOR 1, L_0x55a1f3d01ea0, L_0x55a1f3d02720, C4<0>, C4<0>;
L_0x55a1f3d01fd0 .functor AND 1, L_0x55a1f3d02470, L_0x55a1f3d025a0, C4<1>, C4<1>;
L_0x55a1f3d020e0 .functor AND 1, L_0x55a1f3d02470, L_0x55a1f3d02720, C4<1>, C4<1>;
L_0x55a1f3d021a0 .functor OR 1, L_0x55a1f3d01fd0, L_0x55a1f3d020e0, C4<0>, C4<0>;
L_0x55a1f3d022b0 .functor AND 1, L_0x55a1f3d02720, L_0x55a1f3d025a0, C4<1>, C4<1>;
L_0x55a1f3d02360 .functor OR 1, L_0x55a1f3d021a0, L_0x55a1f3d022b0, C4<0>, C4<0>;
v0x55a1f38ec1a0_0 .net *"_s0", 0 0, L_0x55a1f3d01ea0;  1 drivers
v0x55a1f38ec280_0 .net *"_s10", 0 0, L_0x55a1f3d022b0;  1 drivers
v0x55a1f38ec360_0 .net *"_s4", 0 0, L_0x55a1f3d01fd0;  1 drivers
v0x55a1f38ec450_0 .net *"_s6", 0 0, L_0x55a1f3d020e0;  1 drivers
v0x55a1f38ec530_0 .net *"_s8", 0 0, L_0x55a1f3d021a0;  1 drivers
v0x55a1f38ec660_0 .net "a", 0 0, L_0x55a1f3d02470;  1 drivers
v0x55a1f38ec720_0 .net "b", 0 0, L_0x55a1f3d025a0;  1 drivers
v0x55a1f38ec7e0_0 .net "ca", 0 0, L_0x55a1f3d02360;  1 drivers
v0x55a1f38ec8a0_0 .net "cin", 0 0, L_0x55a1f3d02720;  1 drivers
v0x55a1f38ec9f0_0 .net "sum", 0 0, L_0x55a1f3d01f10;  1 drivers
S_0x55a1f38ecb50 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38ea4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d02850 .functor XOR 1, L_0x55a1f3d02cf0, L_0x55a1f3d02eb0, C4<0>, C4<0>;
L_0x55a1f3d028c0 .functor XOR 1, L_0x55a1f3d02850, L_0x55a1f3d03070, C4<0>, C4<0>;
L_0x55a1f3d02930 .functor AND 1, L_0x55a1f3d02cf0, L_0x55a1f3d02eb0, C4<1>, C4<1>;
L_0x55a1f3d029a0 .functor AND 1, L_0x55a1f3d02cf0, L_0x55a1f3d03070, C4<1>, C4<1>;
L_0x55a1f3d02a60 .functor OR 1, L_0x55a1f3d02930, L_0x55a1f3d029a0, C4<0>, C4<0>;
L_0x55a1f3d02b70 .functor AND 1, L_0x55a1f3d03070, L_0x55a1f3d02eb0, C4<1>, C4<1>;
L_0x55a1f3d02be0 .functor OR 1, L_0x55a1f3d02a60, L_0x55a1f3d02b70, C4<0>, C4<0>;
v0x55a1f38ecd50_0 .net *"_s0", 0 0, L_0x55a1f3d02850;  1 drivers
v0x55a1f38ece50_0 .net *"_s10", 0 0, L_0x55a1f3d02b70;  1 drivers
v0x55a1f38ecf30_0 .net *"_s4", 0 0, L_0x55a1f3d02930;  1 drivers
v0x55a1f38ed020_0 .net *"_s6", 0 0, L_0x55a1f3d029a0;  1 drivers
v0x55a1f38ed100_0 .net *"_s8", 0 0, L_0x55a1f3d02a60;  1 drivers
v0x55a1f38ed230_0 .net "a", 0 0, L_0x55a1f3d02cf0;  1 drivers
v0x55a1f38ed2f0_0 .net "b", 0 0, L_0x55a1f3d02eb0;  1 drivers
v0x55a1f38ed3b0_0 .net "ca", 0 0, L_0x55a1f3d02be0;  1 drivers
v0x55a1f38ed470_0 .net "cin", 0 0, L_0x55a1f3d03070;  1 drivers
v0x55a1f38ed5c0_0 .net "sum", 0 0, L_0x55a1f3d028c0;  1 drivers
S_0x55a1f38edc20 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38e3380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38f0e60_0 .net "a", 3 0, L_0x55a1f3d05e50;  1 drivers
v0x55a1f38f0f60_0 .net "b", 3 0, L_0x55a1f3d05f80;  1 drivers
v0x55a1f38f1040_0 .net "ca", 3 0, L_0x55a1f3d05ce0;  1 drivers
v0x55a1f38f1100_0 .net "cin", 3 0, L_0x55a1f3d060b0;  1 drivers
v0x55a1f38f11e0_0 .net "sum", 3 0, L_0x55a1f3d05c40;  1 drivers
L_0x55a1f3d03c00 .part L_0x55a1f3d05e50, 0, 1;
L_0x55a1f3d03d30 .part L_0x55a1f3d05f80, 0, 1;
L_0x55a1f3d03e60 .part L_0x55a1f3d060b0, 0, 1;
L_0x55a1f3d04470 .part L_0x55a1f3d05e50, 1, 1;
L_0x55a1f3d045a0 .part L_0x55a1f3d05f80, 1, 1;
L_0x55a1f3d046d0 .part L_0x55a1f3d060b0, 1, 1;
L_0x55a1f3d04e10 .part L_0x55a1f3d05e50, 2, 1;
L_0x55a1f3d04f40 .part L_0x55a1f3d05f80, 2, 1;
L_0x55a1f3d050c0 .part L_0x55a1f3d060b0, 2, 1;
L_0x55a1f3d05690 .part L_0x55a1f3d05e50, 3, 1;
L_0x55a1f3d05850 .part L_0x55a1f3d05f80, 3, 1;
L_0x55a1f3d05a10 .part L_0x55a1f3d060b0, 3, 1;
L_0x55a1f3d05c40 .concat8 [ 1 1 1 1], L_0x55a1f3d036e0, L_0x55a1f3d04000, L_0x55a1f3d048b0, L_0x55a1f3d05260;
L_0x55a1f3d05ce0 .concat8 [ 1 1 1 1], L_0x55a1f3d03af0, L_0x55a1f3d04360, L_0x55a1f3d04d00, L_0x55a1f3d05580;
S_0x55a1f38ede70 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38edc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d03230 .functor XOR 1, L_0x55a1f3d03c00, L_0x55a1f3d03d30, C4<0>, C4<0>;
L_0x55a1f3d036e0 .functor XOR 1, L_0x55a1f3d03230, L_0x55a1f3d03e60, C4<0>, C4<0>;
L_0x55a1f3d037a0 .functor AND 1, L_0x55a1f3d03c00, L_0x55a1f3d03d30, C4<1>, C4<1>;
L_0x55a1f3d038b0 .functor AND 1, L_0x55a1f3d03c00, L_0x55a1f3d03e60, C4<1>, C4<1>;
L_0x55a1f3d03970 .functor OR 1, L_0x55a1f3d037a0, L_0x55a1f3d038b0, C4<0>, C4<0>;
L_0x55a1f3d03a80 .functor AND 1, L_0x55a1f3d03e60, L_0x55a1f3d03d30, C4<1>, C4<1>;
L_0x55a1f3d03af0 .functor OR 1, L_0x55a1f3d03970, L_0x55a1f3d03a80, C4<0>, C4<0>;
v0x55a1f38ee110_0 .net *"_s0", 0 0, L_0x55a1f3d03230;  1 drivers
v0x55a1f38ee210_0 .net *"_s10", 0 0, L_0x55a1f3d03a80;  1 drivers
v0x55a1f38ee2f0_0 .net *"_s4", 0 0, L_0x55a1f3d037a0;  1 drivers
v0x55a1f38ee3e0_0 .net *"_s6", 0 0, L_0x55a1f3d038b0;  1 drivers
v0x55a1f38ee4c0_0 .net *"_s8", 0 0, L_0x55a1f3d03970;  1 drivers
v0x55a1f38ee5f0_0 .net "a", 0 0, L_0x55a1f3d03c00;  1 drivers
v0x55a1f38ee6b0_0 .net "b", 0 0, L_0x55a1f3d03d30;  1 drivers
v0x55a1f38ee770_0 .net "ca", 0 0, L_0x55a1f3d03af0;  1 drivers
v0x55a1f38ee830_0 .net "cin", 0 0, L_0x55a1f3d03e60;  1 drivers
v0x55a1f38ee980_0 .net "sum", 0 0, L_0x55a1f3d036e0;  1 drivers
S_0x55a1f38eeae0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38edc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d03f90 .functor XOR 1, L_0x55a1f3d04470, L_0x55a1f3d045a0, C4<0>, C4<0>;
L_0x55a1f3d04000 .functor XOR 1, L_0x55a1f3d03f90, L_0x55a1f3d046d0, C4<0>, C4<0>;
L_0x55a1f3d04070 .functor AND 1, L_0x55a1f3d04470, L_0x55a1f3d045a0, C4<1>, C4<1>;
L_0x55a1f3d040e0 .functor AND 1, L_0x55a1f3d04470, L_0x55a1f3d046d0, C4<1>, C4<1>;
L_0x55a1f3d041a0 .functor OR 1, L_0x55a1f3d04070, L_0x55a1f3d040e0, C4<0>, C4<0>;
L_0x55a1f3d042b0 .functor AND 1, L_0x55a1f3d046d0, L_0x55a1f3d045a0, C4<1>, C4<1>;
L_0x55a1f3d04360 .functor OR 1, L_0x55a1f3d041a0, L_0x55a1f3d042b0, C4<0>, C4<0>;
v0x55a1f38eed00_0 .net *"_s0", 0 0, L_0x55a1f3d03f90;  1 drivers
v0x55a1f38eede0_0 .net *"_s10", 0 0, L_0x55a1f3d042b0;  1 drivers
v0x55a1f38eeec0_0 .net *"_s4", 0 0, L_0x55a1f3d04070;  1 drivers
v0x55a1f38eefb0_0 .net *"_s6", 0 0, L_0x55a1f3d040e0;  1 drivers
v0x55a1f38ef090_0 .net *"_s8", 0 0, L_0x55a1f3d041a0;  1 drivers
v0x55a1f38ef1c0_0 .net "a", 0 0, L_0x55a1f3d04470;  1 drivers
v0x55a1f38ef280_0 .net "b", 0 0, L_0x55a1f3d045a0;  1 drivers
v0x55a1f38ef340_0 .net "ca", 0 0, L_0x55a1f3d04360;  1 drivers
v0x55a1f38ef400_0 .net "cin", 0 0, L_0x55a1f3d046d0;  1 drivers
v0x55a1f38ef550_0 .net "sum", 0 0, L_0x55a1f3d04000;  1 drivers
S_0x55a1f38ef6b0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38edc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d04840 .functor XOR 1, L_0x55a1f3d04e10, L_0x55a1f3d04f40, C4<0>, C4<0>;
L_0x55a1f3d048b0 .functor XOR 1, L_0x55a1f3d04840, L_0x55a1f3d050c0, C4<0>, C4<0>;
L_0x55a1f3d04970 .functor AND 1, L_0x55a1f3d04e10, L_0x55a1f3d04f40, C4<1>, C4<1>;
L_0x55a1f3d04a80 .functor AND 1, L_0x55a1f3d04e10, L_0x55a1f3d050c0, C4<1>, C4<1>;
L_0x55a1f3d04b40 .functor OR 1, L_0x55a1f3d04970, L_0x55a1f3d04a80, C4<0>, C4<0>;
L_0x55a1f3d04c50 .functor AND 1, L_0x55a1f3d050c0, L_0x55a1f3d04f40, C4<1>, C4<1>;
L_0x55a1f3d04d00 .functor OR 1, L_0x55a1f3d04b40, L_0x55a1f3d04c50, C4<0>, C4<0>;
v0x55a1f38ef8e0_0 .net *"_s0", 0 0, L_0x55a1f3d04840;  1 drivers
v0x55a1f38ef9c0_0 .net *"_s10", 0 0, L_0x55a1f3d04c50;  1 drivers
v0x55a1f38efaa0_0 .net *"_s4", 0 0, L_0x55a1f3d04970;  1 drivers
v0x55a1f38efb90_0 .net *"_s6", 0 0, L_0x55a1f3d04a80;  1 drivers
v0x55a1f38efc70_0 .net *"_s8", 0 0, L_0x55a1f3d04b40;  1 drivers
v0x55a1f38efda0_0 .net "a", 0 0, L_0x55a1f3d04e10;  1 drivers
v0x55a1f38efe60_0 .net "b", 0 0, L_0x55a1f3d04f40;  1 drivers
v0x55a1f38eff20_0 .net "ca", 0 0, L_0x55a1f3d04d00;  1 drivers
v0x55a1f38effe0_0 .net "cin", 0 0, L_0x55a1f3d050c0;  1 drivers
v0x55a1f38f0130_0 .net "sum", 0 0, L_0x55a1f3d048b0;  1 drivers
S_0x55a1f38f0290 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38edc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d051f0 .functor XOR 1, L_0x55a1f3d05690, L_0x55a1f3d05850, C4<0>, C4<0>;
L_0x55a1f3d05260 .functor XOR 1, L_0x55a1f3d051f0, L_0x55a1f3d05a10, C4<0>, C4<0>;
L_0x55a1f3d052d0 .functor AND 1, L_0x55a1f3d05690, L_0x55a1f3d05850, C4<1>, C4<1>;
L_0x55a1f3d05340 .functor AND 1, L_0x55a1f3d05690, L_0x55a1f3d05a10, C4<1>, C4<1>;
L_0x55a1f3d05400 .functor OR 1, L_0x55a1f3d052d0, L_0x55a1f3d05340, C4<0>, C4<0>;
L_0x55a1f3d05510 .functor AND 1, L_0x55a1f3d05a10, L_0x55a1f3d05850, C4<1>, C4<1>;
L_0x55a1f3d05580 .functor OR 1, L_0x55a1f3d05400, L_0x55a1f3d05510, C4<0>, C4<0>;
v0x55a1f38f0490_0 .net *"_s0", 0 0, L_0x55a1f3d051f0;  1 drivers
v0x55a1f38f0590_0 .net *"_s10", 0 0, L_0x55a1f3d05510;  1 drivers
v0x55a1f38f0670_0 .net *"_s4", 0 0, L_0x55a1f3d052d0;  1 drivers
v0x55a1f38f0760_0 .net *"_s6", 0 0, L_0x55a1f3d05340;  1 drivers
v0x55a1f38f0840_0 .net *"_s8", 0 0, L_0x55a1f3d05400;  1 drivers
v0x55a1f38f0970_0 .net "a", 0 0, L_0x55a1f3d05690;  1 drivers
v0x55a1f38f0a30_0 .net "b", 0 0, L_0x55a1f3d05850;  1 drivers
v0x55a1f38f0af0_0 .net "ca", 0 0, L_0x55a1f3d05580;  1 drivers
v0x55a1f38f0bb0_0 .net "cin", 0 0, L_0x55a1f3d05a10;  1 drivers
v0x55a1f38f0d00_0 .net "sum", 0 0, L_0x55a1f3d05260;  1 drivers
S_0x55a1f38f18b0 .scope module, "FA_1" "sixtBitAdder" 13 13, 14 3 0, S_0x55a1f38e3110;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 16 "ca"
v0x55a1f38ff860_0 .net "a", 15 0, L_0x55a1f3d11360;  1 drivers
v0x55a1f38ff960_0 .net "b", 15 0, L_0x55a1f3d11450;  1 drivers
v0x55a1f38ffa40_0 .net "ca", 15 0, L_0x55a1f3d11100;  1 drivers
v0x55a1f38ffb00_0 .net "cin", 15 0, L_0x55a1f3d11540;  1 drivers
v0x55a1f38ffbe0_0 .net "sum", 15 0, L_0x55a1f3d11060;  1 drivers
L_0x55a1f3d08e70 .part L_0x55a1f3d11360, 0, 4;
L_0x55a1f3d08f10 .part L_0x55a1f3d11450, 0, 4;
L_0x55a1f3d08fb0 .part L_0x55a1f3d11540, 0, 4;
L_0x55a1f3d0b800 .part L_0x55a1f3d11360, 4, 4;
L_0x55a1f3d0b8f0 .part L_0x55a1f3d11450, 4, 4;
L_0x55a1f3d0b9e0 .part L_0x55a1f3d11540, 4, 4;
L_0x55a1f3d0e2c0 .part L_0x55a1f3d11360, 8, 4;
L_0x55a1f3d0e360 .part L_0x55a1f3d11450, 8, 4;
L_0x55a1f3d0e450 .part L_0x55a1f3d11540, 8, 4;
L_0x55a1f3d10c60 .part L_0x55a1f3d11360, 12, 4;
L_0x55a1f3d10d90 .part L_0x55a1f3d11450, 12, 4;
L_0x55a1f3d10ec0 .part L_0x55a1f3d11540, 12, 4;
L_0x55a1f3d11060 .concat8 [ 4 4 4 4], L_0x55a1f3d08c60, L_0x55a1f3d0b5f0, L_0x55a1f3d0e0b0, L_0x55a1f3d10a50;
L_0x55a1f3d11100 .concat8 [ 4 4 4 4], L_0x55a1f3d08d00, L_0x55a1f3d0b690, L_0x55a1f3d0e150, L_0x55a1f3d10af0;
S_0x55a1f38f1b20 .scope module, "FA_0" "fourBitAdder" 14 11, 15 3 0, S_0x55a1f38f18b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38f4d90_0 .net "a", 3 0, L_0x55a1f3d08e70;  1 drivers
v0x55a1f38f4e90_0 .net "b", 3 0, L_0x55a1f3d08f10;  1 drivers
v0x55a1f38f4f70_0 .net "ca", 3 0, L_0x55a1f3d08d00;  1 drivers
v0x55a1f38f5030_0 .net "cin", 3 0, L_0x55a1f3d08fb0;  1 drivers
v0x55a1f38f5110_0 .net "sum", 3 0, L_0x55a1f3d08c60;  1 drivers
L_0x55a1f3d06c20 .part L_0x55a1f3d08e70, 0, 1;
L_0x55a1f3d06d50 .part L_0x55a1f3d08f10, 0, 1;
L_0x55a1f3d06e80 .part L_0x55a1f3d08fb0, 0, 1;
L_0x55a1f3d07490 .part L_0x55a1f3d08e70, 1, 1;
L_0x55a1f3d075c0 .part L_0x55a1f3d08f10, 1, 1;
L_0x55a1f3d076f0 .part L_0x55a1f3d08fb0, 1, 1;
L_0x55a1f3d07e30 .part L_0x55a1f3d08e70, 2, 1;
L_0x55a1f3d07f60 .part L_0x55a1f3d08f10, 2, 1;
L_0x55a1f3d080e0 .part L_0x55a1f3d08fb0, 2, 1;
L_0x55a1f3d086b0 .part L_0x55a1f3d08e70, 3, 1;
L_0x55a1f3d08870 .part L_0x55a1f3d08f10, 3, 1;
L_0x55a1f3d08a30 .part L_0x55a1f3d08fb0, 3, 1;
L_0x55a1f3d08c60 .concat8 [ 1 1 1 1], L_0x55a1f3d05bd0, L_0x55a1f3d07020, L_0x55a1f3d078d0, L_0x55a1f3d08280;
L_0x55a1f3d08d00 .concat8 [ 1 1 1 1], L_0x55a1f3d06b10, L_0x55a1f3d07380, L_0x55a1f3d07d20, L_0x55a1f3d085a0;
S_0x55a1f38f1da0 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38f1b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d061e0 .functor XOR 1, L_0x55a1f3d06c20, L_0x55a1f3d06d50, C4<0>, C4<0>;
L_0x55a1f3d05bd0 .functor XOR 1, L_0x55a1f3d061e0, L_0x55a1f3d06e80, C4<0>, C4<0>;
L_0x55a1f3d06780 .functor AND 1, L_0x55a1f3d06c20, L_0x55a1f3d06d50, C4<1>, C4<1>;
L_0x55a1f3d06890 .functor AND 1, L_0x55a1f3d06c20, L_0x55a1f3d06e80, C4<1>, C4<1>;
L_0x55a1f3d06950 .functor OR 1, L_0x55a1f3d06780, L_0x55a1f3d06890, C4<0>, C4<0>;
L_0x55a1f3d06a60 .functor AND 1, L_0x55a1f3d06e80, L_0x55a1f3d06d50, C4<1>, C4<1>;
L_0x55a1f3d06b10 .functor OR 1, L_0x55a1f3d06950, L_0x55a1f3d06a60, C4<0>, C4<0>;
v0x55a1f38f2040_0 .net *"_s0", 0 0, L_0x55a1f3d061e0;  1 drivers
v0x55a1f38f2140_0 .net *"_s10", 0 0, L_0x55a1f3d06a60;  1 drivers
v0x55a1f38f2220_0 .net *"_s4", 0 0, L_0x55a1f3d06780;  1 drivers
v0x55a1f38f2310_0 .net *"_s6", 0 0, L_0x55a1f3d06890;  1 drivers
v0x55a1f38f23f0_0 .net *"_s8", 0 0, L_0x55a1f3d06950;  1 drivers
v0x55a1f38f2520_0 .net "a", 0 0, L_0x55a1f3d06c20;  1 drivers
v0x55a1f38f25e0_0 .net "b", 0 0, L_0x55a1f3d06d50;  1 drivers
v0x55a1f38f26a0_0 .net "ca", 0 0, L_0x55a1f3d06b10;  1 drivers
v0x55a1f38f2760_0 .net "cin", 0 0, L_0x55a1f3d06e80;  1 drivers
v0x55a1f38f28b0_0 .net "sum", 0 0, L_0x55a1f3d05bd0;  1 drivers
S_0x55a1f38f2a10 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38f1b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d06fb0 .functor XOR 1, L_0x55a1f3d07490, L_0x55a1f3d075c0, C4<0>, C4<0>;
L_0x55a1f3d07020 .functor XOR 1, L_0x55a1f3d06fb0, L_0x55a1f3d076f0, C4<0>, C4<0>;
L_0x55a1f3d07090 .functor AND 1, L_0x55a1f3d07490, L_0x55a1f3d075c0, C4<1>, C4<1>;
L_0x55a1f3d07100 .functor AND 1, L_0x55a1f3d07490, L_0x55a1f3d076f0, C4<1>, C4<1>;
L_0x55a1f3d071c0 .functor OR 1, L_0x55a1f3d07090, L_0x55a1f3d07100, C4<0>, C4<0>;
L_0x55a1f3d072d0 .functor AND 1, L_0x55a1f3d076f0, L_0x55a1f3d075c0, C4<1>, C4<1>;
L_0x55a1f3d07380 .functor OR 1, L_0x55a1f3d071c0, L_0x55a1f3d072d0, C4<0>, C4<0>;
v0x55a1f38f2c30_0 .net *"_s0", 0 0, L_0x55a1f3d06fb0;  1 drivers
v0x55a1f38f2d10_0 .net *"_s10", 0 0, L_0x55a1f3d072d0;  1 drivers
v0x55a1f38f2df0_0 .net *"_s4", 0 0, L_0x55a1f3d07090;  1 drivers
v0x55a1f38f2ee0_0 .net *"_s6", 0 0, L_0x55a1f3d07100;  1 drivers
v0x55a1f38f2fc0_0 .net *"_s8", 0 0, L_0x55a1f3d071c0;  1 drivers
v0x55a1f38f30f0_0 .net "a", 0 0, L_0x55a1f3d07490;  1 drivers
v0x55a1f38f31b0_0 .net "b", 0 0, L_0x55a1f3d075c0;  1 drivers
v0x55a1f38f3270_0 .net "ca", 0 0, L_0x55a1f3d07380;  1 drivers
v0x55a1f38f3330_0 .net "cin", 0 0, L_0x55a1f3d076f0;  1 drivers
v0x55a1f38f3480_0 .net "sum", 0 0, L_0x55a1f3d07020;  1 drivers
S_0x55a1f38f35e0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38f1b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d07860 .functor XOR 1, L_0x55a1f3d07e30, L_0x55a1f3d07f60, C4<0>, C4<0>;
L_0x55a1f3d078d0 .functor XOR 1, L_0x55a1f3d07860, L_0x55a1f3d080e0, C4<0>, C4<0>;
L_0x55a1f3d07990 .functor AND 1, L_0x55a1f3d07e30, L_0x55a1f3d07f60, C4<1>, C4<1>;
L_0x55a1f3d07aa0 .functor AND 1, L_0x55a1f3d07e30, L_0x55a1f3d080e0, C4<1>, C4<1>;
L_0x55a1f3d07b60 .functor OR 1, L_0x55a1f3d07990, L_0x55a1f3d07aa0, C4<0>, C4<0>;
L_0x55a1f3d07c70 .functor AND 1, L_0x55a1f3d080e0, L_0x55a1f3d07f60, C4<1>, C4<1>;
L_0x55a1f3d07d20 .functor OR 1, L_0x55a1f3d07b60, L_0x55a1f3d07c70, C4<0>, C4<0>;
v0x55a1f38f3810_0 .net *"_s0", 0 0, L_0x55a1f3d07860;  1 drivers
v0x55a1f38f38f0_0 .net *"_s10", 0 0, L_0x55a1f3d07c70;  1 drivers
v0x55a1f38f39d0_0 .net *"_s4", 0 0, L_0x55a1f3d07990;  1 drivers
v0x55a1f38f3ac0_0 .net *"_s6", 0 0, L_0x55a1f3d07aa0;  1 drivers
v0x55a1f38f3ba0_0 .net *"_s8", 0 0, L_0x55a1f3d07b60;  1 drivers
v0x55a1f38f3cd0_0 .net "a", 0 0, L_0x55a1f3d07e30;  1 drivers
v0x55a1f38f3d90_0 .net "b", 0 0, L_0x55a1f3d07f60;  1 drivers
v0x55a1f38f3e50_0 .net "ca", 0 0, L_0x55a1f3d07d20;  1 drivers
v0x55a1f38f3f10_0 .net "cin", 0 0, L_0x55a1f3d080e0;  1 drivers
v0x55a1f38f4060_0 .net "sum", 0 0, L_0x55a1f3d078d0;  1 drivers
S_0x55a1f38f41c0 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38f1b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d08210 .functor XOR 1, L_0x55a1f3d086b0, L_0x55a1f3d08870, C4<0>, C4<0>;
L_0x55a1f3d08280 .functor XOR 1, L_0x55a1f3d08210, L_0x55a1f3d08a30, C4<0>, C4<0>;
L_0x55a1f3d082f0 .functor AND 1, L_0x55a1f3d086b0, L_0x55a1f3d08870, C4<1>, C4<1>;
L_0x55a1f3d08360 .functor AND 1, L_0x55a1f3d086b0, L_0x55a1f3d08a30, C4<1>, C4<1>;
L_0x55a1f3d08420 .functor OR 1, L_0x55a1f3d082f0, L_0x55a1f3d08360, C4<0>, C4<0>;
L_0x55a1f3d08530 .functor AND 1, L_0x55a1f3d08a30, L_0x55a1f3d08870, C4<1>, C4<1>;
L_0x55a1f3d085a0 .functor OR 1, L_0x55a1f3d08420, L_0x55a1f3d08530, C4<0>, C4<0>;
v0x55a1f38f43c0_0 .net *"_s0", 0 0, L_0x55a1f3d08210;  1 drivers
v0x55a1f38f44c0_0 .net *"_s10", 0 0, L_0x55a1f3d08530;  1 drivers
v0x55a1f38f45a0_0 .net *"_s4", 0 0, L_0x55a1f3d082f0;  1 drivers
v0x55a1f38f4690_0 .net *"_s6", 0 0, L_0x55a1f3d08360;  1 drivers
v0x55a1f38f4770_0 .net *"_s8", 0 0, L_0x55a1f3d08420;  1 drivers
v0x55a1f38f48a0_0 .net "a", 0 0, L_0x55a1f3d086b0;  1 drivers
v0x55a1f38f4960_0 .net "b", 0 0, L_0x55a1f3d08870;  1 drivers
v0x55a1f38f4a20_0 .net "ca", 0 0, L_0x55a1f3d085a0;  1 drivers
v0x55a1f38f4ae0_0 .net "cin", 0 0, L_0x55a1f3d08a30;  1 drivers
v0x55a1f38f4c30_0 .net "sum", 0 0, L_0x55a1f3d08280;  1 drivers
S_0x55a1f38f5290 .scope module, "FA_1" "fourBitAdder" 14 12, 15 3 0, S_0x55a1f38f18b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38f84d0_0 .net "a", 3 0, L_0x55a1f3d0b800;  1 drivers
v0x55a1f38f85d0_0 .net "b", 3 0, L_0x55a1f3d0b8f0;  1 drivers
v0x55a1f38f86b0_0 .net "ca", 3 0, L_0x55a1f3d0b690;  1 drivers
v0x55a1f38f8770_0 .net "cin", 3 0, L_0x55a1f3d0b9e0;  1 drivers
v0x55a1f38f8850_0 .net "sum", 3 0, L_0x55a1f3d0b5f0;  1 drivers
L_0x55a1f3d095b0 .part L_0x55a1f3d0b800, 0, 1;
L_0x55a1f3d096e0 .part L_0x55a1f3d0b8f0, 0, 1;
L_0x55a1f3d09810 .part L_0x55a1f3d0b9e0, 0, 1;
L_0x55a1f3d09e20 .part L_0x55a1f3d0b800, 1, 1;
L_0x55a1f3d09f50 .part L_0x55a1f3d0b8f0, 1, 1;
L_0x55a1f3d0a080 .part L_0x55a1f3d0b9e0, 1, 1;
L_0x55a1f3d0a7c0 .part L_0x55a1f3d0b800, 2, 1;
L_0x55a1f3d0a8f0 .part L_0x55a1f3d0b8f0, 2, 1;
L_0x55a1f3d0aa70 .part L_0x55a1f3d0b9e0, 2, 1;
L_0x55a1f3d0b040 .part L_0x55a1f3d0b800, 3, 1;
L_0x55a1f3d0b200 .part L_0x55a1f3d0b8f0, 3, 1;
L_0x55a1f3d0b3c0 .part L_0x55a1f3d0b9e0, 3, 1;
L_0x55a1f3d0b5f0 .concat8 [ 1 1 1 1], L_0x55a1f3d09050, L_0x55a1f3d099b0, L_0x55a1f3d0a260, L_0x55a1f3d0ac10;
L_0x55a1f3d0b690 .concat8 [ 1 1 1 1], L_0x55a1f3d094a0, L_0x55a1f3d09d10, L_0x55a1f3d0a6b0, L_0x55a1f3d0af30;
S_0x55a1f38f5500 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38f5290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d08bf0 .functor XOR 1, L_0x55a1f3d095b0, L_0x55a1f3d096e0, C4<0>, C4<0>;
L_0x55a1f3d09050 .functor XOR 1, L_0x55a1f3d08bf0, L_0x55a1f3d09810, C4<0>, C4<0>;
L_0x55a1f3d09110 .functor AND 1, L_0x55a1f3d095b0, L_0x55a1f3d096e0, C4<1>, C4<1>;
L_0x55a1f3d09220 .functor AND 1, L_0x55a1f3d095b0, L_0x55a1f3d09810, C4<1>, C4<1>;
L_0x55a1f3d092e0 .functor OR 1, L_0x55a1f3d09110, L_0x55a1f3d09220, C4<0>, C4<0>;
L_0x55a1f3d093f0 .functor AND 1, L_0x55a1f3d09810, L_0x55a1f3d096e0, C4<1>, C4<1>;
L_0x55a1f3d094a0 .functor OR 1, L_0x55a1f3d092e0, L_0x55a1f3d093f0, C4<0>, C4<0>;
v0x55a1f38f5780_0 .net *"_s0", 0 0, L_0x55a1f3d08bf0;  1 drivers
v0x55a1f38f5880_0 .net *"_s10", 0 0, L_0x55a1f3d093f0;  1 drivers
v0x55a1f38f5960_0 .net *"_s4", 0 0, L_0x55a1f3d09110;  1 drivers
v0x55a1f38f5a50_0 .net *"_s6", 0 0, L_0x55a1f3d09220;  1 drivers
v0x55a1f38f5b30_0 .net *"_s8", 0 0, L_0x55a1f3d092e0;  1 drivers
v0x55a1f38f5c60_0 .net "a", 0 0, L_0x55a1f3d095b0;  1 drivers
v0x55a1f38f5d20_0 .net "b", 0 0, L_0x55a1f3d096e0;  1 drivers
v0x55a1f38f5de0_0 .net "ca", 0 0, L_0x55a1f3d094a0;  1 drivers
v0x55a1f38f5ea0_0 .net "cin", 0 0, L_0x55a1f3d09810;  1 drivers
v0x55a1f38f5ff0_0 .net "sum", 0 0, L_0x55a1f3d09050;  1 drivers
S_0x55a1f38f6150 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38f5290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d09940 .functor XOR 1, L_0x55a1f3d09e20, L_0x55a1f3d09f50, C4<0>, C4<0>;
L_0x55a1f3d099b0 .functor XOR 1, L_0x55a1f3d09940, L_0x55a1f3d0a080, C4<0>, C4<0>;
L_0x55a1f3d09a20 .functor AND 1, L_0x55a1f3d09e20, L_0x55a1f3d09f50, C4<1>, C4<1>;
L_0x55a1f3d09a90 .functor AND 1, L_0x55a1f3d09e20, L_0x55a1f3d0a080, C4<1>, C4<1>;
L_0x55a1f3d09b50 .functor OR 1, L_0x55a1f3d09a20, L_0x55a1f3d09a90, C4<0>, C4<0>;
L_0x55a1f3d09c60 .functor AND 1, L_0x55a1f3d0a080, L_0x55a1f3d09f50, C4<1>, C4<1>;
L_0x55a1f3d09d10 .functor OR 1, L_0x55a1f3d09b50, L_0x55a1f3d09c60, C4<0>, C4<0>;
v0x55a1f38f6370_0 .net *"_s0", 0 0, L_0x55a1f3d09940;  1 drivers
v0x55a1f38f6450_0 .net *"_s10", 0 0, L_0x55a1f3d09c60;  1 drivers
v0x55a1f38f6530_0 .net *"_s4", 0 0, L_0x55a1f3d09a20;  1 drivers
v0x55a1f38f6620_0 .net *"_s6", 0 0, L_0x55a1f3d09a90;  1 drivers
v0x55a1f38f6700_0 .net *"_s8", 0 0, L_0x55a1f3d09b50;  1 drivers
v0x55a1f38f6830_0 .net "a", 0 0, L_0x55a1f3d09e20;  1 drivers
v0x55a1f38f68f0_0 .net "b", 0 0, L_0x55a1f3d09f50;  1 drivers
v0x55a1f38f69b0_0 .net "ca", 0 0, L_0x55a1f3d09d10;  1 drivers
v0x55a1f38f6a70_0 .net "cin", 0 0, L_0x55a1f3d0a080;  1 drivers
v0x55a1f38f6bc0_0 .net "sum", 0 0, L_0x55a1f3d099b0;  1 drivers
S_0x55a1f38f6d20 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38f5290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0a1f0 .functor XOR 1, L_0x55a1f3d0a7c0, L_0x55a1f3d0a8f0, C4<0>, C4<0>;
L_0x55a1f3d0a260 .functor XOR 1, L_0x55a1f3d0a1f0, L_0x55a1f3d0aa70, C4<0>, C4<0>;
L_0x55a1f3d0a320 .functor AND 1, L_0x55a1f3d0a7c0, L_0x55a1f3d0a8f0, C4<1>, C4<1>;
L_0x55a1f3d0a430 .functor AND 1, L_0x55a1f3d0a7c0, L_0x55a1f3d0aa70, C4<1>, C4<1>;
L_0x55a1f3d0a4f0 .functor OR 1, L_0x55a1f3d0a320, L_0x55a1f3d0a430, C4<0>, C4<0>;
L_0x55a1f3d0a600 .functor AND 1, L_0x55a1f3d0aa70, L_0x55a1f3d0a8f0, C4<1>, C4<1>;
L_0x55a1f3d0a6b0 .functor OR 1, L_0x55a1f3d0a4f0, L_0x55a1f3d0a600, C4<0>, C4<0>;
v0x55a1f38f6f50_0 .net *"_s0", 0 0, L_0x55a1f3d0a1f0;  1 drivers
v0x55a1f38f7030_0 .net *"_s10", 0 0, L_0x55a1f3d0a600;  1 drivers
v0x55a1f38f7110_0 .net *"_s4", 0 0, L_0x55a1f3d0a320;  1 drivers
v0x55a1f38f7200_0 .net *"_s6", 0 0, L_0x55a1f3d0a430;  1 drivers
v0x55a1f38f72e0_0 .net *"_s8", 0 0, L_0x55a1f3d0a4f0;  1 drivers
v0x55a1f38f7410_0 .net "a", 0 0, L_0x55a1f3d0a7c0;  1 drivers
v0x55a1f38f74d0_0 .net "b", 0 0, L_0x55a1f3d0a8f0;  1 drivers
v0x55a1f38f7590_0 .net "ca", 0 0, L_0x55a1f3d0a6b0;  1 drivers
v0x55a1f38f7650_0 .net "cin", 0 0, L_0x55a1f3d0aa70;  1 drivers
v0x55a1f38f77a0_0 .net "sum", 0 0, L_0x55a1f3d0a260;  1 drivers
S_0x55a1f38f7900 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38f5290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0aba0 .functor XOR 1, L_0x55a1f3d0b040, L_0x55a1f3d0b200, C4<0>, C4<0>;
L_0x55a1f3d0ac10 .functor XOR 1, L_0x55a1f3d0aba0, L_0x55a1f3d0b3c0, C4<0>, C4<0>;
L_0x55a1f3d0ac80 .functor AND 1, L_0x55a1f3d0b040, L_0x55a1f3d0b200, C4<1>, C4<1>;
L_0x55a1f3d0acf0 .functor AND 1, L_0x55a1f3d0b040, L_0x55a1f3d0b3c0, C4<1>, C4<1>;
L_0x55a1f3d0adb0 .functor OR 1, L_0x55a1f3d0ac80, L_0x55a1f3d0acf0, C4<0>, C4<0>;
L_0x55a1f3d0aec0 .functor AND 1, L_0x55a1f3d0b3c0, L_0x55a1f3d0b200, C4<1>, C4<1>;
L_0x55a1f3d0af30 .functor OR 1, L_0x55a1f3d0adb0, L_0x55a1f3d0aec0, C4<0>, C4<0>;
v0x55a1f38f7b00_0 .net *"_s0", 0 0, L_0x55a1f3d0aba0;  1 drivers
v0x55a1f38f7c00_0 .net *"_s10", 0 0, L_0x55a1f3d0aec0;  1 drivers
v0x55a1f38f7ce0_0 .net *"_s4", 0 0, L_0x55a1f3d0ac80;  1 drivers
v0x55a1f38f7dd0_0 .net *"_s6", 0 0, L_0x55a1f3d0acf0;  1 drivers
v0x55a1f38f7eb0_0 .net *"_s8", 0 0, L_0x55a1f3d0adb0;  1 drivers
v0x55a1f38f7fe0_0 .net "a", 0 0, L_0x55a1f3d0b040;  1 drivers
v0x55a1f38f80a0_0 .net "b", 0 0, L_0x55a1f3d0b200;  1 drivers
v0x55a1f38f8160_0 .net "ca", 0 0, L_0x55a1f3d0af30;  1 drivers
v0x55a1f38f8220_0 .net "cin", 0 0, L_0x55a1f3d0b3c0;  1 drivers
v0x55a1f38f8370_0 .net "sum", 0 0, L_0x55a1f3d0ac10;  1 drivers
S_0x55a1f38f89d0 .scope module, "FA_2" "fourBitAdder" 14 13, 15 3 0, S_0x55a1f38f18b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38fbc20_0 .net "a", 3 0, L_0x55a1f3d0e2c0;  1 drivers
v0x55a1f38fbd20_0 .net "b", 3 0, L_0x55a1f3d0e360;  1 drivers
v0x55a1f38fbe00_0 .net "ca", 3 0, L_0x55a1f3d0e150;  1 drivers
v0x55a1f38fbec0_0 .net "cin", 3 0, L_0x55a1f3d0e450;  1 drivers
v0x55a1f38fbfa0_0 .net "sum", 3 0, L_0x55a1f3d0e0b0;  1 drivers
L_0x55a1f3d0c070 .part L_0x55a1f3d0e2c0, 0, 1;
L_0x55a1f3d0c1a0 .part L_0x55a1f3d0e360, 0, 1;
L_0x55a1f3d0c2d0 .part L_0x55a1f3d0e450, 0, 1;
L_0x55a1f3d0c8e0 .part L_0x55a1f3d0e2c0, 1, 1;
L_0x55a1f3d0ca10 .part L_0x55a1f3d0e360, 1, 1;
L_0x55a1f3d0cb40 .part L_0x55a1f3d0e450, 1, 1;
L_0x55a1f3d0d280 .part L_0x55a1f3d0e2c0, 2, 1;
L_0x55a1f3d0d3b0 .part L_0x55a1f3d0e360, 2, 1;
L_0x55a1f3d0d530 .part L_0x55a1f3d0e450, 2, 1;
L_0x55a1f3d0db00 .part L_0x55a1f3d0e2c0, 3, 1;
L_0x55a1f3d0dcc0 .part L_0x55a1f3d0e360, 3, 1;
L_0x55a1f3d0de80 .part L_0x55a1f3d0e450, 3, 1;
L_0x55a1f3d0e0b0 .concat8 [ 1 1 1 1], L_0x55a1f3d0bb10, L_0x55a1f3d0c470, L_0x55a1f3d0cd20, L_0x55a1f3d0d6d0;
L_0x55a1f3d0e150 .concat8 [ 1 1 1 1], L_0x55a1f3d0bf60, L_0x55a1f3d0c7d0, L_0x55a1f3d0d170, L_0x55a1f3d0d9f0;
S_0x55a1f38f8c50 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38f89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0b580 .functor XOR 1, L_0x55a1f3d0c070, L_0x55a1f3d0c1a0, C4<0>, C4<0>;
L_0x55a1f3d0bb10 .functor XOR 1, L_0x55a1f3d0b580, L_0x55a1f3d0c2d0, C4<0>, C4<0>;
L_0x55a1f3d0bbd0 .functor AND 1, L_0x55a1f3d0c070, L_0x55a1f3d0c1a0, C4<1>, C4<1>;
L_0x55a1f3d0bce0 .functor AND 1, L_0x55a1f3d0c070, L_0x55a1f3d0c2d0, C4<1>, C4<1>;
L_0x55a1f3d0bda0 .functor OR 1, L_0x55a1f3d0bbd0, L_0x55a1f3d0bce0, C4<0>, C4<0>;
L_0x55a1f3d0beb0 .functor AND 1, L_0x55a1f3d0c2d0, L_0x55a1f3d0c1a0, C4<1>, C4<1>;
L_0x55a1f3d0bf60 .functor OR 1, L_0x55a1f3d0bda0, L_0x55a1f3d0beb0, C4<0>, C4<0>;
v0x55a1f38f8ed0_0 .net *"_s0", 0 0, L_0x55a1f3d0b580;  1 drivers
v0x55a1f38f8fd0_0 .net *"_s10", 0 0, L_0x55a1f3d0beb0;  1 drivers
v0x55a1f38f90b0_0 .net *"_s4", 0 0, L_0x55a1f3d0bbd0;  1 drivers
v0x55a1f38f91a0_0 .net *"_s6", 0 0, L_0x55a1f3d0bce0;  1 drivers
v0x55a1f38f9280_0 .net *"_s8", 0 0, L_0x55a1f3d0bda0;  1 drivers
v0x55a1f38f93b0_0 .net "a", 0 0, L_0x55a1f3d0c070;  1 drivers
v0x55a1f38f9470_0 .net "b", 0 0, L_0x55a1f3d0c1a0;  1 drivers
v0x55a1f38f9530_0 .net "ca", 0 0, L_0x55a1f3d0bf60;  1 drivers
v0x55a1f38f95f0_0 .net "cin", 0 0, L_0x55a1f3d0c2d0;  1 drivers
v0x55a1f38f9740_0 .net "sum", 0 0, L_0x55a1f3d0bb10;  1 drivers
S_0x55a1f38f98a0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38f89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0c400 .functor XOR 1, L_0x55a1f3d0c8e0, L_0x55a1f3d0ca10, C4<0>, C4<0>;
L_0x55a1f3d0c470 .functor XOR 1, L_0x55a1f3d0c400, L_0x55a1f3d0cb40, C4<0>, C4<0>;
L_0x55a1f3d0c4e0 .functor AND 1, L_0x55a1f3d0c8e0, L_0x55a1f3d0ca10, C4<1>, C4<1>;
L_0x55a1f3d0c550 .functor AND 1, L_0x55a1f3d0c8e0, L_0x55a1f3d0cb40, C4<1>, C4<1>;
L_0x55a1f3d0c610 .functor OR 1, L_0x55a1f3d0c4e0, L_0x55a1f3d0c550, C4<0>, C4<0>;
L_0x55a1f3d0c720 .functor AND 1, L_0x55a1f3d0cb40, L_0x55a1f3d0ca10, C4<1>, C4<1>;
L_0x55a1f3d0c7d0 .functor OR 1, L_0x55a1f3d0c610, L_0x55a1f3d0c720, C4<0>, C4<0>;
v0x55a1f38f9ac0_0 .net *"_s0", 0 0, L_0x55a1f3d0c400;  1 drivers
v0x55a1f38f9ba0_0 .net *"_s10", 0 0, L_0x55a1f3d0c720;  1 drivers
v0x55a1f38f9c80_0 .net *"_s4", 0 0, L_0x55a1f3d0c4e0;  1 drivers
v0x55a1f38f9d70_0 .net *"_s6", 0 0, L_0x55a1f3d0c550;  1 drivers
v0x55a1f38f9e50_0 .net *"_s8", 0 0, L_0x55a1f3d0c610;  1 drivers
v0x55a1f38f9f80_0 .net "a", 0 0, L_0x55a1f3d0c8e0;  1 drivers
v0x55a1f38fa040_0 .net "b", 0 0, L_0x55a1f3d0ca10;  1 drivers
v0x55a1f38fa100_0 .net "ca", 0 0, L_0x55a1f3d0c7d0;  1 drivers
v0x55a1f38fa1c0_0 .net "cin", 0 0, L_0x55a1f3d0cb40;  1 drivers
v0x55a1f38fa310_0 .net "sum", 0 0, L_0x55a1f3d0c470;  1 drivers
S_0x55a1f38fa470 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38f89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0ccb0 .functor XOR 1, L_0x55a1f3d0d280, L_0x55a1f3d0d3b0, C4<0>, C4<0>;
L_0x55a1f3d0cd20 .functor XOR 1, L_0x55a1f3d0ccb0, L_0x55a1f3d0d530, C4<0>, C4<0>;
L_0x55a1f3d0cde0 .functor AND 1, L_0x55a1f3d0d280, L_0x55a1f3d0d3b0, C4<1>, C4<1>;
L_0x55a1f3d0cef0 .functor AND 1, L_0x55a1f3d0d280, L_0x55a1f3d0d530, C4<1>, C4<1>;
L_0x55a1f3d0cfb0 .functor OR 1, L_0x55a1f3d0cde0, L_0x55a1f3d0cef0, C4<0>, C4<0>;
L_0x55a1f3d0d0c0 .functor AND 1, L_0x55a1f3d0d530, L_0x55a1f3d0d3b0, C4<1>, C4<1>;
L_0x55a1f3d0d170 .functor OR 1, L_0x55a1f3d0cfb0, L_0x55a1f3d0d0c0, C4<0>, C4<0>;
v0x55a1f38fa6a0_0 .net *"_s0", 0 0, L_0x55a1f3d0ccb0;  1 drivers
v0x55a1f38fa780_0 .net *"_s10", 0 0, L_0x55a1f3d0d0c0;  1 drivers
v0x55a1f38fa860_0 .net *"_s4", 0 0, L_0x55a1f3d0cde0;  1 drivers
v0x55a1f38fa950_0 .net *"_s6", 0 0, L_0x55a1f3d0cef0;  1 drivers
v0x55a1f38faa30_0 .net *"_s8", 0 0, L_0x55a1f3d0cfb0;  1 drivers
v0x55a1f38fab60_0 .net "a", 0 0, L_0x55a1f3d0d280;  1 drivers
v0x55a1f38fac20_0 .net "b", 0 0, L_0x55a1f3d0d3b0;  1 drivers
v0x55a1f38face0_0 .net "ca", 0 0, L_0x55a1f3d0d170;  1 drivers
v0x55a1f38fada0_0 .net "cin", 0 0, L_0x55a1f3d0d530;  1 drivers
v0x55a1f38faef0_0 .net "sum", 0 0, L_0x55a1f3d0cd20;  1 drivers
S_0x55a1f38fb050 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38f89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0d660 .functor XOR 1, L_0x55a1f3d0db00, L_0x55a1f3d0dcc0, C4<0>, C4<0>;
L_0x55a1f3d0d6d0 .functor XOR 1, L_0x55a1f3d0d660, L_0x55a1f3d0de80, C4<0>, C4<0>;
L_0x55a1f3d0d740 .functor AND 1, L_0x55a1f3d0db00, L_0x55a1f3d0dcc0, C4<1>, C4<1>;
L_0x55a1f3d0d7b0 .functor AND 1, L_0x55a1f3d0db00, L_0x55a1f3d0de80, C4<1>, C4<1>;
L_0x55a1f3d0d870 .functor OR 1, L_0x55a1f3d0d740, L_0x55a1f3d0d7b0, C4<0>, C4<0>;
L_0x55a1f3d0d980 .functor AND 1, L_0x55a1f3d0de80, L_0x55a1f3d0dcc0, C4<1>, C4<1>;
L_0x55a1f3d0d9f0 .functor OR 1, L_0x55a1f3d0d870, L_0x55a1f3d0d980, C4<0>, C4<0>;
v0x55a1f38fb250_0 .net *"_s0", 0 0, L_0x55a1f3d0d660;  1 drivers
v0x55a1f38fb350_0 .net *"_s10", 0 0, L_0x55a1f3d0d980;  1 drivers
v0x55a1f38fb430_0 .net *"_s4", 0 0, L_0x55a1f3d0d740;  1 drivers
v0x55a1f38fb520_0 .net *"_s6", 0 0, L_0x55a1f3d0d7b0;  1 drivers
v0x55a1f38fb600_0 .net *"_s8", 0 0, L_0x55a1f3d0d870;  1 drivers
v0x55a1f38fb730_0 .net "a", 0 0, L_0x55a1f3d0db00;  1 drivers
v0x55a1f38fb7f0_0 .net "b", 0 0, L_0x55a1f3d0dcc0;  1 drivers
v0x55a1f38fb8b0_0 .net "ca", 0 0, L_0x55a1f3d0d9f0;  1 drivers
v0x55a1f38fb970_0 .net "cin", 0 0, L_0x55a1f3d0de80;  1 drivers
v0x55a1f38fbac0_0 .net "sum", 0 0, L_0x55a1f3d0d6d0;  1 drivers
S_0x55a1f38fc120 .scope module, "FA_3" "fourBitAdder" 14 14, 15 3 0, S_0x55a1f38f18b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 4 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 4 "ca"
v0x55a1f38ff360_0 .net "a", 3 0, L_0x55a1f3d10c60;  1 drivers
v0x55a1f38ff460_0 .net "b", 3 0, L_0x55a1f3d10d90;  1 drivers
v0x55a1f38ff540_0 .net "ca", 3 0, L_0x55a1f3d10af0;  1 drivers
v0x55a1f38ff600_0 .net "cin", 3 0, L_0x55a1f3d10ec0;  1 drivers
v0x55a1f38ff6e0_0 .net "sum", 3 0, L_0x55a1f3d10a50;  1 drivers
L_0x55a1f3d0ea10 .part L_0x55a1f3d10c60, 0, 1;
L_0x55a1f3d0eb40 .part L_0x55a1f3d10d90, 0, 1;
L_0x55a1f3d0ec70 .part L_0x55a1f3d10ec0, 0, 1;
L_0x55a1f3d0f280 .part L_0x55a1f3d10c60, 1, 1;
L_0x55a1f3d0f3b0 .part L_0x55a1f3d10d90, 1, 1;
L_0x55a1f3d0f4e0 .part L_0x55a1f3d10ec0, 1, 1;
L_0x55a1f3d0fc20 .part L_0x55a1f3d10c60, 2, 1;
L_0x55a1f3d0fd50 .part L_0x55a1f3d10d90, 2, 1;
L_0x55a1f3d0fed0 .part L_0x55a1f3d10ec0, 2, 1;
L_0x55a1f3d104a0 .part L_0x55a1f3d10c60, 3, 1;
L_0x55a1f3d10660 .part L_0x55a1f3d10d90, 3, 1;
L_0x55a1f3d10820 .part L_0x55a1f3d10ec0, 3, 1;
L_0x55a1f3d10a50 .concat8 [ 1 1 1 1], L_0x55a1f3d0e4f0, L_0x55a1f3d0ee10, L_0x55a1f3d0f6c0, L_0x55a1f3d10070;
L_0x55a1f3d10af0 .concat8 [ 1 1 1 1], L_0x55a1f3d0e900, L_0x55a1f3d0f170, L_0x55a1f3d0fb10, L_0x55a1f3d10390;
S_0x55a1f38fc370 .scope module, "FA_0" "fullAdder" 15 11, 16 1 0, S_0x55a1f38fc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0e040 .functor XOR 1, L_0x55a1f3d0ea10, L_0x55a1f3d0eb40, C4<0>, C4<0>;
L_0x55a1f3d0e4f0 .functor XOR 1, L_0x55a1f3d0e040, L_0x55a1f3d0ec70, C4<0>, C4<0>;
L_0x55a1f3d0e5b0 .functor AND 1, L_0x55a1f3d0ea10, L_0x55a1f3d0eb40, C4<1>, C4<1>;
L_0x55a1f3d0e6c0 .functor AND 1, L_0x55a1f3d0ea10, L_0x55a1f3d0ec70, C4<1>, C4<1>;
L_0x55a1f3d0e780 .functor OR 1, L_0x55a1f3d0e5b0, L_0x55a1f3d0e6c0, C4<0>, C4<0>;
L_0x55a1f3d0e890 .functor AND 1, L_0x55a1f3d0ec70, L_0x55a1f3d0eb40, C4<1>, C4<1>;
L_0x55a1f3d0e900 .functor OR 1, L_0x55a1f3d0e780, L_0x55a1f3d0e890, C4<0>, C4<0>;
v0x55a1f38fc610_0 .net *"_s0", 0 0, L_0x55a1f3d0e040;  1 drivers
v0x55a1f38fc710_0 .net *"_s10", 0 0, L_0x55a1f3d0e890;  1 drivers
v0x55a1f38fc7f0_0 .net *"_s4", 0 0, L_0x55a1f3d0e5b0;  1 drivers
v0x55a1f38fc8e0_0 .net *"_s6", 0 0, L_0x55a1f3d0e6c0;  1 drivers
v0x55a1f38fc9c0_0 .net *"_s8", 0 0, L_0x55a1f3d0e780;  1 drivers
v0x55a1f38fcaf0_0 .net "a", 0 0, L_0x55a1f3d0ea10;  1 drivers
v0x55a1f38fcbb0_0 .net "b", 0 0, L_0x55a1f3d0eb40;  1 drivers
v0x55a1f38fcc70_0 .net "ca", 0 0, L_0x55a1f3d0e900;  1 drivers
v0x55a1f38fcd30_0 .net "cin", 0 0, L_0x55a1f3d0ec70;  1 drivers
v0x55a1f38fce80_0 .net "sum", 0 0, L_0x55a1f3d0e4f0;  1 drivers
S_0x55a1f38fcfe0 .scope module, "FA_1" "fullAdder" 15 12, 16 1 0, S_0x55a1f38fc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0eda0 .functor XOR 1, L_0x55a1f3d0f280, L_0x55a1f3d0f3b0, C4<0>, C4<0>;
L_0x55a1f3d0ee10 .functor XOR 1, L_0x55a1f3d0eda0, L_0x55a1f3d0f4e0, C4<0>, C4<0>;
L_0x55a1f3d0ee80 .functor AND 1, L_0x55a1f3d0f280, L_0x55a1f3d0f3b0, C4<1>, C4<1>;
L_0x55a1f3d0eef0 .functor AND 1, L_0x55a1f3d0f280, L_0x55a1f3d0f4e0, C4<1>, C4<1>;
L_0x55a1f3d0efb0 .functor OR 1, L_0x55a1f3d0ee80, L_0x55a1f3d0eef0, C4<0>, C4<0>;
L_0x55a1f3d0f0c0 .functor AND 1, L_0x55a1f3d0f4e0, L_0x55a1f3d0f3b0, C4<1>, C4<1>;
L_0x55a1f3d0f170 .functor OR 1, L_0x55a1f3d0efb0, L_0x55a1f3d0f0c0, C4<0>, C4<0>;
v0x55a1f38fd200_0 .net *"_s0", 0 0, L_0x55a1f3d0eda0;  1 drivers
v0x55a1f38fd2e0_0 .net *"_s10", 0 0, L_0x55a1f3d0f0c0;  1 drivers
v0x55a1f38fd3c0_0 .net *"_s4", 0 0, L_0x55a1f3d0ee80;  1 drivers
v0x55a1f38fd4b0_0 .net *"_s6", 0 0, L_0x55a1f3d0eef0;  1 drivers
v0x55a1f38fd590_0 .net *"_s8", 0 0, L_0x55a1f3d0efb0;  1 drivers
v0x55a1f38fd6c0_0 .net "a", 0 0, L_0x55a1f3d0f280;  1 drivers
v0x55a1f38fd780_0 .net "b", 0 0, L_0x55a1f3d0f3b0;  1 drivers
v0x55a1f38fd840_0 .net "ca", 0 0, L_0x55a1f3d0f170;  1 drivers
v0x55a1f38fd900_0 .net "cin", 0 0, L_0x55a1f3d0f4e0;  1 drivers
v0x55a1f38fda50_0 .net "sum", 0 0, L_0x55a1f3d0ee10;  1 drivers
S_0x55a1f38fdbb0 .scope module, "FA_2" "fullAdder" 15 13, 16 1 0, S_0x55a1f38fc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d0f650 .functor XOR 1, L_0x55a1f3d0fc20, L_0x55a1f3d0fd50, C4<0>, C4<0>;
L_0x55a1f3d0f6c0 .functor XOR 1, L_0x55a1f3d0f650, L_0x55a1f3d0fed0, C4<0>, C4<0>;
L_0x55a1f3d0f780 .functor AND 1, L_0x55a1f3d0fc20, L_0x55a1f3d0fd50, C4<1>, C4<1>;
L_0x55a1f3d0f890 .functor AND 1, L_0x55a1f3d0fc20, L_0x55a1f3d0fed0, C4<1>, C4<1>;
L_0x55a1f3d0f950 .functor OR 1, L_0x55a1f3d0f780, L_0x55a1f3d0f890, C4<0>, C4<0>;
L_0x55a1f3d0fa60 .functor AND 1, L_0x55a1f3d0fed0, L_0x55a1f3d0fd50, C4<1>, C4<1>;
L_0x55a1f3d0fb10 .functor OR 1, L_0x55a1f3d0f950, L_0x55a1f3d0fa60, C4<0>, C4<0>;
v0x55a1f38fdde0_0 .net *"_s0", 0 0, L_0x55a1f3d0f650;  1 drivers
v0x55a1f38fdec0_0 .net *"_s10", 0 0, L_0x55a1f3d0fa60;  1 drivers
v0x55a1f38fdfa0_0 .net *"_s4", 0 0, L_0x55a1f3d0f780;  1 drivers
v0x55a1f38fe090_0 .net *"_s6", 0 0, L_0x55a1f3d0f890;  1 drivers
v0x55a1f38fe170_0 .net *"_s8", 0 0, L_0x55a1f3d0f950;  1 drivers
v0x55a1f38fe2a0_0 .net "a", 0 0, L_0x55a1f3d0fc20;  1 drivers
v0x55a1f38fe360_0 .net "b", 0 0, L_0x55a1f3d0fd50;  1 drivers
v0x55a1f38fe420_0 .net "ca", 0 0, L_0x55a1f3d0fb10;  1 drivers
v0x55a1f38fe4e0_0 .net "cin", 0 0, L_0x55a1f3d0fed0;  1 drivers
v0x55a1f38fe630_0 .net "sum", 0 0, L_0x55a1f3d0f6c0;  1 drivers
S_0x55a1f38fe790 .scope module, "FA_3" "fullAdder" 15 14, 16 1 0, S_0x55a1f38fc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "ca"
L_0x55a1f3d10000 .functor XOR 1, L_0x55a1f3d104a0, L_0x55a1f3d10660, C4<0>, C4<0>;
L_0x55a1f3d10070 .functor XOR 1, L_0x55a1f3d10000, L_0x55a1f3d10820, C4<0>, C4<0>;
L_0x55a1f3d100e0 .functor AND 1, L_0x55a1f3d104a0, L_0x55a1f3d10660, C4<1>, C4<1>;
L_0x55a1f3d10150 .functor AND 1, L_0x55a1f3d104a0, L_0x55a1f3d10820, C4<1>, C4<1>;
L_0x55a1f3d10210 .functor OR 1, L_0x55a1f3d100e0, L_0x55a1f3d10150, C4<0>, C4<0>;
L_0x55a1f3d10320 .functor AND 1, L_0x55a1f3d10820, L_0x55a1f3d10660, C4<1>, C4<1>;
L_0x55a1f3d10390 .functor OR 1, L_0x55a1f3d10210, L_0x55a1f3d10320, C4<0>, C4<0>;
v0x55a1f38fe990_0 .net *"_s0", 0 0, L_0x55a1f3d10000;  1 drivers
v0x55a1f38fea90_0 .net *"_s10", 0 0, L_0x55a1f3d10320;  1 drivers
v0x55a1f38feb70_0 .net *"_s4", 0 0, L_0x55a1f3d100e0;  1 drivers
v0x55a1f38fec60_0 .net *"_s6", 0 0, L_0x55a1f3d10150;  1 drivers
v0x55a1f38fed40_0 .net *"_s8", 0 0, L_0x55a1f3d10210;  1 drivers
v0x55a1f38fee70_0 .net "a", 0 0, L_0x55a1f3d104a0;  1 drivers
v0x55a1f38fef30_0 .net "b", 0 0, L_0x55a1f3d10660;  1 drivers
v0x55a1f38feff0_0 .net "ca", 0 0, L_0x55a1f3d10390;  1 drivers
v0x55a1f38ff0b0_0 .net "cin", 0 0, L_0x55a1f3d10820;  1 drivers
v0x55a1f38ff200_0 .net "sum", 0 0, L_0x55a1f3d10070;  1 drivers
S_0x55a1f3900a10 .scope module, "m1" "dff_lvl_1" 10 34, 24 1 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2080 "d"
    .port_info 1 /INPUT 32 "a2"
    .port_info 2 /INPUT 32 "b2"
    .port_info 3 /INPUT 9 "exp_c"
    .port_info 4 /INPUT 1 "sign_c"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 2080 "q"
    .port_info 8 /OUTPUT 74 "comb"
v0x55a1f3900d10_0 .net "a2", 32 1, v0x55a1f3934840_0;  alias, 1 drivers
v0x55a1f3900e10_0 .net "b2", 32 1, v0x55a1f3934930_0;  alias, 1 drivers
v0x55a1f3900ef0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3900f90_0 .var "comb", 74 1;
v0x55a1f3901050_0 .net "d", 2079 0, v0x55a1f3907470_0;  alias, 1 drivers
v0x55a1f3901160_0 .net "exp_c", 9 1, v0x55a1f3936600_0;  alias, 1 drivers
v0x55a1f3901240_0 .var "q", 2079 0;
v0x55a1f3901330_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
v0x55a1f39013d0_0 .net "sign_c", 0 0, v0x55a1f3936a60_0;  alias, 1 drivers
S_0x55a1f3901640 .scope module, "m2" "dff_lvl_2" 10 49, 24 20 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 650 "d1"
    .port_info 1 /INPUT 650 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 650 "q1"
    .port_info 6 /OUTPUT 650 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f39018e0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f39019a0_0 .net "comb", 74 1, v0x55a1f3900f90_0;  alias, 1 drivers
v0x55a1f3901a90_0 .var "comb1", 74 1;
v0x55a1f3901b60_0 .net "d1", 649 0, L_0x55a1f3afaea0;  alias, 1 drivers
v0x55a1f3901c50_0 .net "d2", 649 0, L_0x55a1f3afb0d0;  alias, 1 drivers
v0x55a1f3901d60_0 .var "q1", 649 0;
v0x55a1f3901e50_0 .var "q2", 649 0;
v0x55a1f3901f40_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f3902130 .scope module, "m3" "dff_lvl_3" 10 62, 24 37 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 455 "d1"
    .port_info 1 /INPUT 455 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 455 "q1"
    .port_info 6 /OUTPUT 455 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f39023d0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3902490_0 .net "comb", 74 1, v0x55a1f3901a90_0;  alias, 1 drivers
v0x55a1f3902580_0 .var "comb1", 74 1;
v0x55a1f3902650_0 .net "d1", 454 0, L_0x55a1f3c32cc0;  alias, 1 drivers
v0x55a1f3902740_0 .net "d2", 454 0, L_0x55a1f3c32ea0;  alias, 1 drivers
v0x55a1f3902850_0 .var "q1", 454 0;
v0x55a1f3902940_0 .var "q2", 454 0;
v0x55a1f3902a30_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f3902c20 .scope module, "m4" "dff_lvl_4" 10 74, 24 54 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 325 "d1"
    .port_info 1 /INPUT 325 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 325 "q1"
    .port_info 6 /OUTPUT 325 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f3902ec0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3902f80_0 .net "comb", 74 1, v0x55a1f3902580_0;  alias, 1 drivers
v0x55a1f3903070_0 .var "comb1", 74 1;
v0x55a1f3903140_0 .net "d1", 324 0, L_0x55a1f3d122d0;  alias, 1 drivers
v0x55a1f3903230_0 .net "d2", 324 0, L_0x55a1f3d12550;  alias, 1 drivers
v0x55a1f3903340_0 .var "q1", 324 0;
v0x55a1f3903440_0 .var "q2", 324 0;
v0x55a1f3903510_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f3903700 .scope module, "m5" "dff_lvl_5" 10 83, 24 71 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 195 "d1"
    .port_info 1 /INPUT 195 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 195 "q1"
    .port_info 6 /OUTPUT 195 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f39039a0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3903a60_0 .net "comb", 74 1, v0x55a1f3903070_0;  alias, 1 drivers
v0x55a1f3903b50_0 .var "comb1", 74 1;
v0x55a1f3903c20_0 .net "d1", 194 0, L_0x55a1f3d985e0;  alias, 1 drivers
v0x55a1f3903d20_0 .net "d2", 194 0, L_0x55a1f3d98780;  alias, 1 drivers
v0x55a1f3903e40_0 .var "q1", 194 0;
v0x55a1f3903f10_0 .var "q2", 194 0;
v0x55a1f3903fe0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f39041d0 .scope module, "m6" "dff_lvl_6" 10 92, 24 88 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 130 "d1"
    .port_info 1 /INPUT 130 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 130 "q1"
    .port_info 6 /OUTPUT 130 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f3904470_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3904530_0 .net "comb", 74 1, v0x55a1f3903b50_0;  alias, 1 drivers
v0x55a1f3904620_0 .var "comb1", 74 1;
v0x55a1f39046f0_0 .net "d1", 129 0, o0x7fcc60a89e18;  alias, 0 drivers
v0x55a1f39047e0_0 .net "d2", 129 0, o0x7fcc60a89e48;  alias, 0 drivers
v0x55a1f39048f0_0 .var "q1", 129 0;
v0x55a1f39049e0_0 .var "q2", 129 0;
v0x55a1f3904ad0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f3904cc0 .scope module, "m7" "dff_lvl_7" 10 100, 24 105 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "d1"
    .port_info 1 /INPUT 65 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 65 "q1"
    .port_info 6 /OUTPUT 65 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f3904f60_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3905230_0 .net "comb", 74 1, v0x55a1f3904620_0;  alias, 1 drivers
v0x55a1f3905320_0 .var "comb1", 74 1;
v0x55a1f39053f0_0 .net "d1", 64 0, L_0x55a1f3e1dc20;  alias, 1 drivers
v0x55a1f39054e0_0 .net "d2", 64 0, L_0x55a1f3e1ddb0;  alias, 1 drivers
v0x55a1f39055d0_0 .var "q1", 64 0;
v0x55a1f39056a0_0 .var "q2", 64 0;
v0x55a1f3905770_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f3905b50 .scope module, "m8" "dff_lvl_7" 10 108, 24 105 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "d1"
    .port_info 1 /INPUT 65 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 65 "q1"
    .port_info 6 /OUTPUT 65 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f3905df0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3905eb0_0 .net "comb", 74 1, v0x55a1f3905320_0;  alias, 1 drivers
v0x55a1f3905fa0_0 .var "comb1", 74 1;
v0x55a1f3906070_0 .net "d1", 64 0, L_0x55a1f3e49e80;  alias, 1 drivers
v0x55a1f3906160_0 .net "d2", 64 0, L_0x55a1f3e49fc0;  alias, 1 drivers
v0x55a1f3906250_0 .var "q1", 64 0;
v0x55a1f3906320_0 .var "q2", 64 0;
v0x55a1f39063f0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f39065c0 .scope module, "m9" "dff_lvl_7" 10 115, 24 105 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "d1"
    .port_info 1 /INPUT 65 "d2"
    .port_info 2 /INPUT 74 "comb"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 65 "q1"
    .port_info 6 /OUTPUT 65 "q2"
    .port_info 7 /OUTPUT 74 "comb1"
v0x55a1f3906860_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3906920_0 .net "comb", 74 1, v0x55a1f3905fa0_0;  alias, 1 drivers
v0x55a1f3906a10_0 .var "comb1", 74 1;
v0x55a1f3906b30_0 .net "d1", 64 0, L_0x55a1f3e76960;  alias, 1 drivers
v0x55a1f3906bd0_0 .net "d2", 64 0, L_0x55a1f3e76aa0;  alias, 1 drivers
v0x55a1f3906cc0_0 .var "q1", 64 0;
v0x55a1f3906d80_0 .var "q2", 64 0;
v0x55a1f3906e60_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f3907050 .scope module, "ppg_0" "ppg" 10 33, 25 3 0, S_0x55a1f3436aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2080 "c"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
v0x55a1f3907290_0 .net "a", 31 0, L_0x55a1f393d2f0;  1 drivers
v0x55a1f3907390_0 .net "b", 31 0, L_0x55a1f393d390;  1 drivers
v0x55a1f3907470_0 .var "c", 2079 0;
v0x55a1f39075a0_0 .var/i "i", 31 0;
v0x55a1f3907640_0 .var/i "j", 31 0;
v0x55a1f3907770_0 .var "pp", 64 0;
E_0x55a1f279ddb0/0 .event edge, v0x55a1f39075a0_0, v0x55a1f3907640_0, v0x55a1f3907290_0, v0x55a1f3907390_0;
E_0x55a1f279ddb0/1 .event edge, v0x55a1f3907770_0;
E_0x55a1f279ddb0 .event/or E_0x55a1f279ddb0/0, E_0x55a1f279ddb0/1;
S_0x55a1f390b0c0 .scope module, "m2" "mux22" 8 53, 2 29 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ch"
    .port_info 1 /INPUT 9 "exp_c"
    .port_info 2 /OUTPUT 9 "exp_cs"
v0x55a1f390b330_0 .net *"_s0", 8 0, L_0x55a1f3e7fce0;  1 drivers
L_0x7fcc609e2458 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f390b430_0 .net *"_s3", 7 0, L_0x7fcc609e2458;  1 drivers
v0x55a1f390b510_0 .net "ch", 0 0, L_0x55a1f3e7fe70;  1 drivers
v0x55a1f390b5b0_0 .net "exp_c", 9 1, L_0x55a1f3e7f730;  alias, 1 drivers
v0x55a1f390b6a0_0 .net "exp_cs", 9 1, L_0x55a1f3e7fdd0;  alias, 1 drivers
L_0x55a1f3e7fce0 .concat [ 1 8 0 0], L_0x55a1f3e7fe70, L_0x7fcc609e2458;
L_0x55a1f3e7fdd0 .arith/sum 9, L_0x55a1f3e7f730, L_0x55a1f3e7fce0;
S_0x55a1f390b830 .scope module, "m3" "mux21" 8 54, 2 9 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "exp_c"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 9 "exp_cs"
L_0x55a1f3e7a670 .functor OR 1, L_0x55a1f3e90010, L_0x55a1f3e902e0, C4<0>, C4<0>;
L_0x55a1f3e79660 .functor OR 1, L_0x55a1f3e7a670, L_0x55a1f3e906a0, C4<0>, C4<0>;
L_0x7fcc609e24a0 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
L_0x55a1f3e78690 .functor AND 9, L_0x7fcc609e24a0, L_0x55a1f3e90b20, C4<111111111>, C4<111111111>;
L_0x55a1f3e776b0 .functor NOT 9, L_0x55a1f3e90b20, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a1f3e75d10 .functor AND 9, L_0x55a1f3e7fdd0, L_0x55a1f3e776b0, C4<111111111>, C4<111111111>;
L_0x55a1f3e75700 .functor OR 9, L_0x55a1f3e78690, L_0x55a1f3e75d10, C4<000000000>, C4<000000000>;
L_0x55a1f3e90db0 .functor BUFZ 9, L_0x55a1f3e75700, C4<000000000>, C4<000000000>, C4<000000000>;
v0x55a1f390ba00_0 .net *"_s11", 7 0, L_0x55a1f3e90100;  1 drivers
v0x55a1f390bae0_0 .net *"_s12", 31 0, L_0x55a1f3e901a0;  1 drivers
L_0x7fcc609e2578 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f390bbc0_0 .net *"_s15", 23 0, L_0x7fcc609e2578;  1 drivers
L_0x7fcc609e25c0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f390bcb0_0 .net/2u *"_s16", 31 0, L_0x7fcc609e25c0;  1 drivers
v0x55a1f390bd90_0 .net *"_s18", 0 0, L_0x55a1f3e902e0;  1 drivers
v0x55a1f390bea0_0 .net *"_s2", 31 0, L_0x55a1f3e8ff70;  1 drivers
v0x55a1f390bf80_0 .net *"_s20", 0 0, L_0x55a1f3e7a670;  1 drivers
v0x55a1f390c040_0 .net *"_s23", 7 0, L_0x55a1f3e904c0;  1 drivers
v0x55a1f390c120_0 .net *"_s24", 31 0, L_0x55a1f3e90560;  1 drivers
L_0x7fcc609e2608 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f390c200_0 .net *"_s27", 23 0, L_0x7fcc609e2608;  1 drivers
L_0x7fcc609e2650 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f390c2e0_0 .net/2u *"_s28", 31 0, L_0x7fcc609e2650;  1 drivers
v0x55a1f390c3c0_0 .net *"_s30", 0 0, L_0x55a1f3e906a0;  1 drivers
v0x55a1f390c480_0 .net *"_s34", 7 0, L_0x55a1f3e908d0;  1 drivers
L_0x7fcc609e2698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f390c560_0 .net *"_s39", 0 0, L_0x7fcc609e2698;  1 drivers
v0x55a1f390c640_0 .net *"_s42", 8 0, L_0x55a1f3e776b0;  1 drivers
L_0x7fcc609e24e8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f390c720_0 .net *"_s5", 22 0, L_0x7fcc609e24e8;  1 drivers
L_0x7fcc609e2530 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f390c800_0 .net/2u *"_s6", 31 0, L_0x7fcc609e2530;  1 drivers
v0x55a1f390c8e0_0 .net *"_s8", 0 0, L_0x55a1f3e90010;  1 drivers
v0x55a1f390c9a0_0 .net "a", 32 1, L_0x55a1f3e7f470;  alias, 1 drivers
v0x55a1f390ca60_0 .net "b", 32 1, L_0x55a1f3e7f690;  alias, 1 drivers
v0x55a1f390cb30_0 .net "exp_c", 9 1, L_0x55a1f3e7fdd0;  alias, 1 drivers
v0x55a1f390cc00_0 .net "exp_c2", 9 1, L_0x7fcc609e24a0;  1 drivers
v0x55a1f390ccc0_0 .net "exp_cs", 9 1, L_0x55a1f3e90db0;  alias, 1 drivers
v0x55a1f392cda0_0 .net "s", 0 0, L_0x55a1f3e79660;  1 drivers
v0x55a1f392ce60_0 .net "sel", 9 1, L_0x55a1f3e90b20;  1 drivers
v0x55a1f392cf40_0 .net "t1", 9 1, L_0x55a1f3e78690;  1 drivers
v0x55a1f392d020_0 .net "t2", 9 1, L_0x55a1f3e75d10;  1 drivers
v0x55a1f392d100_0 .net "t3", 9 1, L_0x55a1f3e75700;  1 drivers
L_0x55a1f3e8ff70 .concat [ 9 23 0 0], L_0x55a1f3e7fdd0, L_0x7fcc609e24e8;
L_0x55a1f3e90010 .cmp/gt 32, L_0x55a1f3e8ff70, L_0x7fcc609e2530;
L_0x55a1f3e90100 .part L_0x55a1f3e7f470, 23, 8;
L_0x55a1f3e901a0 .concat [ 8 24 0 0], L_0x55a1f3e90100, L_0x7fcc609e2578;
L_0x55a1f3e902e0 .cmp/eq 32, L_0x55a1f3e901a0, L_0x7fcc609e25c0;
L_0x55a1f3e904c0 .part L_0x55a1f3e7f690, 23, 8;
L_0x55a1f3e90560 .concat [ 8 24 0 0], L_0x55a1f3e904c0, L_0x7fcc609e2608;
L_0x55a1f3e906a0 .cmp/eq 32, L_0x55a1f3e90560, L_0x7fcc609e2650;
LS_0x55a1f3e908d0_0_0 .concat [ 1 1 1 1], L_0x55a1f3e79660, L_0x55a1f3e79660, L_0x55a1f3e79660, L_0x55a1f3e79660;
LS_0x55a1f3e908d0_0_4 .concat [ 1 1 1 1], L_0x55a1f3e79660, L_0x55a1f3e79660, L_0x55a1f3e79660, L_0x55a1f3e79660;
L_0x55a1f3e908d0 .concat [ 4 4 0 0], LS_0x55a1f3e908d0_0_0, LS_0x55a1f3e908d0_0_4;
L_0x55a1f3e90b20 .concat [ 8 1 0 0], L_0x55a1f3e908d0, L_0x7fcc609e2698;
S_0x55a1f392d290 .scope module, "m4" "mux23" 8 55, 2 35 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "man_c"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 65 "man_cs"
L_0x55a1f3e914b0 .functor OR 1, L_0x55a1f3e91050, L_0x55a1f3e91370, C4<0>, C4<0>;
L_0x7fcc609e2800 .functor BUFT 1, C4<00000000000000000000000000001000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55a1f3e92650 .functor AND 65, L_0x55a1f3e915c0, L_0x7fcc609e2800, C4<11111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111>;
L_0x55a1f3e92710 .functor NOT 65, L_0x55a1f3e915c0, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fcc609e2848 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55a1f3e92780 .functor AND 65, L_0x7fcc609e2848, L_0x55a1f3e92710, C4<11111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111>;
L_0x55a1f3e92890 .functor OR 65, L_0x55a1f3e92650, L_0x55a1f3e92780, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1f3e930b0 .functor AND 1, L_0x55a1f3e92bd0, L_0x55a1f3e92f70, C4<1>, C4<1>;
L_0x55a1f3e92eb0 .functor AND 1, L_0x55a1f3e93530, L_0x55a1f3e93980, C4<1>, C4<1>;
L_0x55a1f3e93b60 .functor OR 1, L_0x55a1f3e930b0, L_0x55a1f3e92eb0, C4<0>, C4<0>;
L_0x55a1f3e944a0 .functor AND 1, L_0x55a1f3e93eb0, L_0x55a1f3e94360, C4<1>, C4<1>;
L_0x55a1f3e94ec0 .functor AND 1, L_0x55a1f3e94870, L_0x55a1f3e94d80, C4<1>, C4<1>;
L_0x55a1f3e94fd0 .functor OR 1, L_0x55a1f3e944a0, L_0x55a1f3e94ec0, C4<0>, C4<0>;
L_0x55a1f3e95090 .functor OR 1, L_0x55a1f3e93b60, L_0x55a1f3e94fd0, C4<0>, C4<0>;
L_0x55a1f3e93370 .functor AND 65, L_0x55a1f3e95210, L_0x55a1f3e92890, C4<11111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111>;
L_0x55a1f3e95f50 .functor NOT 65, L_0x55a1f3e95210, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1f3e951a0 .functor AND 65, L_0x55a1f3e7fa50, L_0x55a1f3e95f50, C4<11111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111>;
L_0x55a1f3e96090 .functor OR 65, L_0x55a1f3e93370, L_0x55a1f3e951a0, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1f3e96230 .functor BUFZ 65, L_0x55a1f3e96090, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
v0x55a1f392d460_0 .net *"_s1", 22 0, L_0x55a1f3e90e70;  1 drivers
v0x55a1f392d560_0 .net *"_s100", 0 0, L_0x55a1f3e94360;  1 drivers
v0x55a1f392d620_0 .net *"_s102", 0 0, L_0x55a1f3e944a0;  1 drivers
v0x55a1f392d6c0_0 .net *"_s105", 7 0, L_0x55a1f3e945b0;  1 drivers
v0x55a1f392d7a0_0 .net *"_s106", 31 0, L_0x55a1f3e94730;  1 drivers
L_0x7fcc609e2bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392d8d0_0 .net *"_s109", 23 0, L_0x7fcc609e2bf0;  1 drivers
v0x55a1f392d9b0_0 .net *"_s11", 22 0, L_0x55a1f3e91190;  1 drivers
L_0x7fcc609e2c38 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f392da90_0 .net/2u *"_s110", 31 0, L_0x7fcc609e2c38;  1 drivers
v0x55a1f392db70_0 .net *"_s112", 0 0, L_0x55a1f3e94870;  1 drivers
v0x55a1f392dc30_0 .net *"_s115", 22 0, L_0x55a1f3e94aa0;  1 drivers
v0x55a1f392dd10_0 .net *"_s116", 31 0, L_0x55a1f3e94b40;  1 drivers
L_0x7fcc609e2c80 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392ddf0_0 .net *"_s119", 8 0, L_0x7fcc609e2c80;  1 drivers
v0x55a1f392ded0_0 .net *"_s12", 31 0, L_0x55a1f3e91230;  1 drivers
L_0x7fcc609e2cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392dfb0_0 .net/2u *"_s120", 31 0, L_0x7fcc609e2cc8;  1 drivers
v0x55a1f392e090_0 .net *"_s122", 0 0, L_0x55a1f3e94d80;  1 drivers
v0x55a1f392e150_0 .net *"_s124", 0 0, L_0x55a1f3e94ec0;  1 drivers
v0x55a1f392e210_0 .net *"_s126", 0 0, L_0x55a1f3e94fd0;  1 drivers
v0x55a1f392e2d0_0 .net *"_s134", 64 0, L_0x55a1f3e95f50;  1 drivers
L_0x7fcc609e2770 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392e3b0_0 .net *"_s15", 8 0, L_0x7fcc609e2770;  1 drivers
L_0x7fcc609e27b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392e490_0 .net/2u *"_s16", 31 0, L_0x7fcc609e27b8;  1 drivers
v0x55a1f392e570_0 .net *"_s18", 0 0, L_0x55a1f3e91370;  1 drivers
v0x55a1f392e630_0 .net *"_s2", 31 0, L_0x55a1f3e90f10;  1 drivers
v0x55a1f392e710_0 .net *"_s30", 64 0, L_0x55a1f3e92710;  1 drivers
v0x55a1f392e7f0_0 .net *"_s37", 7 0, L_0x55a1f3e929a0;  1 drivers
v0x55a1f392e8d0_0 .net *"_s38", 31 0, L_0x55a1f3e92a90;  1 drivers
L_0x7fcc609e2890 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392e9b0_0 .net *"_s41", 23 0, L_0x7fcc609e2890;  1 drivers
L_0x7fcc609e28d8 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f392ea90_0 .net/2u *"_s42", 31 0, L_0x7fcc609e28d8;  1 drivers
v0x55a1f392eb70_0 .net *"_s44", 0 0, L_0x55a1f3e92bd0;  1 drivers
v0x55a1f392ec30_0 .net *"_s47", 22 0, L_0x55a1f3e92d70;  1 drivers
v0x55a1f392ed10_0 .net *"_s48", 31 0, L_0x55a1f3e92e10;  1 drivers
L_0x7fcc609e26e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392edf0_0 .net *"_s5", 8 0, L_0x7fcc609e26e0;  1 drivers
L_0x7fcc609e2920 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392eed0_0 .net *"_s51", 8 0, L_0x7fcc609e2920;  1 drivers
L_0x7fcc609e2968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392efb0_0 .net/2u *"_s52", 31 0, L_0x7fcc609e2968;  1 drivers
v0x55a1f392f2a0_0 .net *"_s54", 0 0, L_0x55a1f3e92f70;  1 drivers
v0x55a1f392f360_0 .net *"_s56", 0 0, L_0x55a1f3e930b0;  1 drivers
v0x55a1f392f420_0 .net *"_s59", 7 0, L_0x55a1f3e931c0;  1 drivers
L_0x7fcc609e2728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392f500_0 .net/2u *"_s6", 31 0, L_0x7fcc609e2728;  1 drivers
v0x55a1f392f5e0_0 .net *"_s60", 31 0, L_0x55a1f3e933f0;  1 drivers
L_0x7fcc609e29b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392f6c0_0 .net *"_s63", 23 0, L_0x7fcc609e29b0;  1 drivers
L_0x7fcc609e29f8 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f392f7a0_0 .net/2u *"_s64", 31 0, L_0x7fcc609e29f8;  1 drivers
v0x55a1f392f880_0 .net *"_s66", 0 0, L_0x55a1f3e93530;  1 drivers
v0x55a1f392f940_0 .net *"_s69", 22 0, L_0x55a1f3e93700;  1 drivers
v0x55a1f392fa20_0 .net *"_s70", 31 0, L_0x55a1f3e937a0;  1 drivers
L_0x7fcc609e2a40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392fb00_0 .net *"_s73", 8 0, L_0x7fcc609e2a40;  1 drivers
L_0x7fcc609e2a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f392fbe0_0 .net/2u *"_s74", 31 0, L_0x7fcc609e2a88;  1 drivers
v0x55a1f392fcc0_0 .net *"_s76", 0 0, L_0x55a1f3e93980;  1 drivers
v0x55a1f392fd80_0 .net *"_s78", 0 0, L_0x55a1f3e92eb0;  1 drivers
v0x55a1f392fe40_0 .net *"_s8", 0 0, L_0x55a1f3e91050;  1 drivers
v0x55a1f392ff00_0 .net *"_s80", 0 0, L_0x55a1f3e93b60;  1 drivers
v0x55a1f392ffc0_0 .net *"_s83", 7 0, L_0x55a1f3e93cc0;  1 drivers
v0x55a1f39300a0_0 .net *"_s84", 31 0, L_0x55a1f3e93890;  1 drivers
L_0x7fcc609e2ad0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f3930180_0 .net *"_s87", 23 0, L_0x7fcc609e2ad0;  1 drivers
L_0x7fcc609e2b18 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55a1f3930260_0 .net/2u *"_s88", 31 0, L_0x7fcc609e2b18;  1 drivers
v0x55a1f3930340_0 .net *"_s90", 0 0, L_0x55a1f3e93eb0;  1 drivers
v0x55a1f3930400_0 .net *"_s93", 22 0, L_0x55a1f3e940b0;  1 drivers
v0x55a1f39304e0_0 .net *"_s94", 31 0, L_0x55a1f3e94150;  1 drivers
L_0x7fcc609e2b60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f39305c0_0 .net *"_s97", 8 0, L_0x7fcc609e2b60;  1 drivers
L_0x7fcc609e2ba8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f39306a0_0 .net/2u *"_s98", 31 0, L_0x7fcc609e2ba8;  1 drivers
v0x55a1f3930780_0 .net "a", 32 1, L_0x55a1f3e7f470;  alias, 1 drivers
v0x55a1f3930840_0 .net "b", 32 1, L_0x55a1f3e7f690;  alias, 1 drivers
v0x55a1f3930950_0 .net "man_c", 65 1, L_0x55a1f3e7fa50;  alias, 1 drivers
v0x55a1f3930a10_0 .net "man_c2", 65 1, L_0x7fcc609e2800;  1 drivers
v0x55a1f3930ad0_0 .net "man_c3", 65 1, L_0x7fcc609e2848;  1 drivers
v0x55a1f3930bb0_0 .net "man_cs", 65 1, L_0x55a1f3e96230;  alias, 1 drivers
v0x55a1f3930c90_0 .net "s", 0 0, L_0x55a1f3e914b0;  1 drivers
v0x55a1f3931160_0 .net "s2", 0 0, L_0x55a1f3e95090;  1 drivers
v0x55a1f3931220_0 .net "sel", 65 1, L_0x55a1f3e915c0;  1 drivers
v0x55a1f3931300_0 .net "sel2", 65 1, L_0x55a1f3e95210;  1 drivers
v0x55a1f39313e0_0 .net "t1", 65 1, L_0x55a1f3e92650;  1 drivers
v0x55a1f39314c0_0 .net "t2", 65 1, L_0x55a1f3e92780;  1 drivers
v0x55a1f39315a0_0 .net "t3", 65 1, L_0x55a1f3e92890;  1 drivers
v0x55a1f3931680_0 .net "t4", 65 1, L_0x55a1f3e93370;  1 drivers
v0x55a1f3931760_0 .net "t5", 65 1, L_0x55a1f3e951a0;  1 drivers
v0x55a1f3931840_0 .net "t6", 65 1, L_0x55a1f3e96090;  1 drivers
L_0x55a1f3e90e70 .part L_0x55a1f3e7f470, 0, 23;
L_0x55a1f3e90f10 .concat [ 23 9 0 0], L_0x55a1f3e90e70, L_0x7fcc609e26e0;
L_0x55a1f3e91050 .cmp/ne 32, L_0x55a1f3e90f10, L_0x7fcc609e2728;
L_0x55a1f3e91190 .part L_0x55a1f3e7f690, 0, 23;
L_0x55a1f3e91230 .concat [ 23 9 0 0], L_0x55a1f3e91190, L_0x7fcc609e2770;
L_0x55a1f3e91370 .cmp/ne 32, L_0x55a1f3e91230, L_0x7fcc609e27b8;
LS_0x55a1f3e915c0_0_0 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_4 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_8 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_12 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_16 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_20 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_24 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_28 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_32 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_36 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_40 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_44 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_48 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_52 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_56 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_60 .concat [ 1 1 1 1], L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0, L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_0_64 .concat [ 1 0 0 0], L_0x55a1f3e914b0;
LS_0x55a1f3e915c0_1_0 .concat [ 4 4 4 4], LS_0x55a1f3e915c0_0_0, LS_0x55a1f3e915c0_0_4, LS_0x55a1f3e915c0_0_8, LS_0x55a1f3e915c0_0_12;
LS_0x55a1f3e915c0_1_4 .concat [ 4 4 4 4], LS_0x55a1f3e915c0_0_16, LS_0x55a1f3e915c0_0_20, LS_0x55a1f3e915c0_0_24, LS_0x55a1f3e915c0_0_28;
LS_0x55a1f3e915c0_1_8 .concat [ 4 4 4 4], LS_0x55a1f3e915c0_0_32, LS_0x55a1f3e915c0_0_36, LS_0x55a1f3e915c0_0_40, LS_0x55a1f3e915c0_0_44;
LS_0x55a1f3e915c0_1_12 .concat [ 4 4 4 4], LS_0x55a1f3e915c0_0_48, LS_0x55a1f3e915c0_0_52, LS_0x55a1f3e915c0_0_56, LS_0x55a1f3e915c0_0_60;
LS_0x55a1f3e915c0_1_16 .concat [ 1 0 0 0], LS_0x55a1f3e915c0_0_64;
LS_0x55a1f3e915c0_2_0 .concat [ 16 16 16 16], LS_0x55a1f3e915c0_1_0, LS_0x55a1f3e915c0_1_4, LS_0x55a1f3e915c0_1_8, LS_0x55a1f3e915c0_1_12;
LS_0x55a1f3e915c0_2_4 .concat [ 1 0 0 0], LS_0x55a1f3e915c0_1_16;
L_0x55a1f3e915c0 .concat [ 64 1 0 0], LS_0x55a1f3e915c0_2_0, LS_0x55a1f3e915c0_2_4;
L_0x55a1f3e929a0 .part L_0x55a1f3e7f470, 23, 8;
L_0x55a1f3e92a90 .concat [ 8 24 0 0], L_0x55a1f3e929a0, L_0x7fcc609e2890;
L_0x55a1f3e92bd0 .cmp/eq 32, L_0x55a1f3e92a90, L_0x7fcc609e28d8;
L_0x55a1f3e92d70 .part L_0x55a1f3e7f470, 0, 23;
L_0x55a1f3e92e10 .concat [ 23 9 0 0], L_0x55a1f3e92d70, L_0x7fcc609e2920;
L_0x55a1f3e92f70 .cmp/ne 32, L_0x55a1f3e92e10, L_0x7fcc609e2968;
L_0x55a1f3e931c0 .part L_0x55a1f3e7f690, 23, 8;
L_0x55a1f3e933f0 .concat [ 8 24 0 0], L_0x55a1f3e931c0, L_0x7fcc609e29b0;
L_0x55a1f3e93530 .cmp/eq 32, L_0x55a1f3e933f0, L_0x7fcc609e29f8;
L_0x55a1f3e93700 .part L_0x55a1f3e7f690, 0, 23;
L_0x55a1f3e937a0 .concat [ 23 9 0 0], L_0x55a1f3e93700, L_0x7fcc609e2a40;
L_0x55a1f3e93980 .cmp/ne 32, L_0x55a1f3e937a0, L_0x7fcc609e2a88;
L_0x55a1f3e93cc0 .part L_0x55a1f3e7f470, 23, 8;
L_0x55a1f3e93890 .concat [ 8 24 0 0], L_0x55a1f3e93cc0, L_0x7fcc609e2ad0;
L_0x55a1f3e93eb0 .cmp/eq 32, L_0x55a1f3e93890, L_0x7fcc609e2b18;
L_0x55a1f3e940b0 .part L_0x55a1f3e7f470, 0, 23;
L_0x55a1f3e94150 .concat [ 23 9 0 0], L_0x55a1f3e940b0, L_0x7fcc609e2b60;
L_0x55a1f3e94360 .cmp/eq 32, L_0x55a1f3e94150, L_0x7fcc609e2ba8;
L_0x55a1f3e945b0 .part L_0x55a1f3e7f690, 23, 8;
L_0x55a1f3e94730 .concat [ 8 24 0 0], L_0x55a1f3e945b0, L_0x7fcc609e2bf0;
L_0x55a1f3e94870 .cmp/eq 32, L_0x55a1f3e94730, L_0x7fcc609e2c38;
L_0x55a1f3e94aa0 .part L_0x55a1f3e7f690, 0, 23;
L_0x55a1f3e94b40 .concat [ 23 9 0 0], L_0x55a1f3e94aa0, L_0x7fcc609e2c80;
L_0x55a1f3e94d80 .cmp/eq 32, L_0x55a1f3e94b40, L_0x7fcc609e2cc8;
LS_0x55a1f3e95210_0_0 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_4 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_8 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_12 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_16 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_20 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_24 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_28 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_32 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_36 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_40 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_44 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_48 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_52 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_56 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_60 .concat [ 1 1 1 1], L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090, L_0x55a1f3e95090;
LS_0x55a1f3e95210_0_64 .concat [ 1 0 0 0], L_0x55a1f3e95090;
LS_0x55a1f3e95210_1_0 .concat [ 4 4 4 4], LS_0x55a1f3e95210_0_0, LS_0x55a1f3e95210_0_4, LS_0x55a1f3e95210_0_8, LS_0x55a1f3e95210_0_12;
LS_0x55a1f3e95210_1_4 .concat [ 4 4 4 4], LS_0x55a1f3e95210_0_16, LS_0x55a1f3e95210_0_20, LS_0x55a1f3e95210_0_24, LS_0x55a1f3e95210_0_28;
LS_0x55a1f3e95210_1_8 .concat [ 4 4 4 4], LS_0x55a1f3e95210_0_32, LS_0x55a1f3e95210_0_36, LS_0x55a1f3e95210_0_40, LS_0x55a1f3e95210_0_44;
LS_0x55a1f3e95210_1_12 .concat [ 4 4 4 4], LS_0x55a1f3e95210_0_48, LS_0x55a1f3e95210_0_52, LS_0x55a1f3e95210_0_56, LS_0x55a1f3e95210_0_60;
LS_0x55a1f3e95210_1_16 .concat [ 1 0 0 0], LS_0x55a1f3e95210_0_64;
LS_0x55a1f3e95210_2_0 .concat [ 16 16 16 16], LS_0x55a1f3e95210_1_0, LS_0x55a1f3e95210_1_4, LS_0x55a1f3e95210_1_8, LS_0x55a1f3e95210_1_12;
LS_0x55a1f3e95210_2_4 .concat [ 1 0 0 0], LS_0x55a1f3e95210_1_16;
L_0x55a1f3e95210 .concat [ 64 1 0 0], LS_0x55a1f3e95210_2_0, LS_0x55a1f3e95210_2_4;
S_0x55a1f39319a0 .scope module, "m5" "mux24" 8 56, 2 59 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ch"
    .port_info 1 /INPUT 65 "man_cs"
    .port_info 2 /INPUT 9 "exp_cs"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /OUTPUT 32 "c"
L_0x55a1f3e96930 .functor OR 1, L_0x55a1f3e964d0, L_0x55a1f3e967f0, C4<0>, C4<0>;
L_0x55a1f3e95fc0 .functor BUFZ 65, L_0x55a1f3e96230, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fcc609e2e30 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x55a1f3e97560 .functor AND 65, L_0x7fcc609e2e30, L_0x55a1f3e96a40, C4<11111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111>;
L_0x55a1f3e975d0 .functor NOT 65, L_0x55a1f3e96a40, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1f3e97640 .functor AND 65, L_0x55a1f3e95fc0, L_0x55a1f3e975d0, C4<11111111111111111111111111111111111111111111111111111111111111111>, C4<11111111111111111111111111111111111111111111111111111111111111111>;
L_0x55a1f3e97750 .functor OR 65, L_0x55a1f3e97560, L_0x55a1f3e97640, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1f3e97950 .functor BUFZ 9, L_0x55a1f3e90db0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7fcc609e2e78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
L_0x55a1f3e979c0 .functor AND 9, L_0x7fcc609e2e78, L_0x55a1f3e97860, C4<111111111>, C4<111111111>;
L_0x55a1f3e97ad0 .functor NOT 9, L_0x55a1f3e97860, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55a1f3e97b40 .functor AND 9, L_0x55a1f3e97950, L_0x55a1f3e97ad0, C4<111111111>, C4<111111111>;
L_0x55a1f3e97cb0 .functor OR 9, L_0x55a1f3e979c0, L_0x55a1f3e97b40, C4<000000000>, C4<000000000>;
v0x55a1f3931c50_0 .net *"_s1", 30 0, L_0x55a1f3e962f0;  1 drivers
v0x55a1f3931d50_0 .net *"_s11", 30 0, L_0x55a1f3e96610;  1 drivers
v0x55a1f3931e30_0 .net *"_s12", 31 0, L_0x55a1f3e966b0;  1 drivers
L_0x7fcc609e2da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3931ef0_0 .net *"_s15", 0 0, L_0x7fcc609e2da0;  1 drivers
L_0x7fcc609e2de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f3931fd0_0 .net/2u *"_s16", 31 0, L_0x7fcc609e2de8;  1 drivers
v0x55a1f3932100_0 .net *"_s18", 0 0, L_0x55a1f3e967f0;  1 drivers
v0x55a1f39321c0_0 .net *"_s2", 31 0, L_0x55a1f3e96390;  1 drivers
v0x55a1f39322a0_0 .net *"_s30", 64 0, L_0x55a1f3e975d0;  1 drivers
v0x55a1f3932380_0 .net *"_s44", 8 0, L_0x55a1f3e97ad0;  1 drivers
L_0x7fcc609e2d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a1f3932460_0 .net *"_s5", 0 0, L_0x7fcc609e2d10;  1 drivers
v0x55a1f3932540_0 .net *"_s53", 22 0, L_0x55a1f3e97d70;  1 drivers
v0x55a1f3932620_0 .net *"_s57", 7 0, L_0x55a1f3e97e10;  1 drivers
L_0x7fcc609e2d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a1f3932700_0 .net/2u *"_s6", 31 0, L_0x7fcc609e2d58;  1 drivers
v0x55a1f39327e0_0 .net *"_s8", 0 0, L_0x55a1f3e964d0;  1 drivers
v0x55a1f39328a0_0 .net "a", 32 1, L_0x55a1f3e7f470;  alias, 1 drivers
v0x55a1f3932960_0 .net "b", 32 1, L_0x55a1f3e7f690;  alias, 1 drivers
v0x55a1f3932a20_0 .net "c", 32 1, L_0x55a1f3e98000;  alias, 1 drivers
v0x55a1f3932b00_0 .net "ch", 0 0, L_0x55a1f3e97f60;  1 drivers
v0x55a1f3932bc0_0 .net "exp_c2", 9 1, L_0x7fcc609e2e78;  1 drivers
v0x55a1f3932ca0_0 .net "exp_c3", 9 1, L_0x55a1f3e97950;  1 drivers
v0x55a1f3932d80_0 .net "exp_cs", 9 1, L_0x55a1f3e90db0;  alias, 1 drivers
v0x55a1f3932e40_0 .net "man_c2", 65 1, L_0x55a1f3e95fc0;  1 drivers
v0x55a1f3932f00_0 .net "man_c3", 65 1, L_0x7fcc609e2e30;  1 drivers
v0x55a1f3932fe0_0 .net "man_cs", 65 1, L_0x55a1f3e96230;  alias, 1 drivers
v0x55a1f39330a0_0 .net "s", 0 0, L_0x55a1f3e96930;  1 drivers
v0x55a1f3933140_0 .net "sel", 65 1, L_0x55a1f3e96a40;  1 drivers
v0x55a1f3933220_0 .net "sel2", 9 1, L_0x55a1f3e97860;  1 drivers
v0x55a1f3933300_0 .net "t1", 65 1, L_0x55a1f3e97560;  1 drivers
v0x55a1f39333e0_0 .net "t2", 65 1, L_0x55a1f3e97640;  1 drivers
v0x55a1f39334c0_0 .net "t3", 65 1, L_0x55a1f3e97750;  1 drivers
v0x55a1f39335a0_0 .net "t4", 9 1, L_0x55a1f3e979c0;  1 drivers
v0x55a1f3933680_0 .net "t5", 9 1, L_0x55a1f3e97b40;  1 drivers
v0x55a1f3933760_0 .net "t6", 9 1, L_0x55a1f3e97cb0;  1 drivers
v0x55a1f3933840_0 .var "t7", 65 1;
E_0x55a1f27aa700 .event edge, v0x55a1f3932b00_0, v0x55a1f39334c0_0;
L_0x55a1f3e962f0 .part L_0x55a1f3e7f470, 0, 31;
L_0x55a1f3e96390 .concat [ 31 1 0 0], L_0x55a1f3e962f0, L_0x7fcc609e2d10;
L_0x55a1f3e964d0 .cmp/eq 32, L_0x55a1f3e96390, L_0x7fcc609e2d58;
L_0x55a1f3e96610 .part L_0x55a1f3e7f690, 0, 31;
L_0x55a1f3e966b0 .concat [ 31 1 0 0], L_0x55a1f3e96610, L_0x7fcc609e2da0;
L_0x55a1f3e967f0 .cmp/eq 32, L_0x55a1f3e966b0, L_0x7fcc609e2de8;
LS_0x55a1f3e96a40_0_0 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_4 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_8 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_12 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_16 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_20 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_24 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_28 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_32 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_36 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_40 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_44 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_48 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_52 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_56 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_60 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e96a40_0_64 .concat [ 1 0 0 0], L_0x55a1f3e96930;
LS_0x55a1f3e96a40_1_0 .concat [ 4 4 4 4], LS_0x55a1f3e96a40_0_0, LS_0x55a1f3e96a40_0_4, LS_0x55a1f3e96a40_0_8, LS_0x55a1f3e96a40_0_12;
LS_0x55a1f3e96a40_1_4 .concat [ 4 4 4 4], LS_0x55a1f3e96a40_0_16, LS_0x55a1f3e96a40_0_20, LS_0x55a1f3e96a40_0_24, LS_0x55a1f3e96a40_0_28;
LS_0x55a1f3e96a40_1_8 .concat [ 4 4 4 4], LS_0x55a1f3e96a40_0_32, LS_0x55a1f3e96a40_0_36, LS_0x55a1f3e96a40_0_40, LS_0x55a1f3e96a40_0_44;
LS_0x55a1f3e96a40_1_12 .concat [ 4 4 4 4], LS_0x55a1f3e96a40_0_48, LS_0x55a1f3e96a40_0_52, LS_0x55a1f3e96a40_0_56, LS_0x55a1f3e96a40_0_60;
LS_0x55a1f3e96a40_1_16 .concat [ 1 0 0 0], LS_0x55a1f3e96a40_0_64;
LS_0x55a1f3e96a40_2_0 .concat [ 16 16 16 16], LS_0x55a1f3e96a40_1_0, LS_0x55a1f3e96a40_1_4, LS_0x55a1f3e96a40_1_8, LS_0x55a1f3e96a40_1_12;
LS_0x55a1f3e96a40_2_4 .concat [ 1 0 0 0], LS_0x55a1f3e96a40_1_16;
L_0x55a1f3e96a40 .concat [ 64 1 0 0], LS_0x55a1f3e96a40_2_0, LS_0x55a1f3e96a40_2_4;
LS_0x55a1f3e97860_0_0 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e97860_0_4 .concat [ 1 1 1 1], L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930, L_0x55a1f3e96930;
LS_0x55a1f3e97860_0_8 .concat [ 1 0 0 0], L_0x55a1f3e96930;
L_0x55a1f3e97860 .concat [ 4 4 1 0], LS_0x55a1f3e97860_0_0, LS_0x55a1f3e97860_0_4, LS_0x55a1f3e97860_0_8;
L_0x55a1f3e97d70 .part v0x55a1f3933840_0, 24, 23;
L_0x55a1f3e97e10 .part L_0x55a1f3e97cb0, 0, 8;
S_0x55a1f39339e0 .scope module, "p1" "dff_lvl_p1" 8 38, 7 31 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 32 "c"
    .port_info 5 /OUTPUT 32 "d"
v0x55a1f3933c00_0 .net "a", 32 1, v0x55a1f39376f0_0;  alias, 1 drivers
v0x55a1f3933d00_0 .net "b", 32 1, v0x55a1f3937820_0;  alias, 1 drivers
v0x55a1f3933de0_0 .var "c", 31 0;
v0x55a1f3933ee0_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3933f80_0 .var "d", 31 0;
v0x55a1f3934090_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
S_0x55a1f39341d0 .scope module, "p2" "dff_lvl_p2" 8 42, 7 1 0, S_0x55a1f33656d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a1"
    .port_info 1 /INPUT 32 "a2"
    .port_info 2 /INPUT 33 "d1"
    .port_info 3 /INPUT 33 "d2"
    .port_info 4 /INPUT 8 "d3"
    .port_info 5 /INPUT 8 "d4"
    .port_info 6 /INPUT 1 "d5"
    .port_info 7 /INPUT 1 "d6"
    .port_info 8 /INPUT 1 "rst"
    .port_info 9 /INPUT 1 "clk"
    .port_info 10 /OUTPUT 32 "b1"
    .port_info 11 /OUTPUT 32 "b2"
    .port_info 12 /OUTPUT 33 "q1"
    .port_info 13 /OUTPUT 33 "q2"
    .port_info 14 /OUTPUT 8 "q3"
    .port_info 15 /OUTPUT 8 "q4"
    .port_info 16 /OUTPUT 1 "q5"
    .port_info 17 /OUTPUT 1 "q6"
v0x55a1f3934600_0 .net "a1", 31 0, v0x55a1f3933de0_0;  alias, 1 drivers
v0x55a1f3934730_0 .net "a2", 31 0, v0x55a1f3933f80_0;  alias, 1 drivers
v0x55a1f3934840_0 .var "b1", 31 0;
v0x55a1f3934930_0 .var "b2", 31 0;
v0x55a1f3934a40_0 .net "clk", 0 0, v0x55a1f3937a20_0;  alias, 1 drivers
v0x55a1f3934b30_0 .net "d1", 32 0, L_0x55a1f393cfd0;  alias, 1 drivers
v0x55a1f3934c10_0 .net "d2", 32 0, L_0x55a1f393d110;  alias, 1 drivers
v0x55a1f3934cf0_0 .net "d3", 7 0, v0x55a1f2efdd50_0;  alias, 1 drivers
v0x55a1f3934db0_0 .net "d4", 7 0, v0x55a1f2f31d90_0;  alias, 1 drivers
v0x55a1f3934e50_0 .net "d5", 0 0, v0x55a1f2fce4a0_0;  alias, 1 drivers
v0x55a1f3934ef0_0 .net "d6", 0 0, v0x55a1f30024e0_0;  alias, 1 drivers
v0x55a1f3934f90_0 .var "q1", 32 0;
v0x55a1f3935030_0 .var "q2", 32 0;
v0x55a1f3935100_0 .var "q3", 7 0;
v0x55a1f39351a0_0 .var "q4", 7 0;
v0x55a1f3935260_0 .var "q5", 0 0;
v0x55a1f3935320_0 .var "q6", 0 0;
v0x55a1f39353e0_0 .net "rst", 0 0, v0x55a1f3937bf0_0;  alias, 1 drivers
    .scope S_0x55a1f266d540;
T_0 ;
    %wait E_0x55a1f1550000;
    %load/vec4 v0x55a1f37f2bc0_0;
    %load/vec4 v0x55a1f37ed200_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55a1f37f2bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f37bf300_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f37bf300_0, 0, 8;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f37bf300_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a1f3811ca0;
T_1 ;
    %wait E_0x55a1f3832150;
    %load/vec4 v0x55a1f15da430_0;
    %load/vec4 v0x55a1f382e400_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55a1f15da430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f382dce0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f382dce0_0, 0, 8;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f382dce0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a1f38244c0;
T_2 ;
    %wait E_0x55a1f3832190;
    %load/vec4 v0x55a1f3803900_0;
    %load/vec4 v0x55a1f21942f0_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55a1f3803900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f382f630_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f382f630_0, 0, 8;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f382f630_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55a1f2fbd860;
T_3 ;
    %wait E_0x55a1f380d9f0;
    %load/vec4 v0x55a1f1f19cc0_0;
    %load/vec4 v0x55a1f1f21cc0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x55a1f1f19cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3809d50_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3809d50_0, 0, 8;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3809d50_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a1f2ce3140;
T_4 ;
    %wait E_0x55a1f1ee8ba0;
    %load/vec4 v0x55a1f38092c0_0;
    %load/vec4 v0x55a1f382f3d0_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55a1f38092c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1f1ace0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1f1ace0_0, 0, 8;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1f1ace0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a1f2d4d4c0;
T_5 ;
    %wait E_0x55a1f37fc290;
    %load/vec4 v0x55a1f1eeedb0_0;
    %load/vec4 v0x55a1f1f11210_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55a1f1eeedb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1f159c0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1f159c0_0, 0, 8;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1f159c0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a1f2db4740;
T_6 ;
    %wait E_0x55a1f3801c50;
    %load/vec4 v0x55a1f1f57690_0;
    %load/vec4 v0x55a1f1f8a8d0_0;
    %cmp/e;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55a1f1f57690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1fbe910_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1fbe910_0, 0, 8;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f1fbe910_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a1f2e1d340;
T_7 ;
    %wait E_0x55a1f37eb670;
    %load/vec4 v0x55a1f1ff1b50_0;
    %load/vec4 v0x55a1f1ff3110_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55a1f1ff1b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f20274f0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f20274f0_0, 0, 8;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f20274f0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a1f2eed110;
T_8 ;
    %wait E_0x55a1f37f0f10;
    %load/vec4 v0x55a1f20f72b0_0;
    %load/vec4 v0x55a1f212a4f0_0;
    %cmp/e;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55a1f20f72b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f215e530_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f215e530_0, 0, 8;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f215e530_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a1f2f54390;
T_9 ;
    %wait E_0x55a1f37f68d0;
    %load/vec4 v0x55a1f2191770_0;
    %load/vec4 v0x55a1f2193c20_0;
    %cmp/e;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55a1f2191770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f21c7730_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f21c7730_0, 0, 8;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f21c7730_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a1f2c7bec0;
T_10 ;
    %wait E_0x55a1f1f20340;
    %load/vec4 v0x55a1f21fa970_0;
    %load/vec4 v0x55a1f222e9b0_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55a1f21fa970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2261bf0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2261bf0_0, 0, 8;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2261bf0_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a1f29a2660;
T_11 ;
    %wait E_0x55a1f1ee75a0;
    %load/vec4 v0x55a1f2297580_0;
    %load/vec4 v0x55a1f22ca7c0_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x55a1f2297580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f22fe800_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f22fe800_0, 0, 8;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f22fe800_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a1f2a0bb80;
T_12 ;
    %wait E_0x55a1f382b6f0;
    %load/vec4 v0x55a1f2331a40_0;
    %load/vec4 v0x55a1f2367340_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55a1f2331a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f239a580_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f239a580_0, 0, 8;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f239a580_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55a1f2a72e00;
T_13 ;
    %wait E_0x55a1f382c080;
    %load/vec4 v0x55a1f23ce5c0_0;
    %load/vec4 v0x55a1f2401800_0;
    %cmp/e;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55a1f23ce5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2403cb0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2403cb0_0, 0, 8;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2403cb0_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a1f2adba10;
T_14 ;
    %wait E_0x55a1f382c590;
    %load/vec4 v0x55a1f313c200_0;
    %load/vec4 v0x55a1f316f440_0;
    %cmp/e;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55a1f313c200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f31a3480_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f31a3480_0, 0, 8;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f31a3480_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55a1f2b42c90;
T_15 ;
    %wait E_0x55a1f382c8a0;
    %load/vec4 v0x55a1f31d66c0_0;
    %load/vec4 v0x55a1f320c080_0;
    %cmp/e;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55a1f31d66c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f323f2c0_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f323f2c0_0, 0, 8;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f323f2c0_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55a1f2c12a50;
T_16 ;
    %wait E_0x55a1f382d4a0;
    %load/vec4 v0x55a1f330f090_0;
    %load/vec4 v0x55a1f33430d0_0;
    %cmp/e;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55a1f330f090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3376310_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3376310_0, 0, 8;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3376310_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a1f293b3e0;
T_17 ;
    %wait E_0x55a1f159e010;
    %load/vec4 v0x55a1f33ad220_0;
    %load/vec4 v0x55a1f33e0460_0;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55a1f33ad220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f34144a0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f34144a0_0, 0, 8;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f34144a0_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55a1f2660bf0;
T_18 ;
    %wait E_0x55a1f1ee4700;
    %load/vec4 v0x55a1f34476e0_0;
    %load/vec4 v0x55a1f347d040_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55a1f34476e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f34b0280_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f34b0280_0, 0, 8;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f34b0280_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55a1f26c9d50;
T_19 ;
    %wait E_0x55a1f382ab40;
    %load/vec4 v0x55a1f34e42c0_0;
    %load/vec4 v0x55a1f3517500_0;
    %cmp/e;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55a1f34e42c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f354dd50_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f354dd50_0, 0, 8;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f354dd50_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55a1f2730fd0;
T_20 ;
    %wait E_0x55a1f38182f0;
    %load/vec4 v0x55a1f3580f90_0;
    %load/vec4 v0x55a1f35b4fd0_0;
    %cmp/e;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55a1f3580f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f35e8210_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f35e8210_0, 0, 8;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f35e8210_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55a1f279b7a0;
T_21 ;
    %wait E_0x55a1f3818cb0;
    %load/vec4 v0x55a1f361e3f0_0;
    %load/vec4 v0x55a1f3651630_0;
    %cmp/e;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55a1f361e3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3685670_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3685670_0, 0, 8;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3685670_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55a1f2802a20;
T_22 ;
    %wait E_0x55a1f3818ea0;
    %load/vec4 v0x55a1f36b88b0_0;
    %load/vec4 v0x55a1f36ee270_0;
    %cmp/e;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55a1f36b88b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f37214b0_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f37214b0_0, 0, 8;
T_22.3 ;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f37214b0_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55a1f286b620;
T_23 ;
    %wait E_0x55a1f38291b0;
    %load/vec4 v0x55a1f37554f0_0;
    %load/vec4 v0x55a1f3788730_0;
    %cmp/e;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x55a1f37554f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3789050_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3789050_0, 0, 8;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f3789050_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55a1f25f9970;
T_24 ;
    %wait E_0x55a1f38293a0;
    %load/vec4 v0x55a1f37f6f70_0;
    %load/vec4 v0x55a1f37fc930_0;
    %cmp/e;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55a1f37f6f70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f38022f0_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f38022f0_0, 0, 8;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f38022f0_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55a1f36a7c70;
T_25 ;
    %wait E_0x55a1f3829550;
    %load/vec4 v0x55a1f3796ca0_0;
    %load/vec4 v0x55a1f38099a0_0;
    %cmp/e;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x55a1f3796ca0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2437760_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2437760_0, 0, 8;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2437760_0, 0, 8;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55a1f3710870;
T_26 ;
    %wait E_0x55a1f382a410;
    %load/vec4 v0x55a1f246a9a0_0;
    %load/vec4 v0x55a1f249e9e0_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x55a1f246a9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f24d1c20_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f24d1c20_0, 0, 8;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f24d1c20_0, 0, 8;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55a1f3777af0;
T_27 ;
    %wait E_0x55a1f3817bc0;
    %load/vec4 v0x55a1f25075b0_0;
    %load/vec4 v0x55a1f253a7f0_0;
    %cmp/e;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x55a1f25075b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f256e830_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f256e830_0, 0, 8;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f256e830_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55a1f2459d60;
T_28 ;
    %wait E_0x55a1f3813ab0;
    %load/vec4 v0x55a1f25a1a70_0;
    %load/vec4 v0x55a1f25d7370_0;
    %cmp/e;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x55a1f25a1a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f260a5b0_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f260a5b0_0, 0, 8;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f260a5b0_0, 0, 8;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55a1f24c0fe0;
T_29 ;
    %wait E_0x55a1f38247f0;
    %load/vec4 v0x55a1f263e5f0_0;
    %load/vec4 v0x55a1f2671830_0;
    %cmp/e;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x55a1f263e5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2673ce0_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2673ce0_0, 0, 8;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2673ce0_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55a1f2529bb0;
T_30 ;
    %wait E_0x55a1f38254d0;
    %load/vec4 v0x55a1f26a7750_0;
    %load/vec4 v0x55a1f26da990_0;
    %cmp/e;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x55a1f26a7750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f270e9d0_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f270e9d0_0, 0, 8;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f270e9d0_0, 0, 8;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55a1f2590e30;
T_31 ;
    %wait E_0x55a1f38260e0;
    %load/vec4 v0x55a1f2741c10_0;
    %load/vec4 v0x55a1f27791a0_0;
    %cmp/e;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v0x55a1f2741c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f27ac3e0_0, 0, 8;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f27ac3e0_0, 0, 8;
T_31.3 ;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f27ac3e0_0, 0, 8;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55a1f36409f0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f28b02a0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55a1f28e34e0_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0x55a1f36409f0;
T_33 ;
    %wait E_0x55a1f3816980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f287c260_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x55a1f287c260_0;
    %load/vec4 v0x55a1f28e34e0_0;
    %cmp/s;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0x55a1f2918de0_0;
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f294c020_0, 4, 8;
    %load/vec4 v0x55a1f287c260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a1f287c260_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f28b02a0_0, 0, 32;
T_33.2 ;
    %load/vec4 v0x55a1f28b02a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x55a1f287c260_0, 0, 32;
T_33.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f287c260_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f28b02a0_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v0x55a1f294c020_0;
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_33.6, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f294c020_0, 4, 8;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x55a1f294c020_0;
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_33.8, 4;
    %load/vec4 v0x55a1f294c020_0;
    %load/vec4 v0x55a1f287c260_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f28b02a0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_33.10, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f294c020_0, 4, 8;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x55a1f294c020_0;
    %load/vec4 v0x55a1f287c260_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f28b02a0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_33.12, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f294c020_0, 4, 8;
    %jmp T_33.13;
T_33.12 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f294c020_0, 4, 8;
T_33.13 ;
T_33.11 ;
    %jmp T_33.9;
T_33.8 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f287c260_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f294c020_0, 4, 8;
T_33.9 ;
T_33.7 ;
    %load/vec4 v0x55a1f287c260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f287c260_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %load/vec4 v0x55a1f28b02a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a1f28b02a0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55a1f30f48a0;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f2a1c7c0_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_0x55a1f30f48a0;
T_35 ;
    %wait E_0x55a1f1550630;
    %load/vec4 v0x55a1f2a83a40_0;
    %parti/s 8, 256, 10;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x55a1f2ab9410_0;
    %parti/s 8, 248, 9;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2aec650_0, 0, 8;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2aec650_0, 0, 8;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55a1f2a83a40_0;
    %parti/s 8, 256, 10;
    %store/vec4 v0x55a1f2aec650_0, 0, 8;
T_35.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f2a1c7c0_0, 0, 32;
T_35.4 ;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_35.5, 5;
    %load/vec4 v0x55a1f2ab9410_0;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_35.6, 4;
    %load/vec4 v0x55a1f29b32a0_0;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %part/s 1;
    %load/vec4 v0x55a1f29e9580_0;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %part/s 1;
    %xor;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/getv/s 4, v0x55a1f2a1c7c0_0;
    %store/vec4 v0x55a1f2a50800_0, 4, 1;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x55a1f29b32a0_0;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x55a1f29e9580_0;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %part/s 1;
    %pad/u 2;
    %xor;
    %pushi/vec4 1, 0, 2;
    %xor;
    %pad/u 1;
    %ix/getv/s 4, v0x55a1f2a1c7c0_0;
    %store/vec4 v0x55a1f2a50800_0, 4, 1;
T_35.7 ;
    %load/vec4 v0x55a1f2a1c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f2a1c7c0_0, 0, 32;
    %jmp T_35.4;
T_35.5 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55a1f382a250;
T_36 ;
    %wait E_0x55a1f15502c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f2b891d0_0, 0, 32;
    %load/vec4 v0x55a1f2bf0450_0;
    %load/vec4 v0x55a1f2c23690_0;
    %cmp/e;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v0x55a1f2bbc410_0;
    %store/vec4 v0x55a1f2b891d0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55a1f2bbc410_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f2b891d0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55a1f3816650;
T_37 ;
    %wait E_0x55a1f3817660;
    %load/vec4 v0x55a1f2d92140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1f2d5e100_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55a1f2c8cb00_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f2d5e100_0, 4, 5;
    %load/vec4 v0x55a1f2cc0b40_0;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f2d5e100_0, 4, 5;
    %load/vec4 v0x55a1f2cf3d80_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f2d5e100_0, 4, 5;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55a1f3024ae0;
T_38 ;
    %wait E_0x55a1f2c264c0;
    %load/vec4 v0x55a1f2dfad40_0;
    %load/vec4 v0x55a1f2e2df80_0;
    %sub;
    %store/vec4 v0x55a1f2dc5380_0, 0, 8;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55a1f39339e0;
T_39 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3934090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1f3933de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1f3933f80_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55a1f3933c00_0;
    %assign/vec4 v0x55a1f3933de0_0, 0;
    %load/vec4 v0x55a1f3933d00_0;
    %assign/vec4 v0x55a1f3933f80_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55a1f33cf820;
T_40 ;
    %wait E_0x55a1f2193570;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f2f64fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f2f9b260_0, 0, 32;
    %load/vec4 v0x55a1f2e95210_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a1f2f64fd0_0, 4, 23;
    %load/vec4 v0x55a1f2ecab10_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a1f2f9b260_0, 4, 23;
    %load/vec4 v0x55a1f2e95210_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x55a1f2efdd50_0, 0, 8;
    %load/vec4 v0x55a1f2ecab10_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x55a1f2f31d90_0, 0, 8;
    %load/vec4 v0x55a1f2e95210_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a1f2fce4a0_0, 0, 1;
    %load/vec4 v0x55a1f2ecab10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55a1f30024e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a1f2f64fd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a1f2f9b260_0, 4, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55a1f39341d0;
T_41 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f39353e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x55a1f3934f90_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x55a1f3935030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a1f3935100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a1f39351a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1f3935260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1f3935320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1f3934840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a1f3934930_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55a1f3934b30_0;
    %assign/vec4 v0x55a1f3934f90_0, 0;
    %load/vec4 v0x55a1f3934c10_0;
    %assign/vec4 v0x55a1f3935030_0, 0;
    %load/vec4 v0x55a1f3934cf0_0;
    %assign/vec4 v0x55a1f3935100_0, 0;
    %load/vec4 v0x55a1f3934db0_0;
    %assign/vec4 v0x55a1f39351a0_0, 0;
    %load/vec4 v0x55a1f3934e50_0;
    %assign/vec4 v0x55a1f3935260_0, 0;
    %load/vec4 v0x55a1f3934ef0_0;
    %assign/vec4 v0x55a1f3935320_0, 0;
    %load/vec4 v0x55a1f3934600_0;
    %assign/vec4 v0x55a1f3934840_0, 0;
    %load/vec4 v0x55a1f3934730_0;
    %assign/vec4 v0x55a1f3934930_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55a1f3907050;
T_42 ;
    %wait E_0x55a1f279ddb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f39075a0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0x55a1f39075a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_42.1, 5;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x55a1f3907770_0, 0, 65;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f3907640_0, 0, 32;
T_42.2 ;
    %load/vec4 v0x55a1f3907640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_42.3, 5;
    %load/vec4 v0x55a1f3907290_0;
    %load/vec4 v0x55a1f3907640_0;
    %part/s 1;
    %load/vec4 v0x55a1f3907390_0;
    %load/vec4 v0x55a1f39075a0_0;
    %part/s 1;
    %and;
    %load/vec4 v0x55a1f3907640_0;
    %load/vec4 v0x55a1f39075a0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f3907770_0, 4, 1;
    %load/vec4 v0x55a1f3907640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a1f3907640_0, 0, 32;
    %jmp T_42.2;
T_42.3 ;
    %load/vec4 v0x55a1f3907770_0;
    %load/vec4 v0x55a1f39075a0_0;
    %pad/s 39;
    %muli 65, 0, 39;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f3907470_0, 4, 65;
    %load/vec4 v0x55a1f39075a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a1f39075a0_0, 0, 32;
    %jmp T_42.0;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55a1f3900a10;
T_43 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3901330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 2080;
    %assign/vec4 v0x55a1f3901240_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3900f90_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55a1f3901050_0;
    %assign/vec4 v0x55a1f3901240_0, 0;
    %load/vec4 v0x55a1f3900d10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f3900f90_0, 4, 5;
    %load/vec4 v0x55a1f3900e10_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f3900f90_0, 4, 5;
    %load/vec4 v0x55a1f3901160_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f3900f90_0, 4, 5;
    %load/vec4 v0x55a1f39013d0_0;
    %ix/load 4, 73, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1f3900f90_0, 4, 5;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55a1f3901640;
T_44 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3901f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 650;
    %assign/vec4 v0x55a1f3901d60_0, 0;
    %pushi/vec4 0, 0, 650;
    %assign/vec4 v0x55a1f3901e50_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3901a90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55a1f3901b60_0;
    %assign/vec4 v0x55a1f3901d60_0, 0;
    %load/vec4 v0x55a1f3901c50_0;
    %assign/vec4 v0x55a1f3901e50_0, 0;
    %load/vec4 v0x55a1f39019a0_0;
    %assign/vec4 v0x55a1f3901a90_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55a1f3902130;
T_45 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3902a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 455;
    %assign/vec4 v0x55a1f3902850_0, 0;
    %pushi/vec4 0, 0, 455;
    %assign/vec4 v0x55a1f3902940_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3902580_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55a1f3902650_0;
    %assign/vec4 v0x55a1f3902850_0, 0;
    %load/vec4 v0x55a1f3902740_0;
    %assign/vec4 v0x55a1f3902940_0, 0;
    %load/vec4 v0x55a1f3902490_0;
    %assign/vec4 v0x55a1f3902580_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55a1f3902c20;
T_46 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3903510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 325;
    %assign/vec4 v0x55a1f3903340_0, 0;
    %pushi/vec4 0, 0, 325;
    %assign/vec4 v0x55a1f3903440_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3903070_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55a1f3903140_0;
    %assign/vec4 v0x55a1f3903340_0, 0;
    %load/vec4 v0x55a1f3903230_0;
    %assign/vec4 v0x55a1f3903440_0, 0;
    %load/vec4 v0x55a1f3902f80_0;
    %assign/vec4 v0x55a1f3903070_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55a1f3903700;
T_47 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3903fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 195;
    %assign/vec4 v0x55a1f3903e40_0, 0;
    %pushi/vec4 0, 0, 195;
    %assign/vec4 v0x55a1f3903f10_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3903b50_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55a1f3903c20_0;
    %assign/vec4 v0x55a1f3903e40_0, 0;
    %load/vec4 v0x55a1f3903d20_0;
    %assign/vec4 v0x55a1f3903f10_0, 0;
    %load/vec4 v0x55a1f3903a60_0;
    %assign/vec4 v0x55a1f3903b50_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55a1f39041d0;
T_48 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3904ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 130;
    %assign/vec4 v0x55a1f39048f0_0, 0;
    %pushi/vec4 0, 0, 130;
    %assign/vec4 v0x55a1f39049e0_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3904620_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x55a1f39046f0_0;
    %assign/vec4 v0x55a1f39048f0_0, 0;
    %load/vec4 v0x55a1f39047e0_0;
    %assign/vec4 v0x55a1f39049e0_0, 0;
    %load/vec4 v0x55a1f3904530_0;
    %assign/vec4 v0x55a1f3904620_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55a1f3904cc0;
T_49 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3905770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55a1f39055d0_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55a1f39056a0_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3905320_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55a1f39053f0_0;
    %assign/vec4 v0x55a1f39055d0_0, 0;
    %load/vec4 v0x55a1f39054e0_0;
    %assign/vec4 v0x55a1f39056a0_0, 0;
    %load/vec4 v0x55a1f3905230_0;
    %assign/vec4 v0x55a1f3905320_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55a1f3905b50;
T_50 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f39063f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55a1f3906250_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55a1f3906320_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3905fa0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55a1f3906070_0;
    %assign/vec4 v0x55a1f3906250_0, 0;
    %load/vec4 v0x55a1f3906160_0;
    %assign/vec4 v0x55a1f3906320_0, 0;
    %load/vec4 v0x55a1f3905eb0_0;
    %assign/vec4 v0x55a1f3905fa0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55a1f39065c0;
T_51 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3906e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55a1f3906cc0_0, 0;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x55a1f3906d80_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f3906a10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55a1f3906b30_0;
    %assign/vec4 v0x55a1f3906cc0_0, 0;
    %load/vec4 v0x55a1f3906bd0_0;
    %assign/vec4 v0x55a1f3906d80_0, 0;
    %load/vec4 v0x55a1f3906920_0;
    %assign/vec4 v0x55a1f3906a10_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55a1f2831350;
T_52 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f282aff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f282df40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f282b4b0_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f282b3d0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55a1f282e320_0;
    %assign/vec4 v0x55a1f282df40_0, 0;
    %load/vec4 v0x55a1f282e420_0;
    %assign/vec4 v0x55a1f282b4b0_0, 0;
    %load/vec4 v0x55a1f2825470_0;
    %assign/vec4 v0x55a1f282b3d0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55a1f28ca480;
T_53 ;
    %wait E_0x55a1f3747e70;
    %load/vec4 v0x55a1f28d17f0_0;
    %load/vec4 v0x55a1f28cd470_0;
    %cmp/e;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x55a1f28d17f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28cb810_0, 0, 8;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28cb810_0, 0, 8;
T_53.3 ;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28cb810_0, 0, 8;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55a1f28bfd50;
T_54 ;
    %wait E_0x55a1f372f0b0;
    %load/vec4 v0x55a1f28c87e0_0;
    %load/vec4 v0x55a1f28c88a0_0;
    %cmp/e;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0x55a1f28c87e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c8400_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c8400_0, 0, 8;
T_54.3 ;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c8400_0, 0, 8;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55a1f28bf930;
T_55 ;
    %wait E_0x55a1f3037520;
    %load/vec4 v0x55a1f28c5890_0;
    %load/vec4 v0x55a1f28c5950_0;
    %cmp/e;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0x55a1f28c5890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_55.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c54b0_0, 0, 8;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c54b0_0, 0, 8;
T_55.3 ;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c54b0_0, 0, 8;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55a1f28c2940;
T_56 ;
    %wait E_0x55a1f3037820;
    %load/vec4 v0x55a1f28c2560_0;
    %load/vec4 v0x55a1f28c2640_0;
    %cmp/e;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0x55a1f28c2560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28bf5b0_0, 0, 8;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28bf5b0_0, 0, 8;
T_56.3 ;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28bf5b0_0, 0, 8;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55a1f28c68e0;
T_57 ;
    %wait E_0x55a1f3378920;
    %load/vec4 v0x55a1f28c7d10_0;
    %load/vec4 v0x55a1f28c7db0_0;
    %cmp/e;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0x55a1f28c7d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c3990_0, 0, 8;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c3990_0, 0, 8;
T_57.3 ;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c3990_0, 0, 8;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55a1f28c4dc0;
T_58 ;
    %wait E_0x55a1f38120e0;
    %load/vec4 v0x55a1f28c0a40_0;
    %load/vec4 v0x55a1f28c0b20_0;
    %cmp/e;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0x55a1f28c0a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_58.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c1e70_0, 0, 8;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c1e70_0, 0, 8;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28c1e70_0, 0, 8;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55a1f28bdb30;
T_59 ;
    %wait E_0x55a1f3812ad0;
    %load/vec4 v0x55a1f28beec0_0;
    %load/vec4 v0x55a1f28befa0_0;
    %cmp/e;
    %jmp/0xz  T_59.0, 4;
    %load/vec4 v0x55a1f28beec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b3310_0, 0, 8;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b3310_0, 0, 8;
T_59.3 ;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b3310_0, 0, 8;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55a1f28bbda0;
T_60 ;
    %wait E_0x55a1f2902df0;
    %load/vec4 v0x55a1f28bb9c0_0;
    %load/vec4 v0x55a1f28bba80_0;
    %cmp/e;
    %jmp/0xz  T_60.0, 4;
    %load/vec4 v0x55a1f28bb9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_60.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b2ef0_0, 0, 8;
    %jmp T_60.3;
T_60.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b2ef0_0, 0, 8;
T_60.3 ;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b2ef0_0, 0, 8;
T_60.1 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55a1f28b5b20;
T_61 ;
    %wait E_0x55a1f2dc3b20;
    %load/vec4 v0x55a1f28b2b70_0;
    %load/vec4 v0x55a1f28b2c10_0;
    %cmp/e;
    %jmp/0xz  T_61.0, 4;
    %load/vec4 v0x55a1f28b2b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b9ea0_0, 0, 8;
    %jmp T_61.3;
T_61.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b9ea0_0, 0, 8;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b9ea0_0, 0, 8;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55a1f28bb2d0;
T_62 ;
    %wait E_0x55a1f35e7a80;
    %load/vec4 v0x55a1f28b6f50_0;
    %load/vec4 v0x55a1f28b7010_0;
    %cmp/e;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v0x55a1f28b6f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b8380_0, 0, 8;
    %jmp T_62.3;
T_62.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b8380_0, 0, 8;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b8380_0, 0, 8;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55a1f28b4000;
T_63 ;
    %wait E_0x55a1f35da060;
    %load/vec4 v0x55a1f28b5430_0;
    %load/vec4 v0x55a1f28b54d0_0;
    %cmp/e;
    %jmp/0xz  T_63.0, 4;
    %load/vec4 v0x55a1f28b5430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b10f0_0, 0, 8;
    %jmp T_63.3;
T_63.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b10f0_0, 0, 8;
T_63.3 ;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28b10f0_0, 0, 8;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55a1f28b2480;
T_64 ;
    %wait E_0x55a1f295f620;
    %load/vec4 v0x55a1f28afb80_0;
    %load/vec4 v0x55a1f28afc40_0;
    %cmp/e;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v0x55a1f28afb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a3230_0, 0, 8;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a3230_0, 0, 8;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a3230_0, 0, 8;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55a1f28968e0;
T_65 ;
    %wait E_0x55a1f35b3770;
    %load/vec4 v0x55a1f28a5db0_0;
    %load/vec4 v0x55a1f28a5e50_0;
    %cmp/e;
    %jmp/0xz  T_65.0, 4;
    %load/vec4 v0x55a1f28a5db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28ae840_0, 0, 8;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28ae840_0, 0, 8;
T_65.3 ;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28ae840_0, 0, 8;
T_65.1 ;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x55a1f28ae460;
T_66 ;
    %wait E_0x55a1f29285d0;
    %load/vec4 v0x55a1f28a5990_0;
    %load/vec4 v0x55a1f28a5a70_0;
    %cmp/e;
    %jmp/0xz  T_66.0, 4;
    %load/vec4 v0x55a1f28a5990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_66.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28ab8f0_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28ab8f0_0, 0, 8;
T_66.3 ;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28ab8f0_0, 0, 8;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55a1f28ab510;
T_67 ;
    %wait E_0x55a1f3587bf0;
    %load/vec4 v0x55a1f28a89a0_0;
    %load/vec4 v0x55a1f28a8a80_0;
    %cmp/e;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v0x55a1f28a89a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a85c0_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a85c0_0, 0, 8;
T_67.3 ;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a85c0_0, 0, 8;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55a1f28a5610;
T_68 ;
    %wait E_0x55a1f28c7e70;
    %load/vec4 v0x55a1f28ac940_0;
    %load/vec4 v0x55a1f28aca00_0;
    %cmp/e;
    %jmp/0xz  T_68.0, 4;
    %load/vec4 v0x55a1f28ac940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_68.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28add70_0, 0, 8;
    %jmp T_68.3;
T_68.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28add70_0, 0, 8;
T_68.3 ;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28add70_0, 0, 8;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55a1f28a7ed0;
T_69 ;
    %wait E_0x55a1f28a5f10;
    %load/vec4 v0x55a1f28a3b90_0;
    %load/vec4 v0x55a1f28a3c30_0;
    %cmp/e;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0x55a1f28a3b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a4f20_0, 0, 8;
    %jmp T_69.3;
T_69.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a4f20_0, 0, 8;
T_69.3 ;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a4f20_0, 0, 8;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55a1f2899460;
T_70 ;
    %wait E_0x55a1f28afce0;
    %load/vec4 v0x55a1f28a1ef0_0;
    %load/vec4 v0x55a1f28a1fd0_0;
    %cmp/e;
    %jmp/0xz  T_70.0, 4;
    %load/vec4 v0x55a1f28a1ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_70.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a1b10_0, 0, 8;
    %jmp T_70.3;
T_70.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a1b10_0, 0, 8;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28a1b10_0, 0, 8;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55a1f2899040;
T_71 ;
    %wait E_0x55a1f28b5590;
    %load/vec4 v0x55a1f289efa0_0;
    %load/vec4 v0x55a1f289f060_0;
    %cmp/e;
    %jmp/0xz  T_71.0, 4;
    %load/vec4 v0x55a1f289efa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_71.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289ebc0_0, 0, 8;
    %jmp T_71.3;
T_71.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289ebc0_0, 0, 8;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289ebc0_0, 0, 8;
T_71.1 ;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55a1f289c050;
T_72 ;
    %wait E_0x55a1f28b70b0;
    %load/vec4 v0x55a1f289bc70_0;
    %load/vec4 v0x55a1f289bd50_0;
    %cmp/e;
    %jmp/0xz  T_72.0, 4;
    %load/vec4 v0x55a1f289bc70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_72.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2898cc0_0, 0, 8;
    %jmp T_72.3;
T_72.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2898cc0_0, 0, 8;
T_72.3 ;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2898cc0_0, 0, 8;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55a1f289fff0;
T_73 ;
    %wait E_0x55a1f35178e0;
    %load/vec4 v0x55a1f28a1420_0;
    %load/vec4 v0x55a1f28a14c0_0;
    %cmp/e;
    %jmp/0xz  T_73.0, 4;
    %load/vec4 v0x55a1f28a1420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_73.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289d0a0_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289d0a0_0, 0, 8;
T_73.3 ;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289d0a0_0, 0, 8;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55a1f289e4d0;
T_74 ;
    %wait E_0x55a1f28b2cd0;
    %load/vec4 v0x55a1f289a150_0;
    %load/vec4 v0x55a1f289a230_0;
    %cmp/e;
    %jmp/0xz  T_74.0, 4;
    %load/vec4 v0x55a1f289a150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_74.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289b580_0, 0, 8;
    %jmp T_74.3;
T_74.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289b580_0, 0, 8;
T_74.3 ;
    %jmp T_74.1;
T_74.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f289b580_0, 0, 8;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55a1f2897240;
T_75 ;
    %wait E_0x55a1f28bbb20;
    %load/vec4 v0x55a1f28985d0_0;
    %load/vec4 v0x55a1f2898690_0;
    %cmp/e;
    %jmp/0xz  T_75.0, 4;
    %load/vec4 v0x55a1f28985d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_75.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288cb10_0, 0, 8;
    %jmp T_75.3;
T_75.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288cb10_0, 0, 8;
T_75.3 ;
    %jmp T_75.1;
T_75.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288cb10_0, 0, 8;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55a1f28955a0;
T_76 ;
    %wait E_0x55a1f28a1580;
    %load/vec4 v0x55a1f28951c0_0;
    %load/vec4 v0x55a1f2895280_0;
    %cmp/e;
    %jmp/0xz  T_76.0, 4;
    %load/vec4 v0x55a1f28951c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_76.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288c6f0_0, 0, 8;
    %jmp T_76.3;
T_76.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288c6f0_0, 0, 8;
T_76.3 ;
    %jmp T_76.1;
T_76.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288c6f0_0, 0, 8;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55a1f288f320;
T_77 ;
    %wait E_0x55a1f2898730;
    %load/vec4 v0x55a1f288c370_0;
    %load/vec4 v0x55a1f288c410_0;
    %cmp/e;
    %jmp/0xz  T_77.0, 4;
    %load/vec4 v0x55a1f288c370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28936a0_0, 0, 8;
    %jmp T_77.3;
T_77.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28936a0_0, 0, 8;
T_77.3 ;
    %jmp T_77.1;
T_77.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28936a0_0, 0, 8;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55a1f2894ad0;
T_78 ;
    %wait E_0x55a1f288c4d0;
    %load/vec4 v0x55a1f2890750_0;
    %load/vec4 v0x55a1f2890810_0;
    %cmp/e;
    %jmp/0xz  T_78.0, 4;
    %load/vec4 v0x55a1f2890750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2891b80_0, 0, 8;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2891b80_0, 0, 8;
T_78.3 ;
    %jmp T_78.1;
T_78.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2891b80_0, 0, 8;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55a1f288d800;
T_79 ;
    %wait E_0x55a1f28908b0;
    %load/vec4 v0x55a1f288ec30_0;
    %load/vec4 v0x55a1f288ecd0_0;
    %cmp/e;
    %jmp/0xz  T_79.0, 4;
    %load/vec4 v0x55a1f288ec30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_79.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288a8f0_0, 0, 8;
    %jmp T_79.3;
T_79.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288a8f0_0, 0, 8;
T_79.3 ;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f288a8f0_0, 0, 8;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55a1f288bc80;
T_80 ;
    %wait E_0x55a1f288ed90;
    %load/vec4 v0x55a1f28800d0_0;
    %load/vec4 v0x55a1f2880190_0;
    %cmp/e;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0x55a1f28800d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_80.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2888b60_0, 0, 8;
    %jmp T_80.3;
T_80.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2888b60_0, 0, 8;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2888b60_0, 0, 8;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55a1f2888780;
T_81 ;
    %wait E_0x55a1f2880230;
    %load/vec4 v0x55a1f287fcb0_0;
    %load/vec4 v0x55a1f287fd50_0;
    %cmp/e;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0x55a1f287fcb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2885c10_0, 0, 8;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2885c10_0, 0, 8;
T_81.3 ;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2885c10_0, 0, 8;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55a1f2885830;
T_82 ;
    %wait E_0x55a1f287fe10;
    %load/vec4 v0x55a1f2882cc0_0;
    %load/vec4 v0x55a1f2882da0_0;
    %cmp/e;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x55a1f2882cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28828e0_0, 0, 8;
    %jmp T_82.3;
T_82.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28828e0_0, 0, 8;
T_82.3 ;
    %jmp T_82.1;
T_82.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28828e0_0, 0, 8;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55a1f287f930;
T_83 ;
    %wait E_0x55a1f34d60e0;
    %load/vec4 v0x55a1f2886c60_0;
    %load/vec4 v0x55a1f2886d20_0;
    %cmp/e;
    %jmp/0xz  T_83.0, 4;
    %load/vec4 v0x55a1f2886c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_83.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2888090_0, 0, 8;
    %jmp T_83.3;
T_83.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2888090_0, 0, 8;
T_83.3 ;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2888090_0, 0, 8;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55a1f2883d10;
T_84 ;
    %wait E_0x55a1f34d0240;
    %load/vec4 v0x55a1f2885140_0;
    %load/vec4 v0x55a1f2885200_0;
    %cmp/e;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0x55a1f2885140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2880dc0_0, 0, 8;
    %jmp T_84.3;
T_84.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2880dc0_0, 0, 8;
T_84.3 ;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2880dc0_0, 0, 8;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x55a1f287c6b0;
T_85 ;
    %wait E_0x55a1f34b42c0;
    %load/vec4 v0x55a1f286f1f0_0;
    %load/vec4 v0x55a1f286f290_0;
    %cmp/e;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v0x55a1f286f1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_85.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28628a0_0, 0, 8;
    %jmp T_85.3;
T_85.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28628a0_0, 0, 8;
T_85.3 ;
    %jmp T_85.1;
T_85.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28628a0_0, 0, 8;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x55a1f2871d70;
T_86 ;
    %wait E_0x55a1f286f350;
    %load/vec4 v0x55a1f287a800_0;
    %load/vec4 v0x55a1f287a8e0_0;
    %cmp/e;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v0x55a1f287a800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f287a420_0, 0, 8;
    %jmp T_86.3;
T_86.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f287a420_0, 0, 8;
T_86.3 ;
    %jmp T_86.1;
T_86.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f287a420_0, 0, 8;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55a1f2871950;
T_87 ;
    %wait E_0x55a1f34b9e30;
    %load/vec4 v0x55a1f28778b0_0;
    %load/vec4 v0x55a1f2877970_0;
    %cmp/e;
    %jmp/0xz  T_87.0, 4;
    %load/vec4 v0x55a1f28778b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28774d0_0, 0, 8;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28774d0_0, 0, 8;
T_87.3 ;
    %jmp T_87.1;
T_87.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28774d0_0, 0, 8;
T_87.1 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x55a1f2874960;
T_88 ;
    %wait E_0x55a1f347cd10;
    %load/vec4 v0x55a1f2874580_0;
    %load/vec4 v0x55a1f2874640_0;
    %cmp/e;
    %jmp/0xz  T_88.0, 4;
    %load/vec4 v0x55a1f2874580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_88.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28715d0_0, 0, 8;
    %jmp T_88.3;
T_88.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28715d0_0, 0, 8;
T_88.3 ;
    %jmp T_88.1;
T_88.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28715d0_0, 0, 8;
T_88.1 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x55a1f2878900;
T_89 ;
    %wait E_0x55a1f348a070;
    %load/vec4 v0x55a1f2879d30_0;
    %load/vec4 v0x55a1f2879dd0_0;
    %cmp/e;
    %jmp/0xz  T_89.0, 4;
    %load/vec4 v0x55a1f2879d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_89.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28759b0_0, 0, 8;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28759b0_0, 0, 8;
T_89.3 ;
    %jmp T_89.1;
T_89.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28759b0_0, 0, 8;
T_89.1 ;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x55a1f2876de0;
T_90 ;
    %wait E_0x55a1f2879e90;
    %load/vec4 v0x55a1f2872a60_0;
    %load/vec4 v0x55a1f2872b40_0;
    %cmp/e;
    %jmp/0xz  T_90.0, 4;
    %load/vec4 v0x55a1f2872a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_90.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2873e90_0, 0, 8;
    %jmp T_90.3;
T_90.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2873e90_0, 0, 8;
T_90.3 ;
    %jmp T_90.1;
T_90.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2873e90_0, 0, 8;
T_90.1 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x55a1f286fb50;
T_91 ;
    %wait E_0x55a1f34a5f60;
    %load/vec4 v0x55a1f2870ee0_0;
    %load/vec4 v0x55a1f2870f80_0;
    %cmp/e;
    %jmp/0xz  T_91.0, 4;
    %load/vec4 v0x55a1f2870ee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_91.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2865420_0, 0, 8;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2865420_0, 0, 8;
T_91.3 ;
    %jmp T_91.1;
T_91.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2865420_0, 0, 8;
T_91.1 ;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x55a1f286deb0;
T_92 ;
    %wait E_0x55a1f2871040;
    %load/vec4 v0x55a1f286dad0_0;
    %load/vec4 v0x55a1f286dbb0_0;
    %cmp/e;
    %jmp/0xz  T_92.0, 4;
    %load/vec4 v0x55a1f286dad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_92.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2865000_0, 0, 8;
    %jmp T_92.3;
T_92.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2865000_0, 0, 8;
T_92.3 ;
    %jmp T_92.1;
T_92.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2865000_0, 0, 8;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55a1f2867c30;
T_93 ;
    %wait E_0x55a1f349f150;
    %load/vec4 v0x55a1f2864c80_0;
    %load/vec4 v0x55a1f2864d20_0;
    %cmp/e;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v0x55a1f2864c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f286bfb0_0, 0, 8;
    %jmp T_93.3;
T_93.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f286bfb0_0, 0, 8;
T_93.3 ;
    %jmp T_93.1;
T_93.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f286bfb0_0, 0, 8;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55a1f286d3e0;
T_94 ;
    %wait E_0x55a1f349c200;
    %load/vec4 v0x55a1f2869060_0;
    %load/vec4 v0x55a1f2869140_0;
    %cmp/e;
    %jmp/0xz  T_94.0, 4;
    %load/vec4 v0x55a1f2869060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_94.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f286a490_0, 0, 8;
    %jmp T_94.3;
T_94.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f286a490_0, 0, 8;
T_94.3 ;
    %jmp T_94.1;
T_94.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f286a490_0, 0, 8;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55a1f2866110;
T_95 ;
    %wait E_0x55a1f3492800;
    %load/vec4 v0x55a1f2867540_0;
    %load/vec4 v0x55a1f28675e0_0;
    %cmp/e;
    %jmp/0xz  T_95.0, 4;
    %load/vec4 v0x55a1f2867540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_95.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2863200_0, 0, 8;
    %jmp T_95.3;
T_95.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2863200_0, 0, 8;
T_95.3 ;
    %jmp T_95.1;
T_95.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2863200_0, 0, 8;
T_95.1 ;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x55a1f2864590;
T_96 ;
    %wait E_0x55a1f28676a0;
    %load/vec4 v0x55a1f2858ad0_0;
    %load/vec4 v0x55a1f2858bb0_0;
    %cmp/e;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v0x55a1f2858ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2861560_0, 0, 8;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2861560_0, 0, 8;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2861560_0, 0, 8;
T_96.1 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55a1f2861180;
T_97 ;
    %wait E_0x55a1f3482e70;
    %load/vec4 v0x55a1f28586b0_0;
    %load/vec4 v0x55a1f2858750_0;
    %cmp/e;
    %jmp/0xz  T_97.0, 4;
    %load/vec4 v0x55a1f28586b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_97.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f285e610_0, 0, 8;
    %jmp T_97.3;
T_97.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f285e610_0, 0, 8;
T_97.3 ;
    %jmp T_97.1;
T_97.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f285e610_0, 0, 8;
T_97.1 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55a1f285e230;
T_98 ;
    %wait E_0x55a1f3456e30;
    %load/vec4 v0x55a1f285b6c0_0;
    %load/vec4 v0x55a1f285b7a0_0;
    %cmp/e;
    %jmp/0xz  T_98.0, 4;
    %load/vec4 v0x55a1f285b6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_98.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f285b2e0_0, 0, 8;
    %jmp T_98.3;
T_98.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f285b2e0_0, 0, 8;
T_98.3 ;
    %jmp T_98.1;
T_98.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f285b2e0_0, 0, 8;
T_98.1 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55a1f2858330;
T_99 ;
    %wait E_0x55a1f346ff30;
    %load/vec4 v0x55a1f285f660_0;
    %load/vec4 v0x55a1f285f720_0;
    %cmp/e;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v0x55a1f285f660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_99.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2860a90_0, 0, 8;
    %jmp T_99.3;
T_99.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2860a90_0, 0, 8;
T_99.3 ;
    %jmp T_99.1;
T_99.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2860a90_0, 0, 8;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x55a1f285c710;
T_100 ;
    %wait E_0x55a1f3472d20;
    %load/vec4 v0x55a1f285db40_0;
    %load/vec4 v0x55a1f285dc00_0;
    %cmp/e;
    %jmp/0xz  T_100.0, 4;
    %load/vec4 v0x55a1f285db40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_100.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28597c0_0, 0, 8;
    %jmp T_100.3;
T_100.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28597c0_0, 0, 8;
T_100.3 ;
    %jmp T_100.1;
T_100.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28597c0_0, 0, 8;
T_100.1 ;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x55a1f284c090;
T_101 ;
    %wait E_0x55a1f34663d0;
    %load/vec4 v0x55a1f2854b20_0;
    %load/vec4 v0x55a1f2854be0_0;
    %cmp/e;
    %jmp/0xz  T_101.0, 4;
    %load/vec4 v0x55a1f2854b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2854740_0, 0, 8;
    %jmp T_101.3;
T_101.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2854740_0, 0, 8;
T_101.3 ;
    %jmp T_101.1;
T_101.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2854740_0, 0, 8;
T_101.1 ;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55a1f284bc70;
T_102 ;
    %wait E_0x55a1f2854c80;
    %load/vec4 v0x55a1f2851bd0_0;
    %load/vec4 v0x55a1f2851c90_0;
    %cmp/e;
    %jmp/0xz  T_102.0, 4;
    %load/vec4 v0x55a1f2851bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28517f0_0, 0, 8;
    %jmp T_102.3;
T_102.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28517f0_0, 0, 8;
T_102.3 ;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28517f0_0, 0, 8;
T_102.1 ;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x55a1f284ec80;
T_103 ;
    %wait E_0x55a1f3459ab0;
    %load/vec4 v0x55a1f284e8a0_0;
    %load/vec4 v0x55a1f284e940_0;
    %cmp/e;
    %jmp/0xz  T_103.0, 4;
    %load/vec4 v0x55a1f284e8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284b8f0_0, 0, 8;
    %jmp T_103.3;
T_103.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284b8f0_0, 0, 8;
T_103.3 ;
    %jmp T_103.1;
T_103.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284b8f0_0, 0, 8;
T_103.1 ;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x55a1f2852c20;
T_104 ;
    %wait E_0x55a1f284ea00;
    %load/vec4 v0x55a1f2854050_0;
    %load/vec4 v0x55a1f2854110_0;
    %cmp/e;
    %jmp/0xz  T_104.0, 4;
    %load/vec4 v0x55a1f2854050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_104.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284fcd0_0, 0, 8;
    %jmp T_104.3;
T_104.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284fcd0_0, 0, 8;
T_104.3 ;
    %jmp T_104.1;
T_104.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284fcd0_0, 0, 8;
T_104.1 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55a1f2851100;
T_105 ;
    %wait E_0x55a1f28541b0;
    %load/vec4 v0x55a1f284cd80_0;
    %load/vec4 v0x55a1f284ce20_0;
    %cmp/e;
    %jmp/0xz  T_105.0, 4;
    %load/vec4 v0x55a1f284cd80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_105.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284e1b0_0, 0, 8;
    %jmp T_105.3;
T_105.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284e1b0_0, 0, 8;
T_105.3 ;
    %jmp T_105.1;
T_105.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f284e1b0_0, 0, 8;
T_105.1 ;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x55a1f2849e70;
T_106 ;
    %wait E_0x55a1f284cee0;
    %load/vec4 v0x55a1f284b200_0;
    %load/vec4 v0x55a1f284b2e0_0;
    %cmp/e;
    %jmp/0xz  T_106.0, 4;
    %load/vec4 v0x55a1f284b200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_106.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2848900_0, 0, 8;
    %jmp T_106.3;
T_106.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2848900_0, 0, 8;
T_106.3 ;
    %jmp T_106.1;
T_106.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2848900_0, 0, 8;
T_106.1 ;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x55a1f283bfb0;
T_107 ;
    %wait E_0x55a1f3447ee0;
    %load/vec4 v0x55a1f282f660_0;
    %load/vec4 v0x55a1f282f720_0;
    %cmp/e;
    %jmp/0xz  T_107.0, 4;
    %load/vec4 v0x55a1f282f660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_107.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283eb30_0, 0, 8;
    %jmp T_107.3;
T_107.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283eb30_0, 0, 8;
T_107.3 ;
    %jmp T_107.1;
T_107.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283eb30_0, 0, 8;
T_107.1 ;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x55a1f28475c0;
T_108 ;
    %wait E_0x55a1f3414ae0;
    %load/vec4 v0x55a1f28471e0_0;
    %load/vec4 v0x55a1f28472a0_0;
    %cmp/e;
    %jmp/0xz  T_108.0, 4;
    %load/vec4 v0x55a1f28471e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_108.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283e710_0, 0, 8;
    %jmp T_108.3;
T_108.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283e710_0, 0, 8;
T_108.3 ;
    %jmp T_108.1;
T_108.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283e710_0, 0, 8;
T_108.1 ;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x55a1f2841340;
T_109 ;
    %wait E_0x55a1f34214d0;
    %load/vec4 v0x55a1f283e390_0;
    %load/vec4 v0x55a1f283e450_0;
    %cmp/e;
    %jmp/0xz  T_109.0, 4;
    %load/vec4 v0x55a1f283e390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_109.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28456c0_0, 0, 8;
    %jmp T_109.3;
T_109.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28456c0_0, 0, 8;
T_109.3 ;
    %jmp T_109.1;
T_109.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28456c0_0, 0, 8;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x55a1f2846af0;
T_110 ;
    %wait E_0x55a1f283e4f0;
    %load/vec4 v0x55a1f2842770_0;
    %load/vec4 v0x55a1f2842830_0;
    %cmp/e;
    %jmp/0xz  T_110.0, 4;
    %load/vec4 v0x55a1f2842770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2843ba0_0, 0, 8;
    %jmp T_110.3;
T_110.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2843ba0_0, 0, 8;
T_110.3 ;
    %jmp T_110.1;
T_110.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2843ba0_0, 0, 8;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x55a1f283f820;
T_111 ;
    %wait E_0x55a1f343d3f0;
    %load/vec4 v0x55a1f2840c50_0;
    %load/vec4 v0x55a1f2840cf0_0;
    %cmp/e;
    %jmp/0xz  T_111.0, 4;
    %load/vec4 v0x55a1f2840c50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_111.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283c910_0, 0, 8;
    %jmp T_111.3;
T_111.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283c910_0, 0, 8;
T_111.3 ;
    %jmp T_111.1;
T_111.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283c910_0, 0, 8;
T_111.1 ;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55a1f283dca0;
T_112 ;
    %wait E_0x55a1f2840db0;
    %load/vec4 v0x55a1f28321e0_0;
    %load/vec4 v0x55a1f28322a0_0;
    %cmp/e;
    %jmp/0xz  T_112.0, 4;
    %load/vec4 v0x55a1f28321e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_112.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283ac70_0, 0, 8;
    %jmp T_112.3;
T_112.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283ac70_0, 0, 8;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283ac70_0, 0, 8;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x55a1f283a890;
T_113 ;
    %wait E_0x55a1f2832340;
    %load/vec4 v0x55a1f2831dc0_0;
    %load/vec4 v0x55a1f2831e60_0;
    %cmp/e;
    %jmp/0xz  T_113.0, 4;
    %load/vec4 v0x55a1f2831dc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_113.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2837d20_0, 0, 8;
    %jmp T_113.3;
T_113.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2837d20_0, 0, 8;
T_113.3 ;
    %jmp T_113.1;
T_113.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2837d20_0, 0, 8;
T_113.1 ;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55a1f2837940;
T_114 ;
    %wait E_0x55a1f2831f20;
    %load/vec4 v0x55a1f2834dd0_0;
    %load/vec4 v0x55a1f2834eb0_0;
    %cmp/e;
    %jmp/0xz  T_114.0, 4;
    %load/vec4 v0x55a1f2834dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_114.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28349f0_0, 0, 8;
    %jmp T_114.3;
T_114.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28349f0_0, 0, 8;
T_114.3 ;
    %jmp T_114.1;
T_114.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f28349f0_0, 0, 8;
T_114.1 ;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x55a1f2831a40;
T_115 ;
    %wait E_0x55a1f342cbb0;
    %load/vec4 v0x55a1f2838d70_0;
    %load/vec4 v0x55a1f2838e30_0;
    %cmp/e;
    %jmp/0xz  T_115.0, 4;
    %load/vec4 v0x55a1f2838d70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_115.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283a1a0_0, 0, 8;
    %jmp T_115.3;
T_115.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283a1a0_0, 0, 8;
T_115.3 ;
    %jmp T_115.1;
T_115.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f283a1a0_0, 0, 8;
T_115.1 ;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x55a1f2835e20;
T_116 ;
    %wait E_0x55a1f3426d10;
    %load/vec4 v0x55a1f2837250_0;
    %load/vec4 v0x55a1f2837310_0;
    %cmp/e;
    %jmp/0xz  T_116.0, 4;
    %load/vec4 v0x55a1f2837250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_116.2, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2832ed0_0, 0, 8;
    %jmp T_116.3;
T_116.2 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2832ed0_0, 0, 8;
T_116.3 ;
    %jmp T_116.1;
T_116.0 ;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %store/vec4 v0x55a1f2832ed0_0, 0, 8;
T_116.1 ;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x55a1f28250f0;
T_117 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f2826580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f282a9a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f2826650_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f28279b0_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f28295a0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55a1f282a900_0;
    %assign/vec4 v0x55a1f282a9a0_0, 0;
    %load/vec4 v0x55a1f28281a0_0;
    %assign/vec4 v0x55a1f2826650_0, 0;
    %load/vec4 v0x55a1f282d850_0;
    %assign/vec4 v0x55a1f28279b0_0, 0;
    %load/vec4 v0x55a1f28294d0_0;
    %assign/vec4 v0x55a1f28295a0_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x55a1f2801f80;
T_118 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27ff410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27ff510_0, 0, 32;
    %end;
    .thread T_118;
    .scope S_0x55a1f2801f80;
T_119 ;
    %wait E_0x55a1f3413d10;
    %load/vec4 v0x55a1f27ff030_0;
    %pad/u 32;
    %assign/vec4 v0x55a1f27ff510_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27ff410_0, 0, 32;
T_119.0 ;
    %load/vec4 v0x55a1f27ff410_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_119.1, 5;
    %load/vec4 v0x55a1f27ff120_0;
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fc080_0, 4, 8;
    %load/vec4 v0x55a1f27ff410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f27ff410_0, 0, 32;
    %jmp T_119.0;
T_119.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55a1f27ff410_0, 0, 32;
T_119.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f27ff410_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27ff510_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_119.3, 5;
    %load/vec4 v0x55a1f27fc080_0;
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_119.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fc080_0, 4, 8;
    %jmp T_119.5;
T_119.4 ;
    %load/vec4 v0x55a1f27fc080_0;
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_119.6, 4;
    %load/vec4 v0x55a1f27fc080_0;
    %load/vec4 v0x55a1f27ff410_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27ff510_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_119.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fc080_0, 4, 8;
    %jmp T_119.9;
T_119.8 ;
    %load/vec4 v0x55a1f27fc080_0;
    %load/vec4 v0x55a1f27ff410_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27ff510_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_119.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fc080_0, 4, 8;
    %jmp T_119.11;
T_119.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fc080_0, 4, 8;
T_119.11 ;
T_119.9 ;
    %jmp T_119.7;
T_119.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27ff410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fc080_0, 4, 8;
T_119.7 ;
T_119.5 ;
    %load/vec4 v0x55a1f27ff410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f27ff410_0, 0, 32;
    %jmp T_119.2;
T_119.3 ;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x55a1f2823670;
T_120 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f2818a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f28215d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f2818b20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f281ea40_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f2821980_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x55a1f2821500_0;
    %assign/vec4 v0x55a1f28215d0_0, 0;
    %load/vec4 v0x55a1f2824b00_0;
    %assign/vec4 v0x55a1f2818b20_0, 0;
    %load/vec4 v0x55a1f2818e50_0;
    %assign/vec4 v0x55a1f281ea40_0, 0;
    %load/vec4 v0x55a1f28218e0_0;
    %assign/vec4 v0x55a1f2821980_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55a1f28033b0;
T_121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f28048a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f2800460_0, 0, 32;
    %end;
    .thread T_121;
    .scope S_0x55a1f28033b0;
T_122 ;
    %wait E_0x55a1f27fc1e0;
    %load/vec4 v0x55a1f2800540_0;
    %pad/u 32;
    %assign/vec4 v0x55a1f2800460_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f28048a0_0, 0, 32;
T_122.0 ;
    %load/vec4 v0x55a1f28048a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_122.1, 5;
    %load/vec4 v0x55a1f2801890_0;
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f2801990_0, 4, 8;
    %load/vec4 v0x55a1f28048a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f28048a0_0, 0, 32;
    %jmp T_122.0;
T_122.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55a1f28048a0_0, 0, 32;
T_122.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f28048a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f2800460_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_122.3, 5;
    %load/vec4 v0x55a1f2801990_0;
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_122.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f2801990_0, 4, 8;
    %jmp T_122.5;
T_122.4 ;
    %load/vec4 v0x55a1f2801990_0;
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_122.6, 4;
    %load/vec4 v0x55a1f2801990_0;
    %load/vec4 v0x55a1f28048a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f2800460_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_122.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f2801990_0, 4, 8;
    %jmp T_122.9;
T_122.8 ;
    %load/vec4 v0x55a1f2801990_0;
    %load/vec4 v0x55a1f28048a0_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f2800460_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_122.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f2801990_0, 4, 8;
    %jmp T_122.11;
T_122.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f2801990_0, 4, 8;
T_122.11 ;
T_122.9 ;
    %jmp T_122.7;
T_122.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f28048a0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f2801990_0, 4, 8;
T_122.7 ;
T_122.5 ;
    %load/vec4 v0x55a1f28048a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f28048a0_0, 0, 32;
    %jmp T_122.2;
T_122.3 ;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x55a1f281e5b0;
T_123 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f2820e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f281fa80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f2820eb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f281cb60_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f28186c0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55a1f281f9e0_0;
    %assign/vec4 v0x55a1f281fa80_0, 0;
    %load/vec4 v0x55a1f281bb40_0;
    %assign/vec4 v0x55a1f2820eb0_0, 0;
    %load/vec4 v0x55a1f281b660_0;
    %assign/vec4 v0x55a1f281cb60_0, 0;
    %load/vec4 v0x55a1f2818620_0;
    %assign/vec4 v0x55a1f28186c0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x55a1f27fd510;
T_124 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27fe940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27fea20_0, 0, 32;
    %end;
    .thread T_124;
    .scope S_0x55a1f27fd510;
T_125 ;
    %wait E_0x55a1f33cf330;
    %load/vec4 v0x55a1f27fa600_0;
    %pad/u 32;
    %assign/vec4 v0x55a1f27fea20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27fe940_0, 0, 32;
T_125.0 ;
    %load/vec4 v0x55a1f27fe940_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_125.1, 5;
    %load/vec4 v0x55a1f27fa6f0_0;
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fb990_0, 4, 8;
    %load/vec4 v0x55a1f27fe940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f27fe940_0, 0, 32;
    %jmp T_125.0;
T_125.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55a1f27fe940_0, 0, 32;
T_125.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f27fe940_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27fea20_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_125.3, 5;
    %load/vec4 v0x55a1f27fb990_0;
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_125.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fb990_0, 4, 8;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x55a1f27fb990_0;
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_125.6, 4;
    %load/vec4 v0x55a1f27fb990_0;
    %load/vec4 v0x55a1f27fe940_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27fea20_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_125.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fb990_0, 4, 8;
    %jmp T_125.9;
T_125.8 ;
    %load/vec4 v0x55a1f27fb990_0;
    %load/vec4 v0x55a1f27fe940_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27fea20_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_125.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fb990_0, 4, 8;
    %jmp T_125.11;
T_125.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fb990_0, 4, 8;
T_125.11 ;
T_125.9 ;
    %jmp T_125.7;
T_125.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27fe940_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27fb990_0, 4, 8;
T_125.7 ;
T_125.5 ;
    %load/vec4 v0x55a1f27fe940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f27fe940_0, 0, 32;
    %jmp T_125.2;
T_125.3 ;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x55a1f281dec0;
T_126 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f28066e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f28065f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f27f9d30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f2809240_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f2817f30_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x55a1f2817fd0_0;
    %assign/vec4 v0x55a1f28065f0_0, 0;
    %load/vec4 v0x55a1f2819c40_0;
    %assign/vec4 v0x55a1f27f9d30_0, 0;
    %load/vec4 v0x55a1f281af70_0;
    %assign/vec4 v0x55a1f2809240_0, 0;
    %load/vec4 v0x55a1f2816b90_0;
    %assign/vec4 v0x55a1f2817f30_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x55a1f27efed0;
T_127 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f8960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f8a20_0, 0, 32;
    %end;
    .thread T_127;
    .scope S_0x55a1f27efed0;
T_128 ;
    %wait E_0x55a1f33bced0;
    %load/vec4 v0x55a1f27f8580_0;
    %pad/u 32;
    %assign/vec4 v0x55a1f27f8a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f8960_0, 0, 32;
T_128.0 ;
    %load/vec4 v0x55a1f27f8960_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_128.1, 5;
    %load/vec4 v0x55a1f27f8670_0;
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27efab0_0, 4, 8;
    %load/vec4 v0x55a1f27f8960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f27f8960_0, 0, 32;
    %jmp T_128.0;
T_128.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55a1f27f8960_0, 0, 32;
T_128.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f27f8960_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f8a20_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_128.3, 5;
    %load/vec4 v0x55a1f27efab0_0;
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_128.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27efab0_0, 4, 8;
    %jmp T_128.5;
T_128.4 ;
    %load/vec4 v0x55a1f27efab0_0;
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_128.6, 4;
    %load/vec4 v0x55a1f27efab0_0;
    %load/vec4 v0x55a1f27f8960_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f8a20_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_128.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27efab0_0, 4, 8;
    %jmp T_128.9;
T_128.8 ;
    %load/vec4 v0x55a1f27efab0_0;
    %load/vec4 v0x55a1f27f8960_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f8a20_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_128.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27efab0_0, 4, 8;
    %jmp T_128.11;
T_128.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27efab0_0, 4, 8;
T_128.11 ;
T_128.9 ;
    %jmp T_128.7;
T_128.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f8960_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27efab0_0, 4, 8;
T_128.7 ;
T_128.5 ;
    %load/vec4 v0x55a1f27f8960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f27f8960_0, 0, 32;
    %jmp T_128.2;
T_128.3 ;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x55a1f2811c00;
T_129 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f280bd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f280e990_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f280be00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f280ba50_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f280ed50_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x55a1f280e8d0_0;
    %assign/vec4 v0x55a1f280e990_0, 0;
    %load/vec4 v0x55a1f2811920_0;
    %assign/vec4 v0x55a1f280be00_0, 0;
    %load/vec4 v0x55a1f2808d50_0;
    %assign/vec4 v0x55a1f280ba50_0, 0;
    %load/vec4 v0x55a1f280ecb0_0;
    %assign/vec4 v0x55a1f280ed50_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x55a1f27f5a10;
T_130 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f5630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f56f0_0, 0, 32;
    %end;
    .thread T_130;
    .scope S_0x55a1f27f5a10;
T_131 ;
    %wait E_0x55a1f33b0490;
    %load/vec4 v0x55a1f27f2ac0_0;
    %pad/u 32;
    %assign/vec4 v0x55a1f27f56f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f5630_0, 0, 32;
T_131.0 ;
    %load/vec4 v0x55a1f27f5630_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_131.1, 5;
    %load/vec4 v0x55a1f27f2bb0_0;
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f26e0_0, 4, 8;
    %load/vec4 v0x55a1f27f5630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f27f5630_0, 0, 32;
    %jmp T_131.0;
T_131.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55a1f27f5630_0, 0, 32;
T_131.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f27f5630_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f56f0_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_131.3, 5;
    %load/vec4 v0x55a1f27f26e0_0;
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_131.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f26e0_0, 4, 8;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x55a1f27f26e0_0;
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_131.6, 4;
    %load/vec4 v0x55a1f27f26e0_0;
    %load/vec4 v0x55a1f27f5630_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f56f0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_131.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f26e0_0, 4, 8;
    %jmp T_131.9;
T_131.8 ;
    %load/vec4 v0x55a1f27f26e0_0;
    %load/vec4 v0x55a1f27f5630_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f56f0_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_131.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f26e0_0, 4, 8;
    %jmp T_131.11;
T_131.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f26e0_0, 4, 8;
T_131.11 ;
T_131.9 ;
    %jmp T_131.7;
T_131.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f5630_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f26e0_0, 4, 8;
T_131.7 ;
T_131.5 ;
    %load/vec4 v0x55a1f27f5630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f27f5630_0, 0, 32;
    %jmp T_131.2;
T_131.3 ;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x55a1f28089d0;
T_132 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f2809e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f280e280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f2809f00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f280b360_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f280ce80_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x55a1f280e1e0_0;
    %assign/vec4 v0x55a1f280e280_0, 0;
    %load/vec4 v0x55a1f280fe00_0;
    %assign/vec4 v0x55a1f2809f00_0, 0;
    %load/vec4 v0x55a1f2811130_0;
    %assign/vec4 v0x55a1f280b360_0, 0;
    %load/vec4 v0x55a1f280cdb0_0;
    %assign/vec4 v0x55a1f280ce80_0, 0;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x55a1f27ef730;
T_133 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f6a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f6b20_0, 0, 32;
    %end;
    .thread T_133;
    .scope S_0x55a1f27ef730;
T_134 ;
    %wait E_0x55a1f27efc10;
    %load/vec4 v0x55a1f27f7e90_0;
    %pad/u 32;
    %assign/vec4 v0x55a1f27f6b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27f6a60_0, 0, 32;
T_134.0 ;
    %load/vec4 v0x55a1f27f6a60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_134.1, 5;
    %load/vec4 v0x55a1f27f7f80_0;
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f3b10_0, 4, 8;
    %load/vec4 v0x55a1f27f6a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f27f6a60_0, 0, 32;
    %jmp T_134.0;
T_134.1 ;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x55a1f27f6a60_0, 0, 32;
T_134.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55a1f27f6a60_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f6b20_0;
    %pow/s;
    %sub;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_134.3, 5;
    %load/vec4 v0x55a1f27f3b10_0;
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_134.4, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f3b10_0, 4, 8;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x55a1f27f3b10_0;
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_134.6, 4;
    %load/vec4 v0x55a1f27f3b10_0;
    %load/vec4 v0x55a1f27f6a60_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f6b20_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_134.8, 4;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f3b10_0, 4, 8;
    %jmp T_134.9;
T_134.8 ;
    %load/vec4 v0x55a1f27f3b10_0;
    %load/vec4 v0x55a1f27f6a60_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55a1f27f6b20_0;
    %pow/s;
    %sub;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_134.10, 4;
    %pushi/vec4 112, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f3b10_0, 4, 8;
    %jmp T_134.11;
T_134.10 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f3b10_0, 4, 8;
T_134.11 ;
T_134.9 ;
    %jmp T_134.7;
T_134.6 ;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %load/vec4 v0x55a1f27f6a60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55a1f27f3b10_0, 4, 8;
T_134.7 ;
T_134.5 ;
    %load/vec4 v0x55a1f27f6a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55a1f27f6a60_0, 0, 32;
    %jmp T_134.2;
T_134.3 ;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x55a1f2806f50;
T_135 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f27fc400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55a1f2804f70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f27fc4a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55a1f2802430_0, 0;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0x55a1f2805380_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x55a1f2804ed0_0;
    %assign/vec4 v0x55a1f2804f70_0, 0;
    %load/vec4 v0x55a1f28083e0_0;
    %assign/vec4 v0x55a1f27fc4a0_0, 0;
    %load/vec4 v0x55a1f27fc820_0;
    %assign/vec4 v0x55a1f2802430_0, 0;
    %load/vec4 v0x55a1f28052b0_0;
    %assign/vec4 v0x55a1f2805380_0, 0;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55a1f28d02e0;
T_136 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27dbb60_0, 0, 32;
    %end;
    .thread T_136;
    .scope S_0x55a1f28d02e0;
T_137 ;
    %wait E_0x55a1f28259f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f27dbb60_0, 0, 32;
T_137.0 ;
    %load/vec4 v0x55a1f27dbb60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_137.1, 5;
    %load/vec4 v0x55a1f27d8800_0;
    %load/vec4 v0x55a1f27dbb60_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_137.2, 4;
    %load/vec4 v0x55a1f27d5bd0_0;
    %load/vec4 v0x55a1f27dbb60_0;
    %part/s 1;
    %load/vec4 v0x55a1f27dba70_0;
    %load/vec4 v0x55a1f27dbb60_0;
    %part/s 1;
    %xor;
    %pushi/vec4 0, 0, 1;
    %xor;
    %ix/getv/s 4, v0x55a1f27dbb60_0;
    %store/vec4 v0x55a1f27db730_0, 4, 1;
    %jmp T_137.3;
T_137.2 ;
    %load/vec4 v0x55a1f27d5bd0_0;
    %load/vec4 v0x55a1f27dbb60_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x55a1f27dba70_0;
    %load/vec4 v0x55a1f27dbb60_0;
    %part/s 1;
    %pad/u 2;
    %xor;
    %pushi/vec4 1, 0, 2;
    %xor;
    %pad/u 1;
    %ix/getv/s 4, v0x55a1f27dbb60_0;
    %store/vec4 v0x55a1f27db730_0, 4, 1;
T_137.3 ;
    %load/vec4 v0x55a1f27dbb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a1f27dbb60_0, 0, 32;
    %jmp T_137.0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x55a1f39319a0;
T_138 ;
    %wait E_0x55a1f27aa700;
    %load/vec4 v0x55a1f3932b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_138.0, 4;
    %load/vec4 v0x55a1f39334c0_0;
    %parti/s 23, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a1f3933840_0, 4, 23;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x55a1f39334c0_0;
    %parti/s 23, 23, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55a1f3933840_0, 4, 23;
T_138.1 ;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x55a1f33656d0;
T_139 ;
    %wait E_0x55a1f28259f0;
    %load/vec4 v0x55a1f3936830_0;
    %load/vec4 v0x55a1f39369c0_0;
    %xor;
    %store/vec4 v0x55a1f3936a60_0, 0, 1;
    %load/vec4 v0x55a1f39362d0_0;
    %pad/u 9;
    %load/vec4 v0x55a1f3936430_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0x55a1f3936600_0, 0, 9;
    %jmp T_139;
    .thread T_139;
    .scope S_0x55a1f308d620;
T_140 ;
    %delay 0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x55a1f39376f0_0, 0, 32;
    %pushi/vec4 1082130432, 0, 32;
    %store/vec4 v0x55a1f3937820_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1123696640, 0, 32;
    %store/vec4 v0x55a1f39376f0_0, 0, 32;
    %pushi/vec4 1094778880, 0, 32;
    %store/vec4 v0x55a1f3937820_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1086849024, 0, 32;
    %store/vec4 v0x55a1f39376f0_0, 0, 32;
    %pushi/vec4 1086219878, 0, 32;
    %store/vec4 v0x55a1f3937820_0, 0, 32;
    %end;
    .thread T_140;
    .scope S_0x55a1f308d620;
T_141 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1f3937a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1f3937bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1f3937bf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a1f3937ac0_0, 0, 32;
T_141.0 ;
    %load/vec4 v0x55a1f3937ac0_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_141.1, 5;
    %delay 1, 0;
    %load/vec4 v0x55a1f3937a20_0;
    %inv;
    %store/vec4 v0x55a1f3937a20_0, 0, 1;
    %load/vec4 v0x55a1f3937ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a1f3937ac0_0, 0, 32;
    %jmp T_141.0;
T_141.1 ;
    %end;
    .thread T_141;
    .scope S_0x55a1f308d620;
T_142 ;
    %vpi_call 8 105 "$monitor", $time, "    Input:\011\011A: %b\011B: %b\012\011\011\011Output:\011\011C: %b\012", v0x55a1f39376f0_0, v0x55a1f3937820_0, v0x55a1f3937930_0 {0 0 0};
    %end;
    .thread T_142;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "./bs.v";
    "./adder32/adder32alt.v";
    "./adder32/kpga.v";
    "./adder32/pre_kpga.v";
    "./adder32/ppc1a.v";
    "./Levels.v";
    "Fpm.v";
    "./getval.v";
    "./WALLACE/32wallace.v";
    "./WALLACE/FullAdder/3fa.v";
    "./WALLACE/FullAdder/64BitAdder.v";
    "./WALLACE/FullAdder/32BitAdder.v";
    "./WALLACE/FullAdder/16BitAdder.v";
    "./WALLACE/FullAdder/fourBitAdder.v";
    "./WALLACE/FullAdder/fullAdder.v";
    "./WALLACE/FullAdder/3fam.v";
    "./WALLACE/Cla/adder64alt.v";
    "./WALLACE/Cla/kpg.v";
    "./WALLACE/Cla/2kpg.v";
    "./WALLACE/Cla/dff.v";
    "./WALLACE/Cla/ppc1.v";
    "./WALLACE/Cla/lvl64.v";
    "./WALLACE/dff_lvl.v";
    "./WALLACE/Partial/ppg.v";
