{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622113528900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622113528912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 13:05:28 2021 " "Processing started: Thu May 27 13:05:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622113528912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113528912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Procesor -c Procesor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Procesor -c Procesor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113528913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622113529447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622113529447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rejestry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rejestry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rejestry-rtl " "Found design unit 1: Rejestry-rtl" {  } { { "Rejestry.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Rejestry.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rejestry " "Found entity 1: Rejestry" {  } { { "Rejestry.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Rejestry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MMU-rtl " "Found design unit 1: MMU-rtl" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542520 ""} { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Found entity 1: MMU" {  } { { "MMU.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/MMU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jednostka_sterujaca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jednostka_sterujaca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Jednostka_Sterujaca-rtl " "Found design unit 1: Jednostka_Sterujaca-rtl" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Jednostka_Sterujaca " "Found entity 1: Jednostka_Sterujaca" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesor-arch " "Found design unit 1: procesor-arch" {  } { { "Procesor.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Procesor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542527 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesor " "Found entity 1: procesor" {  } { { "Procesor.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Procesor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arch " "Found design unit 1: ram-arch" {  } { { "Ram.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Ram.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622113542529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Jednostka_Sterujaca " "Elaborating entity \"Jednostka_Sterujaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622113542590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(374) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(374): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(404) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(404): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(419) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(419): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(420) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(420): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(434) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(434): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(435) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(435): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(449) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(449): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(450) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(450): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542651 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(464) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(464): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(465) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(465): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(479) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(479): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(480) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(480): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(494) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(494): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(495) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(495): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(509) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(509): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(525) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(525): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(539) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(539): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(540) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(540): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(554) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(554): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(555) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(555): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(570) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(570): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542652 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(584) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(584): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(585) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(585): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(599) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(599): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(600) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(600): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(614) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(614): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(615) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(615): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(629) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(629): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(645) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(645): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(783) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(783): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 783 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(799) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(799): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(813) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(813): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(814) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(814): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(828) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(828): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542653 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(829) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(829): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 829 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(844) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(844): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(858) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(858): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 858 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(859) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(859): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 859 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(873) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(873): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 873 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(874) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(874): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 874 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(888) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(888): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 888 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(889) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(889): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 889 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(932) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(932): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(947) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(947): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(962) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(962): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 962 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(963) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(963): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 963 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542654 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(977) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(977): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 977 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(978) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(978): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 978 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(993) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(993): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1007) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1007): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1007 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1008) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1008): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1008 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1022) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1022): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1022 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1023) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1023): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1023 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1037) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1037): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1037 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1038) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1038): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1038 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1052) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1052): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1052 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1053) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1053): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1053 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1067) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1067): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1068) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1068): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1068 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1081) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1081): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1081 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Jednostka_Sterujaca.vhd(1082) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(1082): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 1082 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1622113542655 "|Jednostka_Sterujaca"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sseg Jednostka_Sterujaca.vhd(208) " "VHDL Process Statement warning at Jednostka_Sterujaca.vhd(208): inferring latch(es) for signal or variable \"Sseg\", which holds its previous value in one or more paths through the process" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 208 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622113542657 "|Jednostka_Sterujaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sseg\[0\] Jednostka_Sterujaca.vhd(208) " "Inferred latch for \"Sseg\[0\]\" at Jednostka_Sterujaca.vhd(208)" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542660 "|Jednostka_Sterujaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sseg\[1\] Jednostka_Sterujaca.vhd(208) " "Inferred latch for \"Sseg\[1\]\" at Jednostka_Sterujaca.vhd(208)" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113542660 "|Jednostka_Sterujaca"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sbc\[1\] GND " "Pin \"Sbc\[1\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sbc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sbc\[2\] GND " "Pin \"Sbc\[2\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sbc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sbc\[3\] GND " "Pin \"Sbc\[3\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sbc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sbc\[4\] GND " "Pin \"Sbc\[4\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sbc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sid\[2\] GND " "Pin \"Sid\[2\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sid[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sseg\[0\] GND " "Pin \"Sseg\[0\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sseg\[1\] GND " "Pin \"Sseg\[1\]\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|Sseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INTA GND " "Pin \"INTA\" is stuck at GND" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622113543888 "|Jednostka_Sterujaca|INTA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622113543888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622113543984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622113544673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622113544673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "No output dependent on input pin \"IR\[5\]\"" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622113544814 "|Jednostka_Sterujaca|IR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "No output dependent on input pin \"IR\[6\]\"" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622113544814 "|Jednostka_Sterujaca|IR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "No output dependent on input pin \"IR\[7\]\"" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622113544814 "|Jednostka_Sterujaca|IR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sinternal " "No output dependent on input pin \"Sinternal\"" {  } { { "Jednostka_Sterujaca.vhd" "" { Text "C:/Users/jabla/OneDrive/Studia/Semestr_IV/ASK/Projekt/Jednostka_Sterujaca.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622113544814 "|Jednostka_Sterujaca|Sinternal"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622113544814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622113544816 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622113544816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Implemented 208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622113544816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622113544816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622113544851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 13:05:44 2021 " "Processing ended: Thu May 27 13:05:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622113544851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622113544851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622113544851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622113544851 ""}
