{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609091588553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609091588563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 20:53:08 2020 " "Processing started: Sun Dec 27 20:53:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609091588563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091588563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ls -c ls " "Command: quartus_map --read_settings_files=on --write_settings_files=off ls -c ls" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091588563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609091590118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/tmds_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/tmds_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_serial " "Found entity 1: tmds_serial" {  } { { "../hdmi/tmds_serial.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/tmds_serial.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091600962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091600962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/tmds_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/tmds_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_encoder " "Found entity 1: tmds_encoder" {  } { { "../hdmi/tmds_encoder.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/tmds_encoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091600974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091600974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../hdmi/sync.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/sync.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091600986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091600986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../hdmi/pll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/hdmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/hdmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../hdmi/hdmi.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/hdmi.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio " "Found entity 1: ddio" {  } { { "../hdmi/ddio.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/ddio.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/systemverilog/githubrelease/hdmi/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/systemverilog/githubrelease/hdmi/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../hdmi/counter.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.sv 1 1 " "Found 1 design units, including 1 entities, in source file ls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ls " "Found entity 1: ls" {  } { { "ls.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/button.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grid " "Found entity 1: grid" {  } { { "frame.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/frame.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char.sv 1 0 " "Found 1 design units, including 0 entities, in source file char.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_string (SystemVerilog) " "Found design unit 1: t_string (SystemVerilog)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ls " "Elaborating entity \"ls\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609091601403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 char.sv(27) " "Verilog HDL assignment warning at char.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601414 "|ls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 char.sv(34) " "Verilog HDL assignment warning at char.sv(34): truncated value with size 8 to match size of target (4)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601414 "|ls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 char.sv(35) " "Verilog HDL assignment warning at char.sv(35): truncated value with size 8 to match size of target (4)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601414 "|ls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 char.sv(43) " "Verilog HDL assignment warning at char.sv(43): truncated value with size 32 to match size of target (25)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601417 "|ls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 char.sv(46) " "Verilog HDL assignment warning at char.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601418 "|ls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 char.sv(48) " "Verilog HDL assignment warning at char.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601419 "|ls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 char.sv(52) " "Verilog HDL assignment warning at char.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "char.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/char.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091601419 "|ls"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ls.sv(103) " "Verilog HDL Case Statement information at ls.sv(103): all case item expressions in this case statement are onehot" {  } { { "ls.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609091601432 "|ls"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "charr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"charr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1609091601481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi hdmi:hdmi_inst " "Elaborating entity \"hdmi\" for hierarchy \"hdmi:hdmi_inst\"" {  } { { "ls.sv" "hdmi_inst" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll hdmi:hdmi_inst\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"hdmi:hdmi_inst\|pll:pll_inst\"" {  } { { "../hdmi/hdmi.sv" "pll_inst" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/hdmi.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../hdmi/pll.v" "altpll_component" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "../hdmi/pll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601660 ""}  } { { "../hdmi/pll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609091601660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091601755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091601755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter hdmi:hdmi_inst\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"hdmi:hdmi_inst\|counter:counter_inst\"" {  } { { "../hdmi/hdmi.sv" "counter_inst" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/hdmi.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../hdmi/counter.v" "LPM_COUNTER_component" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/counter.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../hdmi/counter.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/counter.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091601970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091601971 ""}  } { { "../hdmi/counter.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/counter.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609091601971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ph " "Found entity 1: cntr_7ph" {  } { { "db/cntr_7ph.tdf" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/cntr_7ph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091602073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091602073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7ph hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated " "Elaborating entity \"cntr_7ph\" for hierarchy \"hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync hdmi:hdmi_inst\|sync:sync_inst " "Elaborating entity \"sync\" for hierarchy \"hdmi:hdmi_inst\|sync:sync_inst\"" {  } { { "../hdmi/hdmi.sv" "sync_inst" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/hdmi.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync.sv(69) " "Verilog HDL assignment warning at sync.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "../hdmi/sync.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/sync.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602123 "|ls|hdmi:hdmi_inst|sync:sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync.sv(72) " "Verilog HDL assignment warning at sync.sv(72): truncated value with size 32 to match size of target (11)" {  } { { "../hdmi/sync.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/sync.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602123 "|ls|hdmi:hdmi_inst|sync:sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_encoder hdmi:hdmi_inst\|tmds_encoder:tmds_encoder_red " "Elaborating entity \"tmds_encoder\" for hierarchy \"hdmi:hdmi_inst\|tmds_encoder:tmds_encoder_red\"" {  } { { "../hdmi/hdmi.sv" "tmds_encoder_red" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/hdmi.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 tmds_encoder.sv(19) " "Verilog HDL assignment warning at tmds_encoder.sv(19): truncated value with size 4 to match size of target (1)" {  } { { "../hdmi/tmds_encoder.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/tmds_encoder.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602130 "|ls|hdmi:hdmi_inst|tmds_encoder:tmds_encoder_red"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_serial hdmi:hdmi_inst\|tmds_serial:tmds_serial_red " "Elaborating entity \"tmds_serial\" for hierarchy \"hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\"" {  } { { "../hdmi/hdmi.sv" "tmds_serial_red" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/hdmi.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tmds_serial.sv(13) " "Verilog HDL assignment warning at tmds_serial.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "../hdmi/tmds_serial.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/tmds_serial.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602139 "|ls|hdmi:hdmi_inst|tmds_serial:tmds_serial_red"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst " "Elaborating entity \"ddio\" for hierarchy \"hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\"" {  } { { "../hdmi/tmds_serial.sv" "ddio_inst" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/tmds_serial.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../hdmi/ddio.v" "ALTDDIO_OUT_component" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/ddio.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "../hdmi/ddio.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/ddio.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609091602291 ""}  } { { "../hdmi/ddio.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/hdmi/ddio.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609091602291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609091602390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091602390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi:hdmi_inst\|tmds_serial:tmds_serial_red\|ddio:ddio_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid grid:grid_inst " "Elaborating entity \"grid\" for hierarchy \"grid:grid_inst\"" {  } { { "ls.sv" "grid_inst" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 frame.sv(33) " "Verilog HDL assignment warning at frame.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "frame.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/frame.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602677 "|ls|grid:grid_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 frame.sv(44) " "Verilog HDL assignment warning at frame.sv(44): truncated value with size 32 to match size of target (11)" {  } { { "frame.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/frame.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602677 "|ls|grid:grid_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 frame.sv(48) " "Verilog HDL assignment warning at frame.sv(48): truncated value with size 32 to match size of target (24)" {  } { { "frame.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/frame.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602677 "|ls|grid:grid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:button_1 " "Elaborating entity \"button\" for hierarchy \"button:button_1\"" {  } { { "ls.sv" "button_1" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091602684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 button.sv(13) " "Verilog HDL assignment warning at button.sv(13): truncated value with size 32 to match size of target (25)" {  } { { "button.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/button.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609091602686 "|ls|button:button_1"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_15__2_ " "bidirectional pin \"set_string.ms_15__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_14__2_ " "bidirectional pin \"set_string.ms_14__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_13__2_ " "bidirectional pin \"set_string.ms_13__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_12__2_ " "bidirectional pin \"set_string.ms_12__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_11__2_ " "bidirectional pin \"set_string.ms_11__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_10__2_ " "bidirectional pin \"set_string.ms_10__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_9__2_ " "bidirectional pin \"set_string.ms_9__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_8__2_ " "bidirectional pin \"set_string.ms_8__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_7__2_ " "bidirectional pin \"set_string.ms_7__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_6__2_ " "bidirectional pin \"set_string.ms_6__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_5__2_ " "bidirectional pin \"set_string.ms_5__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_4__2_ " "bidirectional pin \"set_string.ms_4__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_15__1_ " "bidirectional pin \"set_string.ms_15__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_14__1_ " "bidirectional pin \"set_string.ms_14__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_13__1_ " "bidirectional pin \"set_string.ms_13__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_12__1_ " "bidirectional pin \"set_string.ms_12__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_11__1_ " "bidirectional pin \"set_string.ms_11__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_10__1_ " "bidirectional pin \"set_string.ms_10__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_9__1_ " "bidirectional pin \"set_string.ms_9__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_8__1_ " "bidirectional pin \"set_string.ms_8__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_7__1_ " "bidirectional pin \"set_string.ms_7__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_6__1_ " "bidirectional pin \"set_string.ms_6__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_5__1_ " "bidirectional pin \"set_string.ms_5__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_4__1_ " "bidirectional pin \"set_string.ms_4__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_15__0_ " "bidirectional pin \"set_string.ms_15__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_14__0_ " "bidirectional pin \"set_string.ms_14__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_13__0_ " "bidirectional pin \"set_string.ms_13__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_12__0_ " "bidirectional pin \"set_string.ms_12__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_11__0_ " "bidirectional pin \"set_string.ms_11__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_10__0_ " "bidirectional pin \"set_string.ms_10__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_9__0_ " "bidirectional pin \"set_string.ms_9__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_8__0_ " "bidirectional pin \"set_string.ms_8__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_7__0_ " "bidirectional pin \"set_string.ms_7__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_6__0_ " "bidirectional pin \"set_string.ms_6__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_5__0_ " "bidirectional pin \"set_string.ms_5__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_4__0_ " "bidirectional pin \"set_string.ms_4__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_15__1_ " "bidirectional pin \"set_string.ls_15__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_14__1_ " "bidirectional pin \"set_string.ls_14__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_13__1_ " "bidirectional pin \"set_string.ls_13__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_12__1_ " "bidirectional pin \"set_string.ls_12__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_11__1_ " "bidirectional pin \"set_string.ls_11__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_10__1_ " "bidirectional pin \"set_string.ls_10__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_9__1_ " "bidirectional pin \"set_string.ls_9__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_8__1_ " "bidirectional pin \"set_string.ls_8__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_7__1_ " "bidirectional pin \"set_string.ls_7__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_6__1_ " "bidirectional pin \"set_string.ls_6__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_5__1_ " "bidirectional pin \"set_string.ls_5__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_4__1_ " "bidirectional pin \"set_string.ls_4__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_15__0_ " "bidirectional pin \"set_string.ls_15__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_14__0_ " "bidirectional pin \"set_string.ls_14__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_13__0_ " "bidirectional pin \"set_string.ls_13__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_12__0_ " "bidirectional pin \"set_string.ls_12__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_11__0_ " "bidirectional pin \"set_string.ls_11__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_10__0_ " "bidirectional pin \"set_string.ls_10__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_9__0_ " "bidirectional pin \"set_string.ls_9__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_8__0_ " "bidirectional pin \"set_string.ls_8__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_7__0_ " "bidirectional pin \"set_string.ls_7__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_6__0_ " "bidirectional pin \"set_string.ls_6__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_5__0_ " "bidirectional pin \"set_string.ls_5__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_4__0_ " "bidirectional pin \"set_string.ls_4__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_3__2_ " "bidirectional pin \"set_string.ms_3__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_2__2_ " "bidirectional pin \"set_string.ms_2__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_3__1_ " "bidirectional pin \"set_string.ms_3__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_2__1_ " "bidirectional pin \"set_string.ms_2__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_3__0_ " "bidirectional pin \"set_string.ms_3__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ms_2__0_ " "bidirectional pin \"set_string.ms_2__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_3__1_ " "bidirectional pin \"set_string.ls_3__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_2__1_ " "bidirectional pin \"set_string.ls_2__1_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_3__0_ " "bidirectional pin \"set_string.ls_3__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "set_string.ls_2__0_ " "bidirectional pin \"set_string.ls_2__0_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_15__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_15__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_14__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_14__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_13__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_13__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_12__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_12__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_11__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_11__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_10__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_10__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_9__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_9__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_8__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_8__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_7__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_7__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_6__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_6__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_5__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_5__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_4__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_4__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_15__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_15__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_14__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_14__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_13__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_13__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_12__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_12__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_11__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_11__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_10__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_10__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_9__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_9__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_8__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_8__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_7__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_7__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_6__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_6__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_5__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_5__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_4__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_4__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_15__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_15__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_14__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_14__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_13__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_13__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_12__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_12__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_11__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_11__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_10__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_10__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_9__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_9__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_8__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_8__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_7__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_7__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_6__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_6__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_5__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_5__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_4__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_4__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_3__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_3__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ms_2__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ms_2__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_3__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_3__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_2__3_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_2__3_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_3__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_3__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.t_string.set_string.ls_2__2_ " "bidirectional pin \"global.bp.work.t_string.set_string.ls_2__2_\" has no driver" {  } {  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609091603839 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1609091603839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609091604423 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "112 " "Attempting to remove 112 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_15__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_15__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_14__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_14__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_13__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_13__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_12__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_12__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_11__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_11__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_10__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_10__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_9__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_9__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_8__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_8__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_7__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_7__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_6__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_6__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_5__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_5__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_4__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_4__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_15__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_15__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_14__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_14__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_13__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_13__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_12__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_12__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_11__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_11__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_10__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_10__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_9__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_9__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_8__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_8__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_7__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_7__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_6__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_6__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_5__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_5__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_4__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_4__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_15__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_15__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_14__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_14__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_13__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_13__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_12__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_12__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_11__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_11__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_10__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_10__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_9__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_9__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_8__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_8__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_7__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_7__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_6__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_6__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_5__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_5__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_4__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_4__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_3__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_3__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_2__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_2__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_3__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_3__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_2__3_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_2__3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_3__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_3__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_2__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_2__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_15__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_15__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_14__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_14__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_13__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_13__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_12__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_12__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_11__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_11__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_10__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_10__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_9__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_9__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_8__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_8__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_7__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_7__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_6__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_6__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_5__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_5__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_4__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_4__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_15__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_15__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_14__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_14__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_13__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_13__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_12__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_12__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_11__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_11__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_10__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_10__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_9__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_9__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_8__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_8__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_7__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_7__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_6__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_6__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_5__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_5__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_4__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_4__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_15__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_15__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_14__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_14__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_13__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_13__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_12__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_12__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_11__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_11__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_10__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_10__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_9__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_9__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_8__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_8__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_7__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_7__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_6__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_6__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_5__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_5__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_4__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_4__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_15__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_15__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_14__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_14__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_13__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_13__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_12__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_12__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_11__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_11__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_10__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_10__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_9__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_9__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_8__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_8__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_7__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_7__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_6__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_6__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_5__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_5__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_4__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_4__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_15__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_15__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_14__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_14__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_13__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_13__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_12__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_12__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_11__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_11__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_10__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_10__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_9__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_9__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_8__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_8__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_7__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_7__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_6__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_6__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_5__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_5__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_4__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_4__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_3__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_3__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_2__2_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_2__2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_3__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_3__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_2__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_2__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_3__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_3__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ms_2__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ms_2__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_3__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_3__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_2__1_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_2__1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_3__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_3__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.t_string.set_string.ls_2__0_~output " "Removed I/O cell \"global.bp.work.t_string.set_string.ls_2__0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1609091607252 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1609091607252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609091607269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609091607269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "858 " "Implemented 858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609091607464 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609091607464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "842 " "Implemented 842 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609091607464 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1609091607464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609091607464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609091607495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 20:53:27 2020 " "Processing ended: Sun Dec 27 20:53:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609091607495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609091607495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609091607495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609091607495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609091609172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609091609184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 20:53:28 2020 " "Processing started: Sun Dec 27 20:53:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609091609184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609091609184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ls -c ls " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ls -c ls" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609091609184 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609091609555 ""}
{ "Info" "0" "" "Project  = ls" {  } {  } 0 0 "Project  = ls" 0 0 "Fitter" 0 0 1609091609556 ""}
{ "Info" "0" "" "Revision = ls" {  } {  } 0 0 "Revision = ls" 0 0 "Fitter" 0 0 1609091609556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609091609676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ls EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ls\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609091609693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609091609763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609091609764 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 13 5 0 0 " "Implementing clock multiplication of 13, clock division of 5, and phase shift of 0 degrees (0 ps) for hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609091609817 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 13 2 0 0 " "Implementing clock multiplication of 13, clock division of 2, and phase shift of 0 degrees (0 ps) for hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1609091609817 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1609091609817 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609091609913 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609091609933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609091610973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609091610973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609091610973 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609091610973 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609091610979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609091610979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609091610979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609091610979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609091610979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609091610979 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609091610980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ls.sdc " "Synopsys Design Constraints File file not found: 'ls.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609091611517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609091611517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609091611520 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1609091611526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609091611527 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609091611527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609091611599 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609091611599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node hdmi:hdmi_inst\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609091611599 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609091611599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "Automatically promoted node hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609091611599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_comb_bita0 " "Destination node hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_7ph.tdf" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/cntr_7ph.tdf" 31 2 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609091611599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_p~output " "Destination node clk_p~output" {  } { { "ls.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609091611599 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_n~output " "Destination node clk_n~output" {  } { { "ls.sv" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/ls.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609091611599 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609091611599 ""}  } { { "db/cntr_7ph.tdf" "" { Text "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/db/cntr_7ph.tdf" 36 17 0 } } { "temporary_test_loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609091611599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609091611856 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609091611857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609091611857 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609091611859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609091611860 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609091611861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609091611861 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609091611862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609091611862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609091611863 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609091611863 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609091611891 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609091611899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609091612448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609091612654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609091612669 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609091614903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609091614904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609091615205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609091615956 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609091615956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609091616802 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609091616802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609091616806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609091616942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609091616951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609091617144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609091617145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609091617471 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609091618011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/output_files/ls.fit.smsg " "Generated suppressed messages file C:/Projects/FPGA/SystemVerilog/GitHubRelease/logic_slice/output_files/ls.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609091618312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5496 " "Peak virtual memory: 5496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609091618881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 20:53:38 2020 " "Processing ended: Sun Dec 27 20:53:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609091618881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609091618881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609091618881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609091618881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609091620166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609091620176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 20:53:40 2020 " "Processing started: Sun Dec 27 20:53:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609091620176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609091620176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ls -c ls " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ls -c ls" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609091620176 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609091621058 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609091621078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609091621340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 20:53:41 2020 " "Processing ended: Sun Dec 27 20:53:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609091621340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609091621340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609091621340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609091621340 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609091621973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609091623111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609091623121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 20:53:42 2020 " "Processing started: Sun Dec 27 20:53:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609091623121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609091623121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ls -c ls " "Command: quartus_sta ls -c ls" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609091623121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1609091623513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609091624627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ls.sdc " "Synopsys Design Constraints File file not found: 'ls.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1609091624904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624905 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name osc osc " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name osc osc" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609091624906 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 13 -duty_cycle 50.00 -name \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 13 -duty_cycle 50.00 -name \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609091624906 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 13 -duty_cycle 50.00 -name \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1609091624906 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609091624906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624906 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609091624906 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609091624906 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1609091624910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609091624910 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609091624911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609091624923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609091624973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609091624973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.334 " "Worst-case setup slack is -6.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.334             -70.286 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.334             -70.286 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.151            -572.555 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "   -6.151            -572.555 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563              -1.563 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.563              -1.563 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "    0.432               0.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.555               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609091624989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609091624993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -220.076 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "   -1.487            -220.076 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.589               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.566               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.566               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 osc  " "    9.934               0.000 osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091624996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091624996 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609091625058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609091625082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609091625438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609091625573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609091625587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609091625587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.798 " "Worst-case setup slack is -5.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.798            -530.790 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "   -5.798            -530.790 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.797             -63.855 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.797             -63.855 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.352              -1.352 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.352              -1.352 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091625592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.349               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "    0.382               0.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091625599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609091625604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609091625610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -220.076 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "   -1.487            -220.076 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.589               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.563               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.563               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 osc  " "    9.943               0.000 osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091625614 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609091625683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609091625826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609091625829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609091625829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.929 " "Worst-case setup slack is -2.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929             -32.596 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.929             -32.596 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.107            -165.860 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "   -2.107            -165.860 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.833              -0.833 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.833              -0.833 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091625834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "    0.178               0.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.249               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091625843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609091625850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609091625857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\]  " "   -1.000            -148.000 hdmi:hdmi_inst\|counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_7ph:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.076               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.644               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.644               0.000 hdmi_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 osc  " "    9.594               0.000 osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609091625862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609091625862 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609091626322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609091626322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609091626404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 20:53:46 2020 " "Processing ended: Sun Dec 27 20:53:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609091626404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609091626404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609091626404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609091626404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609091627146 ""}
