// Seed: 1687604660
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wand id_3
);
  wire id_5, id_6;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6
    , id_15,
    input tri id_7,
    input wand id_8,
    output supply0 id_9,
    input wand id_10,
    input wor id_11,
    output wire id_12,
    input tri id_13
    , id_16
);
  id_17(
      id_10, 1'd0
  );
  logic id_18 = 1 + -1'b0;
  parameter id_19 = 1;
  logic id_20;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_13
  );
  assign modCall_1.id_3 = 0;
  wire id_21;
  assign id_21 = id_15;
  logic id_22;
  assign id_20 = -1;
  assign id_20 = id_18;
endmodule
