
*** Running vitis_hls
    with args -f krnl_s2mm.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'Will' on host 'caadlab-01.bu.edu' (Linux_x86_64 version 3.10.0-1160.49.1.el7.x86_64) on Wed Aug 17 15:59:40 EDT 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm'
Sourcing Tcl script 'krnl_s2mm.tcl'
INFO: [HLS 200-1510] Running: open_project krnl_s2mm 
INFO: [HLS 200-10] Creating and opening project '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm'.
INFO: [HLS 200-1510] Running: set_top krnl_s2mm 
INFO: [HLS 200-1510] Running: add_files /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp -cflags   
INFO: [HLS 200-10] Adding design file '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname krnl_s2mm 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.7 seconds. CPU system time: 0.83 seconds. Elapsed time: 8.06 seconds; current allocated memory: 264.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-241] Aggregating maxi variable 'out' with compact=none mode in 512-bits (/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:52:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_66_1'(/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'krnl_s2mm' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'krnl_s2mm' (/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:68:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<16>s.i16' into 'krnl_s2mm' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'krnl_s2mm' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'krnl_s2mm' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.35 seconds. CPU system time: 0.78 seconds. Elapsed time: 6.13 seconds; current allocated memory: 272.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 272.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 272.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 272.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_1' (/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp:66) in function 'krnl_s2mm' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_s2mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 336.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_s2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 336.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1' pipeline 'VITIS_LOOP_66_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_s2mm_Pipeline_VITIS_LOOP_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_s2mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/n2k_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_s2mm/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_s2mm' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'size', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_s2mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 336.172 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 336.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_s2mm.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_s2mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16.25 seconds. CPU system time: 1.83 seconds. Elapsed time: 17.59 seconds; current allocated memory: -865.105 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2903.887 ; gain = 2.020 ; free physical = 37520 ; free virtual = 112901
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Running package_xo -xo_path /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution/impl/export.xo -kernel_name krnl_s2mm -kernel_xml /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/src/krnl_s2mm.cpp -ip_directory /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution/impl/ip/ip_unzip_dir -design_xml /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution/.autopilot/db/krnl_s2mm.design.xml -debug_directory /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution/.debug -hls_directory /home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw_emu/_x/krnl_s2mm/krnl_s2mm/krnl_s2mm/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 16:00:28 2022...
INFO: [HLS 200-802] Generated output file krnl_s2mm/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 28.67 seconds. CPU system time: 2.44 seconds. Elapsed time: 36.95 seconds; current allocated memory: 0.000 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 50.17 seconds. Total CPU system time: 5.51 seconds. Total elapsed time: 58.41 seconds; peak allocated memory: 1.173 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Aug 17 16:00:38 2022...
