Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Nov 25 23:06:55 2017
| Host         : localhost.localdomain running 64-bit Fedora release 26 (Twenty Six)
| Command      : report_control_sets -verbose -file calc_top_control_sets_placed.rpt
| Design       : calc_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              55 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             145 |           55 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | i_calc_ctrl/i_calc_ctrl/_n_0       | reset_i_IBUF     |                1 |              1 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/__2_n_0                | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/workNumber1_s[0]       | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG | i_io_ctrl/pbsync_0                 | reset_i_IBUF     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/__1_n_0                | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/op1_o[11]_i_1_n_0      | reset_i_IBUF     |                3 |             12 |
|  clk_i_IBUF_BUFG | i_io_ctrl/s_1khzen_reg_n_0         | reset_i_IBUF     |                5 |             12 |
|  clk_i_IBUF_BUFG | i_io_ctrl/swsync                   | reset_i_IBUF     |                4 |             16 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/E[0]                   | reset_i_IBUF     |                9 |             17 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/__0_n_0                | reset_i_IBUF     |               15 |             30 |
|  clk_i_IBUF_BUFG | i_calc_ctrl/oddNumber_s_reg[15][0] | reset_i_IBUF     |               10 |             32 |
|  clk_i_IBUF_BUFG |                                    | reset_i_IBUF     |               18 |             55 |
+------------------+------------------------------------+------------------+------------------+----------------+


