Analysis & Synthesis Status : Successful - Sat May 16 11:11:10 2020
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name : divclock
Top-level Entity Name : top
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 51
Total pins : 28
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
