[{"name": "\u5c24\u4fe1\u7a0b", "email": "scyou@ntut.edu.tw", "latestUpdate": "2017-09-11 14:36:47", "objective": "\uff11.\u6578\u7cfb\uff1a\u6578\u4f4d\u7cfb\u7d71\u6240\u4f7f\u7528\u4e4b\u5404\u7a2e\u6578\u7cfb\u53ca\u5176\u8f49\u63db\u4e4b\u65b9\u6cd5\uff12.\u5e03\u6c0f\u4ee3\u6578\uff1a\u4e86\u89e3\u5e03\u6c0f\u4ee3\u6578\u7684\u57fa\u672c\u904b\u7b97\u6cd5\u548c\u5b9a\u5f8b\uff0c\u53ca\u8a8d\u8b58\u57fa\u672c\u908f\u8f2f \u53ca\u908f\u8f2f\u9598\uff13.\t\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\uff1a\u4ecb\u7d39\u5404\u7a2e\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\u65b9\u6cd5\uff14.\u7d44\u5408\u908f\u8f2f\uff1a\u5e03\u6c0f\u4ee3\u6578\u53ca\u908f\u8f2f\u9598\uff0c\u8a08\u5206\u6790\u5404\u7a2e\u7d44\u5408\u908f\u8f2f\u96fb\u8def\uff15.\u53ef\u7a0b\u5f0f\u908f\u8f2f\u9663\u5217\uff1a\u4ecb\u7d39\uff30\uff2c\uff21\uff0c\uff30\uff21\uff2c\uff0c\uff26\uff30\uff27\uff21\u7b49\u4e4b\u8a2d\u8a08\u65b9\u6cd5\uff16.\u6b63\u53cd\u5668\uff1a\u4ecb\u7d39\u5404\u7a2e\u6b63\u53cd\u5668\u96fb\u8def\u53ca\u4e86\u89e3\u5176\u57fa\u7279\u6027\uff17.\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\uff1a\u4ecb\u7d39\u5404\u7a2e\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\u5206\u6790\u8207\u8a2d\u8a08\u4e4b\u65b9\u6cd5 \uff18.\u905e\u8ff4\u7db2\u8def\uff1a\u4ecb\u7d39\u905e\u8ff4\u7db2\u8def\u4e4b\u8a2d\u8a08\u65b9\u6cd5", "schedule": "Week 1. Announcements & Number Systems (CH 1)\r\nWeek 2. Number Systems (CH 1) & Boolean Algebra (CH 2 - 3)\r\nWeek 3. Boolean Algebra (CH 4) & Karnaugh Map (CH 5)\r\nWeek 4. Karnaugh Map (CH 5)\r\nWeek 5. Karnaugh Map (CH 5) & Quiz (I) \r\nWeek 6. Quin-McClusky Method (CH 6)\r\nWeek 7. Multilevel NAND/NOR (CH 7) & Quiz (II)\r\nWeek 8. Timing Hazards (CH 8) & Design with MSI (CH 9)\r\nWeek 9. Intro to VHDL (CH 10)\r\nWeek 10. MT & MT sol\r\nWeek 11. Latches and Flip-Flops (CH 11)\r\nWeek 12. Registers & Counters (CH 12) & Sequential Circuit Analysis (CH13)\r\nWeek 13. Sequential Circuit Analysis (CH13)\r\nWeek 14. Sequential Circuit Design (CH 14, 16)\r\nWeek 15. Sequential Circuit Design (CH 14, 16)\r\nWeek 16. VHDL for sequential circuits\r\nWeek 17. Logic Family & Specifications \r\nWeek 18. Final Exam", "scorePolicy": "HW 10 %\r\nQuiz 10 %\r\nMT 35 %\r\nFinal 45 %\r\nParticipation (up to) 5 %", "materials": "Ruth & Kinney, Fundamentals of Logic Design, 7th ed.", "foreignLanguageTextbooks": true}]