// Seed: 476638792
module module_0;
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    output uwire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    input uwire id_11,
    output uwire id_12
    , id_15,
    output supply0 id_13
);
  wire id_16;
  assign (highz1, pull0) id_13 = 1'b0;
  assign id_7 = id_11;
  assign id_12 = id_15;
  module_0();
  wire id_17 = id_16;
  assign id_5 = 1'b0 ? 1 : id_10;
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_12 = id_10;
  wire id_21;
  wire id_22;
endmodule
