
proc get_design_libraries {} {
  set libraries [dict create]
  dict set libraries alt_em10g32_181                                 1
  dict set libraries alt_usxgmii_mac                                 1
  dict set libraries altera_common_sv_packages                       1
  dict set libraries alt_mge_phy_pcs_181                             1
  dict set libraries alt_mge_phy_xcvr_term_181                       1
  dict set libraries altera_xcvr_native_a10_181                      1
  dict set libraries alt_mge_phy_181                                 1
  dict set libraries alt_usxgmii_phy                                 1
  dict set libraries address_decoder_channel_csr_clk                 1
  dict set libraries altera_merlin_slave_translator_181              1
  dict set libraries address_decoder_channel_mac                     1
  dict set libraries altera_merlin_master_translator_181             1
  dict set libraries address_decoder_channel_master                  1
  dict set libraries address_decoder_channel_phy                     1
  dict set libraries address_decoder_channel_xcvr_rcfg               1
  dict set libraries altera_merlin_master_agent_181                  1
  dict set libraries altera_merlin_slave_agent_181                   1
  dict set libraries altera_avalon_sc_fifo_181                       1
  dict set libraries altera_merlin_router_181                        1
  dict set libraries altera_merlin_traffic_limiter_181               1
  dict set libraries alt_hiconnect_sc_fifo_181                       1
  dict set libraries altera_merlin_demultiplexer_181                 1
  dict set libraries altera_merlin_multiplexer_181                   1
  dict set libraries altera_mm_interconnect_181                      1
  dict set libraries altera_reset_controller_181                     1
  dict set libraries address_decoder_channel                         1
  dict set libraries address_decoder_multi_channel_channel_0         1
  dict set libraries address_decoder_multi_channel_channel_1         1
  dict set libraries address_decoder_multi_channel_channel_10        1
  dict set libraries address_decoder_multi_channel_channel_11        1
  dict set libraries address_decoder_multi_channel_channel_2         1
  dict set libraries address_decoder_multi_channel_channel_3         1
  dict set libraries address_decoder_multi_channel_channel_4         1
  dict set libraries address_decoder_multi_channel_channel_5         1
  dict set libraries address_decoder_multi_channel_channel_6         1
  dict set libraries address_decoder_multi_channel_channel_7         1
  dict set libraries address_decoder_multi_channel_channel_8         1
  dict set libraries address_decoder_multi_channel_channel_9         1
  dict set libraries address_decoder_multi_channel_csr_clk           1
  dict set libraries address_decoder_multi_channel_master            1
  dict set libraries address_decoder_multi_channel                   1
  dict set libraries address_decoder_top_csr_clk                     1
  dict set libraries address_decoder_top_mac_clk                     1
  dict set libraries address_decoder_top_master                      1
  dict set libraries altera_avalon_mm_clock_crossing_bridge_181      1
  dict set libraries address_decoder_top_mm_clock_crossing_bridge    1
  dict set libraries address_decoder_top_multi_channel               1
  dict set libraries address_decoder_top_traffic_controller_ch_0_1   1
  dict set libraries address_decoder_top_traffic_controller_ch_10_11 1
  dict set libraries address_decoder_top_traffic_controller_ch_2_3   1
  dict set libraries address_decoder_top_traffic_controller_ch_4_5   1
  dict set libraries address_decoder_top_traffic_controller_ch_6_7   1
  dict set libraries address_decoder_top_traffic_controller_ch_8_9   1
  dict set libraries address_decoder_top                             1
  dict set libraries altera_jtag_dc_streaming_181                    1
  dict set libraries timing_adapter_181                              1
  dict set libraries altera_avalon_st_bytes_to_packets_181           1
  dict set libraries altera_avalon_st_packets_to_bytes_181           1
  dict set libraries altera_avalon_packets_to_master_181             1
  dict set libraries channel_adapter_181                             1
  dict set libraries altera_jtag_avalon_master_181                   1
  dict set libraries alt_jtag_csr_master                             1
  dict set libraries altera_xcvr_atx_pll_a10_181                     1
  dict set libraries alt_mge_xcvr_atx_pll_10g                        1
  dict set libraries altera_xcvr_fpll_a10_181                        1
  dict set libraries alt_mge_core_pll                                1
  dict set libraries altera_xcvr_reset_control_181                   1
  dict set libraries alt_mge_xcvr_reset_ctrl_channel                 1
  dict set libraries alt_mge_xcvr_reset_ctrl_txpll                   1
  return $libraries
}

proc get_memory_files {QSYS_SIMDIR} {
  set memory_files [list]
  return $memory_files
}

proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "altera_common_sv_packages::altera_xcvr_native_a10_functions_h" "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/altera_xcvr_native_a10_functions_h.sv"]\"  -work altera_common_sv_packages"
  return $design_files
}

proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [list]
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../models/"]} \"[normalize_path "$QSYS_SIMDIR/../models/tb_top.sv"]\"  "                                                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/alt_mge_channel.v"]\"  "                                                                                                                                                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/alt_mge_multi_channel.sv"]\"  "                                                                                                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/alt_mge_reset_synchronizer.v"]\"  "                                                                                                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/alt_em10g32.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/alt_em10g32unit.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_clk_rst.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_clock_crosser.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v"]\"  -work alt_em10g32_181"                                                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_creg_map.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_creg_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_frm_decoder.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_pipeline_base.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_reset_synchronizer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rr_clock_crosser.v"]\"  -work alt_em10g32_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rst_cnt.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v"]\"  -work alt_em10g32_181"                                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_overflow.v"]\"  -work alt_em10g32_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_preamble.v"]\"  -work alt_em10g32_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_frm_control.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pfc_flow_control.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v"]\"  -work alt_em10g32_181"                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_layer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_status_aligner.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_stat_mem.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_stat_reg.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_data_frm_gen.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_srcaddr_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_err_aligner.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_flow_control.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_frm_arbiter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_frm_muxer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_frm_gen.v"]\"  -work alt_em10g32_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_req.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rr_buffer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_layer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_sc_fifo.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v"]\"  -work alt_em10g32_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v"]\"  -work alt_em10g32_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v"]\"  -work alt_em10g32_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v"]\"  -work alt_em10g32_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v"]\"  -work alt_em10g32_181"                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v"]\"  -work alt_em10g32_181"                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v"]\"  -work alt_em10g32_181"                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v"]\"  -work alt_em10g32_181"                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v"]\"  -work alt_em10g32_181"                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v"]\"  -work alt_em10g32_181"                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v"]\"  -work alt_em10g32_181"                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_altsyncram_bundle.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_altsyncram.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v"]\"  -work alt_em10g32_181"                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v"]\"  -work alt_em10g32_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_dec_18_12.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_dec_39_32.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_enc_12_18.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_enc_32_39.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v"]\"  -work alt_em10g32_181"                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii_ultra.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avst_to_gmii_if.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_to_avst_if.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_tsu.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_tsu.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_lpm_mult.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_aligner.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_detector.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_crc_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_ptp_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v"]\"  -work alt_em10g32_181"                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_ptp_processor.v"]\"  -work alt_em10g32_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_ptp_top.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_xgmii_crc_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_xgmii_tsu.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc328generator.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32ctl8.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32galois8.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_crc_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_crc_inserter.v"]\"  -work alt_em10g32_181"                                                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_crc32.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/alt_em10g32_avalon_dc_fifo.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/alt_em10g32_dcfifo_synchronizer_bundle.v"]\"  -work alt_em10g32_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/alt_em10g32_std_synchronizer.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/alt_em10g32_181/sim/altera_std_synchronizer_nocut.v"]\"  -work alt_em10g32_181"                                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/mac/alt_usxgmii_mac/sim/alt_usxgmii_mac.v"]\"  -work alt_usxgmii_mac"                                                                                                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_async_fifo_fpga.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_bitsync.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_mbow_clock_crosser.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_pcs.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_pcs_csr_top.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_pcs_rst_sync.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_pipeline_base.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_std_synchronizer_bundle.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_an_top.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_creg_map.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_creg_top.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_incr_cnt.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_pcs.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_rx_64_to_32_wadpt.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_rx_data_derep.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_rx_rm_fifo.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_rx_rm_fifo_top.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_rx_top.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_tx_32_to_64_wadpt.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_tx_clockcomp_fifo.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_tx_data_mux.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_tx_data_rep.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_tx_top.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxg32_umii_fault.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_xgmii_1588_latency.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_xgmii_1588_ppm_counter.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_xgmii_clockcomp.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_xgmii_pcs.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_xgmii_rx_fifo.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_xgmii_soft_fifo.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_1588_ppm_counter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_a_fifo_24.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_carrier_sense.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_clock_crosser.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_colision_detect.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_control.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_gray_cnt.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_gxb_aligned_rxsync.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_host_control.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_mdio_reg.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_mii_rx_if_pcs.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_mii_tx_if_pcs.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_ph_calculator.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_pma_gige.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_pma.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_reset_synchronizer.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_rx_converter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_rx_encapsulation_strx_gx.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_rx_fifo_rd.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_sdpm_altsyncram.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_sgmii_clk_enable.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_std_synchronizer.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_top_1000_base_x_strx_gx.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_top_autoneg.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_top_pcs_strx_gx.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_top_rx_converter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_top_sgmii_strx_gx.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_top_tx_converter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_tx_converter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_tx_encapsulation.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_xcvr_resync.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_xcvr_latency_pulse_measurement.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/latency_pulse_measurement.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_sgmii_8_to_16_converter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge16_pcs_sgmii_16_to_8_converter.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/mentor/alt_mge_phy_usxgmii_1588_latency.sv"]\" -L altera_common_sv_packages -work alt_mge_phy_pcs_181"                                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_pcs_181/sim/altera_std_synchronizer_nocut.v"]\"  -work alt_mge_phy_pcs_181"                                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_xcvr_term_181/sim/mentor/alt_mge_phy_gf_clock_mux.v"]\"  -work alt_mge_phy_xcvr_term_181"                                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_xcvr_term_181/sim/mentor/alt_mge16_phy_xcvr_term.v"]\"  -work alt_mge_phy_xcvr_term_181"                                                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_resync.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_arbiter.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_resync.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                        
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/mentor/alt_xcvr_arbiter.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/twentynm_pcs.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/twentynm_pma.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/twentynm_xcvr_avmm.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/twentynm_xcvr_native.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/mentor/twentynm_pcs.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/mentor/twentynm_pma.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_avmm.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/mentor/twentynm_xcvr_native.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/a10_avmm_h.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_native_pipe_retry.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_native_avmm_csr.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_native_prbs_accum.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_native_odi_accel.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_arb.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_params_h.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/pcie_mgmt_commands_h.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/pcie_mgmt_functions_h.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/pcie_mgmt_program.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/pcie_mgmt_cpu.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/pcie_mgmt_master.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/altera_xcvr_native_pcie_dfe_ip.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/reconfig/alt_mge_phy_reconfig_parameters_CFG0.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_usxgmii_phy_altera_xcvr_native_a10_181_abaevuq.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/altera_xcvr_native_a10_181/sim/alt_xcvr_native_rcfg_opt_logic_abaevuq.sv"]\" -L altera_common_sv_packages -work altera_xcvr_native_a10_181"                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/alt_mge_phy_181/sim/alt_usxgmii_phy_alt_mge_phy_181_ofhxqti.v"]\"  -work alt_mge_phy_181"                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/phy/alt_usxgmii_phy/sim/alt_usxgmii_phy.v"]\"  -work alt_usxgmii_phy"                                                                                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_csr_clk/sim/address_decoder_channel_csr_clk.v"]\"  -work address_decoder_channel_csr_clk"                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_mac/altera_merlin_slave_translator_181/sim/address_decoder_channel_mac_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_mac/sim/address_decoder_channel_mac.v"]\"  -work address_decoder_channel_mac"                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_master/altera_merlin_master_translator_181/sim/address_decoder_channel_master_altera_merlin_master_translator_181_mhudjri.sv"]\"  -work altera_merlin_master_translator_181"                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_master/sim/address_decoder_channel_master.v"]\"  -work address_decoder_channel_master"                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_phy/altera_merlin_slave_translator_181/sim/address_decoder_channel_phy_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_phy/sim/address_decoder_channel_phy.v"]\"  -work address_decoder_channel_phy"                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_xcvr_rcfg/altera_merlin_slave_translator_181/sim/address_decoder_channel_xcvr_rcfg_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_xcvr_rcfg/sim/address_decoder_channel_xcvr_rcfg.v"]\"  -work address_decoder_channel_xcvr_rcfg"                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_master_translator_181/sim/address_decoder_channel_altera_merlin_master_translator_181_mhudjri.sv"]\"  -work altera_merlin_master_translator_181"                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_slave_translator_181/sim/address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_master_agent_181/sim/address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq.sv"]\"  -work altera_merlin_master_agent_181"                                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_181/sim/address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa.sv"]\"  -work altera_merlin_slave_agent_181"                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_slave_agent_181"                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_avalon_sc_fifo_181/sim/address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i.v"]\"  -work altera_avalon_sc_fifo_181"                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_router_181/sim/address_decoder_channel_altera_merlin_router_181_4jbpu4a.sv"]\"  -work altera_merlin_router_181"                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_router_181/sim/address_decoder_channel_altera_merlin_router_181_uk6yv3a.sv"]\"  -work altera_merlin_router_181"                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_181/sim/address_decoder_channel_altera_merlin_traffic_limiter_181_3qlefua.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_infer_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_fifo_empty.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a6.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a7.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_reg_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_181/sim/address_decoder_channel_altera_merlin_traffic_limiter_181_cjprurq.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_181/sim/altera_merlin_reorder_memory.sv"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_181/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_181/sim/address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq.sv"]\"  -work altera_merlin_traffic_limiter_181"                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_181/sim/address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_181/sim/address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                        
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_181/sim/address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_181/sim/address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                        
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_mm_interconnect_181/sim/address_decoder_channel_altera_mm_interconnect_181_ua2ricy.v"]\"  -work altera_mm_interconnect_181"                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_reset_controller_181/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_181"                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/altera_reset_controller_181/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_181"                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_channel/sim/address_decoder_channel.v"]\"  -work address_decoder_channel"                                                                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_0/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_0_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_0/sim/address_decoder_multi_channel_channel_0.v"]\"  -work address_decoder_multi_channel_channel_0"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_1/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_1_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_1/sim/address_decoder_multi_channel_channel_1.v"]\"  -work address_decoder_multi_channel_channel_1"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_10/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_10_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_10/sim/address_decoder_multi_channel_channel_10.v"]\"  -work address_decoder_multi_channel_channel_10"                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_11/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_11_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_11/sim/address_decoder_multi_channel_channel_11.v"]\"  -work address_decoder_multi_channel_channel_11"                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_2/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_2_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_2/sim/address_decoder_multi_channel_channel_2.v"]\"  -work address_decoder_multi_channel_channel_2"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_3/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_3_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_3/sim/address_decoder_multi_channel_channel_3.v"]\"  -work address_decoder_multi_channel_channel_3"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_4/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_4_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_4/sim/address_decoder_multi_channel_channel_4.v"]\"  -work address_decoder_multi_channel_channel_4"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_5/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_5_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_5/sim/address_decoder_multi_channel_channel_5.v"]\"  -work address_decoder_multi_channel_channel_5"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_6/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_6_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_6/sim/address_decoder_multi_channel_channel_6.v"]\"  -work address_decoder_multi_channel_channel_6"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_7/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_7_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_7/sim/address_decoder_multi_channel_channel_7.v"]\"  -work address_decoder_multi_channel_channel_7"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_8/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_8_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_8/sim/address_decoder_multi_channel_channel_8.v"]\"  -work address_decoder_multi_channel_channel_8"                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_9/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_channel_9_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_channel_9/sim/address_decoder_multi_channel_channel_9.v"]\"  -work address_decoder_multi_channel_channel_9"                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_csr_clk/sim/address_decoder_multi_channel_csr_clk.v"]\"  -work address_decoder_multi_channel_csr_clk"                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_master/altera_merlin_master_translator_181/sim/address_decoder_multi_channel_master_altera_merlin_master_translator_181_mhudjri.sv"]\"  -work altera_merlin_master_translator_181"                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_multi_channel/address_decoder_multi_channel_master/sim/address_decoder_multi_channel_master.v"]\"  -work address_decoder_multi_channel_master"                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_master_translator_181/sim/address_decoder_multi_channel_altera_merlin_master_translator_181_mhudjri.sv"]\"  -work altera_merlin_master_translator_181"                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_translator_181/sim/address_decoder_multi_channel_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                                                        
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_master_agent_181/sim/address_decoder_multi_channel_altera_merlin_master_agent_181_t5eyqrq.sv"]\"  -work altera_merlin_master_agent_181"                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_181/sim/address_decoder_multi_channel_altera_merlin_slave_agent_181_a7g37xa.sv"]\"  -work altera_merlin_slave_agent_181"                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_slave_agent_181"                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_avalon_sc_fifo_181/sim/address_decoder_multi_channel_altera_avalon_sc_fifo_181_hseo73i.v"]\"  -work altera_avalon_sc_fifo_181"                                                                                                        
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_router_181/sim/address_decoder_multi_channel_altera_merlin_router_181_2r62dfa.sv"]\"  -work altera_merlin_router_181"                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_router_181/sim/address_decoder_multi_channel_altera_merlin_router_181_ssua6gq.sv"]\"  -work altera_merlin_router_181"                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_181/sim/address_decoder_multi_channel_altera_merlin_traffic_limiter_181_3qlefua.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/address_decoder_multi_channel_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_infer_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_fifo_empty.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a6.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a7.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/alt_hiconnect_sc_fifo_181/sim/alt_st_reg_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_181/sim/address_decoder_multi_channel_altera_merlin_traffic_limiter_181_cjprurq.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_181/sim/altera_merlin_reorder_memory.sv"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_181/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_181/sim/address_decoder_multi_channel_altera_merlin_traffic_limiter_181_reppfiq.sv"]\"  -work altera_merlin_traffic_limiter_181"                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/sim/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_181/sim/address_decoder_multi_channel_altera_merlin_multiplexer_181_grdugky.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/sim/address_decoder_multi_channel_altera_merlin_demultiplexer_181_otwqgqi.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_181/sim/address_decoder_multi_channel_altera_merlin_multiplexer_181_txx6epa.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_mm_interconnect_181/sim/address_decoder_multi_channel_altera_mm_interconnect_181_2yhwuoa.v"]\"  -work altera_mm_interconnect_181"                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_181/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_181"                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_181/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_multi_channel/sim/address_decoder_multi_channel.v"]\"  -work address_decoder_multi_channel"                                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_csr_clk/sim/address_decoder_top_csr_clk.v"]\"  -work address_decoder_top_csr_clk"                                                                                                                                               
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mac_clk/sim/address_decoder_top_mac_clk.v"]\"  -work address_decoder_top_mac_clk"                                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_master/altera_merlin_master_translator_181/sim/address_decoder_top_master_altera_merlin_master_translator_181_mhudjri.sv"]\"  -work altera_merlin_master_translator_181"                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_master/sim/address_decoder_top_master.v"]\"  -work address_decoder_top_master"                                                                                                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/sim/address_decoder_top_mm_clock_crossing_bridge_altera_avalon_mm_clock_crossing_bridge_181_kqxyhsq.v"]\"  -work altera_avalon_mm_clock_crossing_bridge_181"
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/sim/altera_avalon_dc_fifo.v"]\"  -work altera_avalon_mm_clock_crossing_bridge_181"                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/sim/altera_dcfifo_synchronizer_bundle.v"]\"  -work altera_avalon_mm_clock_crossing_bridge_181"                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_181/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_avalon_mm_clock_crossing_bridge_181"                                                                  
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_mm_clock_crossing_bridge/sim/address_decoder_top_mm_clock_crossing_bridge.v"]\"  -work address_decoder_top_mm_clock_crossing_bridge"                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_multi_channel/altera_merlin_slave_translator_181/sim/address_decoder_top_multi_channel_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_multi_channel/sim/address_decoder_top_multi_channel.v"]\"  -work address_decoder_top_multi_channel"                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_0_1/altera_merlin_slave_translator_181/sim/address_decoder_top_traffic_controller_ch_0_1_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_0_1/sim/address_decoder_top_traffic_controller_ch_0_1.v"]\"  -work address_decoder_top_traffic_controller_ch_0_1"                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_10_11/altera_merlin_slave_translator_181/sim/address_decoder_top_traffic_controller_ch_10_11_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_10_11/sim/address_decoder_top_traffic_controller_ch_10_11.v"]\"  -work address_decoder_top_traffic_controller_ch_10_11"                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_2_3/altera_merlin_slave_translator_181/sim/address_decoder_top_traffic_controller_ch_2_3_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_2_3/sim/address_decoder_top_traffic_controller_ch_2_3.v"]\"  -work address_decoder_top_traffic_controller_ch_2_3"                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_4_5/altera_merlin_slave_translator_181/sim/address_decoder_top_traffic_controller_ch_4_5_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_4_5/sim/address_decoder_top_traffic_controller_ch_4_5.v"]\"  -work address_decoder_top_traffic_controller_ch_4_5"                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_6_7/altera_merlin_slave_translator_181/sim/address_decoder_top_traffic_controller_ch_6_7_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_6_7/sim/address_decoder_top_traffic_controller_ch_6_7.v"]\"  -work address_decoder_top_traffic_controller_ch_6_7"                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_8_9/altera_merlin_slave_translator_181/sim/address_decoder_top_traffic_controller_ch_8_9_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/ip/address_decoder_top/address_decoder_top_traffic_controller_ch_8_9/sim/address_decoder_top_traffic_controller_ch_8_9.v"]\"  -work address_decoder_top_traffic_controller_ch_8_9"                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_master_translator_181/sim/address_decoder_top_altera_merlin_master_translator_181_mhudjri.sv"]\"  -work altera_merlin_master_translator_181"                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_slave_translator_181/sim/address_decoder_top_altera_merlin_slave_translator_181_5aswt6a.sv"]\"  -work altera_merlin_slave_translator_181"                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_master_agent_181/sim/address_decoder_top_altera_merlin_master_agent_181_t5eyqrq.sv"]\"  -work altera_merlin_master_agent_181"                                                                                                        
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_181/sim/address_decoder_top_altera_merlin_slave_agent_181_a7g37xa.sv"]\"  -work altera_merlin_slave_agent_181"                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_slave_agent_181"                                                                                                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_avalon_sc_fifo_181/sim/address_decoder_top_altera_avalon_sc_fifo_181_hseo73i.v"]\"  -work altera_avalon_sc_fifo_181"                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_2teq4gq.sv"]\"  -work altera_merlin_router_181"                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_5mbgx3i.sv"]\"  -work altera_merlin_router_181"                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_6ijft6i.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_ckol5lq.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_mm_interconnect_181/sim/address_decoder_top_altera_mm_interconnect_181_hhyhgxq.v"]\"  -work altera_mm_interconnect_181"                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_qvlxg5i.sv"]\"  -work altera_merlin_router_181"                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_jwtnfeq.sv"]\"  -work altera_merlin_router_181"                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_181/sim/address_decoder_top_altera_merlin_traffic_limiter_181_3qlefua.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/alt_st_infer_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/alt_st_fifo_empty.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a6.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a7.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/alt_hiconnect_sc_fifo_181/sim/alt_st_reg_scfifo.sv"]\"  -work alt_hiconnect_sc_fifo_181"                                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_181/sim/address_decoder_top_altera_merlin_traffic_limiter_181_cjprurq.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_181/sim/altera_merlin_reorder_memory.sv"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_181/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_merlin_traffic_limiter_181"                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_181/sim/address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq.sv"]\"  -work altera_merlin_traffic_limiter_181"                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_igrmv7i.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi.sv"]\"  -work altera_merlin_demultiplexer_181"                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_qmou4ia.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_181"                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_mm_interconnect_181/sim/address_decoder_top_altera_mm_interconnect_181_mvzerxq.v"]\"  -work altera_mm_interconnect_181"                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_reset_controller_181/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_181"                                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/altera_reset_controller_181/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_181"                                                                                                                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/address_decoder/address_decoder_top/sim/address_decoder_top.v"]\"  -work address_decoder_top"                                                                                                                                                                                              
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_jtag_dc_streaming.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                                
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_jtag_sld_node.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                                    
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_jtag_streaming.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_avalon_st_clock_crosser.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                          
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_remover.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                           
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_inserter.v"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_stage.sv"]\"  -work altera_jtag_dc_streaming_181"                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/timing_adapter_181/sim/alt_jtag_csr_master_timing_adapter_181_5bygnli.sv"]\"  -work timing_adapter_181"                                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_sc_fifo_181/sim/alt_jtag_csr_master_altera_avalon_sc_fifo_181_hseo73i.v"]\"  -work altera_avalon_sc_fifo_181"                                                                                                                         
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_st_bytes_to_packets_181/sim/altera_avalon_st_bytes_to_packets.v"]\"  -work altera_avalon_st_bytes_to_packets_181"                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_st_packets_to_bytes_181/sim/altera_avalon_st_packets_to_bytes.v"]\"  -work altera_avalon_st_packets_to_bytes_181"                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_avalon_packets_to_master_181/sim/altera_avalon_packets_to_master.v"]\"  -work altera_avalon_packets_to_master_181"                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_181/sim/alt_jtag_csr_master_channel_adapter_181_brosi3y.sv"]\"  -work channel_adapter_181"                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_181/sim/alt_jtag_csr_master_channel_adapter_181_imsynky.sv"]\"  -work channel_adapter_181"                                                                                                                                      
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_181/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_181"                                                                                                                                                   
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_181/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_181"                                                                                                                                                 
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_avalon_master_181/sim/alt_jtag_csr_master_altera_jtag_avalon_master_181_2tlssti.v"]\"  -work altera_jtag_avalon_master_181"                                                                                                             
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/jtag_avalon_master/alt_jtag_csr_master/sim/alt_jtag_csr_master.v"]\"  -work alt_jtag_csr_master"                                                                                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/twentynm_xcvr_avmm.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/twentynm_xcvr_avmm.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_resync.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_arbiter.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_resync.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_arbiter.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/a10_avmm_h.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_atx_pll_rcfg_arb.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/a10_xcvr_atx_pll.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_pll_embedded_debug.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_pll_avmm_csr.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                       
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/a10_xcvr_atx_pll.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_pll_embedded_debug.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                          
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/mentor/alt_xcvr_pll_avmm_csr.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_mge_xcvr_atx_pll_10g_altera_xcvr_atx_pll_a10_181_lszmxda.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/altera_xcvr_atx_pll_a10_181/sim/alt_xcvr_atx_pll_rcfg_opt_logic_lszmxda.sv"]\" -L altera_common_sv_packages -work altera_xcvr_atx_pll_a10_181"                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_atxpll/alt_mge_xcvr_atx_pll_10g/sim/alt_mge_xcvr_atx_pll_10g.v"]\"  -work alt_mge_xcvr_atx_pll_10g"                                                                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/twentynm_xcvr_avmm.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/mentor/twentynm_xcvr_avmm.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/alt_xcvr_resync.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/mentor/alt_xcvr_resync.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/altera_xcvr_fpll_a10.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/mentor/altera_xcvr_fpll_a10.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/a10_avmm_h.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/alt_xcvr_native_avmm_nf.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                 
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/alt_xcvr_pll_embedded_debug.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/alt_xcvr_pll_avmm_csr.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/mentor/alt_xcvr_pll_embedded_debug.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/altera_xcvr_fpll_a10_181/sim/mentor/alt_xcvr_pll_avmm_csr.sv"]\"  -work altera_xcvr_fpll_a10_181"                                                                                                                                                            
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/pll_fpll/alt_mge_core_pll/sim/alt_mge_core_pll.v"]\"  -work alt_mge_core_pll"                                                                                                                                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/altera_xcvr_functions.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                             
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_functions.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                      
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/alt_xcvr_resync.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                                   
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_resync.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/altera_xcvr_reset_control.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                         
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/alt_xcvr_reset_counter.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                            
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_reset_control.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                  
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_reset_counter.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                     
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/sim/alt_mge_xcvr_reset_ctrl_channel.v"]\"  -work alt_mge_xcvr_reset_ctrl_channel"                                                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/altera_xcvr_functions.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                               
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_functions.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                        
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/alt_xcvr_resync.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                                     
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_resync.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/altera_xcvr_reset_control.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                           
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/alt_xcvr_reset_counter.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                              
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/mentor/altera_xcvr_reset_control.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                    
  lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_181/sim/mentor/alt_xcvr_reset_counter.sv"]\"  -work altera_xcvr_reset_control_181"                                                                                                                       
  lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../../../rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/sim/alt_mge_xcvr_reset_ctrl_txpll.v"]\"  -work alt_mge_xcvr_reset_ctrl_txpll"                                                                                                                                                          
  return $design_files
}

proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
  set ELAB_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ELAB_OPTIONS
}


proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
  set SIM_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $SIM_OPTIONS
}


proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
  set ENV_VARIABLES [dict create]
  set LD_LIBRARY_PATH [dict create]
  dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ENV_VARIABLES
}


proc normalize_path {FILEPATH} {
    if {[catch { package require fileutil } err]} { 
        return $FILEPATH 
    } 
    set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
    if {[file pathtype $FILEPATH] eq "relative"} { 
        set path [fileutil::relative [pwd] $path] 
    } 
    return $path 
} 
