// Seed: 2195415709
module module_0 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3
);
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri  id_2,
    output wand id_3,
    input  wire id_4,
    output wor  id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_4, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_20;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_15 = id_4;
  module_2(
      id_6,
      id_12,
      id_4,
      id_14,
      id_9,
      id_12,
      id_14,
      id_12,
      id_10,
      id_13,
      id_9,
      id_7,
      id_11,
      id_13,
      id_8,
      id_12,
      id_4,
      id_13,
      id_9
  );
  wire id_16;
endmodule
