// Seed: 1988038054
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output logic id_5,
    output id_6,
    output id_7,
    output logic id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input logic id_13
);
  logic id_14;
  assign id_7 = id_11;
  type_25 id_15 (
      .id_0(1),
      .id_1(1),
      .id_2()
  );
  assign id_8 = id_3;
  logic id_16;
endmodule
