
*** Running vivado
    with args -log design_1_floating_point_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_0_2.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_0_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.348 ; gain = 236.980 ; free physical = 7553 ; free virtual = 27346
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_0_2' [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_2/synth/design_1_floating_point_0_2.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_0_2' (15#1) [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_0_2/synth/design_1_floating_point_0_2.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.820 ; gain = 324.453 ; free physical = 7378 ; free virtual = 27172
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.820 ; gain = 324.453 ; free physical = 7378 ; free virtual = 27172
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1687.059 ; gain = 0.004 ; free physical = 7892 ; free virtual = 27686
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.059 ; gain = 751.691 ; free physical = 7824 ; free virtual = 27618
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.059 ; gain = 751.691 ; free physical = 7824 ; free virtual = 27618
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1687.059 ; gain = 751.691 ; free physical = 7822 ; free virtual = 27616
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1687.059 ; gain = 751.691 ; free physical = 7743 ; free virtual = 27537
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1687.062 ; gain = 751.695 ; free physical = 7678 ; free virtual = 27472
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1852.148 ; gain = 916.781 ; free physical = 7278 ; free virtual = 27073
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1865.164 ; gain = 929.797 ; free physical = 7265 ; free virtual = 27060
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1879.234 ; gain = 943.867 ; free physical = 7175 ; free virtual = 26970
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7117 ; free virtual = 26912
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7117 ; free virtual = 26912
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7105 ; free virtual = 26899
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7104 ; free virtual = 26899
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7096 ; free virtual = 26891
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7094 ; free virtual = 26889

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     2|
|2     |LUT1    |     2|
|3     |LUT2    |   123|
|4     |LUT3    |   667|
|5     |LUT4    |    18|
|6     |LUT5    |    13|
|7     |LUT6    |    23|
|8     |MUXCY   |   658|
|9     |SRL16E  |    15|
|10    |SRLC32E |    22|
|11    |XORCY   |   683|
|12    |FDE     |     1|
|13    |FDRE    |  1520|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1879.238 ; gain = 943.871 ; free physical = 7094 ; free virtual = 26888
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1906.238 ; gain = 854.359 ; free physical = 6931 ; free virtual = 26725
