# compile vhdl design source files
vhdl xil_defaultlib  "../../../SRAM.srcs/sources_1/new/SRAM.vhd"
vhdl xil_defaultlib  "../../../SRAM.srcs/sim_1/new/SRAM_tb.vhd"

# Do not sort compile order
nosort
