// Seed: 3151238429
module module_0;
  assign module_0 = -1'b0;
  logic id_1;
  ;
  assign id_1 = (1);
  tri0 id_2;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd43,
    parameter id_19 = 32'd74
) (
    input  wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  uwire id_4,
    output logic id_5,
    output uwire id_6,
    input  tri0  id_7,
    output logic id_8
);
  always @* begin : LABEL_0
    begin : LABEL_1
      id_5 = #id_10 -1;
      id_8 <= 1;
    end
  end
  assign id_6 = id_4;
  wire  id_11  ,  _id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  _id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  parameter [id_19 : id_12] id_26 = {-1, 1, 1};
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
