

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j2'
================================================================
* Date:           Tue Sep  5 02:11:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j2    |       61|       61|        18|          4|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     317|    918|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|     415|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     732|   1218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_10_full_dsp_1_U1362  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  918|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                 |        0|   7|  317|  918|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln111_fu_130_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln113_fu_140_p2     |         +|   0|  0|  15|           8|           8|
    |icmp_ln111_1_fu_151_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln111_fu_124_p2    |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  48|          21|          19|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j2_1             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v58_load         |   9|          2|   32|         64|
    |j2_fu_46                          |   9|          2|    4|          8|
    |v58_fu_42                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 124|         27|   80|        163|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln111_1_reg_200              |   1|   0|    1|          0|
    |icmp_ln111_reg_190                |   1|   0|    1|          0|
    |inp_sumRow_addr_reg_185           |   4|   0|    4|          0|
    |j2_fu_46                          |   4|   0|    4|          0|
    |v100_addr_reg_194                 |   8|   0|    8|          0|
    |v55_reg_204                       |  32|   0|   32|          0|
    |v56_reg_209                       |  32|   0|   32|          0|
    |v58_fu_42                         |  32|   0|   32|          0|
    |v59_reg_220                       |  32|   0|   32|          0|
    |icmp_ln111_1_reg_200              |  64|  32|    1|          0|
    |icmp_ln111_reg_190                |  64|  32|    1|          0|
    |inp_sumRow_addr_reg_185           |  64|  32|    4|          0|
    |v100_addr_reg_194                 |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 415| 128|  173|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2231_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2231_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2231_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2231_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|grp_fu_2231_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j2|  return value|
|inp_sumRow_load       |   in|   32|     ap_none|               inp_sumRow_load|        scalar|
|inp_sumRow_address0   |  out|    4|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_ce0        |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_we0        |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_d0         |  out|   32|   ap_memory|                    inp_sumRow|         array|
|zext_ln110            |   in|    4|     ap_none|                    zext_ln110|        scalar|
|sub_ln113             |   in|    8|     ap_none|                     sub_ln113|        scalar|
|v100_address0         |  out|    8|   ap_memory|                          v100|         array|
|v100_ce0              |  out|    1|   ap_memory|                          v100|         array|
|v100_we0              |  out|    1|   ap_memory|                          v100|         array|
|v100_d0               |  out|   32|   ap_memory|                          v100|         array|
|v100_address1         |  out|    8|   ap_memory|                          v100|         array|
|v100_ce1              |  out|    1|   ap_memory|                          v100|         array|
|v100_q1               |   in|   32|   ap_memory|                          v100|         array|
+----------------------+-----+-----+------------+------------------------------+--------------+

