<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/dce3_1_afmt.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - dce3_1_afmt.c<span style="font-size: 80%;"> (source / <a href="dce3_1_afmt.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">92</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2014 Rafał Miłecki
<span class="lineNum">       4 </span>            :  *
<span class="lineNum">       5 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       6 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       7 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       8 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       9 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      10 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      11 </span>            :  *
<span class="lineNum">      12 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      13 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      19 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      20 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      21 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : #include &lt;dev/pci/drm/linux_hdmi.h&gt;
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_audio.h&quot;
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;r600d.h&quot;</a>
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span><span class="lineNoCov">          0 : void dce3_2_afmt_hdmi_write_speaker_allocation(struct drm_encoder *encoder,</span>
<span class="lineNum">      31 </span>            :         u8 *sadb, int sad_count)
<span class="lineNum">      32 </span>            : {
<span class="lineNum">      33 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">      34 </span>            :         u32 tmp;
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            :         /* program the speaker allocation */
<span class="lineNum">      37 </span><span class="lineNoCov">          0 :         tmp = RREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER);</span>
<span class="lineNum">      38 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(DP_CONNECTION | SPEAKER_ALLOCATION_MASK);</span>
<span class="lineNum">      39 </span>            :         /* set HDMI mode */
<span class="lineNum">      40 </span><span class="lineNoCov">          0 :         tmp |= HDMI_CONNECTION;</span>
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         if (sad_count)</span>
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(sadb[0]);</span>
<span class="lineNum">      43 </span>            :         else
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(5); /* stereo */</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         WREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER, tmp);</span>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span><span class="lineNoCov">          0 : void dce3_2_afmt_dp_write_speaker_allocation(struct drm_encoder *encoder,</span>
<span class="lineNum">      49 </span>            :         u8 *sadb, int sad_count)
<span class="lineNum">      50 </span>            : {
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">      52 </span>            :         u32 tmp;
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            :         /* program the speaker allocation */
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         tmp = RREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER);</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(HDMI_CONNECTION | SPEAKER_ALLOCATION_MASK);</span>
<span class="lineNum">      57 </span>            :         /* set DP mode */
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         tmp |= DP_CONNECTION;</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         if (sad_count)</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(sadb[0]);</span>
<span class="lineNum">      61 </span>            :         else
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 tmp |= SPEAKER_ALLOCATION(5); /* stereo */</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         WREG32_ENDPOINT(0, AZ_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER, tmp);</span>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span><span class="lineNoCov">          0 : void dce3_2_afmt_write_sad_regs(struct drm_encoder *encoder,</span>
<span class="lineNum">      67 </span>            :         struct cea_sad *sads, int sad_count)
<span class="lineNum">      68 </span>            : {
<span class="lineNum">      69 </span>            :         int i;
<span class="lineNum">      70 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = encoder-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">      71 </span>            :         static const u16 eld_reg_to_type[][2] = {
<span class="lineNum">      72 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0, HDMI_AUDIO_CODING_TYPE_PCM },
<span class="lineNum">      73 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1, HDMI_AUDIO_CODING_TYPE_AC3 },
<span class="lineNum">      74 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2, HDMI_AUDIO_CODING_TYPE_MPEG1 },
<span class="lineNum">      75 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3, HDMI_AUDIO_CODING_TYPE_MP3 },
<span class="lineNum">      76 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4, HDMI_AUDIO_CODING_TYPE_MPEG2 },
<span class="lineNum">      77 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5, HDMI_AUDIO_CODING_TYPE_AAC_LC },
<span class="lineNum">      78 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6, HDMI_AUDIO_CODING_TYPE_DTS },
<span class="lineNum">      79 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7, HDMI_AUDIO_CODING_TYPE_ATRAC },
<span class="lineNum">      80 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9, HDMI_AUDIO_CODING_TYPE_EAC3 },
<span class="lineNum">      81 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10, HDMI_AUDIO_CODING_TYPE_DTS_HD },
<span class="lineNum">      82 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11, HDMI_AUDIO_CODING_TYPE_MLP },
<span class="lineNum">      83 </span>            :                 { AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13, HDMI_AUDIO_CODING_TYPE_WMA_PRO },
<span class="lineNum">      84 </span>            :         };
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(eld_reg_to_type); i++) {</span>
<span class="lineNum">      87 </span>            :                 u32 value = 0;
<span class="lineNum">      88 </span>            :                 u8 stereo_freqs = 0;
<span class="lineNum">      89 </span>            :                 int max_channels = -1;
<span class="lineNum">      90 </span>            :                 int j;
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; sad_count; j++) {</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                         struct cea_sad *sad = &amp;sads[j];</span>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                         if (sad-&gt;format == eld_reg_to_type[i][1]) {</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                                 if (sad-&gt;channels &gt; max_channels) {</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                                         value = MAX_CHANNELS(sad-&gt;channels) |</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :                                                 DESCRIPTOR_BYTE_2(sad-&gt;byte2) |</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                                                 SUPPORTED_FREQUENCIES(sad-&gt;freq);</span>
<span class="lineNum">     100 </span>            :                                         max_channels = sad-&gt;channels;
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :                                 if (sad-&gt;format == HDMI_AUDIO_CODING_TYPE_PCM)</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                                         stereo_freqs |= sad-&gt;freq;</span>
<span class="lineNum">     105 </span>            :                                 else
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 value |= SUPPORTED_FREQUENCIES_STEREO(stereo_freqs);</span>
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 WREG32_ENDPOINT(0, eld_reg_to_type[i][0], value);</span>
<span class="lineNum">     113 </span>            :         }
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span><span class="lineNoCov">          0 : void dce3_2_audio_set_dto(struct radeon_device *rdev,</span>
<span class="lineNum">     117 </span>            :         struct radeon_crtc *crtc, unsigned int clock)
<span class="lineNum">     118 </span>            : {
<span class="lineNum">     119 </span>            :         struct radeon_encoder *radeon_encoder;
<span class="lineNum">     120 </span>            :         struct radeon_encoder_atom_dig *dig;
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         unsigned int max_ratio = clock / 24000;</span>
<span class="lineNum">     122 </span>            :         u32 dto_phase;
<span class="lineNum">     123 </span>            :         u32 wallclock_ratio;
<span class="lineNum">     124 </span>            :         u32 dto_cntl;
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         if (!crtc)</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         radeon_encoder = to_radeon_encoder(crtc-&gt;encoder);</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :         dig = radeon_encoder-&gt;enc_priv;</span>
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         if (!dig)</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     134 </span>            : 
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         if (max_ratio &gt;= 8) {</span>
<span class="lineNum">     136 </span>            :                 dto_phase = 192 * 1000;
<span class="lineNum">     137 </span>            :                 wallclock_ratio = 3;
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         } else if (max_ratio &gt;= 4) {</span>
<span class="lineNum">     139 </span>            :                 dto_phase = 96 * 1000;
<span class="lineNum">     140 </span>            :                 wallclock_ratio = 2;
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         } else if (max_ratio &gt;= 2) {</span>
<span class="lineNum">     142 </span>            :                 dto_phase = 48 * 1000;
<span class="lineNum">     143 </span>            :                 wallclock_ratio = 1;
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     145 </span>            :                 dto_phase = 24 * 1000;
<span class="lineNum">     146 </span>            :                 wallclock_ratio = 0;
<span class="lineNum">     147 </span>            :         }
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            :         /* Express [24MHz / target pixel clock] as an exact rational
<span class="lineNum">     150 </span>            :          * number (coefficient of two integer numbers.  DCCG_AUDIO_DTOx_PHASE
<span class="lineNum">     151 </span>            :          * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator
<span class="lineNum">     152 </span>            :          */
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         if (dig-&gt;dig_encoder == 0) {</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :                 dto_cntl = RREG32(DCCG_AUDIO_DTO0_CNTL) &amp; ~DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK;</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 dto_cntl |= DCCG_AUDIO_DTO_WALLCLOCK_RATIO(wallclock_ratio);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO0_CNTL, dto_cntl);</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO0_PHASE, dto_phase);</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO0_MODULE, clock);</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO_SELECT, 0); /* select DTO0 */</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 dto_cntl = RREG32(DCCG_AUDIO_DTO1_CNTL) &amp; ~DCCG_AUDIO_DTO_WALLCLOCK_RATIO_MASK;</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 dto_cntl |= DCCG_AUDIO_DTO_WALLCLOCK_RATIO(wallclock_ratio);</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO1_CNTL, dto_cntl);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO1_PHASE, dto_phase);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO1_MODULE, clock);</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 WREG32(DCCG_AUDIO_DTO_SELECT, 1); /* select DTO1 */</span>
<span class="lineNum">     167 </span>            :         }
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span><span class="lineNoCov">          0 : void dce3_2_hdmi_update_acr(struct drm_encoder *encoder, long offset,</span>
<span class="lineNum">     171 </span>            :         const struct radeon_hdmi_acr *acr)
<span class="lineNum">     172 </span>            : {
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         WREG32(DCE3_HDMI0_ACR_PACKET_CONTROL + offset,</span>
<span class="lineNum">     177 </span>            :                 HDMI0_ACR_SOURCE |              /* select SW CTS value */
<span class="lineNum">     178 </span>            :                 HDMI0_ACR_AUTO_SEND);   /* allow hw to sent ACR packets when required */
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_32_0 + offset,</span>
<span class="lineNum">     181 </span>            :                 HDMI0_ACR_CTS_32(acr-&gt;cts_32khz),
<span class="lineNum">     182 </span>            :                 ~HDMI0_ACR_CTS_32_MASK);
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_32_1 + offset,</span>
<span class="lineNum">     184 </span>            :                 HDMI0_ACR_N_32(acr-&gt;n_32khz),
<span class="lineNum">     185 </span>            :                 ~HDMI0_ACR_N_32_MASK);
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_44_0 + offset,</span>
<span class="lineNum">     188 </span>            :                 HDMI0_ACR_CTS_44(acr-&gt;cts_44_1khz),
<span class="lineNum">     189 </span>            :                 ~HDMI0_ACR_CTS_44_MASK);
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_44_1 + offset,</span>
<span class="lineNum">     191 </span>            :                 HDMI0_ACR_N_44(acr-&gt;n_44_1khz),
<span class="lineNum">     192 </span>            :                 ~HDMI0_ACR_N_44_MASK);
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_48_0 + offset,</span>
<span class="lineNum">     195 </span>            :                 HDMI0_ACR_CTS_48(acr-&gt;cts_48khz),
<span class="lineNum">     196 </span>            :                 ~HDMI0_ACR_CTS_48_MASK);
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         WREG32_P(HDMI0_ACR_48_1 + offset,</span>
<span class="lineNum">     198 </span>            :                 HDMI0_ACR_N_48(acr-&gt;n_48khz),
<span class="lineNum">     199 </span>            :                 ~HDMI0_ACR_N_48_MASK);
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 : void dce3_2_set_audio_packet(struct drm_encoder *encoder, u32 offset)</span>
<span class="lineNum">     203 </span>            : {
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         WREG32(HDMI0_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     208 </span>            :                 HDMI0_AUDIO_DELAY_EN(1) |                       /* default audio delay */
<span class="lineNum">     209 </span>            :                 HDMI0_AUDIO_PACKETS_PER_LINE(3));       /* should be suffient for all audio modes and small enough for all hblanks */
<span class="lineNum">     210 </span>            : 
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         WREG32(AFMT_AUDIO_PACKET_CONTROL + offset,</span>
<span class="lineNum">     212 </span>            :                 AFMT_AUDIO_SAMPLE_SEND |                        /* send audio packets */
<span class="lineNum">     213 </span>            :                 AFMT_60958_CS_UPDATE);                          /* allow 60958 channel status fields to be updated */
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_INFOFRAME_CONTROL0 + offset,</span>
<span class="lineNum">     216 </span>            :                 HDMI0_AUDIO_INFO_SEND |                         /* enable audio info frames (frames won't be set until audio is enabled) */
<span class="lineNum">     217 </span>            :                 HDMI0_AUDIO_INFO_CONT);                         /* send audio info frames every frame/field */
<span class="lineNum">     218 </span>            : 
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         WREG32_OR(HDMI0_INFOFRAME_CONTROL1 + offset,</span>
<span class="lineNum">     220 </span>            :                 HDMI0_AUDIO_INFO_LINE(2));                      /* anything other than 0 */
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span><span class="lineNoCov">          0 : void dce3_2_set_mute(struct drm_encoder *encoder, u32 offset, bool mute)</span>
<span class="lineNum">     224 </span>            : {
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (mute)</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 WREG32_OR(HDMI0_GC + offset, HDMI0_GC_AVMUTE);</span>
<span class="lineNum">     230 </span>            :         else
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 WREG32_AND(HDMI0_GC + offset, ~HDMI0_GC_AVMUTE);</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
