

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl4/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:4 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_vGp0im
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8idfKU"
Running: cat _ptx_8idfKU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_qp2T1u
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_qp2T1u --output-file  /dev/null 2> _ptx_8idfKUinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8idfKU _ptx2_qp2T1u _ptx_8idfKUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_R76U3d"
Running: cat _ptx_R76U3d | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Iqeey0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Iqeey0 --output-file  /dev/null 2> _ptx_R76U3dinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_R76U3d _ptx2_Iqeey0 _ptx_R76U3dinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_fSJlEY"
Running: cat _ptx_fSJlEY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_k7HW3X
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_k7HW3X --output-file  /dev/null 2> _ptx_fSJlEYinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_fSJlEY _ptx2_k7HW3X _ptx_fSJlEYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		509.896000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 34560 (ipc=69.1) sim_rate=1920 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:46:30 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 78528 (ipc=78.5) sim_rate=4133 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:46:31 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 126720 (ipc=84.5) sim_rate=4873 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2574,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2575,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2586,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2587,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2592,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2593,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2599,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2600,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2604,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2605,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2605,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2606,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2610,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2611,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2634,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2635,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2636,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2637,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2640,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2640,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2641,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2641,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2646,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2647,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2652,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2653,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(20,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2671,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2672,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2676,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2677,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 309856 (ipc=103.3) sim_rate=11476 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:46:39 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3669,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3670,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3682,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3683,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3691,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3692,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3697,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3698,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3713,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3714,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3719,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3720,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3738,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3739,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3760,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3761,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3762,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3763,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3763,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3764,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3768,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3769,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3771,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3772,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3773,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3774,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3775,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3776,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3783,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3784,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(39,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 495424 (ipc=110.1) sim_rate=17693 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:46:40 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(54,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4756,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4757,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4764,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4773,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4774,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4777,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4778,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4783,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4784,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4799,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4800,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4807,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4808,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4834,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4835,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4849,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4850,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4855,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4856,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4859,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4860,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4865,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4866,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4880,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4881,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4885,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4886,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 667872 (ipc=121.4) sim_rate=23030 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(59,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5829,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5830,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(73,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5838,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5839,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5840,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5841,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5845,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5846,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5852,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5865,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5882,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5883,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5907,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5908,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5910,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5911,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5930,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5931,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5933,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5934,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5936,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5937,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5938,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5939,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5944,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5955,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5956,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(61,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6897,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6897,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6898,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6898,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6905,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6906,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6920,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6921,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6929,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6930,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6930,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6931,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(87,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6958,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6959,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6966,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6967,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6979,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6980,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6986,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6987,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6992,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6993,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 977408 (ipc=139.6) sim_rate=32580 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:46:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7010,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7011,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7016,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7017,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7023,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7024,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7028,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7029,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(92,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7963,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7964,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7965,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7969,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7970,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7998,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7999,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1126016 (ipc=140.8) sim_rate=36323 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:46:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8003,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8004,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8008,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8009,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8017,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(8018,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8030,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8031,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(100,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8057,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8058,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8071,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8072,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8077,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(8078,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8082,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8083,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8089,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8090,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8092,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8095,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8096,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(113,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9019,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9020,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9040,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9041,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9046,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9047,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9077,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9078,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9082,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9083,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9088,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9089,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9098,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9099,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9121,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9122,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9122,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9122,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9123,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9123,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9135,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9136,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9143,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9144,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9154,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9155,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9163,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9164,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9167,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9168,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(115,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1347616 (ipc=141.9) sim_rate=42113 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:46:44 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(127,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10083,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10084,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10093,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10094,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10103,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10104,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10135,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10136,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10145,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10146,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10152,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10153,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10153,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10154,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10166,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10167,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10183,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10184,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10200,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10201,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10206,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10207,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10212,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10213,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10224,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10225,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10237,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10238,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10248,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10249,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1517824 (ipc=144.6) sim_rate=45994 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:46:45 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(131,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11141,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11142,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(138,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11150,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11151,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11177,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11178,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11186,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11187,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11206,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11206,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11207,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11207,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11215,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11216,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11218,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11219,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11251,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11252,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11258,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11259,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11259,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11260,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11267,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11268,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11299,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11300,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11309,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11310,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11322,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11323,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 1687680 (ipc=146.8) sim_rate=49637 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:46:46 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(145,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12213,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12216,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(12217,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12241,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12241,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12242,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12242,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(152,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12269,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12270,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12275,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12276,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (12281,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(12282,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12282,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12283,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12307,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12308,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12308,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12308,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12309,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12309,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12333,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12334,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12358,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12359,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (12365,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(12366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12383,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12384,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 1858272 (ipc=148.7) sim_rate=53093 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:46:47 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(155,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13283,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13284,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13294,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13295,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13327,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13328,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13328,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13329,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13332,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13333,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13334,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13335,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13341,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13352,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13353,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13359,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13360,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13362,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13363,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13369,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13370,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13390,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13391,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13415,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13416,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13424,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13425,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13434,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13435,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2028928 (ipc=150.3) sim_rate=56359 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:46:48 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(181,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14338,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14339,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14358,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14359,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14389,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14393,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14394,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14396,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14397,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14412,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14413,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14416,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14417,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14417,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14418,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14423,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14424,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14426,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14427,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14435,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14436,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14439,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14440,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14472,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14473,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14481,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14482,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14503,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14504,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(192,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 2219360 (ipc=148.0) sim_rate=59982 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(185,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15407,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15408,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15425,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15426,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15445,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15446,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15460,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15461,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15471,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15472,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15479,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15480,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15482,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15483,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15489,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15490,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15491,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15492,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15492,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15493,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15497,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15498,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15518,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15519,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15524,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15525,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15540,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15541,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15558,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15559,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 2389536 (ipc=149.3) sim_rate=62882 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:46:50 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(201,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(208,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16467,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16468,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16482,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16483,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16521,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16522,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16529,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16530,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16545,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16546,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16549,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16550,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16551,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16552,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16563,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16564,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16571,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16572,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16575,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16576,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16576,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16577,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16577,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16578,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16583,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16584,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16598,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16599,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16602,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16603,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(228,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 2656032 (ipc=151.8) sim_rate=68103 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:46:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17524,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17525,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17536,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17537,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(236,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17574,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17575,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17592,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17593,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17615,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17616,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17619,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17620,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17624,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17625,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17631,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17632,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17632,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17633,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17637,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17638,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17650,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17651,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17653,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17654,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17663,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17664,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17666,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17667,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17670,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17671,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(243,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 2799200 (ipc=151.3) sim_rate=69980 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:46:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18583,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18584,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18591,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18592,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18647,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(18648,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18661,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18662,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(252,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18688,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18689,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18690,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18691,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18695,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18696,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18696,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18697,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18706,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18707,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18707,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18708,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18711,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18712,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18713,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18714,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18725,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(18726,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18726,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18727,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18729,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18730,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(260,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19650,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(19651,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19656,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19657,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19721,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(19722,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19726,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19727,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19741,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19742,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19746,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19747,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19771,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19772,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19775,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(19776,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19781,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(19782,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19784,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19785,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19809,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19810,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19818,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19819,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19827,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19828,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19835,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(19836,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19840,0), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(265,0,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(19841,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 3069472 (ipc=153.5) sim_rate=74865 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:46:53 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(284,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20745,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(20746,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (20774,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(20775,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20893,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(20894,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20912,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(20913,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20926,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20927,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20936,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(20937,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20945,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(20946,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20963,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20964,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20978,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(20979,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20997,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(20998,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21011,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21012,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21016,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(21017,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21017,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(21018,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21030,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21031,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21034,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21035,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(282,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 3256864 (ipc=151.5) sim_rate=77544 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:46:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21920,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21921,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21936,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21937,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(288,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22061,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22062,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22076,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22082,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22083,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22086,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22087,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22140,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22141,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22144,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22145,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22152,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22153,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22159,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22160,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22165,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22165,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22166,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22166,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22166,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22167,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22172,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22173,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22235,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22236,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 3423104 (ipc=152.1) sim_rate=79607 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:46:55 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(308,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23088,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23089,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23109,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23110,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(303,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23172,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23173,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23219,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23220,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23244,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23245,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23258,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23259,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23267,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23268,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23270,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23271,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23272,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23277,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23278,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23292,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23293,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23343,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23348,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23349,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23382,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23383,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23384,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23385,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 3590368 (ipc=152.8) sim_rate=81599 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:46:56 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(318,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24256,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24257,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24262,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24263,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24338,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24339,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24340,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24341,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(319,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24382,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24383,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24391,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24392,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24413,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24414,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24415,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24416,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24426,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24427,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24456,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24457,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24468,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24469,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24477,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24478,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24483,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24484,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24531,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24532,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24551,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24552,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 3786016 (ipc=151.4) sim_rate=84133 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:46:57 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(325,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25418,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25419,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25425,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25426,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25461,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25462,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25492,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25493,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25508,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25509,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25547,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(25548,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25554,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25555,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25570,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25571,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25571,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25572,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25573,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25574,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25576,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25577,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(342,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25630,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25631,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25649,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25650,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25668,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25669,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25715,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(25716,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(358,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 4036768 (ipc=152.3) sim_rate=87755 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:46:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26526,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(26527,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26556,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26557,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26606,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26607,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26644,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26645,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26654,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26655,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26700,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26701,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26708,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26709,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26733,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26734,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26736,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26737,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26740,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26741,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26754,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26755,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26790,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26791,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26804,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26805,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26818,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26819,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26835,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26836,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(360,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27625,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(27626,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(371,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27719,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27720,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27748,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27749,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27788,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27789,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27809,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(27810,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27842,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27843,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27856,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(27857,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27864,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27865,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (27887,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(27888,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27901,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27902,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (27925,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(27926,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27933,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(27934,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27949,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27957,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27958,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 4279552 (ipc=152.8) sim_rate=91054 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:46:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (28049,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(28050,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(375,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28787,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28788,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(384,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28873,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28874,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28881,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28882,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28930,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28931,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28978,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28979,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28983,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28984,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28989,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28990,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29015,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29016,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29039,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29040,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29060,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29061,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29068,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29069,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29074,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29075,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29076,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29077,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29139,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29140,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29155,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29156,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(375,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29915,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29916,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29989,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29990,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 4574240 (ipc=152.5) sim_rate=95296 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:47:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30004,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30005,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(385,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30145,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30146,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30146,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30147,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30153,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30154,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30163,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30164,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30171,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30172,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30178,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30179,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30226,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30227,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30229,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30230,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30230,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30231,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30232,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30233,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30277,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30278,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30288,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30289,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(405,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31106,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31107,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31113,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31114,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31219,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31220,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31272,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31273,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31274,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31287,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31288,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31290,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31291,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31319,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31320,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(416,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31353,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31354,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31367,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(31368,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31369,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31370,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31425,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31426,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (31430,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(31431,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31435,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31436,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31469,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31470,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 4804544 (ipc=152.5) sim_rate=98051 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:47:01 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(405,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (32224,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(32225,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32256,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32257,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32386,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32387,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32403,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32404,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32408,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32414,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32415,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32415,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32416,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (32473,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(32474,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32477,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32478,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32480,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32481,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (32492,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(32493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32557,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32558,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32565,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32566,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32584,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32585,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32592,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32593,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(427,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 5014944 (ipc=152.0) sim_rate=100298 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:47:02 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(441,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33362,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33363,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33366,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33367,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33524,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33525,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33538,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33539,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33549,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33550,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33555,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33556,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33561,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33562,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33602,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33603,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (33623,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(33624,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33634,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33635,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (33649,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(33650,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33682,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33683,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33688,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33689,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33716,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33717,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33722,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33723,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(452,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34479,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34480,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34528,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34529,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(457,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34653,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34654,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34660,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34661,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34669,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34670,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34693,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34694,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34698,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(34699,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34751,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34752,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34801,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34802,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34828,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34835,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34836,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34866,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(34867,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34870,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34871,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34873,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34878,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34879,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 5331840 (ipc=152.3) sim_rate=104545 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:47:03 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(453,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35621,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35622,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35654,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35655,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(477,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35782,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35783,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35790,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35791,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35830,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35833,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35834,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35859,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35860,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35886,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35887,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35922,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35923,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35982,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35991,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35992,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36009,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36010,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36010,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36011,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36012,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36013,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36020,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36021,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(486,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 5552416 (ipc=152.1) sim_rate=106777 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:47:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36743,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36744,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36814,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36815,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36884,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36885,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36913,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36914,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36950,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36951,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36975,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36976,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(493,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36999,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37000,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37022,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37023,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37031,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37032,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37086,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37087,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37116,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37117,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37117,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37118,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37123,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37124,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37124,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37125,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37189,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37190,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(504,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37847,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37848,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37988,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37989,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 5798144 (ipc=152.6) sim_rate=109398 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:47:05 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38048,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38049,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38054,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38055,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38063,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38064,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38121,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38122,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38128,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38129,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38185,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38186,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38188,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38189,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38236,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38237,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(506,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38239,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38240,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38244,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38245,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38251,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38252,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38312,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38313,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38321,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38322,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(517,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38995,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38996,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39147,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39148,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39149,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39150,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39164,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39165,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39215,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39216,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39223,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39224,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39257,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(39258,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39312,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(39313,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39350,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39351,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39354,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39355,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39358,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39359,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39365,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39366,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39382,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(39383,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39406,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(39407,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39446,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39447,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 6023392 (ipc=152.5) sim_rate=111544 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:47:06 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(528,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40147,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40148,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(531,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40244,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40245,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40270,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(40271,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40309,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(40310,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40335,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40336,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40345,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(40346,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40400,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(40401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40447,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(40448,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40498,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(40499,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (40513,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(40514,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40515,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40516,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40522,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40523,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40530,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40552,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40553,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (40586,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(40587,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(548,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 6241696 (ipc=152.2) sim_rate=113485 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:47:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41281,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(41282,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41361,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(41362,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41369,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41370,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(542,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41444,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(41445,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41463,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(41464,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41466,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(41467,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41549,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41550,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41613,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41613,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(41614,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41614,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41625,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(41626,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41630,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(41631,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41635,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(41636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41678,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(41679,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41701,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(41702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41704,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(41705,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(563,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42468,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(42469,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42479,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42480,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42494,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(42495,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 6484288 (ipc=152.6) sim_rate=115790 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:47:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42569,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42570,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42573,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42574,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42595,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(42596,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(565,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42699,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42699,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(42700,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42700,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42741,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42742,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42786,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42787,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42792,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(42793,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42796,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42797,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42798,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42799,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42814,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42815,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42834,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42835,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(566,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43560,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43561,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43627,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43628,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43690,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43691,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43701,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43702,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43718,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43719,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43740,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(43741,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43816,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43817,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43826,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(43827,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(571,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43875,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43892,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(43893,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43898,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43899,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43913,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(43914,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43919,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43919,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43920,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43920,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43977,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43978,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 6716224 (ipc=152.6) sim_rate=117828 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:47:09 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(596,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (44701,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(44702,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44753,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44754,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44781,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44782,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44842,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44843,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44853,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44854,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44895,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(44896,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44945,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44946,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44994,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44995,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45022,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45023,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45028,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45029,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45038,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45039,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45039,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45040,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45045,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45089,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45090,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45134,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45135,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(613,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 6932384 (ipc=152.4) sim_rate=119523 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:47:10 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(614,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45886,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45887,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45890,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45891,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45892,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45893,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45972,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45973,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45983,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45984,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46073,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(46074,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46102,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(46103,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46122,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46123,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46136,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(46137,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46142,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(46143,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (46175,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(46176,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46182,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(46183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46187,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46188,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46192,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46193,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (46297,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(46298,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(615,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47005,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47006,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47022,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47023,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(619,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47036,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(47037,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47118,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47119,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (47131,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(47132,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47165,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(47166,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47216,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47217,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47268,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47269,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47299,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47300,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47305,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(47306,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47312,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(47313,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(47341,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47350,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47351,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47352,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47353,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47411,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47412,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 7246688 (ipc=152.6) sim_rate=122825 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:47:11 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(636,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48116,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(48117,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (48122,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(48123,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48142,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48143,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48254,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(48255,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(635,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (48322,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(48323,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48328,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(48329,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48329,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48330,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (48378,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(48379,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48433,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(48434,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48444,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(48445,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (48483,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(48484,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (48489,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(48490,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48496,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48497,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48501,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48502,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48508,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(48509,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(634,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 7469888 (ipc=152.4) sim_rate=124498 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:47:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49223,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49224,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49272,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49286,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49287,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49412,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49413,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49428,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49429,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49469,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49470,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(650,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (49509,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(49510,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49520,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49592,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49593,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49598,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49599,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49602,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49603,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49607,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49608,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49619,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(49620,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49621,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49622,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49663,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49664,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(666,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (50322,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(50323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50425,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(50426,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50439,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50440,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 7710496 (ipc=152.7) sim_rate=126401 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:47:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50566,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(50567,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50588,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50589,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50594,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50595,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50635,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50670,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50671,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50704,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50705,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50709,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (50722,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(50723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50733,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50734,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50739,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50740,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50762,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50763,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(672,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50773,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50774,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (51422,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(51423,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(696,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51549,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51550,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51592,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51593,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51704,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51705,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51735,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51736,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51751,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51752,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (51754,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(51755,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51766,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51767,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51827,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51828,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (51840,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(51841,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (51844,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(51845,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (51846,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(51847,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51849,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(51850,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51920,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(51921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (51922,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(51923,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 7937344 (ipc=152.6) sim_rate=128021 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:47:14 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(691,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (52541,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(52542,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52646,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(52647,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (52673,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(52674,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(705,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (52797,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(52798,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (52866,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(52867,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (52877,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(52878,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (52883,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(52884,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (52905,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(52906,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (52939,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(52940,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52971,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(52972,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52976,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52977,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (52982,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(52983,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (52988,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(52989,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (53059,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(53060,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53065,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53066,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(698,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 8161088 (ipc=152.5) sim_rate=129541 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:47:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (53646,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(53647,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (53796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(53797,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53832,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53833,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (53894,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(53895,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(719,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (53983,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(53984,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54003,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54004,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (54029,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(54030,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54040,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54041,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (54101,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(54102,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54110,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54111,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54118,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54121,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54122,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (54122,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(54123,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54132,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54133,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (54217,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(54218,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(727,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (54747,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(54748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (54922,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(54923,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54984,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54985,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 8398912 (ipc=152.7) sim_rate=131233 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:47:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (55013,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(55014,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (55127,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(55128,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(733,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (55145,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(55146,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (55147,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(55148,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (55164,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(55165,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (55215,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(55216,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55237,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55237,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55238,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(55238,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (55266,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(55267,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55268,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55269,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55271,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55272,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55323,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55324,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(730,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55868,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56034,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56035,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56106,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56107,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56126,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56127,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (56264,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(56265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56272,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56273,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56273,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(56274,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56284,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56285,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56318,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56319,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56348,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56349,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (56368,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(56369,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56376,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56377,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(737,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56421,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56422,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56428,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56429,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (56434,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(56435,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 8629600 (ipc=152.7) sim_rate=132763 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:47:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56961,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56962,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(761,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57145,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(57146,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57225,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57226,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57248,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57249,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57364,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57365,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57393,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57394,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57398,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(57399,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57409,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(57410,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57454,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57455,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57466,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57467,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57475,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57476,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57519,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57520,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (57542,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(57543,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57547,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(57548,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (57553,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(57554,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(755,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 8852160 (ipc=152.6) sim_rate=134123 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:47:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58111,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58112,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58237,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58238,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(774,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (58335,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(58336,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58389,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(58390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58494,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(58495,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58502,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58503,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58512,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58513,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58572,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58573,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58579,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58580,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (58587,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(58588,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58597,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(58598,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58627,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58628,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58664,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58665,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (58685,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(58686,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58688,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(58689,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(789,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59223,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59224,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59426,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59427,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59457,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(59458,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(794,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59527,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(59528,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59615,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59616,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59632,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59633,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59638,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59639,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (59702,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(59703,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (59706,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(59707,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59713,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59714,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (59738,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(59739,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59782,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59783,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59790,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59814,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59815,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (59820,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(59821,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 9163136 (ipc=152.7) sim_rate=136763 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:47:19 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(809,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60349,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(60350,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60544,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(60545,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (60578,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(60579,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60645,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60646,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60738,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60739,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(806,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (60765,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(60766,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (60772,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(60773,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (60779,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(60780,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (60826,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(60827,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60846,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(60847,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60887,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60888,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60895,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60896,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60946,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60947,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61032,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61033,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (61040,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(61041,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(806,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (61445,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(61446,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 9391040 (ipc=152.7) sim_rate=138103 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:47:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (61663,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(61664,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (61715,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(61716,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (61782,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(61783,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (61892,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(61893,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (61911,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(61912,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61920,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61921,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61924,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(61925,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (61940,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(61941,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(816,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (62013,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(62014,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (62024,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(62025,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (62047,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(62048,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (62125,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(62126,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (62133,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(62134,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (62162,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(62163,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62543,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62544,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(836,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62790,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62791,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62828,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62829,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (62914,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(62915,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (62993,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(62994,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 9627680 (ipc=152.8) sim_rate=139531 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:47:21 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63037,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(63038,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (63043,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(63044,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63052,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(63053,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63101,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63102,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63120,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63121,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63139,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(63140,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63177,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63178,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63240,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63241,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63243,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(63244,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(838,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63310,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(63311,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63661,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63662,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (63891,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(63892,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(843,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64007,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(64008,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64082,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(64083,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64136,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(64137,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (64151,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(64152,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64176,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(64177,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64179,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64180,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64208,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(64209,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64252,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(64253,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64262,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64263,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64282,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64283,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64348,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64349,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64352,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64353,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64440,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64441,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 9854592 (ipc=152.8) sim_rate=140779 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:47:22 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(853,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64784,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64785,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (65006,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(65007,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65141,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(65142,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(859,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65232,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65233,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (65301,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(65302,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65302,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(65303,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (65308,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(65309,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65309,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65310,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (65345,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(65346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (65378,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(65379,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65381,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(65382,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (65401,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(65402,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65430,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65431,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (65493,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(65494,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65558,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(65559,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(871,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65908,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(65909,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 10081696 (ipc=152.8) sim_rate=141995 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:47:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66126,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(66127,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66293,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66294,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66359,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(66360,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(879,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66421,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(66422,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66429,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(66430,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66443,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(66444,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66453,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(66454,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (66484,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(66485,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (66518,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(66519,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66521,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(66522,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (66525,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(66526,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (66592,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(66593,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (66637,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(66638,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66644,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(66645,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67012,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67013,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(885,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (67230,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(67231,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (67419,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(67420,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (67485,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(67486,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (67528,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(67529,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (67566,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(67567,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (67567,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(67568,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (67597,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(67598,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(894,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67636,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67637,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (67653,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(67654,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (67658,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(67659,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (67693,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(67694,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (67736,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(67737,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (67748,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(67749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (67777,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(67778,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 10388800 (ipc=152.8) sim_rate=144288 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:47:24 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (68127,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(68128,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(913,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (68345,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(68346,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (68523,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(68524,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (68630,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(68631,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (68646,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(68647,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (68682,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(68683,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (68706,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(68707,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (68730,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(68731,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (68741,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(68742,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (68745,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(68746,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (68749,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(68750,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (68850,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(68851,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (68875,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(68876,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(915,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68878,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68879,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (68942,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(68943,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 10546784 (ipc=152.9) sim_rate=144476 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:47:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (69264,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(69265,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (69458,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(69459,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(910,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69741,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(69742,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (69752,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(69753,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (69761,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(69762,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (69813,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(69814,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (69847,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(69848,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (69888,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(69889,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69894,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69895,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (69915,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(69916,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (69934,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(69935,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (69938,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(69939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (69972,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(69973,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70023,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70024,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (70051,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(70052,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(933,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70361,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70362,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 10773600 (ipc=152.8) sim_rate=145589 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:47:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70547,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70548,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(933,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70865,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70866,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (70867,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(70868,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70870,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70871,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70958,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70959,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70977,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70978,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71014,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71015,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (71062,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(71063,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71068,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71069,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (71096,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(71097,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (71121,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(71122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71136,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71137,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71154,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71155,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71214,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71215,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(939,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (71482,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(71483,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (71666,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(71667,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (71994,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(71995,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (71999,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72000,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72007,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72008,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(947,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72078,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72079,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (72096,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(72097,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72136,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72137,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72177,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72178,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72191,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72192,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72231,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(72232,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (72248,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(72249,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (72288,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(72289,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (72291,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(72292,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (72339,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(72340,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 11081376 (ipc=152.8) sim_rate=147751 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:47:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72588,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(72589,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(970,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (72802,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(72803,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (73110,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(73111,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (73117,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(73118,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (73126,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(73127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73173,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(73174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (73255,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(73256,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73257,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73258,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(972,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (73284,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(73285,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73296,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(73297,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (73357,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(73358,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (73371,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(73372,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (73405,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(73406,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (73472,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(73473,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (73493,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(73494,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (73682,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(73683,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(985,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73918,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73919,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 11312672 (ipc=152.9) sim_rate=148850 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:47:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (74228,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(74229,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (74281,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(74282,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (74288,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(74289,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (74306,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(74307,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (74355,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(74356,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (74357,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(74358,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74439,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74440,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (74449,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(74450,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(986,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (74512,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(74513,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74516,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(74517,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (74526,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(74527,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (74591,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(74592,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (74609,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(74610,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (74788,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(74789,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (75061,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(75062,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(993,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (75392,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(75393,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (75399,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(75400,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (75405,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(75406,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (75413,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(75414,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (75469,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(75470,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (75479,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(75480,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 11545312 (ipc=152.9) sim_rate=149939 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:47:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (75543,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(75544,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (75568,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(75569,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (75652,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(75653,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (75658,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(75659,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (75667,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(75668,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(995,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (75747,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(75748,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (75762,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(75763,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75868,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(75869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (76197,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(76198,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1019,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (76499,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(76500,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (76530,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(76531,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (76553,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(76554,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (76565,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(76566,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (76630,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(76631,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (76647,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(76648,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (76653,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(76654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76686,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76687,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (76774,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(76775,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (76780,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(76781,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (76806,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(76807,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (76885,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(76886,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76899,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(76900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (76979,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(76980,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 11774272 (ipc=152.9) sim_rate=150952 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:47:30 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1025,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (77305,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(77306,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (77619,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(77620,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1035,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (77629,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(77630,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (77661,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(77662,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (77666,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(77667,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (77725,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(77726,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (77753,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(77754,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (77789,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(77790,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (77799,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(77800,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (77899,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(77900,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (77913,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(77914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (77948,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(77949,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (78012,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(78013,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (78097,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(78098,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (78103,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(78104,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1021,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (78400,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(78401,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 12005696 (ipc=152.9) sim_rate=151970 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:47:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (78733,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(78734,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (78752,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(78753,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (78803,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(78804,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (78809,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(78810,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78840,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(78841,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1046,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (78879,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(78880,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (78899,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(78900,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (78905,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(78906,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (78999,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(79000,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (79049,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(79050,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79093,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(79094,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79123,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(79124,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (79207,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(79208,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (79254,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(79255,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (79491,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(79492,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1058,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (79846,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(79847,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (79851,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(79852,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (79936,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(79937,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (79939,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(79940,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (79948,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(79949,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (79983,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(79984,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80009,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(80010,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80026,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(80027,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1051,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (80104,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(80105,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (80149,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(80150,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (80165,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(80166,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (80265,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(80266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (80303,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(80304,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (80366,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(80367,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 12310848 (ipc=152.9) sim_rate=153885 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:47:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (80596,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(80597,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1081,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (80963,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (80963,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(80964,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(80964,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (81025,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(81026,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (81052,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(81053,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (81059,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(81060,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (81133,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(81134,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (81154,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(81155,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (81156,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(81157,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (81170,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(81171,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (81250,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(81251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (81277,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(81278,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1067,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (81415,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(81416,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (81479,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(81480,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (81492,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(81493,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (81740,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(81741,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1095,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 12543072 (ipc=153.0) sim_rate=154852 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:47:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (82072,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(82073,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (82121,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(82122,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (82149,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(82150,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (82161,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(82162,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (82252,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(82253,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (82275,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(82276,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (82281,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(82282,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (82300,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(82301,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (82308,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(82309,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (82375,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(82376,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (82413,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(82414,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (82561,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(82562,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (82596,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(82597,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1094,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (82614,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(82615,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82861,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(82862,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (83167,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(83168,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1095,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83268,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(83269,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (83276,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(83277,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (83284,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(83285,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (83291,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(83292,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83398,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(83399,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83405,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(83406,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(83419,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (83420,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(83421,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 12775520 (ipc=153.0) sim_rate=155799 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:47:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (83502,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(83503,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83516,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83517,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (83673,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(83674,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (83713,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(83714,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (83735,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(83736,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1116,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (83979,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(83980,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (84277,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(84278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (84389,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(84390,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (84401,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(84402,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (84402,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(84403,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (84410,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(84411,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1115,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84509,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(84510,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (84533,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(84534,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (84539,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(84540,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (84555,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(84556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (84617,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(84618,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (84628,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(84629,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (84778,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(84779,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84800,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84801,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (84829,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(84830,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 13002656 (ipc=153.0) sim_rate=156658 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:47:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (85093,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(85094,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1134,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (85475,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(85476,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (85510,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(85511,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (85515,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(85516,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (85567,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(85568,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (85579,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(85580,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (85635,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(85636,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (85656,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(85657,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (85666,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(85667,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1135,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (85718,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(85719,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (85756,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(85757,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (85757,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(85758,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (85923,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(85924,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (85949,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(85950,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (85972,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(85973,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (86228,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(86229,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1150,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 13234880 (ipc=153.0) sim_rate=157558 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:47:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (86599,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(86600,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (86623,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(86624,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (86645,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(86646,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (86690,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(86691,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (86701,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(86702,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (86773,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(86774,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (86782,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(86783,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (86802,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(86803,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (86834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(86835,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (86866,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(86867,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (86931,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(86932,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1163,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(87022,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (87056,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(87057,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (87066,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(87067,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (87324,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(87325,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1168,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (87729,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(87730,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87735,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(87736,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (87753,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(87754,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (87799,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(87800,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (87820,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(87821,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (87885,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(87886,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (87890,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(87891,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (87938,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(87939,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (87956,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(87957,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (87978,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(87979,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 13465920 (ipc=153.0) sim_rate=158422 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:47:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (88029,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(88030,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (88101,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(88102,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (88176,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(88177,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (88187,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(88188,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1171,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (88468,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(88469,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1180,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (88830,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(88831,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (88859,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(88860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (88874,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(88875,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (88898,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(88899,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (88950,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(88951,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (88984,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(88985,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (89018,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(89019,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (89057,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(89058,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (89071,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(89072,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (89134,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(89135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (89140,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(89141,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (89231,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(89232,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (89301,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(89302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (89328,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(89329,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1195,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 13694592 (ipc=153.0) sim_rate=159239 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:47:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (89607,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(89608,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (89923,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(89924,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (89975,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(89976,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (89990,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(89991,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90021,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90022,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1189,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90087,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90088,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (90096,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(90097,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (90157,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(90158,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (90188,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(90189,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (90206,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(90207,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (90274,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(90275,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (90278,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(90279,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (90333,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(90334,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (90405,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(90406,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (90480,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(90481,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1207,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (90735,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(90736,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (91014,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(91015,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (91109,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(91110,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (91120,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(91121,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (91202,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(91203,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (91207,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(91208,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (91215,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(91216,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (91249,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(91250,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1211,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (91337,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (91337,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(91338,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(91338,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (91366,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(91367,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (91404,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(91405,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (91457,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(91458,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 14005632 (ipc=153.1) sim_rate=160984 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:47:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (91545,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(91546,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (91580,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(91581,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (91824,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(91825,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1232,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (92108,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(92109,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (92239,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(92240,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (92272,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(92273,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (92328,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(92329,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (92345,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(92346,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (92354,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(92355,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (92389,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(92390,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (92451,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(92452,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (92495,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(92496,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (92502,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(92503,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (92511,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(92512,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1236,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (92595,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(92596,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (92652,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(92653,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (92744,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(92745,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (92934,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(92935,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 14233024 (ipc=153.0) sim_rate=161738 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:47:40 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1242,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (93229,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(93230,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (93362,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(93363,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (93410,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(93411,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (93466,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(93467,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (93498,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(93499,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (93507,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(93508,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (93538,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(93539,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (93560,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(93561,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (93593,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(93594,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (93618,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(93619,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (93655,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(93656,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (93710,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(93711,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (93751,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(93752,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1244,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (93872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(93873,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (94046,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(94047,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (94363,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(94364,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1252,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (94476,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(94477,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 14467968 (ipc=153.1) sim_rate=162561 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:47:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (94507,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(94508,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (94612,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(94613,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94620,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94621,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (94628,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(94629,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (94634,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(94635,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (94695,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(94696,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (94701,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(94702,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (94757,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(94758,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (94782,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(94783,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (94879,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(94880,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (94916,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(94917,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95052,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(95053,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1257,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (95127,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(95128,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (95479,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(95480,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (95603,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(95604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (95656,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(95657,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1268,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (95718,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(95719,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (95724,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(95725,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (95739,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(95740,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (95746,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(95747,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (95800,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(95801,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (95813,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(95814,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (95860,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(95861,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (95907,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(95908,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (95981,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(95982,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 14697920 (ipc=153.1) sim_rate=163310 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:47:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (96016,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(96017,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (96156,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(96157,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (96214,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(96215,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1267,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (96590,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(96591,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (96721,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(96722,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (96768,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(96769,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (96831,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(96832,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (96838,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(96839,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (96854,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(96855,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (96857,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(96858,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96899,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96900,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1295,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (96938,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(96939,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (96962,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(96963,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (97015,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(97016,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (97084,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(97085,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (97156,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(97157,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (97248,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(97249,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (97337,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(97338,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 14925504 (ipc=153.1) sim_rate=164016 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:47:43 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1287,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (97695,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(97696,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (97855,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(97856,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (97915,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(97916,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97964,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97965,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (97985,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (97985,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(97986,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(97986,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (98007,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(98008,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (98044,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(98045,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98054,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98055,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (98068,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(98069,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (98103,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(98104,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1311,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (98221,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(98222,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98293,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(98294,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (98355,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(98356,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (98431,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(98432,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1309,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (98814,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(98815,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (98960,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(98961,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 15158368 (ipc=153.1) sim_rate=164764 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:47:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (99055,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(99056,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (99062,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(99063,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (99074,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(99075,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (99124,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(99125,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (99145,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(99146,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99183,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(99184,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (99185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (99185,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(99186,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(99186,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (99216,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(99217,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99343,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(99344,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (99395,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(99396,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1323,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (99470,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(99471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (99541,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(99542,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99979,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(99980,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1330,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (100082,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(100083,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (100193,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(100194,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (100215,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(100216,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (100224,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(100225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100262,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(100263,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (100293,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(100294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (100298,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(100299,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (100304,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(100305,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (100340,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(100341,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (100361,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(100362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (100420,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(100421,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (100493,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(100494,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 15390848 (ipc=153.1) sim_rate=165492 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:47:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (100634,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(100635,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (100661,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(100662,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1342,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (101120,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(101121,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (101194,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(101195,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1355,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (101333,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(101334,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (101351,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(101352,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (101375,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(101376,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (101377,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(101378,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (101434,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (101434,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(101435,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(101435,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (101450,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (101450,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(101451,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(101451,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (101451,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(101452,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (101536,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(101537,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (101638,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(101639,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (101758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(101759,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (101828,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(101829,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1346,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 15616672 (ipc=153.1) sim_rate=166134 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:47:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (102246,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(102247,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (102281,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(102282,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (102472,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(102473,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (102489,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(102490,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (102510,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(102511,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1372,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102525,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(102526,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (102526,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(102527,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (102538,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(102539,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (102554,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(102555,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (102616,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(102617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (102621,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(102622,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (102652,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(102653,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (102782,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(102783,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (102848,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(102849,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (102958,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(102959,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1378,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (103359,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(103360,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (103387,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(103388,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 15847072 (ipc=153.1) sim_rate=166811 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:47:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (103570,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(103571,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (103628,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(103629,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (103632,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(103633,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103639,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103640,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (103647,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(103648,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (103667,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(103668,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (103732,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(103733,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (103738,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(103739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (103746,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(103747,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1377,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (103749,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(103750,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (103896,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(103897,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (103970,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(103971,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (104111,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(104112,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1383,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (104515,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(104516,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (104517,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(104518,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (104659,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(104660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (104757,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(104758,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (104759,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(104760,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (104766,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(104767,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104813,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(104814,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (104833,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(104834,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (104838,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(104839,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (104841,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(104842,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (104886,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(104887,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (104894,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(104895,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 16082528 (ipc=153.2) sim_rate=167526 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:47:48 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1408,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105020,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(105021,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (105077,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(105078,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (105232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(105233,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (105636,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(105637,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1409,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (105705,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(105706,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (105765,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(105766,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (105884,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(105885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105917,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(105918,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (105925,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(105926,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (105935,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(105936,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (105981,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(105982,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (105990,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(105991,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (106006,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(106007,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (106008,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(106009,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (106034,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(106035,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (106145,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(106146,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (106198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(106199,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1417,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (106366,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(106367,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 16307232 (ipc=153.1) sim_rate=168115 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:47:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (106761,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(106762,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (106846,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(106847,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1425,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (106918,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(106919,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (107034,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(107035,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (107081,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(107082,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107087,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(107088,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (107094,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(107095,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (107097,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(107098,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (107103,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (107103,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(107104,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(107104,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (107153,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(107154,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (107165,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(107166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (107283,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(107284,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (107314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(107315,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (107468,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(107469,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1433,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (107873,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(107874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (107973,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(107974,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 16538688 (ipc=153.1) sim_rate=168762 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:47:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (108052,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(108053,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1440,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (108156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(108157,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (108179,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(108180,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (108235,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(108236,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (108237,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(108238,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (108243,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(108244,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (108273,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(108274,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (108275,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(108276,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (108303,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(108304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108308,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(108309,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (108432,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(108433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (108474,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(108475,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (108548,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(108549,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1447,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (108994,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(108995,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (109145,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(109146,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (109157,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(109158,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (109303,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(109304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (109304,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(109305,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (109354,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(109355,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (109357,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(109358,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (109360,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(109361,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1453,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (109395,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(109396,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (109435,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(109436,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (109443,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(109444,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (109470,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(109471,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 16772640 (ipc=153.2) sim_rate=169420 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:47:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109518,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109519,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (109588,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(109589,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (109675,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(109676,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1465,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110119,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(110120,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110254,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(110255,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (110279,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(110280,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (110405,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(110406,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110412,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(110413,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110484,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110485,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110493,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110494,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (110498,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(110499,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 16921120 (ipc=153.1) sim_rate=169211 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:47:52 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (110515,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(110516,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (110541,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(110542,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110584,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(110585,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1470,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110646,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(110647,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (110670,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(110671,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110701,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110702,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (110822,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(110823,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (111254,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(111255,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1473,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (111374,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(111375,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (111419,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(111420,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (111513,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(111514,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (111573,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(111574,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (111584,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(111585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (111587,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(111588,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (111608,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(111609,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (111617,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(111618,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (111660,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(111661,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (111722,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(111723,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (111766,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(111767,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (111805,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(111806,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (111871,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(111872,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1494,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (111960,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(111961,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 17150048 (ipc=153.1) sim_rate=169802 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:47:53 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (112421,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(112422,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1494,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (112520,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(112521,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (112531,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(112532,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (112669,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(112670,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112721,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(112722,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (112726,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(112727,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (112733,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(112734,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (112798,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(112799,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (112802,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(112803,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (112824,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(112825,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (112885,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(112886,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (112897,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(112898,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (112927,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(112928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (113037,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(113038,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (113059,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(113060,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1508,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 17382368 (ipc=153.1) sim_rate=170415 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:47:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (113532,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(113533,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (113652,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(113653,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (113692,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(113693,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1504,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (113763,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(113764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (113824,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(113825,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (113852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(113853,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (113860,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(113861,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (113904,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(113905,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (113929,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(113930,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (113933,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(113934,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (114022,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(114023,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (114024,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(114025,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (114054,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(114055,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (114149,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(114150,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (114170,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(114171,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1520,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (114658,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(114659,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (114780,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(114781,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (114830,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(114831,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (114911,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(114912,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (114950,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(114951,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (114955,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(114956,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (114989,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(114990,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 17612832 (ipc=153.2) sim_rate=170998 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:47:55 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1530,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (115023,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(115024,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (115025,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(115026,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (115051,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(115052,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (115139,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(115140,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (115144,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(115145,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (115188,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(115189,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (115265,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(115266,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (115286,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(115287,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1535,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (115809,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(115810,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (115880,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(115881,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (115991,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(115992,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 17768288 (ipc=153.2) sim_rate=170848 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:47:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (116057,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(116058,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (116063,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(116064,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (116084,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(116085,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (116108,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(116109,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (116137,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(116138,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (116139,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(116140,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (116234,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(116235,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (116242,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(116243,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1547,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (116283,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(116284,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (116354,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(116355,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (116396,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(116397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116414,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(116415,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1563,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (117012,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(117013,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (117027,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(117028,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (117101,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(117102,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (117175,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(117176,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (117189,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(117190,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (117197,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(117198,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (117217,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(117218,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (117252,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(117253,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (117310,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(117311,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (117335,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(117336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (117376,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(117377,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (117400,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(117401,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (117450,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(117451,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 17996544 (ipc=153.2) sim_rate=171395 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:47:57 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117509,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(117510,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117510,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(117511,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1564,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (118131,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(118132,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1564,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (118215,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(118216,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (118222,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(118223,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (118281,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(118282,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (118331,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(118332,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (118375,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(118376,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (118381,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(118382,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (118426,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(118427,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (118450,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(118451,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (118462,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(118463,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (118468,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(118469,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (118512,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(118513,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (118585,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(118586,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118651,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(118652,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118668,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(118669,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1582,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 18225760 (ipc=153.2) sim_rate=171941 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:47:58 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (119243,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(119244,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (119337,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(119338,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (119363,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(119364,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1581,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (119436,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(119437,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (119437,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(119438,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (119514,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(119515,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (119544,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(119545,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (119556,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(119557,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (119576,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(119577,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (119586,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(119587,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (119619,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(119620,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (119662,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(119663,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (119708,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(119709,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (119757,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(119758,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (119763,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(119764,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1581,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (120372,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(120373,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (120456,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(120457,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120479,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(120480,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 18457696 (ipc=153.2) sim_rate=172501 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:47:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120548,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(120549,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (120567,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(120568,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (120604,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(120605,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1607,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120638,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(120639,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (120732,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(120733,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (120741,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(120742,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (120750,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(120751,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120756,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(120757,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (120771,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(120772,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (120826,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(120827,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (120908,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(120909,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (120928,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(120929,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1611,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (121494,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(121495,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (121581,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(121582,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (121588,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(121589,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (121659,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(121660,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (121709,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(121710,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (121747,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(121748,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (121753,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(121754,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (121855,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(121856,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (121859,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(121860,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (121867,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(121868,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (121869,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(121870,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1619,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (121930,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(121931,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (121996,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(121997,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 18682240 (ipc=153.1) sim_rate=172983 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:48:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (122028,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(122029,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (122043,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(122044,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1622,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (122695,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(122696,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (122696,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(122697,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (122715,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(122716,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (122794,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(122795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (122844,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(122845,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (122861,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(122862,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (122882,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(122883,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (122953,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(122954,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (122961,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(122962,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (122982,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(122983,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (122984,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(122985,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 18838368 (ipc=153.2) sim_rate=172829 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:48:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (123044,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(123045,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123127,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(123128,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (123128,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(123129,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (123152,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(123153,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1633,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1647,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (123809,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(123810,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (123830,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(123831,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123833,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123834,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123954,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123955,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (123965,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(123966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (123967,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(123968,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(123981,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (124070,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(124071,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (124079,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(124080,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124095,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(124096,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124144,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(124145,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124176,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(124177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (124239,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(124240,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124247,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(124248,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (124267,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(124268,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1656,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 19070464 (ipc=153.2) sim_rate=173367 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:48:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124940,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124941,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124960,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(124961,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (124966,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(124967,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1664,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (125039,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(125040,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (125071,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(125072,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (125078,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(125079,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (125090,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(125091,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (125196,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(125197,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (125202,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(125203,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (125206,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(125207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (125259,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(125260,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (125290,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(125291,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (125368,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(125369,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (125399,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(125400,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (125410,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(125411,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1670,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 19296864 (ipc=153.1) sim_rate=173845 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:48:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (126034,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(126035,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (126063,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(126064,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (126097,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(126098,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (126150,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(126151,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (126182,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(126183,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (126209,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(126210,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1692,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (126271,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(126272,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (126306,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(126307,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (126309,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(126310,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (126370,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(126371,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (126375,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(126376,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (126387,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(126388,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (126493,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(126494,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (126505,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(126506,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (126509,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(126510,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1694,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (127168,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(127169,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (127198,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(127199,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (127208,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(127209,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (127266,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(127267,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (127272,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(127273,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (127335,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(127336,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (127353,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(127354,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (127419,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(127420,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (127429,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(127430,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (127485,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(127486,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1689,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (127497,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(127498,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (127499,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(127500,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 19531552 (ipc=153.2) sim_rate=174388 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:48:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (127604,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(127605,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (127624,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(127625,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (127630,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(127631,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1697,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (128297,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(128298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (128319,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(128320,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (128347,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(128348,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (128419,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(128420,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (128442,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(128443,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (128459,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(128460,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (128511,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(128512,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (128514,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(128515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (128588,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(128589,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (128606,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(128607,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (128610,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(128611,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (128612,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(128613,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (128711,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(128712,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (128742,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(128743,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (128747,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(128748,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1717,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 19763072 (ipc=153.2) sim_rate=174894 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:48:05 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1725,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (129437,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(129438,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (129447,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(129448,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (129465,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(129466,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (129555,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(129556,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (129561,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(129562,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (129631,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(129632,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (129637,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(129638,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (129645,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(129646,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (129709,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(129710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (129739,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(129740,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (129768,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(129769,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (129776,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(129777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (129837,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(129838,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129845,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(129846,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (129863,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(129864,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1727,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (130571,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(130572,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130586,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(130587,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130605,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(130606,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1742,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (130687,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(130688,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130691,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(130692,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (130744,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(130745,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (130781,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(130782,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (130783,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(130784,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (130844,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(130845,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (130849,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(130850,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (130926,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(130927,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (130928,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(130929,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (130931,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(130932,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (130935,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(130936,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (130960,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(130961,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 20067968 (ipc=153.2) sim_rate=176034 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:48:06 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1750,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (131678,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(131679,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (131698,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(131699,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (131742,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(131743,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131772,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(131773,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (131788,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(131789,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1748,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (131871,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(131872,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (131910,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(131911,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (131974,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(131975,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (131982,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(131983,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (131987,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(131988,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (132051,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(132052,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (132068,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(132069,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (132071,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(132072,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (132077,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(132078,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (132095,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(132096,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1769,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 20301408 (ipc=153.2) sim_rate=176533 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:48:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (132782,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(132783,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (132839,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(132840,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (132866,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(132867,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (132901,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(132902,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (132966,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(132967,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (132992,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(132993,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (133080,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(133081,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1758,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (133102,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(133103,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (133108,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(133109,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (133114,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(133115,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (133151,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(133152,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (133177,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(133178,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (133187,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(133188,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (133192,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(133193,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (133246,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(133247,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1769,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (133908,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(133909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (133944,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(133945,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (133999,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(134000,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 20526912 (ipc=153.2) sim_rate=176956 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:48:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (134045,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(134046,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (134090,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(134091,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (134101,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(134102,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (134181,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(134182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (134216,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(134217,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (134226,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(134227,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (134245,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(134246,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (134255,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(134256,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (134276,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(134277,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (134322,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(134323,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (134345,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(134346,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1798,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (134367,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(134368,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1801,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (135028,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(135029,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (135064,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(135065,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (135095,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(135096,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (135142,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(135143,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (135204,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(135205,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (135227,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(135228,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (135291,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(135292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (135306,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(135307,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (135332,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(135333,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (135377,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(135378,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (135392,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(135393,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (135395,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(135396,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (135461,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(135462,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (135463,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(135464,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (135468,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(135469,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 20758368 (ipc=153.2) sim_rate=177421 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:48:09 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1809,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (136163,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(136164,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (136166,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(136167,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (136205,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(136206,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1819,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (136257,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(136258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (136335,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(136336,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (136385,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(136386,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (136428,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(136429,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (136461,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(136462,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (136467,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (136467,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(136468,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(136468,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (136487,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(136488,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (136523,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(136524,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (136560,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(136561,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (136568,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(136569,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (136584,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(136585,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1826,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 20992320 (ipc=153.2) sim_rate=177901 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:48:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137290,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(137291,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (137308,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(137309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (137327,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(137328,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (137394,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(137395,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137440,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(137441,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1833,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (137530,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(137531,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (137569,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(137570,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (137577,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(137578,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (137614,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(137615,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (137615,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(137616,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137626,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(137627,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (137640,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(137641,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137667,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(137668,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (137682,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(137683,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (137734,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(137735,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1825,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (138442,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(138443,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (138461,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(138462,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (138474,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(138475,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 21218240 (ipc=153.2) sim_rate=178304 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:48:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138536,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138537,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (138568,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(138569,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (138671,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(138672,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1846,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (138709,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(138710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138716,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(138717,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (138762,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(138763,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (138765,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(138766,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (138771,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(138772,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138774,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(138775,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (138778,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(138779,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (138785,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(138786,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (138850,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(138851,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1852,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (139541,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(139542,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (139600,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(139601,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (139608,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(139609,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (139678,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(139679,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (139701,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(139702,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (139780,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(139781,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (139862,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(139863,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (139884,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(139885,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (139892,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(139893,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (139899,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(139900,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (139901,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(139902,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (139903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(139904,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (139925,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(139926,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1860,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (139954,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(139955,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (139971,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(139972,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 21451488 (ipc=153.2) sim_rate=178762 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:48:12 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1865,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (140664,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(140665,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (140709,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(140710,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (140721,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(140722,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (140800,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(140801,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (140803,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(140804,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (140896,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(140897,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (140966,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(140967,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (140995,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(140996,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (141006,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(141007,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (141011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(141012,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (141041,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(141042,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (141042,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(141043,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (141054,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(141055,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (141062,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(141063,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (141100,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(141101,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1877,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (141762,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(141763,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (141815,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(141816,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (141819,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(141820,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1895,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (141910,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(141911,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (141990,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(141991,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 21759328 (ipc=153.2) sim_rate=179829 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:48:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (142053,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(142054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (142075,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(142076,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (142114,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(142115,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (142120,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(142121,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (142150,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(142151,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (142161,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(142162,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (142193,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(142194,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (142196,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(142197,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (142201,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(142202,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (142217,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(142218,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1900,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (142869,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(142870,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (142949,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(142950,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (143001,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(143002,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (143041,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(143042,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1906,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (143124,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(143125,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (143196,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(143197,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (143204,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(143205,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (143215,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(143216,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (143265,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(143266,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (143270,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(143271,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (143276,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(143277,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (143291,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(143292,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (143333,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(143334,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (143389,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(143390,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (143401,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(143402,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 21987232 (ipc=153.2) sim_rate=180223 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:48:14 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1915,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (143984,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(143985,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (144081,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(144082,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (144140,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(144141,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (144206,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(144207,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (144232,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(144233,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1912,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (144365,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(144366,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (144371,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(144372,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (144377,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(144378,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (144381,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(144382,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (144389,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(144390,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (144391,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(144392,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (144401,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(144402,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (144478,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(144479,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (144489,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(144490,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (144504,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(144505,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1919,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 22220544 (ipc=153.2) sim_rate=180654 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:48:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (145114,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(145115,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (145172,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(145173,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (145279,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(145280,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (145327,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(145328,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (145359,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(145360,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (145448,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(145449,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145485,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145486,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (145496,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(145497,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145501,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(145502,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (145507,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(145508,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (145533,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(145534,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (145539,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(145540,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1928,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (145595,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(145596,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145601,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145602,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (145626,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(145627,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1945,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (146205,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(146206,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (146267,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(146268,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (146395,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(146396,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (146454,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(146455,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 22448736 (ipc=153.2) sim_rate=181038 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:48:16 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (146507,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(146508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (146569,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(146570,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (146594,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(146595,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (146624,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(146625,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (146630,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(146631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (146637,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(146638,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (146643,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(146644,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (146684,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(146685,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (146691,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(146692,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (146700,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(146701,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (146739,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(146740,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1946,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (147348,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(147349,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (147381,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(147382,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1966,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (147520,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(147521,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (147585,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(147586,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (147650,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(147651,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (147715,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(147716,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (147730,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(147731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (147738,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(147739,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (147743,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(147744,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (147749,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(147750,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (147774,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(147775,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (147797,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(147798,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (147809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (147809,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(147810,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(147810,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (147868,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(147869,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 22677952 (ipc=153.2) sim_rate=181423 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:48:17 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1960,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (148473,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(148474,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (148482,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(148483,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (148685,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(148686,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1977,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (148737,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(148738,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (148796,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (148830,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (148843,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (148844,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (148913,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (148930,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (148942,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (148946,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (148949,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (148962,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (148985,0), 5 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1986,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (149543,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (149614,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (149824,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (149903,0), 5 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(1998,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (149961,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (149970,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 22985632 (ipc=153.2) sim_rate=182425 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:48:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (150003,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (150009,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (150022,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (150078,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (150084,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (150085,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (150107,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (150126,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (150128,0), 4 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2007,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (150644,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (150744,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (150979,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (151006,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (151068,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (151083,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (151096,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (151125,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (151152,0), 3 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2002,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (151192,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (151205,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (151213,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (151235,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (151252,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (151268,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (151769,0), 3 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2019,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (151901,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 23291296 (ipc=153.2) sim_rate=183396 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:48:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (152087,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (152176,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (152184,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (152190,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (152196,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (152297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (152303,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (152313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (152321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (152327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (152338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (152376,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (152385,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2028,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (152893,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (153036,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2031,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153197,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (153282,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (153301,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (153307,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (153373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (153400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (153413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (153418,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (153420,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (153452,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (153473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (153474,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153534,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (153999,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 23544448 (ipc=152.9) sim_rate=183941 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:48:20 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2033,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (154192,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (154305,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (154413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (154453,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (154486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (154495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (154503,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (154523,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154545,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (154550,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (154556,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (154556,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (154595,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (154642,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (155075,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (155292,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (155404,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (155520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 14.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 155521
gpu_sim_insn = 23569920
gpu_ipc =     151.5546
gpu_tot_sim_cycle = 155521
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =     151.5546
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 391
gpu_stall_icnt2sh    = 518
gpu_total_sim_rate=184140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 840
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49104
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81600
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 408360
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4300	W0_Idle:41318	W0_Scoreboard:3827506	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 117 
maxdqlatency = 0 
maxmflatency = 393 
averagemflatency = 215 
max_icnt2mem_latency = 83 
max_icnt2sh_latency = 155520 
mrq_lat_table:35720 	2673 	2503 	5853 	30212 	14288 	820 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49115 	49108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	80628 	17219 	427 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43498 	5572 	49 	0 	0 	0 	0 	151 	571 	1438 	2796 	5229 	10471 	20972 	7476 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      9106      9234      9092      9228      9250      9390      9995     10116     10016     10100     10078     10163      9360      9470      9084      9208 
dram[1]:      9178      9256      9136      9278      9314      9406     10017     10146     10026     10137     10090     10175      9429      9618      9144      9246 
dram[2]:      9225      9175      9208      9223      9385      9265     10115     10085     10063     10069     10137     10083      9457      9540      9200      9155 
dram[3]:      9233      9253      9206      9253      9390      9331     10148     10121     10100     10101     10177     10178      9554      9520      9197      9169 
dram[4]:      9156      9331      9125      9297      9242      9391     10056     10195     10032     10140     10062     10193      9357      9457      9147      9203 
dram[5]:      9201      9344      9178      9325      9301      9431     10088     10228     10059     10210     10083     10200      9538      9578      9170      9231 
average row accesses per activate:
dram[0]:  1.515773  1.446617  1.500000  1.490683  1.460123  1.492163  1.504702  1.486068  1.495327  1.465649  1.458967  1.474654  1.507064  1.420118  1.502347  1.497660 
dram[1]:  1.533546  1.497660  1.461187  1.488372  1.438066  1.540453  1.516588  1.511811  1.420118  1.472393  1.463415  1.516588  1.483771  1.511811  1.463415  1.500000 
dram[2]:  1.518987  1.516588  1.488372  1.490683  1.489828  1.545455  1.465649  1.516588  1.474654  1.479199  1.531101  1.514196  1.441441  1.504702  1.479199  1.516588 
dram[3]:  1.550889  1.558442  1.502347  1.509434  1.525641  1.589316  1.497660  1.553398  1.500000  1.500000  1.531101  1.597338  1.502347  1.504702  1.509434  1.548387 
dram[4]:  1.456753  1.516588  1.447964  1.500000  1.489828  1.584027  1.407625  1.536000  1.463415  1.500000  1.454545  1.571195  1.409692  1.500000  1.504702  1.550889 
dram[5]:  1.510204  1.618887  1.437126  1.573771  1.506329  1.613559  1.516588  1.681261  1.399417  1.523810  1.488372  1.649485  1.463415  1.629881  1.430700  1.594684 
average row locality = 92069/61227 = 1.503732
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[1]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[2]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[3]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[4]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[5]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
total reads: 42960
bank skew: 448/444 = 1.01
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        233       229       229       229       229       230       230       230       229       229       230       230       229       229       229       230
dram[1]:        229       230       229       230       229       230       230       230       229       229       229       230       229       229       230       230
dram[2]:        229       229       229       229       230       231       229       230       229       229       230       230       228       229       230       230
dram[3]:        229       230       229       229       230       231       229       230       229       229       230       231       229       229       231       231
dram[4]:        229       230       230       229       229       231       229       229       229       230       229       230       228       229       229       230
dram[5]:        229       230       229       230       229       231       229       230       229       229       229       231       229       230       229       230
maximum mf latency per bank:
dram[0]:        372       361       362       344       348       365       366       353       350       369       378       359       346       336       350       358
dram[1]:        355       346       341       357       350       349       377       369       339       354       352       348       334       344       353       358
dram[2]:        349       365       346       343       362       346       350       369       346       353       372       357       348       361       360       361
dram[3]:        369       362       368       356       355       341       367       360       355       358       369       357       373       351       355       393
dram[4]:        348       362       344       357       345       349       344       353       346       362       355       364       339       349       363       359
dram[5]:        354       363       355       351       357       356       350       373       364       345       352       361       368       351       364       345

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=205287 n_nop=153895 n_act=10357 n_pre=10341 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.299
n_activity=188785 dram_eff=0.3252
bk0: 1026a 179444i bk1: 1028a 178628i bk2: 1024a 179351i bk3: 1024a 179212i bk4: 1016a 178824i bk5: 1016a 178303i bk6: 1024a 178516i bk7: 1024a 178282i bk8: 1024a 179270i bk9: 1024a 178685i bk10: 1024a 178418i bk11: 1024a 178922i bk12: 1024a 179470i bk13: 1024a 178511i bk14: 1024a 179055i bk15: 1024a 178875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=1.49804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=205287 n_nop=153991 n_act=10312 n_pre=10296 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.299
n_activity=188722 dram_eff=0.3252
bk0: 1024a 179200i bk1: 1024a 179035i bk2: 1024a 179114i bk3: 1024a 179320i bk4: 1016a 178268i bk5: 1016a 179932i bk6: 1024a 178949i bk7: 1024a 178999i bk8: 1024a 178592i bk9: 1024a 178914i bk10: 1024a 178424i bk11: 1024a 179405i bk12: 1024a 178956i bk13: 1024a 179706i bk14: 1024a 178358i bk15: 1024a 178911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=1.49215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=205287 n_nop=154127 n_act=10244 n_pre=10228 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.299
n_activity=188043 dram_eff=0.3264
bk0: 1024a 179330i bk1: 1024a 179417i bk2: 1024a 178790i bk3: 1024a 179272i bk4: 1016a 179190i bk5: 1016a 179883i bk6: 1024a 178711i bk7: 1024a 179479i bk8: 1024a 178982i bk9: 1024a 179145i bk10: 1024a 179353i bk11: 1024a 178958i bk12: 1024a 178695i bk13: 1024a 179020i bk14: 1024a 178501i bk15: 1024a 179054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=1.52885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=205287 n_nop=154549 n_act=10033 n_pre=10017 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.299
n_activity=187625 dram_eff=0.3271
bk0: 1024a 179775i bk1: 1024a 179842i bk2: 1024a 179410i bk3: 1024a 179798i bk4: 1016a 179578i bk5: 1016a 180720i bk6: 1024a 179131i bk7: 1024a 179146i bk8: 1024a 179308i bk9: 1024a 179151i bk10: 1024a 179463i bk11: 1024a 180510i bk12: 1024a 178690i bk13: 1024a 179593i bk14: 1024a 178806i bk15: 1024a 179329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=1.54468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=205287 n_nop=154041 n_act=10287 n_pre=10271 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.299
n_activity=188565 dram_eff=0.3255
bk0: 1024a 178483i bk1: 1024a 179463i bk2: 1024a 178046i bk3: 1024a 179250i bk4: 1016a 179085i bk5: 1016a 180166i bk6: 1024a 177379i bk7: 1024a 179194i bk8: 1024a 178483i bk9: 1024a 179186i bk10: 1024a 178825i bk11: 1024a 180119i bk12: 1024a 177733i bk13: 1024a 179354i bk14: 1024a 178851i bk15: 1024a 179822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.50542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=205287 n_nop=154621 n_act=9995 n_pre=9979 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.299
n_activity=188150 dram_eff=0.3263
bk0: 1028a 179185i bk1: 1024a 180758i bk2: 1024a 178211i bk3: 1024a 180071i bk4: 1016a 179452i bk5: 1016a 180817i bk6: 1024a 178991i bk7: 1024a 181243i bk8: 1024a 178051i bk9: 1024a 180049i bk10: 1024a 178996i bk11: 1024a 181001i bk12: 1024a 178314i bk13: 1024a 180733i bk14: 1024a 178014i bk15: 1024a 180350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=1.55614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 98
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 182
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 495
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.197
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.77221
	minimum = 6
	maximum = 54
Network latency average = 9.174
	minimum = 6
	maximum = 45
Slowest packet = 882
Flit latency average = 7.08061
	minimum = 6
	maximum = 41
Slowest flit = 2536
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0468118
	minimum = 0.0420072 (at node 0)
	maximum = 0.052816 (at node 16)
Accepted packet rate average = 0.0468118
	minimum = 0.0420072 (at node 0)
	maximum = 0.052816 (at node 16)
Injected flit rate average = 0.140428
	minimum = 0.125957 (at node 0)
	maximum = 0.158834 (at node 16)
Accepted flit rate average= 0.140428
	minimum = 0.126073 (at node 0)
	maximum = 0.158062 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.77221 (1 samples)
	minimum = 6 (1 samples)
	maximum = 54 (1 samples)
Network latency average = 9.174 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 7.08061 (1 samples)
	minimum = 6 (1 samples)
	maximum = 41 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0468118 (1 samples)
	minimum = 0.0420072 (1 samples)
	maximum = 0.052816 (1 samples)
Accepted packet rate average = 0.0468118 (1 samples)
	minimum = 0.0420072 (1 samples)
	maximum = 0.052816 (1 samples)
Injected flit rate average = 0.140428 (1 samples)
	minimum = 0.125957 (1 samples)
	maximum = 0.158834 (1 samples)
Accepted flit rate average = 0.140428 (1 samples)
	minimum = 0.126073 (1 samples)
	maximum = 0.158062 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 8 sec (128 sec)
gpgpu_simulation_rate = 184140 (inst/sec)
gpgpu_simulation_rate = 1215 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,155521)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,155521)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,155521)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,155521)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,155521)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,155521)
GPGPU-Sim uArch: cycles simulated: 156021  inst.: 23623680 (ipc=107.5) sim_rate=183129 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:48:21 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(9,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(15,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 158521  inst.: 24077824 (ipc=169.3) sim_rate=185214 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:48:22 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(15,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(5,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 159521  inst.: 24411699 (ipc=210.4) sim_rate=186348 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:48:23 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(34,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(13,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 160521  inst.: 24640272 (ipc=214.1) sim_rate=186668 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:48:24 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(47,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(25,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(17,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(13,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 161521  inst.: 25075311 (ipc=250.9) sim_rate=188536 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:48:25 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(30,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(19,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(8,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(24,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(70,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 162521  inst.: 25554542 (ipc=283.5) sim_rate=190705 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:48:26 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(45,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(31,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(34,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7540,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7541,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7629,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7630,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7650,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7651,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7718,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7719,155521)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(34,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7770,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7771,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7866,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7867,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7906,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7907,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7909,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7909,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7910,155521)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7910,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7941,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7942,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7944,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7945,155521)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(33,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8002,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8003,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8004,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8005,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8026,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8027,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8085,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8086,155521)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(39,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(30,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 164021  inst.: 26170606 (ipc=306.0) sim_rate=193856 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:48:27 2016
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(22,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(104,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(23,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(22,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 165021  inst.: 26614920 (ipc=320.5) sim_rate=195697 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:48:28 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(47,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9687,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9688,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9715,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9716,155521)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(53,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9806,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9807,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9848,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9849,155521)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(32,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10059,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10060,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10086,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10087,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10094,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10095,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10104,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10105,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10106,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10107,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10143,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10144,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10191,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10192,155521)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(58,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10344,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10345,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10415,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10416,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10443,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10444,155521)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(113,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10466,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10467,155521)
GPGPU-Sim uArch: cycles simulated: 166021  inst.: 27051357 (ipc=331.6) sim_rate=197455 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:48:29 2016
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(47,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(50,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(49,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(31,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(30,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11705,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11706,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11750,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11751,155521)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(34,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(52,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 167521  inst.: 27711485 (ipc=345.1) sim_rate=200807 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:48:30 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(69,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12227,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12228,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12248,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12249,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12345,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12346,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12378,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12379,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12423,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12424,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12429,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12430,155521)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(122,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12550,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12551,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12574,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12575,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12599,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12600,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12629,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12630,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12714,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12715,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12728,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12729,155521)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(72,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12750,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12751,155521)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(82,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 168521  inst.: 28115700 (ipc=349.7) sim_rate=202271 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:48:31 2016
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(69,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(131,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(46,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(99,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(50,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(53,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 170021  inst.: 28739858 (ipc=356.5) sim_rate=205284 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:48:32 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(75,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14607,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14608,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14610,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14611,155521)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(87,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14767,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14768,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14840,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14841,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14987,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14988,155521)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(69,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15013,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15014,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15044,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15045,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15117,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15118,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15130,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(15131,155521)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(80,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15291,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(15292,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15331,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(15332,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15348,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15349,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15379,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(15380,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15409,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15410,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15422,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15423,155521)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(63,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 171021  inst.: 29166783 (ipc=361.1) sim_rate=206856 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:48:33 2016
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(72,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(141,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(103,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(75,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(66,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(114,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 172521  inst.: 29771288 (ipc=364.8) sim_rate=209656 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:48:34 2016
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(95,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17232,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17233,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17265,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17266,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17354,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17355,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17375,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17376,155521)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(98,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17463,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17464,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17488,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(17489,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17498,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(17499,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17579,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17580,155521)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(108,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17649,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17650,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17669,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17670,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17707,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(17708,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17716,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17717,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17722,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17723,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17764,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17765,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17869,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17870,155521)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(106,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 173521  inst.: 30178446 (ipc=367.1) sim_rate=211038 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:48:35 2016
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(92,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(89,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(82,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(89,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(89,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(87,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 175021  inst.: 30807219 (ipc=371.1) sim_rate=213939 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:48:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19508,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(19509,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19571,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19572,155521)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(108,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19749,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19750,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19791,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19792,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19903,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19904,155521)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(130,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19941,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(19942,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20041,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20042,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20044,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(20045,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20095,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(20096,155521)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(90,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20265,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(20266,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20299,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(20300,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20302,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(20303,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20381,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(20382,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20394,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20395,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20416,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(20417,155521)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(108,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 176021  inst.: 31222671 (ipc=373.3) sim_rate=215328 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:48:37 2016
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(113,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(113,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(94,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(100,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(96,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(91,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 177521  inst.: 31825560 (ipc=375.3) sim_rate=217983 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:48:38 2016
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(118,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22217,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22218,155521)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(128,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22385,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22386,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22407,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22408,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22498,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22499,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22503,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22504,155521)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(134,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22536,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22537,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22664,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22665,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22763,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22764,155521)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(126,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22794,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22795,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22851,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22852,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22853,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22854,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22876,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22877,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22900,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22900,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22901,155521)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22901,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22982,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22983,155521)
GPGPU-Sim uArch: cycles simulated: 178521  inst.: 32250918 (ipc=377.4) sim_rate=219394 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:48:39 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(127,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(116,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(187,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(107,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 179521  inst.: 32647836 (ipc=378.2) sim_rate=220593 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:48:40 2016
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(146,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(110,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(105,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24668,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24669,155521)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(125,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24841,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24842,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24851,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24852,155521)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(143,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24983,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24984,155521)
GPGPU-Sim uArch: cycles simulated: 180521  inst.: 33065403 (ipc=379.8) sim_rate=221915 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:48:41 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25077,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25078,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25117,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25118,155521)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(141,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25179,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25180,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25194,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25195,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25199,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25200,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25232,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25233,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25243,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25244,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25252,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25253,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25311,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25312,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25377,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25378,155521)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(199,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25502,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25503,155521)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(122,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(153,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(147,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(131,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 182021  inst.: 33670947 (ipc=381.2) sim_rate=224472 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:48:42 2016
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(133,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(131,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(130,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27212,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27213,155521)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(152,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27278,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27279,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27337,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27338,155521)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(151,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 183021  inst.: 34109866 (ipc=383.3) sim_rate=225893 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:48:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27535,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(27536,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27570,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27571,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27610,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27611,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27681,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27682,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27711,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27712,155521)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(150,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27741,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27742,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27805,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27806,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27832,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27833,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27905,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27906,155521)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(214,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27979,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27980,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27991,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27992,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28011,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28012,155521)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(160,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(150,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 184021  inst.: 34512878 (ipc=384.0) sim_rate=227058 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:48:44 2016
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(223,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(148,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(138,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(138,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(146,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(145,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29852,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(29853,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29972,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29973,155521)
GPGPU-Sim uArch: cycles simulated: 185521  inst.: 35136645 (ipc=385.6) sim_rate=229651 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:48:45 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30028,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(30029,155521)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(148,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30085,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30086,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30105,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30106,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30190,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30191,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30228,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30229,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30248,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30249,155521)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(167,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30299,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30300,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30300,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30301,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30358,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30359,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30407,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30408,155521)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(172,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30522,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30523,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30546,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(30547,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30572,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30573,155521)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(160,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(154,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 186521  inst.: 35562307 (ipc=386.9) sim_rate=230924 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:48:46 2016
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(176,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(162,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(177,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(151,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(157,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(176,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32497,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32498,155521)
GPGPU-Sim uArch: cycles simulated: 188021  inst.: 36179931 (ipc=388.0) sim_rate=233418 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:48:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32597,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32598,155521)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(177,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32628,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32629,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32694,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32695,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32728,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32729,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32789,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32790,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32807,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32808,155521)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(195,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32878,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32879,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32943,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32944,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32952,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(32953,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32973,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32974,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32983,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32984,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33047,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33048,155521)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(187,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33097,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33098,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33188,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33189,155521)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(240,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 189021  inst.: 36588416 (ipc=388.6) sim_rate=234541 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:48:48 2016
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(184,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(172,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(194,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(173,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(178,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(172,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34835,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34836,155521)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(207,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 190521  inst.: 37215946 (ipc=389.9) sim_rate=237044 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:48:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35022,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35023,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35088,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35089,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35141,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35142,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35153,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35154,155521)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(190,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35292,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35293,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35339,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35340,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35370,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35371,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35390,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35391,155521)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(205,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35424,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35425,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35425,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35426,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35471,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35472,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (35518,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(35519,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35541,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35542,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35601,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(35602,155521)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(203,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(262,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 191521  inst.: 37644461 (ipc=391.0) sim_rate=238256 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:48:50 2016
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(191,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(259,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(180,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(186,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 192521  inst.: 38027746 (ipc=390.8) sim_rate=239168 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:48:51 2016
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(181,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(193,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(194,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37557,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37558,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37603,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37604,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37635,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37636,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37638,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37639,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37644,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37645,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37700,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37701,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37708,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37709,155521)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(222,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37769,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37770,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37802,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37803,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37835,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37836,155521)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(271,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37974,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37975,155521)
GPGPU-Sim uArch: cycles simulated: 193521  inst.: 38474267 (ipc=392.2) sim_rate=240464 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:48:52 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38148,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38149,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38150,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38151,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38152,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38153,155521)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(197,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38180,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38181,155521)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(201,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(220,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(284,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(282,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(202,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 195021  inst.: 39075250 (ipc=392.5) sim_rate=242703 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:48:53 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(202,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(201,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39981,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39982,155521)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(228,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40115,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(40116,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40131,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40132,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40244,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40245,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40255,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40256,155521)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(235,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40349,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40350,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40419,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40420,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40443,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40444,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (40447,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(40448,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40463,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(40464,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40496,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40497,155521)
GPGPU-Sim uArch: cycles simulated: 196021  inst.: 39502185 (ipc=393.4) sim_rate=243840 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:48:54 2016
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(216,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40530,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(40531,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40555,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40556,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40567,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40568,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40611,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40612,155521)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(234,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(242,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(218,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(213,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 197021  inst.: 39916849 (ipc=393.9) sim_rate=244888 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:48:55 2016
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(250,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(233,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(232,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42342,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42343,155521)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(244,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 198021  inst.: 40343868 (ipc=394.7) sim_rate=245999 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:48:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42588,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42589,155521)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(244,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42636,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42637,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42764,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42765,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42784,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42785,155521)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(237,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42823,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42824,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42837,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42838,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42839,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(42840,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42844,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42845,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42872,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42873,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42895,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42896,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42995,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42996,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42996,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42997,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (43019,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(43020,155521)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(242,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43070,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(43071,155521)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(252,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(238,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 199021  inst.: 40781013 (ipc=395.7) sim_rate=247157 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 12:48:57 2016
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(233,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(229,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(228,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 200021  inst.: 41161562 (ipc=395.3) sim_rate=247961 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 12:48:58 2016
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(226,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(240,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(247,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45011,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45012,155521)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45088,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45089,155521)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(260,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45153,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45154,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45185,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(45186,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45235,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45236,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45238,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(45239,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45267,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45268,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45288,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45289,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45302,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45303,155521)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(255,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45366,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(45367,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45445,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45446,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45488,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45489,155521)
GPGPU-Sim uArch: cycles simulated: 201021  inst.: 41611849 (ipc=396.5) sim_rate=249172 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 12:48:59 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45513,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45514,155521)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(260,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45616,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45617,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45772,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45773,155521)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(258,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(259,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(258,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 202021  inst.: 42014431 (ipc=396.7) sim_rate=250085 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 12:49:00 2016
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(266,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(259,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(243,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(245,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47439,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47440,155521)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(330,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 203021  inst.: 42439225 (ipc=397.2) sim_rate=251119 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 12:49:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47603,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47604,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47652,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47653,155521)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(278,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47691,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47692,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47713,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(47714,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47738,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(47739,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47808,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47809,155521)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(264,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47966,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47967,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48001,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(48002,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48003,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(48004,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48026,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(48027,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48032,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48033,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48073,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(48074,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48128,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(48129,155521)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(280,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48238,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(48239,155521)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(258,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 204021  inst.: 42863396 (ipc=397.8) sim_rate=252137 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 12:49:02 2016
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(283,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(256,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(274,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(269,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(257,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(266,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (49967,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(49968,155521)
GPGPU-Sim uArch: cycles simulated: 205521  inst.: 43476259 (ipc=398.1) sim_rate=254247 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 12:49:03 2016
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(279,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50078,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50079,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (50118,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(50119,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (50125,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(50126,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50138,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(50139,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (50192,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(50193,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (50207,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(50208,155521)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(350,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (50290,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(50291,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (50340,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(50341,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50378,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50379,155521)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(354,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50497,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(50498,155521)
GPGPU-Sim uArch: cycles simulated: 206021  inst.: 43703803 (ipc=398.7) sim_rate=254091 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 12:49:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (50515,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(50516,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50564,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(50565,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50585,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50586,155521)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(274,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (50675,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(50676,155521)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(298,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(291,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(271,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 207021  inst.: 44108133 (ipc=398.8) sim_rate=254960 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 12:49:05 2016
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(282,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(312,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(273,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(289,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52492,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52493,155521)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(280,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52631,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52632,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52671,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52672,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52683,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52684,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52732,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52733,155521)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(308,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52810,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52811,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52825,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52826,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52857,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52858,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52884,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52885,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52889,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52890,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52950,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52951,155521)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(299,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 208521  inst.: 44749634 (ipc=399.6) sim_rate=257181 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 12:49:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53020,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53021,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53114,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53115,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53149,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53150,155521)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(301,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53293,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53294,155521)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(314,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(296,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(328,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 209521  inst.: 45151412 (ipc=399.7) sim_rate=258008 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 12:49:07 2016
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(306,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(285,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(312,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(302,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 210521  inst.: 45562994 (ipc=399.9) sim_rate=258880 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 12:49:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55018,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55019,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55051,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(55052,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55093,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(55094,155521)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(296,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55216,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(55217,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55251,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55252,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (55296,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(55297,155521)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(317,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55384,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55385,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55458,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(55459,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55497,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(55498,155521)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(309,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55554,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55555,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55607,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55608,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55616,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(55617,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (55649,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(55650,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55654,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55655,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (55717,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(55718,155521)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(311,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 211521  inst.: 46002418 (ipc=400.6) sim_rate=259900 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:49:09 2016
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(300,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(300,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(382,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(302,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(301,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(307,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(312,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 213021  inst.: 46607378 (ipc=400.7) sim_rate=261839 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 12:49:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (57506,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(57507,155521)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(317,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57687,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57688,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57714,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57715,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57754,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57755,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57755,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57756,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57763,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57764,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57819,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57820,155521)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(312,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57878,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57879,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57884,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57885,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (57900,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(57901,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57967,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57968,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58035,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58036,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58047,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58048,155521)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(324,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58169,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58170,155521)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(337,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58358,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58359,155521)
GPGPU-Sim uArch: cycles simulated: 214021  inst.: 47052927 (ipc=401.4) sim_rate=262865 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 12:49:11 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(317,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(342,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(344,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(328,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(337,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(320,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(324,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 215521  inst.: 47656829 (ipc=401.4) sim_rate=264760 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 12:49:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (60005,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(60006,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (60080,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(60081,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60100,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60101,155521)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(337,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (60208,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(60209,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60343,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60344,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (60349,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(60350,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60373,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60374,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60404,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60405,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (60407,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(60408,155521)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(331,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (60527,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(60528,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (60537,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(60538,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (60569,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(60570,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (60597,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(60598,155521)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(354,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60639,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(60640,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60808,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60809,155521)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(418,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 216521  inst.: 48095815 (ipc=402.1) sim_rate=265722 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 12:49:13 2016
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(349,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(331,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(330,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(348,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 217521  inst.: 48478491 (ipc=401.8) sim_rate=266365 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 12:49:14 2016
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(339,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(340,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62521,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62522,155521)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(361,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62585,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(62586,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62663,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62664,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62708,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(62709,155521)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(423,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (62751,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(62752,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62760,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(62761,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62874,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62875,155521)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(372,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62945,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62946,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (62999,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(63000,155521)
GPGPU-Sim uArch: cycles simulated: 218521  inst.: 48933933 (ipc=402.6) sim_rate=267398 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 12:49:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63054,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(63055,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63055,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(63056,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63113,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63114,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63137,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(63138,155521)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(429,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63192,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63193,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63241,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63242,155521)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(359,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 219021  inst.: 49149023 (ipc=402.8) sim_rate=267114 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 12:49:16 2016
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(359,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(361,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(361,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(433,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 220021  inst.: 49530226 (ipc=402.5) sim_rate=267730 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 12:49:17 2016
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(347,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(351,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (65002,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(65003,155521)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(364,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65079,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(65080,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (65133,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(65134,155521)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(359,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (65266,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(65267,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (65288,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(65289,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (65336,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(65337,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65435,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(65436,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65480,155521), 5 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(374,0,0) tid=(206,0,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65481,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65481,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(65482,155521)
GPGPU-Sim uArch: cycles simulated: 221021  inst.: 49980224 (ipc=403.2) sim_rate=268710 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 12:49:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (65533,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(65534,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (65572,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(65573,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65594,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(65595,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (65678,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(65679,155521)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(368,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65756,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(65757,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (65853,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(65854,155521)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(375,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 221521  inst.: 50194526 (ipc=403.4) sim_rate=268419 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 12:49:19 2016
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(381,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(397,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(363,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(370,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 222521  inst.: 50576135 (ipc=403.1) sim_rate=269021 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 12:49:20 2016
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(360,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(377,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(369,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (67608,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(67609,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (67696,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(67697,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67697,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(67698,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (67726,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(67727,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (67794,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(67795,155521)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(386,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (67860,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(67861,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (67903,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(67904,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (67959,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(67960,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67966,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(67967,155521)
GPGPU-Sim uArch: cycles simulated: 223521  inst.: 51026086 (ipc=403.8) sim_rate=269979 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 12:49:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68021,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68022,155521)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(393,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (68058,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(68059,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68109,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68110,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (68151,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(68152,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (68190,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(68191,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (68238,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(68239,155521)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(392,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(400,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 224021  inst.: 51241257 (ipc=404.0) sim_rate=269690 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 12:49:22 2016
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(458,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(382,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(391,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(377,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 225021  inst.: 51625986 (ipc=403.7) sim_rate=270293 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 12:49:23 2016
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(382,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(379,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70033,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70034,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70116,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70117,155521)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(389,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70138,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70139,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70245,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70246,155521)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(417,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70339,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70340,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70347,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70348,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (70352,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(70353,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (70386,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(70387,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (70428,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(70429,155521)
GPGPU-Sim uArch: cycles simulated: 226021  inst.: 52079162 (ipc=404.4) sim_rate=271245 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 12:49:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70506,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70507,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70543,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70544,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (70545,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(70546,155521)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(391,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70634,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70635,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70667,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70668,155521)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(401,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (70815,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(70816,155521)
GPGPU-Sim uArch: cycles simulated: 226521  inst.: 52296117 (ipc=404.6) sim_rate=270964 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 12:49:25 2016
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(421,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(426,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(391,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(402,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 227521  inst.: 52672305 (ipc=404.2) sim_rate=271506 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 12:49:26 2016
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(397,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(418,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(406,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72548,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72549,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72666,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(72667,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72671,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72672,155521)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(411,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (72726,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(72727,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72833,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72834,155521)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(405,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (72900,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(72901,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72902,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72903,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (72981,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(72982,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72988,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72989,155521)
GPGPU-Sim uArch: cycles simulated: 228521  inst.: 53122659 (ipc=404.8) sim_rate=272423 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 12:49:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73055,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73056,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73061,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(73062,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (73093,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(73094,155521)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(422,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (73176,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(73177,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (73237,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(73238,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (73312,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(73313,155521)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(431,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(486,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(422,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 229521  inst.: 53533140 (ipc=404.9) sim_rate=273128 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 12:49:28 2016
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(418,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(409,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(424,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(412,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 230521  inst.: 53937047 (ipc=404.9) sim_rate=273792 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 12:49:29 2016
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(419,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75063,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75064,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (75150,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(75151,155521)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(448,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (75211,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(75212,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (75255,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75256,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (75316,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(75317,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (75375,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(75376,155521)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(444,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (75419,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(75420,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (75426,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(75427,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (75459,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(75460,155521)
GPGPU-Sim uArch: cycles simulated: 231021  inst.: 54173718 (ipc=405.3) sim_rate=273604 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 12:49:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (75578,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(75579,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (75631,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(75632,155521)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(435,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (75637,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(75638,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (75645,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(75646,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (75686,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(75687,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (75783,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(75784,155521)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(503,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(435,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(425,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(436,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(425,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 232521  inst.: 54770595 (ipc=405.2) sim_rate=275229 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 12:49:31 2016
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(443,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(424,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (77520,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(77521,155521)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(433,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (77616,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(77617,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77730,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77731,155521)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(434,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77850,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77851,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (77854,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(77855,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (77859,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(77860,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77868,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77869,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (77922,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(77923,155521)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(447,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77975,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(77976,155521)
GPGPU-Sim uArch: cycles simulated: 233521  inst.: 55219396 (ipc=405.8) sim_rate=276096 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 12:49:32 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (78010,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(78011,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (78017,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(78018,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (78092,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(78093,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (78164,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(78165,155521)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(458,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (78278,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(78279,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (78295,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(78296,155521)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(462,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 234021  inst.: 55437302 (ipc=406.0) sim_rate=275807 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 12:49:33 2016
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(461,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(457,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(448,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(461,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 235021  inst.: 55815372 (ipc=405.6) sim_rate=276313 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 12:49:34 2016
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(442,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(438,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(438,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (80113,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(80114,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (80150,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(80151,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (80259,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(80260,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (80268,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(80269,155521)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(476,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (80312,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(80313,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (80431,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(80432,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (80445,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(80446,155521)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(531,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 236021  inst.: 56267555 (ipc=406.2) sim_rate=277180 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 12:49:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (80515,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(80516,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (80538,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(80539,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (80590,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(80591,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (80604,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(80605,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (80631,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(80632,155521)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(471,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (80721,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(80722,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (80753,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(80754,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (80788,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(80789,155521)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(468,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(536,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(456,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 237021  inst.: 56679997 (ipc=406.3) sim_rate=277843 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 12:49:36 2016
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(476,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(459,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 237521  inst.: 56863401 (ipc=406.0) sim_rate=277382 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 12:49:37 2016
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(472,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(493,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (82573,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(82574,155521)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(472,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82644,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(82645,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (82757,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(82758,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (82759,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(82760,155521)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(470,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82870,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82871,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (82944,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(82945,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82967,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(82968,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (82976,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(82977,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (82996,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(82997,155521)
GPGPU-Sim uArch: cycles simulated: 238521  inst.: 57312105 (ipc=406.5) sim_rate=278214 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 12:49:38 2016
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(494,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83095,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(83096,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (83103,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(83104,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (83149,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(83150,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (83232,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(83233,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83248,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(83249,155521)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(467,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (83309,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(83310,155521)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(545,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(476,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(473,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 239521  inst.: 57727628 (ipc=406.6) sim_rate=278877 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 12:49:39 2016
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(492,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 240021  inst.: 57911334 (ipc=406.4) sim_rate=278419 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 12:49:40 2016
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(482,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(501,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(472,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85114,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85115,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (85166,155521), 5 CTAs running
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(476,0,0) tid=(84,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(85167,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (85242,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(85243,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85255,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(85256,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (85361,155521), 5 CTAs running
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(500,0,0) tid=(147,0,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(85362,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (85494,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(85495,155521)
GPGPU-Sim uArch: cycles simulated: 241021  inst.: 58360269 (ipc=406.9) sim_rate=279235 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 12:49:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (85518,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(85519,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (85526,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(85527,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (85528,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(85529,155521)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(493,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (85620,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(85621,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (85636,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(85637,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (85657,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(85658,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (85710,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(85711,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (85757,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(85758,155521)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(567,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85840,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85841,155521)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(504,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(490,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 242021  inst.: 58776071 (ipc=407.0) sim_rate=279886 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 12:49:42 2016
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(490,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(484,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(487,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(482,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 243021  inst.: 59172050 (ipc=406.9) sim_rate=280436 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 12:49:43 2016
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(494,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (87589,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(87590,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (87636,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(87637,155521)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(489,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (87776,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (87776,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(87777,155521)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(87777,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (87876,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(87877,155521)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(518,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (87923,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(87924,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (87953,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(87954,155521)
GPGPU-Sim uArch: cycles simulated: 243521  inst.: 59408200 (ipc=407.3) sim_rate=280227 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 12:49:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (88019,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(88020,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (88047,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(88048,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (88106,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(88107,155521)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(577,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (88120,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(88121,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (88144,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(88145,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (88212,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(88213,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (88261,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(88262,155521)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(516,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (88338,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(88339,155521)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(495,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(504,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 244521  inst.: 59823010 (ipc=407.3) sim_rate=280859 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 12:49:45 2016
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(537,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(496,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(519,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(523,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 245521  inst.: 60217905 (ipc=407.2) sim_rate=281392 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 12:49:46 2016
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(500,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (90125,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(90126,155521)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(504,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (90244,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(90245,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (90286,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(90287,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (90296,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(90297,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (90372,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(90373,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (90424,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(90425,155521)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(522,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (90453,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(90454,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (90502,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(90503,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (90525,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(90526,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (90550,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(90551,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (90606,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(90607,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (90656,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(90657,155521)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(526,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (90696,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(90697,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (90731,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(90732,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (90824,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(90825,155521)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(589,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 246521  inst.: 60671569 (ipc=407.7) sim_rate=282193 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 12:49:47 2016
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(538,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(525,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(525,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(543,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 247521  inst.: 61053617 (ipc=407.4) sim_rate=282655 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 12:49:48 2016
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(531,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(542,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(541,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (92591,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(92592,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (92660,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(92661,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (92750,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(92751,155521)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(524,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (92803,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(92804,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (92960,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (92960,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(92961,155521)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(92961,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (92964,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(92965,155521)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(550,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 248521  inst.: 61500497 (ipc=407.9) sim_rate=283412 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 12:49:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (93022,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(93023,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (93088,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(93089,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (93129,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(93130,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93157,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(93158,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (93181,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(93182,155521)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(542,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (93238,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(93239,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (93273,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(93274,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (93353,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(93354,155521)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(600,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 249021  inst.: 61722808 (ipc=408.1) sim_rate=283132 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 12:49:50 2016
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(539,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(526,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(532,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(540,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 250021  inst.: 62104040 (ipc=407.8) sim_rate=283580 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 12:49:51 2016
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(532,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(529,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (95114,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(95115,155521)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(531,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (95203,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(95204,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (95272,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(95273,155521)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(566,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (95338,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(95339,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (95406,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(95407,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (95470,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(95471,155521)
GPGPU-Sim uArch: cycles simulated: 251021  inst.: 62546766 (ipc=408.1) sim_rate=284303 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 12:49:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (95505,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(95506,155521)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(557,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (95566,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(95567,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (95569,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(95570,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (95605,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(95606,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (95639,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(95640,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (95707,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(95708,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (95738,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(95739,155521)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(625,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (95848,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(95849,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95969,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(95970,155521)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(544,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 251521  inst.: 62763667 (ipc=408.3) sim_rate=283998 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 12:49:53 2016
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(553,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(544,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(553,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(549,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 252521  inst.: 63152219 (ipc=408.1) sim_rate=284469 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 12:49:54 2016
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(562,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(556,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (97626,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(97627,155521)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(559,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (97696,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(97697,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (97784,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(97785,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (97807,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(97808,155521)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(631,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (97964,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(97965,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (97995,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(97996,155521)
GPGPU-Sim uArch: cycles simulated: 253521  inst.: 63595472 (ipc=408.4) sim_rate=285181 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 12:49:55 2016
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(569,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98080,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(98081,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (98083,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(98084,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (98089,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(98090,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98097,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(98098,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (98131,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(98132,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (98162,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(98163,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (98247,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(98248,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (98256,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(98257,155521)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(561,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98390,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(98391,155521)
GPGPU-Sim uArch: cycles simulated: 254021  inst.: 63815590 (ipc=408.6) sim_rate=284891 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 12:49:56 2016
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(560,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(575,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(597,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(576,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(564,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(578,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(573,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 255521  inst.: 64404523 (ipc=408.3) sim_rate=286242 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 12:49:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (100124,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(100125,155521)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(570,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (100260,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(100261,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (100300,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(100301,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (100320,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(100321,155521)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(581,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (100478,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(100479,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (100507,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(100508,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (100542,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(100543,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (100599,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(100600,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (100603,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(100604,155521)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(574,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (100614,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(100615,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (100688,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(100689,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (100708,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(100709,155521)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(589,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (100880,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(100881,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (100904,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(100905,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (100925,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(100926,155521)
GPGPU-Sim uArch: cycles simulated: 256521  inst.: 64858822 (ipc=408.8) sim_rate=286985 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 12:49:58 2016
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(597,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(579,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(588,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(593,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 257521  inst.: 65247727 (ipc=408.6) sim_rate=287434 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 12:49:59 2016
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(587,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(581,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(585,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (102621,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(102622,155521)
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(593,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (102731,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(102732,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (102799,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(102800,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (102810,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(102811,155521)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(584,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 258521  inst.: 65686353 (ipc=408.9) sim_rate=288098 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 12:50:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (103011,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(103012,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (103028,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(103029,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (103086,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(103087,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (103121,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(103122,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (103134,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(103135,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (103144,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(103145,155521)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(599,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (103240,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(103241,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (103266,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(103267,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (103268,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(103269,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (103336,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(103337,155521)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(594,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (103415,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(103416,155521)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(607,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(602,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 259521  inst.: 66106196 (ipc=409.0) sim_rate=288673 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 12:50:01 2016
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(603,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(588,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(599,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(616,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(612,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (105147,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(105148,155521)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(607,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (105292,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(105293,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (105311,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(105312,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (105321,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(105322,155521)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(636,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 261021  inst.: 66733535 (ipc=409.1) sim_rate=290145 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 12:50:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (105505,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(105506,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (105534,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(105535,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (105555,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(105556,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (105585,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(105586,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (105610,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(105611,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (105643,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(105644,155521)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(613,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (105716,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(105717,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (105730,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(105731,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (105881,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(105882,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (105884,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(105885,155521)
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(605,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (105929,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(105930,155521)
GPGPU-Sim uArch: cycles simulated: 261521  inst.: 66951497 (ipc=409.3) sim_rate=289833 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 12:50:03 2016
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(625,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(624,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(621,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(606,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(603,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(644,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 263021  inst.: 67545293 (ipc=409.1) sim_rate=291143 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 12:50:04 2016
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(608,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (107641,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(107642,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (107731,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(107732,155521)
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(623,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (107818,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(107819,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (107828,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(107829,155521)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(651,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (108075,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(108076,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (108106,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(108107,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (108127,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(108128,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (108157,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(108158,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108168,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(108169,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (108169,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(108170,155521)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(625,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (108234,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(108235,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (108276,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(108277,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (108389,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(108390,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (108446,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(108447,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (108462,155521), 5 CTAs running
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(698,0,0) tid=(160,0,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(108463,155521)
GPGPU-Sim uArch: cycles simulated: 264021  inst.: 67996954 (ipc=409.5) sim_rate=291832 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 12:50:05 2016
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(693,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(644,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(622,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(626,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 265021  inst.: 68388134 (ipc=409.3) sim_rate=292256 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 12:50:06 2016
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(616,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(619,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (110146,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(110147,155521)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(626,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (110291,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(110292,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (110324,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(110325,155521)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(662,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (110348,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(110349,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (110481,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(110482,155521)
GPGPU-Sim uArch: cycles simulated: 266021  inst.: 68829582 (ipc=409.6) sim_rate=292891 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 12:50:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (110526,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(110527,155521)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(668,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (110580,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(110581,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (110586,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (110586,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(110587,155521)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(110587,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (110649,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(110650,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (110746,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(110747,155521)
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(652,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (110760,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(110761,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (110778,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(110779,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (110897,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(110898,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (110956,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(110957,155521)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(649,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(640,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(667,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(718,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 267521  inst.: 69435967 (ipc=409.5) sim_rate=294220 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 12:50:08 2016
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(658,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(633,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(639,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (112619,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(112620,155521)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(720,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (112782,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(112783,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (112800,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(112801,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (112856,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(112857,155521)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(666,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 268521  inst.: 69874151 (ipc=409.8) sim_rate=294827 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 12:50:09 2016
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(671,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113103,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(113104,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113105,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(113106,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113135,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(113136,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (113139,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(113140,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113163,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(113164,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113206,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(113207,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (113268,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(113269,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113282,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(113283,155521)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(668,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113433,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(113434,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113444,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(113445,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113466,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(113467,155521)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(662,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(650,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 269521  inst.: 70297384 (ipc=409.9) sim_rate=295367 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 12:50:10 2016
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(650,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(687,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 270021  inst.: 70483868 (ipc=409.7) sim_rate=294911 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 12:50:11 2016
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(664,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(646,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(661,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115185,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(115186,155521)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(655,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115289,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(115290,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115343,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(115344,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115371,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(115372,155521)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(661,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 271021  inst.: 70921767 (ipc=410.0) sim_rate=295507 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 12:50:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115613,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(115614,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115638,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(115639,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115644,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(115645,155521)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(666,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115677,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(115678,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (115704,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(115705,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115736,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(115737,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115797,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(115798,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115803,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(115804,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115860,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(115861,155521)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(675,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115919,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(115920,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115955,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(115956,155521)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(677,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(745,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 272021  inst.: 71341943 (ipc=410.1) sim_rate=296024 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 12:50:13 2016
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(675,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(704,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 272521  inst.: 71528317 (ipc=409.9) sim_rate=295571 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 12:50:14 2016
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(678,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(660,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(686,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117662,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(117663,155521)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(675,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117846,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(117847,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117872,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(117873,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117899,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(117900,155521)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(751,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 273521  inst.: 71966388 (ipc=410.1) sim_rate=296157 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 12:50:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118124,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(118125,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118145,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(118146,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118157,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(118158,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118176,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(118177,155521)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(691,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118191,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(118192,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118210,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(118211,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118263,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(118264,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (118295,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(118296,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118302,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(118303,155521)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(697,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118450,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(118451,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118490,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(118491,155521)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(699,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(754,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 274521  inst.: 72392674 (ipc=410.3) sim_rate=296691 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 12:50:16 2016
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(703,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(696,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(693,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(689,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 275521  inst.: 72777915 (ipc=410.1) sim_rate=297052 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 12:50:17 2016
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(692,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (120193,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(120194,155521)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(708,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (120331,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(120332,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (120384,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(120385,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120405,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(120406,155521)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(689,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (120635,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(120636,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120666,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(120667,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (120667,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(120668,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (120669,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(120670,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (120701,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(120702,155521)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(704,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120731,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(120732,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (120798,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(120799,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120806,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(120807,155521)
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(776,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (120965,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(120966,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (120968,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(120969,155521)
GPGPU-Sim uArch: cycles simulated: 276521  inst.: 73231836 (ipc=410.4) sim_rate=297690 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 12:50:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (121001,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(121002,155521)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(719,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(717,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 277021  inst.: 73437703 (ipc=410.4) sim_rate=297318 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:50:19 2016
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(720,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(691,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(700,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(710,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 278021  inst.: 73827232 (ipc=410.3) sim_rate=297690 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 12:50:20 2016
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(696,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (122685,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(122686,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (122802,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(122803,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (122823,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(122824,155521)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(699,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (122883,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(122884,155521)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(729,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (123135,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(123136,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (123181,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(123182,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (123194,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(123195,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (123203,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(123204,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (123234,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(123235,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (123247,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(123248,155521)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(788,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (123341,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(123342,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (123362,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(123363,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (123403,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(123404,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (123453,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(123454,155521)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(726,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 279021  inst.: 74275594 (ipc=410.6) sim_rate=298295 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 12:50:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (123527,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(123528,155521)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(737,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(742,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 279521  inst.: 74481328 (ipc=410.6) sim_rate=297925 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 12:50:22 2016
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(730,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(715,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(745,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(709,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 280521  inst.: 74867702 (ipc=410.4) sim_rate=298277 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 12:50:23 2016
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(723,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (125238,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(125239,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (125296,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(125297,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (125365,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(125366,155521)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(725,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (125423,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(125424,155521)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(737,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (125655,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(125656,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (125660,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(125661,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (125712,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(125713,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (125725,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(125726,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (125756,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(125757,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (125781,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(125782,155521)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(748,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (125847,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(125848,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (125858,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(125859,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (125889,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(125890,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (125976,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(125977,155521)
GPGPU-Sim uArch: cycles simulated: 281521  inst.: 75326101 (ipc=410.8) sim_rate=298913 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 12:50:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (126004,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(126005,155521)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(721,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(745,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 282021  inst.: 75531301 (ipc=410.8) sim_rate=298542 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 12:50:25 2016
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(759,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(809,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(732,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(745,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 283021  inst.: 75912733 (ipc=410.5) sim_rate=298869 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 12:50:26 2016
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(732,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (127720,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(127721,155521)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(729,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (127785,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(127786,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (127871,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(127872,155521)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(812,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (127941,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(127942,155521)
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(773,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (128201,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(128202,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (128246,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(128247,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (128247,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(128248,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (128254,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(128255,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128272,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(128273,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (128285,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(128286,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (128347,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(128348,155521)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(757,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (128388,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(128389,155521)
GPGPU-Sim uArch: cycles simulated: 284021  inst.: 76368149 (ipc=410.9) sim_rate=299482 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 12:50:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (128570,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(128571,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (128572,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(128573,155521)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(751,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (128616,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(128617,155521)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(749,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 284521  inst.: 76573284 (ipc=410.9) sim_rate=299114 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 12:50:28 2016
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(763,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(760,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(760,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(762,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(765,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (130260,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(130261,155521)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(781,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (130318,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(130319,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (130374,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(130375,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (130434,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(130435,155521)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(748,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 286021  inst.: 77193901 (ipc=410.9) sim_rate=300365 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 12:50:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (130659,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(130660,155521)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(765,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (130708,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(130709,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (130731,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(130732,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (130737,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(130738,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (130765,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(130766,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (130801,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(130802,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (130878,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(130879,155521)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(756,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (130923,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(130924,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (130929,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(130930,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (130992,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(130993,155521)
GPGPU-Sim uArch: cycles simulated: 286521  inst.: 77412501 (ipc=411.0) sim_rate=300048 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 12:50:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (131042,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(131043,155521)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(836,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(773,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(753,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(787,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(767,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(752,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 288021  inst.: 78004629 (ipc=410.8) sim_rate=301176 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 12:50:31 2016
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(763,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (132795,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(132796,155521)
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(804,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (132834,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(132835,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (132903,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(132904,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (132927,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(132928,155521)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(784,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (133158,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(133159,155521)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(772,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (133289,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(133290,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (133290,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(133291,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (133303,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(133304,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (133337,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(133338,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (133347,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(133348,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (133364,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(133365,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (133423,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(133424,155521)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(775,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (133450,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(133451,155521)
GPGPU-Sim uArch: cycles simulated: 289021  inst.: 78460227 (ipc=411.2) sim_rate=301770 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 12:50:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (133562,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(133563,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (133577,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(133578,155521)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(840,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(786,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(796,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(799,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 290021  inst.: 78857868 (ipc=411.1) sim_rate=302137 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 12:50:33 2016
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(786,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(854,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(768,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (135281,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(135282,155521)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(800,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (135363,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(135364,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (135370,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(135371,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (135450,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(135451,155521)
GPGPU-Sim uArch: cycles simulated: 291021  inst.: 79283491 (ipc=411.2) sim_rate=302608 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 12:50:34 2016
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(805,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (135716,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(135717,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (135725,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(135726,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (135747,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(135748,155521)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(797,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (135780,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(135781,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (135781,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(135782,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (135829,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(135830,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (135891,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(135892,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (135898,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(135899,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (135966,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(135967,155521)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(809,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (136108,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(136109,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (136132,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(136133,155521)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(869,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(781,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 292021  inst.: 79717085 (ipc=411.3) sim_rate=303106 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 12:50:35 2016
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(824,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(824,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(788,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(794,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 293021  inst.: 80098247 (ipc=411.1) sim_rate=303402 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 12:50:36 2016
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(795,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (137780,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(137781,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (137836,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(137837,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (137887,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(137888,155521)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(793,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (137936,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(137937,155521)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(814,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (138158,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(138159,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (138225,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(138226,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (138243,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(138244,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (138270,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(138271,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (138292,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(138293,155521)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(799,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (138323,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(138324,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (138412,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(138413,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (138435,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(138436,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (138440,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(138441,155521)
GPGPU-Sim uArch: cycles simulated: 294021  inst.: 80561379 (ipc=411.5) sim_rate=304005 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 12:50:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (138505,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(138506,155521)
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(798,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (138567,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(138568,155521)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(876,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(814,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 294521  inst.: 80768916 (ipc=411.5) sim_rate=303642 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 12:50:38 2016
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(817,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(804,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(798,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 295521  inst.: 81146828 (ipc=411.3) sim_rate=303920 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 12:50:39 2016
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(802,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(837,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (140289,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(140290,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (140339,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(140340,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (140388,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(140389,155521)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(806,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (140447,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(140448,155521)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(830,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (140677,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(140678,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (140722,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(140723,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (140816,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(140817,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (140832,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(140833,155521)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(822,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (140849,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(140850,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (140863,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(140864,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (140935,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(140936,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (140957,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(140958,155521)
GPGPU-Sim uArch: cycles simulated: 296521  inst.: 81604603 (ipc=411.6) sim_rate=304494 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 12:50:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (141001,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(141002,155521)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(819,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (141111,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(141112,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (141135,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(141136,155521)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(829,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 297021  inst.: 81814207 (ipc=411.6) sim_rate=304142 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 12:50:41 2016
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(889,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(835,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(814,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(812,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 298021  inst.: 82192275 (ipc=411.4) sim_rate=304415 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 12:50:42 2016
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(811,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(817,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (142831,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(142832,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (142895,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(142896,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (142928,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(142929,155521)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(833,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (142974,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(142975,155521)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(842,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (143225,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(143226,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (143273,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(143274,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (143291,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(143292,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (143334,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(143335,155521)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(843,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (143385,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(143386,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (143403,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(143404,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (143464,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(143465,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (143474,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(143475,155521)
GPGPU-Sim uArch: cycles simulated: 299021  inst.: 82650643 (ipc=411.7) sim_rate=304983 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 12:50:43 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (143532,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(143533,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (143577,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(143578,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (143597,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(143598,155521)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(841,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(836,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 299521  inst.: 82860194 (ipc=411.7) sim_rate=304633 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 12:50:44 2016
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(860,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(848,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(837,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(834,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 300521  inst.: 83242600 (ipc=411.5) sim_rate=304917 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 12:50:45 2016
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(841,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (145300,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(145301,155521)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(838,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (145394,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(145395,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (145408,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(145409,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (145482,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(145483,155521)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(918,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (145669,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(145670,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (145696,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(145697,155521)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(836,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (145789,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(145790,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (145891,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(145892,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (145897,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (145897,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(145898,155521)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(145898,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (145902,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(145903,155521)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(873,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (145946,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(145947,155521)
GPGPU-Sim uArch: cycles simulated: 301521  inst.: 83699124 (ipc=411.8) sim_rate=305471 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 12:50:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (146053,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(146054,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (146062,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(146063,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (146141,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(146142,155521)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(841,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(860,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 302021  inst.: 83911423 (ipc=411.9) sim_rate=305132 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 12:50:47 2016
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(863,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(875,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(856,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(883,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 303021  inst.: 84291205 (ipc=411.7) sim_rate=305402 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 12:50:48 2016
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(850,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(898,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (147861,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(147862,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (147886,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(147887,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (147918,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(147919,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (147960,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(147961,155521)
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(877,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (148236,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(148237,155521)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(879,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (148269,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(148270,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (148306,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(148307,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148342,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(148343,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (148366,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(148367,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148381,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(148382,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (148439,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(148440,155521)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(883,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (148498,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(148499,155521)
GPGPU-Sim uArch: cycles simulated: 304021  inst.: 84742901 (ipc=411.9) sim_rate=305931 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 12:50:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (148501,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(148502,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (148624,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(148625,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (148656,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(148657,155521)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(865,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(942,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 304521  inst.: 84952774 (ipc=412.0) sim_rate=305585 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 12:50:50 2016
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(894,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(869,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(869,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(855,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 305521  inst.: 85335950 (ipc=411.8) sim_rate=305863 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 12:50:51 2016
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(864,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (150280,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(150281,155521)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(891,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (150399,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(150400,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (150440,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(150441,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (150481,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(150482,155521)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(891,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (150618,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(150619,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (150722,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(150723,155521)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(882,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (150830,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(150831,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (150844,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(150845,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (150877,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(150878,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (150908,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(150909,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (150958,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(150959,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (150970,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(150971,155521)
GPGPU-Sim uArch: cycles simulated: 306521  inst.: 85794199 (ipc=412.1) sim_rate=306407 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 12:50:52 2016
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(873,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (151037,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(151038,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (151079,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(151080,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (151139,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(151140,155521)
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(877,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(892,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 307021  inst.: 86004382 (ipc=412.1) sim_rate=306065 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 12:50:53 2016
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(891,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(959,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(878,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(910,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 308021  inst.: 86384545 (ipc=411.9) sim_rate=306328 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 12:50:54 2016
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(888,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (152848,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(152849,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (152895,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(152896,155521)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(889,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (152935,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(152936,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (152971,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(152972,155521)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(906,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (153290,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(153291,155521)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (153322,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(153323,155521)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(961,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (153351,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(153352,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (153384,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(153385,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (153385,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(153386,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (153419,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(153420,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (153480,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(153481,155521)
GPGPU-Sim uArch: cycles simulated: 309021  inst.: 86837856 (ipc=412.2) sim_rate=306847 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 12:50:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (153503,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(153504,155521)
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(971,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (153618,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(153619,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (153689,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(153690,155521)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(904,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (153837,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(153838,155521)
GPGPU-Sim uArch: cycles simulated: 309521  inst.: 87047140 (ipc=412.2) sim_rate=306504 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 12:50:56 2016
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(890,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(892,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(893,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(926,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 310521  inst.: 87434440 (ipc=412.0) sim_rate=306787 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 12:50:57 2016
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(905,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(915,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (155300,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(155301,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (155447,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(155448,155521)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(892,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (155466,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(155467,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (155501,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(155502,155521)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(917,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (155660,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(155661,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (155791,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(155792,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (155851,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(155852,155521)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (155858,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(155859,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (155872,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(155873,155521)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(910,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (155900,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(155901,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (155958,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(155959,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (155975,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(155976,155521)
GPGPU-Sim uArch: cycles simulated: 311521  inst.: 87885819 (ipc=412.3) sim_rate=307293 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 12:50:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (156027,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(156028,155521)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(923,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (156144,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(156145,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (156147,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(156148,155521)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(926,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 312021  inst.: 88093867 (ipc=412.3) sim_rate=306947 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 12:50:59 2016
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(931,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(909,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(915,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(923,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 313021  inst.: 88478707 (ipc=412.1) sim_rate=307217 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 12:51:00 2016
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(904,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(904,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (157816,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(157817,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (157910,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(157911,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (157925,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(157926,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (157995,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(157996,155521)
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(916,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(938,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (158224,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(158225,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (158319,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (158319,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(158320,155521)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(158320,155521)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (158358,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(158359,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (158360,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(158361,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (158396,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(158397,155521)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(921,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (158444,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(158445,155521)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (158472,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(158473,155521)
GPGPU-Sim uArch: cycles simulated: 314021  inst.: 88935555 (ipc=412.4) sim_rate=307735 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 12:51:01 2016
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(942,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (158659,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(158660,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (158684,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(158685,155521)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (158738,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(158739,155521)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(931,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(930,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(950,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 315021  inst.: 89338550 (ipc=412.3) sim_rate=308063 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 12:51:02 2016
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(943,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(919,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(943,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(923,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (160336,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(160337,155521)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (160452,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(160453,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (160455,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(160456,155521)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (160481,155521), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(160482,155521)
GPGPU-Sim uArch: cycles simulated: 316021  inst.: 89749078 (ipc=412.3) sim_rate=308416 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 12:51:03 2016
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(945,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (160706,155521), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(160707,155521)
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(953,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (160855,155521), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(160856,155521)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (160868,155521), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(160869,155521)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (160915,155521), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(160916,155521)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (160944,155521), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(160945,155521)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(956,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (160963,155521), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(160964,155521)
GPGPU-Sim uArch: cycles simulated: 316521  inst.: 89979602 (ipc=412.5) sim_rate=308149 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 12:51:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (161016,155521), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(161017,155521)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (161024,155521), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(161025,155521)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (161160,155521), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(161161,155521)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (161164,155521), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(161165,155521)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(938,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (161360,155521), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(161361,155521)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(939,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(951,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(940,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 317521  inst.: 90385393 (ipc=412.4) sim_rate=308482 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 12:51:05 2016
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(933,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(930,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(948,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (162814,155521), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(162815,155521)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(934,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (162913,155521), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(162914,155521)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (162942,155521), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(162943,155521)
GPGPU-Sim uArch: cycles simulated: 318521  inst.: 90800120 (ipc=412.5) sim_rate=308843 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 12:51:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (163042,155521), 5 CTAs running
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(954,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (163186,155521), 5 CTAs running
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(960,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (163359,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (163395,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (163416,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (163460,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (163478,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (163486,155521), 5 CTAs running
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(1021,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (163535,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (163652,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (163673,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (163680,155521), 5 CTAs running
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(1022,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 319521  inst.: 91204834 (ipc=412.4) sim_rate=309168 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 12:51:07 2016
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(953,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(968,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(967,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(966,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(975,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(979,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (165378,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (165467,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (165473,155521), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (165498,155521), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 321021  inst.: 91782600 (ipc=412.2) sim_rate=310076 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 12:51:08 2016
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(954,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (165719,155521), 4 CTAs running
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(981,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (165857,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (165897,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (165905,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (165907,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (165938,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (165994,155521), 4 CTAs running
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(961,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 321521  inst.: 91994905 (ipc=412.2) sim_rate=309747 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 12:51:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (166017,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (166220,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (166245,155521), 4 CTAs running
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(974,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (166300,155521), 4 CTAs running
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(989,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(964,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(988,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(967,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 323021  inst.: 92536997 (ipc=411.7) sim_rate=310526 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 12:51:10 2016
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(971,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(968,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (167828,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (167930,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (167985,155521), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (168021,155521), 3 CTAs running
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(971,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (168219,155521), 3 CTAs running
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(986,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (168373,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (168428,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (168453,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (168460,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (168489,155521), 3 CTAs running
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(993,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (168491,155521), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 324021  inst.: 92966678 (ipc=411.9) sim_rate=310925 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 12:51:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (168542,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (168693,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (168711,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (168713,155521), 3 CTAs running
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(979,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(987,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(984,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 325021  inst.: 93322978 (ipc=411.5) sim_rate=311076 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 12:51:12 2016
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(977,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(985,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(999,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(989,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (170352,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (170453,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (170466,155521), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (170497,155521), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 326021  inst.: 93721690 (ipc=411.4) sim_rate=311367 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 12:51:13 2016
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(993,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (170691,155521), 2 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(1005,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (170804,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (170875,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (170917,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (170928,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (170966,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (170982,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (171010,155521), 2 CTAs running
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(991,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (171175,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (171176,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (171262,155521), 2 CTAs running
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(990,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(996,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(993,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 327521  inst.: 94255849 (ipc=411.0) sim_rate=312105 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 12:51:14 2016
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1017,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(1016,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(997,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (172855,155521), 2 CTAs running
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1004,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (172994,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (173019,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (173034,155521), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (173200,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (173306,155521), 1 CTAs running
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1004,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (173395,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (173447,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (173453,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (173459,155521), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 329021  inst.: 94756278 (ipc=410.3) sim_rate=312726 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 12:51:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (173512,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (173534,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (173686,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (173688,155521), 1 CTAs running
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1011,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (173885,155521), 1 CTAs running
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1017,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1017,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 330521  inst.: 95046512 (ipc=408.4) sim_rate=312653 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 12:51:16 2016
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1021,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (175344,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (175414,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (175449,155521), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (175464,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1019,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (175639,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (175767,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (175792,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (175797,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (175850,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (175883,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (175893,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (175949,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (176119,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (176120,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (176149,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1021,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (177802,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (177865,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (177919,155521), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 8.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 177920
gpu_sim_insn = 71733783
gpu_ipc =     403.1800
gpu_tot_sim_cycle = 333441
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     285.8188
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 1211
gpu_stall_icnt2sh    = 1647
gpu_total_sim_rate=312471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 2040
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8415
L1D_cache:
	L1D_cache_core[0]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8853, Miss = 5565, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[7]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[10]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[11]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[13]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82863
	L1D_total_cache_miss_rate = 0.6279
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 112
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108198
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1837314
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2040
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 147424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83390	W0_Idle:328320	W0_Scoreboard:6232880	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 845 
maxdqlatency = 0 
maxmflatency = 1061 
averagemflatency = 235 
max_icnt2mem_latency = 124 
max_icnt2sh_latency = 333440 
mrq_lat_table:62261 	6746 	4326 	9015 	35757 	20341 	6680 	1917 	315 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50986 	80177 	816 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	100052 	21957 	9383 	785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	58876 	6470 	141 	0 	0 	0 	0 	151 	571 	1438 	2796 	5229 	10471 	20972 	17691 	7176 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	312 	345 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     17984     18383     17992     18250     17852     17929     17856     18172     18165     18467     18032     18363     17884     18230     18016     18136 
dram[1]:     17991     18372     17983     18403     17841     18178     17856     18241     17823     18478     18027     18531     17875     18456     18016     18497 
dram[2]:     18114     18081     18181     18056     18006     17874     18176     17843     18064     18028     18169     18016     18085     17949     18157     17918 
dram[3]:     18497     18074     18197     18059     18246     17871     18259     17834     18406     18065     18149     18019     18468     17987     18576     17916 
dram[4]:     18336     18130     18089     18349     17950     18042     18019     18097     17849     18272     18125     18122     18110     18249     18108     17927 
dram[5]:     18177     18663     18086     18558     17953     18361     17998     18098     17844     18319     18119     18375     18101     18411     18113     18165 
average row accesses per activate:
dram[0]:  2.209677  2.136170  2.215022  2.202050  2.297376  2.338279  2.406015  2.363368  2.292683  2.257102  2.179710  2.202050  2.208517  2.112360  2.182874  2.189229 
dram[1]:  2.234421  2.195621  2.133333  2.198830  2.257880  2.395137  2.416919  2.402402  2.199176  2.284892  2.179710  2.234770  2.186047  2.248132  2.118310  2.195621 
dram[2]:  2.221239  2.231454  2.176556  2.195621  2.334815  2.439629  2.325581  2.431611  2.278571  2.304348  2.289193  2.231454  2.136364  2.211765  2.164029  2.215022 
dram[3]:  2.263158  2.275340  2.198830  2.211765  2.387879  2.489732  2.380952  2.442748  2.312047  2.317322  2.275340  2.361068  2.241431  2.211765  2.211765  2.251497 
dram[4]:  2.139403  2.231454  2.139403  2.205279  2.355755  2.474097  2.256700  2.439024  2.289209  2.316788  2.167147  2.339036  2.074483  2.238095  2.192420  2.275340 
dram[5]:  2.211454  2.345794  2.118310  2.292683  2.362818  2.517572  2.402402  2.657807  2.182442  2.352593  2.208517  2.433657  2.167147  2.410256  2.091794  2.320988 
average row locality = 147469/65053 = 2.266906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       710       703       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       713       702       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       707       704       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       705       706       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       705       701       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       705       702       672       672       672       672       672       672 
total reads: 65583
bank skew: 713/672 = 1.06
chip skew: 10935/10926 = 1.00
average mf latency per bank:
dram[0]:        209       209       206       209       211       213       208       211       219       215       210       211       208       209       208       209
dram[1]:        207       210       207       210       211       215       208       212       220       215       210       212       209       211       208       210
dram[2]:        208       208       207       208       212       211       209       208       219       214       210       211       209       209       208       210
dram[3]:        209       208       208       208       213       211       210       210       220       214       212       212       211       208       210       210
dram[4]:        208       209       208       209       210       213       208       209       215       214       210       211       208       209       207       210
dram[5]:        208       210       207       210       210       213       209       211       213       215       210       212       210       211       207       211
maximum mf latency per bank:
dram[0]:        585       625       484       562       952       962       719       813       718       826       680       753       649       624       584       755
dram[1]:        603       647       462       580       957      1061       704       870       684       782       720       775       626       647       590       773
dram[2]:        603       464       426       463       983       965       844       649       667       705       737       704       754       565       591       632
dram[3]:        597       479       475       468       962       948       840       811       694       694       742       821       759       527       802       594
dram[4]:        617       507       577       476       980       956       731       765       730       752       756       822       561       503       563       643
dram[5]:        629       503       562       502      1010       982       793       777       775       760       760       757       584       537       557       707

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440141 n_nop=369015 n_act=10995 n_pre=10979 n_req=24584 n_rd=27302 n_write=21850 bw_util=0.2233
n_activity=296621 dram_eff=0.3314
bk0: 1670a 405898i bk1: 1668a 405060i bk2: 1664a 405604i bk3: 1664a 405443i bk4: 1760a 403755i bk5: 1760a 403508i bk6: 1792a 403503i bk7: 1792a 403081i bk8: 1776a 403726i bk9: 1772a 403506i bk10: 1664a 404460i bk11: 1664a 405057i bk12: 1664a 405773i bk13: 1664a 404718i bk14: 1664a 404721i bk15: 1664a 404837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.40889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440141 n_nop=369070 n_act=10970 n_pre=10954 n_req=24583 n_rd=27296 n_write=21851 bw_util=0.2233
n_activity=298817 dram_eff=0.3289
bk0: 1668a 405769i bk1: 1664a 405538i bk2: 1664a 405279i bk3: 1664a 405654i bk4: 1760a 403358i bk5: 1760a 404785i bk6: 1792a 404149i bk7: 1792a 403738i bk8: 1776a 403380i bk9: 1772a 404041i bk10: 1664a 404758i bk11: 1664a 405238i bk12: 1664a 405156i bk13: 1664a 405700i bk14: 1664a 404193i bk15: 1664a 404838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.43357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440141 n_nop=369266 n_act=10874 n_pre=10858 n_req=24579 n_rd=27296 n_write=21847 bw_util=0.2233
n_activity=295095 dram_eff=0.3331
bk0: 1668a 405926i bk1: 1664a 405363i bk2: 1664a 404856i bk3: 1664a 405284i bk4: 1760a 404144i bk5: 1760a 404393i bk6: 1792a 403757i bk7: 1792a 404192i bk8: 1776a 403775i bk9: 1772a 403828i bk10: 1664a 405943i bk11: 1664a 404615i bk12: 1664a 405007i bk13: 1664a 404976i bk14: 1664a 404648i bk15: 1664a 404593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.4493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x81cf8d80, atomic=0 1 entries : 0x7ef4e4effcd0 :  mf: uid=2153868, sid08:w19, part=3, addr=0x81cf8d80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (333440), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440141 n_nop=369650 n_act=10683 n_pre=10667 n_req=24578 n_rd=27294 n_write=21847 bw_util=0.2233
n_activity=296528 dram_eff=0.3314
bk0: 1666a 406100i bk1: 1664a 406001i bk2: 1664a 405664i bk3: 1664a 405550i bk4: 1760a 404373i bk5: 1760a 405579i bk6: 1792a 403958i bk7: 1792a 403607i bk8: 1776a 403852i bk9: 1772a 404025i bk10: 1664a 405392i bk11: 1664a 406448i bk12: 1664a 405031i bk13: 1664a 405750i bk14: 1664a 404931i bk15: 1664a 404815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.45276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cf8e80, atomic=0 1 entries : 0x7ef4e4f45fa0 :  mf: uid=2153869, sid08:w21, part=4, addr=0x81cf8e80, load , size=128, unknown  status = IN_PARTITION_DRAM (333437), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440141 n_nop=369239 n_act=10894 n_pre=10878 n_req=24570 n_rd=27288 n_write=21842 bw_util=0.2232
n_activity=295725 dram_eff=0.3323
bk0: 1664a 404748i bk1: 1664a 405802i bk2: 1664a 404355i bk3: 1664a 405315i bk4: 1760a 403903i bk5: 1760a 405030i bk6: 1792a 402413i bk7: 1792a 403894i bk8: 1772a 403654i bk9: 1772a 403894i bk10: 1664a 404538i bk11: 1664a 406119i bk12: 1664a 403728i bk13: 1664a 405465i bk14: 1664a 404665i bk15: 1664a 406039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.43069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f80, atomic=0 1 entries : 0x7ef4e4f0eb20 :  mf: uid=2153867, sid08:w23, part=5, addr=0x81cf8f80, load , size=128, unknown  status = IN_PARTITION_DRAM (333434), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=440141 n_nop=369742 n_act=10638 n_pre=10622 n_req=24575 n_rd=27296 n_write=21843 bw_util=0.2233
n_activity=297288 dram_eff=0.3306
bk0: 1668a 405835i bk1: 1668a 406671i bk2: 1664a 404671i bk3: 1664a 406166i bk4: 1760a 404577i bk5: 1760a 406092i bk6: 1792a 403801i bk7: 1792a 405699i bk8: 1772a 403142i bk9: 1772a 404558i bk10: 1664a 405365i bk11: 1664a 406775i bk12: 1664a 404543i bk13: 1664a 406554i bk14: 1664a 403939i bk15: 1664a 406335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.46141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 16, Reservation_fails = 380
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 9, Reservation_fails = 186
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 17, Reservation_fails = 520
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 11, Reservation_fails = 251
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 43
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 5, Reservation_fails = 269
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 11, Reservation_fails = 215
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 209
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 96
L2_total_cache_reservation_fails = 2175
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 54
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 816
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1261
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4888
	minimum = 6
	maximum = 61
Network latency average = 9.39714
	minimum = 6
	maximum = 53
Slowest packet = 196580
Flit latency average = 8.10093
	minimum = 6
	maximum = 49
Slowest flit = 596414
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0141112
	minimum = 0.012663 (at node 0)
	maximum = 0.0162208 (at node 15)
Accepted packet rate average = 0.0141112
	minimum = 0.012663 (at node 0)
	maximum = 0.0162208 (at node 15)
Injected flit rate average = 0.0416948
	minimum = 0.0375056 (at node 0)
	maximum = 0.0475607 (at node 15)
Accepted flit rate average= 0.0416948
	minimum = 0.0373258 (at node 0)
	maximum = 0.0476057 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 57.5 (2 samples)
Network latency average = 9.28557 (2 samples)
	minimum = 6 (2 samples)
	maximum = 49 (2 samples)
Flit latency average = 7.59077 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0304615 (2 samples)
	minimum = 0.0273351 (2 samples)
	maximum = 0.0345184 (2 samples)
Accepted packet rate average = 0.0304615 (2 samples)
	minimum = 0.0273351 (2 samples)
	maximum = 0.0345184 (2 samples)
Injected flit rate average = 0.0910616 (2 samples)
	minimum = 0.0817314 (2 samples)
	maximum = 0.103197 (2 samples)
Accepted flit rate average = 0.0910616 (2 samples)
	minimum = 0.0816994 (2 samples)
	maximum = 0.102834 (2 samples)
Injected packet size average = 2.9894 (2 samples)
Accepted packet size average = 2.9894 (2 samples)
Hops average = 1 (2 samples)
