// Seed: 712137233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output uwire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_1 = 0;
  output wire id_6;
  input wire id_5;
  inout supply0 id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_16 = id_2 ? -1 : id_9;
  pullup (id_5, id_14 < 1);
  assign id_4 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output logic id_6
);
  always @(posedge 1 + -1 - -1, posedge id_4) begin : LABEL_0
    id_6 <= -1;
  end
  uwire id_8 = 1 - -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_3 = $unsigned(72);
  ;
endmodule
