$date
	Sun Dec 27 15:46:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module regriletest $end
$var wire 1 ! clk $end
$var wire 5 " read_register1 [4:0] $end
$var wire 5 # read_register2 [4:0] $end
$var wire 1 $ reg_wire $end
$var wire 64 % write_data [63:0] $end
$var wire 5 & write_register [4:0] $end
$var wire 64 ' read_data2 [63:0] $end
$var wire 64 ( read_data1 [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
b1 &
b101 %
z$
b10 #
b1 "
1!
$end
#5
0!
#10
1!
#15
0!
#20
1!
b110 %
b10 &
#25
0!
#30
1!
#35
0!
#40
1!
b1000 %
b1 &
#45
0!
#50
1!
#55
0!
#60
b0 (
1!
b0 &
b0 "
#65
0!
#70
1!
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#100
1!
#105
0!
#110
1!
#115
0!
#120
1!
#125
0!
#130
1!
#135
0!
#140
1!
#145
0!
#150
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#190
1!
#195
0!
#200
1!
#205
0!
#210
1!
#215
0!
#220
1!
#225
0!
#230
1!
#235
0!
#240
1!
#245
0!
#250
1!
#255
0!
#260
1!
#265
0!
#270
1!
#275
0!
#280
1!
