// Seed: 1780712155
module module_0 #(
    parameter id_2 = 32'd85
) ();
  parameter id_1 = 1;
  logic _id_2;
  wire [-1  ==  1 : id_2] id_3;
endmodule
module module_1 #(
    parameter id_9 = 32'd1
) (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wire id_7,
    input supply1 id_8,
    input wor _id_9,
    output tri id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    input supply0 id_16,
    input tri1 id_17,
    input wand id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wor id_21,
    input supply1 id_22,
    input supply0 id_23,
    output tri0 id_24
    , id_32,
    input supply1 id_25,
    input tri0 id_26,
    output tri id_27,
    input tri1 id_28,
    input tri0 id_29,
    input uwire id_30
);
  genvar id_33;
  parameter id_34 = 1;
  logic [id_9 : -1] id_35;
  ;
  assign id_33 = {id_3 == id_35++{id_5 & id_9}};
  localparam id_36 = -1;
  initial begin : LABEL_0
    $signed(14);
    ;
  end
  id_37 :
  assert property (@(posedge -1'h0) id_20)
  else $unsigned(75);
  ;
  and primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_25,
      id_26,
      id_28,
      id_29,
      id_3,
      id_30,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_4,
      id_5,
      id_6,
      id_8
  );
  logic id_38 = id_22 - -1;
  module_0 modCall_1 ();
  assign id_24 = id_26;
  assign id_7  = id_8 * id_20 + -1;
endmodule
