#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov  6 13:54:54 2025
# Process ID: 19988
# Current directory: C:/Users/mackr/426_Finial/Lab_3_426
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29296 C:\Users\mackr\426_Finial\Lab_3_426\Lab_3_426.xpr
# Log file: C:/Users/mackr/426_Finial/Lab_3_426/vivado.log
# Journal file: C:/Users/mackr/426_Finial/Lab_3_426\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.xpr
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_tb.vhd]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
set_property is_enabled false [get_files  {{C:/Users/mackr/Downloads/Uni Stuff/426/Lab3-1/top_level_tb.vhdl}}]
set_property is_enabled false [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/top_level.vhd]
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source alu_tb.tcl
relaunch_sim
set_property is_enabled false [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_tb.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_control_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source alu.tcl
relaunch_sim
set_property is_enabled false [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu.vhd]
set_property is_enabled false [get_files  {C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/adder_32bit.vhd C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd}]
launch_simulation
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source alu_control_tb.tcl
relaunch_sim
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit_tb.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit_tb.vhd
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control_unit_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd]
update_compile_order -fileset sources_1
launch_simulation
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source control_unit_tb.tcl
relaunch_sim
set_property is_enabled false [get_files  {C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit_tb.vhd C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control.vhd C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/full_adder.vhd}]
set_property is_enabled true [get_files  {C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file_tb.vhd C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd}]
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source register_file_tb.tcl
relaunch_sim
file mkdir C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/constrs_1
file mkdir C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/constrs_1/new
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/constrs_1/new/IF_ID_reg.xdc w ]
add_files -fileset constrs_1 C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/constrs_1/new/IF_ID_reg.xdc
export_ip_user_files -of_objects  [get_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/constrs_1/new/IF_ID_reg.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/constrs_1/new/IF_ID_reg.xdc
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/IF_ID_reg.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/IF_ID_reg.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/IF_ID_reg.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/IF_ID_reg.vhd
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipeline_registers.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipeline_registers.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/hazard_unit.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/hazard_unit.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/instruction_memory.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/instruction_memory.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/data_memory.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source register_file_tb.tcl
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control.vhd]
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu.vhd]
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/adder_32bit.vhd]
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/full_adder.vhd]
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/control_unit.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd]
update_compile_order -fileset sources_1
close [ open C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd w ]
add_files C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_pipelined_cpu [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source register_file_tb.tcl
set_property is_enabled false [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/alu_control_tb.vhd]
set_property is_enabled false [get_files  C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file_tb.vhd]
launch_simulation
close_sim
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_simple [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_pipelined_cpu.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_pipelined_cpu.tcl
relaunch_sim
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_pipelined_cpu.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_pipelined_cpu.tcl
relaunch_sim
close_sim
