

================================================================
== Vitis HLS Report for 'pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3'
================================================================
* Date:           Mon Dec  5 17:16:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.650 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2_VITIS_LOOP_64_3  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     422|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|    2283|    1792|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     113|    -|
|Register         |        -|     -|     200|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|    2483|    2327|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |mul_37s_39ns_75_1_1_U19   |mul_37s_39ns_75_1_1   |        0|   4|     0|    27|    0|
    |mul_37s_39ns_75_1_1_U20   |mul_37s_39ns_75_1_1   |        0|   4|     0|    27|    0|
    |srem_8ns_32ns_8_12_1_U18  |srem_8ns_32ns_8_12_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |Total                     |                      |        0|   8|  2283|  1792|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_237_p2                  |         +|   0|  0|  45|          38|           1|
    |t_3_fu_269_p2                       |         +|   0|  0|  14|           7|           1|
    |sub_ln1201_1_fu_379_p2              |         -|   0|  0|  29|           1|          22|
    |sub_ln1201_2_fu_415_p2              |         -|   0|  0|  82|           1|          75|
    |sub_ln1201_3_fu_461_p2              |         -|   0|  0|  29|           1|          22|
    |sub_ln1201_fu_333_p2                |         -|   0|  0|  82|           1|          75|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_232_p2                 |      icmp|   0|  0|  20|          38|          38|
    |icmp_ln64_fu_246_p2                 |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln65_fu_289_p2                 |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state14_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter13  |        or|   0|  0|   2|           1|           1|
    |select_ln1201_1_fu_385_p3           |    select|   0|  0|  21|           1|          22|
    |select_ln1201_2_fu_449_p3           |    select|   0|  0|  20|           1|          21|
    |select_ln1201_3_fu_467_p3           |    select|   0|  0|  21|           1|          22|
    |select_ln1201_fu_367_p3             |    select|   0|  0|  20|           1|          21|
    |select_ln14_fu_252_p3               |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 422|         112|         336|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_TDATA           |  14|          3|   64|        192|
    |data_out_TDATA_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_fu_118    |   9|          2|   38|         76|
    |p_Val2_1_fu_134          |   9|          2|   32|         64|
    |p_Val2_2_fu_122          |   9|          2|   32|         64|
    |p_Val2_3_fu_126          |   9|          2|   32|         64|
    |p_Val2_s_fu_130          |   9|          2|   32|         64|
    |t_fu_114                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         25|  242|        548|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln65_reg_628                  |   1|   0|    1|          0|
    |indvar_flatten_fu_118              |  38|   0|   38|          0|
    |p_Val2_1_fu_134                    |  32|   0|   32|          0|
    |p_Val2_2_fu_122                    |  32|   0|   32|          0|
    |p_Val2_3_fu_126                    |  32|   0|   32|          0|
    |p_Val2_s_fu_130                    |  32|   0|   32|          0|
    |t_fu_114                           |   7|   0|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 200|   0|  200|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pilot_insertion_Pipeline_VITIS_LOOP_63_2_VITIS_LOOP_64_3|  return value|
|data_in_TVALID        |   in|    1|        axis|                                          data_in_V_data_V|       pointer|
|data_in_TDATA         |   in|   64|        axis|                                          data_in_V_data_V|       pointer|
|data_out_TREADY       |   in|    1|        axis|                                         data_out_V_data_V|       pointer|
|data_out_TDATA        |  out|   64|        axis|                                         data_out_V_data_V|       pointer|
|bound                 |   in|   38|     ap_none|                                                     bound|        scalar|
|data_out_TVALID       |  out|    1|        axis|                                         data_out_V_dest_V|       pointer|
|data_out_TDEST        |  out|    1|        axis|                                         data_out_V_dest_V|       pointer|
|data_out_TKEEP        |  out|    8|        axis|                                         data_out_V_keep_V|       pointer|
|data_out_TSTRB        |  out|    8|        axis|                                         data_out_V_strb_V|       pointer|
|data_out_TUSER        |  out|    1|        axis|                                         data_out_V_user_V|       pointer|
|data_out_TLAST        |  out|    1|        axis|                                         data_out_V_last_V|       pointer|
|data_out_TID          |  out|    1|        axis|                                           data_out_V_id_V|       pointer|
|pilot_width_3_reload  |   in|   32|     ap_none|                                      pilot_width_3_reload|        scalar|
|data_in_TREADY        |  out|    1|        axis|                                          data_in_V_dest_V|       pointer|
|data_in_TDEST         |   in|    1|        axis|                                          data_in_V_dest_V|       pointer|
|data_in_TKEEP         |   in|    8|        axis|                                          data_in_V_keep_V|       pointer|
|data_in_TSTRB         |   in|    8|        axis|                                          data_in_V_strb_V|       pointer|
|data_in_TUSER         |   in|    1|        axis|                                          data_in_V_user_V|       pointer|
|data_in_TLAST         |   in|    1|        axis|                                          data_in_V_last_V|       pointer|
|data_in_TID           |   in|    1|        axis|                                            data_in_V_id_V|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

