![image](doc/logo.png)
# GenesysZU repository by controlpaths.

## Board file
Board file for Genesys ZU can be found at Digilents repository. (https://github.com/Digilent/vivado-boards/tree/master/new/board_files).

## Automatic project creation.
Each project has a script associated to him. For create the project, init Vivado in tcl mode, and the execute the selected script.

```
cd scrips/
vivado -mode tcl -source ./<tcl_name>.tcl
```
## Hardware configuration
Projects in this repository are designed to run in Genesys ZU board from Digilent,


## Python Script
This repository include a python script for generate .mem files. Files generated by script are saved in */memory_content* directory.

## List of projects
- **goertzel_rtu.tcl**  
This project uses the PL to implement a driver for the ZMOD ADC at 100MHz. In the PS, RTU execute a goertzel algorithm to detect a 30Mhz harmonic.  
For more detailed explanation, visit https://www.controlpaths.com  
Project is uploaded to hackster.io
Script for generate block design only available for Vivado 2019.1.

## More information
If you need more information, yo can contact me on my email pablo@controlpaths.com
