D:/University/Codes/verilog/2024/CAD/Midterm/Multiplexer.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Multiplexer.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplexer

Top level modules:
	multiplexer

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Over_flow_detector.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Over_flow_detector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module overflow_detector

Top level modules:
	overflow_detector

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Register.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register

Top level modules:
	register

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Natural_log_acc.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Natural_log_acc.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module natural_log_acc

Top level modules:
	natural_log_acc

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Pipe.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Pipe.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pipe

Top level modules:
	pipe

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Multiplier.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Multiplier.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplier

Top level modules:
	multiplier

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Adder.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder

Top level modules:
	adder

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Comparator.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Comparator.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module comparator

Top level modules:
	comparator

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Registerset.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Registerset.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registerset

Top level modules:
	registerset

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Pipeline.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Pipeline.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pipeline

Top level modules:
	pipeline

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Decoder.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decoder

Top level modules:
	decoder

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Datapath.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} {D:/University/Codes/verilog/2024/CAD/Midterm/Johnson counter.v} {1 {vlog -work work -stats=none {D:/University/Codes/verilog/2024/CAD/Midterm/Johnson counter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module johnson_counter

Top level modules:
	johnson_counter

} {} {}} D:/University/Codes/verilog/2024/CAD/Midterm/Counter.v {1 {vlog -work work -stats=none D:/University/Codes/verilog/2024/CAD/Midterm/Counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter

Top level modules:
	counter

} {} {}}
