Begin Function 'load_input.1'

RTL state condition: (1'b1 == 1'b1)
# ST_73
local gmem1_addr_read <read_95> <integer> <> 'read' <krnl_vadd.cpp:95>
gmem1_addr_read /home/tls/Dev/wonderland/AmdVitisProjects/VaddZynq2024/vadd_krnl_vadd/krnl_vadd.cpp:95
reg: gmem1_addr_read_reg_208[31:0] lv


RTL state condition: (1'b1 == ap_CS_fsm_pp0_stage0)
# ST_1
local in_read <read_93> <integer> <> 'read' <krnl_vadd.cpp:93>
in_read /home/tls/Dev/wonderland/AmdVitisProjects/VaddZynq2024/vadd_krnl_vadd/krnl_vadd.cpp:93
reg: in_read_reg_188[63:0] lv

local zext_ln93 <zext_93> <integer> <> 'zext' <krnl_vadd.cpp:93>
zext_ln93 /home/tls/Dev/wonderland/AmdVitisProjects/VaddZynq2024/vadd_krnl_vadd/krnl_vadd.cpp:93
reg: zext_ln93_reg_193[63:0] lv

local first_iter_0 <> <integer> <Phi> 'phi' <>
reg: first_iter_0_reg_98[0:0] lv

local icmp_ln93_1 <icmp_93> <integer> <Comparator> 'icmp' <krnl_vadd.cpp:93>
icmp_ln93_1 /home/tls/Dev/wonderland/AmdVitisProjects/VaddZynq2024/vadd_krnl_vadd/krnl_vadd.cpp:93
reg: icmp_ln93_1_reg_198[0:0] lv


End Function 'load_input.1'

