

================================================================
== Vitis HLS Report for 'Loop_loop0_proc'
================================================================
* Date:           Sat Sep 28 12:44:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    26015|    26015|  86.630 us|  86.630 us|  26015|  26015|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_32  |Loop_loop0_proc_Pipeline_loop0_loop1_loop2  |    13463|    13463|  44.832 us|  44.832 us|  13463|  13463|       no|
        |grp_Loop_loop0_proc_Pipeline_loop6_loop7_loop8_fu_40  |Loop_loop0_proc_Pipeline_loop6_loop7_loop8  |    12549|    12549|  41.788 us|  41.788 us|  12549|  12549|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      451|      748|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      259|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      458|     1009|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_32  |Loop_loop0_proc_Pipeline_loop0_loop1_loop2  |        0|   2|  151|  326|    0|
    |grp_Loop_loop0_proc_Pipeline_loop6_loop7_loop8_fu_40  |Loop_loop0_proc_Pipeline_loop6_loop7_loop8  |        0|   4|  300|  422|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   6|  451|  748|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  26|          5|    1|          5|
    |ap_done        |   9|          2|    1|          2|
    |v4_1_address0  |  14|          3|   15|         45|
    |v4_1_address1  |  14|          3|   15|         45|
    |v4_1_ce0       |  14|          3|    1|          3|
    |v4_1_ce1       |  14|          3|    1|          3|
    |v4_1_d0        |  14|          3|   32|         96|
    |v4_1_d1        |  14|          3|   32|         96|
    |v4_1_we0       |  14|          3|    1|          3|
    |v4_1_we1       |  14|          3|    1|          3|
    |v4_address0    |  14|          3|   15|         45|
    |v4_address1    |  14|          3|   15|         45|
    |v4_ce0         |  14|          3|    1|          3|
    |v4_ce1         |  14|          3|    1|          3|
    |v4_d0          |  14|          3|   32|         96|
    |v4_d1          |  14|          3|   32|         96|
    |v4_we0         |  14|          3|    1|          3|
    |v4_we1         |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 259|         55|  198|        595|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  4|   0|    4|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_32_ap_start_reg  |  1|   0|    1|          0|
    |grp_Loop_loop0_proc_Pipeline_loop6_loop7_loop8_fu_40_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  7|   0|    7|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc|  return value|
|v4_1_address0    |  out|   15|   ap_memory|             v4_1|         array|
|v4_1_ce0         |  out|    1|   ap_memory|             v4_1|         array|
|v4_1_we0         |  out|    1|   ap_memory|             v4_1|         array|
|v4_1_d0          |  out|   32|   ap_memory|             v4_1|         array|
|v4_1_address1    |  out|   15|   ap_memory|             v4_1|         array|
|v4_1_ce1         |  out|    1|   ap_memory|             v4_1|         array|
|v4_1_we1         |  out|    1|   ap_memory|             v4_1|         array|
|v4_1_d1          |  out|   32|   ap_memory|             v4_1|         array|
|v4_address0      |  out|   15|   ap_memory|               v4|         array|
|v4_ce0           |  out|    1|   ap_memory|               v4|         array|
|v4_we0           |  out|    1|   ap_memory|               v4|         array|
|v4_d0            |  out|   32|   ap_memory|               v4|         array|
|v4_address1      |  out|   15|   ap_memory|               v4|         array|
|v4_ce1           |  out|    1|   ap_memory|               v4|         array|
|v4_we1           |  out|    1|   ap_memory|               v4|         array|
|v4_d1            |  out|   32|   ap_memory|               v4|         array|
|v0_0_0_address0  |  out|   14|   ap_memory|           v0_0_0|         array|
|v0_0_0_ce0       |  out|    1|   ap_memory|           v0_0_0|         array|
|v0_0_0_q0        |   in|   32|   ap_memory|           v0_0_0|         array|
|v0_0_1_address0  |  out|   14|   ap_memory|           v0_0_1|         array|
|v0_0_1_ce0       |  out|    1|   ap_memory|           v0_0_1|         array|
|v0_0_1_q0        |   in|   32|   ap_memory|           v0_0_1|         array|
|v0_1_0_address0  |  out|   14|   ap_memory|           v0_1_0|         array|
|v0_1_0_ce0       |  out|    1|   ap_memory|           v0_1_0|         array|
|v0_1_0_q0        |   in|   32|   ap_memory|           v0_1_0|         array|
|v0_1_1_address0  |  out|   14|   ap_memory|           v0_1_1|         array|
|v0_1_1_ce0       |  out|    1|   ap_memory|           v0_1_1|         array|
|v0_1_1_q0        |   in|   32|   ap_memory|           v0_1_1|         array|
+-----------------+-----+-----+------------+-----------------+--------------+

