INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/DE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/D_CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/D_EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/D_GRF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_GRF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/D_NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/EM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/E_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/FD_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/F_IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/MW_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MW_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/M_DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2458] undeclared symbol branch_link, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/control.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol D_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:51]
INFO: [VRFC 10-2458] undeclared symbol E_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2458] undeclared symbol M_Instr, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:53]
WARNING: [VRFC 10-2938] 'D_Instr' is already implicitly declared on line 51 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:79]
INFO: [VRFC 10-2458] undeclared symbol W_PC, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:127]
INFO: [VRFC 10-2458] undeclared symbol W_GRFA3, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:128]
INFO: [VRFC 10-2458] undeclared symbol W_GRFWD, assumed default net type wire [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:129]
WARNING: [VRFC 10-2938] 'E_Instr' is already implicitly declared on line 52 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:170]
WARNING: [VRFC 10-2938] 'M_Instr' is already implicitly declared on line 53 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:254]
WARNING: [VRFC 10-2938] 'W_PC' is already implicitly declared on line 127 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:326]
WARNING: [VRFC 10-2938] 'W_GRFA3' is already implicitly declared on line 128 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:351]
WARNING: [VRFC 10-2938] 'W_GRFWD' is already implicitly declared on line 129 [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:354]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:142]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:143]
WARNING: [VRFC 10-3380] identifier 'E_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:147]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:148]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:221]
WARNING: [VRFC 10-3380] identifier 'M_GRFA3' is used before its declaration [F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips.v:226]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MyWorkspace/Computer_Organization/P5/P5_L0_CPU/P5_L0_CPU.srcs/sources_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
