\hypertarget{structCoreDebug__Type}{}\section{Core\+Debug\+\_\+\+Type Struct Reference}
\label{structCoreDebug__Type}\index{CoreDebug\_Type@{CoreDebug\_Type}}


Structure type to access the Core Debug Register (Core\+Debug).  




{\ttfamily \#include $<$core\+\_\+cm7.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structCoreDebug__Type_ad63554e4650da91a8e79929cbb63db66}{D\+H\+C\+SR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{structCoreDebug__Type_af907cf64577eaf927dac6787df6dd98b}{D\+C\+R\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structCoreDebug__Type_aab3cc92ef07bc1f04b3a3aa6db2c2d55}{D\+C\+R\+DR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{structCoreDebug__Type_aeb3126abc4c258a858f21f356c0df6ee}{D\+E\+M\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Core Debug Register (Core\+Debug). 

\subsection{Field Documentation}
\mbox{\Hypertarget{structCoreDebug__Type_aab3cc92ef07bc1f04b3a3aa6db2c2d55}\label{structCoreDebug__Type_aab3cc92ef07bc1f04b3a3aa6db2c2d55}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+DR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register \mbox{\Hypertarget{structCoreDebug__Type_af907cf64577eaf927dac6787df6dd98b}\label{structCoreDebug__Type_af907cf64577eaf927dac6787df6dd98b}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+SR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register \mbox{\Hypertarget{structCoreDebug__Type_aeb3126abc4c258a858f21f356c0df6ee}\label{structCoreDebug__Type_aeb3126abc4c258a858f21f356c0df6ee}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+E\+M\+CR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{structCoreDebug__Type_ad63554e4650da91a8e79929cbb63db66}\label{structCoreDebug__Type_ad63554e4650da91a8e79929cbb63db66}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+H\+C\+SR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\end{DoxyCompactItemize}
