#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002937e4d9500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002937e4d9690 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_000002937e4ceca0 .functor NOT 1, L_000002937e541d40, C4<0>, C4<0>, C4<0>;
L_000002937e4ceae0 .functor XOR 1, L_000002937e540b20, L_000002937e541ca0, C4<0>, C4<0>;
L_000002937e4cf330 .functor XOR 1, L_000002937e4ceae0, L_000002937e540bc0, C4<0>, C4<0>;
v000002937e5401c0_0 .net *"_ivl_10", 0 0, L_000002937e540bc0;  1 drivers
v000002937e540620_0 .net *"_ivl_12", 0 0, L_000002937e4cf330;  1 drivers
v000002937e5410c0_0 .net *"_ivl_2", 0 0, L_000002937e540a80;  1 drivers
v000002937e541c00_0 .net *"_ivl_4", 0 0, L_000002937e540b20;  1 drivers
v000002937e541840_0 .net *"_ivl_6", 0 0, L_000002937e541ca0;  1 drivers
v000002937e541700_0 .net *"_ivl_8", 0 0, L_000002937e4ceae0;  1 drivers
v000002937e5418e0_0 .net "a", 0 0, v000002937e4cb510_0;  1 drivers
v000002937e540300_0 .net "b", 0 0, v000002937e4cb830_0;  1 drivers
v000002937e5403a0_0 .net "c", 0 0, v000002937e4cb1f0_0;  1 drivers
v000002937e541020_0 .var "clk", 0 0;
v000002937e541ac0_0 .net "d", 0 0, v000002937e4cbc90_0;  1 drivers
v000002937e541b60_0 .net "q_dut", 0 0, L_000002937e4ceb50;  1 drivers
v000002937e540440_0 .net "q_ref", 0 0, L_000002937e4cf720;  1 drivers
v000002937e540760_0 .var/2u "stats1", 159 0;
v000002937e541160_0 .var/2u "strobe", 0 0;
v000002937e540800_0 .net "tb_match", 0 0, L_000002937e541d40;  1 drivers
v000002937e541a20_0 .net "tb_mismatch", 0 0, L_000002937e4ceca0;  1 drivers
v000002937e5408a0_0 .net "wavedrom_enable", 0 0, v000002937e541480_0;  1 drivers
v000002937e540e40_0 .net "wavedrom_title", 511 0, v000002937e541de0_0;  1 drivers
L_000002937e540a80 .concat [ 1 0 0 0], L_000002937e4cf720;
L_000002937e540b20 .concat [ 1 0 0 0], L_000002937e4cf720;
L_000002937e541ca0 .concat [ 1 0 0 0], L_000002937e4ceb50;
L_000002937e540bc0 .concat [ 1 0 0 0], L_000002937e4cf720;
L_000002937e541d40 .cmp/eeq 1, L_000002937e540a80, L_000002937e4cf330;
S_000002937e4d9820 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_000002937e4d9690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_000002937e4cf720 .functor OR 1, v000002937e4cb1f0_0, v000002937e4cb830_0, C4<0>, C4<0>;
v000002937e4cb790_0 .net "a", 0 0, v000002937e4cb510_0;  alias, 1 drivers
v000002937e4cb5b0_0 .net "b", 0 0, v000002937e4cb830_0;  alias, 1 drivers
v000002937e4cb0b0_0 .net "c", 0 0, v000002937e4cb1f0_0;  alias, 1 drivers
v000002937e4cb470_0 .net "d", 0 0, v000002937e4cbc90_0;  alias, 1 drivers
v000002937e4cb970_0 .net "q", 0 0, L_000002937e4cf720;  alias, 1 drivers
S_000002937e4a2f30 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_000002937e4d9690;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v000002937e4cb510_0 .var "a", 0 0;
v000002937e4cb830_0 .var "b", 0 0;
v000002937e4cb1f0_0 .var "c", 0 0;
v000002937e4cb6f0_0 .net "clk", 0 0, v000002937e541020_0;  1 drivers
v000002937e4cbc90_0 .var "d", 0 0;
v000002937e541480_0 .var "wavedrom_enable", 0 0;
v000002937e541de0_0 .var "wavedrom_title", 511 0;
E_000002937e4d06c0/0 .event negedge, v000002937e4cb6f0_0;
E_000002937e4d06c0/1 .event posedge, v000002937e4cb6f0_0;
E_000002937e4d06c0 .event/or E_000002937e4d06c0/0, E_000002937e4d06c0/1;
E_000002937e4cfbc0 .event posedge, v000002937e4cb6f0_0;
E_000002937e4d0180 .event negedge, v000002937e4cb6f0_0;
S_000002937e4a30c0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002937e4a2f30;
 .timescale -12 -12;
v000002937e4cbb50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002937e4a3250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002937e4a2f30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002937e3bc430 .scope module, "top_module1" "TopModule" 3 93, 5 3 0, S_000002937e4d9690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_000002937e4cea70 .functor NOT 1, v000002937e4cb830_0, C4<0>, C4<0>, C4<0>;
L_000002937e4ceed0 .functor AND 1, v000002937e4cb510_0, L_000002937e4cea70, C4<1>, C4<1>;
L_000002937e4cf250 .functor NOT 1, v000002937e4cb510_0, C4<0>, C4<0>, C4<0>;
L_000002937e4ced80 .functor AND 1, L_000002937e4cf250, v000002937e4cb830_0, C4<1>, C4<1>;
L_000002937e4cec30 .functor AND 1, L_000002937e4ced80, v000002937e4cb1f0_0, C4<1>, C4<1>;
L_000002937e4cf410 .functor OR 1, L_000002937e4ceed0, L_000002937e4cec30, C4<0>, C4<0>;
L_000002937e4cf950 .functor AND 1, v000002937e4cb510_0, v000002937e4cb830_0, C4<1>, C4<1>;
L_000002937e4cf640 .functor NOT 1, v000002937e4cb1f0_0, C4<0>, C4<0>, C4<0>;
L_000002937e4ced10 .functor AND 1, L_000002937e4cf950, L_000002937e4cf640, C4<1>, C4<1>;
L_000002937e4cf480 .functor NOT 1, v000002937e4cbc90_0, C4<0>, C4<0>, C4<0>;
L_000002937e4cf4f0 .functor AND 1, L_000002937e4ced10, L_000002937e4cf480, C4<1>, C4<1>;
L_000002937e4cf2c0 .functor OR 1, L_000002937e4cf410, L_000002937e4cf4f0, C4<0>, C4<0>;
L_000002937e4cf090 .functor AND 1, v000002937e4cb510_0, v000002937e4cb830_0, C4<1>, C4<1>;
L_000002937e4cf5d0 .functor AND 1, L_000002937e4cf090, v000002937e4cb1f0_0, C4<1>, C4<1>;
L_000002937e4cf560 .functor AND 1, L_000002937e4cf5d0, v000002937e4cbc90_0, C4<1>, C4<1>;
L_000002937e4ceb50 .functor OR 1, L_000002937e4cf2c0, L_000002937e4cf560, C4<0>, C4<0>;
v000002937e5412a0_0 .net *"_ivl_0", 0 0, L_000002937e4cea70;  1 drivers
v000002937e540940_0 .net *"_ivl_10", 0 0, L_000002937e4cf410;  1 drivers
v000002937e541340_0 .net *"_ivl_12", 0 0, L_000002937e4cf950;  1 drivers
v000002937e5413e0_0 .net *"_ivl_14", 0 0, L_000002937e4cf640;  1 drivers
v000002937e541980_0 .net *"_ivl_16", 0 0, L_000002937e4ced10;  1 drivers
v000002937e5415c0_0 .net *"_ivl_18", 0 0, L_000002937e4cf480;  1 drivers
v000002937e5404e0_0 .net *"_ivl_2", 0 0, L_000002937e4ceed0;  1 drivers
v000002937e541e80_0 .net *"_ivl_20", 0 0, L_000002937e4cf4f0;  1 drivers
v000002937e540da0_0 .net *"_ivl_22", 0 0, L_000002937e4cf2c0;  1 drivers
v000002937e53ffe0_0 .net *"_ivl_24", 0 0, L_000002937e4cf090;  1 drivers
v000002937e540080_0 .net *"_ivl_26", 0 0, L_000002937e4cf5d0;  1 drivers
v000002937e5417a0_0 .net *"_ivl_28", 0 0, L_000002937e4cf560;  1 drivers
v000002937e541520_0 .net *"_ivl_4", 0 0, L_000002937e4cf250;  1 drivers
v000002937e541200_0 .net *"_ivl_6", 0 0, L_000002937e4ced80;  1 drivers
v000002937e540580_0 .net *"_ivl_8", 0 0, L_000002937e4cec30;  1 drivers
v000002937e5409e0_0 .net "a", 0 0, v000002937e4cb510_0;  alias, 1 drivers
v000002937e5406c0_0 .net "b", 0 0, v000002937e4cb830_0;  alias, 1 drivers
v000002937e540120_0 .net "c", 0 0, v000002937e4cb1f0_0;  alias, 1 drivers
v000002937e541660_0 .net "d", 0 0, v000002937e4cbc90_0;  alias, 1 drivers
v000002937e540260_0 .net "q", 0 0, L_000002937e4ceb50;  alias, 1 drivers
S_000002937e3bc5c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 102, 3 102 0, S_000002937e4d9690;
 .timescale -12 -12;
E_000002937e4d0700 .event edge, v000002937e541160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002937e541160_0;
    %nor/r;
    %assign/vec4 v000002937e541160_0, 0;
    %wait E_000002937e4d0700;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002937e4a2f30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002937e4cbc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb830_0, 0;
    %assign/vec4 v000002937e4cb510_0, 0;
    %wait E_000002937e4d0180;
    %wait E_000002937e4cfbc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002937e4cbc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb830_0, 0;
    %assign/vec4 v000002937e4cb510_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002937e4d06c0;
    %load/vec4 v000002937e4cb510_0;
    %load/vec4 v000002937e4cb830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002937e4cb1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002937e4cbc90_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002937e4cbc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb830_0, 0;
    %assign/vec4 v000002937e4cb510_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000002937e4a3250;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002937e4d06c0;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v000002937e4cbc90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002937e4cb830_0, 0;
    %assign/vec4 v000002937e4cb510_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002937e4d9690;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002937e541020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002937e541160_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002937e4d9690;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002937e541020_0;
    %inv;
    %store/vec4 v000002937e541020_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002937e4d9690;
T_6 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v000002937e4cb6f0_0, v000002937e541a20_0, v000002937e5418e0_0, v000002937e540300_0, v000002937e5403a0_0, v000002937e541ac0_0, v000002937e540440_0, v000002937e541b60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002937e4d9690;
T_7 ;
    %load/vec4 v000002937e540760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000002937e540760_0, 64, 32>, &PV<v000002937e540760_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 114 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002937e540760_0, 128, 32>, &PV<v000002937e540760_0, 0, 32> {0 0 0};
    %vpi_call/w 3 115 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 116 "$display", "Mismatches: %1d in %1d samples", &PV<v000002937e540760_0, 128, 32>, &PV<v000002937e540760_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002937e4d9690;
T_8 ;
    %wait E_000002937e4d06c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002937e540760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002937e540760_0, 4, 32;
    %load/vec4 v000002937e540800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002937e540760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002937e540760_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002937e540760_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002937e540760_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002937e540440_0;
    %load/vec4 v000002937e540440_0;
    %load/vec4 v000002937e541b60_0;
    %xor;
    %load/vec4 v000002937e540440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002937e540760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002937e540760_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002937e540760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002937e540760_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002937e4d9690;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob101_circuit4_test.sv";
    "dataset_code-complete-iccad2023/Prob101_circuit4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob101_circuit4/Prob101_circuit4_sample01.sv";
