======================================================
RTLCompiler invoked with options:
======================================================
-2000 -main work.top  -hdl verilog  -thr_opt -out_dir /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run//rtlc.out  -no_drc -infer_rom -new_init_ff -fsm_opt -one_hot_enc -flatten_or 0  -allow_IFC -infer_mem precision  -allow_IPC -allow_MDR -infer_mac -free_mem -no_add3_opt -flatten_and 0  -create_gte -if_to_case -tech_map -res_share -allow_FRN -allow_GSD -allow_CVD -infer_counter 2  -pri_enc_opt -allow_FSW -sv -allow_VAC -no_rtlplus -fast_partition -dc_onset_opt -no_radtolerant -loopset_opt -pipe_flow -allow_WFU -allow_ISL -allow_UFO -force_all -fsm_stg_opt -sv2012 -new_rom_flow -allow_4ST -reg_ctrl_opt -pconst_prop -dfa_cp_opt -disable_opt -new_ram_flow -disable_incr -implicit_state binary  -thru_reg_or_opt -msgpipefdr 11  -infer_case_op 2  -infer_swp_ram -msgpipefdw 12  -no_addbuf_opt -xprobe -no_cross_share -case_to_shifter -translucent_ps -shifter_trans_opt -case_sel_opt -enable_stmt_opt -new_instance_naming -concat_transform -lib_map_file /hizz/pro/sig_research/dddTools/work/anm3/asvi/out/prn_run//.jaguarc  -xor_eq_opt -fsm_bin_heur_one -decoder_share -compile_LD_inits -cross_hier_mem -no_if_els_if_mod -generic_shine_thru -enable_net_ccp -std_generate_name -max_count 10000  -stop_hetro_sharing -bundle_instances -cross_hier_dsp -shifter_pattern_opt -enable_recursion -inline_flatten_proc -fsm_opt_thru_hier -state_space_opt -crtl_case_path 2  -use_enable_dff -bind_mem_instances -infer_1hot_case_op -cdfg_sweep_opt -en_port_partial_conn -new_partsel_flow -fsm_opt_thru_func -rom_extensions -mem_cross_share -disable_dumps -barrel_shifter_opt -vecwriteopt -driver_pid 17962@chjigfefii  -rom_casexz -gnd_hanging_terminals -enhanced_messaging -no_tri_for_hanging_output -muxnn_cond_opt -case_const_sel_opt -max_loop_cnt 5000  -enable_attrb_string_info -do_size_based_sorting -dont_infer_sel_counters -new_mux_flow -prune_unread_donodes -dis_no_mem_file_error -enable_time_support -xdbpipefdr 13  -muxnn_decomp -en_mem_macro_gnd_opt -hier_delimiter_in_annotations _  -share_const_port_func -new_mux_costing -xdbpipefdw 14  -fsm_thru_unique_funcs -en_detailed_md_report -ccp_extended -enable_condop_ccp -omit_const_port_for_func -ctrl_sub_prog_flat 1024  -state_table_threshold 40  -crossscope_hier_ref -latch_mux_opt -omit_const_port_for_proc -mux_factor_opt -infer_nary_op -enable_nested_interface -ctrl_mux_flat never  -lattice_ifelseif_flow -max_mesg_count 10000  -case_to_shifter_constants -en_input_port_partial_conn -log_mux_merge -en_ext_gate_ccp -en_caseop_rom_new_heur -enable_port_const_prop -prepend_version Precision 64-bit 2022.2.0.9  -enable_unconstrained_port -exemplar_best -if_else_if_for_condasgn -muxnn_data_push -compile_celldefines -enable_new_for_loop_opt -aggressive_rom -disable_real_handling -lower_enum_break 5  -strict_drc_check -show_all_elab_errors -extended_iftocase -do_expression_opt -enable_BHV_messages -create_write_pri_for_mem -encoding_style auto  -smart_rmv_gendh -enable_rnd_const_thr_flow -enable_new_attribute_flow -enable_generics_handler -enable_res_share_comm -infer_var_shifters -allow_multi_fanout_chier -enable_case_pragmas -legalize_module_names -enable_enhanced_fsm_opt -aggressive_cse -preserve_mults -infer_latch_from_condops -min_block_ram_size 512  -disable_loopopt_latch -optional_param_in_mod_hdr -en_ext_multinet_ccp -use_sync_dff -extended_uncons_port -dual_edge_ff_support -enable_infer_reset_dontcare -inst_name_path_name_enable -enable_size_check -upper_enum_break 800  -disable_generics_dump -mux_data_path_opt -res_share_mux_opt -en_rec_op_port_partial_conn -new_or_simplify -allow_twod_to_oned_memories -en_read_port_sharing_for_rom -flatten_macros_for_constants -conv_adder_to_mac -mux_anded_sel_opt -infer_priority_dff -enable_expr_ccp -enable_eval_free -infer_set_reset_from_condops -big_rom_miss_addr_percent 65  -share_info_mux_flow -infer_byte_enable -mid_rom_miss_addr_percent 40  -enable_iftocondop_ext -mid_rom_reduc_lits_percent 10  -fpga_technology xcv7  -replicate_mult_for_dsps -xilinx_dsp_cin -expanded_hier_control -support_initial_block -do_expression_tree_opt -enable_branch_collapse -enable_loopopt_mux -enhanced_cross_share_flow -memory_opt_switch -localblock_hierref -aggressive_if2case -new_xilinx_retiming -dump_dh_profile_after_oom -max_scan_chain_length 80  -optimized_vector_read -acceptance_level medium  -do_common_input_extraction -enable_expr_node_del -preserve_name_case -enable_bound_resized_operator -xilinx_tech_map -en_flop_opt_on_const_clk -enable_cross_hier_preadder -res_share_over_counter -enable_mem_var_sel -enable_div_macro_opt -en_ext_mux_ccp -precision_port_style -aggressive_ram_flow -enable_fsm_operator_support -en_pullout_offset_bit_sel_stmt -enable_opt_based_on_ff_control -share_mutex_read_ports -enable_void_assgn_VHDL -proposed_new_mux_flow -disable_task_inline_flatten -simple_vecwrite_impl -across_blk_rom_inference -mux_data_path_modgen_l3 -en_new_hierref_extname_flow -infer_syncsetreset_mem -dis_res_share_zero_cost_macros -infer_byte_enable_9bit -set_evaluated_return_size -exemplar_eval 1  -en_res_share_cdfg_temp_change -enable_use_dsp_rtlc_support -enable_new_div_macro_opt -no_mux_factor_sel_cone_opt -honour_swp_infr_ram_init_val -enable_vhdl_conf_autotop -enable_always_init_mem -aggressive_inline_subprog -enable_xprobe_info_tx -enable_signed_vw_partsel -block_defparam_support -xilinx_override -enable_arrayof_interface -rem_self_feedback_latch -infer_enable_across_blocks -mux_data_path_merg_cone_tune -levels_for_loopopt_latch 1000  -support_mult_sync_csa -prec_port_style_for_enum -asymmetric_ram_support -relaxed_mem_checks -evaluate_decls_in_generates -en_preserve_hier_for_preadd -dis_second_pass_strategy -infer_octa_port_xilinx_ram -infer_quad_port_xilinx_ram -enable_new_interface_strategy -no_flatten_dummy_hierarchies -dont_bubble_comparator_inverter -use_vps_exprtree_flow -disable_fvi_dumping_for_ports -en_auxi_relop_null_arr_support -disable_svassigncheck -partial_sanity_for_techcells -enable_loopopt_muxnn_mux21 -infer_syncasync_mem -disable_module_body_freeing -allow_neg_range_for_leaf_type -enable_sv2k9_conf_support -aggressive_mux_factor_opt -no_aggressive_sync_en_ff -en_new_vlog_config_strategy -hdl_array_name_style %s(%d)  -mux_data_path_bufinv_repl -unpacked_array_concatenation -enable_vhdl_mem_var_sel -en_mem_var_sel_mult_sync -infer_any_byte_enable_size -no_aggressive_sync_inference -en_mem_var_sel_mult_async -enable_EEAddressBasedExprEval -en_memory_flat_vector_verif -retain_bbox_param_value_type -en_mem_var_sel_both_asyncsync 
======================================================
