
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000200 	.word	0x20000200
 8000004:	08000191 	.word	0x08000191
 8000008:	080078d1 	.word	0x080078d1
 800000c:	08000193 	.word	0x08000193
 8000010:	08000193 	.word	0x08000193
 8000014:	08000193 	.word	0x08000193
 8000018:	08000193 	.word	0x08000193
 800001c:	08000193 	.word	0x08000193
 8000020:	08000193 	.word	0x08000193
 8000024:	08000193 	.word	0x08000193
 8000028:	08000193 	.word	0x08000193
 800002c:	08000193 	.word	0x08000193
 8000030:	08000193 	.word	0x08000193
 8000034:	08000193 	.word	0x08000193
 8000038:	08000193 	.word	0x08000193
 800003c:	08000193 	.word	0x08000193
 8000040:	08000193 	.word	0x08000193
 8000044:	08000193 	.word	0x08000193
 8000048:	08000193 	.word	0x08000193
 800004c:	08000193 	.word	0x08000193
 8000050:	08000193 	.word	0x08000193
 8000054:	08000193 	.word	0x08000193
 8000058:	08000193 	.word	0x08000193
 800005c:	08000193 	.word	0x08000193
 8000060:	08000193 	.word	0x08000193
 8000064:	08000193 	.word	0x08000193
 8000068:	08000193 	.word	0x08000193
 800006c:	08000193 	.word	0x08000193
 8000070:	08000193 	.word	0x08000193
 8000074:	08004301 	.word	0x08004301
 8000078:	08004331 	.word	0x08004331
 800007c:	08000193 	.word	0x08000193
 8000080:	08004231 	.word	0x08004231
 8000084:	08000193 	.word	0x08000193
 8000088:	08000193 	.word	0x08000193
 800008c:	08000193 	.word	0x08000193
 8000090:	08000193 	.word	0x08000193
 8000094:	08000193 	.word	0x08000193
 8000098:	08000193 	.word	0x08000193
 800009c:	08000193 	.word	0x08000193
 80000a0:	08000193 	.word	0x08000193
 80000a4:	08000193 	.word	0x08000193
 80000a8:	08000193 	.word	0x08000193
 80000ac:	08003f21 	.word	0x08003f21
 80000b0:	08003f41 	.word	0x08003f41
 80000b4:	08003f71 	.word	0x08003f71
 80000b8:	08000193 	.word	0x08000193
 80000bc:	08000193 	.word	0x08000193

Disassembly of section .text:

080000c0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80000c0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80000c2:	4824      	ldr	r0, [pc, #144]	; (8000154 <endfiniloop+0x6>)
                msr     MSP, r0
 80000c4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80000c8:	4823      	ldr	r0, [pc, #140]	; (8000158 <endfiniloop+0xa>)
                msr     PSP, r0
 80000ca:	f380 8809 	msr	PSP, r0

                /* CPU mode initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80000ce:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80000d0:	f380 8814 	msr	CONTROL, r0
                isb
 80000d4:	f3bf 8f6f 	isb	sy
                str     r0, [r1]
#endif

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80000d8:	f002 ff92 	bl	8003000 <__cpu_init>
#endif

                /* Early initialization..*/
                bl      __early_init
 80000dc:	f004 fd98 	bl	8004c10 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 80000e0:	481e      	ldr	r0, [pc, #120]	; (800015c <endfiniloop+0xe>)
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 80000e2:	491f      	ldr	r1, [pc, #124]	; (8000160 <endfiniloop+0x12>)
                ldr     r2, =__main_stack_end__
 80000e4:	4a1b      	ldr	r2, [pc, #108]	; (8000154 <endfiniloop+0x6>)

080000e6 <msloop>:
msloop:
                cmp     r1, r2
 80000e6:	4291      	cmp	r1, r2
                bge     endmsloop
 80000e8:	da02      	bge.n	80000f0 <endmsloop>
                str     r0, [r1]
 80000ea:	6008      	str	r0, [r1, #0]
                adds    r1, #4
 80000ec:	3104      	adds	r1, #4
                b       msloop
 80000ee:	e7fa      	b.n	80000e6 <msloop>

080000f0 <endmsloop>:
endmsloop:
                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 80000f0:	491c      	ldr	r1, [pc, #112]	; (8000164 <endfiniloop+0x16>)
                ldr     r2, =__process_stack_end__
 80000f2:	4a19      	ldr	r2, [pc, #100]	; (8000158 <endfiniloop+0xa>)

080000f4 <psloop>:
psloop:
                cmp     r1, r2
 80000f4:	4291      	cmp	r1, r2
                bge     endpsloop
 80000f6:	da02      	bge.n	80000fe <endpsloop>
                str     r0, [r1]
 80000f8:	6008      	str	r0, [r1, #0]
                adds    r1, #4
 80000fa:	3104      	adds	r1, #4
                b       psloop
 80000fc:	e7fa      	b.n	80000f4 <psloop>

080000fe <endpsloop>:

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 80000fe:	491a      	ldr	r1, [pc, #104]	; (8000168 <endfiniloop+0x1a>)
                ldr     r2, =__data_base__
 8000100:	4a1a      	ldr	r2, [pc, #104]	; (800016c <endfiniloop+0x1e>)
                ldr     r3, =__data_end__
 8000102:	4b1b      	ldr	r3, [pc, #108]	; (8000170 <endfiniloop+0x22>)

08000104 <dloop>:
dloop:
                cmp     r2, r3
 8000104:	429a      	cmp	r2, r3
                bge     enddloop
 8000106:	da04      	bge.n	8000112 <enddloop>
                ldr     r0, [r1]
 8000108:	6808      	ldr	r0, [r1, #0]
                str     r0, [r2]
 800010a:	6010      	str	r0, [r2, #0]
                adds    r1, #4
 800010c:	3104      	adds	r1, #4
                adds    r2, #4
 800010e:	3204      	adds	r2, #4
                b       dloop
 8000110:	e7f8      	b.n	8000104 <dloop>

08000112 <enddloop>:

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 8000112:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 8000114:	4917      	ldr	r1, [pc, #92]	; (8000174 <endfiniloop+0x26>)
                ldr     r2, =__bss_end__
 8000116:	4a18      	ldr	r2, [pc, #96]	; (8000178 <endfiniloop+0x2a>)

08000118 <bloop>:
bloop:
                cmp     r1, r2
 8000118:	4291      	cmp	r1, r2
                bge     endbloop
 800011a:	da02      	bge.n	8000122 <endbloop>
                str     r0, [r1]
 800011c:	6008      	str	r0, [r1, #0]
                adds    r1, #4
 800011e:	3104      	adds	r1, #4
                b       bloop
 8000120:	e7fa      	b.n	8000118 <bloop>

08000122 <endbloop>:
endbloop:
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 8000122:	f002 ff85 	bl	8003030 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 8000126:	f002 ff73 	bl	8003010 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 800012a:	4c14      	ldr	r4, [pc, #80]	; (800017c <endfiniloop+0x2e>)
                ldr     r5, =__init_array_end__
 800012c:	4d14      	ldr	r5, [pc, #80]	; (8000180 <endfiniloop+0x32>)

0800012e <initloop>:
initloop:
                cmp     r4, r5
 800012e:	42ac      	cmp	r4, r5
                bge     endinitloop
 8000130:	da03      	bge.n	800013a <endinitloop>
                ldr     r1, [r4]
 8000132:	6821      	ldr	r1, [r4, #0]
                blx     r1
 8000134:	4788      	blx	r1
                adds    r4, #4
 8000136:	3404      	adds	r4, #4
                b       initloop
 8000138:	e7f9      	b.n	800012e <initloop>

0800013a <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 800013a:	f008 fec9 	bl	8008ed0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 800013e:	4c11      	ldr	r4, [pc, #68]	; (8000184 <endfiniloop+0x36>)
                ldr     r5, =__fini_array_end__
 8000140:	4d11      	ldr	r5, [pc, #68]	; (8000188 <endfiniloop+0x3a>)

08000142 <finiloop>:
finiloop:
                cmp     r4, r5
 8000142:	42ac      	cmp	r4, r5
                bge     endfiniloop
 8000144:	da03      	bge.n	800014e <endfiniloop>
                ldr     r1, [r4]
 8000146:	6821      	ldr	r1, [r4, #0]
                blx     r1
 8000148:	4788      	blx	r1
                adds    r4, #4
 800014a:	3404      	adds	r4, #4
                b       finiloop
 800014c:	e7f9      	b.n	8000142 <finiloop>

0800014e <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                ldr     r1, =__default_exit
 800014e:	490f      	ldr	r1, [pc, #60]	; (800018c <endfiniloop+0x3e>)
                bx      r1
 8000150:	4708      	bx	r1
 8000152:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 8000154:	20000200 	.word	0x20000200
                ldr     r0, =__process_stack_end__
 8000158:	20000400 	.word	0x20000400
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800015c:	55555555 	.word	0x55555555
                ldr     r1, =__main_stack_base__
 8000160:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000164:	20000200 	.word	0x20000200
                ldr     r1, =__textdata_base__
 8000168:	0800b3a8 	.word	0x0800b3a8
                ldr     r2, =__data_base__
 800016c:	20000400 	.word	0x20000400
                ldr     r3, =__data_end__
 8000170:	200008b0 	.word	0x200008b0
                ldr     r1, =__bss_base__
 8000174:	200008b0 	.word	0x200008b0
                ldr     r2, =__bss_end__
 8000178:	20001168 	.word	0x20001168
                ldr     r4, =__init_array_base__
 800017c:	080000c0 	.word	0x080000c0
                ldr     r5, =__init_array_end__
 8000180:	080000c0 	.word	0x080000c0
                ldr     r4, =__fini_array_base__
 8000184:	080000c0 	.word	0x080000c0
                ldr     r5, =__fini_array_end__
 8000188:	080000c0 	.word	0x080000c0
                ldr     r1, =__default_exit
 800018c:	08003021 	.word	0x08003021

08000190 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 8000190:	e796      	b.n	80000c0 <_crt0_entry>

08000192 <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 8000192:	f000 f800 	bl	8000196 <_unhandled_exception>

08000196 <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 8000196:	e7fe      	b.n	8000196 <_unhandled_exception>

08000198 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, lr}
 8000198:	b5f0      	push	{r4, r5, r6, r7, lr}
                mov     r4, r8
 800019a:	4644      	mov	r4, r8
                mov     r5, r9
 800019c:	464d      	mov	r5, r9
                mov     r6, r10
 800019e:	4656      	mov	r6, sl
                mov     r7, r11
 80001a0:	465f      	mov	r7, fp
                push    {r4, r5, r6, r7}
 80001a2:	b4f0      	push	{r4, r5, r6, r7}
                
                mov     r3, sp
 80001a4:	466b      	mov	r3, sp
                str     r3, [r1, #CONTEXT_OFFSET]
 80001a6:	60cb      	str	r3, [r1, #12]
                ldr     r3, [r0, #CONTEXT_OFFSET]
 80001a8:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 80001aa:	469d      	mov	sp, r3
                
                pop     {r4, r5, r6, r7}
 80001ac:	bcf0      	pop	{r4, r5, r6, r7}
                mov     r8, r4
 80001ae:	46a0      	mov	r8, r4
                mov     r9, r5
 80001b0:	46a9      	mov	r9, r5
                mov     r10, r6
 80001b2:	46b2      	mov	sl, r6
                mov     r11, r7
 80001b4:	46bb      	mov	fp, r7
                pop     {r4, r5, r6, r7, pc}
 80001b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080001b8 <__port_thread_start>:
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_thread_start
__port_thread_start:
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_unlock
 80001b8:	f004 fe42 	bl	8004e40 <__dbg_check_unlock>
#endif
#if CH_DBG_STATISTICS
                bl      __stats_stop_measure_crit_thd
#endif
                cpsie   i
 80001bc:	b662      	cpsie	i
                mov     r0, r5
 80001be:	1c28      	adds	r0, r5, #0
                blx     r4
 80001c0:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80001c2:	2000      	movs	r0, #0
                bl      chThdExit
 80001c4:	f006 fa44 	bl	8006650 <chThdExit>

080001c8 <.zombies>:
.zombies:       b       .zombies
 80001c8:	e7fe      	b.n	80001c8 <.zombies>

080001ca <__port_switch_from_isr>:
__port_switch_from_isr:
#if CH_DBG_STATISTICS
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
 80001ca:	f004 fe11 	bl	8004df0 <__dbg_check_lock>
#endif
                bl      chSchDoPreemption
 80001ce:	f005 fdef 	bl	8005db0 <chSchDoPreemption>
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_unlock
 80001d2:	f004 fe35 	bl	8004e40 <__dbg_check_unlock>

080001d6 <__port_exit_from_isr>:
#if CH_DBG_STATISTICS
                bl      __stats_stop_measure_crit_thd
#endif
                .globl  __port_exit_from_isr
__port_exit_from_isr:
                ldr     r2, .L2
 80001d6:	4a02      	ldr	r2, [pc, #8]	; (80001e0 <__port_exit_from_isr+0xa>)
                ldr     r3, .L3
 80001d8:	4b02      	ldr	r3, [pc, #8]	; (80001e4 <__port_exit_from_isr+0xe>)
                str     r3, [r2, #0]
 80001da:	6013      	str	r3, [r2, #0]
#if CORTEX_ALTERNATE_SWITCH
                cpsie   i
#endif
.L1:            b       .L1
 80001dc:	e7fe      	b.n	80001dc <__port_exit_from_isr+0x6>
 80001de:	46c0      	nop			; (mov r8, r8)
 80001e0:	e000ed04 	.word	0xe000ed04
 80001e4:	80000000 	.word	0x80000000

080001e8 <__aeabi_cdrcmple>:
 80001e8:	4684      	mov	ip, r0
 80001ea:	1c10      	adds	r0, r2, #0
 80001ec:	4662      	mov	r2, ip
 80001ee:	468c      	mov	ip, r1
 80001f0:	1c19      	adds	r1, r3, #0
 80001f2:	4663      	mov	r3, ip
 80001f4:	e000      	b.n	80001f8 <__aeabi_cdcmpeq>
 80001f6:	46c0      	nop			; (mov r8, r8)

080001f8 <__aeabi_cdcmpeq>:
 80001f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80001fa:	f001 fd0f 	bl	8001c1c <__ledf2>
 80001fe:	2800      	cmp	r0, #0
 8000200:	d401      	bmi.n	8000206 <__aeabi_cdcmpeq+0xe>
 8000202:	2100      	movs	r1, #0
 8000204:	42c8      	cmn	r0, r1
 8000206:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000208 <__aeabi_dcmpeq>:
 8000208:	b510      	push	{r4, lr}
 800020a:	f001 fc59 	bl	8001ac0 <__eqdf2>
 800020e:	4240      	negs	r0, r0
 8000210:	3001      	adds	r0, #1
 8000212:	bd10      	pop	{r4, pc}

08000214 <__aeabi_dcmplt>:
 8000214:	b510      	push	{r4, lr}
 8000216:	f001 fd01 	bl	8001c1c <__ledf2>
 800021a:	2800      	cmp	r0, #0
 800021c:	db01      	blt.n	8000222 <__aeabi_dcmplt+0xe>
 800021e:	2000      	movs	r0, #0
 8000220:	bd10      	pop	{r4, pc}
 8000222:	2001      	movs	r0, #1
 8000224:	bd10      	pop	{r4, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_dcmple>:
 8000228:	b510      	push	{r4, lr}
 800022a:	f001 fcf7 	bl	8001c1c <__ledf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	dd01      	ble.n	8000236 <__aeabi_dcmple+0xe>
 8000232:	2000      	movs	r0, #0
 8000234:	bd10      	pop	{r4, pc}
 8000236:	2001      	movs	r0, #1
 8000238:	bd10      	pop	{r4, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_dcmpgt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f001 fc7b 	bl	8001b38 <__gedf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	dc01      	bgt.n	800024a <__aeabi_dcmpgt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			; (mov r8, r8)

08000250 <__aeabi_dcmpge>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f001 fc71 	bl	8001b38 <__gedf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	da01      	bge.n	800025e <__aeabi_dcmpge+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_cfrcmple>:
 8000264:	4684      	mov	ip, r0
 8000266:	1c08      	adds	r0, r1, #0
 8000268:	4661      	mov	r1, ip
 800026a:	e7ff      	b.n	800026c <__aeabi_cfcmpeq>

0800026c <__aeabi_cfcmpeq>:
 800026c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800026e:	f000 fa43 	bl	80006f8 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	d401      	bmi.n	800027a <__aeabi_cfcmpeq+0xe>
 8000276:	2100      	movs	r1, #0
 8000278:	42c8      	cmn	r0, r1
 800027a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800027c <__aeabi_fcmpeq>:
 800027c:	b510      	push	{r4, lr}
 800027e:	f000 f9c7 	bl	8000610 <__eqsf2>
 8000282:	4240      	negs	r0, r0
 8000284:	3001      	adds	r0, #1
 8000286:	bd10      	pop	{r4, pc}

08000288 <__aeabi_fcmplt>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fa35 	bl	80006f8 <__lesf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	db01      	blt.n	8000296 <__aeabi_fcmplt+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_fcmple>:
 800029c:	b510      	push	{r4, lr}
 800029e:	f000 fa2b 	bl	80006f8 <__lesf2>
 80002a2:	2800      	cmp	r0, #0
 80002a4:	dd01      	ble.n	80002aa <__aeabi_fcmple+0xe>
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	2001      	movs	r0, #1
 80002ac:	bd10      	pop	{r4, pc}
 80002ae:	46c0      	nop			; (mov r8, r8)

080002b0 <__aeabi_fcmpgt>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	f000 f9d5 	bl	8000660 <__gesf2>
 80002b6:	2800      	cmp	r0, #0
 80002b8:	dc01      	bgt.n	80002be <__aeabi_fcmpgt+0xe>
 80002ba:	2000      	movs	r0, #0
 80002bc:	bd10      	pop	{r4, pc}
 80002be:	2001      	movs	r0, #1
 80002c0:	bd10      	pop	{r4, pc}
 80002c2:	46c0      	nop			; (mov r8, r8)

080002c4 <__aeabi_fcmpge>:
 80002c4:	b510      	push	{r4, lr}
 80002c6:	f000 f9cb 	bl	8000660 <__gesf2>
 80002ca:	2800      	cmp	r0, #0
 80002cc:	da01      	bge.n	80002d2 <__aeabi_fcmpge+0xe>
 80002ce:	2000      	movs	r0, #0
 80002d0:	bd10      	pop	{r4, pc}
 80002d2:	2001      	movs	r0, #1
 80002d4:	bd10      	pop	{r4, pc}
 80002d6:	46c0      	nop			; (mov r8, r8)

080002d8 <__aeabi_fadd>:
 80002d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002da:	4646      	mov	r6, r8
 80002dc:	46d6      	mov	lr, sl
 80002de:	464f      	mov	r7, r9
 80002e0:	024d      	lsls	r5, r1, #9
 80002e2:	0242      	lsls	r2, r0, #9
 80002e4:	b5c0      	push	{r6, r7, lr}
 80002e6:	0a52      	lsrs	r2, r2, #9
 80002e8:	0a6e      	lsrs	r6, r5, #9
 80002ea:	0047      	lsls	r7, r0, #1
 80002ec:	46b0      	mov	r8, r6
 80002ee:	0e3f      	lsrs	r7, r7, #24
 80002f0:	004e      	lsls	r6, r1, #1
 80002f2:	0fc4      	lsrs	r4, r0, #31
 80002f4:	00d0      	lsls	r0, r2, #3
 80002f6:	4694      	mov	ip, r2
 80002f8:	003b      	movs	r3, r7
 80002fa:	4682      	mov	sl, r0
 80002fc:	0e36      	lsrs	r6, r6, #24
 80002fe:	0fc9      	lsrs	r1, r1, #31
 8000300:	09ad      	lsrs	r5, r5, #6
 8000302:	428c      	cmp	r4, r1
 8000304:	d06d      	beq.n	80003e2 <__aeabi_fadd+0x10a>
 8000306:	1bb8      	subs	r0, r7, r6
 8000308:	4681      	mov	r9, r0
 800030a:	2800      	cmp	r0, #0
 800030c:	dd4d      	ble.n	80003aa <__aeabi_fadd+0xd2>
 800030e:	2e00      	cmp	r6, #0
 8000310:	d100      	bne.n	8000314 <__aeabi_fadd+0x3c>
 8000312:	e088      	b.n	8000426 <__aeabi_fadd+0x14e>
 8000314:	2fff      	cmp	r7, #255	; 0xff
 8000316:	d05a      	beq.n	80003ce <__aeabi_fadd+0xf6>
 8000318:	2380      	movs	r3, #128	; 0x80
 800031a:	04db      	lsls	r3, r3, #19
 800031c:	431d      	orrs	r5, r3
 800031e:	464b      	mov	r3, r9
 8000320:	2201      	movs	r2, #1
 8000322:	2b1b      	cmp	r3, #27
 8000324:	dc0a      	bgt.n	800033c <__aeabi_fadd+0x64>
 8000326:	002b      	movs	r3, r5
 8000328:	464a      	mov	r2, r9
 800032a:	4649      	mov	r1, r9
 800032c:	40d3      	lsrs	r3, r2
 800032e:	2220      	movs	r2, #32
 8000330:	1a52      	subs	r2, r2, r1
 8000332:	4095      	lsls	r5, r2
 8000334:	002a      	movs	r2, r5
 8000336:	1e55      	subs	r5, r2, #1
 8000338:	41aa      	sbcs	r2, r5
 800033a:	431a      	orrs	r2, r3
 800033c:	4653      	mov	r3, sl
 800033e:	1a9a      	subs	r2, r3, r2
 8000340:	0153      	lsls	r3, r2, #5
 8000342:	d400      	bmi.n	8000346 <__aeabi_fadd+0x6e>
 8000344:	e0b9      	b.n	80004ba <__aeabi_fadd+0x1e2>
 8000346:	0192      	lsls	r2, r2, #6
 8000348:	0996      	lsrs	r6, r2, #6
 800034a:	0030      	movs	r0, r6
 800034c:	f002 fbc6 	bl	8002adc <__clzsi2>
 8000350:	3805      	subs	r0, #5
 8000352:	4086      	lsls	r6, r0
 8000354:	4287      	cmp	r7, r0
 8000356:	dd00      	ble.n	800035a <__aeabi_fadd+0x82>
 8000358:	e0d4      	b.n	8000504 <__aeabi_fadd+0x22c>
 800035a:	0033      	movs	r3, r6
 800035c:	1bc7      	subs	r7, r0, r7
 800035e:	2020      	movs	r0, #32
 8000360:	3701      	adds	r7, #1
 8000362:	40fb      	lsrs	r3, r7
 8000364:	1bc7      	subs	r7, r0, r7
 8000366:	40be      	lsls	r6, r7
 8000368:	0032      	movs	r2, r6
 800036a:	1e56      	subs	r6, r2, #1
 800036c:	41b2      	sbcs	r2, r6
 800036e:	2700      	movs	r7, #0
 8000370:	431a      	orrs	r2, r3
 8000372:	0753      	lsls	r3, r2, #29
 8000374:	d004      	beq.n	8000380 <__aeabi_fadd+0xa8>
 8000376:	230f      	movs	r3, #15
 8000378:	4013      	ands	r3, r2
 800037a:	2b04      	cmp	r3, #4
 800037c:	d000      	beq.n	8000380 <__aeabi_fadd+0xa8>
 800037e:	3204      	adds	r2, #4
 8000380:	0153      	lsls	r3, r2, #5
 8000382:	d400      	bmi.n	8000386 <__aeabi_fadd+0xae>
 8000384:	e09c      	b.n	80004c0 <__aeabi_fadd+0x1e8>
 8000386:	1c7b      	adds	r3, r7, #1
 8000388:	2ffe      	cmp	r7, #254	; 0xfe
 800038a:	d100      	bne.n	800038e <__aeabi_fadd+0xb6>
 800038c:	e09a      	b.n	80004c4 <__aeabi_fadd+0x1ec>
 800038e:	0192      	lsls	r2, r2, #6
 8000390:	0a52      	lsrs	r2, r2, #9
 8000392:	4694      	mov	ip, r2
 8000394:	b2db      	uxtb	r3, r3
 8000396:	05d8      	lsls	r0, r3, #23
 8000398:	4663      	mov	r3, ip
 800039a:	07e4      	lsls	r4, r4, #31
 800039c:	4318      	orrs	r0, r3
 800039e:	4320      	orrs	r0, r4
 80003a0:	bce0      	pop	{r5, r6, r7}
 80003a2:	46ba      	mov	sl, r7
 80003a4:	46b1      	mov	r9, r6
 80003a6:	46a8      	mov	r8, r5
 80003a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003aa:	2800      	cmp	r0, #0
 80003ac:	d049      	beq.n	8000442 <__aeabi_fadd+0x16a>
 80003ae:	1bf3      	subs	r3, r6, r7
 80003b0:	2f00      	cmp	r7, #0
 80003b2:	d000      	beq.n	80003b6 <__aeabi_fadd+0xde>
 80003b4:	e0b6      	b.n	8000524 <__aeabi_fadd+0x24c>
 80003b6:	4652      	mov	r2, sl
 80003b8:	2a00      	cmp	r2, #0
 80003ba:	d060      	beq.n	800047e <__aeabi_fadd+0x1a6>
 80003bc:	3b01      	subs	r3, #1
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d100      	bne.n	80003c4 <__aeabi_fadd+0xec>
 80003c2:	e0fc      	b.n	80005be <__aeabi_fadd+0x2e6>
 80003c4:	2eff      	cmp	r6, #255	; 0xff
 80003c6:	d000      	beq.n	80003ca <__aeabi_fadd+0xf2>
 80003c8:	e0b4      	b.n	8000534 <__aeabi_fadd+0x25c>
 80003ca:	000c      	movs	r4, r1
 80003cc:	4642      	mov	r2, r8
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d078      	beq.n	80004c4 <__aeabi_fadd+0x1ec>
 80003d2:	2080      	movs	r0, #128	; 0x80
 80003d4:	03c0      	lsls	r0, r0, #15
 80003d6:	4310      	orrs	r0, r2
 80003d8:	0242      	lsls	r2, r0, #9
 80003da:	0a53      	lsrs	r3, r2, #9
 80003dc:	469c      	mov	ip, r3
 80003de:	23ff      	movs	r3, #255	; 0xff
 80003e0:	e7d9      	b.n	8000396 <__aeabi_fadd+0xbe>
 80003e2:	1bb9      	subs	r1, r7, r6
 80003e4:	2900      	cmp	r1, #0
 80003e6:	dd71      	ble.n	80004cc <__aeabi_fadd+0x1f4>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d03f      	beq.n	800046c <__aeabi_fadd+0x194>
 80003ec:	2fff      	cmp	r7, #255	; 0xff
 80003ee:	d0ee      	beq.n	80003ce <__aeabi_fadd+0xf6>
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	04db      	lsls	r3, r3, #19
 80003f4:	431d      	orrs	r5, r3
 80003f6:	2201      	movs	r2, #1
 80003f8:	291b      	cmp	r1, #27
 80003fa:	dc07      	bgt.n	800040c <__aeabi_fadd+0x134>
 80003fc:	002a      	movs	r2, r5
 80003fe:	2320      	movs	r3, #32
 8000400:	40ca      	lsrs	r2, r1
 8000402:	1a59      	subs	r1, r3, r1
 8000404:	408d      	lsls	r5, r1
 8000406:	1e6b      	subs	r3, r5, #1
 8000408:	419d      	sbcs	r5, r3
 800040a:	432a      	orrs	r2, r5
 800040c:	4452      	add	r2, sl
 800040e:	0153      	lsls	r3, r2, #5
 8000410:	d553      	bpl.n	80004ba <__aeabi_fadd+0x1e2>
 8000412:	3701      	adds	r7, #1
 8000414:	2fff      	cmp	r7, #255	; 0xff
 8000416:	d055      	beq.n	80004c4 <__aeabi_fadd+0x1ec>
 8000418:	2301      	movs	r3, #1
 800041a:	497b      	ldr	r1, [pc, #492]	; (8000608 <__aeabi_fadd+0x330>)
 800041c:	4013      	ands	r3, r2
 800041e:	0852      	lsrs	r2, r2, #1
 8000420:	400a      	ands	r2, r1
 8000422:	431a      	orrs	r2, r3
 8000424:	e7a5      	b.n	8000372 <__aeabi_fadd+0x9a>
 8000426:	2d00      	cmp	r5, #0
 8000428:	d02c      	beq.n	8000484 <__aeabi_fadd+0x1ac>
 800042a:	2301      	movs	r3, #1
 800042c:	425b      	negs	r3, r3
 800042e:	469c      	mov	ip, r3
 8000430:	44e1      	add	r9, ip
 8000432:	464b      	mov	r3, r9
 8000434:	2b00      	cmp	r3, #0
 8000436:	d100      	bne.n	800043a <__aeabi_fadd+0x162>
 8000438:	e0ad      	b.n	8000596 <__aeabi_fadd+0x2be>
 800043a:	2fff      	cmp	r7, #255	; 0xff
 800043c:	d000      	beq.n	8000440 <__aeabi_fadd+0x168>
 800043e:	e76e      	b.n	800031e <__aeabi_fadd+0x46>
 8000440:	e7c5      	b.n	80003ce <__aeabi_fadd+0xf6>
 8000442:	20fe      	movs	r0, #254	; 0xfe
 8000444:	1c7e      	adds	r6, r7, #1
 8000446:	4230      	tst	r0, r6
 8000448:	d160      	bne.n	800050c <__aeabi_fadd+0x234>
 800044a:	2f00      	cmp	r7, #0
 800044c:	d000      	beq.n	8000450 <__aeabi_fadd+0x178>
 800044e:	e093      	b.n	8000578 <__aeabi_fadd+0x2a0>
 8000450:	4652      	mov	r2, sl
 8000452:	2a00      	cmp	r2, #0
 8000454:	d100      	bne.n	8000458 <__aeabi_fadd+0x180>
 8000456:	e0b6      	b.n	80005c6 <__aeabi_fadd+0x2ee>
 8000458:	2d00      	cmp	r5, #0
 800045a:	d09c      	beq.n	8000396 <__aeabi_fadd+0xbe>
 800045c:	1b52      	subs	r2, r2, r5
 800045e:	0150      	lsls	r0, r2, #5
 8000460:	d400      	bmi.n	8000464 <__aeabi_fadd+0x18c>
 8000462:	e0c3      	b.n	80005ec <__aeabi_fadd+0x314>
 8000464:	4653      	mov	r3, sl
 8000466:	000c      	movs	r4, r1
 8000468:	1aea      	subs	r2, r5, r3
 800046a:	e782      	b.n	8000372 <__aeabi_fadd+0x9a>
 800046c:	2d00      	cmp	r5, #0
 800046e:	d009      	beq.n	8000484 <__aeabi_fadd+0x1ac>
 8000470:	3901      	subs	r1, #1
 8000472:	2900      	cmp	r1, #0
 8000474:	d100      	bne.n	8000478 <__aeabi_fadd+0x1a0>
 8000476:	e08b      	b.n	8000590 <__aeabi_fadd+0x2b8>
 8000478:	2fff      	cmp	r7, #255	; 0xff
 800047a:	d1bc      	bne.n	80003f6 <__aeabi_fadd+0x11e>
 800047c:	e7a7      	b.n	80003ce <__aeabi_fadd+0xf6>
 800047e:	000c      	movs	r4, r1
 8000480:	4642      	mov	r2, r8
 8000482:	0037      	movs	r7, r6
 8000484:	2fff      	cmp	r7, #255	; 0xff
 8000486:	d0a2      	beq.n	80003ce <__aeabi_fadd+0xf6>
 8000488:	0252      	lsls	r2, r2, #9
 800048a:	0a53      	lsrs	r3, r2, #9
 800048c:	469c      	mov	ip, r3
 800048e:	b2fb      	uxtb	r3, r7
 8000490:	e781      	b.n	8000396 <__aeabi_fadd+0xbe>
 8000492:	21fe      	movs	r1, #254	; 0xfe
 8000494:	3701      	adds	r7, #1
 8000496:	4239      	tst	r1, r7
 8000498:	d165      	bne.n	8000566 <__aeabi_fadd+0x28e>
 800049a:	2b00      	cmp	r3, #0
 800049c:	d17e      	bne.n	800059c <__aeabi_fadd+0x2c4>
 800049e:	2800      	cmp	r0, #0
 80004a0:	d100      	bne.n	80004a4 <__aeabi_fadd+0x1cc>
 80004a2:	e0aa      	b.n	80005fa <__aeabi_fadd+0x322>
 80004a4:	2d00      	cmp	r5, #0
 80004a6:	d100      	bne.n	80004aa <__aeabi_fadd+0x1d2>
 80004a8:	e775      	b.n	8000396 <__aeabi_fadd+0xbe>
 80004aa:	002a      	movs	r2, r5
 80004ac:	4452      	add	r2, sl
 80004ae:	2700      	movs	r7, #0
 80004b0:	0153      	lsls	r3, r2, #5
 80004b2:	d502      	bpl.n	80004ba <__aeabi_fadd+0x1e2>
 80004b4:	4b55      	ldr	r3, [pc, #340]	; (800060c <__aeabi_fadd+0x334>)
 80004b6:	3701      	adds	r7, #1
 80004b8:	401a      	ands	r2, r3
 80004ba:	0753      	lsls	r3, r2, #29
 80004bc:	d000      	beq.n	80004c0 <__aeabi_fadd+0x1e8>
 80004be:	e75a      	b.n	8000376 <__aeabi_fadd+0x9e>
 80004c0:	08d2      	lsrs	r2, r2, #3
 80004c2:	e7df      	b.n	8000484 <__aeabi_fadd+0x1ac>
 80004c4:	2200      	movs	r2, #0
 80004c6:	23ff      	movs	r3, #255	; 0xff
 80004c8:	4694      	mov	ip, r2
 80004ca:	e764      	b.n	8000396 <__aeabi_fadd+0xbe>
 80004cc:	2900      	cmp	r1, #0
 80004ce:	d0e0      	beq.n	8000492 <__aeabi_fadd+0x1ba>
 80004d0:	1bf3      	subs	r3, r6, r7
 80004d2:	2f00      	cmp	r7, #0
 80004d4:	d03e      	beq.n	8000554 <__aeabi_fadd+0x27c>
 80004d6:	2eff      	cmp	r6, #255	; 0xff
 80004d8:	d100      	bne.n	80004dc <__aeabi_fadd+0x204>
 80004da:	e777      	b.n	80003cc <__aeabi_fadd+0xf4>
 80004dc:	2280      	movs	r2, #128	; 0x80
 80004de:	0001      	movs	r1, r0
 80004e0:	04d2      	lsls	r2, r2, #19
 80004e2:	4311      	orrs	r1, r2
 80004e4:	468a      	mov	sl, r1
 80004e6:	2201      	movs	r2, #1
 80004e8:	2b1b      	cmp	r3, #27
 80004ea:	dc08      	bgt.n	80004fe <__aeabi_fadd+0x226>
 80004ec:	4652      	mov	r2, sl
 80004ee:	2120      	movs	r1, #32
 80004f0:	4650      	mov	r0, sl
 80004f2:	40da      	lsrs	r2, r3
 80004f4:	1acb      	subs	r3, r1, r3
 80004f6:	4098      	lsls	r0, r3
 80004f8:	1e43      	subs	r3, r0, #1
 80004fa:	4198      	sbcs	r0, r3
 80004fc:	4302      	orrs	r2, r0
 80004fe:	0037      	movs	r7, r6
 8000500:	1952      	adds	r2, r2, r5
 8000502:	e784      	b.n	800040e <__aeabi_fadd+0x136>
 8000504:	4a41      	ldr	r2, [pc, #260]	; (800060c <__aeabi_fadd+0x334>)
 8000506:	1a3f      	subs	r7, r7, r0
 8000508:	4032      	ands	r2, r6
 800050a:	e732      	b.n	8000372 <__aeabi_fadd+0x9a>
 800050c:	4653      	mov	r3, sl
 800050e:	1b5e      	subs	r6, r3, r5
 8000510:	0173      	lsls	r3, r6, #5
 8000512:	d42d      	bmi.n	8000570 <__aeabi_fadd+0x298>
 8000514:	2e00      	cmp	r6, #0
 8000516:	d000      	beq.n	800051a <__aeabi_fadd+0x242>
 8000518:	e717      	b.n	800034a <__aeabi_fadd+0x72>
 800051a:	2200      	movs	r2, #0
 800051c:	2400      	movs	r4, #0
 800051e:	2300      	movs	r3, #0
 8000520:	4694      	mov	ip, r2
 8000522:	e738      	b.n	8000396 <__aeabi_fadd+0xbe>
 8000524:	2eff      	cmp	r6, #255	; 0xff
 8000526:	d100      	bne.n	800052a <__aeabi_fadd+0x252>
 8000528:	e74f      	b.n	80003ca <__aeabi_fadd+0xf2>
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	4650      	mov	r0, sl
 800052e:	04d2      	lsls	r2, r2, #19
 8000530:	4310      	orrs	r0, r2
 8000532:	4682      	mov	sl, r0
 8000534:	2201      	movs	r2, #1
 8000536:	2b1b      	cmp	r3, #27
 8000538:	dc08      	bgt.n	800054c <__aeabi_fadd+0x274>
 800053a:	4652      	mov	r2, sl
 800053c:	2420      	movs	r4, #32
 800053e:	4650      	mov	r0, sl
 8000540:	40da      	lsrs	r2, r3
 8000542:	1ae3      	subs	r3, r4, r3
 8000544:	4098      	lsls	r0, r3
 8000546:	1e43      	subs	r3, r0, #1
 8000548:	4198      	sbcs	r0, r3
 800054a:	4302      	orrs	r2, r0
 800054c:	000c      	movs	r4, r1
 800054e:	0037      	movs	r7, r6
 8000550:	1aaa      	subs	r2, r5, r2
 8000552:	e6f5      	b.n	8000340 <__aeabi_fadd+0x68>
 8000554:	2800      	cmp	r0, #0
 8000556:	d093      	beq.n	8000480 <__aeabi_fadd+0x1a8>
 8000558:	3b01      	subs	r3, #1
 800055a:	2b00      	cmp	r3, #0
 800055c:	d04f      	beq.n	80005fe <__aeabi_fadd+0x326>
 800055e:	2eff      	cmp	r6, #255	; 0xff
 8000560:	d1c1      	bne.n	80004e6 <__aeabi_fadd+0x20e>
 8000562:	4642      	mov	r2, r8
 8000564:	e733      	b.n	80003ce <__aeabi_fadd+0xf6>
 8000566:	2fff      	cmp	r7, #255	; 0xff
 8000568:	d0ac      	beq.n	80004c4 <__aeabi_fadd+0x1ec>
 800056a:	4455      	add	r5, sl
 800056c:	086a      	lsrs	r2, r5, #1
 800056e:	e7a4      	b.n	80004ba <__aeabi_fadd+0x1e2>
 8000570:	4653      	mov	r3, sl
 8000572:	000c      	movs	r4, r1
 8000574:	1aee      	subs	r6, r5, r3
 8000576:	e6e8      	b.n	800034a <__aeabi_fadd+0x72>
 8000578:	4653      	mov	r3, sl
 800057a:	2b00      	cmp	r3, #0
 800057c:	d128      	bne.n	80005d0 <__aeabi_fadd+0x2f8>
 800057e:	2d00      	cmp	r5, #0
 8000580:	d000      	beq.n	8000584 <__aeabi_fadd+0x2ac>
 8000582:	e722      	b.n	80003ca <__aeabi_fadd+0xf2>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	03db      	lsls	r3, r3, #15
 8000588:	469c      	mov	ip, r3
 800058a:	2400      	movs	r4, #0
 800058c:	23ff      	movs	r3, #255	; 0xff
 800058e:	e702      	b.n	8000396 <__aeabi_fadd+0xbe>
 8000590:	002a      	movs	r2, r5
 8000592:	4452      	add	r2, sl
 8000594:	e73b      	b.n	800040e <__aeabi_fadd+0x136>
 8000596:	4653      	mov	r3, sl
 8000598:	1b5a      	subs	r2, r3, r5
 800059a:	e6d1      	b.n	8000340 <__aeabi_fadd+0x68>
 800059c:	2800      	cmp	r0, #0
 800059e:	d100      	bne.n	80005a2 <__aeabi_fadd+0x2ca>
 80005a0:	e714      	b.n	80003cc <__aeabi_fadd+0xf4>
 80005a2:	2d00      	cmp	r5, #0
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fadd+0x2d0>
 80005a6:	e712      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	03db      	lsls	r3, r3, #15
 80005ac:	421a      	tst	r2, r3
 80005ae:	d100      	bne.n	80005b2 <__aeabi_fadd+0x2da>
 80005b0:	e70d      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005b2:	4641      	mov	r1, r8
 80005b4:	4219      	tst	r1, r3
 80005b6:	d000      	beq.n	80005ba <__aeabi_fadd+0x2e2>
 80005b8:	e709      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005ba:	4642      	mov	r2, r8
 80005bc:	e707      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005be:	000c      	movs	r4, r1
 80005c0:	0037      	movs	r7, r6
 80005c2:	1aaa      	subs	r2, r5, r2
 80005c4:	e6bc      	b.n	8000340 <__aeabi_fadd+0x68>
 80005c6:	2d00      	cmp	r5, #0
 80005c8:	d013      	beq.n	80005f2 <__aeabi_fadd+0x31a>
 80005ca:	000c      	movs	r4, r1
 80005cc:	46c4      	mov	ip, r8
 80005ce:	e6e2      	b.n	8000396 <__aeabi_fadd+0xbe>
 80005d0:	2d00      	cmp	r5, #0
 80005d2:	d100      	bne.n	80005d6 <__aeabi_fadd+0x2fe>
 80005d4:	e6fb      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005d6:	2380      	movs	r3, #128	; 0x80
 80005d8:	03db      	lsls	r3, r3, #15
 80005da:	421a      	tst	r2, r3
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x308>
 80005de:	e6f6      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005e0:	4640      	mov	r0, r8
 80005e2:	4218      	tst	r0, r3
 80005e4:	d000      	beq.n	80005e8 <__aeabi_fadd+0x310>
 80005e6:	e6f2      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005e8:	000c      	movs	r4, r1
 80005ea:	e6ef      	b.n	80003cc <__aeabi_fadd+0xf4>
 80005ec:	2a00      	cmp	r2, #0
 80005ee:	d000      	beq.n	80005f2 <__aeabi_fadd+0x31a>
 80005f0:	e763      	b.n	80004ba <__aeabi_fadd+0x1e2>
 80005f2:	2200      	movs	r2, #0
 80005f4:	2400      	movs	r4, #0
 80005f6:	4694      	mov	ip, r2
 80005f8:	e6cd      	b.n	8000396 <__aeabi_fadd+0xbe>
 80005fa:	46c4      	mov	ip, r8
 80005fc:	e6cb      	b.n	8000396 <__aeabi_fadd+0xbe>
 80005fe:	002a      	movs	r2, r5
 8000600:	0037      	movs	r7, r6
 8000602:	4452      	add	r2, sl
 8000604:	e703      	b.n	800040e <__aeabi_fadd+0x136>
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	7dffffff 	.word	0x7dffffff
 800060c:	fbffffff 	.word	0xfbffffff

08000610 <__eqsf2>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	0042      	lsls	r2, r0, #1
 8000614:	024e      	lsls	r6, r1, #9
 8000616:	004c      	lsls	r4, r1, #1
 8000618:	0245      	lsls	r5, r0, #9
 800061a:	0a6d      	lsrs	r5, r5, #9
 800061c:	0e12      	lsrs	r2, r2, #24
 800061e:	0fc3      	lsrs	r3, r0, #31
 8000620:	0a76      	lsrs	r6, r6, #9
 8000622:	0e24      	lsrs	r4, r4, #24
 8000624:	0fc9      	lsrs	r1, r1, #31
 8000626:	2aff      	cmp	r2, #255	; 0xff
 8000628:	d00f      	beq.n	800064a <__eqsf2+0x3a>
 800062a:	2cff      	cmp	r4, #255	; 0xff
 800062c:	d011      	beq.n	8000652 <__eqsf2+0x42>
 800062e:	2001      	movs	r0, #1
 8000630:	42a2      	cmp	r2, r4
 8000632:	d000      	beq.n	8000636 <__eqsf2+0x26>
 8000634:	bd70      	pop	{r4, r5, r6, pc}
 8000636:	42b5      	cmp	r5, r6
 8000638:	d1fc      	bne.n	8000634 <__eqsf2+0x24>
 800063a:	428b      	cmp	r3, r1
 800063c:	d00d      	beq.n	800065a <__eqsf2+0x4a>
 800063e:	2a00      	cmp	r2, #0
 8000640:	d1f8      	bne.n	8000634 <__eqsf2+0x24>
 8000642:	0028      	movs	r0, r5
 8000644:	1e45      	subs	r5, r0, #1
 8000646:	41a8      	sbcs	r0, r5
 8000648:	e7f4      	b.n	8000634 <__eqsf2+0x24>
 800064a:	2001      	movs	r0, #1
 800064c:	2d00      	cmp	r5, #0
 800064e:	d1f1      	bne.n	8000634 <__eqsf2+0x24>
 8000650:	e7eb      	b.n	800062a <__eqsf2+0x1a>
 8000652:	2001      	movs	r0, #1
 8000654:	2e00      	cmp	r6, #0
 8000656:	d1ed      	bne.n	8000634 <__eqsf2+0x24>
 8000658:	e7e9      	b.n	800062e <__eqsf2+0x1e>
 800065a:	2000      	movs	r0, #0
 800065c:	e7ea      	b.n	8000634 <__eqsf2+0x24>
 800065e:	46c0      	nop			; (mov r8, r8)

08000660 <__gesf2>:
 8000660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000662:	0042      	lsls	r2, r0, #1
 8000664:	0246      	lsls	r6, r0, #9
 8000666:	024d      	lsls	r5, r1, #9
 8000668:	004c      	lsls	r4, r1, #1
 800066a:	0fc3      	lsrs	r3, r0, #31
 800066c:	0a76      	lsrs	r6, r6, #9
 800066e:	0e12      	lsrs	r2, r2, #24
 8000670:	0a6d      	lsrs	r5, r5, #9
 8000672:	0e24      	lsrs	r4, r4, #24
 8000674:	0fc8      	lsrs	r0, r1, #31
 8000676:	2aff      	cmp	r2, #255	; 0xff
 8000678:	d01f      	beq.n	80006ba <__gesf2+0x5a>
 800067a:	2cff      	cmp	r4, #255	; 0xff
 800067c:	d010      	beq.n	80006a0 <__gesf2+0x40>
 800067e:	2a00      	cmp	r2, #0
 8000680:	d11f      	bne.n	80006c2 <__gesf2+0x62>
 8000682:	4271      	negs	r1, r6
 8000684:	4171      	adcs	r1, r6
 8000686:	2c00      	cmp	r4, #0
 8000688:	d101      	bne.n	800068e <__gesf2+0x2e>
 800068a:	2d00      	cmp	r5, #0
 800068c:	d01e      	beq.n	80006cc <__gesf2+0x6c>
 800068e:	2900      	cmp	r1, #0
 8000690:	d10e      	bne.n	80006b0 <__gesf2+0x50>
 8000692:	4283      	cmp	r3, r0
 8000694:	d01e      	beq.n	80006d4 <__gesf2+0x74>
 8000696:	2102      	movs	r1, #2
 8000698:	1e58      	subs	r0, r3, #1
 800069a:	4008      	ands	r0, r1
 800069c:	3801      	subs	r0, #1
 800069e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006a0:	2d00      	cmp	r5, #0
 80006a2:	d126      	bne.n	80006f2 <__gesf2+0x92>
 80006a4:	2a00      	cmp	r2, #0
 80006a6:	d1f4      	bne.n	8000692 <__gesf2+0x32>
 80006a8:	4271      	negs	r1, r6
 80006aa:	4171      	adcs	r1, r6
 80006ac:	2900      	cmp	r1, #0
 80006ae:	d0f0      	beq.n	8000692 <__gesf2+0x32>
 80006b0:	2800      	cmp	r0, #0
 80006b2:	d1f4      	bne.n	800069e <__gesf2+0x3e>
 80006b4:	2001      	movs	r0, #1
 80006b6:	4240      	negs	r0, r0
 80006b8:	e7f1      	b.n	800069e <__gesf2+0x3e>
 80006ba:	2e00      	cmp	r6, #0
 80006bc:	d119      	bne.n	80006f2 <__gesf2+0x92>
 80006be:	2cff      	cmp	r4, #255	; 0xff
 80006c0:	d0ee      	beq.n	80006a0 <__gesf2+0x40>
 80006c2:	2c00      	cmp	r4, #0
 80006c4:	d1e5      	bne.n	8000692 <__gesf2+0x32>
 80006c6:	2d00      	cmp	r5, #0
 80006c8:	d1e3      	bne.n	8000692 <__gesf2+0x32>
 80006ca:	e7e4      	b.n	8000696 <__gesf2+0x36>
 80006cc:	2000      	movs	r0, #0
 80006ce:	2e00      	cmp	r6, #0
 80006d0:	d0e5      	beq.n	800069e <__gesf2+0x3e>
 80006d2:	e7e0      	b.n	8000696 <__gesf2+0x36>
 80006d4:	42a2      	cmp	r2, r4
 80006d6:	dc05      	bgt.n	80006e4 <__gesf2+0x84>
 80006d8:	dbea      	blt.n	80006b0 <__gesf2+0x50>
 80006da:	42ae      	cmp	r6, r5
 80006dc:	d802      	bhi.n	80006e4 <__gesf2+0x84>
 80006de:	d3e7      	bcc.n	80006b0 <__gesf2+0x50>
 80006e0:	2000      	movs	r0, #0
 80006e2:	e7dc      	b.n	800069e <__gesf2+0x3e>
 80006e4:	4241      	negs	r1, r0
 80006e6:	4141      	adcs	r1, r0
 80006e8:	4248      	negs	r0, r1
 80006ea:	2102      	movs	r1, #2
 80006ec:	4008      	ands	r0, r1
 80006ee:	3801      	subs	r0, #1
 80006f0:	e7d5      	b.n	800069e <__gesf2+0x3e>
 80006f2:	2002      	movs	r0, #2
 80006f4:	4240      	negs	r0, r0
 80006f6:	e7d2      	b.n	800069e <__gesf2+0x3e>

080006f8 <__lesf2>:
 80006f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006fa:	0042      	lsls	r2, r0, #1
 80006fc:	0246      	lsls	r6, r0, #9
 80006fe:	024d      	lsls	r5, r1, #9
 8000700:	004c      	lsls	r4, r1, #1
 8000702:	0fc3      	lsrs	r3, r0, #31
 8000704:	0a76      	lsrs	r6, r6, #9
 8000706:	0e12      	lsrs	r2, r2, #24
 8000708:	0a6d      	lsrs	r5, r5, #9
 800070a:	0e24      	lsrs	r4, r4, #24
 800070c:	0fc8      	lsrs	r0, r1, #31
 800070e:	2aff      	cmp	r2, #255	; 0xff
 8000710:	d00d      	beq.n	800072e <__lesf2+0x36>
 8000712:	2cff      	cmp	r4, #255	; 0xff
 8000714:	d00f      	beq.n	8000736 <__lesf2+0x3e>
 8000716:	2a00      	cmp	r2, #0
 8000718:	d123      	bne.n	8000762 <__lesf2+0x6a>
 800071a:	4271      	negs	r1, r6
 800071c:	4171      	adcs	r1, r6
 800071e:	2c00      	cmp	r4, #0
 8000720:	d10f      	bne.n	8000742 <__lesf2+0x4a>
 8000722:	2d00      	cmp	r5, #0
 8000724:	d10d      	bne.n	8000742 <__lesf2+0x4a>
 8000726:	2000      	movs	r0, #0
 8000728:	2e00      	cmp	r6, #0
 800072a:	d014      	beq.n	8000756 <__lesf2+0x5e>
 800072c:	e00d      	b.n	800074a <__lesf2+0x52>
 800072e:	2e00      	cmp	r6, #0
 8000730:	d110      	bne.n	8000754 <__lesf2+0x5c>
 8000732:	2cff      	cmp	r4, #255	; 0xff
 8000734:	d115      	bne.n	8000762 <__lesf2+0x6a>
 8000736:	2d00      	cmp	r5, #0
 8000738:	d10c      	bne.n	8000754 <__lesf2+0x5c>
 800073a:	2a00      	cmp	r2, #0
 800073c:	d103      	bne.n	8000746 <__lesf2+0x4e>
 800073e:	4271      	negs	r1, r6
 8000740:	4171      	adcs	r1, r6
 8000742:	2900      	cmp	r1, #0
 8000744:	d108      	bne.n	8000758 <__lesf2+0x60>
 8000746:	4283      	cmp	r3, r0
 8000748:	d010      	beq.n	800076c <__lesf2+0x74>
 800074a:	2102      	movs	r1, #2
 800074c:	1e58      	subs	r0, r3, #1
 800074e:	4008      	ands	r0, r1
 8000750:	3801      	subs	r0, #1
 8000752:	e000      	b.n	8000756 <__lesf2+0x5e>
 8000754:	2002      	movs	r0, #2
 8000756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000758:	2800      	cmp	r0, #0
 800075a:	d1fc      	bne.n	8000756 <__lesf2+0x5e>
 800075c:	2001      	movs	r0, #1
 800075e:	4240      	negs	r0, r0
 8000760:	e7f9      	b.n	8000756 <__lesf2+0x5e>
 8000762:	2c00      	cmp	r4, #0
 8000764:	d1ef      	bne.n	8000746 <__lesf2+0x4e>
 8000766:	2d00      	cmp	r5, #0
 8000768:	d1ed      	bne.n	8000746 <__lesf2+0x4e>
 800076a:	e7ee      	b.n	800074a <__lesf2+0x52>
 800076c:	42a2      	cmp	r2, r4
 800076e:	dc05      	bgt.n	800077c <__lesf2+0x84>
 8000770:	dbf2      	blt.n	8000758 <__lesf2+0x60>
 8000772:	42ae      	cmp	r6, r5
 8000774:	d802      	bhi.n	800077c <__lesf2+0x84>
 8000776:	d3ef      	bcc.n	8000758 <__lesf2+0x60>
 8000778:	2000      	movs	r0, #0
 800077a:	e7ec      	b.n	8000756 <__lesf2+0x5e>
 800077c:	4241      	negs	r1, r0
 800077e:	4141      	adcs	r1, r0
 8000780:	4248      	negs	r0, r1
 8000782:	2102      	movs	r1, #2
 8000784:	4008      	ands	r0, r1
 8000786:	3801      	subs	r0, #1
 8000788:	e7e5      	b.n	8000756 <__lesf2+0x5e>
 800078a:	46c0      	nop			; (mov r8, r8)

0800078c <__aeabi_fmul>:
 800078c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800078e:	4657      	mov	r7, sl
 8000790:	464e      	mov	r6, r9
 8000792:	4645      	mov	r5, r8
 8000794:	46de      	mov	lr, fp
 8000796:	0244      	lsls	r4, r0, #9
 8000798:	b5e0      	push	{r5, r6, r7, lr}
 800079a:	0045      	lsls	r5, r0, #1
 800079c:	1c0f      	adds	r7, r1, #0
 800079e:	0a64      	lsrs	r4, r4, #9
 80007a0:	0e2d      	lsrs	r5, r5, #24
 80007a2:	0fc6      	lsrs	r6, r0, #31
 80007a4:	2d00      	cmp	r5, #0
 80007a6:	d047      	beq.n	8000838 <__aeabi_fmul+0xac>
 80007a8:	2dff      	cmp	r5, #255	; 0xff
 80007aa:	d04d      	beq.n	8000848 <__aeabi_fmul+0xbc>
 80007ac:	2300      	movs	r3, #0
 80007ae:	2080      	movs	r0, #128	; 0x80
 80007b0:	469a      	mov	sl, r3
 80007b2:	469b      	mov	fp, r3
 80007b4:	00e4      	lsls	r4, r4, #3
 80007b6:	04c0      	lsls	r0, r0, #19
 80007b8:	4304      	orrs	r4, r0
 80007ba:	3d7f      	subs	r5, #127	; 0x7f
 80007bc:	0278      	lsls	r0, r7, #9
 80007be:	0a43      	lsrs	r3, r0, #9
 80007c0:	4699      	mov	r9, r3
 80007c2:	007a      	lsls	r2, r7, #1
 80007c4:	0ffb      	lsrs	r3, r7, #31
 80007c6:	4698      	mov	r8, r3
 80007c8:	0e12      	lsrs	r2, r2, #24
 80007ca:	464b      	mov	r3, r9
 80007cc:	d044      	beq.n	8000858 <__aeabi_fmul+0xcc>
 80007ce:	2aff      	cmp	r2, #255	; 0xff
 80007d0:	d011      	beq.n	80007f6 <__aeabi_fmul+0x6a>
 80007d2:	00d8      	lsls	r0, r3, #3
 80007d4:	2380      	movs	r3, #128	; 0x80
 80007d6:	04db      	lsls	r3, r3, #19
 80007d8:	4303      	orrs	r3, r0
 80007da:	4699      	mov	r9, r3
 80007dc:	2000      	movs	r0, #0
 80007de:	3a7f      	subs	r2, #127	; 0x7f
 80007e0:	18ad      	adds	r5, r5, r2
 80007e2:	4647      	mov	r7, r8
 80007e4:	4653      	mov	r3, sl
 80007e6:	4077      	eors	r7, r6
 80007e8:	1c69      	adds	r1, r5, #1
 80007ea:	2b0f      	cmp	r3, #15
 80007ec:	d83f      	bhi.n	800086e <__aeabi_fmul+0xe2>
 80007ee:	4a72      	ldr	r2, [pc, #456]	; (80009b8 <__aeabi_fmul+0x22c>)
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	58d3      	ldr	r3, [r2, r3]
 80007f4:	469f      	mov	pc, r3
 80007f6:	35ff      	adds	r5, #255	; 0xff
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d000      	beq.n	80007fe <__aeabi_fmul+0x72>
 80007fc:	e079      	b.n	80008f2 <__aeabi_fmul+0x166>
 80007fe:	4652      	mov	r2, sl
 8000800:	2302      	movs	r3, #2
 8000802:	431a      	orrs	r2, r3
 8000804:	4692      	mov	sl, r2
 8000806:	2002      	movs	r0, #2
 8000808:	e7eb      	b.n	80007e2 <__aeabi_fmul+0x56>
 800080a:	4647      	mov	r7, r8
 800080c:	464c      	mov	r4, r9
 800080e:	4683      	mov	fp, r0
 8000810:	465b      	mov	r3, fp
 8000812:	2b02      	cmp	r3, #2
 8000814:	d028      	beq.n	8000868 <__aeabi_fmul+0xdc>
 8000816:	2b03      	cmp	r3, #3
 8000818:	d100      	bne.n	800081c <__aeabi_fmul+0x90>
 800081a:	e0c6      	b.n	80009aa <__aeabi_fmul+0x21e>
 800081c:	2b01      	cmp	r3, #1
 800081e:	d14f      	bne.n	80008c0 <__aeabi_fmul+0x134>
 8000820:	2000      	movs	r0, #0
 8000822:	2400      	movs	r4, #0
 8000824:	05c0      	lsls	r0, r0, #23
 8000826:	07ff      	lsls	r7, r7, #31
 8000828:	4320      	orrs	r0, r4
 800082a:	4338      	orrs	r0, r7
 800082c:	bcf0      	pop	{r4, r5, r6, r7}
 800082e:	46bb      	mov	fp, r7
 8000830:	46b2      	mov	sl, r6
 8000832:	46a9      	mov	r9, r5
 8000834:	46a0      	mov	r8, r4
 8000836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000838:	2c00      	cmp	r4, #0
 800083a:	d171      	bne.n	8000920 <__aeabi_fmul+0x194>
 800083c:	2304      	movs	r3, #4
 800083e:	469a      	mov	sl, r3
 8000840:	3b03      	subs	r3, #3
 8000842:	2500      	movs	r5, #0
 8000844:	469b      	mov	fp, r3
 8000846:	e7b9      	b.n	80007bc <__aeabi_fmul+0x30>
 8000848:	2c00      	cmp	r4, #0
 800084a:	d163      	bne.n	8000914 <__aeabi_fmul+0x188>
 800084c:	2308      	movs	r3, #8
 800084e:	469a      	mov	sl, r3
 8000850:	3b06      	subs	r3, #6
 8000852:	25ff      	movs	r5, #255	; 0xff
 8000854:	469b      	mov	fp, r3
 8000856:	e7b1      	b.n	80007bc <__aeabi_fmul+0x30>
 8000858:	2b00      	cmp	r3, #0
 800085a:	d150      	bne.n	80008fe <__aeabi_fmul+0x172>
 800085c:	4652      	mov	r2, sl
 800085e:	3301      	adds	r3, #1
 8000860:	431a      	orrs	r2, r3
 8000862:	4692      	mov	sl, r2
 8000864:	2001      	movs	r0, #1
 8000866:	e7bc      	b.n	80007e2 <__aeabi_fmul+0x56>
 8000868:	20ff      	movs	r0, #255	; 0xff
 800086a:	2400      	movs	r4, #0
 800086c:	e7da      	b.n	8000824 <__aeabi_fmul+0x98>
 800086e:	4648      	mov	r0, r9
 8000870:	0c26      	lsrs	r6, r4, #16
 8000872:	0424      	lsls	r4, r4, #16
 8000874:	0c22      	lsrs	r2, r4, #16
 8000876:	0404      	lsls	r4, r0, #16
 8000878:	0c24      	lsrs	r4, r4, #16
 800087a:	464b      	mov	r3, r9
 800087c:	0020      	movs	r0, r4
 800087e:	0c1b      	lsrs	r3, r3, #16
 8000880:	4350      	muls	r0, r2
 8000882:	4374      	muls	r4, r6
 8000884:	435a      	muls	r2, r3
 8000886:	435e      	muls	r6, r3
 8000888:	1912      	adds	r2, r2, r4
 800088a:	0c03      	lsrs	r3, r0, #16
 800088c:	189b      	adds	r3, r3, r2
 800088e:	429c      	cmp	r4, r3
 8000890:	d903      	bls.n	800089a <__aeabi_fmul+0x10e>
 8000892:	2280      	movs	r2, #128	; 0x80
 8000894:	0252      	lsls	r2, r2, #9
 8000896:	4694      	mov	ip, r2
 8000898:	4466      	add	r6, ip
 800089a:	0400      	lsls	r0, r0, #16
 800089c:	041a      	lsls	r2, r3, #16
 800089e:	0c00      	lsrs	r0, r0, #16
 80008a0:	1812      	adds	r2, r2, r0
 80008a2:	0194      	lsls	r4, r2, #6
 80008a4:	1e60      	subs	r0, r4, #1
 80008a6:	4184      	sbcs	r4, r0
 80008a8:	0c1b      	lsrs	r3, r3, #16
 80008aa:	0e92      	lsrs	r2, r2, #26
 80008ac:	199b      	adds	r3, r3, r6
 80008ae:	4314      	orrs	r4, r2
 80008b0:	019b      	lsls	r3, r3, #6
 80008b2:	431c      	orrs	r4, r3
 80008b4:	011b      	lsls	r3, r3, #4
 80008b6:	d572      	bpl.n	800099e <__aeabi_fmul+0x212>
 80008b8:	2001      	movs	r0, #1
 80008ba:	0863      	lsrs	r3, r4, #1
 80008bc:	4004      	ands	r4, r0
 80008be:	431c      	orrs	r4, r3
 80008c0:	0008      	movs	r0, r1
 80008c2:	307f      	adds	r0, #127	; 0x7f
 80008c4:	2800      	cmp	r0, #0
 80008c6:	dd3c      	ble.n	8000942 <__aeabi_fmul+0x1b6>
 80008c8:	0763      	lsls	r3, r4, #29
 80008ca:	d004      	beq.n	80008d6 <__aeabi_fmul+0x14a>
 80008cc:	230f      	movs	r3, #15
 80008ce:	4023      	ands	r3, r4
 80008d0:	2b04      	cmp	r3, #4
 80008d2:	d000      	beq.n	80008d6 <__aeabi_fmul+0x14a>
 80008d4:	3404      	adds	r4, #4
 80008d6:	0123      	lsls	r3, r4, #4
 80008d8:	d503      	bpl.n	80008e2 <__aeabi_fmul+0x156>
 80008da:	3180      	adds	r1, #128	; 0x80
 80008dc:	0008      	movs	r0, r1
 80008de:	4b37      	ldr	r3, [pc, #220]	; (80009bc <__aeabi_fmul+0x230>)
 80008e0:	401c      	ands	r4, r3
 80008e2:	28fe      	cmp	r0, #254	; 0xfe
 80008e4:	dcc0      	bgt.n	8000868 <__aeabi_fmul+0xdc>
 80008e6:	01a4      	lsls	r4, r4, #6
 80008e8:	0a64      	lsrs	r4, r4, #9
 80008ea:	b2c0      	uxtb	r0, r0
 80008ec:	e79a      	b.n	8000824 <__aeabi_fmul+0x98>
 80008ee:	0037      	movs	r7, r6
 80008f0:	e78e      	b.n	8000810 <__aeabi_fmul+0x84>
 80008f2:	4652      	mov	r2, sl
 80008f4:	2303      	movs	r3, #3
 80008f6:	431a      	orrs	r2, r3
 80008f8:	4692      	mov	sl, r2
 80008fa:	2003      	movs	r0, #3
 80008fc:	e771      	b.n	80007e2 <__aeabi_fmul+0x56>
 80008fe:	4648      	mov	r0, r9
 8000900:	f002 f8ec 	bl	8002adc <__clzsi2>
 8000904:	464a      	mov	r2, r9
 8000906:	1f43      	subs	r3, r0, #5
 8000908:	409a      	lsls	r2, r3
 800090a:	1a2d      	subs	r5, r5, r0
 800090c:	4691      	mov	r9, r2
 800090e:	2000      	movs	r0, #0
 8000910:	3d76      	subs	r5, #118	; 0x76
 8000912:	e766      	b.n	80007e2 <__aeabi_fmul+0x56>
 8000914:	230c      	movs	r3, #12
 8000916:	469a      	mov	sl, r3
 8000918:	3b09      	subs	r3, #9
 800091a:	25ff      	movs	r5, #255	; 0xff
 800091c:	469b      	mov	fp, r3
 800091e:	e74d      	b.n	80007bc <__aeabi_fmul+0x30>
 8000920:	0020      	movs	r0, r4
 8000922:	f002 f8db 	bl	8002adc <__clzsi2>
 8000926:	2576      	movs	r5, #118	; 0x76
 8000928:	1f43      	subs	r3, r0, #5
 800092a:	409c      	lsls	r4, r3
 800092c:	2300      	movs	r3, #0
 800092e:	426d      	negs	r5, r5
 8000930:	469a      	mov	sl, r3
 8000932:	469b      	mov	fp, r3
 8000934:	1a2d      	subs	r5, r5, r0
 8000936:	e741      	b.n	80007bc <__aeabi_fmul+0x30>
 8000938:	2480      	movs	r4, #128	; 0x80
 800093a:	2700      	movs	r7, #0
 800093c:	20ff      	movs	r0, #255	; 0xff
 800093e:	03e4      	lsls	r4, r4, #15
 8000940:	e770      	b.n	8000824 <__aeabi_fmul+0x98>
 8000942:	2301      	movs	r3, #1
 8000944:	1a1b      	subs	r3, r3, r0
 8000946:	2b1b      	cmp	r3, #27
 8000948:	dd00      	ble.n	800094c <__aeabi_fmul+0x1c0>
 800094a:	e769      	b.n	8000820 <__aeabi_fmul+0x94>
 800094c:	319e      	adds	r1, #158	; 0x9e
 800094e:	0020      	movs	r0, r4
 8000950:	408c      	lsls	r4, r1
 8000952:	40d8      	lsrs	r0, r3
 8000954:	1e63      	subs	r3, r4, #1
 8000956:	419c      	sbcs	r4, r3
 8000958:	4304      	orrs	r4, r0
 800095a:	0763      	lsls	r3, r4, #29
 800095c:	d004      	beq.n	8000968 <__aeabi_fmul+0x1dc>
 800095e:	230f      	movs	r3, #15
 8000960:	4023      	ands	r3, r4
 8000962:	2b04      	cmp	r3, #4
 8000964:	d000      	beq.n	8000968 <__aeabi_fmul+0x1dc>
 8000966:	3404      	adds	r4, #4
 8000968:	0163      	lsls	r3, r4, #5
 800096a:	d51a      	bpl.n	80009a2 <__aeabi_fmul+0x216>
 800096c:	2001      	movs	r0, #1
 800096e:	2400      	movs	r4, #0
 8000970:	e758      	b.n	8000824 <__aeabi_fmul+0x98>
 8000972:	2080      	movs	r0, #128	; 0x80
 8000974:	03c0      	lsls	r0, r0, #15
 8000976:	4204      	tst	r4, r0
 8000978:	d009      	beq.n	800098e <__aeabi_fmul+0x202>
 800097a:	464b      	mov	r3, r9
 800097c:	4203      	tst	r3, r0
 800097e:	d106      	bne.n	800098e <__aeabi_fmul+0x202>
 8000980:	464c      	mov	r4, r9
 8000982:	4304      	orrs	r4, r0
 8000984:	0264      	lsls	r4, r4, #9
 8000986:	4647      	mov	r7, r8
 8000988:	20ff      	movs	r0, #255	; 0xff
 800098a:	0a64      	lsrs	r4, r4, #9
 800098c:	e74a      	b.n	8000824 <__aeabi_fmul+0x98>
 800098e:	2080      	movs	r0, #128	; 0x80
 8000990:	03c0      	lsls	r0, r0, #15
 8000992:	4304      	orrs	r4, r0
 8000994:	0264      	lsls	r4, r4, #9
 8000996:	0037      	movs	r7, r6
 8000998:	20ff      	movs	r0, #255	; 0xff
 800099a:	0a64      	lsrs	r4, r4, #9
 800099c:	e742      	b.n	8000824 <__aeabi_fmul+0x98>
 800099e:	0029      	movs	r1, r5
 80009a0:	e78e      	b.n	80008c0 <__aeabi_fmul+0x134>
 80009a2:	01a4      	lsls	r4, r4, #6
 80009a4:	2000      	movs	r0, #0
 80009a6:	0a64      	lsrs	r4, r4, #9
 80009a8:	e73c      	b.n	8000824 <__aeabi_fmul+0x98>
 80009aa:	2080      	movs	r0, #128	; 0x80
 80009ac:	03c0      	lsls	r0, r0, #15
 80009ae:	4304      	orrs	r4, r0
 80009b0:	0264      	lsls	r4, r4, #9
 80009b2:	20ff      	movs	r0, #255	; 0xff
 80009b4:	0a64      	lsrs	r4, r4, #9
 80009b6:	e735      	b.n	8000824 <__aeabi_fmul+0x98>
 80009b8:	0800a3f8 	.word	0x0800a3f8
 80009bc:	f7ffffff 	.word	0xf7ffffff

080009c0 <__aeabi_fsub>:
 80009c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009c2:	4646      	mov	r6, r8
 80009c4:	46d6      	mov	lr, sl
 80009c6:	464f      	mov	r7, r9
 80009c8:	0243      	lsls	r3, r0, #9
 80009ca:	0a5b      	lsrs	r3, r3, #9
 80009cc:	00da      	lsls	r2, r3, #3
 80009ce:	4694      	mov	ip, r2
 80009d0:	024a      	lsls	r2, r1, #9
 80009d2:	b5c0      	push	{r6, r7, lr}
 80009d4:	0044      	lsls	r4, r0, #1
 80009d6:	0a56      	lsrs	r6, r2, #9
 80009d8:	1c05      	adds	r5, r0, #0
 80009da:	46b0      	mov	r8, r6
 80009dc:	0e24      	lsrs	r4, r4, #24
 80009de:	004e      	lsls	r6, r1, #1
 80009e0:	0992      	lsrs	r2, r2, #6
 80009e2:	001f      	movs	r7, r3
 80009e4:	0020      	movs	r0, r4
 80009e6:	4692      	mov	sl, r2
 80009e8:	0fed      	lsrs	r5, r5, #31
 80009ea:	0e36      	lsrs	r6, r6, #24
 80009ec:	0fc9      	lsrs	r1, r1, #31
 80009ee:	2eff      	cmp	r6, #255	; 0xff
 80009f0:	d100      	bne.n	80009f4 <__aeabi_fsub+0x34>
 80009f2:	e07f      	b.n	8000af4 <__aeabi_fsub+0x134>
 80009f4:	2201      	movs	r2, #1
 80009f6:	4051      	eors	r1, r2
 80009f8:	428d      	cmp	r5, r1
 80009fa:	d051      	beq.n	8000aa0 <__aeabi_fsub+0xe0>
 80009fc:	1ba2      	subs	r2, r4, r6
 80009fe:	4691      	mov	r9, r2
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	dc00      	bgt.n	8000a06 <__aeabi_fsub+0x46>
 8000a04:	e07e      	b.n	8000b04 <__aeabi_fsub+0x144>
 8000a06:	2e00      	cmp	r6, #0
 8000a08:	d100      	bne.n	8000a0c <__aeabi_fsub+0x4c>
 8000a0a:	e099      	b.n	8000b40 <__aeabi_fsub+0x180>
 8000a0c:	2cff      	cmp	r4, #255	; 0xff
 8000a0e:	d100      	bne.n	8000a12 <__aeabi_fsub+0x52>
 8000a10:	e08c      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000a12:	2380      	movs	r3, #128	; 0x80
 8000a14:	4652      	mov	r2, sl
 8000a16:	04db      	lsls	r3, r3, #19
 8000a18:	431a      	orrs	r2, r3
 8000a1a:	4692      	mov	sl, r2
 8000a1c:	464a      	mov	r2, r9
 8000a1e:	2301      	movs	r3, #1
 8000a20:	2a1b      	cmp	r2, #27
 8000a22:	dc08      	bgt.n	8000a36 <__aeabi_fsub+0x76>
 8000a24:	4653      	mov	r3, sl
 8000a26:	2120      	movs	r1, #32
 8000a28:	40d3      	lsrs	r3, r2
 8000a2a:	1a89      	subs	r1, r1, r2
 8000a2c:	4652      	mov	r2, sl
 8000a2e:	408a      	lsls	r2, r1
 8000a30:	1e51      	subs	r1, r2, #1
 8000a32:	418a      	sbcs	r2, r1
 8000a34:	4313      	orrs	r3, r2
 8000a36:	4662      	mov	r2, ip
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	015a      	lsls	r2, r3, #5
 8000a3c:	d400      	bmi.n	8000a40 <__aeabi_fsub+0x80>
 8000a3e:	e0f3      	b.n	8000c28 <__aeabi_fsub+0x268>
 8000a40:	019b      	lsls	r3, r3, #6
 8000a42:	099e      	lsrs	r6, r3, #6
 8000a44:	0030      	movs	r0, r6
 8000a46:	f002 f849 	bl	8002adc <__clzsi2>
 8000a4a:	3805      	subs	r0, #5
 8000a4c:	4086      	lsls	r6, r0
 8000a4e:	4284      	cmp	r4, r0
 8000a50:	dd00      	ble.n	8000a54 <__aeabi_fsub+0x94>
 8000a52:	e0f7      	b.n	8000c44 <__aeabi_fsub+0x284>
 8000a54:	0032      	movs	r2, r6
 8000a56:	1b04      	subs	r4, r0, r4
 8000a58:	2020      	movs	r0, #32
 8000a5a:	3401      	adds	r4, #1
 8000a5c:	40e2      	lsrs	r2, r4
 8000a5e:	1b04      	subs	r4, r0, r4
 8000a60:	40a6      	lsls	r6, r4
 8000a62:	0033      	movs	r3, r6
 8000a64:	1e5e      	subs	r6, r3, #1
 8000a66:	41b3      	sbcs	r3, r6
 8000a68:	2400      	movs	r4, #0
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	075a      	lsls	r2, r3, #29
 8000a6e:	d004      	beq.n	8000a7a <__aeabi_fsub+0xba>
 8000a70:	220f      	movs	r2, #15
 8000a72:	401a      	ands	r2, r3
 8000a74:	2a04      	cmp	r2, #4
 8000a76:	d000      	beq.n	8000a7a <__aeabi_fsub+0xba>
 8000a78:	3304      	adds	r3, #4
 8000a7a:	015a      	lsls	r2, r3, #5
 8000a7c:	d400      	bmi.n	8000a80 <__aeabi_fsub+0xc0>
 8000a7e:	e0d6      	b.n	8000c2e <__aeabi_fsub+0x26e>
 8000a80:	1c62      	adds	r2, r4, #1
 8000a82:	2cfe      	cmp	r4, #254	; 0xfe
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fsub+0xc8>
 8000a86:	e0da      	b.n	8000c3e <__aeabi_fsub+0x27e>
 8000a88:	019b      	lsls	r3, r3, #6
 8000a8a:	0a5f      	lsrs	r7, r3, #9
 8000a8c:	b2d0      	uxtb	r0, r2
 8000a8e:	05c0      	lsls	r0, r0, #23
 8000a90:	4338      	orrs	r0, r7
 8000a92:	07ed      	lsls	r5, r5, #31
 8000a94:	4328      	orrs	r0, r5
 8000a96:	bce0      	pop	{r5, r6, r7}
 8000a98:	46ba      	mov	sl, r7
 8000a9a:	46b1      	mov	r9, r6
 8000a9c:	46a8      	mov	r8, r5
 8000a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aa0:	1ba2      	subs	r2, r4, r6
 8000aa2:	4691      	mov	r9, r2
 8000aa4:	2a00      	cmp	r2, #0
 8000aa6:	dd63      	ble.n	8000b70 <__aeabi_fsub+0x1b0>
 8000aa8:	2e00      	cmp	r6, #0
 8000aaa:	d100      	bne.n	8000aae <__aeabi_fsub+0xee>
 8000aac:	e099      	b.n	8000be2 <__aeabi_fsub+0x222>
 8000aae:	2cff      	cmp	r4, #255	; 0xff
 8000ab0:	d03c      	beq.n	8000b2c <__aeabi_fsub+0x16c>
 8000ab2:	2380      	movs	r3, #128	; 0x80
 8000ab4:	4652      	mov	r2, sl
 8000ab6:	04db      	lsls	r3, r3, #19
 8000ab8:	431a      	orrs	r2, r3
 8000aba:	4692      	mov	sl, r2
 8000abc:	464a      	mov	r2, r9
 8000abe:	2301      	movs	r3, #1
 8000ac0:	2a1b      	cmp	r2, #27
 8000ac2:	dc08      	bgt.n	8000ad6 <__aeabi_fsub+0x116>
 8000ac4:	4653      	mov	r3, sl
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	40d3      	lsrs	r3, r2
 8000aca:	1a89      	subs	r1, r1, r2
 8000acc:	4652      	mov	r2, sl
 8000ace:	408a      	lsls	r2, r1
 8000ad0:	1e51      	subs	r1, r2, #1
 8000ad2:	418a      	sbcs	r2, r1
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	4463      	add	r3, ip
 8000ad8:	015a      	lsls	r2, r3, #5
 8000ada:	d400      	bmi.n	8000ade <__aeabi_fsub+0x11e>
 8000adc:	e0a4      	b.n	8000c28 <__aeabi_fsub+0x268>
 8000ade:	3401      	adds	r4, #1
 8000ae0:	2cff      	cmp	r4, #255	; 0xff
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_fsub+0x126>
 8000ae4:	e0ab      	b.n	8000c3e <__aeabi_fsub+0x27e>
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	4997      	ldr	r1, [pc, #604]	; (8000d48 <__aeabi_fsub+0x388>)
 8000aea:	401a      	ands	r2, r3
 8000aec:	085b      	lsrs	r3, r3, #1
 8000aee:	400b      	ands	r3, r1
 8000af0:	4313      	orrs	r3, r2
 8000af2:	e7bb      	b.n	8000a6c <__aeabi_fsub+0xac>
 8000af4:	2a00      	cmp	r2, #0
 8000af6:	d032      	beq.n	8000b5e <__aeabi_fsub+0x19e>
 8000af8:	428d      	cmp	r5, r1
 8000afa:	d035      	beq.n	8000b68 <__aeabi_fsub+0x1a8>
 8000afc:	22ff      	movs	r2, #255	; 0xff
 8000afe:	4252      	negs	r2, r2
 8000b00:	4691      	mov	r9, r2
 8000b02:	44a1      	add	r9, r4
 8000b04:	464a      	mov	r2, r9
 8000b06:	2a00      	cmp	r2, #0
 8000b08:	d051      	beq.n	8000bae <__aeabi_fsub+0x1ee>
 8000b0a:	1b30      	subs	r0, r6, r4
 8000b0c:	2c00      	cmp	r4, #0
 8000b0e:	d000      	beq.n	8000b12 <__aeabi_fsub+0x152>
 8000b10:	e09c      	b.n	8000c4c <__aeabi_fsub+0x28c>
 8000b12:	4663      	mov	r3, ip
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d100      	bne.n	8000b1a <__aeabi_fsub+0x15a>
 8000b18:	e0df      	b.n	8000cda <__aeabi_fsub+0x31a>
 8000b1a:	3801      	subs	r0, #1
 8000b1c:	2800      	cmp	r0, #0
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_fsub+0x162>
 8000b20:	e0f7      	b.n	8000d12 <__aeabi_fsub+0x352>
 8000b22:	2eff      	cmp	r6, #255	; 0xff
 8000b24:	d000      	beq.n	8000b28 <__aeabi_fsub+0x168>
 8000b26:	e099      	b.n	8000c5c <__aeabi_fsub+0x29c>
 8000b28:	000d      	movs	r5, r1
 8000b2a:	4643      	mov	r3, r8
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_fsub+0x172>
 8000b30:	e085      	b.n	8000c3e <__aeabi_fsub+0x27e>
 8000b32:	2780      	movs	r7, #128	; 0x80
 8000b34:	03ff      	lsls	r7, r7, #15
 8000b36:	431f      	orrs	r7, r3
 8000b38:	027f      	lsls	r7, r7, #9
 8000b3a:	20ff      	movs	r0, #255	; 0xff
 8000b3c:	0a7f      	lsrs	r7, r7, #9
 8000b3e:	e7a6      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000b40:	4652      	mov	r2, sl
 8000b42:	2a00      	cmp	r2, #0
 8000b44:	d074      	beq.n	8000c30 <__aeabi_fsub+0x270>
 8000b46:	2201      	movs	r2, #1
 8000b48:	4252      	negs	r2, r2
 8000b4a:	4690      	mov	r8, r2
 8000b4c:	44c1      	add	r9, r8
 8000b4e:	464a      	mov	r2, r9
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	d100      	bne.n	8000b56 <__aeabi_fsub+0x196>
 8000b54:	e0c8      	b.n	8000ce8 <__aeabi_fsub+0x328>
 8000b56:	2cff      	cmp	r4, #255	; 0xff
 8000b58:	d000      	beq.n	8000b5c <__aeabi_fsub+0x19c>
 8000b5a:	e75f      	b.n	8000a1c <__aeabi_fsub+0x5c>
 8000b5c:	e7e6      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4051      	eors	r1, r2
 8000b62:	42a9      	cmp	r1, r5
 8000b64:	d000      	beq.n	8000b68 <__aeabi_fsub+0x1a8>
 8000b66:	e749      	b.n	80009fc <__aeabi_fsub+0x3c>
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	4252      	negs	r2, r2
 8000b6c:	4691      	mov	r9, r2
 8000b6e:	44a1      	add	r9, r4
 8000b70:	464a      	mov	r2, r9
 8000b72:	2a00      	cmp	r2, #0
 8000b74:	d043      	beq.n	8000bfe <__aeabi_fsub+0x23e>
 8000b76:	1b31      	subs	r1, r6, r4
 8000b78:	2c00      	cmp	r4, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fsub+0x1be>
 8000b7c:	e08c      	b.n	8000c98 <__aeabi_fsub+0x2d8>
 8000b7e:	2eff      	cmp	r6, #255	; 0xff
 8000b80:	d100      	bne.n	8000b84 <__aeabi_fsub+0x1c4>
 8000b82:	e092      	b.n	8000caa <__aeabi_fsub+0x2ea>
 8000b84:	2380      	movs	r3, #128	; 0x80
 8000b86:	4662      	mov	r2, ip
 8000b88:	04db      	lsls	r3, r3, #19
 8000b8a:	431a      	orrs	r2, r3
 8000b8c:	4694      	mov	ip, r2
 8000b8e:	2301      	movs	r3, #1
 8000b90:	291b      	cmp	r1, #27
 8000b92:	dc09      	bgt.n	8000ba8 <__aeabi_fsub+0x1e8>
 8000b94:	2020      	movs	r0, #32
 8000b96:	4663      	mov	r3, ip
 8000b98:	4662      	mov	r2, ip
 8000b9a:	40cb      	lsrs	r3, r1
 8000b9c:	1a41      	subs	r1, r0, r1
 8000b9e:	408a      	lsls	r2, r1
 8000ba0:	0011      	movs	r1, r2
 8000ba2:	1e48      	subs	r0, r1, #1
 8000ba4:	4181      	sbcs	r1, r0
 8000ba6:	430b      	orrs	r3, r1
 8000ba8:	0034      	movs	r4, r6
 8000baa:	4453      	add	r3, sl
 8000bac:	e794      	b.n	8000ad8 <__aeabi_fsub+0x118>
 8000bae:	22fe      	movs	r2, #254	; 0xfe
 8000bb0:	1c66      	adds	r6, r4, #1
 8000bb2:	4232      	tst	r2, r6
 8000bb4:	d164      	bne.n	8000c80 <__aeabi_fsub+0x2c0>
 8000bb6:	2c00      	cmp	r4, #0
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_fsub+0x1fc>
 8000bba:	e082      	b.n	8000cc2 <__aeabi_fsub+0x302>
 8000bbc:	4663      	mov	r3, ip
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_fsub+0x204>
 8000bc2:	e0ab      	b.n	8000d1c <__aeabi_fsub+0x35c>
 8000bc4:	4653      	mov	r3, sl
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_fsub+0x20c>
 8000bca:	e760      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000bcc:	4663      	mov	r3, ip
 8000bce:	4652      	mov	r2, sl
 8000bd0:	1a9b      	subs	r3, r3, r2
 8000bd2:	015a      	lsls	r2, r3, #5
 8000bd4:	d400      	bmi.n	8000bd8 <__aeabi_fsub+0x218>
 8000bd6:	e0aa      	b.n	8000d2e <__aeabi_fsub+0x36e>
 8000bd8:	4663      	mov	r3, ip
 8000bda:	4652      	mov	r2, sl
 8000bdc:	000d      	movs	r5, r1
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	e744      	b.n	8000a6c <__aeabi_fsub+0xac>
 8000be2:	4652      	mov	r2, sl
 8000be4:	2a00      	cmp	r2, #0
 8000be6:	d023      	beq.n	8000c30 <__aeabi_fsub+0x270>
 8000be8:	2201      	movs	r2, #1
 8000bea:	4252      	negs	r2, r2
 8000bec:	4690      	mov	r8, r2
 8000bee:	44c1      	add	r9, r8
 8000bf0:	464a      	mov	r2, r9
 8000bf2:	2a00      	cmp	r2, #0
 8000bf4:	d075      	beq.n	8000ce2 <__aeabi_fsub+0x322>
 8000bf6:	2cff      	cmp	r4, #255	; 0xff
 8000bf8:	d000      	beq.n	8000bfc <__aeabi_fsub+0x23c>
 8000bfa:	e75f      	b.n	8000abc <__aeabi_fsub+0xfc>
 8000bfc:	e796      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000bfe:	26fe      	movs	r6, #254	; 0xfe
 8000c00:	3401      	adds	r4, #1
 8000c02:	4226      	tst	r6, r4
 8000c04:	d153      	bne.n	8000cae <__aeabi_fsub+0x2ee>
 8000c06:	2800      	cmp	r0, #0
 8000c08:	d172      	bne.n	8000cf0 <__aeabi_fsub+0x330>
 8000c0a:	4663      	mov	r3, ip
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d100      	bne.n	8000c12 <__aeabi_fsub+0x252>
 8000c10:	e093      	b.n	8000d3a <__aeabi_fsub+0x37a>
 8000c12:	4653      	mov	r3, sl
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d100      	bne.n	8000c1a <__aeabi_fsub+0x25a>
 8000c18:	e739      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000c1a:	4463      	add	r3, ip
 8000c1c:	2400      	movs	r4, #0
 8000c1e:	015a      	lsls	r2, r3, #5
 8000c20:	d502      	bpl.n	8000c28 <__aeabi_fsub+0x268>
 8000c22:	4a4a      	ldr	r2, [pc, #296]	; (8000d4c <__aeabi_fsub+0x38c>)
 8000c24:	3401      	adds	r4, #1
 8000c26:	4013      	ands	r3, r2
 8000c28:	075a      	lsls	r2, r3, #29
 8000c2a:	d000      	beq.n	8000c2e <__aeabi_fsub+0x26e>
 8000c2c:	e720      	b.n	8000a70 <__aeabi_fsub+0xb0>
 8000c2e:	08db      	lsrs	r3, r3, #3
 8000c30:	2cff      	cmp	r4, #255	; 0xff
 8000c32:	d100      	bne.n	8000c36 <__aeabi_fsub+0x276>
 8000c34:	e77a      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000c36:	025b      	lsls	r3, r3, #9
 8000c38:	0a5f      	lsrs	r7, r3, #9
 8000c3a:	b2e0      	uxtb	r0, r4
 8000c3c:	e727      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000c3e:	20ff      	movs	r0, #255	; 0xff
 8000c40:	2700      	movs	r7, #0
 8000c42:	e724      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000c44:	4b41      	ldr	r3, [pc, #260]	; (8000d4c <__aeabi_fsub+0x38c>)
 8000c46:	1a24      	subs	r4, r4, r0
 8000c48:	4033      	ands	r3, r6
 8000c4a:	e70f      	b.n	8000a6c <__aeabi_fsub+0xac>
 8000c4c:	2eff      	cmp	r6, #255	; 0xff
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_fsub+0x292>
 8000c50:	e76a      	b.n	8000b28 <__aeabi_fsub+0x168>
 8000c52:	2380      	movs	r3, #128	; 0x80
 8000c54:	4662      	mov	r2, ip
 8000c56:	04db      	lsls	r3, r3, #19
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	4694      	mov	ip, r2
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	281b      	cmp	r0, #27
 8000c60:	dc09      	bgt.n	8000c76 <__aeabi_fsub+0x2b6>
 8000c62:	2420      	movs	r4, #32
 8000c64:	4663      	mov	r3, ip
 8000c66:	4662      	mov	r2, ip
 8000c68:	40c3      	lsrs	r3, r0
 8000c6a:	1a20      	subs	r0, r4, r0
 8000c6c:	4082      	lsls	r2, r0
 8000c6e:	0010      	movs	r0, r2
 8000c70:	1e44      	subs	r4, r0, #1
 8000c72:	41a0      	sbcs	r0, r4
 8000c74:	4303      	orrs	r3, r0
 8000c76:	4652      	mov	r2, sl
 8000c78:	000d      	movs	r5, r1
 8000c7a:	0034      	movs	r4, r6
 8000c7c:	1ad3      	subs	r3, r2, r3
 8000c7e:	e6dc      	b.n	8000a3a <__aeabi_fsub+0x7a>
 8000c80:	4663      	mov	r3, ip
 8000c82:	4652      	mov	r2, sl
 8000c84:	1a9e      	subs	r6, r3, r2
 8000c86:	0173      	lsls	r3, r6, #5
 8000c88:	d417      	bmi.n	8000cba <__aeabi_fsub+0x2fa>
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	d000      	beq.n	8000c90 <__aeabi_fsub+0x2d0>
 8000c8e:	e6d9      	b.n	8000a44 <__aeabi_fsub+0x84>
 8000c90:	2500      	movs	r5, #0
 8000c92:	2000      	movs	r0, #0
 8000c94:	2700      	movs	r7, #0
 8000c96:	e6fa      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000c98:	4663      	mov	r3, ip
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d044      	beq.n	8000d28 <__aeabi_fsub+0x368>
 8000c9e:	3901      	subs	r1, #1
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	d04c      	beq.n	8000d3e <__aeabi_fsub+0x37e>
 8000ca4:	2eff      	cmp	r6, #255	; 0xff
 8000ca6:	d000      	beq.n	8000caa <__aeabi_fsub+0x2ea>
 8000ca8:	e771      	b.n	8000b8e <__aeabi_fsub+0x1ce>
 8000caa:	4643      	mov	r3, r8
 8000cac:	e73e      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000cae:	2cff      	cmp	r4, #255	; 0xff
 8000cb0:	d0c5      	beq.n	8000c3e <__aeabi_fsub+0x27e>
 8000cb2:	4652      	mov	r2, sl
 8000cb4:	4462      	add	r2, ip
 8000cb6:	0853      	lsrs	r3, r2, #1
 8000cb8:	e7b6      	b.n	8000c28 <__aeabi_fsub+0x268>
 8000cba:	4663      	mov	r3, ip
 8000cbc:	000d      	movs	r5, r1
 8000cbe:	1ad6      	subs	r6, r2, r3
 8000cc0:	e6c0      	b.n	8000a44 <__aeabi_fsub+0x84>
 8000cc2:	4662      	mov	r2, ip
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	d116      	bne.n	8000cf6 <__aeabi_fsub+0x336>
 8000cc8:	4653      	mov	r3, sl
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d000      	beq.n	8000cd0 <__aeabi_fsub+0x310>
 8000cce:	e72b      	b.n	8000b28 <__aeabi_fsub+0x168>
 8000cd0:	2780      	movs	r7, #128	; 0x80
 8000cd2:	2500      	movs	r5, #0
 8000cd4:	20ff      	movs	r0, #255	; 0xff
 8000cd6:	03ff      	lsls	r7, r7, #15
 8000cd8:	e6d9      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000cda:	000d      	movs	r5, r1
 8000cdc:	4643      	mov	r3, r8
 8000cde:	0034      	movs	r4, r6
 8000ce0:	e7a6      	b.n	8000c30 <__aeabi_fsub+0x270>
 8000ce2:	4653      	mov	r3, sl
 8000ce4:	4463      	add	r3, ip
 8000ce6:	e6f7      	b.n	8000ad8 <__aeabi_fsub+0x118>
 8000ce8:	4663      	mov	r3, ip
 8000cea:	4652      	mov	r2, sl
 8000cec:	1a9b      	subs	r3, r3, r2
 8000cee:	e6a4      	b.n	8000a3a <__aeabi_fsub+0x7a>
 8000cf0:	4662      	mov	r2, ip
 8000cf2:	2a00      	cmp	r2, #0
 8000cf4:	d0d9      	beq.n	8000caa <__aeabi_fsub+0x2ea>
 8000cf6:	4652      	mov	r2, sl
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_fsub+0x33e>
 8000cfc:	e716      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000cfe:	2280      	movs	r2, #128	; 0x80
 8000d00:	03d2      	lsls	r2, r2, #15
 8000d02:	4213      	tst	r3, r2
 8000d04:	d100      	bne.n	8000d08 <__aeabi_fsub+0x348>
 8000d06:	e711      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000d08:	4640      	mov	r0, r8
 8000d0a:	4210      	tst	r0, r2
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_fsub+0x350>
 8000d0e:	e70d      	b.n	8000b2c <__aeabi_fsub+0x16c>
 8000d10:	e70a      	b.n	8000b28 <__aeabi_fsub+0x168>
 8000d12:	4652      	mov	r2, sl
 8000d14:	000d      	movs	r5, r1
 8000d16:	0034      	movs	r4, r6
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	e68e      	b.n	8000a3a <__aeabi_fsub+0x7a>
 8000d1c:	4653      	mov	r3, sl
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d008      	beq.n	8000d34 <__aeabi_fsub+0x374>
 8000d22:	000d      	movs	r5, r1
 8000d24:	4647      	mov	r7, r8
 8000d26:	e6b2      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000d28:	4643      	mov	r3, r8
 8000d2a:	0034      	movs	r4, r6
 8000d2c:	e780      	b.n	8000c30 <__aeabi_fsub+0x270>
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d000      	beq.n	8000d34 <__aeabi_fsub+0x374>
 8000d32:	e779      	b.n	8000c28 <__aeabi_fsub+0x268>
 8000d34:	2500      	movs	r5, #0
 8000d36:	2700      	movs	r7, #0
 8000d38:	e6a9      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000d3a:	4647      	mov	r7, r8
 8000d3c:	e6a7      	b.n	8000a8e <__aeabi_fsub+0xce>
 8000d3e:	4653      	mov	r3, sl
 8000d40:	0034      	movs	r4, r6
 8000d42:	4463      	add	r3, ip
 8000d44:	e6c8      	b.n	8000ad8 <__aeabi_fsub+0x118>
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	7dffffff 	.word	0x7dffffff
 8000d4c:	fbffffff 	.word	0xfbffffff

08000d50 <__aeabi_f2iz>:
 8000d50:	0241      	lsls	r1, r0, #9
 8000d52:	0042      	lsls	r2, r0, #1
 8000d54:	0fc3      	lsrs	r3, r0, #31
 8000d56:	0a49      	lsrs	r1, r1, #9
 8000d58:	2000      	movs	r0, #0
 8000d5a:	0e12      	lsrs	r2, r2, #24
 8000d5c:	2a7e      	cmp	r2, #126	; 0x7e
 8000d5e:	d903      	bls.n	8000d68 <__aeabi_f2iz+0x18>
 8000d60:	2a9d      	cmp	r2, #157	; 0x9d
 8000d62:	d902      	bls.n	8000d6a <__aeabi_f2iz+0x1a>
 8000d64:	4a09      	ldr	r2, [pc, #36]	; (8000d8c <__aeabi_f2iz+0x3c>)
 8000d66:	1898      	adds	r0, r3, r2
 8000d68:	4770      	bx	lr
 8000d6a:	2080      	movs	r0, #128	; 0x80
 8000d6c:	0400      	lsls	r0, r0, #16
 8000d6e:	4301      	orrs	r1, r0
 8000d70:	2a95      	cmp	r2, #149	; 0x95
 8000d72:	dc07      	bgt.n	8000d84 <__aeabi_f2iz+0x34>
 8000d74:	2096      	movs	r0, #150	; 0x96
 8000d76:	1a82      	subs	r2, r0, r2
 8000d78:	40d1      	lsrs	r1, r2
 8000d7a:	4248      	negs	r0, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d1f3      	bne.n	8000d68 <__aeabi_f2iz+0x18>
 8000d80:	0008      	movs	r0, r1
 8000d82:	e7f1      	b.n	8000d68 <__aeabi_f2iz+0x18>
 8000d84:	3a96      	subs	r2, #150	; 0x96
 8000d86:	4091      	lsls	r1, r2
 8000d88:	e7f7      	b.n	8000d7a <__aeabi_f2iz+0x2a>
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	7fffffff 	.word	0x7fffffff

08000d90 <__aeabi_i2f>:
 8000d90:	b570      	push	{r4, r5, r6, lr}
 8000d92:	2800      	cmp	r0, #0
 8000d94:	d013      	beq.n	8000dbe <__aeabi_i2f+0x2e>
 8000d96:	17c3      	asrs	r3, r0, #31
 8000d98:	18c5      	adds	r5, r0, r3
 8000d9a:	405d      	eors	r5, r3
 8000d9c:	0fc4      	lsrs	r4, r0, #31
 8000d9e:	0028      	movs	r0, r5
 8000da0:	f001 fe9c 	bl	8002adc <__clzsi2>
 8000da4:	239e      	movs	r3, #158	; 0x9e
 8000da6:	0001      	movs	r1, r0
 8000da8:	1a1b      	subs	r3, r3, r0
 8000daa:	2b96      	cmp	r3, #150	; 0x96
 8000dac:	dc0f      	bgt.n	8000dce <__aeabi_i2f+0x3e>
 8000dae:	2808      	cmp	r0, #8
 8000db0:	dd01      	ble.n	8000db6 <__aeabi_i2f+0x26>
 8000db2:	3908      	subs	r1, #8
 8000db4:	408d      	lsls	r5, r1
 8000db6:	026d      	lsls	r5, r5, #9
 8000db8:	0a6d      	lsrs	r5, r5, #9
 8000dba:	b2d8      	uxtb	r0, r3
 8000dbc:	e002      	b.n	8000dc4 <__aeabi_i2f+0x34>
 8000dbe:	2400      	movs	r4, #0
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	2500      	movs	r5, #0
 8000dc4:	05c0      	lsls	r0, r0, #23
 8000dc6:	4328      	orrs	r0, r5
 8000dc8:	07e4      	lsls	r4, r4, #31
 8000dca:	4320      	orrs	r0, r4
 8000dcc:	bd70      	pop	{r4, r5, r6, pc}
 8000dce:	2b99      	cmp	r3, #153	; 0x99
 8000dd0:	dd0b      	ble.n	8000dea <__aeabi_i2f+0x5a>
 8000dd2:	2205      	movs	r2, #5
 8000dd4:	002e      	movs	r6, r5
 8000dd6:	1a12      	subs	r2, r2, r0
 8000dd8:	40d6      	lsrs	r6, r2
 8000dda:	0002      	movs	r2, r0
 8000ddc:	321b      	adds	r2, #27
 8000dde:	4095      	lsls	r5, r2
 8000de0:	0028      	movs	r0, r5
 8000de2:	1e45      	subs	r5, r0, #1
 8000de4:	41a8      	sbcs	r0, r5
 8000de6:	0035      	movs	r5, r6
 8000de8:	4305      	orrs	r5, r0
 8000dea:	2905      	cmp	r1, #5
 8000dec:	dd01      	ble.n	8000df2 <__aeabi_i2f+0x62>
 8000dee:	1f4a      	subs	r2, r1, #5
 8000df0:	4095      	lsls	r5, r2
 8000df2:	002a      	movs	r2, r5
 8000df4:	4e08      	ldr	r6, [pc, #32]	; (8000e18 <__aeabi_i2f+0x88>)
 8000df6:	4032      	ands	r2, r6
 8000df8:	0768      	lsls	r0, r5, #29
 8000dfa:	d009      	beq.n	8000e10 <__aeabi_i2f+0x80>
 8000dfc:	200f      	movs	r0, #15
 8000dfe:	4028      	ands	r0, r5
 8000e00:	2804      	cmp	r0, #4
 8000e02:	d005      	beq.n	8000e10 <__aeabi_i2f+0x80>
 8000e04:	3204      	adds	r2, #4
 8000e06:	0150      	lsls	r0, r2, #5
 8000e08:	d502      	bpl.n	8000e10 <__aeabi_i2f+0x80>
 8000e0a:	239f      	movs	r3, #159	; 0x9f
 8000e0c:	4032      	ands	r2, r6
 8000e0e:	1a5b      	subs	r3, r3, r1
 8000e10:	0192      	lsls	r2, r2, #6
 8000e12:	0a55      	lsrs	r5, r2, #9
 8000e14:	b2d8      	uxtb	r0, r3
 8000e16:	e7d5      	b.n	8000dc4 <__aeabi_i2f+0x34>
 8000e18:	fbffffff 	.word	0xfbffffff

08000e1c <__aeabi_dadd>:
 8000e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1e:	464f      	mov	r7, r9
 8000e20:	46d6      	mov	lr, sl
 8000e22:	4646      	mov	r6, r8
 8000e24:	000d      	movs	r5, r1
 8000e26:	0001      	movs	r1, r0
 8000e28:	0018      	movs	r0, r3
 8000e2a:	b5c0      	push	{r6, r7, lr}
 8000e2c:	0017      	movs	r7, r2
 8000e2e:	032b      	lsls	r3, r5, #12
 8000e30:	0a5a      	lsrs	r2, r3, #9
 8000e32:	0f4b      	lsrs	r3, r1, #29
 8000e34:	4313      	orrs	r3, r2
 8000e36:	00ca      	lsls	r2, r1, #3
 8000e38:	4691      	mov	r9, r2
 8000e3a:	0302      	lsls	r2, r0, #12
 8000e3c:	006e      	lsls	r6, r5, #1
 8000e3e:	0041      	lsls	r1, r0, #1
 8000e40:	0a52      	lsrs	r2, r2, #9
 8000e42:	0fec      	lsrs	r4, r5, #31
 8000e44:	0f7d      	lsrs	r5, r7, #29
 8000e46:	4315      	orrs	r5, r2
 8000e48:	0d76      	lsrs	r6, r6, #21
 8000e4a:	0d49      	lsrs	r1, r1, #21
 8000e4c:	0fc0      	lsrs	r0, r0, #31
 8000e4e:	4682      	mov	sl, r0
 8000e50:	46ac      	mov	ip, r5
 8000e52:	00ff      	lsls	r7, r7, #3
 8000e54:	1a72      	subs	r2, r6, r1
 8000e56:	4284      	cmp	r4, r0
 8000e58:	d100      	bne.n	8000e5c <__aeabi_dadd+0x40>
 8000e5a:	e098      	b.n	8000f8e <__aeabi_dadd+0x172>
 8000e5c:	2a00      	cmp	r2, #0
 8000e5e:	dc00      	bgt.n	8000e62 <__aeabi_dadd+0x46>
 8000e60:	e081      	b.n	8000f66 <__aeabi_dadd+0x14a>
 8000e62:	2900      	cmp	r1, #0
 8000e64:	d100      	bne.n	8000e68 <__aeabi_dadd+0x4c>
 8000e66:	e0b6      	b.n	8000fd6 <__aeabi_dadd+0x1ba>
 8000e68:	49c9      	ldr	r1, [pc, #804]	; (8001190 <__aeabi_dadd+0x374>)
 8000e6a:	428e      	cmp	r6, r1
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_dadd+0x54>
 8000e6e:	e172      	b.n	8001156 <__aeabi_dadd+0x33a>
 8000e70:	2180      	movs	r1, #128	; 0x80
 8000e72:	0028      	movs	r0, r5
 8000e74:	0409      	lsls	r1, r1, #16
 8000e76:	4308      	orrs	r0, r1
 8000e78:	4684      	mov	ip, r0
 8000e7a:	2a38      	cmp	r2, #56	; 0x38
 8000e7c:	dd00      	ble.n	8000e80 <__aeabi_dadd+0x64>
 8000e7e:	e15e      	b.n	800113e <__aeabi_dadd+0x322>
 8000e80:	2a1f      	cmp	r2, #31
 8000e82:	dd00      	ble.n	8000e86 <__aeabi_dadd+0x6a>
 8000e84:	e1ee      	b.n	8001264 <__aeabi_dadd+0x448>
 8000e86:	2020      	movs	r0, #32
 8000e88:	0039      	movs	r1, r7
 8000e8a:	4665      	mov	r5, ip
 8000e8c:	1a80      	subs	r0, r0, r2
 8000e8e:	4087      	lsls	r7, r0
 8000e90:	40d1      	lsrs	r1, r2
 8000e92:	4085      	lsls	r5, r0
 8000e94:	430d      	orrs	r5, r1
 8000e96:	0039      	movs	r1, r7
 8000e98:	1e4f      	subs	r7, r1, #1
 8000e9a:	41b9      	sbcs	r1, r7
 8000e9c:	4667      	mov	r7, ip
 8000e9e:	40d7      	lsrs	r7, r2
 8000ea0:	4329      	orrs	r1, r5
 8000ea2:	1bdb      	subs	r3, r3, r7
 8000ea4:	464a      	mov	r2, r9
 8000ea6:	1a55      	subs	r5, r2, r1
 8000ea8:	45a9      	cmp	r9, r5
 8000eaa:	4189      	sbcs	r1, r1
 8000eac:	4249      	negs	r1, r1
 8000eae:	1a5b      	subs	r3, r3, r1
 8000eb0:	4698      	mov	r8, r3
 8000eb2:	4643      	mov	r3, r8
 8000eb4:	021b      	lsls	r3, r3, #8
 8000eb6:	d400      	bmi.n	8000eba <__aeabi_dadd+0x9e>
 8000eb8:	e0cc      	b.n	8001054 <__aeabi_dadd+0x238>
 8000eba:	4643      	mov	r3, r8
 8000ebc:	025b      	lsls	r3, r3, #9
 8000ebe:	0a5b      	lsrs	r3, r3, #9
 8000ec0:	4698      	mov	r8, r3
 8000ec2:	4643      	mov	r3, r8
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d100      	bne.n	8000eca <__aeabi_dadd+0xae>
 8000ec8:	e12c      	b.n	8001124 <__aeabi_dadd+0x308>
 8000eca:	4640      	mov	r0, r8
 8000ecc:	f001 fe06 	bl	8002adc <__clzsi2>
 8000ed0:	0001      	movs	r1, r0
 8000ed2:	3908      	subs	r1, #8
 8000ed4:	2220      	movs	r2, #32
 8000ed6:	0028      	movs	r0, r5
 8000ed8:	4643      	mov	r3, r8
 8000eda:	1a52      	subs	r2, r2, r1
 8000edc:	408b      	lsls	r3, r1
 8000ede:	40d0      	lsrs	r0, r2
 8000ee0:	408d      	lsls	r5, r1
 8000ee2:	4303      	orrs	r3, r0
 8000ee4:	428e      	cmp	r6, r1
 8000ee6:	dd00      	ble.n	8000eea <__aeabi_dadd+0xce>
 8000ee8:	e117      	b.n	800111a <__aeabi_dadd+0x2fe>
 8000eea:	1b8e      	subs	r6, r1, r6
 8000eec:	1c72      	adds	r2, r6, #1
 8000eee:	2a1f      	cmp	r2, #31
 8000ef0:	dd00      	ble.n	8000ef4 <__aeabi_dadd+0xd8>
 8000ef2:	e1a7      	b.n	8001244 <__aeabi_dadd+0x428>
 8000ef4:	2120      	movs	r1, #32
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	002e      	movs	r6, r5
 8000efa:	1a89      	subs	r1, r1, r2
 8000efc:	408d      	lsls	r5, r1
 8000efe:	4088      	lsls	r0, r1
 8000f00:	40d6      	lsrs	r6, r2
 8000f02:	40d3      	lsrs	r3, r2
 8000f04:	1e69      	subs	r1, r5, #1
 8000f06:	418d      	sbcs	r5, r1
 8000f08:	4330      	orrs	r0, r6
 8000f0a:	4698      	mov	r8, r3
 8000f0c:	2600      	movs	r6, #0
 8000f0e:	4305      	orrs	r5, r0
 8000f10:	076b      	lsls	r3, r5, #29
 8000f12:	d009      	beq.n	8000f28 <__aeabi_dadd+0x10c>
 8000f14:	230f      	movs	r3, #15
 8000f16:	402b      	ands	r3, r5
 8000f18:	2b04      	cmp	r3, #4
 8000f1a:	d005      	beq.n	8000f28 <__aeabi_dadd+0x10c>
 8000f1c:	1d2b      	adds	r3, r5, #4
 8000f1e:	42ab      	cmp	r3, r5
 8000f20:	41ad      	sbcs	r5, r5
 8000f22:	426d      	negs	r5, r5
 8000f24:	44a8      	add	r8, r5
 8000f26:	001d      	movs	r5, r3
 8000f28:	4643      	mov	r3, r8
 8000f2a:	021b      	lsls	r3, r3, #8
 8000f2c:	d400      	bmi.n	8000f30 <__aeabi_dadd+0x114>
 8000f2e:	e094      	b.n	800105a <__aeabi_dadd+0x23e>
 8000f30:	4b97      	ldr	r3, [pc, #604]	; (8001190 <__aeabi_dadd+0x374>)
 8000f32:	1c72      	adds	r2, r6, #1
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d100      	bne.n	8000f3a <__aeabi_dadd+0x11e>
 8000f38:	e09d      	b.n	8001076 <__aeabi_dadd+0x25a>
 8000f3a:	4641      	mov	r1, r8
 8000f3c:	4b95      	ldr	r3, [pc, #596]	; (8001194 <__aeabi_dadd+0x378>)
 8000f3e:	08ed      	lsrs	r5, r5, #3
 8000f40:	4019      	ands	r1, r3
 8000f42:	000b      	movs	r3, r1
 8000f44:	0552      	lsls	r2, r2, #21
 8000f46:	0749      	lsls	r1, r1, #29
 8000f48:	025b      	lsls	r3, r3, #9
 8000f4a:	4329      	orrs	r1, r5
 8000f4c:	0b1b      	lsrs	r3, r3, #12
 8000f4e:	0d52      	lsrs	r2, r2, #21
 8000f50:	0512      	lsls	r2, r2, #20
 8000f52:	4313      	orrs	r3, r2
 8000f54:	07e4      	lsls	r4, r4, #31
 8000f56:	4323      	orrs	r3, r4
 8000f58:	0008      	movs	r0, r1
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	bce0      	pop	{r5, r6, r7}
 8000f5e:	46ba      	mov	sl, r7
 8000f60:	46b1      	mov	r9, r6
 8000f62:	46a8      	mov	r8, r5
 8000f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f66:	2a00      	cmp	r2, #0
 8000f68:	d043      	beq.n	8000ff2 <__aeabi_dadd+0x1d6>
 8000f6a:	1b8a      	subs	r2, r1, r6
 8000f6c:	2e00      	cmp	r6, #0
 8000f6e:	d000      	beq.n	8000f72 <__aeabi_dadd+0x156>
 8000f70:	e12a      	b.n	80011c8 <__aeabi_dadd+0x3ac>
 8000f72:	464c      	mov	r4, r9
 8000f74:	431c      	orrs	r4, r3
 8000f76:	d100      	bne.n	8000f7a <__aeabi_dadd+0x15e>
 8000f78:	e1d1      	b.n	800131e <__aeabi_dadd+0x502>
 8000f7a:	1e54      	subs	r4, r2, #1
 8000f7c:	2a01      	cmp	r2, #1
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_dadd+0x166>
 8000f80:	e21f      	b.n	80013c2 <__aeabi_dadd+0x5a6>
 8000f82:	4d83      	ldr	r5, [pc, #524]	; (8001190 <__aeabi_dadd+0x374>)
 8000f84:	42aa      	cmp	r2, r5
 8000f86:	d100      	bne.n	8000f8a <__aeabi_dadd+0x16e>
 8000f88:	e272      	b.n	8001470 <__aeabi_dadd+0x654>
 8000f8a:	0022      	movs	r2, r4
 8000f8c:	e123      	b.n	80011d6 <__aeabi_dadd+0x3ba>
 8000f8e:	2a00      	cmp	r2, #0
 8000f90:	dc00      	bgt.n	8000f94 <__aeabi_dadd+0x178>
 8000f92:	e098      	b.n	80010c6 <__aeabi_dadd+0x2aa>
 8000f94:	2900      	cmp	r1, #0
 8000f96:	d042      	beq.n	800101e <__aeabi_dadd+0x202>
 8000f98:	497d      	ldr	r1, [pc, #500]	; (8001190 <__aeabi_dadd+0x374>)
 8000f9a:	428e      	cmp	r6, r1
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_dadd+0x184>
 8000f9e:	e0da      	b.n	8001156 <__aeabi_dadd+0x33a>
 8000fa0:	2180      	movs	r1, #128	; 0x80
 8000fa2:	0028      	movs	r0, r5
 8000fa4:	0409      	lsls	r1, r1, #16
 8000fa6:	4308      	orrs	r0, r1
 8000fa8:	4684      	mov	ip, r0
 8000faa:	2a38      	cmp	r2, #56	; 0x38
 8000fac:	dd00      	ble.n	8000fb0 <__aeabi_dadd+0x194>
 8000fae:	e129      	b.n	8001204 <__aeabi_dadd+0x3e8>
 8000fb0:	2a1f      	cmp	r2, #31
 8000fb2:	dc00      	bgt.n	8000fb6 <__aeabi_dadd+0x19a>
 8000fb4:	e187      	b.n	80012c6 <__aeabi_dadd+0x4aa>
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	4665      	mov	r5, ip
 8000fba:	3920      	subs	r1, #32
 8000fbc:	40cd      	lsrs	r5, r1
 8000fbe:	2a20      	cmp	r2, #32
 8000fc0:	d004      	beq.n	8000fcc <__aeabi_dadd+0x1b0>
 8000fc2:	2040      	movs	r0, #64	; 0x40
 8000fc4:	4661      	mov	r1, ip
 8000fc6:	1a82      	subs	r2, r0, r2
 8000fc8:	4091      	lsls	r1, r2
 8000fca:	430f      	orrs	r7, r1
 8000fcc:	0039      	movs	r1, r7
 8000fce:	1e4f      	subs	r7, r1, #1
 8000fd0:	41b9      	sbcs	r1, r7
 8000fd2:	430d      	orrs	r5, r1
 8000fd4:	e11b      	b.n	800120e <__aeabi_dadd+0x3f2>
 8000fd6:	0029      	movs	r1, r5
 8000fd8:	4339      	orrs	r1, r7
 8000fda:	d100      	bne.n	8000fde <__aeabi_dadd+0x1c2>
 8000fdc:	e0b5      	b.n	800114a <__aeabi_dadd+0x32e>
 8000fde:	1e51      	subs	r1, r2, #1
 8000fe0:	2a01      	cmp	r2, #1
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_dadd+0x1ca>
 8000fe4:	e1ab      	b.n	800133e <__aeabi_dadd+0x522>
 8000fe6:	486a      	ldr	r0, [pc, #424]	; (8001190 <__aeabi_dadd+0x374>)
 8000fe8:	4282      	cmp	r2, r0
 8000fea:	d100      	bne.n	8000fee <__aeabi_dadd+0x1d2>
 8000fec:	e1b2      	b.n	8001354 <__aeabi_dadd+0x538>
 8000fee:	000a      	movs	r2, r1
 8000ff0:	e743      	b.n	8000e7a <__aeabi_dadd+0x5e>
 8000ff2:	4969      	ldr	r1, [pc, #420]	; (8001198 <__aeabi_dadd+0x37c>)
 8000ff4:	1c75      	adds	r5, r6, #1
 8000ff6:	420d      	tst	r5, r1
 8000ff8:	d000      	beq.n	8000ffc <__aeabi_dadd+0x1e0>
 8000ffa:	e0cf      	b.n	800119c <__aeabi_dadd+0x380>
 8000ffc:	2e00      	cmp	r6, #0
 8000ffe:	d000      	beq.n	8001002 <__aeabi_dadd+0x1e6>
 8001000:	e193      	b.n	800132a <__aeabi_dadd+0x50e>
 8001002:	4649      	mov	r1, r9
 8001004:	4319      	orrs	r1, r3
 8001006:	d100      	bne.n	800100a <__aeabi_dadd+0x1ee>
 8001008:	e1d1      	b.n	80013ae <__aeabi_dadd+0x592>
 800100a:	4661      	mov	r1, ip
 800100c:	4339      	orrs	r1, r7
 800100e:	d000      	beq.n	8001012 <__aeabi_dadd+0x1f6>
 8001010:	e1e3      	b.n	80013da <__aeabi_dadd+0x5be>
 8001012:	4649      	mov	r1, r9
 8001014:	0758      	lsls	r0, r3, #29
 8001016:	08c9      	lsrs	r1, r1, #3
 8001018:	4301      	orrs	r1, r0
 800101a:	08db      	lsrs	r3, r3, #3
 800101c:	e026      	b.n	800106c <__aeabi_dadd+0x250>
 800101e:	0029      	movs	r1, r5
 8001020:	4339      	orrs	r1, r7
 8001022:	d100      	bne.n	8001026 <__aeabi_dadd+0x20a>
 8001024:	e091      	b.n	800114a <__aeabi_dadd+0x32e>
 8001026:	1e51      	subs	r1, r2, #1
 8001028:	2a01      	cmp	r2, #1
 800102a:	d005      	beq.n	8001038 <__aeabi_dadd+0x21c>
 800102c:	4858      	ldr	r0, [pc, #352]	; (8001190 <__aeabi_dadd+0x374>)
 800102e:	4282      	cmp	r2, r0
 8001030:	d100      	bne.n	8001034 <__aeabi_dadd+0x218>
 8001032:	e18f      	b.n	8001354 <__aeabi_dadd+0x538>
 8001034:	000a      	movs	r2, r1
 8001036:	e7b8      	b.n	8000faa <__aeabi_dadd+0x18e>
 8001038:	003d      	movs	r5, r7
 800103a:	444d      	add	r5, r9
 800103c:	454d      	cmp	r5, r9
 800103e:	4189      	sbcs	r1, r1
 8001040:	4463      	add	r3, ip
 8001042:	4698      	mov	r8, r3
 8001044:	4249      	negs	r1, r1
 8001046:	4488      	add	r8, r1
 8001048:	4643      	mov	r3, r8
 800104a:	2602      	movs	r6, #2
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	d500      	bpl.n	8001052 <__aeabi_dadd+0x236>
 8001050:	e0eb      	b.n	800122a <__aeabi_dadd+0x40e>
 8001052:	3e01      	subs	r6, #1
 8001054:	076b      	lsls	r3, r5, #29
 8001056:	d000      	beq.n	800105a <__aeabi_dadd+0x23e>
 8001058:	e75c      	b.n	8000f14 <__aeabi_dadd+0xf8>
 800105a:	4643      	mov	r3, r8
 800105c:	08e9      	lsrs	r1, r5, #3
 800105e:	075a      	lsls	r2, r3, #29
 8001060:	4311      	orrs	r1, r2
 8001062:	0032      	movs	r2, r6
 8001064:	08db      	lsrs	r3, r3, #3
 8001066:	484a      	ldr	r0, [pc, #296]	; (8001190 <__aeabi_dadd+0x374>)
 8001068:	4282      	cmp	r2, r0
 800106a:	d021      	beq.n	80010b0 <__aeabi_dadd+0x294>
 800106c:	031b      	lsls	r3, r3, #12
 800106e:	0552      	lsls	r2, r2, #21
 8001070:	0b1b      	lsrs	r3, r3, #12
 8001072:	0d52      	lsrs	r2, r2, #21
 8001074:	e76c      	b.n	8000f50 <__aeabi_dadd+0x134>
 8001076:	2300      	movs	r3, #0
 8001078:	2100      	movs	r1, #0
 800107a:	e769      	b.n	8000f50 <__aeabi_dadd+0x134>
 800107c:	002a      	movs	r2, r5
 800107e:	433a      	orrs	r2, r7
 8001080:	d069      	beq.n	8001156 <__aeabi_dadd+0x33a>
 8001082:	464a      	mov	r2, r9
 8001084:	0758      	lsls	r0, r3, #29
 8001086:	08d1      	lsrs	r1, r2, #3
 8001088:	08da      	lsrs	r2, r3, #3
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	031b      	lsls	r3, r3, #12
 800108e:	4308      	orrs	r0, r1
 8001090:	421a      	tst	r2, r3
 8001092:	d007      	beq.n	80010a4 <__aeabi_dadd+0x288>
 8001094:	0029      	movs	r1, r5
 8001096:	08ed      	lsrs	r5, r5, #3
 8001098:	421d      	tst	r5, r3
 800109a:	d103      	bne.n	80010a4 <__aeabi_dadd+0x288>
 800109c:	002a      	movs	r2, r5
 800109e:	08ff      	lsrs	r7, r7, #3
 80010a0:	0748      	lsls	r0, r1, #29
 80010a2:	4338      	orrs	r0, r7
 80010a4:	0f43      	lsrs	r3, r0, #29
 80010a6:	00c1      	lsls	r1, r0, #3
 80010a8:	075b      	lsls	r3, r3, #29
 80010aa:	08c9      	lsrs	r1, r1, #3
 80010ac:	4319      	orrs	r1, r3
 80010ae:	0013      	movs	r3, r2
 80010b0:	000a      	movs	r2, r1
 80010b2:	431a      	orrs	r2, r3
 80010b4:	d100      	bne.n	80010b8 <__aeabi_dadd+0x29c>
 80010b6:	e213      	b.n	80014e0 <__aeabi_dadd+0x6c4>
 80010b8:	2280      	movs	r2, #128	; 0x80
 80010ba:	0312      	lsls	r2, r2, #12
 80010bc:	4313      	orrs	r3, r2
 80010be:	031b      	lsls	r3, r3, #12
 80010c0:	4a33      	ldr	r2, [pc, #204]	; (8001190 <__aeabi_dadd+0x374>)
 80010c2:	0b1b      	lsrs	r3, r3, #12
 80010c4:	e744      	b.n	8000f50 <__aeabi_dadd+0x134>
 80010c6:	2a00      	cmp	r2, #0
 80010c8:	d04b      	beq.n	8001162 <__aeabi_dadd+0x346>
 80010ca:	1b8a      	subs	r2, r1, r6
 80010cc:	2e00      	cmp	r6, #0
 80010ce:	d100      	bne.n	80010d2 <__aeabi_dadd+0x2b6>
 80010d0:	e0e7      	b.n	80012a2 <__aeabi_dadd+0x486>
 80010d2:	482f      	ldr	r0, [pc, #188]	; (8001190 <__aeabi_dadd+0x374>)
 80010d4:	4281      	cmp	r1, r0
 80010d6:	d100      	bne.n	80010da <__aeabi_dadd+0x2be>
 80010d8:	e195      	b.n	8001406 <__aeabi_dadd+0x5ea>
 80010da:	2080      	movs	r0, #128	; 0x80
 80010dc:	0400      	lsls	r0, r0, #16
 80010de:	4303      	orrs	r3, r0
 80010e0:	2a38      	cmp	r2, #56	; 0x38
 80010e2:	dd00      	ble.n	80010e6 <__aeabi_dadd+0x2ca>
 80010e4:	e143      	b.n	800136e <__aeabi_dadd+0x552>
 80010e6:	2a1f      	cmp	r2, #31
 80010e8:	dd00      	ble.n	80010ec <__aeabi_dadd+0x2d0>
 80010ea:	e1db      	b.n	80014a4 <__aeabi_dadd+0x688>
 80010ec:	2020      	movs	r0, #32
 80010ee:	001d      	movs	r5, r3
 80010f0:	464e      	mov	r6, r9
 80010f2:	1a80      	subs	r0, r0, r2
 80010f4:	4085      	lsls	r5, r0
 80010f6:	40d6      	lsrs	r6, r2
 80010f8:	4335      	orrs	r5, r6
 80010fa:	464e      	mov	r6, r9
 80010fc:	4086      	lsls	r6, r0
 80010fe:	0030      	movs	r0, r6
 8001100:	40d3      	lsrs	r3, r2
 8001102:	1e46      	subs	r6, r0, #1
 8001104:	41b0      	sbcs	r0, r6
 8001106:	449c      	add	ip, r3
 8001108:	4305      	orrs	r5, r0
 800110a:	19ed      	adds	r5, r5, r7
 800110c:	42bd      	cmp	r5, r7
 800110e:	419b      	sbcs	r3, r3
 8001110:	425b      	negs	r3, r3
 8001112:	4463      	add	r3, ip
 8001114:	4698      	mov	r8, r3
 8001116:	000e      	movs	r6, r1
 8001118:	e07f      	b.n	800121a <__aeabi_dadd+0x3fe>
 800111a:	4a1e      	ldr	r2, [pc, #120]	; (8001194 <__aeabi_dadd+0x378>)
 800111c:	1a76      	subs	r6, r6, r1
 800111e:	4013      	ands	r3, r2
 8001120:	4698      	mov	r8, r3
 8001122:	e6f5      	b.n	8000f10 <__aeabi_dadd+0xf4>
 8001124:	0028      	movs	r0, r5
 8001126:	f001 fcd9 	bl	8002adc <__clzsi2>
 800112a:	0001      	movs	r1, r0
 800112c:	3118      	adds	r1, #24
 800112e:	291f      	cmp	r1, #31
 8001130:	dc00      	bgt.n	8001134 <__aeabi_dadd+0x318>
 8001132:	e6cf      	b.n	8000ed4 <__aeabi_dadd+0xb8>
 8001134:	002b      	movs	r3, r5
 8001136:	3808      	subs	r0, #8
 8001138:	4083      	lsls	r3, r0
 800113a:	2500      	movs	r5, #0
 800113c:	e6d2      	b.n	8000ee4 <__aeabi_dadd+0xc8>
 800113e:	4662      	mov	r2, ip
 8001140:	433a      	orrs	r2, r7
 8001142:	0011      	movs	r1, r2
 8001144:	1e4f      	subs	r7, r1, #1
 8001146:	41b9      	sbcs	r1, r7
 8001148:	e6ac      	b.n	8000ea4 <__aeabi_dadd+0x88>
 800114a:	4649      	mov	r1, r9
 800114c:	0758      	lsls	r0, r3, #29
 800114e:	08c9      	lsrs	r1, r1, #3
 8001150:	4301      	orrs	r1, r0
 8001152:	08db      	lsrs	r3, r3, #3
 8001154:	e787      	b.n	8001066 <__aeabi_dadd+0x24a>
 8001156:	4649      	mov	r1, r9
 8001158:	075a      	lsls	r2, r3, #29
 800115a:	08c9      	lsrs	r1, r1, #3
 800115c:	4311      	orrs	r1, r2
 800115e:	08db      	lsrs	r3, r3, #3
 8001160:	e7a6      	b.n	80010b0 <__aeabi_dadd+0x294>
 8001162:	490d      	ldr	r1, [pc, #52]	; (8001198 <__aeabi_dadd+0x37c>)
 8001164:	1c70      	adds	r0, r6, #1
 8001166:	4208      	tst	r0, r1
 8001168:	d000      	beq.n	800116c <__aeabi_dadd+0x350>
 800116a:	e0bb      	b.n	80012e4 <__aeabi_dadd+0x4c8>
 800116c:	2e00      	cmp	r6, #0
 800116e:	d000      	beq.n	8001172 <__aeabi_dadd+0x356>
 8001170:	e114      	b.n	800139c <__aeabi_dadd+0x580>
 8001172:	4649      	mov	r1, r9
 8001174:	4319      	orrs	r1, r3
 8001176:	d100      	bne.n	800117a <__aeabi_dadd+0x35e>
 8001178:	e175      	b.n	8001466 <__aeabi_dadd+0x64a>
 800117a:	0029      	movs	r1, r5
 800117c:	4339      	orrs	r1, r7
 800117e:	d000      	beq.n	8001182 <__aeabi_dadd+0x366>
 8001180:	e17e      	b.n	8001480 <__aeabi_dadd+0x664>
 8001182:	4649      	mov	r1, r9
 8001184:	0758      	lsls	r0, r3, #29
 8001186:	08c9      	lsrs	r1, r1, #3
 8001188:	4301      	orrs	r1, r0
 800118a:	08db      	lsrs	r3, r3, #3
 800118c:	e76e      	b.n	800106c <__aeabi_dadd+0x250>
 800118e:	46c0      	nop			; (mov r8, r8)
 8001190:	000007ff 	.word	0x000007ff
 8001194:	ff7fffff 	.word	0xff7fffff
 8001198:	000007fe 	.word	0x000007fe
 800119c:	4649      	mov	r1, r9
 800119e:	1bcd      	subs	r5, r1, r7
 80011a0:	4661      	mov	r1, ip
 80011a2:	1a58      	subs	r0, r3, r1
 80011a4:	45a9      	cmp	r9, r5
 80011a6:	4189      	sbcs	r1, r1
 80011a8:	4249      	negs	r1, r1
 80011aa:	4688      	mov	r8, r1
 80011ac:	0001      	movs	r1, r0
 80011ae:	4640      	mov	r0, r8
 80011b0:	1a09      	subs	r1, r1, r0
 80011b2:	4688      	mov	r8, r1
 80011b4:	0209      	lsls	r1, r1, #8
 80011b6:	d500      	bpl.n	80011ba <__aeabi_dadd+0x39e>
 80011b8:	e0a6      	b.n	8001308 <__aeabi_dadd+0x4ec>
 80011ba:	4641      	mov	r1, r8
 80011bc:	4329      	orrs	r1, r5
 80011be:	d000      	beq.n	80011c2 <__aeabi_dadd+0x3a6>
 80011c0:	e67f      	b.n	8000ec2 <__aeabi_dadd+0xa6>
 80011c2:	2300      	movs	r3, #0
 80011c4:	2400      	movs	r4, #0
 80011c6:	e751      	b.n	800106c <__aeabi_dadd+0x250>
 80011c8:	4cc7      	ldr	r4, [pc, #796]	; (80014e8 <__aeabi_dadd+0x6cc>)
 80011ca:	42a1      	cmp	r1, r4
 80011cc:	d100      	bne.n	80011d0 <__aeabi_dadd+0x3b4>
 80011ce:	e0c7      	b.n	8001360 <__aeabi_dadd+0x544>
 80011d0:	2480      	movs	r4, #128	; 0x80
 80011d2:	0424      	lsls	r4, r4, #16
 80011d4:	4323      	orrs	r3, r4
 80011d6:	2a38      	cmp	r2, #56	; 0x38
 80011d8:	dc54      	bgt.n	8001284 <__aeabi_dadd+0x468>
 80011da:	2a1f      	cmp	r2, #31
 80011dc:	dd00      	ble.n	80011e0 <__aeabi_dadd+0x3c4>
 80011de:	e0cc      	b.n	800137a <__aeabi_dadd+0x55e>
 80011e0:	2420      	movs	r4, #32
 80011e2:	4648      	mov	r0, r9
 80011e4:	1aa4      	subs	r4, r4, r2
 80011e6:	001d      	movs	r5, r3
 80011e8:	464e      	mov	r6, r9
 80011ea:	40a0      	lsls	r0, r4
 80011ec:	40d6      	lsrs	r6, r2
 80011ee:	40a5      	lsls	r5, r4
 80011f0:	0004      	movs	r4, r0
 80011f2:	40d3      	lsrs	r3, r2
 80011f4:	4662      	mov	r2, ip
 80011f6:	4335      	orrs	r5, r6
 80011f8:	1e66      	subs	r6, r4, #1
 80011fa:	41b4      	sbcs	r4, r6
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	469c      	mov	ip, r3
 8001200:	4325      	orrs	r5, r4
 8001202:	e044      	b.n	800128e <__aeabi_dadd+0x472>
 8001204:	4662      	mov	r2, ip
 8001206:	433a      	orrs	r2, r7
 8001208:	0015      	movs	r5, r2
 800120a:	1e6f      	subs	r7, r5, #1
 800120c:	41bd      	sbcs	r5, r7
 800120e:	444d      	add	r5, r9
 8001210:	454d      	cmp	r5, r9
 8001212:	4189      	sbcs	r1, r1
 8001214:	4249      	negs	r1, r1
 8001216:	4688      	mov	r8, r1
 8001218:	4498      	add	r8, r3
 800121a:	4643      	mov	r3, r8
 800121c:	021b      	lsls	r3, r3, #8
 800121e:	d400      	bmi.n	8001222 <__aeabi_dadd+0x406>
 8001220:	e718      	b.n	8001054 <__aeabi_dadd+0x238>
 8001222:	4bb1      	ldr	r3, [pc, #708]	; (80014e8 <__aeabi_dadd+0x6cc>)
 8001224:	3601      	adds	r6, #1
 8001226:	429e      	cmp	r6, r3
 8001228:	d049      	beq.n	80012be <__aeabi_dadd+0x4a2>
 800122a:	4642      	mov	r2, r8
 800122c:	4baf      	ldr	r3, [pc, #700]	; (80014ec <__aeabi_dadd+0x6d0>)
 800122e:	2101      	movs	r1, #1
 8001230:	401a      	ands	r2, r3
 8001232:	0013      	movs	r3, r2
 8001234:	086a      	lsrs	r2, r5, #1
 8001236:	400d      	ands	r5, r1
 8001238:	4315      	orrs	r5, r2
 800123a:	07d9      	lsls	r1, r3, #31
 800123c:	085b      	lsrs	r3, r3, #1
 800123e:	4698      	mov	r8, r3
 8001240:	430d      	orrs	r5, r1
 8001242:	e665      	b.n	8000f10 <__aeabi_dadd+0xf4>
 8001244:	0018      	movs	r0, r3
 8001246:	3e1f      	subs	r6, #31
 8001248:	40f0      	lsrs	r0, r6
 800124a:	2a20      	cmp	r2, #32
 800124c:	d003      	beq.n	8001256 <__aeabi_dadd+0x43a>
 800124e:	2140      	movs	r1, #64	; 0x40
 8001250:	1a8a      	subs	r2, r1, r2
 8001252:	4093      	lsls	r3, r2
 8001254:	431d      	orrs	r5, r3
 8001256:	1e69      	subs	r1, r5, #1
 8001258:	418d      	sbcs	r5, r1
 800125a:	2300      	movs	r3, #0
 800125c:	2600      	movs	r6, #0
 800125e:	4698      	mov	r8, r3
 8001260:	4305      	orrs	r5, r0
 8001262:	e6f7      	b.n	8001054 <__aeabi_dadd+0x238>
 8001264:	0011      	movs	r1, r2
 8001266:	4665      	mov	r5, ip
 8001268:	3920      	subs	r1, #32
 800126a:	40cd      	lsrs	r5, r1
 800126c:	2a20      	cmp	r2, #32
 800126e:	d004      	beq.n	800127a <__aeabi_dadd+0x45e>
 8001270:	2040      	movs	r0, #64	; 0x40
 8001272:	4661      	mov	r1, ip
 8001274:	1a82      	subs	r2, r0, r2
 8001276:	4091      	lsls	r1, r2
 8001278:	430f      	orrs	r7, r1
 800127a:	0039      	movs	r1, r7
 800127c:	1e4f      	subs	r7, r1, #1
 800127e:	41b9      	sbcs	r1, r7
 8001280:	4329      	orrs	r1, r5
 8001282:	e60f      	b.n	8000ea4 <__aeabi_dadd+0x88>
 8001284:	464a      	mov	r2, r9
 8001286:	4313      	orrs	r3, r2
 8001288:	001d      	movs	r5, r3
 800128a:	1e6b      	subs	r3, r5, #1
 800128c:	419d      	sbcs	r5, r3
 800128e:	1b7d      	subs	r5, r7, r5
 8001290:	42af      	cmp	r7, r5
 8001292:	419b      	sbcs	r3, r3
 8001294:	4662      	mov	r2, ip
 8001296:	425b      	negs	r3, r3
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	4698      	mov	r8, r3
 800129c:	4654      	mov	r4, sl
 800129e:	000e      	movs	r6, r1
 80012a0:	e607      	b.n	8000eb2 <__aeabi_dadd+0x96>
 80012a2:	4648      	mov	r0, r9
 80012a4:	4318      	orrs	r0, r3
 80012a6:	d100      	bne.n	80012aa <__aeabi_dadd+0x48e>
 80012a8:	e0b3      	b.n	8001412 <__aeabi_dadd+0x5f6>
 80012aa:	1e50      	subs	r0, r2, #1
 80012ac:	2a01      	cmp	r2, #1
 80012ae:	d100      	bne.n	80012b2 <__aeabi_dadd+0x496>
 80012b0:	e10d      	b.n	80014ce <__aeabi_dadd+0x6b2>
 80012b2:	4d8d      	ldr	r5, [pc, #564]	; (80014e8 <__aeabi_dadd+0x6cc>)
 80012b4:	42aa      	cmp	r2, r5
 80012b6:	d100      	bne.n	80012ba <__aeabi_dadd+0x49e>
 80012b8:	e0a5      	b.n	8001406 <__aeabi_dadd+0x5ea>
 80012ba:	0002      	movs	r2, r0
 80012bc:	e710      	b.n	80010e0 <__aeabi_dadd+0x2c4>
 80012be:	0032      	movs	r2, r6
 80012c0:	2300      	movs	r3, #0
 80012c2:	2100      	movs	r1, #0
 80012c4:	e644      	b.n	8000f50 <__aeabi_dadd+0x134>
 80012c6:	2120      	movs	r1, #32
 80012c8:	0038      	movs	r0, r7
 80012ca:	1a89      	subs	r1, r1, r2
 80012cc:	4665      	mov	r5, ip
 80012ce:	408f      	lsls	r7, r1
 80012d0:	408d      	lsls	r5, r1
 80012d2:	40d0      	lsrs	r0, r2
 80012d4:	1e79      	subs	r1, r7, #1
 80012d6:	418f      	sbcs	r7, r1
 80012d8:	4305      	orrs	r5, r0
 80012da:	433d      	orrs	r5, r7
 80012dc:	4667      	mov	r7, ip
 80012de:	40d7      	lsrs	r7, r2
 80012e0:	19db      	adds	r3, r3, r7
 80012e2:	e794      	b.n	800120e <__aeabi_dadd+0x3f2>
 80012e4:	4a80      	ldr	r2, [pc, #512]	; (80014e8 <__aeabi_dadd+0x6cc>)
 80012e6:	4290      	cmp	r0, r2
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x4d0>
 80012ea:	e0ec      	b.n	80014c6 <__aeabi_dadd+0x6aa>
 80012ec:	0039      	movs	r1, r7
 80012ee:	4449      	add	r1, r9
 80012f0:	4549      	cmp	r1, r9
 80012f2:	4192      	sbcs	r2, r2
 80012f4:	4463      	add	r3, ip
 80012f6:	4252      	negs	r2, r2
 80012f8:	189b      	adds	r3, r3, r2
 80012fa:	07dd      	lsls	r5, r3, #31
 80012fc:	0849      	lsrs	r1, r1, #1
 80012fe:	085b      	lsrs	r3, r3, #1
 8001300:	4698      	mov	r8, r3
 8001302:	0006      	movs	r6, r0
 8001304:	430d      	orrs	r5, r1
 8001306:	e6a5      	b.n	8001054 <__aeabi_dadd+0x238>
 8001308:	464a      	mov	r2, r9
 800130a:	1abd      	subs	r5, r7, r2
 800130c:	42af      	cmp	r7, r5
 800130e:	4189      	sbcs	r1, r1
 8001310:	4662      	mov	r2, ip
 8001312:	4249      	negs	r1, r1
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	1a5b      	subs	r3, r3, r1
 8001318:	4698      	mov	r8, r3
 800131a:	4654      	mov	r4, sl
 800131c:	e5d1      	b.n	8000ec2 <__aeabi_dadd+0xa6>
 800131e:	076c      	lsls	r4, r5, #29
 8001320:	08f9      	lsrs	r1, r7, #3
 8001322:	4321      	orrs	r1, r4
 8001324:	08eb      	lsrs	r3, r5, #3
 8001326:	0004      	movs	r4, r0
 8001328:	e69d      	b.n	8001066 <__aeabi_dadd+0x24a>
 800132a:	464a      	mov	r2, r9
 800132c:	431a      	orrs	r2, r3
 800132e:	d175      	bne.n	800141c <__aeabi_dadd+0x600>
 8001330:	4661      	mov	r1, ip
 8001332:	4339      	orrs	r1, r7
 8001334:	d114      	bne.n	8001360 <__aeabi_dadd+0x544>
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	2400      	movs	r4, #0
 800133a:	031b      	lsls	r3, r3, #12
 800133c:	e6bc      	b.n	80010b8 <__aeabi_dadd+0x29c>
 800133e:	464a      	mov	r2, r9
 8001340:	1bd5      	subs	r5, r2, r7
 8001342:	45a9      	cmp	r9, r5
 8001344:	4189      	sbcs	r1, r1
 8001346:	4662      	mov	r2, ip
 8001348:	4249      	negs	r1, r1
 800134a:	1a9b      	subs	r3, r3, r2
 800134c:	1a5b      	subs	r3, r3, r1
 800134e:	4698      	mov	r8, r3
 8001350:	2601      	movs	r6, #1
 8001352:	e5ae      	b.n	8000eb2 <__aeabi_dadd+0x96>
 8001354:	464a      	mov	r2, r9
 8001356:	08d1      	lsrs	r1, r2, #3
 8001358:	075a      	lsls	r2, r3, #29
 800135a:	4311      	orrs	r1, r2
 800135c:	08db      	lsrs	r3, r3, #3
 800135e:	e6a7      	b.n	80010b0 <__aeabi_dadd+0x294>
 8001360:	4663      	mov	r3, ip
 8001362:	08f9      	lsrs	r1, r7, #3
 8001364:	075a      	lsls	r2, r3, #29
 8001366:	4654      	mov	r4, sl
 8001368:	4311      	orrs	r1, r2
 800136a:	08db      	lsrs	r3, r3, #3
 800136c:	e6a0      	b.n	80010b0 <__aeabi_dadd+0x294>
 800136e:	464a      	mov	r2, r9
 8001370:	4313      	orrs	r3, r2
 8001372:	001d      	movs	r5, r3
 8001374:	1e6b      	subs	r3, r5, #1
 8001376:	419d      	sbcs	r5, r3
 8001378:	e6c7      	b.n	800110a <__aeabi_dadd+0x2ee>
 800137a:	0014      	movs	r4, r2
 800137c:	001e      	movs	r6, r3
 800137e:	3c20      	subs	r4, #32
 8001380:	40e6      	lsrs	r6, r4
 8001382:	2a20      	cmp	r2, #32
 8001384:	d005      	beq.n	8001392 <__aeabi_dadd+0x576>
 8001386:	2440      	movs	r4, #64	; 0x40
 8001388:	1aa2      	subs	r2, r4, r2
 800138a:	4093      	lsls	r3, r2
 800138c:	464a      	mov	r2, r9
 800138e:	431a      	orrs	r2, r3
 8001390:	4691      	mov	r9, r2
 8001392:	464d      	mov	r5, r9
 8001394:	1e6b      	subs	r3, r5, #1
 8001396:	419d      	sbcs	r5, r3
 8001398:	4335      	orrs	r5, r6
 800139a:	e778      	b.n	800128e <__aeabi_dadd+0x472>
 800139c:	464a      	mov	r2, r9
 800139e:	431a      	orrs	r2, r3
 80013a0:	d000      	beq.n	80013a4 <__aeabi_dadd+0x588>
 80013a2:	e66b      	b.n	800107c <__aeabi_dadd+0x260>
 80013a4:	076b      	lsls	r3, r5, #29
 80013a6:	08f9      	lsrs	r1, r7, #3
 80013a8:	4319      	orrs	r1, r3
 80013aa:	08eb      	lsrs	r3, r5, #3
 80013ac:	e680      	b.n	80010b0 <__aeabi_dadd+0x294>
 80013ae:	4661      	mov	r1, ip
 80013b0:	4339      	orrs	r1, r7
 80013b2:	d054      	beq.n	800145e <__aeabi_dadd+0x642>
 80013b4:	4663      	mov	r3, ip
 80013b6:	08f9      	lsrs	r1, r7, #3
 80013b8:	075c      	lsls	r4, r3, #29
 80013ba:	4321      	orrs	r1, r4
 80013bc:	08db      	lsrs	r3, r3, #3
 80013be:	0004      	movs	r4, r0
 80013c0:	e654      	b.n	800106c <__aeabi_dadd+0x250>
 80013c2:	464a      	mov	r2, r9
 80013c4:	1abd      	subs	r5, r7, r2
 80013c6:	42af      	cmp	r7, r5
 80013c8:	4189      	sbcs	r1, r1
 80013ca:	4662      	mov	r2, ip
 80013cc:	4249      	negs	r1, r1
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	1a5b      	subs	r3, r3, r1
 80013d2:	4698      	mov	r8, r3
 80013d4:	0004      	movs	r4, r0
 80013d6:	2601      	movs	r6, #1
 80013d8:	e56b      	b.n	8000eb2 <__aeabi_dadd+0x96>
 80013da:	464a      	mov	r2, r9
 80013dc:	1bd5      	subs	r5, r2, r7
 80013de:	45a9      	cmp	r9, r5
 80013e0:	4189      	sbcs	r1, r1
 80013e2:	4662      	mov	r2, ip
 80013e4:	4249      	negs	r1, r1
 80013e6:	1a9a      	subs	r2, r3, r2
 80013e8:	1a52      	subs	r2, r2, r1
 80013ea:	4690      	mov	r8, r2
 80013ec:	0212      	lsls	r2, r2, #8
 80013ee:	d532      	bpl.n	8001456 <__aeabi_dadd+0x63a>
 80013f0:	464a      	mov	r2, r9
 80013f2:	1abd      	subs	r5, r7, r2
 80013f4:	42af      	cmp	r7, r5
 80013f6:	4189      	sbcs	r1, r1
 80013f8:	4662      	mov	r2, ip
 80013fa:	4249      	negs	r1, r1
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	1a5b      	subs	r3, r3, r1
 8001400:	4698      	mov	r8, r3
 8001402:	0004      	movs	r4, r0
 8001404:	e584      	b.n	8000f10 <__aeabi_dadd+0xf4>
 8001406:	4663      	mov	r3, ip
 8001408:	08f9      	lsrs	r1, r7, #3
 800140a:	075a      	lsls	r2, r3, #29
 800140c:	4311      	orrs	r1, r2
 800140e:	08db      	lsrs	r3, r3, #3
 8001410:	e64e      	b.n	80010b0 <__aeabi_dadd+0x294>
 8001412:	08f9      	lsrs	r1, r7, #3
 8001414:	0768      	lsls	r0, r5, #29
 8001416:	4301      	orrs	r1, r0
 8001418:	08eb      	lsrs	r3, r5, #3
 800141a:	e624      	b.n	8001066 <__aeabi_dadd+0x24a>
 800141c:	4662      	mov	r2, ip
 800141e:	433a      	orrs	r2, r7
 8001420:	d100      	bne.n	8001424 <__aeabi_dadd+0x608>
 8001422:	e698      	b.n	8001156 <__aeabi_dadd+0x33a>
 8001424:	464a      	mov	r2, r9
 8001426:	08d1      	lsrs	r1, r2, #3
 8001428:	075a      	lsls	r2, r3, #29
 800142a:	4311      	orrs	r1, r2
 800142c:	08da      	lsrs	r2, r3, #3
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	031b      	lsls	r3, r3, #12
 8001432:	421a      	tst	r2, r3
 8001434:	d008      	beq.n	8001448 <__aeabi_dadd+0x62c>
 8001436:	4660      	mov	r0, ip
 8001438:	08c5      	lsrs	r5, r0, #3
 800143a:	421d      	tst	r5, r3
 800143c:	d104      	bne.n	8001448 <__aeabi_dadd+0x62c>
 800143e:	4654      	mov	r4, sl
 8001440:	002a      	movs	r2, r5
 8001442:	08f9      	lsrs	r1, r7, #3
 8001444:	0743      	lsls	r3, r0, #29
 8001446:	4319      	orrs	r1, r3
 8001448:	0f4b      	lsrs	r3, r1, #29
 800144a:	00c9      	lsls	r1, r1, #3
 800144c:	075b      	lsls	r3, r3, #29
 800144e:	08c9      	lsrs	r1, r1, #3
 8001450:	4319      	orrs	r1, r3
 8001452:	0013      	movs	r3, r2
 8001454:	e62c      	b.n	80010b0 <__aeabi_dadd+0x294>
 8001456:	4641      	mov	r1, r8
 8001458:	4329      	orrs	r1, r5
 800145a:	d000      	beq.n	800145e <__aeabi_dadd+0x642>
 800145c:	e5fa      	b.n	8001054 <__aeabi_dadd+0x238>
 800145e:	2300      	movs	r3, #0
 8001460:	000a      	movs	r2, r1
 8001462:	2400      	movs	r4, #0
 8001464:	e602      	b.n	800106c <__aeabi_dadd+0x250>
 8001466:	076b      	lsls	r3, r5, #29
 8001468:	08f9      	lsrs	r1, r7, #3
 800146a:	4319      	orrs	r1, r3
 800146c:	08eb      	lsrs	r3, r5, #3
 800146e:	e5fd      	b.n	800106c <__aeabi_dadd+0x250>
 8001470:	4663      	mov	r3, ip
 8001472:	08f9      	lsrs	r1, r7, #3
 8001474:	075b      	lsls	r3, r3, #29
 8001476:	4319      	orrs	r1, r3
 8001478:	4663      	mov	r3, ip
 800147a:	0004      	movs	r4, r0
 800147c:	08db      	lsrs	r3, r3, #3
 800147e:	e617      	b.n	80010b0 <__aeabi_dadd+0x294>
 8001480:	003d      	movs	r5, r7
 8001482:	444d      	add	r5, r9
 8001484:	4463      	add	r3, ip
 8001486:	454d      	cmp	r5, r9
 8001488:	4189      	sbcs	r1, r1
 800148a:	4698      	mov	r8, r3
 800148c:	4249      	negs	r1, r1
 800148e:	4488      	add	r8, r1
 8001490:	4643      	mov	r3, r8
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	d400      	bmi.n	8001498 <__aeabi_dadd+0x67c>
 8001496:	e5dd      	b.n	8001054 <__aeabi_dadd+0x238>
 8001498:	4642      	mov	r2, r8
 800149a:	4b14      	ldr	r3, [pc, #80]	; (80014ec <__aeabi_dadd+0x6d0>)
 800149c:	2601      	movs	r6, #1
 800149e:	401a      	ands	r2, r3
 80014a0:	4690      	mov	r8, r2
 80014a2:	e5d7      	b.n	8001054 <__aeabi_dadd+0x238>
 80014a4:	0010      	movs	r0, r2
 80014a6:	001e      	movs	r6, r3
 80014a8:	3820      	subs	r0, #32
 80014aa:	40c6      	lsrs	r6, r0
 80014ac:	2a20      	cmp	r2, #32
 80014ae:	d005      	beq.n	80014bc <__aeabi_dadd+0x6a0>
 80014b0:	2040      	movs	r0, #64	; 0x40
 80014b2:	1a82      	subs	r2, r0, r2
 80014b4:	4093      	lsls	r3, r2
 80014b6:	464a      	mov	r2, r9
 80014b8:	431a      	orrs	r2, r3
 80014ba:	4691      	mov	r9, r2
 80014bc:	464d      	mov	r5, r9
 80014be:	1e6b      	subs	r3, r5, #1
 80014c0:	419d      	sbcs	r5, r3
 80014c2:	4335      	orrs	r5, r6
 80014c4:	e621      	b.n	800110a <__aeabi_dadd+0x2ee>
 80014c6:	0002      	movs	r2, r0
 80014c8:	2300      	movs	r3, #0
 80014ca:	2100      	movs	r1, #0
 80014cc:	e540      	b.n	8000f50 <__aeabi_dadd+0x134>
 80014ce:	464a      	mov	r2, r9
 80014d0:	19d5      	adds	r5, r2, r7
 80014d2:	42bd      	cmp	r5, r7
 80014d4:	4189      	sbcs	r1, r1
 80014d6:	4463      	add	r3, ip
 80014d8:	4698      	mov	r8, r3
 80014da:	4249      	negs	r1, r1
 80014dc:	4488      	add	r8, r1
 80014de:	e5b3      	b.n	8001048 <__aeabi_dadd+0x22c>
 80014e0:	2100      	movs	r1, #0
 80014e2:	4a01      	ldr	r2, [pc, #4]	; (80014e8 <__aeabi_dadd+0x6cc>)
 80014e4:	000b      	movs	r3, r1
 80014e6:	e533      	b.n	8000f50 <__aeabi_dadd+0x134>
 80014e8:	000007ff 	.word	0x000007ff
 80014ec:	ff7fffff 	.word	0xff7fffff

080014f0 <__aeabi_ddiv>:
 80014f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014f2:	4657      	mov	r7, sl
 80014f4:	464e      	mov	r6, r9
 80014f6:	4645      	mov	r5, r8
 80014f8:	46de      	mov	lr, fp
 80014fa:	b5e0      	push	{r5, r6, r7, lr}
 80014fc:	4681      	mov	r9, r0
 80014fe:	0005      	movs	r5, r0
 8001500:	030c      	lsls	r4, r1, #12
 8001502:	0048      	lsls	r0, r1, #1
 8001504:	4692      	mov	sl, r2
 8001506:	001f      	movs	r7, r3
 8001508:	b085      	sub	sp, #20
 800150a:	0b24      	lsrs	r4, r4, #12
 800150c:	0d40      	lsrs	r0, r0, #21
 800150e:	0fce      	lsrs	r6, r1, #31
 8001510:	2800      	cmp	r0, #0
 8001512:	d059      	beq.n	80015c8 <__aeabi_ddiv+0xd8>
 8001514:	4b87      	ldr	r3, [pc, #540]	; (8001734 <__aeabi_ddiv+0x244>)
 8001516:	4298      	cmp	r0, r3
 8001518:	d100      	bne.n	800151c <__aeabi_ddiv+0x2c>
 800151a:	e098      	b.n	800164e <__aeabi_ddiv+0x15e>
 800151c:	0f6b      	lsrs	r3, r5, #29
 800151e:	00e4      	lsls	r4, r4, #3
 8001520:	431c      	orrs	r4, r3
 8001522:	2380      	movs	r3, #128	; 0x80
 8001524:	041b      	lsls	r3, r3, #16
 8001526:	4323      	orrs	r3, r4
 8001528:	4698      	mov	r8, r3
 800152a:	4b83      	ldr	r3, [pc, #524]	; (8001738 <__aeabi_ddiv+0x248>)
 800152c:	00ed      	lsls	r5, r5, #3
 800152e:	469b      	mov	fp, r3
 8001530:	2300      	movs	r3, #0
 8001532:	4699      	mov	r9, r3
 8001534:	4483      	add	fp, r0
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	033c      	lsls	r4, r7, #12
 800153a:	007b      	lsls	r3, r7, #1
 800153c:	4650      	mov	r0, sl
 800153e:	0b24      	lsrs	r4, r4, #12
 8001540:	0d5b      	lsrs	r3, r3, #21
 8001542:	0fff      	lsrs	r7, r7, #31
 8001544:	2b00      	cmp	r3, #0
 8001546:	d067      	beq.n	8001618 <__aeabi_ddiv+0x128>
 8001548:	4a7a      	ldr	r2, [pc, #488]	; (8001734 <__aeabi_ddiv+0x244>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d018      	beq.n	8001580 <__aeabi_ddiv+0x90>
 800154e:	497a      	ldr	r1, [pc, #488]	; (8001738 <__aeabi_ddiv+0x248>)
 8001550:	0f42      	lsrs	r2, r0, #29
 8001552:	468c      	mov	ip, r1
 8001554:	00e4      	lsls	r4, r4, #3
 8001556:	4659      	mov	r1, fp
 8001558:	4314      	orrs	r4, r2
 800155a:	2280      	movs	r2, #128	; 0x80
 800155c:	4463      	add	r3, ip
 800155e:	0412      	lsls	r2, r2, #16
 8001560:	1acb      	subs	r3, r1, r3
 8001562:	4314      	orrs	r4, r2
 8001564:	469b      	mov	fp, r3
 8001566:	00c2      	lsls	r2, r0, #3
 8001568:	2000      	movs	r0, #0
 800156a:	0033      	movs	r3, r6
 800156c:	407b      	eors	r3, r7
 800156e:	469a      	mov	sl, r3
 8001570:	464b      	mov	r3, r9
 8001572:	2b0f      	cmp	r3, #15
 8001574:	d900      	bls.n	8001578 <__aeabi_ddiv+0x88>
 8001576:	e0ef      	b.n	8001758 <__aeabi_ddiv+0x268>
 8001578:	4970      	ldr	r1, [pc, #448]	; (800173c <__aeabi_ddiv+0x24c>)
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	58cb      	ldr	r3, [r1, r3]
 800157e:	469f      	mov	pc, r3
 8001580:	4b6f      	ldr	r3, [pc, #444]	; (8001740 <__aeabi_ddiv+0x250>)
 8001582:	4652      	mov	r2, sl
 8001584:	469c      	mov	ip, r3
 8001586:	4322      	orrs	r2, r4
 8001588:	44e3      	add	fp, ip
 800158a:	2a00      	cmp	r2, #0
 800158c:	d000      	beq.n	8001590 <__aeabi_ddiv+0xa0>
 800158e:	e095      	b.n	80016bc <__aeabi_ddiv+0x1cc>
 8001590:	4649      	mov	r1, r9
 8001592:	2302      	movs	r3, #2
 8001594:	4319      	orrs	r1, r3
 8001596:	4689      	mov	r9, r1
 8001598:	2400      	movs	r4, #0
 800159a:	2002      	movs	r0, #2
 800159c:	e7e5      	b.n	800156a <__aeabi_ddiv+0x7a>
 800159e:	2300      	movs	r3, #0
 80015a0:	2400      	movs	r4, #0
 80015a2:	2500      	movs	r5, #0
 80015a4:	4652      	mov	r2, sl
 80015a6:	051b      	lsls	r3, r3, #20
 80015a8:	4323      	orrs	r3, r4
 80015aa:	07d2      	lsls	r2, r2, #31
 80015ac:	4313      	orrs	r3, r2
 80015ae:	0028      	movs	r0, r5
 80015b0:	0019      	movs	r1, r3
 80015b2:	b005      	add	sp, #20
 80015b4:	bcf0      	pop	{r4, r5, r6, r7}
 80015b6:	46bb      	mov	fp, r7
 80015b8:	46b2      	mov	sl, r6
 80015ba:	46a9      	mov	r9, r5
 80015bc:	46a0      	mov	r8, r4
 80015be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c0:	2400      	movs	r4, #0
 80015c2:	2500      	movs	r5, #0
 80015c4:	4b5b      	ldr	r3, [pc, #364]	; (8001734 <__aeabi_ddiv+0x244>)
 80015c6:	e7ed      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 80015c8:	464b      	mov	r3, r9
 80015ca:	4323      	orrs	r3, r4
 80015cc:	4698      	mov	r8, r3
 80015ce:	d100      	bne.n	80015d2 <__aeabi_ddiv+0xe2>
 80015d0:	e089      	b.n	80016e6 <__aeabi_ddiv+0x1f6>
 80015d2:	2c00      	cmp	r4, #0
 80015d4:	d100      	bne.n	80015d8 <__aeabi_ddiv+0xe8>
 80015d6:	e1e0      	b.n	800199a <__aeabi_ddiv+0x4aa>
 80015d8:	0020      	movs	r0, r4
 80015da:	f001 fa7f 	bl	8002adc <__clzsi2>
 80015de:	0001      	movs	r1, r0
 80015e0:	0002      	movs	r2, r0
 80015e2:	390b      	subs	r1, #11
 80015e4:	231d      	movs	r3, #29
 80015e6:	1a5b      	subs	r3, r3, r1
 80015e8:	4649      	mov	r1, r9
 80015ea:	0010      	movs	r0, r2
 80015ec:	40d9      	lsrs	r1, r3
 80015ee:	3808      	subs	r0, #8
 80015f0:	4084      	lsls	r4, r0
 80015f2:	000b      	movs	r3, r1
 80015f4:	464d      	mov	r5, r9
 80015f6:	4323      	orrs	r3, r4
 80015f8:	4698      	mov	r8, r3
 80015fa:	4085      	lsls	r5, r0
 80015fc:	4851      	ldr	r0, [pc, #324]	; (8001744 <__aeabi_ddiv+0x254>)
 80015fe:	033c      	lsls	r4, r7, #12
 8001600:	1a83      	subs	r3, r0, r2
 8001602:	469b      	mov	fp, r3
 8001604:	2300      	movs	r3, #0
 8001606:	4699      	mov	r9, r3
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	007b      	lsls	r3, r7, #1
 800160c:	4650      	mov	r0, sl
 800160e:	0b24      	lsrs	r4, r4, #12
 8001610:	0d5b      	lsrs	r3, r3, #21
 8001612:	0fff      	lsrs	r7, r7, #31
 8001614:	2b00      	cmp	r3, #0
 8001616:	d197      	bne.n	8001548 <__aeabi_ddiv+0x58>
 8001618:	4652      	mov	r2, sl
 800161a:	4322      	orrs	r2, r4
 800161c:	d055      	beq.n	80016ca <__aeabi_ddiv+0x1da>
 800161e:	2c00      	cmp	r4, #0
 8001620:	d100      	bne.n	8001624 <__aeabi_ddiv+0x134>
 8001622:	e1ca      	b.n	80019ba <__aeabi_ddiv+0x4ca>
 8001624:	0020      	movs	r0, r4
 8001626:	f001 fa59 	bl	8002adc <__clzsi2>
 800162a:	0002      	movs	r2, r0
 800162c:	3a0b      	subs	r2, #11
 800162e:	231d      	movs	r3, #29
 8001630:	0001      	movs	r1, r0
 8001632:	1a9b      	subs	r3, r3, r2
 8001634:	4652      	mov	r2, sl
 8001636:	3908      	subs	r1, #8
 8001638:	40da      	lsrs	r2, r3
 800163a:	408c      	lsls	r4, r1
 800163c:	4314      	orrs	r4, r2
 800163e:	4652      	mov	r2, sl
 8001640:	408a      	lsls	r2, r1
 8001642:	4b41      	ldr	r3, [pc, #260]	; (8001748 <__aeabi_ddiv+0x258>)
 8001644:	4458      	add	r0, fp
 8001646:	469b      	mov	fp, r3
 8001648:	4483      	add	fp, r0
 800164a:	2000      	movs	r0, #0
 800164c:	e78d      	b.n	800156a <__aeabi_ddiv+0x7a>
 800164e:	464b      	mov	r3, r9
 8001650:	4323      	orrs	r3, r4
 8001652:	4698      	mov	r8, r3
 8001654:	d140      	bne.n	80016d8 <__aeabi_ddiv+0x1e8>
 8001656:	2308      	movs	r3, #8
 8001658:	4699      	mov	r9, r3
 800165a:	3b06      	subs	r3, #6
 800165c:	2500      	movs	r5, #0
 800165e:	4683      	mov	fp, r0
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	e769      	b.n	8001538 <__aeabi_ddiv+0x48>
 8001664:	46b2      	mov	sl, r6
 8001666:	9b00      	ldr	r3, [sp, #0]
 8001668:	2b02      	cmp	r3, #2
 800166a:	d0a9      	beq.n	80015c0 <__aeabi_ddiv+0xd0>
 800166c:	2b03      	cmp	r3, #3
 800166e:	d100      	bne.n	8001672 <__aeabi_ddiv+0x182>
 8001670:	e211      	b.n	8001a96 <__aeabi_ddiv+0x5a6>
 8001672:	2b01      	cmp	r3, #1
 8001674:	d093      	beq.n	800159e <__aeabi_ddiv+0xae>
 8001676:	4a35      	ldr	r2, [pc, #212]	; (800174c <__aeabi_ddiv+0x25c>)
 8001678:	445a      	add	r2, fp
 800167a:	2a00      	cmp	r2, #0
 800167c:	dc00      	bgt.n	8001680 <__aeabi_ddiv+0x190>
 800167e:	e13c      	b.n	80018fa <__aeabi_ddiv+0x40a>
 8001680:	076b      	lsls	r3, r5, #29
 8001682:	d000      	beq.n	8001686 <__aeabi_ddiv+0x196>
 8001684:	e1a7      	b.n	80019d6 <__aeabi_ddiv+0x4e6>
 8001686:	08ed      	lsrs	r5, r5, #3
 8001688:	4643      	mov	r3, r8
 800168a:	01db      	lsls	r3, r3, #7
 800168c:	d506      	bpl.n	800169c <__aeabi_ddiv+0x1ac>
 800168e:	4642      	mov	r2, r8
 8001690:	4b2f      	ldr	r3, [pc, #188]	; (8001750 <__aeabi_ddiv+0x260>)
 8001692:	401a      	ands	r2, r3
 8001694:	4690      	mov	r8, r2
 8001696:	2280      	movs	r2, #128	; 0x80
 8001698:	00d2      	lsls	r2, r2, #3
 800169a:	445a      	add	r2, fp
 800169c:	4b2d      	ldr	r3, [pc, #180]	; (8001754 <__aeabi_ddiv+0x264>)
 800169e:	429a      	cmp	r2, r3
 80016a0:	dc8e      	bgt.n	80015c0 <__aeabi_ddiv+0xd0>
 80016a2:	4643      	mov	r3, r8
 80016a4:	0552      	lsls	r2, r2, #21
 80016a6:	0758      	lsls	r0, r3, #29
 80016a8:	025c      	lsls	r4, r3, #9
 80016aa:	4305      	orrs	r5, r0
 80016ac:	0b24      	lsrs	r4, r4, #12
 80016ae:	0d53      	lsrs	r3, r2, #21
 80016b0:	e778      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 80016b2:	46ba      	mov	sl, r7
 80016b4:	46a0      	mov	r8, r4
 80016b6:	0015      	movs	r5, r2
 80016b8:	9000      	str	r0, [sp, #0]
 80016ba:	e7d4      	b.n	8001666 <__aeabi_ddiv+0x176>
 80016bc:	464a      	mov	r2, r9
 80016be:	2303      	movs	r3, #3
 80016c0:	431a      	orrs	r2, r3
 80016c2:	4691      	mov	r9, r2
 80016c4:	2003      	movs	r0, #3
 80016c6:	4652      	mov	r2, sl
 80016c8:	e74f      	b.n	800156a <__aeabi_ddiv+0x7a>
 80016ca:	4649      	mov	r1, r9
 80016cc:	2301      	movs	r3, #1
 80016ce:	4319      	orrs	r1, r3
 80016d0:	4689      	mov	r9, r1
 80016d2:	2400      	movs	r4, #0
 80016d4:	2001      	movs	r0, #1
 80016d6:	e748      	b.n	800156a <__aeabi_ddiv+0x7a>
 80016d8:	230c      	movs	r3, #12
 80016da:	4699      	mov	r9, r3
 80016dc:	3b09      	subs	r3, #9
 80016de:	46a0      	mov	r8, r4
 80016e0:	4683      	mov	fp, r0
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	e728      	b.n	8001538 <__aeabi_ddiv+0x48>
 80016e6:	2304      	movs	r3, #4
 80016e8:	4699      	mov	r9, r3
 80016ea:	2300      	movs	r3, #0
 80016ec:	469b      	mov	fp, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	2500      	movs	r5, #0
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	e720      	b.n	8001538 <__aeabi_ddiv+0x48>
 80016f6:	2300      	movs	r3, #0
 80016f8:	2480      	movs	r4, #128	; 0x80
 80016fa:	469a      	mov	sl, r3
 80016fc:	2500      	movs	r5, #0
 80016fe:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <__aeabi_ddiv+0x244>)
 8001700:	0324      	lsls	r4, r4, #12
 8001702:	e74f      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	4641      	mov	r1, r8
 8001708:	031b      	lsls	r3, r3, #12
 800170a:	4219      	tst	r1, r3
 800170c:	d008      	beq.n	8001720 <__aeabi_ddiv+0x230>
 800170e:	421c      	tst	r4, r3
 8001710:	d106      	bne.n	8001720 <__aeabi_ddiv+0x230>
 8001712:	431c      	orrs	r4, r3
 8001714:	0324      	lsls	r4, r4, #12
 8001716:	46ba      	mov	sl, r7
 8001718:	0015      	movs	r5, r2
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <__aeabi_ddiv+0x244>)
 800171c:	0b24      	lsrs	r4, r4, #12
 800171e:	e741      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 8001720:	2480      	movs	r4, #128	; 0x80
 8001722:	4643      	mov	r3, r8
 8001724:	0324      	lsls	r4, r4, #12
 8001726:	431c      	orrs	r4, r3
 8001728:	0324      	lsls	r4, r4, #12
 800172a:	46b2      	mov	sl, r6
 800172c:	4b01      	ldr	r3, [pc, #4]	; (8001734 <__aeabi_ddiv+0x244>)
 800172e:	0b24      	lsrs	r4, r4, #12
 8001730:	e738      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	000007ff 	.word	0x000007ff
 8001738:	fffffc01 	.word	0xfffffc01
 800173c:	0800a438 	.word	0x0800a438
 8001740:	fffff801 	.word	0xfffff801
 8001744:	fffffc0d 	.word	0xfffffc0d
 8001748:	000003f3 	.word	0x000003f3
 800174c:	000003ff 	.word	0x000003ff
 8001750:	feffffff 	.word	0xfeffffff
 8001754:	000007fe 	.word	0x000007fe
 8001758:	4544      	cmp	r4, r8
 800175a:	d200      	bcs.n	800175e <__aeabi_ddiv+0x26e>
 800175c:	e116      	b.n	800198c <__aeabi_ddiv+0x49c>
 800175e:	d100      	bne.n	8001762 <__aeabi_ddiv+0x272>
 8001760:	e111      	b.n	8001986 <__aeabi_ddiv+0x496>
 8001762:	2301      	movs	r3, #1
 8001764:	425b      	negs	r3, r3
 8001766:	469c      	mov	ip, r3
 8001768:	002e      	movs	r6, r5
 800176a:	4640      	mov	r0, r8
 800176c:	2500      	movs	r5, #0
 800176e:	44e3      	add	fp, ip
 8001770:	0223      	lsls	r3, r4, #8
 8001772:	0e14      	lsrs	r4, r2, #24
 8001774:	431c      	orrs	r4, r3
 8001776:	0c1b      	lsrs	r3, r3, #16
 8001778:	4699      	mov	r9, r3
 800177a:	0423      	lsls	r3, r4, #16
 800177c:	0c1f      	lsrs	r7, r3, #16
 800177e:	0212      	lsls	r2, r2, #8
 8001780:	4649      	mov	r1, r9
 8001782:	9200      	str	r2, [sp, #0]
 8001784:	9701      	str	r7, [sp, #4]
 8001786:	f001 f9a3 	bl	8002ad0 <__aeabi_uidivmod>
 800178a:	0002      	movs	r2, r0
 800178c:	437a      	muls	r2, r7
 800178e:	040b      	lsls	r3, r1, #16
 8001790:	0c31      	lsrs	r1, r6, #16
 8001792:	4680      	mov	r8, r0
 8001794:	4319      	orrs	r1, r3
 8001796:	428a      	cmp	r2, r1
 8001798:	d90b      	bls.n	80017b2 <__aeabi_ddiv+0x2c2>
 800179a:	2301      	movs	r3, #1
 800179c:	425b      	negs	r3, r3
 800179e:	469c      	mov	ip, r3
 80017a0:	1909      	adds	r1, r1, r4
 80017a2:	44e0      	add	r8, ip
 80017a4:	428c      	cmp	r4, r1
 80017a6:	d804      	bhi.n	80017b2 <__aeabi_ddiv+0x2c2>
 80017a8:	428a      	cmp	r2, r1
 80017aa:	d902      	bls.n	80017b2 <__aeabi_ddiv+0x2c2>
 80017ac:	1e83      	subs	r3, r0, #2
 80017ae:	4698      	mov	r8, r3
 80017b0:	1909      	adds	r1, r1, r4
 80017b2:	1a88      	subs	r0, r1, r2
 80017b4:	4649      	mov	r1, r9
 80017b6:	f001 f98b 	bl	8002ad0 <__aeabi_uidivmod>
 80017ba:	0409      	lsls	r1, r1, #16
 80017bc:	468c      	mov	ip, r1
 80017be:	0431      	lsls	r1, r6, #16
 80017c0:	4666      	mov	r6, ip
 80017c2:	9a01      	ldr	r2, [sp, #4]
 80017c4:	0c09      	lsrs	r1, r1, #16
 80017c6:	4342      	muls	r2, r0
 80017c8:	0003      	movs	r3, r0
 80017ca:	4331      	orrs	r1, r6
 80017cc:	428a      	cmp	r2, r1
 80017ce:	d904      	bls.n	80017da <__aeabi_ddiv+0x2ea>
 80017d0:	1909      	adds	r1, r1, r4
 80017d2:	3b01      	subs	r3, #1
 80017d4:	428c      	cmp	r4, r1
 80017d6:	d800      	bhi.n	80017da <__aeabi_ddiv+0x2ea>
 80017d8:	e111      	b.n	80019fe <__aeabi_ddiv+0x50e>
 80017da:	1a89      	subs	r1, r1, r2
 80017dc:	4642      	mov	r2, r8
 80017de:	9e00      	ldr	r6, [sp, #0]
 80017e0:	0412      	lsls	r2, r2, #16
 80017e2:	431a      	orrs	r2, r3
 80017e4:	0c33      	lsrs	r3, r6, #16
 80017e6:	001f      	movs	r7, r3
 80017e8:	0c10      	lsrs	r0, r2, #16
 80017ea:	4690      	mov	r8, r2
 80017ec:	9302      	str	r3, [sp, #8]
 80017ee:	0413      	lsls	r3, r2, #16
 80017f0:	0432      	lsls	r2, r6, #16
 80017f2:	0c16      	lsrs	r6, r2, #16
 80017f4:	0032      	movs	r2, r6
 80017f6:	0c1b      	lsrs	r3, r3, #16
 80017f8:	435a      	muls	r2, r3
 80017fa:	9603      	str	r6, [sp, #12]
 80017fc:	437b      	muls	r3, r7
 80017fe:	4346      	muls	r6, r0
 8001800:	4378      	muls	r0, r7
 8001802:	0c17      	lsrs	r7, r2, #16
 8001804:	46bc      	mov	ip, r7
 8001806:	199b      	adds	r3, r3, r6
 8001808:	4463      	add	r3, ip
 800180a:	429e      	cmp	r6, r3
 800180c:	d903      	bls.n	8001816 <__aeabi_ddiv+0x326>
 800180e:	2680      	movs	r6, #128	; 0x80
 8001810:	0276      	lsls	r6, r6, #9
 8001812:	46b4      	mov	ip, r6
 8001814:	4460      	add	r0, ip
 8001816:	0c1e      	lsrs	r6, r3, #16
 8001818:	1830      	adds	r0, r6, r0
 800181a:	0416      	lsls	r6, r2, #16
 800181c:	041b      	lsls	r3, r3, #16
 800181e:	0c36      	lsrs	r6, r6, #16
 8001820:	199e      	adds	r6, r3, r6
 8001822:	4281      	cmp	r1, r0
 8001824:	d200      	bcs.n	8001828 <__aeabi_ddiv+0x338>
 8001826:	e09c      	b.n	8001962 <__aeabi_ddiv+0x472>
 8001828:	d100      	bne.n	800182c <__aeabi_ddiv+0x33c>
 800182a:	e097      	b.n	800195c <__aeabi_ddiv+0x46c>
 800182c:	1bae      	subs	r6, r5, r6
 800182e:	1a09      	subs	r1, r1, r0
 8001830:	42b5      	cmp	r5, r6
 8001832:	4180      	sbcs	r0, r0
 8001834:	4240      	negs	r0, r0
 8001836:	1a08      	subs	r0, r1, r0
 8001838:	4284      	cmp	r4, r0
 800183a:	d100      	bne.n	800183e <__aeabi_ddiv+0x34e>
 800183c:	e111      	b.n	8001a62 <__aeabi_ddiv+0x572>
 800183e:	4649      	mov	r1, r9
 8001840:	f001 f946 	bl	8002ad0 <__aeabi_uidivmod>
 8001844:	9a01      	ldr	r2, [sp, #4]
 8001846:	040b      	lsls	r3, r1, #16
 8001848:	4342      	muls	r2, r0
 800184a:	0c31      	lsrs	r1, r6, #16
 800184c:	0005      	movs	r5, r0
 800184e:	4319      	orrs	r1, r3
 8001850:	428a      	cmp	r2, r1
 8001852:	d907      	bls.n	8001864 <__aeabi_ddiv+0x374>
 8001854:	1909      	adds	r1, r1, r4
 8001856:	3d01      	subs	r5, #1
 8001858:	428c      	cmp	r4, r1
 800185a:	d803      	bhi.n	8001864 <__aeabi_ddiv+0x374>
 800185c:	428a      	cmp	r2, r1
 800185e:	d901      	bls.n	8001864 <__aeabi_ddiv+0x374>
 8001860:	1e85      	subs	r5, r0, #2
 8001862:	1909      	adds	r1, r1, r4
 8001864:	1a88      	subs	r0, r1, r2
 8001866:	4649      	mov	r1, r9
 8001868:	f001 f932 	bl	8002ad0 <__aeabi_uidivmod>
 800186c:	0409      	lsls	r1, r1, #16
 800186e:	468c      	mov	ip, r1
 8001870:	0431      	lsls	r1, r6, #16
 8001872:	4666      	mov	r6, ip
 8001874:	9a01      	ldr	r2, [sp, #4]
 8001876:	0c09      	lsrs	r1, r1, #16
 8001878:	4342      	muls	r2, r0
 800187a:	0003      	movs	r3, r0
 800187c:	4331      	orrs	r1, r6
 800187e:	428a      	cmp	r2, r1
 8001880:	d907      	bls.n	8001892 <__aeabi_ddiv+0x3a2>
 8001882:	1909      	adds	r1, r1, r4
 8001884:	3b01      	subs	r3, #1
 8001886:	428c      	cmp	r4, r1
 8001888:	d803      	bhi.n	8001892 <__aeabi_ddiv+0x3a2>
 800188a:	428a      	cmp	r2, r1
 800188c:	d901      	bls.n	8001892 <__aeabi_ddiv+0x3a2>
 800188e:	1e83      	subs	r3, r0, #2
 8001890:	1909      	adds	r1, r1, r4
 8001892:	9e03      	ldr	r6, [sp, #12]
 8001894:	1a89      	subs	r1, r1, r2
 8001896:	0032      	movs	r2, r6
 8001898:	042d      	lsls	r5, r5, #16
 800189a:	431d      	orrs	r5, r3
 800189c:	9f02      	ldr	r7, [sp, #8]
 800189e:	042b      	lsls	r3, r5, #16
 80018a0:	0c1b      	lsrs	r3, r3, #16
 80018a2:	435a      	muls	r2, r3
 80018a4:	437b      	muls	r3, r7
 80018a6:	469c      	mov	ip, r3
 80018a8:	0c28      	lsrs	r0, r5, #16
 80018aa:	4346      	muls	r6, r0
 80018ac:	0c13      	lsrs	r3, r2, #16
 80018ae:	44b4      	add	ip, r6
 80018b0:	4463      	add	r3, ip
 80018b2:	4378      	muls	r0, r7
 80018b4:	429e      	cmp	r6, r3
 80018b6:	d903      	bls.n	80018c0 <__aeabi_ddiv+0x3d0>
 80018b8:	2680      	movs	r6, #128	; 0x80
 80018ba:	0276      	lsls	r6, r6, #9
 80018bc:	46b4      	mov	ip, r6
 80018be:	4460      	add	r0, ip
 80018c0:	0c1e      	lsrs	r6, r3, #16
 80018c2:	0412      	lsls	r2, r2, #16
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c12      	lsrs	r2, r2, #16
 80018c8:	1830      	adds	r0, r6, r0
 80018ca:	189b      	adds	r3, r3, r2
 80018cc:	4281      	cmp	r1, r0
 80018ce:	d306      	bcc.n	80018de <__aeabi_ddiv+0x3ee>
 80018d0:	d002      	beq.n	80018d8 <__aeabi_ddiv+0x3e8>
 80018d2:	2301      	movs	r3, #1
 80018d4:	431d      	orrs	r5, r3
 80018d6:	e6ce      	b.n	8001676 <__aeabi_ddiv+0x186>
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d100      	bne.n	80018de <__aeabi_ddiv+0x3ee>
 80018dc:	e6cb      	b.n	8001676 <__aeabi_ddiv+0x186>
 80018de:	1861      	adds	r1, r4, r1
 80018e0:	1e6e      	subs	r6, r5, #1
 80018e2:	42a1      	cmp	r1, r4
 80018e4:	d200      	bcs.n	80018e8 <__aeabi_ddiv+0x3f8>
 80018e6:	e0a4      	b.n	8001a32 <__aeabi_ddiv+0x542>
 80018e8:	4281      	cmp	r1, r0
 80018ea:	d200      	bcs.n	80018ee <__aeabi_ddiv+0x3fe>
 80018ec:	e0c9      	b.n	8001a82 <__aeabi_ddiv+0x592>
 80018ee:	d100      	bne.n	80018f2 <__aeabi_ddiv+0x402>
 80018f0:	e0d9      	b.n	8001aa6 <__aeabi_ddiv+0x5b6>
 80018f2:	0035      	movs	r5, r6
 80018f4:	e7ed      	b.n	80018d2 <__aeabi_ddiv+0x3e2>
 80018f6:	2501      	movs	r5, #1
 80018f8:	426d      	negs	r5, r5
 80018fa:	2101      	movs	r1, #1
 80018fc:	1a89      	subs	r1, r1, r2
 80018fe:	2938      	cmp	r1, #56	; 0x38
 8001900:	dd00      	ble.n	8001904 <__aeabi_ddiv+0x414>
 8001902:	e64c      	b.n	800159e <__aeabi_ddiv+0xae>
 8001904:	291f      	cmp	r1, #31
 8001906:	dc00      	bgt.n	800190a <__aeabi_ddiv+0x41a>
 8001908:	e07f      	b.n	8001a0a <__aeabi_ddiv+0x51a>
 800190a:	231f      	movs	r3, #31
 800190c:	425b      	negs	r3, r3
 800190e:	1a9a      	subs	r2, r3, r2
 8001910:	4643      	mov	r3, r8
 8001912:	40d3      	lsrs	r3, r2
 8001914:	2920      	cmp	r1, #32
 8001916:	d004      	beq.n	8001922 <__aeabi_ddiv+0x432>
 8001918:	4644      	mov	r4, r8
 800191a:	4a65      	ldr	r2, [pc, #404]	; (8001ab0 <__aeabi_ddiv+0x5c0>)
 800191c:	445a      	add	r2, fp
 800191e:	4094      	lsls	r4, r2
 8001920:	4325      	orrs	r5, r4
 8001922:	1e6a      	subs	r2, r5, #1
 8001924:	4195      	sbcs	r5, r2
 8001926:	2207      	movs	r2, #7
 8001928:	432b      	orrs	r3, r5
 800192a:	0015      	movs	r5, r2
 800192c:	2400      	movs	r4, #0
 800192e:	401d      	ands	r5, r3
 8001930:	421a      	tst	r2, r3
 8001932:	d100      	bne.n	8001936 <__aeabi_ddiv+0x446>
 8001934:	e0a1      	b.n	8001a7a <__aeabi_ddiv+0x58a>
 8001936:	220f      	movs	r2, #15
 8001938:	2400      	movs	r4, #0
 800193a:	401a      	ands	r2, r3
 800193c:	2a04      	cmp	r2, #4
 800193e:	d100      	bne.n	8001942 <__aeabi_ddiv+0x452>
 8001940:	e098      	b.n	8001a74 <__aeabi_ddiv+0x584>
 8001942:	1d1a      	adds	r2, r3, #4
 8001944:	429a      	cmp	r2, r3
 8001946:	419b      	sbcs	r3, r3
 8001948:	425b      	negs	r3, r3
 800194a:	18e4      	adds	r4, r4, r3
 800194c:	0013      	movs	r3, r2
 800194e:	0222      	lsls	r2, r4, #8
 8001950:	d400      	bmi.n	8001954 <__aeabi_ddiv+0x464>
 8001952:	e08f      	b.n	8001a74 <__aeabi_ddiv+0x584>
 8001954:	2301      	movs	r3, #1
 8001956:	2400      	movs	r4, #0
 8001958:	2500      	movs	r5, #0
 800195a:	e623      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 800195c:	42b5      	cmp	r5, r6
 800195e:	d300      	bcc.n	8001962 <__aeabi_ddiv+0x472>
 8001960:	e764      	b.n	800182c <__aeabi_ddiv+0x33c>
 8001962:	4643      	mov	r3, r8
 8001964:	1e5a      	subs	r2, r3, #1
 8001966:	9b00      	ldr	r3, [sp, #0]
 8001968:	469c      	mov	ip, r3
 800196a:	4465      	add	r5, ip
 800196c:	001f      	movs	r7, r3
 800196e:	429d      	cmp	r5, r3
 8001970:	419b      	sbcs	r3, r3
 8001972:	425b      	negs	r3, r3
 8001974:	191b      	adds	r3, r3, r4
 8001976:	18c9      	adds	r1, r1, r3
 8001978:	428c      	cmp	r4, r1
 800197a:	d23a      	bcs.n	80019f2 <__aeabi_ddiv+0x502>
 800197c:	4288      	cmp	r0, r1
 800197e:	d863      	bhi.n	8001a48 <__aeabi_ddiv+0x558>
 8001980:	d060      	beq.n	8001a44 <__aeabi_ddiv+0x554>
 8001982:	4690      	mov	r8, r2
 8001984:	e752      	b.n	800182c <__aeabi_ddiv+0x33c>
 8001986:	42aa      	cmp	r2, r5
 8001988:	d900      	bls.n	800198c <__aeabi_ddiv+0x49c>
 800198a:	e6ea      	b.n	8001762 <__aeabi_ddiv+0x272>
 800198c:	4643      	mov	r3, r8
 800198e:	07de      	lsls	r6, r3, #31
 8001990:	0858      	lsrs	r0, r3, #1
 8001992:	086b      	lsrs	r3, r5, #1
 8001994:	431e      	orrs	r6, r3
 8001996:	07ed      	lsls	r5, r5, #31
 8001998:	e6ea      	b.n	8001770 <__aeabi_ddiv+0x280>
 800199a:	4648      	mov	r0, r9
 800199c:	f001 f89e 	bl	8002adc <__clzsi2>
 80019a0:	0001      	movs	r1, r0
 80019a2:	0002      	movs	r2, r0
 80019a4:	3115      	adds	r1, #21
 80019a6:	3220      	adds	r2, #32
 80019a8:	291c      	cmp	r1, #28
 80019aa:	dc00      	bgt.n	80019ae <__aeabi_ddiv+0x4be>
 80019ac:	e61a      	b.n	80015e4 <__aeabi_ddiv+0xf4>
 80019ae:	464b      	mov	r3, r9
 80019b0:	3808      	subs	r0, #8
 80019b2:	4083      	lsls	r3, r0
 80019b4:	2500      	movs	r5, #0
 80019b6:	4698      	mov	r8, r3
 80019b8:	e620      	b.n	80015fc <__aeabi_ddiv+0x10c>
 80019ba:	f001 f88f 	bl	8002adc <__clzsi2>
 80019be:	0003      	movs	r3, r0
 80019c0:	001a      	movs	r2, r3
 80019c2:	3215      	adds	r2, #21
 80019c4:	3020      	adds	r0, #32
 80019c6:	2a1c      	cmp	r2, #28
 80019c8:	dc00      	bgt.n	80019cc <__aeabi_ddiv+0x4dc>
 80019ca:	e630      	b.n	800162e <__aeabi_ddiv+0x13e>
 80019cc:	4654      	mov	r4, sl
 80019ce:	3b08      	subs	r3, #8
 80019d0:	2200      	movs	r2, #0
 80019d2:	409c      	lsls	r4, r3
 80019d4:	e635      	b.n	8001642 <__aeabi_ddiv+0x152>
 80019d6:	230f      	movs	r3, #15
 80019d8:	402b      	ands	r3, r5
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d100      	bne.n	80019e0 <__aeabi_ddiv+0x4f0>
 80019de:	e652      	b.n	8001686 <__aeabi_ddiv+0x196>
 80019e0:	2305      	movs	r3, #5
 80019e2:	425b      	negs	r3, r3
 80019e4:	42ab      	cmp	r3, r5
 80019e6:	419b      	sbcs	r3, r3
 80019e8:	3504      	adds	r5, #4
 80019ea:	425b      	negs	r3, r3
 80019ec:	08ed      	lsrs	r5, r5, #3
 80019ee:	4498      	add	r8, r3
 80019f0:	e64a      	b.n	8001688 <__aeabi_ddiv+0x198>
 80019f2:	428c      	cmp	r4, r1
 80019f4:	d1c5      	bne.n	8001982 <__aeabi_ddiv+0x492>
 80019f6:	42af      	cmp	r7, r5
 80019f8:	d9c0      	bls.n	800197c <__aeabi_ddiv+0x48c>
 80019fa:	4690      	mov	r8, r2
 80019fc:	e716      	b.n	800182c <__aeabi_ddiv+0x33c>
 80019fe:	428a      	cmp	r2, r1
 8001a00:	d800      	bhi.n	8001a04 <__aeabi_ddiv+0x514>
 8001a02:	e6ea      	b.n	80017da <__aeabi_ddiv+0x2ea>
 8001a04:	1e83      	subs	r3, r0, #2
 8001a06:	1909      	adds	r1, r1, r4
 8001a08:	e6e7      	b.n	80017da <__aeabi_ddiv+0x2ea>
 8001a0a:	4a2a      	ldr	r2, [pc, #168]	; (8001ab4 <__aeabi_ddiv+0x5c4>)
 8001a0c:	0028      	movs	r0, r5
 8001a0e:	445a      	add	r2, fp
 8001a10:	4643      	mov	r3, r8
 8001a12:	4095      	lsls	r5, r2
 8001a14:	4093      	lsls	r3, r2
 8001a16:	40c8      	lsrs	r0, r1
 8001a18:	1e6a      	subs	r2, r5, #1
 8001a1a:	4195      	sbcs	r5, r2
 8001a1c:	4644      	mov	r4, r8
 8001a1e:	4303      	orrs	r3, r0
 8001a20:	432b      	orrs	r3, r5
 8001a22:	40cc      	lsrs	r4, r1
 8001a24:	075a      	lsls	r2, r3, #29
 8001a26:	d092      	beq.n	800194e <__aeabi_ddiv+0x45e>
 8001a28:	220f      	movs	r2, #15
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	2a04      	cmp	r2, #4
 8001a2e:	d188      	bne.n	8001942 <__aeabi_ddiv+0x452>
 8001a30:	e78d      	b.n	800194e <__aeabi_ddiv+0x45e>
 8001a32:	0035      	movs	r5, r6
 8001a34:	4281      	cmp	r1, r0
 8001a36:	d000      	beq.n	8001a3a <__aeabi_ddiv+0x54a>
 8001a38:	e74b      	b.n	80018d2 <__aeabi_ddiv+0x3e2>
 8001a3a:	9a00      	ldr	r2, [sp, #0]
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d000      	beq.n	8001a42 <__aeabi_ddiv+0x552>
 8001a40:	e747      	b.n	80018d2 <__aeabi_ddiv+0x3e2>
 8001a42:	e618      	b.n	8001676 <__aeabi_ddiv+0x186>
 8001a44:	42ae      	cmp	r6, r5
 8001a46:	d99c      	bls.n	8001982 <__aeabi_ddiv+0x492>
 8001a48:	2302      	movs	r3, #2
 8001a4a:	425b      	negs	r3, r3
 8001a4c:	469c      	mov	ip, r3
 8001a4e:	9b00      	ldr	r3, [sp, #0]
 8001a50:	44e0      	add	r8, ip
 8001a52:	469c      	mov	ip, r3
 8001a54:	4465      	add	r5, ip
 8001a56:	429d      	cmp	r5, r3
 8001a58:	419b      	sbcs	r3, r3
 8001a5a:	425b      	negs	r3, r3
 8001a5c:	191b      	adds	r3, r3, r4
 8001a5e:	18c9      	adds	r1, r1, r3
 8001a60:	e6e4      	b.n	800182c <__aeabi_ddiv+0x33c>
 8001a62:	4a15      	ldr	r2, [pc, #84]	; (8001ab8 <__aeabi_ddiv+0x5c8>)
 8001a64:	445a      	add	r2, fp
 8001a66:	2a00      	cmp	r2, #0
 8001a68:	dc00      	bgt.n	8001a6c <__aeabi_ddiv+0x57c>
 8001a6a:	e744      	b.n	80018f6 <__aeabi_ddiv+0x406>
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	2500      	movs	r5, #0
 8001a70:	4498      	add	r8, r3
 8001a72:	e609      	b.n	8001688 <__aeabi_ddiv+0x198>
 8001a74:	0765      	lsls	r5, r4, #29
 8001a76:	0264      	lsls	r4, r4, #9
 8001a78:	0b24      	lsrs	r4, r4, #12
 8001a7a:	08db      	lsrs	r3, r3, #3
 8001a7c:	431d      	orrs	r5, r3
 8001a7e:	2300      	movs	r3, #0
 8001a80:	e590      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 8001a82:	9e00      	ldr	r6, [sp, #0]
 8001a84:	3d02      	subs	r5, #2
 8001a86:	0072      	lsls	r2, r6, #1
 8001a88:	42b2      	cmp	r2, r6
 8001a8a:	41bf      	sbcs	r7, r7
 8001a8c:	427f      	negs	r7, r7
 8001a8e:	193c      	adds	r4, r7, r4
 8001a90:	1909      	adds	r1, r1, r4
 8001a92:	9200      	str	r2, [sp, #0]
 8001a94:	e7ce      	b.n	8001a34 <__aeabi_ddiv+0x544>
 8001a96:	2480      	movs	r4, #128	; 0x80
 8001a98:	4643      	mov	r3, r8
 8001a9a:	0324      	lsls	r4, r4, #12
 8001a9c:	431c      	orrs	r4, r3
 8001a9e:	0324      	lsls	r4, r4, #12
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <__aeabi_ddiv+0x5cc>)
 8001aa2:	0b24      	lsrs	r4, r4, #12
 8001aa4:	e57e      	b.n	80015a4 <__aeabi_ddiv+0xb4>
 8001aa6:	9a00      	ldr	r2, [sp, #0]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d3ea      	bcc.n	8001a82 <__aeabi_ddiv+0x592>
 8001aac:	0035      	movs	r5, r6
 8001aae:	e7c4      	b.n	8001a3a <__aeabi_ddiv+0x54a>
 8001ab0:	0000043e 	.word	0x0000043e
 8001ab4:	0000041e 	.word	0x0000041e
 8001ab8:	000003ff 	.word	0x000003ff
 8001abc:	000007ff 	.word	0x000007ff

08001ac0 <__eqdf2>:
 8001ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ac2:	464f      	mov	r7, r9
 8001ac4:	4646      	mov	r6, r8
 8001ac6:	46d6      	mov	lr, sl
 8001ac8:	4694      	mov	ip, r2
 8001aca:	4691      	mov	r9, r2
 8001acc:	031a      	lsls	r2, r3, #12
 8001ace:	0b12      	lsrs	r2, r2, #12
 8001ad0:	4d18      	ldr	r5, [pc, #96]	; (8001b34 <__eqdf2+0x74>)
 8001ad2:	b5c0      	push	{r6, r7, lr}
 8001ad4:	004c      	lsls	r4, r1, #1
 8001ad6:	030f      	lsls	r7, r1, #12
 8001ad8:	4692      	mov	sl, r2
 8001ada:	005a      	lsls	r2, r3, #1
 8001adc:	0006      	movs	r6, r0
 8001ade:	4680      	mov	r8, r0
 8001ae0:	0b3f      	lsrs	r7, r7, #12
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	0d64      	lsrs	r4, r4, #21
 8001ae6:	0fc9      	lsrs	r1, r1, #31
 8001ae8:	0d52      	lsrs	r2, r2, #21
 8001aea:	0fdb      	lsrs	r3, r3, #31
 8001aec:	42ac      	cmp	r4, r5
 8001aee:	d00a      	beq.n	8001b06 <__eqdf2+0x46>
 8001af0:	42aa      	cmp	r2, r5
 8001af2:	d003      	beq.n	8001afc <__eqdf2+0x3c>
 8001af4:	4294      	cmp	r4, r2
 8001af6:	d101      	bne.n	8001afc <__eqdf2+0x3c>
 8001af8:	4557      	cmp	r7, sl
 8001afa:	d00d      	beq.n	8001b18 <__eqdf2+0x58>
 8001afc:	bce0      	pop	{r5, r6, r7}
 8001afe:	46ba      	mov	sl, r7
 8001b00:	46b1      	mov	r9, r6
 8001b02:	46a8      	mov	r8, r5
 8001b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b06:	003d      	movs	r5, r7
 8001b08:	4335      	orrs	r5, r6
 8001b0a:	d1f7      	bne.n	8001afc <__eqdf2+0x3c>
 8001b0c:	42a2      	cmp	r2, r4
 8001b0e:	d1f5      	bne.n	8001afc <__eqdf2+0x3c>
 8001b10:	4652      	mov	r2, sl
 8001b12:	4665      	mov	r5, ip
 8001b14:	432a      	orrs	r2, r5
 8001b16:	d1f1      	bne.n	8001afc <__eqdf2+0x3c>
 8001b18:	2001      	movs	r0, #1
 8001b1a:	45c8      	cmp	r8, r9
 8001b1c:	d1ee      	bne.n	8001afc <__eqdf2+0x3c>
 8001b1e:	4299      	cmp	r1, r3
 8001b20:	d006      	beq.n	8001b30 <__eqdf2+0x70>
 8001b22:	2c00      	cmp	r4, #0
 8001b24:	d1ea      	bne.n	8001afc <__eqdf2+0x3c>
 8001b26:	433e      	orrs	r6, r7
 8001b28:	0030      	movs	r0, r6
 8001b2a:	1e46      	subs	r6, r0, #1
 8001b2c:	41b0      	sbcs	r0, r6
 8001b2e:	e7e5      	b.n	8001afc <__eqdf2+0x3c>
 8001b30:	2000      	movs	r0, #0
 8001b32:	e7e3      	b.n	8001afc <__eqdf2+0x3c>
 8001b34:	000007ff 	.word	0x000007ff

08001b38 <__gedf2>:
 8001b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3a:	464e      	mov	r6, r9
 8001b3c:	4645      	mov	r5, r8
 8001b3e:	4657      	mov	r7, sl
 8001b40:	46de      	mov	lr, fp
 8001b42:	0004      	movs	r4, r0
 8001b44:	0018      	movs	r0, r3
 8001b46:	b5e0      	push	{r5, r6, r7, lr}
 8001b48:	0016      	movs	r6, r2
 8001b4a:	031b      	lsls	r3, r3, #12
 8001b4c:	0b1b      	lsrs	r3, r3, #12
 8001b4e:	4d32      	ldr	r5, [pc, #200]	; (8001c18 <__gedf2+0xe0>)
 8001b50:	030f      	lsls	r7, r1, #12
 8001b52:	004a      	lsls	r2, r1, #1
 8001b54:	4699      	mov	r9, r3
 8001b56:	0043      	lsls	r3, r0, #1
 8001b58:	46a4      	mov	ip, r4
 8001b5a:	46b0      	mov	r8, r6
 8001b5c:	0b3f      	lsrs	r7, r7, #12
 8001b5e:	0d52      	lsrs	r2, r2, #21
 8001b60:	0fc9      	lsrs	r1, r1, #31
 8001b62:	0d5b      	lsrs	r3, r3, #21
 8001b64:	0fc0      	lsrs	r0, r0, #31
 8001b66:	42aa      	cmp	r2, r5
 8001b68:	d029      	beq.n	8001bbe <__gedf2+0x86>
 8001b6a:	42ab      	cmp	r3, r5
 8001b6c:	d018      	beq.n	8001ba0 <__gedf2+0x68>
 8001b6e:	2a00      	cmp	r2, #0
 8001b70:	d12a      	bne.n	8001bc8 <__gedf2+0x90>
 8001b72:	433c      	orrs	r4, r7
 8001b74:	46a3      	mov	fp, r4
 8001b76:	4265      	negs	r5, r4
 8001b78:	4165      	adcs	r5, r4
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d102      	bne.n	8001b84 <__gedf2+0x4c>
 8001b7e:	464c      	mov	r4, r9
 8001b80:	4326      	orrs	r6, r4
 8001b82:	d027      	beq.n	8001bd4 <__gedf2+0x9c>
 8001b84:	2d00      	cmp	r5, #0
 8001b86:	d115      	bne.n	8001bb4 <__gedf2+0x7c>
 8001b88:	4281      	cmp	r1, r0
 8001b8a:	d028      	beq.n	8001bde <__gedf2+0xa6>
 8001b8c:	2002      	movs	r0, #2
 8001b8e:	3901      	subs	r1, #1
 8001b90:	4008      	ands	r0, r1
 8001b92:	3801      	subs	r0, #1
 8001b94:	bcf0      	pop	{r4, r5, r6, r7}
 8001b96:	46bb      	mov	fp, r7
 8001b98:	46b2      	mov	sl, r6
 8001b9a:	46a9      	mov	r9, r5
 8001b9c:	46a0      	mov	r8, r4
 8001b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ba0:	464d      	mov	r5, r9
 8001ba2:	432e      	orrs	r6, r5
 8001ba4:	d12f      	bne.n	8001c06 <__gedf2+0xce>
 8001ba6:	2a00      	cmp	r2, #0
 8001ba8:	d1ee      	bne.n	8001b88 <__gedf2+0x50>
 8001baa:	433c      	orrs	r4, r7
 8001bac:	4265      	negs	r5, r4
 8001bae:	4165      	adcs	r5, r4
 8001bb0:	2d00      	cmp	r5, #0
 8001bb2:	d0e9      	beq.n	8001b88 <__gedf2+0x50>
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	d1ed      	bne.n	8001b94 <__gedf2+0x5c>
 8001bb8:	2001      	movs	r0, #1
 8001bba:	4240      	negs	r0, r0
 8001bbc:	e7ea      	b.n	8001b94 <__gedf2+0x5c>
 8001bbe:	003d      	movs	r5, r7
 8001bc0:	4325      	orrs	r5, r4
 8001bc2:	d120      	bne.n	8001c06 <__gedf2+0xce>
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d0eb      	beq.n	8001ba0 <__gedf2+0x68>
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1dd      	bne.n	8001b88 <__gedf2+0x50>
 8001bcc:	464c      	mov	r4, r9
 8001bce:	4326      	orrs	r6, r4
 8001bd0:	d1da      	bne.n	8001b88 <__gedf2+0x50>
 8001bd2:	e7db      	b.n	8001b8c <__gedf2+0x54>
 8001bd4:	465b      	mov	r3, fp
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0db      	beq.n	8001b94 <__gedf2+0x5c>
 8001bdc:	e7d6      	b.n	8001b8c <__gedf2+0x54>
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dc0a      	bgt.n	8001bf8 <__gedf2+0xc0>
 8001be2:	dbe7      	blt.n	8001bb4 <__gedf2+0x7c>
 8001be4:	454f      	cmp	r7, r9
 8001be6:	d8d1      	bhi.n	8001b8c <__gedf2+0x54>
 8001be8:	d010      	beq.n	8001c0c <__gedf2+0xd4>
 8001bea:	2000      	movs	r0, #0
 8001bec:	454f      	cmp	r7, r9
 8001bee:	d2d1      	bcs.n	8001b94 <__gedf2+0x5c>
 8001bf0:	2900      	cmp	r1, #0
 8001bf2:	d0e1      	beq.n	8001bb8 <__gedf2+0x80>
 8001bf4:	0008      	movs	r0, r1
 8001bf6:	e7cd      	b.n	8001b94 <__gedf2+0x5c>
 8001bf8:	4243      	negs	r3, r0
 8001bfa:	4158      	adcs	r0, r3
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	4240      	negs	r0, r0
 8001c00:	4018      	ands	r0, r3
 8001c02:	3801      	subs	r0, #1
 8001c04:	e7c6      	b.n	8001b94 <__gedf2+0x5c>
 8001c06:	2002      	movs	r0, #2
 8001c08:	4240      	negs	r0, r0
 8001c0a:	e7c3      	b.n	8001b94 <__gedf2+0x5c>
 8001c0c:	45c4      	cmp	ip, r8
 8001c0e:	d8bd      	bhi.n	8001b8c <__gedf2+0x54>
 8001c10:	2000      	movs	r0, #0
 8001c12:	45c4      	cmp	ip, r8
 8001c14:	d2be      	bcs.n	8001b94 <__gedf2+0x5c>
 8001c16:	e7eb      	b.n	8001bf0 <__gedf2+0xb8>
 8001c18:	000007ff 	.word	0x000007ff

08001c1c <__ledf2>:
 8001c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c1e:	464e      	mov	r6, r9
 8001c20:	4645      	mov	r5, r8
 8001c22:	4657      	mov	r7, sl
 8001c24:	46de      	mov	lr, fp
 8001c26:	0004      	movs	r4, r0
 8001c28:	0018      	movs	r0, r3
 8001c2a:	b5e0      	push	{r5, r6, r7, lr}
 8001c2c:	0016      	movs	r6, r2
 8001c2e:	031b      	lsls	r3, r3, #12
 8001c30:	0b1b      	lsrs	r3, r3, #12
 8001c32:	4d31      	ldr	r5, [pc, #196]	; (8001cf8 <__ledf2+0xdc>)
 8001c34:	030f      	lsls	r7, r1, #12
 8001c36:	004a      	lsls	r2, r1, #1
 8001c38:	4699      	mov	r9, r3
 8001c3a:	0043      	lsls	r3, r0, #1
 8001c3c:	46a4      	mov	ip, r4
 8001c3e:	46b0      	mov	r8, r6
 8001c40:	0b3f      	lsrs	r7, r7, #12
 8001c42:	0d52      	lsrs	r2, r2, #21
 8001c44:	0fc9      	lsrs	r1, r1, #31
 8001c46:	0d5b      	lsrs	r3, r3, #21
 8001c48:	0fc0      	lsrs	r0, r0, #31
 8001c4a:	42aa      	cmp	r2, r5
 8001c4c:	d011      	beq.n	8001c72 <__ledf2+0x56>
 8001c4e:	42ab      	cmp	r3, r5
 8001c50:	d014      	beq.n	8001c7c <__ledf2+0x60>
 8001c52:	2a00      	cmp	r2, #0
 8001c54:	d12f      	bne.n	8001cb6 <__ledf2+0x9a>
 8001c56:	433c      	orrs	r4, r7
 8001c58:	46a3      	mov	fp, r4
 8001c5a:	4265      	negs	r5, r4
 8001c5c:	4165      	adcs	r5, r4
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d114      	bne.n	8001c8c <__ledf2+0x70>
 8001c62:	464c      	mov	r4, r9
 8001c64:	4326      	orrs	r6, r4
 8001c66:	d111      	bne.n	8001c8c <__ledf2+0x70>
 8001c68:	465b      	mov	r3, fp
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d017      	beq.n	8001ca0 <__ledf2+0x84>
 8001c70:	e010      	b.n	8001c94 <__ledf2+0x78>
 8001c72:	003d      	movs	r5, r7
 8001c74:	4325      	orrs	r5, r4
 8001c76:	d112      	bne.n	8001c9e <__ledf2+0x82>
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d11c      	bne.n	8001cb6 <__ledf2+0x9a>
 8001c7c:	464d      	mov	r5, r9
 8001c7e:	432e      	orrs	r6, r5
 8001c80:	d10d      	bne.n	8001c9e <__ledf2+0x82>
 8001c82:	2a00      	cmp	r2, #0
 8001c84:	d104      	bne.n	8001c90 <__ledf2+0x74>
 8001c86:	433c      	orrs	r4, r7
 8001c88:	4265      	negs	r5, r4
 8001c8a:	4165      	adcs	r5, r4
 8001c8c:	2d00      	cmp	r5, #0
 8001c8e:	d10d      	bne.n	8001cac <__ledf2+0x90>
 8001c90:	4281      	cmp	r1, r0
 8001c92:	d016      	beq.n	8001cc2 <__ledf2+0xa6>
 8001c94:	2002      	movs	r0, #2
 8001c96:	3901      	subs	r1, #1
 8001c98:	4008      	ands	r0, r1
 8001c9a:	3801      	subs	r0, #1
 8001c9c:	e000      	b.n	8001ca0 <__ledf2+0x84>
 8001c9e:	2002      	movs	r0, #2
 8001ca0:	bcf0      	pop	{r4, r5, r6, r7}
 8001ca2:	46bb      	mov	fp, r7
 8001ca4:	46b2      	mov	sl, r6
 8001ca6:	46a9      	mov	r9, r5
 8001ca8:	46a0      	mov	r8, r4
 8001caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cac:	2800      	cmp	r0, #0
 8001cae:	d1f7      	bne.n	8001ca0 <__ledf2+0x84>
 8001cb0:	2001      	movs	r0, #1
 8001cb2:	4240      	negs	r0, r0
 8001cb4:	e7f4      	b.n	8001ca0 <__ledf2+0x84>
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1ea      	bne.n	8001c90 <__ledf2+0x74>
 8001cba:	464c      	mov	r4, r9
 8001cbc:	4326      	orrs	r6, r4
 8001cbe:	d1e7      	bne.n	8001c90 <__ledf2+0x74>
 8001cc0:	e7e8      	b.n	8001c94 <__ledf2+0x78>
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dd06      	ble.n	8001cd4 <__ledf2+0xb8>
 8001cc6:	4243      	negs	r3, r0
 8001cc8:	4158      	adcs	r0, r3
 8001cca:	2302      	movs	r3, #2
 8001ccc:	4240      	negs	r0, r0
 8001cce:	4018      	ands	r0, r3
 8001cd0:	3801      	subs	r0, #1
 8001cd2:	e7e5      	b.n	8001ca0 <__ledf2+0x84>
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	dbe9      	blt.n	8001cac <__ledf2+0x90>
 8001cd8:	454f      	cmp	r7, r9
 8001cda:	d8db      	bhi.n	8001c94 <__ledf2+0x78>
 8001cdc:	d006      	beq.n	8001cec <__ledf2+0xd0>
 8001cde:	2000      	movs	r0, #0
 8001ce0:	454f      	cmp	r7, r9
 8001ce2:	d2dd      	bcs.n	8001ca0 <__ledf2+0x84>
 8001ce4:	2900      	cmp	r1, #0
 8001ce6:	d0e3      	beq.n	8001cb0 <__ledf2+0x94>
 8001ce8:	0008      	movs	r0, r1
 8001cea:	e7d9      	b.n	8001ca0 <__ledf2+0x84>
 8001cec:	45c4      	cmp	ip, r8
 8001cee:	d8d1      	bhi.n	8001c94 <__ledf2+0x78>
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	45c4      	cmp	ip, r8
 8001cf4:	d2d4      	bcs.n	8001ca0 <__ledf2+0x84>
 8001cf6:	e7f5      	b.n	8001ce4 <__ledf2+0xc8>
 8001cf8:	000007ff 	.word	0x000007ff

08001cfc <__aeabi_dmul>:
 8001cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfe:	4657      	mov	r7, sl
 8001d00:	464e      	mov	r6, r9
 8001d02:	4645      	mov	r5, r8
 8001d04:	46de      	mov	lr, fp
 8001d06:	b5e0      	push	{r5, r6, r7, lr}
 8001d08:	4698      	mov	r8, r3
 8001d0a:	030c      	lsls	r4, r1, #12
 8001d0c:	004b      	lsls	r3, r1, #1
 8001d0e:	0006      	movs	r6, r0
 8001d10:	4692      	mov	sl, r2
 8001d12:	b087      	sub	sp, #28
 8001d14:	0b24      	lsrs	r4, r4, #12
 8001d16:	0d5b      	lsrs	r3, r3, #21
 8001d18:	0fcf      	lsrs	r7, r1, #31
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d06c      	beq.n	8001df8 <__aeabi_dmul+0xfc>
 8001d1e:	4add      	ldr	r2, [pc, #884]	; (8002094 <__aeabi_dmul+0x398>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d100      	bne.n	8001d26 <__aeabi_dmul+0x2a>
 8001d24:	e086      	b.n	8001e34 <__aeabi_dmul+0x138>
 8001d26:	0f42      	lsrs	r2, r0, #29
 8001d28:	00e4      	lsls	r4, r4, #3
 8001d2a:	4314      	orrs	r4, r2
 8001d2c:	2280      	movs	r2, #128	; 0x80
 8001d2e:	0412      	lsls	r2, r2, #16
 8001d30:	4314      	orrs	r4, r2
 8001d32:	4ad9      	ldr	r2, [pc, #868]	; (8002098 <__aeabi_dmul+0x39c>)
 8001d34:	00c5      	lsls	r5, r0, #3
 8001d36:	4694      	mov	ip, r2
 8001d38:	4463      	add	r3, ip
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	4699      	mov	r9, r3
 8001d40:	469b      	mov	fp, r3
 8001d42:	4643      	mov	r3, r8
 8001d44:	4642      	mov	r2, r8
 8001d46:	031e      	lsls	r6, r3, #12
 8001d48:	0fd2      	lsrs	r2, r2, #31
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	4650      	mov	r0, sl
 8001d4e:	4690      	mov	r8, r2
 8001d50:	0b36      	lsrs	r6, r6, #12
 8001d52:	0d5b      	lsrs	r3, r3, #21
 8001d54:	d100      	bne.n	8001d58 <__aeabi_dmul+0x5c>
 8001d56:	e078      	b.n	8001e4a <__aeabi_dmul+0x14e>
 8001d58:	4ace      	ldr	r2, [pc, #824]	; (8002094 <__aeabi_dmul+0x398>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d01d      	beq.n	8001d9a <__aeabi_dmul+0x9e>
 8001d5e:	49ce      	ldr	r1, [pc, #824]	; (8002098 <__aeabi_dmul+0x39c>)
 8001d60:	0f42      	lsrs	r2, r0, #29
 8001d62:	468c      	mov	ip, r1
 8001d64:	9900      	ldr	r1, [sp, #0]
 8001d66:	4463      	add	r3, ip
 8001d68:	00f6      	lsls	r6, r6, #3
 8001d6a:	468c      	mov	ip, r1
 8001d6c:	4316      	orrs	r6, r2
 8001d6e:	2280      	movs	r2, #128	; 0x80
 8001d70:	449c      	add	ip, r3
 8001d72:	0412      	lsls	r2, r2, #16
 8001d74:	4663      	mov	r3, ip
 8001d76:	4316      	orrs	r6, r2
 8001d78:	00c2      	lsls	r2, r0, #3
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	9900      	ldr	r1, [sp, #0]
 8001d80:	4643      	mov	r3, r8
 8001d82:	3101      	adds	r1, #1
 8001d84:	468c      	mov	ip, r1
 8001d86:	4649      	mov	r1, r9
 8001d88:	407b      	eors	r3, r7
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	290f      	cmp	r1, #15
 8001d8e:	d900      	bls.n	8001d92 <__aeabi_dmul+0x96>
 8001d90:	e07e      	b.n	8001e90 <__aeabi_dmul+0x194>
 8001d92:	4bc2      	ldr	r3, [pc, #776]	; (800209c <__aeabi_dmul+0x3a0>)
 8001d94:	0089      	lsls	r1, r1, #2
 8001d96:	5859      	ldr	r1, [r3, r1]
 8001d98:	468f      	mov	pc, r1
 8001d9a:	4652      	mov	r2, sl
 8001d9c:	9b00      	ldr	r3, [sp, #0]
 8001d9e:	4332      	orrs	r2, r6
 8001da0:	d000      	beq.n	8001da4 <__aeabi_dmul+0xa8>
 8001da2:	e156      	b.n	8002052 <__aeabi_dmul+0x356>
 8001da4:	49bb      	ldr	r1, [pc, #748]	; (8002094 <__aeabi_dmul+0x398>)
 8001da6:	2600      	movs	r6, #0
 8001da8:	468c      	mov	ip, r1
 8001daa:	4463      	add	r3, ip
 8001dac:	4649      	mov	r1, r9
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	2302      	movs	r3, #2
 8001db2:	4319      	orrs	r1, r3
 8001db4:	4689      	mov	r9, r1
 8001db6:	2002      	movs	r0, #2
 8001db8:	e7e1      	b.n	8001d7e <__aeabi_dmul+0x82>
 8001dba:	4643      	mov	r3, r8
 8001dbc:	9301      	str	r3, [sp, #4]
 8001dbe:	0034      	movs	r4, r6
 8001dc0:	0015      	movs	r5, r2
 8001dc2:	4683      	mov	fp, r0
 8001dc4:	465b      	mov	r3, fp
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d05e      	beq.n	8001e88 <__aeabi_dmul+0x18c>
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dmul+0xd4>
 8001dce:	e1f3      	b.n	80021b8 <__aeabi_dmul+0x4bc>
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d000      	beq.n	8001dd6 <__aeabi_dmul+0xda>
 8001dd4:	e118      	b.n	8002008 <__aeabi_dmul+0x30c>
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2400      	movs	r4, #0
 8001dda:	2500      	movs	r5, #0
 8001ddc:	9b01      	ldr	r3, [sp, #4]
 8001dde:	0512      	lsls	r2, r2, #20
 8001de0:	4322      	orrs	r2, r4
 8001de2:	07db      	lsls	r3, r3, #31
 8001de4:	431a      	orrs	r2, r3
 8001de6:	0028      	movs	r0, r5
 8001de8:	0011      	movs	r1, r2
 8001dea:	b007      	add	sp, #28
 8001dec:	bcf0      	pop	{r4, r5, r6, r7}
 8001dee:	46bb      	mov	fp, r7
 8001df0:	46b2      	mov	sl, r6
 8001df2:	46a9      	mov	r9, r5
 8001df4:	46a0      	mov	r8, r4
 8001df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001df8:	0025      	movs	r5, r4
 8001dfa:	4305      	orrs	r5, r0
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dmul+0x104>
 8001dfe:	e141      	b.n	8002084 <__aeabi_dmul+0x388>
 8001e00:	2c00      	cmp	r4, #0
 8001e02:	d100      	bne.n	8001e06 <__aeabi_dmul+0x10a>
 8001e04:	e1ad      	b.n	8002162 <__aeabi_dmul+0x466>
 8001e06:	0020      	movs	r0, r4
 8001e08:	f000 fe68 	bl	8002adc <__clzsi2>
 8001e0c:	0001      	movs	r1, r0
 8001e0e:	0002      	movs	r2, r0
 8001e10:	390b      	subs	r1, #11
 8001e12:	231d      	movs	r3, #29
 8001e14:	0010      	movs	r0, r2
 8001e16:	1a5b      	subs	r3, r3, r1
 8001e18:	0031      	movs	r1, r6
 8001e1a:	0035      	movs	r5, r6
 8001e1c:	3808      	subs	r0, #8
 8001e1e:	4084      	lsls	r4, r0
 8001e20:	40d9      	lsrs	r1, r3
 8001e22:	4085      	lsls	r5, r0
 8001e24:	430c      	orrs	r4, r1
 8001e26:	489e      	ldr	r0, [pc, #632]	; (80020a0 <__aeabi_dmul+0x3a4>)
 8001e28:	1a83      	subs	r3, r0, r2
 8001e2a:	9300      	str	r3, [sp, #0]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	4699      	mov	r9, r3
 8001e30:	469b      	mov	fp, r3
 8001e32:	e786      	b.n	8001d42 <__aeabi_dmul+0x46>
 8001e34:	0005      	movs	r5, r0
 8001e36:	4325      	orrs	r5, r4
 8001e38:	d000      	beq.n	8001e3c <__aeabi_dmul+0x140>
 8001e3a:	e11c      	b.n	8002076 <__aeabi_dmul+0x37a>
 8001e3c:	2208      	movs	r2, #8
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	2302      	movs	r3, #2
 8001e42:	2400      	movs	r4, #0
 8001e44:	4691      	mov	r9, r2
 8001e46:	469b      	mov	fp, r3
 8001e48:	e77b      	b.n	8001d42 <__aeabi_dmul+0x46>
 8001e4a:	4652      	mov	r2, sl
 8001e4c:	4332      	orrs	r2, r6
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dmul+0x156>
 8001e50:	e10a      	b.n	8002068 <__aeabi_dmul+0x36c>
 8001e52:	2e00      	cmp	r6, #0
 8001e54:	d100      	bne.n	8001e58 <__aeabi_dmul+0x15c>
 8001e56:	e176      	b.n	8002146 <__aeabi_dmul+0x44a>
 8001e58:	0030      	movs	r0, r6
 8001e5a:	f000 fe3f 	bl	8002adc <__clzsi2>
 8001e5e:	0002      	movs	r2, r0
 8001e60:	3a0b      	subs	r2, #11
 8001e62:	231d      	movs	r3, #29
 8001e64:	0001      	movs	r1, r0
 8001e66:	1a9b      	subs	r3, r3, r2
 8001e68:	4652      	mov	r2, sl
 8001e6a:	3908      	subs	r1, #8
 8001e6c:	40da      	lsrs	r2, r3
 8001e6e:	408e      	lsls	r6, r1
 8001e70:	4316      	orrs	r6, r2
 8001e72:	4652      	mov	r2, sl
 8001e74:	408a      	lsls	r2, r1
 8001e76:	9b00      	ldr	r3, [sp, #0]
 8001e78:	4989      	ldr	r1, [pc, #548]	; (80020a0 <__aeabi_dmul+0x3a4>)
 8001e7a:	1a18      	subs	r0, r3, r0
 8001e7c:	0003      	movs	r3, r0
 8001e7e:	468c      	mov	ip, r1
 8001e80:	4463      	add	r3, ip
 8001e82:	2000      	movs	r0, #0
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	e77a      	b.n	8001d7e <__aeabi_dmul+0x82>
 8001e88:	2400      	movs	r4, #0
 8001e8a:	2500      	movs	r5, #0
 8001e8c:	4a81      	ldr	r2, [pc, #516]	; (8002094 <__aeabi_dmul+0x398>)
 8001e8e:	e7a5      	b.n	8001ddc <__aeabi_dmul+0xe0>
 8001e90:	0c2f      	lsrs	r7, r5, #16
 8001e92:	042d      	lsls	r5, r5, #16
 8001e94:	0c2d      	lsrs	r5, r5, #16
 8001e96:	002b      	movs	r3, r5
 8001e98:	0c11      	lsrs	r1, r2, #16
 8001e9a:	0412      	lsls	r2, r2, #16
 8001e9c:	0c12      	lsrs	r2, r2, #16
 8001e9e:	4353      	muls	r3, r2
 8001ea0:	4698      	mov	r8, r3
 8001ea2:	0013      	movs	r3, r2
 8001ea4:	0028      	movs	r0, r5
 8001ea6:	437b      	muls	r3, r7
 8001ea8:	4699      	mov	r9, r3
 8001eaa:	4348      	muls	r0, r1
 8001eac:	4448      	add	r0, r9
 8001eae:	4683      	mov	fp, r0
 8001eb0:	4640      	mov	r0, r8
 8001eb2:	000b      	movs	r3, r1
 8001eb4:	0c00      	lsrs	r0, r0, #16
 8001eb6:	4682      	mov	sl, r0
 8001eb8:	4658      	mov	r0, fp
 8001eba:	437b      	muls	r3, r7
 8001ebc:	4450      	add	r0, sl
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	4581      	cmp	r9, r0
 8001ec2:	d906      	bls.n	8001ed2 <__aeabi_dmul+0x1d6>
 8001ec4:	469a      	mov	sl, r3
 8001ec6:	2380      	movs	r3, #128	; 0x80
 8001ec8:	025b      	lsls	r3, r3, #9
 8001eca:	4699      	mov	r9, r3
 8001ecc:	44ca      	add	sl, r9
 8001ece:	4653      	mov	r3, sl
 8001ed0:	9302      	str	r3, [sp, #8]
 8001ed2:	0c03      	lsrs	r3, r0, #16
 8001ed4:	469b      	mov	fp, r3
 8001ed6:	4643      	mov	r3, r8
 8001ed8:	041b      	lsls	r3, r3, #16
 8001eda:	0400      	lsls	r0, r0, #16
 8001edc:	0c1b      	lsrs	r3, r3, #16
 8001ede:	4698      	mov	r8, r3
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	4443      	add	r3, r8
 8001ee4:	9304      	str	r3, [sp, #16]
 8001ee6:	0c33      	lsrs	r3, r6, #16
 8001ee8:	4699      	mov	r9, r3
 8001eea:	002b      	movs	r3, r5
 8001eec:	0436      	lsls	r6, r6, #16
 8001eee:	0c36      	lsrs	r6, r6, #16
 8001ef0:	4373      	muls	r3, r6
 8001ef2:	4698      	mov	r8, r3
 8001ef4:	0033      	movs	r3, r6
 8001ef6:	437b      	muls	r3, r7
 8001ef8:	469a      	mov	sl, r3
 8001efa:	464b      	mov	r3, r9
 8001efc:	435d      	muls	r5, r3
 8001efe:	435f      	muls	r7, r3
 8001f00:	4643      	mov	r3, r8
 8001f02:	4455      	add	r5, sl
 8001f04:	0c18      	lsrs	r0, r3, #16
 8001f06:	1940      	adds	r0, r0, r5
 8001f08:	4582      	cmp	sl, r0
 8001f0a:	d903      	bls.n	8001f14 <__aeabi_dmul+0x218>
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	025b      	lsls	r3, r3, #9
 8001f10:	469a      	mov	sl, r3
 8001f12:	4457      	add	r7, sl
 8001f14:	0c05      	lsrs	r5, r0, #16
 8001f16:	19eb      	adds	r3, r5, r7
 8001f18:	9305      	str	r3, [sp, #20]
 8001f1a:	4643      	mov	r3, r8
 8001f1c:	041d      	lsls	r5, r3, #16
 8001f1e:	0c2d      	lsrs	r5, r5, #16
 8001f20:	0400      	lsls	r0, r0, #16
 8001f22:	1940      	adds	r0, r0, r5
 8001f24:	0c25      	lsrs	r5, r4, #16
 8001f26:	0424      	lsls	r4, r4, #16
 8001f28:	0c24      	lsrs	r4, r4, #16
 8001f2a:	0027      	movs	r7, r4
 8001f2c:	4357      	muls	r7, r2
 8001f2e:	436a      	muls	r2, r5
 8001f30:	4690      	mov	r8, r2
 8001f32:	002a      	movs	r2, r5
 8001f34:	0c3b      	lsrs	r3, r7, #16
 8001f36:	469a      	mov	sl, r3
 8001f38:	434a      	muls	r2, r1
 8001f3a:	4361      	muls	r1, r4
 8001f3c:	4441      	add	r1, r8
 8001f3e:	4451      	add	r1, sl
 8001f40:	4483      	add	fp, r0
 8001f42:	4588      	cmp	r8, r1
 8001f44:	d903      	bls.n	8001f4e <__aeabi_dmul+0x252>
 8001f46:	2380      	movs	r3, #128	; 0x80
 8001f48:	025b      	lsls	r3, r3, #9
 8001f4a:	4698      	mov	r8, r3
 8001f4c:	4442      	add	r2, r8
 8001f4e:	043f      	lsls	r7, r7, #16
 8001f50:	0c0b      	lsrs	r3, r1, #16
 8001f52:	0c3f      	lsrs	r7, r7, #16
 8001f54:	0409      	lsls	r1, r1, #16
 8001f56:	19c9      	adds	r1, r1, r7
 8001f58:	0027      	movs	r7, r4
 8001f5a:	4698      	mov	r8, r3
 8001f5c:	464b      	mov	r3, r9
 8001f5e:	4377      	muls	r7, r6
 8001f60:	435c      	muls	r4, r3
 8001f62:	436e      	muls	r6, r5
 8001f64:	435d      	muls	r5, r3
 8001f66:	0c3b      	lsrs	r3, r7, #16
 8001f68:	4699      	mov	r9, r3
 8001f6a:	19a4      	adds	r4, r4, r6
 8001f6c:	444c      	add	r4, r9
 8001f6e:	4442      	add	r2, r8
 8001f70:	9503      	str	r5, [sp, #12]
 8001f72:	42a6      	cmp	r6, r4
 8001f74:	d904      	bls.n	8001f80 <__aeabi_dmul+0x284>
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	025b      	lsls	r3, r3, #9
 8001f7a:	4698      	mov	r8, r3
 8001f7c:	4445      	add	r5, r8
 8001f7e:	9503      	str	r5, [sp, #12]
 8001f80:	9b02      	ldr	r3, [sp, #8]
 8001f82:	043f      	lsls	r7, r7, #16
 8001f84:	445b      	add	r3, fp
 8001f86:	001e      	movs	r6, r3
 8001f88:	4283      	cmp	r3, r0
 8001f8a:	4180      	sbcs	r0, r0
 8001f8c:	0423      	lsls	r3, r4, #16
 8001f8e:	4698      	mov	r8, r3
 8001f90:	9b05      	ldr	r3, [sp, #20]
 8001f92:	0c3f      	lsrs	r7, r7, #16
 8001f94:	4447      	add	r7, r8
 8001f96:	4698      	mov	r8, r3
 8001f98:	1876      	adds	r6, r6, r1
 8001f9a:	428e      	cmp	r6, r1
 8001f9c:	4189      	sbcs	r1, r1
 8001f9e:	4447      	add	r7, r8
 8001fa0:	4240      	negs	r0, r0
 8001fa2:	183d      	adds	r5, r7, r0
 8001fa4:	46a8      	mov	r8, r5
 8001fa6:	4693      	mov	fp, r2
 8001fa8:	4249      	negs	r1, r1
 8001faa:	468a      	mov	sl, r1
 8001fac:	44c3      	add	fp, r8
 8001fae:	429f      	cmp	r7, r3
 8001fb0:	41bf      	sbcs	r7, r7
 8001fb2:	4580      	cmp	r8, r0
 8001fb4:	4180      	sbcs	r0, r0
 8001fb6:	9b03      	ldr	r3, [sp, #12]
 8001fb8:	44da      	add	sl, fp
 8001fba:	4698      	mov	r8, r3
 8001fbc:	4653      	mov	r3, sl
 8001fbe:	4240      	negs	r0, r0
 8001fc0:	427f      	negs	r7, r7
 8001fc2:	4307      	orrs	r7, r0
 8001fc4:	0c24      	lsrs	r4, r4, #16
 8001fc6:	4593      	cmp	fp, r2
 8001fc8:	4192      	sbcs	r2, r2
 8001fca:	458a      	cmp	sl, r1
 8001fcc:	4189      	sbcs	r1, r1
 8001fce:	193f      	adds	r7, r7, r4
 8001fd0:	0ddc      	lsrs	r4, r3, #23
 8001fd2:	9b04      	ldr	r3, [sp, #16]
 8001fd4:	0275      	lsls	r5, r6, #9
 8001fd6:	431d      	orrs	r5, r3
 8001fd8:	1e68      	subs	r0, r5, #1
 8001fda:	4185      	sbcs	r5, r0
 8001fdc:	4653      	mov	r3, sl
 8001fde:	4252      	negs	r2, r2
 8001fe0:	4249      	negs	r1, r1
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	18bf      	adds	r7, r7, r2
 8001fe6:	4447      	add	r7, r8
 8001fe8:	0df6      	lsrs	r6, r6, #23
 8001fea:	027f      	lsls	r7, r7, #9
 8001fec:	4335      	orrs	r5, r6
 8001fee:	025a      	lsls	r2, r3, #9
 8001ff0:	433c      	orrs	r4, r7
 8001ff2:	4315      	orrs	r5, r2
 8001ff4:	01fb      	lsls	r3, r7, #7
 8001ff6:	d400      	bmi.n	8001ffa <__aeabi_dmul+0x2fe>
 8001ff8:	e0c1      	b.n	800217e <__aeabi_dmul+0x482>
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	086a      	lsrs	r2, r5, #1
 8001ffe:	400d      	ands	r5, r1
 8002000:	4315      	orrs	r5, r2
 8002002:	07e2      	lsls	r2, r4, #31
 8002004:	4315      	orrs	r5, r2
 8002006:	0864      	lsrs	r4, r4, #1
 8002008:	4926      	ldr	r1, [pc, #152]	; (80020a4 <__aeabi_dmul+0x3a8>)
 800200a:	4461      	add	r1, ip
 800200c:	2900      	cmp	r1, #0
 800200e:	dd56      	ble.n	80020be <__aeabi_dmul+0x3c2>
 8002010:	076b      	lsls	r3, r5, #29
 8002012:	d009      	beq.n	8002028 <__aeabi_dmul+0x32c>
 8002014:	220f      	movs	r2, #15
 8002016:	402a      	ands	r2, r5
 8002018:	2a04      	cmp	r2, #4
 800201a:	d005      	beq.n	8002028 <__aeabi_dmul+0x32c>
 800201c:	1d2a      	adds	r2, r5, #4
 800201e:	42aa      	cmp	r2, r5
 8002020:	41ad      	sbcs	r5, r5
 8002022:	426d      	negs	r5, r5
 8002024:	1964      	adds	r4, r4, r5
 8002026:	0015      	movs	r5, r2
 8002028:	01e3      	lsls	r3, r4, #7
 800202a:	d504      	bpl.n	8002036 <__aeabi_dmul+0x33a>
 800202c:	2180      	movs	r1, #128	; 0x80
 800202e:	4a1e      	ldr	r2, [pc, #120]	; (80020a8 <__aeabi_dmul+0x3ac>)
 8002030:	00c9      	lsls	r1, r1, #3
 8002032:	4014      	ands	r4, r2
 8002034:	4461      	add	r1, ip
 8002036:	4a1d      	ldr	r2, [pc, #116]	; (80020ac <__aeabi_dmul+0x3b0>)
 8002038:	4291      	cmp	r1, r2
 800203a:	dd00      	ble.n	800203e <__aeabi_dmul+0x342>
 800203c:	e724      	b.n	8001e88 <__aeabi_dmul+0x18c>
 800203e:	0762      	lsls	r2, r4, #29
 8002040:	08ed      	lsrs	r5, r5, #3
 8002042:	0264      	lsls	r4, r4, #9
 8002044:	0549      	lsls	r1, r1, #21
 8002046:	4315      	orrs	r5, r2
 8002048:	0b24      	lsrs	r4, r4, #12
 800204a:	0d4a      	lsrs	r2, r1, #21
 800204c:	e6c6      	b.n	8001ddc <__aeabi_dmul+0xe0>
 800204e:	9701      	str	r7, [sp, #4]
 8002050:	e6b8      	b.n	8001dc4 <__aeabi_dmul+0xc8>
 8002052:	4a10      	ldr	r2, [pc, #64]	; (8002094 <__aeabi_dmul+0x398>)
 8002054:	2003      	movs	r0, #3
 8002056:	4694      	mov	ip, r2
 8002058:	4463      	add	r3, ip
 800205a:	464a      	mov	r2, r9
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	2303      	movs	r3, #3
 8002060:	431a      	orrs	r2, r3
 8002062:	4691      	mov	r9, r2
 8002064:	4652      	mov	r2, sl
 8002066:	e68a      	b.n	8001d7e <__aeabi_dmul+0x82>
 8002068:	4649      	mov	r1, r9
 800206a:	2301      	movs	r3, #1
 800206c:	4319      	orrs	r1, r3
 800206e:	4689      	mov	r9, r1
 8002070:	2600      	movs	r6, #0
 8002072:	2001      	movs	r0, #1
 8002074:	e683      	b.n	8001d7e <__aeabi_dmul+0x82>
 8002076:	220c      	movs	r2, #12
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	2303      	movs	r3, #3
 800207c:	0005      	movs	r5, r0
 800207e:	4691      	mov	r9, r2
 8002080:	469b      	mov	fp, r3
 8002082:	e65e      	b.n	8001d42 <__aeabi_dmul+0x46>
 8002084:	2304      	movs	r3, #4
 8002086:	4699      	mov	r9, r3
 8002088:	2300      	movs	r3, #0
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	3301      	adds	r3, #1
 800208e:	2400      	movs	r4, #0
 8002090:	469b      	mov	fp, r3
 8002092:	e656      	b.n	8001d42 <__aeabi_dmul+0x46>
 8002094:	000007ff 	.word	0x000007ff
 8002098:	fffffc01 	.word	0xfffffc01
 800209c:	0800a478 	.word	0x0800a478
 80020a0:	fffffc0d 	.word	0xfffffc0d
 80020a4:	000003ff 	.word	0x000003ff
 80020a8:	feffffff 	.word	0xfeffffff
 80020ac:	000007fe 	.word	0x000007fe
 80020b0:	2300      	movs	r3, #0
 80020b2:	2480      	movs	r4, #128	; 0x80
 80020b4:	2500      	movs	r5, #0
 80020b6:	4a44      	ldr	r2, [pc, #272]	; (80021c8 <__aeabi_dmul+0x4cc>)
 80020b8:	9301      	str	r3, [sp, #4]
 80020ba:	0324      	lsls	r4, r4, #12
 80020bc:	e68e      	b.n	8001ddc <__aeabi_dmul+0xe0>
 80020be:	2001      	movs	r0, #1
 80020c0:	1a40      	subs	r0, r0, r1
 80020c2:	2838      	cmp	r0, #56	; 0x38
 80020c4:	dd00      	ble.n	80020c8 <__aeabi_dmul+0x3cc>
 80020c6:	e686      	b.n	8001dd6 <__aeabi_dmul+0xda>
 80020c8:	281f      	cmp	r0, #31
 80020ca:	dd5b      	ble.n	8002184 <__aeabi_dmul+0x488>
 80020cc:	221f      	movs	r2, #31
 80020ce:	0023      	movs	r3, r4
 80020d0:	4252      	negs	r2, r2
 80020d2:	1a51      	subs	r1, r2, r1
 80020d4:	40cb      	lsrs	r3, r1
 80020d6:	0019      	movs	r1, r3
 80020d8:	2820      	cmp	r0, #32
 80020da:	d003      	beq.n	80020e4 <__aeabi_dmul+0x3e8>
 80020dc:	4a3b      	ldr	r2, [pc, #236]	; (80021cc <__aeabi_dmul+0x4d0>)
 80020de:	4462      	add	r2, ip
 80020e0:	4094      	lsls	r4, r2
 80020e2:	4325      	orrs	r5, r4
 80020e4:	1e6a      	subs	r2, r5, #1
 80020e6:	4195      	sbcs	r5, r2
 80020e8:	002a      	movs	r2, r5
 80020ea:	430a      	orrs	r2, r1
 80020ec:	2107      	movs	r1, #7
 80020ee:	000d      	movs	r5, r1
 80020f0:	2400      	movs	r4, #0
 80020f2:	4015      	ands	r5, r2
 80020f4:	4211      	tst	r1, r2
 80020f6:	d05b      	beq.n	80021b0 <__aeabi_dmul+0x4b4>
 80020f8:	210f      	movs	r1, #15
 80020fa:	2400      	movs	r4, #0
 80020fc:	4011      	ands	r1, r2
 80020fe:	2904      	cmp	r1, #4
 8002100:	d053      	beq.n	80021aa <__aeabi_dmul+0x4ae>
 8002102:	1d11      	adds	r1, r2, #4
 8002104:	4291      	cmp	r1, r2
 8002106:	4192      	sbcs	r2, r2
 8002108:	4252      	negs	r2, r2
 800210a:	18a4      	adds	r4, r4, r2
 800210c:	000a      	movs	r2, r1
 800210e:	0223      	lsls	r3, r4, #8
 8002110:	d54b      	bpl.n	80021aa <__aeabi_dmul+0x4ae>
 8002112:	2201      	movs	r2, #1
 8002114:	2400      	movs	r4, #0
 8002116:	2500      	movs	r5, #0
 8002118:	e660      	b.n	8001ddc <__aeabi_dmul+0xe0>
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	031b      	lsls	r3, r3, #12
 800211e:	421c      	tst	r4, r3
 8002120:	d009      	beq.n	8002136 <__aeabi_dmul+0x43a>
 8002122:	421e      	tst	r6, r3
 8002124:	d107      	bne.n	8002136 <__aeabi_dmul+0x43a>
 8002126:	4333      	orrs	r3, r6
 8002128:	031c      	lsls	r4, r3, #12
 800212a:	4643      	mov	r3, r8
 800212c:	0015      	movs	r5, r2
 800212e:	0b24      	lsrs	r4, r4, #12
 8002130:	4a25      	ldr	r2, [pc, #148]	; (80021c8 <__aeabi_dmul+0x4cc>)
 8002132:	9301      	str	r3, [sp, #4]
 8002134:	e652      	b.n	8001ddc <__aeabi_dmul+0xe0>
 8002136:	2280      	movs	r2, #128	; 0x80
 8002138:	0312      	lsls	r2, r2, #12
 800213a:	4314      	orrs	r4, r2
 800213c:	0324      	lsls	r4, r4, #12
 800213e:	4a22      	ldr	r2, [pc, #136]	; (80021c8 <__aeabi_dmul+0x4cc>)
 8002140:	0b24      	lsrs	r4, r4, #12
 8002142:	9701      	str	r7, [sp, #4]
 8002144:	e64a      	b.n	8001ddc <__aeabi_dmul+0xe0>
 8002146:	f000 fcc9 	bl	8002adc <__clzsi2>
 800214a:	0003      	movs	r3, r0
 800214c:	001a      	movs	r2, r3
 800214e:	3215      	adds	r2, #21
 8002150:	3020      	adds	r0, #32
 8002152:	2a1c      	cmp	r2, #28
 8002154:	dc00      	bgt.n	8002158 <__aeabi_dmul+0x45c>
 8002156:	e684      	b.n	8001e62 <__aeabi_dmul+0x166>
 8002158:	4656      	mov	r6, sl
 800215a:	3b08      	subs	r3, #8
 800215c:	2200      	movs	r2, #0
 800215e:	409e      	lsls	r6, r3
 8002160:	e689      	b.n	8001e76 <__aeabi_dmul+0x17a>
 8002162:	f000 fcbb 	bl	8002adc <__clzsi2>
 8002166:	0001      	movs	r1, r0
 8002168:	0002      	movs	r2, r0
 800216a:	3115      	adds	r1, #21
 800216c:	3220      	adds	r2, #32
 800216e:	291c      	cmp	r1, #28
 8002170:	dc00      	bgt.n	8002174 <__aeabi_dmul+0x478>
 8002172:	e64e      	b.n	8001e12 <__aeabi_dmul+0x116>
 8002174:	0034      	movs	r4, r6
 8002176:	3808      	subs	r0, #8
 8002178:	2500      	movs	r5, #0
 800217a:	4084      	lsls	r4, r0
 800217c:	e653      	b.n	8001e26 <__aeabi_dmul+0x12a>
 800217e:	9b00      	ldr	r3, [sp, #0]
 8002180:	469c      	mov	ip, r3
 8002182:	e741      	b.n	8002008 <__aeabi_dmul+0x30c>
 8002184:	4912      	ldr	r1, [pc, #72]	; (80021d0 <__aeabi_dmul+0x4d4>)
 8002186:	0022      	movs	r2, r4
 8002188:	4461      	add	r1, ip
 800218a:	002e      	movs	r6, r5
 800218c:	408d      	lsls	r5, r1
 800218e:	408a      	lsls	r2, r1
 8002190:	40c6      	lsrs	r6, r0
 8002192:	1e69      	subs	r1, r5, #1
 8002194:	418d      	sbcs	r5, r1
 8002196:	4332      	orrs	r2, r6
 8002198:	432a      	orrs	r2, r5
 800219a:	40c4      	lsrs	r4, r0
 800219c:	0753      	lsls	r3, r2, #29
 800219e:	d0b6      	beq.n	800210e <__aeabi_dmul+0x412>
 80021a0:	210f      	movs	r1, #15
 80021a2:	4011      	ands	r1, r2
 80021a4:	2904      	cmp	r1, #4
 80021a6:	d1ac      	bne.n	8002102 <__aeabi_dmul+0x406>
 80021a8:	e7b1      	b.n	800210e <__aeabi_dmul+0x412>
 80021aa:	0765      	lsls	r5, r4, #29
 80021ac:	0264      	lsls	r4, r4, #9
 80021ae:	0b24      	lsrs	r4, r4, #12
 80021b0:	08d2      	lsrs	r2, r2, #3
 80021b2:	4315      	orrs	r5, r2
 80021b4:	2200      	movs	r2, #0
 80021b6:	e611      	b.n	8001ddc <__aeabi_dmul+0xe0>
 80021b8:	2280      	movs	r2, #128	; 0x80
 80021ba:	0312      	lsls	r2, r2, #12
 80021bc:	4314      	orrs	r4, r2
 80021be:	0324      	lsls	r4, r4, #12
 80021c0:	4a01      	ldr	r2, [pc, #4]	; (80021c8 <__aeabi_dmul+0x4cc>)
 80021c2:	0b24      	lsrs	r4, r4, #12
 80021c4:	e60a      	b.n	8001ddc <__aeabi_dmul+0xe0>
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	000007ff 	.word	0x000007ff
 80021cc:	0000043e 	.word	0x0000043e
 80021d0:	0000041e 	.word	0x0000041e

080021d4 <__aeabi_dsub>:
 80021d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d6:	4657      	mov	r7, sl
 80021d8:	464e      	mov	r6, r9
 80021da:	4645      	mov	r5, r8
 80021dc:	46de      	mov	lr, fp
 80021de:	0004      	movs	r4, r0
 80021e0:	b5e0      	push	{r5, r6, r7, lr}
 80021e2:	001f      	movs	r7, r3
 80021e4:	0010      	movs	r0, r2
 80021e6:	030b      	lsls	r3, r1, #12
 80021e8:	0f62      	lsrs	r2, r4, #29
 80021ea:	004e      	lsls	r6, r1, #1
 80021ec:	0fcd      	lsrs	r5, r1, #31
 80021ee:	0a5b      	lsrs	r3, r3, #9
 80021f0:	0339      	lsls	r1, r7, #12
 80021f2:	4313      	orrs	r3, r2
 80021f4:	0a49      	lsrs	r1, r1, #9
 80021f6:	00e2      	lsls	r2, r4, #3
 80021f8:	0f44      	lsrs	r4, r0, #29
 80021fa:	4321      	orrs	r1, r4
 80021fc:	4cc2      	ldr	r4, [pc, #776]	; (8002508 <__aeabi_dsub+0x334>)
 80021fe:	4691      	mov	r9, r2
 8002200:	4692      	mov	sl, r2
 8002202:	00c0      	lsls	r0, r0, #3
 8002204:	007a      	lsls	r2, r7, #1
 8002206:	4680      	mov	r8, r0
 8002208:	0d76      	lsrs	r6, r6, #21
 800220a:	0d52      	lsrs	r2, r2, #21
 800220c:	0fff      	lsrs	r7, r7, #31
 800220e:	42a2      	cmp	r2, r4
 8002210:	d100      	bne.n	8002214 <__aeabi_dsub+0x40>
 8002212:	e0b4      	b.n	800237e <__aeabi_dsub+0x1aa>
 8002214:	2401      	movs	r4, #1
 8002216:	4067      	eors	r7, r4
 8002218:	46bb      	mov	fp, r7
 800221a:	42bd      	cmp	r5, r7
 800221c:	d100      	bne.n	8002220 <__aeabi_dsub+0x4c>
 800221e:	e088      	b.n	8002332 <__aeabi_dsub+0x15e>
 8002220:	1ab4      	subs	r4, r6, r2
 8002222:	46a4      	mov	ip, r4
 8002224:	2c00      	cmp	r4, #0
 8002226:	dc00      	bgt.n	800222a <__aeabi_dsub+0x56>
 8002228:	e0b2      	b.n	8002390 <__aeabi_dsub+0x1bc>
 800222a:	2a00      	cmp	r2, #0
 800222c:	d100      	bne.n	8002230 <__aeabi_dsub+0x5c>
 800222e:	e0c5      	b.n	80023bc <__aeabi_dsub+0x1e8>
 8002230:	4ab5      	ldr	r2, [pc, #724]	; (8002508 <__aeabi_dsub+0x334>)
 8002232:	4296      	cmp	r6, r2
 8002234:	d100      	bne.n	8002238 <__aeabi_dsub+0x64>
 8002236:	e28b      	b.n	8002750 <__aeabi_dsub+0x57c>
 8002238:	2280      	movs	r2, #128	; 0x80
 800223a:	0412      	lsls	r2, r2, #16
 800223c:	4311      	orrs	r1, r2
 800223e:	4662      	mov	r2, ip
 8002240:	2a38      	cmp	r2, #56	; 0x38
 8002242:	dd00      	ble.n	8002246 <__aeabi_dsub+0x72>
 8002244:	e1a1      	b.n	800258a <__aeabi_dsub+0x3b6>
 8002246:	2a1f      	cmp	r2, #31
 8002248:	dd00      	ble.n	800224c <__aeabi_dsub+0x78>
 800224a:	e216      	b.n	800267a <__aeabi_dsub+0x4a6>
 800224c:	2720      	movs	r7, #32
 800224e:	000c      	movs	r4, r1
 8002250:	1abf      	subs	r7, r7, r2
 8002252:	40bc      	lsls	r4, r7
 8002254:	0002      	movs	r2, r0
 8002256:	46a0      	mov	r8, r4
 8002258:	4664      	mov	r4, ip
 800225a:	40b8      	lsls	r0, r7
 800225c:	40e2      	lsrs	r2, r4
 800225e:	4644      	mov	r4, r8
 8002260:	4314      	orrs	r4, r2
 8002262:	0002      	movs	r2, r0
 8002264:	1e50      	subs	r0, r2, #1
 8002266:	4182      	sbcs	r2, r0
 8002268:	4660      	mov	r0, ip
 800226a:	40c1      	lsrs	r1, r0
 800226c:	4322      	orrs	r2, r4
 800226e:	1a5b      	subs	r3, r3, r1
 8002270:	4649      	mov	r1, r9
 8002272:	1a8c      	subs	r4, r1, r2
 8002274:	45a1      	cmp	r9, r4
 8002276:	4192      	sbcs	r2, r2
 8002278:	4252      	negs	r2, r2
 800227a:	1a9b      	subs	r3, r3, r2
 800227c:	4698      	mov	r8, r3
 800227e:	4643      	mov	r3, r8
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	d400      	bmi.n	8002286 <__aeabi_dsub+0xb2>
 8002284:	e117      	b.n	80024b6 <__aeabi_dsub+0x2e2>
 8002286:	4643      	mov	r3, r8
 8002288:	025b      	lsls	r3, r3, #9
 800228a:	0a5b      	lsrs	r3, r3, #9
 800228c:	4698      	mov	r8, r3
 800228e:	4643      	mov	r3, r8
 8002290:	2b00      	cmp	r3, #0
 8002292:	d100      	bne.n	8002296 <__aeabi_dsub+0xc2>
 8002294:	e16c      	b.n	8002570 <__aeabi_dsub+0x39c>
 8002296:	4640      	mov	r0, r8
 8002298:	f000 fc20 	bl	8002adc <__clzsi2>
 800229c:	0002      	movs	r2, r0
 800229e:	3a08      	subs	r2, #8
 80022a0:	2120      	movs	r1, #32
 80022a2:	0020      	movs	r0, r4
 80022a4:	4643      	mov	r3, r8
 80022a6:	1a89      	subs	r1, r1, r2
 80022a8:	4093      	lsls	r3, r2
 80022aa:	40c8      	lsrs	r0, r1
 80022ac:	4094      	lsls	r4, r2
 80022ae:	4303      	orrs	r3, r0
 80022b0:	4296      	cmp	r6, r2
 80022b2:	dd00      	ble.n	80022b6 <__aeabi_dsub+0xe2>
 80022b4:	e157      	b.n	8002566 <__aeabi_dsub+0x392>
 80022b6:	1b96      	subs	r6, r2, r6
 80022b8:	1c71      	adds	r1, r6, #1
 80022ba:	291f      	cmp	r1, #31
 80022bc:	dd00      	ble.n	80022c0 <__aeabi_dsub+0xec>
 80022be:	e1cb      	b.n	8002658 <__aeabi_dsub+0x484>
 80022c0:	2220      	movs	r2, #32
 80022c2:	0018      	movs	r0, r3
 80022c4:	0026      	movs	r6, r4
 80022c6:	1a52      	subs	r2, r2, r1
 80022c8:	4094      	lsls	r4, r2
 80022ca:	4090      	lsls	r0, r2
 80022cc:	40ce      	lsrs	r6, r1
 80022ce:	40cb      	lsrs	r3, r1
 80022d0:	1e62      	subs	r2, r4, #1
 80022d2:	4194      	sbcs	r4, r2
 80022d4:	4330      	orrs	r0, r6
 80022d6:	4698      	mov	r8, r3
 80022d8:	2600      	movs	r6, #0
 80022da:	4304      	orrs	r4, r0
 80022dc:	0763      	lsls	r3, r4, #29
 80022de:	d009      	beq.n	80022f4 <__aeabi_dsub+0x120>
 80022e0:	230f      	movs	r3, #15
 80022e2:	4023      	ands	r3, r4
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d005      	beq.n	80022f4 <__aeabi_dsub+0x120>
 80022e8:	1d23      	adds	r3, r4, #4
 80022ea:	42a3      	cmp	r3, r4
 80022ec:	41a4      	sbcs	r4, r4
 80022ee:	4264      	negs	r4, r4
 80022f0:	44a0      	add	r8, r4
 80022f2:	001c      	movs	r4, r3
 80022f4:	4643      	mov	r3, r8
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	d400      	bmi.n	80022fc <__aeabi_dsub+0x128>
 80022fa:	e0df      	b.n	80024bc <__aeabi_dsub+0x2e8>
 80022fc:	4b82      	ldr	r3, [pc, #520]	; (8002508 <__aeabi_dsub+0x334>)
 80022fe:	3601      	adds	r6, #1
 8002300:	429e      	cmp	r6, r3
 8002302:	d100      	bne.n	8002306 <__aeabi_dsub+0x132>
 8002304:	e0fb      	b.n	80024fe <__aeabi_dsub+0x32a>
 8002306:	4642      	mov	r2, r8
 8002308:	4b80      	ldr	r3, [pc, #512]	; (800250c <__aeabi_dsub+0x338>)
 800230a:	08e4      	lsrs	r4, r4, #3
 800230c:	401a      	ands	r2, r3
 800230e:	0013      	movs	r3, r2
 8002310:	0571      	lsls	r1, r6, #21
 8002312:	0752      	lsls	r2, r2, #29
 8002314:	025b      	lsls	r3, r3, #9
 8002316:	4322      	orrs	r2, r4
 8002318:	0b1b      	lsrs	r3, r3, #12
 800231a:	0d49      	lsrs	r1, r1, #21
 800231c:	0509      	lsls	r1, r1, #20
 800231e:	07ed      	lsls	r5, r5, #31
 8002320:	4319      	orrs	r1, r3
 8002322:	4329      	orrs	r1, r5
 8002324:	0010      	movs	r0, r2
 8002326:	bcf0      	pop	{r4, r5, r6, r7}
 8002328:	46bb      	mov	fp, r7
 800232a:	46b2      	mov	sl, r6
 800232c:	46a9      	mov	r9, r5
 800232e:	46a0      	mov	r8, r4
 8002330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002332:	1ab4      	subs	r4, r6, r2
 8002334:	46a4      	mov	ip, r4
 8002336:	2c00      	cmp	r4, #0
 8002338:	dd58      	ble.n	80023ec <__aeabi_dsub+0x218>
 800233a:	2a00      	cmp	r2, #0
 800233c:	d100      	bne.n	8002340 <__aeabi_dsub+0x16c>
 800233e:	e09e      	b.n	800247e <__aeabi_dsub+0x2aa>
 8002340:	4a71      	ldr	r2, [pc, #452]	; (8002508 <__aeabi_dsub+0x334>)
 8002342:	4296      	cmp	r6, r2
 8002344:	d100      	bne.n	8002348 <__aeabi_dsub+0x174>
 8002346:	e13b      	b.n	80025c0 <__aeabi_dsub+0x3ec>
 8002348:	2280      	movs	r2, #128	; 0x80
 800234a:	0412      	lsls	r2, r2, #16
 800234c:	4311      	orrs	r1, r2
 800234e:	4662      	mov	r2, ip
 8002350:	2a38      	cmp	r2, #56	; 0x38
 8002352:	dd00      	ble.n	8002356 <__aeabi_dsub+0x182>
 8002354:	e0c1      	b.n	80024da <__aeabi_dsub+0x306>
 8002356:	2a1f      	cmp	r2, #31
 8002358:	dc00      	bgt.n	800235c <__aeabi_dsub+0x188>
 800235a:	e1bb      	b.n	80026d4 <__aeabi_dsub+0x500>
 800235c:	000c      	movs	r4, r1
 800235e:	3a20      	subs	r2, #32
 8002360:	40d4      	lsrs	r4, r2
 8002362:	0022      	movs	r2, r4
 8002364:	4664      	mov	r4, ip
 8002366:	2c20      	cmp	r4, #32
 8002368:	d004      	beq.n	8002374 <__aeabi_dsub+0x1a0>
 800236a:	2740      	movs	r7, #64	; 0x40
 800236c:	1b3f      	subs	r7, r7, r4
 800236e:	40b9      	lsls	r1, r7
 8002370:	4308      	orrs	r0, r1
 8002372:	4680      	mov	r8, r0
 8002374:	4644      	mov	r4, r8
 8002376:	1e61      	subs	r1, r4, #1
 8002378:	418c      	sbcs	r4, r1
 800237a:	4314      	orrs	r4, r2
 800237c:	e0b1      	b.n	80024e2 <__aeabi_dsub+0x30e>
 800237e:	000c      	movs	r4, r1
 8002380:	4304      	orrs	r4, r0
 8002382:	d02a      	beq.n	80023da <__aeabi_dsub+0x206>
 8002384:	46bb      	mov	fp, r7
 8002386:	42bd      	cmp	r5, r7
 8002388:	d02d      	beq.n	80023e6 <__aeabi_dsub+0x212>
 800238a:	4c61      	ldr	r4, [pc, #388]	; (8002510 <__aeabi_dsub+0x33c>)
 800238c:	46a4      	mov	ip, r4
 800238e:	44b4      	add	ip, r6
 8002390:	4664      	mov	r4, ip
 8002392:	2c00      	cmp	r4, #0
 8002394:	d05c      	beq.n	8002450 <__aeabi_dsub+0x27c>
 8002396:	1b94      	subs	r4, r2, r6
 8002398:	46a4      	mov	ip, r4
 800239a:	2e00      	cmp	r6, #0
 800239c:	d000      	beq.n	80023a0 <__aeabi_dsub+0x1cc>
 800239e:	e115      	b.n	80025cc <__aeabi_dsub+0x3f8>
 80023a0:	464d      	mov	r5, r9
 80023a2:	431d      	orrs	r5, r3
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x1d4>
 80023a6:	e1c3      	b.n	8002730 <__aeabi_dsub+0x55c>
 80023a8:	1e65      	subs	r5, r4, #1
 80023aa:	2c01      	cmp	r4, #1
 80023ac:	d100      	bne.n	80023b0 <__aeabi_dsub+0x1dc>
 80023ae:	e20c      	b.n	80027ca <__aeabi_dsub+0x5f6>
 80023b0:	4e55      	ldr	r6, [pc, #340]	; (8002508 <__aeabi_dsub+0x334>)
 80023b2:	42b4      	cmp	r4, r6
 80023b4:	d100      	bne.n	80023b8 <__aeabi_dsub+0x1e4>
 80023b6:	e1f8      	b.n	80027aa <__aeabi_dsub+0x5d6>
 80023b8:	46ac      	mov	ip, r5
 80023ba:	e10e      	b.n	80025da <__aeabi_dsub+0x406>
 80023bc:	000a      	movs	r2, r1
 80023be:	4302      	orrs	r2, r0
 80023c0:	d100      	bne.n	80023c4 <__aeabi_dsub+0x1f0>
 80023c2:	e136      	b.n	8002632 <__aeabi_dsub+0x45e>
 80023c4:	0022      	movs	r2, r4
 80023c6:	3a01      	subs	r2, #1
 80023c8:	2c01      	cmp	r4, #1
 80023ca:	d100      	bne.n	80023ce <__aeabi_dsub+0x1fa>
 80023cc:	e1c6      	b.n	800275c <__aeabi_dsub+0x588>
 80023ce:	4c4e      	ldr	r4, [pc, #312]	; (8002508 <__aeabi_dsub+0x334>)
 80023d0:	45a4      	cmp	ip, r4
 80023d2:	d100      	bne.n	80023d6 <__aeabi_dsub+0x202>
 80023d4:	e0f4      	b.n	80025c0 <__aeabi_dsub+0x3ec>
 80023d6:	4694      	mov	ip, r2
 80023d8:	e731      	b.n	800223e <__aeabi_dsub+0x6a>
 80023da:	2401      	movs	r4, #1
 80023dc:	4067      	eors	r7, r4
 80023de:	46bb      	mov	fp, r7
 80023e0:	42bd      	cmp	r5, r7
 80023e2:	d000      	beq.n	80023e6 <__aeabi_dsub+0x212>
 80023e4:	e71c      	b.n	8002220 <__aeabi_dsub+0x4c>
 80023e6:	4c4a      	ldr	r4, [pc, #296]	; (8002510 <__aeabi_dsub+0x33c>)
 80023e8:	46a4      	mov	ip, r4
 80023ea:	44b4      	add	ip, r6
 80023ec:	4664      	mov	r4, ip
 80023ee:	2c00      	cmp	r4, #0
 80023f0:	d100      	bne.n	80023f4 <__aeabi_dsub+0x220>
 80023f2:	e0cf      	b.n	8002594 <__aeabi_dsub+0x3c0>
 80023f4:	1b94      	subs	r4, r2, r6
 80023f6:	46a4      	mov	ip, r4
 80023f8:	2e00      	cmp	r6, #0
 80023fa:	d100      	bne.n	80023fe <__aeabi_dsub+0x22a>
 80023fc:	e15c      	b.n	80026b8 <__aeabi_dsub+0x4e4>
 80023fe:	4e42      	ldr	r6, [pc, #264]	; (8002508 <__aeabi_dsub+0x334>)
 8002400:	42b2      	cmp	r2, r6
 8002402:	d100      	bne.n	8002406 <__aeabi_dsub+0x232>
 8002404:	e1ec      	b.n	80027e0 <__aeabi_dsub+0x60c>
 8002406:	2680      	movs	r6, #128	; 0x80
 8002408:	0436      	lsls	r6, r6, #16
 800240a:	4333      	orrs	r3, r6
 800240c:	4664      	mov	r4, ip
 800240e:	2c38      	cmp	r4, #56	; 0x38
 8002410:	dd00      	ble.n	8002414 <__aeabi_dsub+0x240>
 8002412:	e1b3      	b.n	800277c <__aeabi_dsub+0x5a8>
 8002414:	2c1f      	cmp	r4, #31
 8002416:	dd00      	ble.n	800241a <__aeabi_dsub+0x246>
 8002418:	e238      	b.n	800288c <__aeabi_dsub+0x6b8>
 800241a:	2620      	movs	r6, #32
 800241c:	1b36      	subs	r6, r6, r4
 800241e:	001c      	movs	r4, r3
 8002420:	40b4      	lsls	r4, r6
 8002422:	464f      	mov	r7, r9
 8002424:	46a0      	mov	r8, r4
 8002426:	4664      	mov	r4, ip
 8002428:	40e7      	lsrs	r7, r4
 800242a:	4644      	mov	r4, r8
 800242c:	433c      	orrs	r4, r7
 800242e:	464f      	mov	r7, r9
 8002430:	40b7      	lsls	r7, r6
 8002432:	003e      	movs	r6, r7
 8002434:	1e77      	subs	r7, r6, #1
 8002436:	41be      	sbcs	r6, r7
 8002438:	4334      	orrs	r4, r6
 800243a:	4666      	mov	r6, ip
 800243c:	40f3      	lsrs	r3, r6
 800243e:	18c9      	adds	r1, r1, r3
 8002440:	1824      	adds	r4, r4, r0
 8002442:	4284      	cmp	r4, r0
 8002444:	419b      	sbcs	r3, r3
 8002446:	425b      	negs	r3, r3
 8002448:	4698      	mov	r8, r3
 800244a:	0016      	movs	r6, r2
 800244c:	4488      	add	r8, r1
 800244e:	e04e      	b.n	80024ee <__aeabi_dsub+0x31a>
 8002450:	4a30      	ldr	r2, [pc, #192]	; (8002514 <__aeabi_dsub+0x340>)
 8002452:	1c74      	adds	r4, r6, #1
 8002454:	4214      	tst	r4, r2
 8002456:	d000      	beq.n	800245a <__aeabi_dsub+0x286>
 8002458:	e0d6      	b.n	8002608 <__aeabi_dsub+0x434>
 800245a:	464a      	mov	r2, r9
 800245c:	431a      	orrs	r2, r3
 800245e:	2e00      	cmp	r6, #0
 8002460:	d000      	beq.n	8002464 <__aeabi_dsub+0x290>
 8002462:	e15b      	b.n	800271c <__aeabi_dsub+0x548>
 8002464:	2a00      	cmp	r2, #0
 8002466:	d100      	bne.n	800246a <__aeabi_dsub+0x296>
 8002468:	e1a5      	b.n	80027b6 <__aeabi_dsub+0x5e2>
 800246a:	000a      	movs	r2, r1
 800246c:	4302      	orrs	r2, r0
 800246e:	d000      	beq.n	8002472 <__aeabi_dsub+0x29e>
 8002470:	e1bb      	b.n	80027ea <__aeabi_dsub+0x616>
 8002472:	464a      	mov	r2, r9
 8002474:	0759      	lsls	r1, r3, #29
 8002476:	08d2      	lsrs	r2, r2, #3
 8002478:	430a      	orrs	r2, r1
 800247a:	08db      	lsrs	r3, r3, #3
 800247c:	e027      	b.n	80024ce <__aeabi_dsub+0x2fa>
 800247e:	000a      	movs	r2, r1
 8002480:	4302      	orrs	r2, r0
 8002482:	d100      	bne.n	8002486 <__aeabi_dsub+0x2b2>
 8002484:	e174      	b.n	8002770 <__aeabi_dsub+0x59c>
 8002486:	0022      	movs	r2, r4
 8002488:	3a01      	subs	r2, #1
 800248a:	2c01      	cmp	r4, #1
 800248c:	d005      	beq.n	800249a <__aeabi_dsub+0x2c6>
 800248e:	4c1e      	ldr	r4, [pc, #120]	; (8002508 <__aeabi_dsub+0x334>)
 8002490:	45a4      	cmp	ip, r4
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x2c2>
 8002494:	e094      	b.n	80025c0 <__aeabi_dsub+0x3ec>
 8002496:	4694      	mov	ip, r2
 8002498:	e759      	b.n	800234e <__aeabi_dsub+0x17a>
 800249a:	4448      	add	r0, r9
 800249c:	4548      	cmp	r0, r9
 800249e:	4192      	sbcs	r2, r2
 80024a0:	185b      	adds	r3, r3, r1
 80024a2:	4698      	mov	r8, r3
 80024a4:	0004      	movs	r4, r0
 80024a6:	4252      	negs	r2, r2
 80024a8:	4490      	add	r8, r2
 80024aa:	4643      	mov	r3, r8
 80024ac:	2602      	movs	r6, #2
 80024ae:	021b      	lsls	r3, r3, #8
 80024b0:	d500      	bpl.n	80024b4 <__aeabi_dsub+0x2e0>
 80024b2:	e0c4      	b.n	800263e <__aeabi_dsub+0x46a>
 80024b4:	3e01      	subs	r6, #1
 80024b6:	0763      	lsls	r3, r4, #29
 80024b8:	d000      	beq.n	80024bc <__aeabi_dsub+0x2e8>
 80024ba:	e711      	b.n	80022e0 <__aeabi_dsub+0x10c>
 80024bc:	4643      	mov	r3, r8
 80024be:	46b4      	mov	ip, r6
 80024c0:	0759      	lsls	r1, r3, #29
 80024c2:	08e2      	lsrs	r2, r4, #3
 80024c4:	430a      	orrs	r2, r1
 80024c6:	08db      	lsrs	r3, r3, #3
 80024c8:	490f      	ldr	r1, [pc, #60]	; (8002508 <__aeabi_dsub+0x334>)
 80024ca:	458c      	cmp	ip, r1
 80024cc:	d040      	beq.n	8002550 <__aeabi_dsub+0x37c>
 80024ce:	4661      	mov	r1, ip
 80024d0:	031b      	lsls	r3, r3, #12
 80024d2:	0549      	lsls	r1, r1, #21
 80024d4:	0b1b      	lsrs	r3, r3, #12
 80024d6:	0d49      	lsrs	r1, r1, #21
 80024d8:	e720      	b.n	800231c <__aeabi_dsub+0x148>
 80024da:	4301      	orrs	r1, r0
 80024dc:	000c      	movs	r4, r1
 80024de:	1e61      	subs	r1, r4, #1
 80024e0:	418c      	sbcs	r4, r1
 80024e2:	444c      	add	r4, r9
 80024e4:	454c      	cmp	r4, r9
 80024e6:	4192      	sbcs	r2, r2
 80024e8:	4252      	negs	r2, r2
 80024ea:	4690      	mov	r8, r2
 80024ec:	4498      	add	r8, r3
 80024ee:	4643      	mov	r3, r8
 80024f0:	021b      	lsls	r3, r3, #8
 80024f2:	d5e0      	bpl.n	80024b6 <__aeabi_dsub+0x2e2>
 80024f4:	4b04      	ldr	r3, [pc, #16]	; (8002508 <__aeabi_dsub+0x334>)
 80024f6:	3601      	adds	r6, #1
 80024f8:	429e      	cmp	r6, r3
 80024fa:	d000      	beq.n	80024fe <__aeabi_dsub+0x32a>
 80024fc:	e09f      	b.n	800263e <__aeabi_dsub+0x46a>
 80024fe:	0031      	movs	r1, r6
 8002500:	2300      	movs	r3, #0
 8002502:	2200      	movs	r2, #0
 8002504:	e70a      	b.n	800231c <__aeabi_dsub+0x148>
 8002506:	46c0      	nop			; (mov r8, r8)
 8002508:	000007ff 	.word	0x000007ff
 800250c:	ff7fffff 	.word	0xff7fffff
 8002510:	fffff801 	.word	0xfffff801
 8002514:	000007fe 	.word	0x000007fe
 8002518:	2a00      	cmp	r2, #0
 800251a:	d100      	bne.n	800251e <__aeabi_dsub+0x34a>
 800251c:	e160      	b.n	80027e0 <__aeabi_dsub+0x60c>
 800251e:	000a      	movs	r2, r1
 8002520:	4302      	orrs	r2, r0
 8002522:	d04d      	beq.n	80025c0 <__aeabi_dsub+0x3ec>
 8002524:	464a      	mov	r2, r9
 8002526:	075c      	lsls	r4, r3, #29
 8002528:	08d2      	lsrs	r2, r2, #3
 800252a:	4322      	orrs	r2, r4
 800252c:	2480      	movs	r4, #128	; 0x80
 800252e:	08db      	lsrs	r3, r3, #3
 8002530:	0324      	lsls	r4, r4, #12
 8002532:	4223      	tst	r3, r4
 8002534:	d007      	beq.n	8002546 <__aeabi_dsub+0x372>
 8002536:	08ce      	lsrs	r6, r1, #3
 8002538:	4226      	tst	r6, r4
 800253a:	d104      	bne.n	8002546 <__aeabi_dsub+0x372>
 800253c:	465d      	mov	r5, fp
 800253e:	0033      	movs	r3, r6
 8002540:	08c2      	lsrs	r2, r0, #3
 8002542:	0749      	lsls	r1, r1, #29
 8002544:	430a      	orrs	r2, r1
 8002546:	0f51      	lsrs	r1, r2, #29
 8002548:	00d2      	lsls	r2, r2, #3
 800254a:	08d2      	lsrs	r2, r2, #3
 800254c:	0749      	lsls	r1, r1, #29
 800254e:	430a      	orrs	r2, r1
 8002550:	0011      	movs	r1, r2
 8002552:	4319      	orrs	r1, r3
 8002554:	d100      	bne.n	8002558 <__aeabi_dsub+0x384>
 8002556:	e1c8      	b.n	80028ea <__aeabi_dsub+0x716>
 8002558:	2180      	movs	r1, #128	; 0x80
 800255a:	0309      	lsls	r1, r1, #12
 800255c:	430b      	orrs	r3, r1
 800255e:	031b      	lsls	r3, r3, #12
 8002560:	49d5      	ldr	r1, [pc, #852]	; (80028b8 <__aeabi_dsub+0x6e4>)
 8002562:	0b1b      	lsrs	r3, r3, #12
 8002564:	e6da      	b.n	800231c <__aeabi_dsub+0x148>
 8002566:	49d5      	ldr	r1, [pc, #852]	; (80028bc <__aeabi_dsub+0x6e8>)
 8002568:	1ab6      	subs	r6, r6, r2
 800256a:	400b      	ands	r3, r1
 800256c:	4698      	mov	r8, r3
 800256e:	e6b5      	b.n	80022dc <__aeabi_dsub+0x108>
 8002570:	0020      	movs	r0, r4
 8002572:	f000 fab3 	bl	8002adc <__clzsi2>
 8002576:	0002      	movs	r2, r0
 8002578:	3218      	adds	r2, #24
 800257a:	2a1f      	cmp	r2, #31
 800257c:	dc00      	bgt.n	8002580 <__aeabi_dsub+0x3ac>
 800257e:	e68f      	b.n	80022a0 <__aeabi_dsub+0xcc>
 8002580:	0023      	movs	r3, r4
 8002582:	3808      	subs	r0, #8
 8002584:	4083      	lsls	r3, r0
 8002586:	2400      	movs	r4, #0
 8002588:	e692      	b.n	80022b0 <__aeabi_dsub+0xdc>
 800258a:	4308      	orrs	r0, r1
 800258c:	0002      	movs	r2, r0
 800258e:	1e50      	subs	r0, r2, #1
 8002590:	4182      	sbcs	r2, r0
 8002592:	e66d      	b.n	8002270 <__aeabi_dsub+0x9c>
 8002594:	4cca      	ldr	r4, [pc, #808]	; (80028c0 <__aeabi_dsub+0x6ec>)
 8002596:	1c72      	adds	r2, r6, #1
 8002598:	4222      	tst	r2, r4
 800259a:	d000      	beq.n	800259e <__aeabi_dsub+0x3ca>
 800259c:	e0ad      	b.n	80026fa <__aeabi_dsub+0x526>
 800259e:	464a      	mov	r2, r9
 80025a0:	431a      	orrs	r2, r3
 80025a2:	2e00      	cmp	r6, #0
 80025a4:	d1b8      	bne.n	8002518 <__aeabi_dsub+0x344>
 80025a6:	2a00      	cmp	r2, #0
 80025a8:	d100      	bne.n	80025ac <__aeabi_dsub+0x3d8>
 80025aa:	e158      	b.n	800285e <__aeabi_dsub+0x68a>
 80025ac:	000a      	movs	r2, r1
 80025ae:	4302      	orrs	r2, r0
 80025b0:	d000      	beq.n	80025b4 <__aeabi_dsub+0x3e0>
 80025b2:	e159      	b.n	8002868 <__aeabi_dsub+0x694>
 80025b4:	464a      	mov	r2, r9
 80025b6:	0759      	lsls	r1, r3, #29
 80025b8:	08d2      	lsrs	r2, r2, #3
 80025ba:	430a      	orrs	r2, r1
 80025bc:	08db      	lsrs	r3, r3, #3
 80025be:	e786      	b.n	80024ce <__aeabi_dsub+0x2fa>
 80025c0:	464a      	mov	r2, r9
 80025c2:	0759      	lsls	r1, r3, #29
 80025c4:	08d2      	lsrs	r2, r2, #3
 80025c6:	430a      	orrs	r2, r1
 80025c8:	08db      	lsrs	r3, r3, #3
 80025ca:	e7c1      	b.n	8002550 <__aeabi_dsub+0x37c>
 80025cc:	4dba      	ldr	r5, [pc, #744]	; (80028b8 <__aeabi_dsub+0x6e4>)
 80025ce:	42aa      	cmp	r2, r5
 80025d0:	d100      	bne.n	80025d4 <__aeabi_dsub+0x400>
 80025d2:	e11e      	b.n	8002812 <__aeabi_dsub+0x63e>
 80025d4:	2580      	movs	r5, #128	; 0x80
 80025d6:	042d      	lsls	r5, r5, #16
 80025d8:	432b      	orrs	r3, r5
 80025da:	4664      	mov	r4, ip
 80025dc:	2c38      	cmp	r4, #56	; 0x38
 80025de:	dc5d      	bgt.n	800269c <__aeabi_dsub+0x4c8>
 80025e0:	2c1f      	cmp	r4, #31
 80025e2:	dd00      	ble.n	80025e6 <__aeabi_dsub+0x412>
 80025e4:	e0d0      	b.n	8002788 <__aeabi_dsub+0x5b4>
 80025e6:	2520      	movs	r5, #32
 80025e8:	4667      	mov	r7, ip
 80025ea:	1b2d      	subs	r5, r5, r4
 80025ec:	464e      	mov	r6, r9
 80025ee:	001c      	movs	r4, r3
 80025f0:	40fe      	lsrs	r6, r7
 80025f2:	40ac      	lsls	r4, r5
 80025f4:	4334      	orrs	r4, r6
 80025f6:	464e      	mov	r6, r9
 80025f8:	40ae      	lsls	r6, r5
 80025fa:	0035      	movs	r5, r6
 80025fc:	40fb      	lsrs	r3, r7
 80025fe:	1e6e      	subs	r6, r5, #1
 8002600:	41b5      	sbcs	r5, r6
 8002602:	1ac9      	subs	r1, r1, r3
 8002604:	432c      	orrs	r4, r5
 8002606:	e04e      	b.n	80026a6 <__aeabi_dsub+0x4d2>
 8002608:	464a      	mov	r2, r9
 800260a:	1a14      	subs	r4, r2, r0
 800260c:	45a1      	cmp	r9, r4
 800260e:	4192      	sbcs	r2, r2
 8002610:	4252      	negs	r2, r2
 8002612:	4690      	mov	r8, r2
 8002614:	1a5f      	subs	r7, r3, r1
 8002616:	003a      	movs	r2, r7
 8002618:	4647      	mov	r7, r8
 800261a:	1bd2      	subs	r2, r2, r7
 800261c:	4690      	mov	r8, r2
 800261e:	0212      	lsls	r2, r2, #8
 8002620:	d500      	bpl.n	8002624 <__aeabi_dsub+0x450>
 8002622:	e08b      	b.n	800273c <__aeabi_dsub+0x568>
 8002624:	4642      	mov	r2, r8
 8002626:	4322      	orrs	r2, r4
 8002628:	d000      	beq.n	800262c <__aeabi_dsub+0x458>
 800262a:	e630      	b.n	800228e <__aeabi_dsub+0xba>
 800262c:	2300      	movs	r3, #0
 800262e:	2500      	movs	r5, #0
 8002630:	e74d      	b.n	80024ce <__aeabi_dsub+0x2fa>
 8002632:	464a      	mov	r2, r9
 8002634:	0759      	lsls	r1, r3, #29
 8002636:	08d2      	lsrs	r2, r2, #3
 8002638:	430a      	orrs	r2, r1
 800263a:	08db      	lsrs	r3, r3, #3
 800263c:	e744      	b.n	80024c8 <__aeabi_dsub+0x2f4>
 800263e:	4642      	mov	r2, r8
 8002640:	4b9e      	ldr	r3, [pc, #632]	; (80028bc <__aeabi_dsub+0x6e8>)
 8002642:	0861      	lsrs	r1, r4, #1
 8002644:	401a      	ands	r2, r3
 8002646:	0013      	movs	r3, r2
 8002648:	2201      	movs	r2, #1
 800264a:	4014      	ands	r4, r2
 800264c:	430c      	orrs	r4, r1
 800264e:	07da      	lsls	r2, r3, #31
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	4698      	mov	r8, r3
 8002654:	4314      	orrs	r4, r2
 8002656:	e641      	b.n	80022dc <__aeabi_dsub+0x108>
 8002658:	001a      	movs	r2, r3
 800265a:	3e1f      	subs	r6, #31
 800265c:	40f2      	lsrs	r2, r6
 800265e:	0016      	movs	r6, r2
 8002660:	2920      	cmp	r1, #32
 8002662:	d003      	beq.n	800266c <__aeabi_dsub+0x498>
 8002664:	2240      	movs	r2, #64	; 0x40
 8002666:	1a51      	subs	r1, r2, r1
 8002668:	408b      	lsls	r3, r1
 800266a:	431c      	orrs	r4, r3
 800266c:	1e62      	subs	r2, r4, #1
 800266e:	4194      	sbcs	r4, r2
 8002670:	2300      	movs	r3, #0
 8002672:	4334      	orrs	r4, r6
 8002674:	4698      	mov	r8, r3
 8002676:	2600      	movs	r6, #0
 8002678:	e71d      	b.n	80024b6 <__aeabi_dsub+0x2e2>
 800267a:	000c      	movs	r4, r1
 800267c:	3a20      	subs	r2, #32
 800267e:	40d4      	lsrs	r4, r2
 8002680:	0022      	movs	r2, r4
 8002682:	4664      	mov	r4, ip
 8002684:	2c20      	cmp	r4, #32
 8002686:	d004      	beq.n	8002692 <__aeabi_dsub+0x4be>
 8002688:	2740      	movs	r7, #64	; 0x40
 800268a:	1b3f      	subs	r7, r7, r4
 800268c:	40b9      	lsls	r1, r7
 800268e:	4308      	orrs	r0, r1
 8002690:	4680      	mov	r8, r0
 8002692:	4644      	mov	r4, r8
 8002694:	1e61      	subs	r1, r4, #1
 8002696:	418c      	sbcs	r4, r1
 8002698:	4322      	orrs	r2, r4
 800269a:	e5e9      	b.n	8002270 <__aeabi_dsub+0x9c>
 800269c:	464c      	mov	r4, r9
 800269e:	4323      	orrs	r3, r4
 80026a0:	001c      	movs	r4, r3
 80026a2:	1e63      	subs	r3, r4, #1
 80026a4:	419c      	sbcs	r4, r3
 80026a6:	1b04      	subs	r4, r0, r4
 80026a8:	42a0      	cmp	r0, r4
 80026aa:	419b      	sbcs	r3, r3
 80026ac:	425b      	negs	r3, r3
 80026ae:	1acb      	subs	r3, r1, r3
 80026b0:	4698      	mov	r8, r3
 80026b2:	465d      	mov	r5, fp
 80026b4:	0016      	movs	r6, r2
 80026b6:	e5e2      	b.n	800227e <__aeabi_dsub+0xaa>
 80026b8:	464e      	mov	r6, r9
 80026ba:	431e      	orrs	r6, r3
 80026bc:	d100      	bne.n	80026c0 <__aeabi_dsub+0x4ec>
 80026be:	e0ae      	b.n	800281e <__aeabi_dsub+0x64a>
 80026c0:	1e66      	subs	r6, r4, #1
 80026c2:	2c01      	cmp	r4, #1
 80026c4:	d100      	bne.n	80026c8 <__aeabi_dsub+0x4f4>
 80026c6:	e0fd      	b.n	80028c4 <__aeabi_dsub+0x6f0>
 80026c8:	4f7b      	ldr	r7, [pc, #492]	; (80028b8 <__aeabi_dsub+0x6e4>)
 80026ca:	42bc      	cmp	r4, r7
 80026cc:	d100      	bne.n	80026d0 <__aeabi_dsub+0x4fc>
 80026ce:	e107      	b.n	80028e0 <__aeabi_dsub+0x70c>
 80026d0:	46b4      	mov	ip, r6
 80026d2:	e69b      	b.n	800240c <__aeabi_dsub+0x238>
 80026d4:	4664      	mov	r4, ip
 80026d6:	2220      	movs	r2, #32
 80026d8:	1b12      	subs	r2, r2, r4
 80026da:	000c      	movs	r4, r1
 80026dc:	4094      	lsls	r4, r2
 80026de:	0007      	movs	r7, r0
 80026e0:	4090      	lsls	r0, r2
 80026e2:	46a0      	mov	r8, r4
 80026e4:	4664      	mov	r4, ip
 80026e6:	1e42      	subs	r2, r0, #1
 80026e8:	4190      	sbcs	r0, r2
 80026ea:	4662      	mov	r2, ip
 80026ec:	40e7      	lsrs	r7, r4
 80026ee:	4644      	mov	r4, r8
 80026f0:	40d1      	lsrs	r1, r2
 80026f2:	433c      	orrs	r4, r7
 80026f4:	4304      	orrs	r4, r0
 80026f6:	185b      	adds	r3, r3, r1
 80026f8:	e6f3      	b.n	80024e2 <__aeabi_dsub+0x30e>
 80026fa:	4c6f      	ldr	r4, [pc, #444]	; (80028b8 <__aeabi_dsub+0x6e4>)
 80026fc:	42a2      	cmp	r2, r4
 80026fe:	d100      	bne.n	8002702 <__aeabi_dsub+0x52e>
 8002700:	e0d5      	b.n	80028ae <__aeabi_dsub+0x6da>
 8002702:	4448      	add	r0, r9
 8002704:	185b      	adds	r3, r3, r1
 8002706:	4548      	cmp	r0, r9
 8002708:	4189      	sbcs	r1, r1
 800270a:	4249      	negs	r1, r1
 800270c:	185b      	adds	r3, r3, r1
 800270e:	07dc      	lsls	r4, r3, #31
 8002710:	0840      	lsrs	r0, r0, #1
 8002712:	085b      	lsrs	r3, r3, #1
 8002714:	4698      	mov	r8, r3
 8002716:	0016      	movs	r6, r2
 8002718:	4304      	orrs	r4, r0
 800271a:	e6cc      	b.n	80024b6 <__aeabi_dsub+0x2e2>
 800271c:	2a00      	cmp	r2, #0
 800271e:	d000      	beq.n	8002722 <__aeabi_dsub+0x54e>
 8002720:	e082      	b.n	8002828 <__aeabi_dsub+0x654>
 8002722:	000a      	movs	r2, r1
 8002724:	4302      	orrs	r2, r0
 8002726:	d140      	bne.n	80027aa <__aeabi_dsub+0x5d6>
 8002728:	2380      	movs	r3, #128	; 0x80
 800272a:	2500      	movs	r5, #0
 800272c:	031b      	lsls	r3, r3, #12
 800272e:	e713      	b.n	8002558 <__aeabi_dsub+0x384>
 8002730:	074b      	lsls	r3, r1, #29
 8002732:	08c2      	lsrs	r2, r0, #3
 8002734:	431a      	orrs	r2, r3
 8002736:	465d      	mov	r5, fp
 8002738:	08cb      	lsrs	r3, r1, #3
 800273a:	e6c5      	b.n	80024c8 <__aeabi_dsub+0x2f4>
 800273c:	464a      	mov	r2, r9
 800273e:	1a84      	subs	r4, r0, r2
 8002740:	42a0      	cmp	r0, r4
 8002742:	4192      	sbcs	r2, r2
 8002744:	1acb      	subs	r3, r1, r3
 8002746:	4252      	negs	r2, r2
 8002748:	1a9b      	subs	r3, r3, r2
 800274a:	4698      	mov	r8, r3
 800274c:	465d      	mov	r5, fp
 800274e:	e59e      	b.n	800228e <__aeabi_dsub+0xba>
 8002750:	464a      	mov	r2, r9
 8002752:	0759      	lsls	r1, r3, #29
 8002754:	08d2      	lsrs	r2, r2, #3
 8002756:	430a      	orrs	r2, r1
 8002758:	08db      	lsrs	r3, r3, #3
 800275a:	e6f9      	b.n	8002550 <__aeabi_dsub+0x37c>
 800275c:	464a      	mov	r2, r9
 800275e:	1a14      	subs	r4, r2, r0
 8002760:	45a1      	cmp	r9, r4
 8002762:	4192      	sbcs	r2, r2
 8002764:	1a5b      	subs	r3, r3, r1
 8002766:	4252      	negs	r2, r2
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	4698      	mov	r8, r3
 800276c:	2601      	movs	r6, #1
 800276e:	e586      	b.n	800227e <__aeabi_dsub+0xaa>
 8002770:	464a      	mov	r2, r9
 8002772:	0759      	lsls	r1, r3, #29
 8002774:	08d2      	lsrs	r2, r2, #3
 8002776:	430a      	orrs	r2, r1
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	e6a5      	b.n	80024c8 <__aeabi_dsub+0x2f4>
 800277c:	464c      	mov	r4, r9
 800277e:	4323      	orrs	r3, r4
 8002780:	001c      	movs	r4, r3
 8002782:	1e63      	subs	r3, r4, #1
 8002784:	419c      	sbcs	r4, r3
 8002786:	e65b      	b.n	8002440 <__aeabi_dsub+0x26c>
 8002788:	4665      	mov	r5, ip
 800278a:	001e      	movs	r6, r3
 800278c:	3d20      	subs	r5, #32
 800278e:	40ee      	lsrs	r6, r5
 8002790:	2c20      	cmp	r4, #32
 8002792:	d005      	beq.n	80027a0 <__aeabi_dsub+0x5cc>
 8002794:	2540      	movs	r5, #64	; 0x40
 8002796:	1b2d      	subs	r5, r5, r4
 8002798:	40ab      	lsls	r3, r5
 800279a:	464c      	mov	r4, r9
 800279c:	431c      	orrs	r4, r3
 800279e:	46a2      	mov	sl, r4
 80027a0:	4654      	mov	r4, sl
 80027a2:	1e63      	subs	r3, r4, #1
 80027a4:	419c      	sbcs	r4, r3
 80027a6:	4334      	orrs	r4, r6
 80027a8:	e77d      	b.n	80026a6 <__aeabi_dsub+0x4d2>
 80027aa:	074b      	lsls	r3, r1, #29
 80027ac:	08c2      	lsrs	r2, r0, #3
 80027ae:	431a      	orrs	r2, r3
 80027b0:	465d      	mov	r5, fp
 80027b2:	08cb      	lsrs	r3, r1, #3
 80027b4:	e6cc      	b.n	8002550 <__aeabi_dsub+0x37c>
 80027b6:	000a      	movs	r2, r1
 80027b8:	4302      	orrs	r2, r0
 80027ba:	d100      	bne.n	80027be <__aeabi_dsub+0x5ea>
 80027bc:	e736      	b.n	800262c <__aeabi_dsub+0x458>
 80027be:	074b      	lsls	r3, r1, #29
 80027c0:	08c2      	lsrs	r2, r0, #3
 80027c2:	431a      	orrs	r2, r3
 80027c4:	465d      	mov	r5, fp
 80027c6:	08cb      	lsrs	r3, r1, #3
 80027c8:	e681      	b.n	80024ce <__aeabi_dsub+0x2fa>
 80027ca:	464a      	mov	r2, r9
 80027cc:	1a84      	subs	r4, r0, r2
 80027ce:	42a0      	cmp	r0, r4
 80027d0:	4192      	sbcs	r2, r2
 80027d2:	1acb      	subs	r3, r1, r3
 80027d4:	4252      	negs	r2, r2
 80027d6:	1a9b      	subs	r3, r3, r2
 80027d8:	4698      	mov	r8, r3
 80027da:	465d      	mov	r5, fp
 80027dc:	2601      	movs	r6, #1
 80027de:	e54e      	b.n	800227e <__aeabi_dsub+0xaa>
 80027e0:	074b      	lsls	r3, r1, #29
 80027e2:	08c2      	lsrs	r2, r0, #3
 80027e4:	431a      	orrs	r2, r3
 80027e6:	08cb      	lsrs	r3, r1, #3
 80027e8:	e6b2      	b.n	8002550 <__aeabi_dsub+0x37c>
 80027ea:	464a      	mov	r2, r9
 80027ec:	1a14      	subs	r4, r2, r0
 80027ee:	45a1      	cmp	r9, r4
 80027f0:	4192      	sbcs	r2, r2
 80027f2:	1a5f      	subs	r7, r3, r1
 80027f4:	4252      	negs	r2, r2
 80027f6:	1aba      	subs	r2, r7, r2
 80027f8:	4690      	mov	r8, r2
 80027fa:	0212      	lsls	r2, r2, #8
 80027fc:	d56b      	bpl.n	80028d6 <__aeabi_dsub+0x702>
 80027fe:	464a      	mov	r2, r9
 8002800:	1a84      	subs	r4, r0, r2
 8002802:	42a0      	cmp	r0, r4
 8002804:	4192      	sbcs	r2, r2
 8002806:	1acb      	subs	r3, r1, r3
 8002808:	4252      	negs	r2, r2
 800280a:	1a9b      	subs	r3, r3, r2
 800280c:	4698      	mov	r8, r3
 800280e:	465d      	mov	r5, fp
 8002810:	e564      	b.n	80022dc <__aeabi_dsub+0x108>
 8002812:	074b      	lsls	r3, r1, #29
 8002814:	08c2      	lsrs	r2, r0, #3
 8002816:	431a      	orrs	r2, r3
 8002818:	465d      	mov	r5, fp
 800281a:	08cb      	lsrs	r3, r1, #3
 800281c:	e698      	b.n	8002550 <__aeabi_dsub+0x37c>
 800281e:	074b      	lsls	r3, r1, #29
 8002820:	08c2      	lsrs	r2, r0, #3
 8002822:	431a      	orrs	r2, r3
 8002824:	08cb      	lsrs	r3, r1, #3
 8002826:	e64f      	b.n	80024c8 <__aeabi_dsub+0x2f4>
 8002828:	000a      	movs	r2, r1
 800282a:	4302      	orrs	r2, r0
 800282c:	d090      	beq.n	8002750 <__aeabi_dsub+0x57c>
 800282e:	464a      	mov	r2, r9
 8002830:	075c      	lsls	r4, r3, #29
 8002832:	08d2      	lsrs	r2, r2, #3
 8002834:	4314      	orrs	r4, r2
 8002836:	2280      	movs	r2, #128	; 0x80
 8002838:	08db      	lsrs	r3, r3, #3
 800283a:	0312      	lsls	r2, r2, #12
 800283c:	4213      	tst	r3, r2
 800283e:	d008      	beq.n	8002852 <__aeabi_dsub+0x67e>
 8002840:	08ce      	lsrs	r6, r1, #3
 8002842:	4216      	tst	r6, r2
 8002844:	d105      	bne.n	8002852 <__aeabi_dsub+0x67e>
 8002846:	08c0      	lsrs	r0, r0, #3
 8002848:	0749      	lsls	r1, r1, #29
 800284a:	4308      	orrs	r0, r1
 800284c:	0004      	movs	r4, r0
 800284e:	465d      	mov	r5, fp
 8002850:	0033      	movs	r3, r6
 8002852:	0f61      	lsrs	r1, r4, #29
 8002854:	00e2      	lsls	r2, r4, #3
 8002856:	0749      	lsls	r1, r1, #29
 8002858:	08d2      	lsrs	r2, r2, #3
 800285a:	430a      	orrs	r2, r1
 800285c:	e678      	b.n	8002550 <__aeabi_dsub+0x37c>
 800285e:	074b      	lsls	r3, r1, #29
 8002860:	08c2      	lsrs	r2, r0, #3
 8002862:	431a      	orrs	r2, r3
 8002864:	08cb      	lsrs	r3, r1, #3
 8002866:	e632      	b.n	80024ce <__aeabi_dsub+0x2fa>
 8002868:	4448      	add	r0, r9
 800286a:	185b      	adds	r3, r3, r1
 800286c:	4548      	cmp	r0, r9
 800286e:	4192      	sbcs	r2, r2
 8002870:	4698      	mov	r8, r3
 8002872:	4252      	negs	r2, r2
 8002874:	4490      	add	r8, r2
 8002876:	4643      	mov	r3, r8
 8002878:	0004      	movs	r4, r0
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	d400      	bmi.n	8002880 <__aeabi_dsub+0x6ac>
 800287e:	e61a      	b.n	80024b6 <__aeabi_dsub+0x2e2>
 8002880:	4642      	mov	r2, r8
 8002882:	4b0e      	ldr	r3, [pc, #56]	; (80028bc <__aeabi_dsub+0x6e8>)
 8002884:	2601      	movs	r6, #1
 8002886:	401a      	ands	r2, r3
 8002888:	4690      	mov	r8, r2
 800288a:	e614      	b.n	80024b6 <__aeabi_dsub+0x2e2>
 800288c:	4666      	mov	r6, ip
 800288e:	001f      	movs	r7, r3
 8002890:	3e20      	subs	r6, #32
 8002892:	40f7      	lsrs	r7, r6
 8002894:	2c20      	cmp	r4, #32
 8002896:	d005      	beq.n	80028a4 <__aeabi_dsub+0x6d0>
 8002898:	2640      	movs	r6, #64	; 0x40
 800289a:	1b36      	subs	r6, r6, r4
 800289c:	40b3      	lsls	r3, r6
 800289e:	464c      	mov	r4, r9
 80028a0:	431c      	orrs	r4, r3
 80028a2:	46a2      	mov	sl, r4
 80028a4:	4654      	mov	r4, sl
 80028a6:	1e63      	subs	r3, r4, #1
 80028a8:	419c      	sbcs	r4, r3
 80028aa:	433c      	orrs	r4, r7
 80028ac:	e5c8      	b.n	8002440 <__aeabi_dsub+0x26c>
 80028ae:	0011      	movs	r1, r2
 80028b0:	2300      	movs	r3, #0
 80028b2:	2200      	movs	r2, #0
 80028b4:	e532      	b.n	800231c <__aeabi_dsub+0x148>
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	000007ff 	.word	0x000007ff
 80028bc:	ff7fffff 	.word	0xff7fffff
 80028c0:	000007fe 	.word	0x000007fe
 80028c4:	464a      	mov	r2, r9
 80028c6:	1814      	adds	r4, r2, r0
 80028c8:	4284      	cmp	r4, r0
 80028ca:	4192      	sbcs	r2, r2
 80028cc:	185b      	adds	r3, r3, r1
 80028ce:	4698      	mov	r8, r3
 80028d0:	4252      	negs	r2, r2
 80028d2:	4490      	add	r8, r2
 80028d4:	e5e9      	b.n	80024aa <__aeabi_dsub+0x2d6>
 80028d6:	4642      	mov	r2, r8
 80028d8:	4322      	orrs	r2, r4
 80028da:	d100      	bne.n	80028de <__aeabi_dsub+0x70a>
 80028dc:	e6a6      	b.n	800262c <__aeabi_dsub+0x458>
 80028de:	e5ea      	b.n	80024b6 <__aeabi_dsub+0x2e2>
 80028e0:	074b      	lsls	r3, r1, #29
 80028e2:	08c2      	lsrs	r2, r0, #3
 80028e4:	431a      	orrs	r2, r3
 80028e6:	08cb      	lsrs	r3, r1, #3
 80028e8:	e632      	b.n	8002550 <__aeabi_dsub+0x37c>
 80028ea:	2200      	movs	r2, #0
 80028ec:	4901      	ldr	r1, [pc, #4]	; (80028f4 <__aeabi_dsub+0x720>)
 80028ee:	0013      	movs	r3, r2
 80028f0:	e514      	b.n	800231c <__aeabi_dsub+0x148>
 80028f2:	46c0      	nop			; (mov r8, r8)
 80028f4:	000007ff 	.word	0x000007ff

080028f8 <__aeabi_d2iz>:
 80028f8:	000a      	movs	r2, r1
 80028fa:	b530      	push	{r4, r5, lr}
 80028fc:	4c13      	ldr	r4, [pc, #76]	; (800294c <__aeabi_d2iz+0x54>)
 80028fe:	0053      	lsls	r3, r2, #1
 8002900:	0309      	lsls	r1, r1, #12
 8002902:	0005      	movs	r5, r0
 8002904:	0b09      	lsrs	r1, r1, #12
 8002906:	2000      	movs	r0, #0
 8002908:	0d5b      	lsrs	r3, r3, #21
 800290a:	0fd2      	lsrs	r2, r2, #31
 800290c:	42a3      	cmp	r3, r4
 800290e:	dd04      	ble.n	800291a <__aeabi_d2iz+0x22>
 8002910:	480f      	ldr	r0, [pc, #60]	; (8002950 <__aeabi_d2iz+0x58>)
 8002912:	4283      	cmp	r3, r0
 8002914:	dd02      	ble.n	800291c <__aeabi_d2iz+0x24>
 8002916:	4b0f      	ldr	r3, [pc, #60]	; (8002954 <__aeabi_d2iz+0x5c>)
 8002918:	18d0      	adds	r0, r2, r3
 800291a:	bd30      	pop	{r4, r5, pc}
 800291c:	2080      	movs	r0, #128	; 0x80
 800291e:	0340      	lsls	r0, r0, #13
 8002920:	4301      	orrs	r1, r0
 8002922:	480d      	ldr	r0, [pc, #52]	; (8002958 <__aeabi_d2iz+0x60>)
 8002924:	1ac0      	subs	r0, r0, r3
 8002926:	281f      	cmp	r0, #31
 8002928:	dd08      	ble.n	800293c <__aeabi_d2iz+0x44>
 800292a:	480c      	ldr	r0, [pc, #48]	; (800295c <__aeabi_d2iz+0x64>)
 800292c:	1ac3      	subs	r3, r0, r3
 800292e:	40d9      	lsrs	r1, r3
 8002930:	000b      	movs	r3, r1
 8002932:	4258      	negs	r0, r3
 8002934:	2a00      	cmp	r2, #0
 8002936:	d1f0      	bne.n	800291a <__aeabi_d2iz+0x22>
 8002938:	0018      	movs	r0, r3
 800293a:	e7ee      	b.n	800291a <__aeabi_d2iz+0x22>
 800293c:	4c08      	ldr	r4, [pc, #32]	; (8002960 <__aeabi_d2iz+0x68>)
 800293e:	40c5      	lsrs	r5, r0
 8002940:	46a4      	mov	ip, r4
 8002942:	4463      	add	r3, ip
 8002944:	4099      	lsls	r1, r3
 8002946:	000b      	movs	r3, r1
 8002948:	432b      	orrs	r3, r5
 800294a:	e7f2      	b.n	8002932 <__aeabi_d2iz+0x3a>
 800294c:	000003fe 	.word	0x000003fe
 8002950:	0000041d 	.word	0x0000041d
 8002954:	7fffffff 	.word	0x7fffffff
 8002958:	00000433 	.word	0x00000433
 800295c:	00000413 	.word	0x00000413
 8002960:	fffffbed 	.word	0xfffffbed

08002964 <__aeabi_i2d>:
 8002964:	b570      	push	{r4, r5, r6, lr}
 8002966:	2800      	cmp	r0, #0
 8002968:	d016      	beq.n	8002998 <__aeabi_i2d+0x34>
 800296a:	17c3      	asrs	r3, r0, #31
 800296c:	18c5      	adds	r5, r0, r3
 800296e:	405d      	eors	r5, r3
 8002970:	0fc4      	lsrs	r4, r0, #31
 8002972:	0028      	movs	r0, r5
 8002974:	f000 f8b2 	bl	8002adc <__clzsi2>
 8002978:	4a11      	ldr	r2, [pc, #68]	; (80029c0 <__aeabi_i2d+0x5c>)
 800297a:	1a12      	subs	r2, r2, r0
 800297c:	280a      	cmp	r0, #10
 800297e:	dc16      	bgt.n	80029ae <__aeabi_i2d+0x4a>
 8002980:	0003      	movs	r3, r0
 8002982:	002e      	movs	r6, r5
 8002984:	3315      	adds	r3, #21
 8002986:	409e      	lsls	r6, r3
 8002988:	230b      	movs	r3, #11
 800298a:	1a18      	subs	r0, r3, r0
 800298c:	40c5      	lsrs	r5, r0
 800298e:	0553      	lsls	r3, r2, #21
 8002990:	032d      	lsls	r5, r5, #12
 8002992:	0b2d      	lsrs	r5, r5, #12
 8002994:	0d5b      	lsrs	r3, r3, #21
 8002996:	e003      	b.n	80029a0 <__aeabi_i2d+0x3c>
 8002998:	2400      	movs	r4, #0
 800299a:	2300      	movs	r3, #0
 800299c:	2500      	movs	r5, #0
 800299e:	2600      	movs	r6, #0
 80029a0:	051b      	lsls	r3, r3, #20
 80029a2:	432b      	orrs	r3, r5
 80029a4:	07e4      	lsls	r4, r4, #31
 80029a6:	4323      	orrs	r3, r4
 80029a8:	0030      	movs	r0, r6
 80029aa:	0019      	movs	r1, r3
 80029ac:	bd70      	pop	{r4, r5, r6, pc}
 80029ae:	380b      	subs	r0, #11
 80029b0:	4085      	lsls	r5, r0
 80029b2:	0553      	lsls	r3, r2, #21
 80029b4:	032d      	lsls	r5, r5, #12
 80029b6:	2600      	movs	r6, #0
 80029b8:	0b2d      	lsrs	r5, r5, #12
 80029ba:	0d5b      	lsrs	r3, r3, #21
 80029bc:	e7f0      	b.n	80029a0 <__aeabi_i2d+0x3c>
 80029be:	46c0      	nop			; (mov r8, r8)
 80029c0:	0000041e 	.word	0x0000041e

080029c4 <__udivsi3>:
 80029c4:	2200      	movs	r2, #0
 80029c6:	0843      	lsrs	r3, r0, #1
 80029c8:	428b      	cmp	r3, r1
 80029ca:	d374      	bcc.n	8002ab6 <__udivsi3+0xf2>
 80029cc:	0903      	lsrs	r3, r0, #4
 80029ce:	428b      	cmp	r3, r1
 80029d0:	d35f      	bcc.n	8002a92 <__udivsi3+0xce>
 80029d2:	0a03      	lsrs	r3, r0, #8
 80029d4:	428b      	cmp	r3, r1
 80029d6:	d344      	bcc.n	8002a62 <__udivsi3+0x9e>
 80029d8:	0b03      	lsrs	r3, r0, #12
 80029da:	428b      	cmp	r3, r1
 80029dc:	d328      	bcc.n	8002a30 <__udivsi3+0x6c>
 80029de:	0c03      	lsrs	r3, r0, #16
 80029e0:	428b      	cmp	r3, r1
 80029e2:	d30d      	bcc.n	8002a00 <__udivsi3+0x3c>
 80029e4:	22ff      	movs	r2, #255	; 0xff
 80029e6:	0209      	lsls	r1, r1, #8
 80029e8:	ba12      	rev	r2, r2
 80029ea:	0c03      	lsrs	r3, r0, #16
 80029ec:	428b      	cmp	r3, r1
 80029ee:	d302      	bcc.n	80029f6 <__udivsi3+0x32>
 80029f0:	1212      	asrs	r2, r2, #8
 80029f2:	0209      	lsls	r1, r1, #8
 80029f4:	d065      	beq.n	8002ac2 <__udivsi3+0xfe>
 80029f6:	0b03      	lsrs	r3, r0, #12
 80029f8:	428b      	cmp	r3, r1
 80029fa:	d319      	bcc.n	8002a30 <__udivsi3+0x6c>
 80029fc:	e000      	b.n	8002a00 <__udivsi3+0x3c>
 80029fe:	0a09      	lsrs	r1, r1, #8
 8002a00:	0bc3      	lsrs	r3, r0, #15
 8002a02:	428b      	cmp	r3, r1
 8002a04:	d301      	bcc.n	8002a0a <__udivsi3+0x46>
 8002a06:	03cb      	lsls	r3, r1, #15
 8002a08:	1ac0      	subs	r0, r0, r3
 8002a0a:	4152      	adcs	r2, r2
 8002a0c:	0b83      	lsrs	r3, r0, #14
 8002a0e:	428b      	cmp	r3, r1
 8002a10:	d301      	bcc.n	8002a16 <__udivsi3+0x52>
 8002a12:	038b      	lsls	r3, r1, #14
 8002a14:	1ac0      	subs	r0, r0, r3
 8002a16:	4152      	adcs	r2, r2
 8002a18:	0b43      	lsrs	r3, r0, #13
 8002a1a:	428b      	cmp	r3, r1
 8002a1c:	d301      	bcc.n	8002a22 <__udivsi3+0x5e>
 8002a1e:	034b      	lsls	r3, r1, #13
 8002a20:	1ac0      	subs	r0, r0, r3
 8002a22:	4152      	adcs	r2, r2
 8002a24:	0b03      	lsrs	r3, r0, #12
 8002a26:	428b      	cmp	r3, r1
 8002a28:	d301      	bcc.n	8002a2e <__udivsi3+0x6a>
 8002a2a:	030b      	lsls	r3, r1, #12
 8002a2c:	1ac0      	subs	r0, r0, r3
 8002a2e:	4152      	adcs	r2, r2
 8002a30:	0ac3      	lsrs	r3, r0, #11
 8002a32:	428b      	cmp	r3, r1
 8002a34:	d301      	bcc.n	8002a3a <__udivsi3+0x76>
 8002a36:	02cb      	lsls	r3, r1, #11
 8002a38:	1ac0      	subs	r0, r0, r3
 8002a3a:	4152      	adcs	r2, r2
 8002a3c:	0a83      	lsrs	r3, r0, #10
 8002a3e:	428b      	cmp	r3, r1
 8002a40:	d301      	bcc.n	8002a46 <__udivsi3+0x82>
 8002a42:	028b      	lsls	r3, r1, #10
 8002a44:	1ac0      	subs	r0, r0, r3
 8002a46:	4152      	adcs	r2, r2
 8002a48:	0a43      	lsrs	r3, r0, #9
 8002a4a:	428b      	cmp	r3, r1
 8002a4c:	d301      	bcc.n	8002a52 <__udivsi3+0x8e>
 8002a4e:	024b      	lsls	r3, r1, #9
 8002a50:	1ac0      	subs	r0, r0, r3
 8002a52:	4152      	adcs	r2, r2
 8002a54:	0a03      	lsrs	r3, r0, #8
 8002a56:	428b      	cmp	r3, r1
 8002a58:	d301      	bcc.n	8002a5e <__udivsi3+0x9a>
 8002a5a:	020b      	lsls	r3, r1, #8
 8002a5c:	1ac0      	subs	r0, r0, r3
 8002a5e:	4152      	adcs	r2, r2
 8002a60:	d2cd      	bcs.n	80029fe <__udivsi3+0x3a>
 8002a62:	09c3      	lsrs	r3, r0, #7
 8002a64:	428b      	cmp	r3, r1
 8002a66:	d301      	bcc.n	8002a6c <__udivsi3+0xa8>
 8002a68:	01cb      	lsls	r3, r1, #7
 8002a6a:	1ac0      	subs	r0, r0, r3
 8002a6c:	4152      	adcs	r2, r2
 8002a6e:	0983      	lsrs	r3, r0, #6
 8002a70:	428b      	cmp	r3, r1
 8002a72:	d301      	bcc.n	8002a78 <__udivsi3+0xb4>
 8002a74:	018b      	lsls	r3, r1, #6
 8002a76:	1ac0      	subs	r0, r0, r3
 8002a78:	4152      	adcs	r2, r2
 8002a7a:	0943      	lsrs	r3, r0, #5
 8002a7c:	428b      	cmp	r3, r1
 8002a7e:	d301      	bcc.n	8002a84 <__udivsi3+0xc0>
 8002a80:	014b      	lsls	r3, r1, #5
 8002a82:	1ac0      	subs	r0, r0, r3
 8002a84:	4152      	adcs	r2, r2
 8002a86:	0903      	lsrs	r3, r0, #4
 8002a88:	428b      	cmp	r3, r1
 8002a8a:	d301      	bcc.n	8002a90 <__udivsi3+0xcc>
 8002a8c:	010b      	lsls	r3, r1, #4
 8002a8e:	1ac0      	subs	r0, r0, r3
 8002a90:	4152      	adcs	r2, r2
 8002a92:	08c3      	lsrs	r3, r0, #3
 8002a94:	428b      	cmp	r3, r1
 8002a96:	d301      	bcc.n	8002a9c <__udivsi3+0xd8>
 8002a98:	00cb      	lsls	r3, r1, #3
 8002a9a:	1ac0      	subs	r0, r0, r3
 8002a9c:	4152      	adcs	r2, r2
 8002a9e:	0883      	lsrs	r3, r0, #2
 8002aa0:	428b      	cmp	r3, r1
 8002aa2:	d301      	bcc.n	8002aa8 <__udivsi3+0xe4>
 8002aa4:	008b      	lsls	r3, r1, #2
 8002aa6:	1ac0      	subs	r0, r0, r3
 8002aa8:	4152      	adcs	r2, r2
 8002aaa:	0843      	lsrs	r3, r0, #1
 8002aac:	428b      	cmp	r3, r1
 8002aae:	d301      	bcc.n	8002ab4 <__udivsi3+0xf0>
 8002ab0:	004b      	lsls	r3, r1, #1
 8002ab2:	1ac0      	subs	r0, r0, r3
 8002ab4:	4152      	adcs	r2, r2
 8002ab6:	1a41      	subs	r1, r0, r1
 8002ab8:	d200      	bcs.n	8002abc <__udivsi3+0xf8>
 8002aba:	4601      	mov	r1, r0
 8002abc:	4152      	adcs	r2, r2
 8002abe:	4610      	mov	r0, r2
 8002ac0:	4770      	bx	lr
 8002ac2:	e7ff      	b.n	8002ac4 <__udivsi3+0x100>
 8002ac4:	b501      	push	{r0, lr}
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	f000 f806 	bl	8002ad8 <__aeabi_idiv0>
 8002acc:	bd02      	pop	{r1, pc}
 8002ace:	46c0      	nop			; (mov r8, r8)

08002ad0 <__aeabi_uidivmod>:
 8002ad0:	2900      	cmp	r1, #0
 8002ad2:	d0f7      	beq.n	8002ac4 <__udivsi3+0x100>
 8002ad4:	e776      	b.n	80029c4 <__udivsi3>
 8002ad6:	4770      	bx	lr

08002ad8 <__aeabi_idiv0>:
 8002ad8:	4770      	bx	lr
 8002ada:	46c0      	nop			; (mov r8, r8)

08002adc <__clzsi2>:
 8002adc:	211c      	movs	r1, #28
 8002ade:	2301      	movs	r3, #1
 8002ae0:	041b      	lsls	r3, r3, #16
 8002ae2:	4298      	cmp	r0, r3
 8002ae4:	d301      	bcc.n	8002aea <__clzsi2+0xe>
 8002ae6:	0c00      	lsrs	r0, r0, #16
 8002ae8:	3910      	subs	r1, #16
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	4298      	cmp	r0, r3
 8002aee:	d301      	bcc.n	8002af4 <__clzsi2+0x18>
 8002af0:	0a00      	lsrs	r0, r0, #8
 8002af2:	3908      	subs	r1, #8
 8002af4:	091b      	lsrs	r3, r3, #4
 8002af6:	4298      	cmp	r0, r3
 8002af8:	d301      	bcc.n	8002afe <__clzsi2+0x22>
 8002afa:	0900      	lsrs	r0, r0, #4
 8002afc:	3904      	subs	r1, #4
 8002afe:	a202      	add	r2, pc, #8	; (adr r2, 8002b08 <__clzsi2+0x2c>)
 8002b00:	5c10      	ldrb	r0, [r2, r0]
 8002b02:	1840      	adds	r0, r0, r1
 8002b04:	4770      	bx	lr
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	02020304 	.word	0x02020304
 8002b0c:	01010101 	.word	0x01010101
	...

08002b18 <__aeabi_f2uiz>:
 8002b18:	219e      	movs	r1, #158	; 0x9e
 8002b1a:	b510      	push	{r4, lr}
 8002b1c:	05c9      	lsls	r1, r1, #23
 8002b1e:	1c04      	adds	r4, r0, #0
 8002b20:	f7fd fbd0 	bl	80002c4 <__aeabi_fcmpge>
 8002b24:	2800      	cmp	r0, #0
 8002b26:	d103      	bne.n	8002b30 <__aeabi_f2uiz+0x18>
 8002b28:	1c20      	adds	r0, r4, #0
 8002b2a:	f7fe f911 	bl	8000d50 <__aeabi_f2iz>
 8002b2e:	bd10      	pop	{r4, pc}
 8002b30:	219e      	movs	r1, #158	; 0x9e
 8002b32:	1c20      	adds	r0, r4, #0
 8002b34:	05c9      	lsls	r1, r1, #23
 8002b36:	f7fd ff43 	bl	80009c0 <__aeabi_fsub>
 8002b3a:	f7fe f909 	bl	8000d50 <__aeabi_f2iz>
 8002b3e:	2380      	movs	r3, #128	; 0x80
 8002b40:	061b      	lsls	r3, r3, #24
 8002b42:	469c      	mov	ip, r3
 8002b44:	4460      	add	r0, ip
 8002b46:	e7f2      	b.n	8002b2e <__aeabi_f2uiz+0x16>

08002b48 <__aeabi_fdiv>:
 8002b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b4a:	464f      	mov	r7, r9
 8002b4c:	4646      	mov	r6, r8
 8002b4e:	46d6      	mov	lr, sl
 8002b50:	0245      	lsls	r5, r0, #9
 8002b52:	b5c0      	push	{r6, r7, lr}
 8002b54:	0047      	lsls	r7, r0, #1
 8002b56:	1c0c      	adds	r4, r1, #0
 8002b58:	0a6d      	lsrs	r5, r5, #9
 8002b5a:	0e3f      	lsrs	r7, r7, #24
 8002b5c:	0fc6      	lsrs	r6, r0, #31
 8002b5e:	2f00      	cmp	r7, #0
 8002b60:	d066      	beq.n	8002c30 <__aeabi_fdiv+0xe8>
 8002b62:	2fff      	cmp	r7, #255	; 0xff
 8002b64:	d06c      	beq.n	8002c40 <__aeabi_fdiv+0xf8>
 8002b66:	2300      	movs	r3, #0
 8002b68:	00ea      	lsls	r2, r5, #3
 8002b6a:	2580      	movs	r5, #128	; 0x80
 8002b6c:	4699      	mov	r9, r3
 8002b6e:	469a      	mov	sl, r3
 8002b70:	04ed      	lsls	r5, r5, #19
 8002b72:	4315      	orrs	r5, r2
 8002b74:	3f7f      	subs	r7, #127	; 0x7f
 8002b76:	0260      	lsls	r0, r4, #9
 8002b78:	0061      	lsls	r1, r4, #1
 8002b7a:	0a43      	lsrs	r3, r0, #9
 8002b7c:	4698      	mov	r8, r3
 8002b7e:	0e09      	lsrs	r1, r1, #24
 8002b80:	0fe4      	lsrs	r4, r4, #31
 8002b82:	2900      	cmp	r1, #0
 8002b84:	d048      	beq.n	8002c18 <__aeabi_fdiv+0xd0>
 8002b86:	29ff      	cmp	r1, #255	; 0xff
 8002b88:	d010      	beq.n	8002bac <__aeabi_fdiv+0x64>
 8002b8a:	2280      	movs	r2, #128	; 0x80
 8002b8c:	00d8      	lsls	r0, r3, #3
 8002b8e:	04d2      	lsls	r2, r2, #19
 8002b90:	4302      	orrs	r2, r0
 8002b92:	4690      	mov	r8, r2
 8002b94:	2000      	movs	r0, #0
 8002b96:	397f      	subs	r1, #127	; 0x7f
 8002b98:	464a      	mov	r2, r9
 8002b9a:	0033      	movs	r3, r6
 8002b9c:	1a7f      	subs	r7, r7, r1
 8002b9e:	4302      	orrs	r2, r0
 8002ba0:	496c      	ldr	r1, [pc, #432]	; (8002d54 <__aeabi_fdiv+0x20c>)
 8002ba2:	0092      	lsls	r2, r2, #2
 8002ba4:	588a      	ldr	r2, [r1, r2]
 8002ba6:	4063      	eors	r3, r4
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	4697      	mov	pc, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d16d      	bne.n	8002c8c <__aeabi_fdiv+0x144>
 8002bb0:	2002      	movs	r0, #2
 8002bb2:	3fff      	subs	r7, #255	; 0xff
 8002bb4:	e033      	b.n	8002c1e <__aeabi_fdiv+0xd6>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	4698      	mov	r8, r3
 8002bba:	0026      	movs	r6, r4
 8002bbc:	4645      	mov	r5, r8
 8002bbe:	4682      	mov	sl, r0
 8002bc0:	4653      	mov	r3, sl
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d100      	bne.n	8002bc8 <__aeabi_fdiv+0x80>
 8002bc6:	e07f      	b.n	8002cc8 <__aeabi_fdiv+0x180>
 8002bc8:	2b03      	cmp	r3, #3
 8002bca:	d100      	bne.n	8002bce <__aeabi_fdiv+0x86>
 8002bcc:	e094      	b.n	8002cf8 <__aeabi_fdiv+0x1b0>
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d017      	beq.n	8002c02 <__aeabi_fdiv+0xba>
 8002bd2:	0038      	movs	r0, r7
 8002bd4:	307f      	adds	r0, #127	; 0x7f
 8002bd6:	2800      	cmp	r0, #0
 8002bd8:	dd5f      	ble.n	8002c9a <__aeabi_fdiv+0x152>
 8002bda:	076b      	lsls	r3, r5, #29
 8002bdc:	d004      	beq.n	8002be8 <__aeabi_fdiv+0xa0>
 8002bde:	230f      	movs	r3, #15
 8002be0:	402b      	ands	r3, r5
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d000      	beq.n	8002be8 <__aeabi_fdiv+0xa0>
 8002be6:	3504      	adds	r5, #4
 8002be8:	012b      	lsls	r3, r5, #4
 8002bea:	d503      	bpl.n	8002bf4 <__aeabi_fdiv+0xac>
 8002bec:	0038      	movs	r0, r7
 8002bee:	4b5a      	ldr	r3, [pc, #360]	; (8002d58 <__aeabi_fdiv+0x210>)
 8002bf0:	3080      	adds	r0, #128	; 0x80
 8002bf2:	401d      	ands	r5, r3
 8002bf4:	28fe      	cmp	r0, #254	; 0xfe
 8002bf6:	dc67      	bgt.n	8002cc8 <__aeabi_fdiv+0x180>
 8002bf8:	01ad      	lsls	r5, r5, #6
 8002bfa:	0a6d      	lsrs	r5, r5, #9
 8002bfc:	b2c0      	uxtb	r0, r0
 8002bfe:	e002      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002c00:	001e      	movs	r6, r3
 8002c02:	2000      	movs	r0, #0
 8002c04:	2500      	movs	r5, #0
 8002c06:	05c0      	lsls	r0, r0, #23
 8002c08:	4328      	orrs	r0, r5
 8002c0a:	07f6      	lsls	r6, r6, #31
 8002c0c:	4330      	orrs	r0, r6
 8002c0e:	bce0      	pop	{r5, r6, r7}
 8002c10:	46ba      	mov	sl, r7
 8002c12:	46b1      	mov	r9, r6
 8002c14:	46a8      	mov	r8, r5
 8002c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d12b      	bne.n	8002c74 <__aeabi_fdiv+0x12c>
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	464a      	mov	r2, r9
 8002c20:	0033      	movs	r3, r6
 8002c22:	494e      	ldr	r1, [pc, #312]	; (8002d5c <__aeabi_fdiv+0x214>)
 8002c24:	4302      	orrs	r2, r0
 8002c26:	0092      	lsls	r2, r2, #2
 8002c28:	588a      	ldr	r2, [r1, r2]
 8002c2a:	4063      	eors	r3, r4
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	4697      	mov	pc, r2
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	d113      	bne.n	8002c5c <__aeabi_fdiv+0x114>
 8002c34:	2304      	movs	r3, #4
 8002c36:	4699      	mov	r9, r3
 8002c38:	3b03      	subs	r3, #3
 8002c3a:	2700      	movs	r7, #0
 8002c3c:	469a      	mov	sl, r3
 8002c3e:	e79a      	b.n	8002b76 <__aeabi_fdiv+0x2e>
 8002c40:	2d00      	cmp	r5, #0
 8002c42:	d105      	bne.n	8002c50 <__aeabi_fdiv+0x108>
 8002c44:	2308      	movs	r3, #8
 8002c46:	4699      	mov	r9, r3
 8002c48:	3b06      	subs	r3, #6
 8002c4a:	27ff      	movs	r7, #255	; 0xff
 8002c4c:	469a      	mov	sl, r3
 8002c4e:	e792      	b.n	8002b76 <__aeabi_fdiv+0x2e>
 8002c50:	230c      	movs	r3, #12
 8002c52:	4699      	mov	r9, r3
 8002c54:	3b09      	subs	r3, #9
 8002c56:	27ff      	movs	r7, #255	; 0xff
 8002c58:	469a      	mov	sl, r3
 8002c5a:	e78c      	b.n	8002b76 <__aeabi_fdiv+0x2e>
 8002c5c:	0028      	movs	r0, r5
 8002c5e:	f7ff ff3d 	bl	8002adc <__clzsi2>
 8002c62:	2776      	movs	r7, #118	; 0x76
 8002c64:	1f43      	subs	r3, r0, #5
 8002c66:	409d      	lsls	r5, r3
 8002c68:	2300      	movs	r3, #0
 8002c6a:	427f      	negs	r7, r7
 8002c6c:	4699      	mov	r9, r3
 8002c6e:	469a      	mov	sl, r3
 8002c70:	1a3f      	subs	r7, r7, r0
 8002c72:	e780      	b.n	8002b76 <__aeabi_fdiv+0x2e>
 8002c74:	0018      	movs	r0, r3
 8002c76:	f7ff ff31 	bl	8002adc <__clzsi2>
 8002c7a:	4642      	mov	r2, r8
 8002c7c:	1f43      	subs	r3, r0, #5
 8002c7e:	2176      	movs	r1, #118	; 0x76
 8002c80:	409a      	lsls	r2, r3
 8002c82:	4249      	negs	r1, r1
 8002c84:	1a09      	subs	r1, r1, r0
 8002c86:	4690      	mov	r8, r2
 8002c88:	2000      	movs	r0, #0
 8002c8a:	e785      	b.n	8002b98 <__aeabi_fdiv+0x50>
 8002c8c:	21ff      	movs	r1, #255	; 0xff
 8002c8e:	2003      	movs	r0, #3
 8002c90:	e782      	b.n	8002b98 <__aeabi_fdiv+0x50>
 8002c92:	001e      	movs	r6, r3
 8002c94:	20ff      	movs	r0, #255	; 0xff
 8002c96:	2500      	movs	r5, #0
 8002c98:	e7b5      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	1a1b      	subs	r3, r3, r0
 8002c9e:	2b1b      	cmp	r3, #27
 8002ca0:	dcaf      	bgt.n	8002c02 <__aeabi_fdiv+0xba>
 8002ca2:	379e      	adds	r7, #158	; 0x9e
 8002ca4:	0029      	movs	r1, r5
 8002ca6:	40bd      	lsls	r5, r7
 8002ca8:	40d9      	lsrs	r1, r3
 8002caa:	1e6a      	subs	r2, r5, #1
 8002cac:	4195      	sbcs	r5, r2
 8002cae:	430d      	orrs	r5, r1
 8002cb0:	076b      	lsls	r3, r5, #29
 8002cb2:	d004      	beq.n	8002cbe <__aeabi_fdiv+0x176>
 8002cb4:	230f      	movs	r3, #15
 8002cb6:	402b      	ands	r3, r5
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d000      	beq.n	8002cbe <__aeabi_fdiv+0x176>
 8002cbc:	3504      	adds	r5, #4
 8002cbe:	016b      	lsls	r3, r5, #5
 8002cc0:	d544      	bpl.n	8002d4c <__aeabi_fdiv+0x204>
 8002cc2:	2001      	movs	r0, #1
 8002cc4:	2500      	movs	r5, #0
 8002cc6:	e79e      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002cc8:	20ff      	movs	r0, #255	; 0xff
 8002cca:	2500      	movs	r5, #0
 8002ccc:	e79b      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002cce:	2580      	movs	r5, #128	; 0x80
 8002cd0:	2600      	movs	r6, #0
 8002cd2:	20ff      	movs	r0, #255	; 0xff
 8002cd4:	03ed      	lsls	r5, r5, #15
 8002cd6:	e796      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	4698      	mov	r8, r3
 8002cdc:	2080      	movs	r0, #128	; 0x80
 8002cde:	03c0      	lsls	r0, r0, #15
 8002ce0:	4205      	tst	r5, r0
 8002ce2:	d009      	beq.n	8002cf8 <__aeabi_fdiv+0x1b0>
 8002ce4:	4643      	mov	r3, r8
 8002ce6:	4203      	tst	r3, r0
 8002ce8:	d106      	bne.n	8002cf8 <__aeabi_fdiv+0x1b0>
 8002cea:	4645      	mov	r5, r8
 8002cec:	4305      	orrs	r5, r0
 8002cee:	026d      	lsls	r5, r5, #9
 8002cf0:	0026      	movs	r6, r4
 8002cf2:	20ff      	movs	r0, #255	; 0xff
 8002cf4:	0a6d      	lsrs	r5, r5, #9
 8002cf6:	e786      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002cf8:	2080      	movs	r0, #128	; 0x80
 8002cfa:	03c0      	lsls	r0, r0, #15
 8002cfc:	4305      	orrs	r5, r0
 8002cfe:	026d      	lsls	r5, r5, #9
 8002d00:	20ff      	movs	r0, #255	; 0xff
 8002d02:	0a6d      	lsrs	r5, r5, #9
 8002d04:	e77f      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002d06:	4641      	mov	r1, r8
 8002d08:	016a      	lsls	r2, r5, #5
 8002d0a:	0148      	lsls	r0, r1, #5
 8002d0c:	4282      	cmp	r2, r0
 8002d0e:	d219      	bcs.n	8002d44 <__aeabi_fdiv+0x1fc>
 8002d10:	211b      	movs	r1, #27
 8002d12:	2500      	movs	r5, #0
 8002d14:	3f01      	subs	r7, #1
 8002d16:	2601      	movs	r6, #1
 8002d18:	0014      	movs	r4, r2
 8002d1a:	006d      	lsls	r5, r5, #1
 8002d1c:	0052      	lsls	r2, r2, #1
 8002d1e:	2c00      	cmp	r4, #0
 8002d20:	db01      	blt.n	8002d26 <__aeabi_fdiv+0x1de>
 8002d22:	4290      	cmp	r0, r2
 8002d24:	d801      	bhi.n	8002d2a <__aeabi_fdiv+0x1e2>
 8002d26:	1a12      	subs	r2, r2, r0
 8002d28:	4335      	orrs	r5, r6
 8002d2a:	3901      	subs	r1, #1
 8002d2c:	2900      	cmp	r1, #0
 8002d2e:	d1f3      	bne.n	8002d18 <__aeabi_fdiv+0x1d0>
 8002d30:	1e50      	subs	r0, r2, #1
 8002d32:	4182      	sbcs	r2, r0
 8002d34:	0038      	movs	r0, r7
 8002d36:	307f      	adds	r0, #127	; 0x7f
 8002d38:	001e      	movs	r6, r3
 8002d3a:	4315      	orrs	r5, r2
 8002d3c:	2800      	cmp	r0, #0
 8002d3e:	dd00      	ble.n	8002d42 <__aeabi_fdiv+0x1fa>
 8002d40:	e74b      	b.n	8002bda <__aeabi_fdiv+0x92>
 8002d42:	e7aa      	b.n	8002c9a <__aeabi_fdiv+0x152>
 8002d44:	211a      	movs	r1, #26
 8002d46:	2501      	movs	r5, #1
 8002d48:	1a12      	subs	r2, r2, r0
 8002d4a:	e7e4      	b.n	8002d16 <__aeabi_fdiv+0x1ce>
 8002d4c:	01ad      	lsls	r5, r5, #6
 8002d4e:	2000      	movs	r0, #0
 8002d50:	0a6d      	lsrs	r5, r5, #9
 8002d52:	e758      	b.n	8002c06 <__aeabi_fdiv+0xbe>
 8002d54:	0800a4b8 	.word	0x0800a4b8
 8002d58:	f7ffffff 	.word	0xf7ffffff
 8002d5c:	0800a4f8 	.word	0x0800a4f8

08002d60 <__aeabi_ui2f>:
 8002d60:	b570      	push	{r4, r5, r6, lr}
 8002d62:	1e05      	subs	r5, r0, #0
 8002d64:	d00e      	beq.n	8002d84 <__aeabi_ui2f+0x24>
 8002d66:	f7ff feb9 	bl	8002adc <__clzsi2>
 8002d6a:	239e      	movs	r3, #158	; 0x9e
 8002d6c:	0004      	movs	r4, r0
 8002d6e:	1a1b      	subs	r3, r3, r0
 8002d70:	2b96      	cmp	r3, #150	; 0x96
 8002d72:	dc0c      	bgt.n	8002d8e <__aeabi_ui2f+0x2e>
 8002d74:	2808      	cmp	r0, #8
 8002d76:	dd01      	ble.n	8002d7c <__aeabi_ui2f+0x1c>
 8002d78:	3c08      	subs	r4, #8
 8002d7a:	40a5      	lsls	r5, r4
 8002d7c:	026d      	lsls	r5, r5, #9
 8002d7e:	0a6d      	lsrs	r5, r5, #9
 8002d80:	b2d8      	uxtb	r0, r3
 8002d82:	e001      	b.n	8002d88 <__aeabi_ui2f+0x28>
 8002d84:	2000      	movs	r0, #0
 8002d86:	2500      	movs	r5, #0
 8002d88:	05c0      	lsls	r0, r0, #23
 8002d8a:	4328      	orrs	r0, r5
 8002d8c:	bd70      	pop	{r4, r5, r6, pc}
 8002d8e:	2b99      	cmp	r3, #153	; 0x99
 8002d90:	dd09      	ble.n	8002da6 <__aeabi_ui2f+0x46>
 8002d92:	0002      	movs	r2, r0
 8002d94:	0029      	movs	r1, r5
 8002d96:	321b      	adds	r2, #27
 8002d98:	4091      	lsls	r1, r2
 8002d9a:	1e4a      	subs	r2, r1, #1
 8002d9c:	4191      	sbcs	r1, r2
 8002d9e:	2205      	movs	r2, #5
 8002da0:	1a12      	subs	r2, r2, r0
 8002da2:	40d5      	lsrs	r5, r2
 8002da4:	430d      	orrs	r5, r1
 8002da6:	2c05      	cmp	r4, #5
 8002da8:	dd01      	ble.n	8002dae <__aeabi_ui2f+0x4e>
 8002daa:	1f62      	subs	r2, r4, #5
 8002dac:	4095      	lsls	r5, r2
 8002dae:	0029      	movs	r1, r5
 8002db0:	4e08      	ldr	r6, [pc, #32]	; (8002dd4 <__aeabi_ui2f+0x74>)
 8002db2:	4031      	ands	r1, r6
 8002db4:	076a      	lsls	r2, r5, #29
 8002db6:	d009      	beq.n	8002dcc <__aeabi_ui2f+0x6c>
 8002db8:	200f      	movs	r0, #15
 8002dba:	4028      	ands	r0, r5
 8002dbc:	2804      	cmp	r0, #4
 8002dbe:	d005      	beq.n	8002dcc <__aeabi_ui2f+0x6c>
 8002dc0:	3104      	adds	r1, #4
 8002dc2:	014a      	lsls	r2, r1, #5
 8002dc4:	d502      	bpl.n	8002dcc <__aeabi_ui2f+0x6c>
 8002dc6:	239f      	movs	r3, #159	; 0x9f
 8002dc8:	4031      	ands	r1, r6
 8002dca:	1b1b      	subs	r3, r3, r4
 8002dcc:	0189      	lsls	r1, r1, #6
 8002dce:	0a4d      	lsrs	r5, r1, #9
 8002dd0:	b2d8      	uxtb	r0, r3
 8002dd2:	e7d9      	b.n	8002d88 <__aeabi_ui2f+0x28>
 8002dd4:	fbffffff 	.word	0xfbffffff

08002dd8 <__aeabi_f2d>:
 8002dd8:	b570      	push	{r4, r5, r6, lr}
 8002dda:	0043      	lsls	r3, r0, #1
 8002ddc:	0246      	lsls	r6, r0, #9
 8002dde:	0fc4      	lsrs	r4, r0, #31
 8002de0:	20fe      	movs	r0, #254	; 0xfe
 8002de2:	0e1b      	lsrs	r3, r3, #24
 8002de4:	1c59      	adds	r1, r3, #1
 8002de6:	0a75      	lsrs	r5, r6, #9
 8002de8:	4208      	tst	r0, r1
 8002dea:	d00c      	beq.n	8002e06 <__aeabi_f2d+0x2e>
 8002dec:	22e0      	movs	r2, #224	; 0xe0
 8002dee:	0092      	lsls	r2, r2, #2
 8002df0:	4694      	mov	ip, r2
 8002df2:	076d      	lsls	r5, r5, #29
 8002df4:	0b36      	lsrs	r6, r6, #12
 8002df6:	4463      	add	r3, ip
 8002df8:	051b      	lsls	r3, r3, #20
 8002dfa:	4333      	orrs	r3, r6
 8002dfc:	07e4      	lsls	r4, r4, #31
 8002dfe:	4323      	orrs	r3, r4
 8002e00:	0028      	movs	r0, r5
 8002e02:	0019      	movs	r1, r3
 8002e04:	bd70      	pop	{r4, r5, r6, pc}
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d114      	bne.n	8002e34 <__aeabi_f2d+0x5c>
 8002e0a:	2d00      	cmp	r5, #0
 8002e0c:	d01b      	beq.n	8002e46 <__aeabi_f2d+0x6e>
 8002e0e:	0028      	movs	r0, r5
 8002e10:	f7ff fe64 	bl	8002adc <__clzsi2>
 8002e14:	280a      	cmp	r0, #10
 8002e16:	dc1c      	bgt.n	8002e52 <__aeabi_f2d+0x7a>
 8002e18:	230b      	movs	r3, #11
 8002e1a:	002a      	movs	r2, r5
 8002e1c:	1a1b      	subs	r3, r3, r0
 8002e1e:	40da      	lsrs	r2, r3
 8002e20:	0003      	movs	r3, r0
 8002e22:	3315      	adds	r3, #21
 8002e24:	409d      	lsls	r5, r3
 8002e26:	4b0e      	ldr	r3, [pc, #56]	; (8002e60 <__aeabi_f2d+0x88>)
 8002e28:	0312      	lsls	r2, r2, #12
 8002e2a:	1a1b      	subs	r3, r3, r0
 8002e2c:	055b      	lsls	r3, r3, #21
 8002e2e:	0b16      	lsrs	r6, r2, #12
 8002e30:	0d5b      	lsrs	r3, r3, #21
 8002e32:	e7e1      	b.n	8002df8 <__aeabi_f2d+0x20>
 8002e34:	2d00      	cmp	r5, #0
 8002e36:	d009      	beq.n	8002e4c <__aeabi_f2d+0x74>
 8002e38:	0b32      	lsrs	r2, r6, #12
 8002e3a:	2680      	movs	r6, #128	; 0x80
 8002e3c:	0336      	lsls	r6, r6, #12
 8002e3e:	4b09      	ldr	r3, [pc, #36]	; (8002e64 <__aeabi_f2d+0x8c>)
 8002e40:	076d      	lsls	r5, r5, #29
 8002e42:	4316      	orrs	r6, r2
 8002e44:	e7d8      	b.n	8002df8 <__aeabi_f2d+0x20>
 8002e46:	2300      	movs	r3, #0
 8002e48:	2600      	movs	r6, #0
 8002e4a:	e7d5      	b.n	8002df8 <__aeabi_f2d+0x20>
 8002e4c:	2600      	movs	r6, #0
 8002e4e:	4b05      	ldr	r3, [pc, #20]	; (8002e64 <__aeabi_f2d+0x8c>)
 8002e50:	e7d2      	b.n	8002df8 <__aeabi_f2d+0x20>
 8002e52:	0003      	movs	r3, r0
 8002e54:	002a      	movs	r2, r5
 8002e56:	3b0b      	subs	r3, #11
 8002e58:	409a      	lsls	r2, r3
 8002e5a:	2500      	movs	r5, #0
 8002e5c:	e7e3      	b.n	8002e26 <__aeabi_f2d+0x4e>
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	00000389 	.word	0x00000389
 8002e64:	000007ff 	.word	0x000007ff

08002e68 <__aeabi_d2f>:
 8002e68:	0002      	movs	r2, r0
 8002e6a:	004b      	lsls	r3, r1, #1
 8002e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e6e:	0308      	lsls	r0, r1, #12
 8002e70:	0d5b      	lsrs	r3, r3, #21
 8002e72:	4e3d      	ldr	r6, [pc, #244]	; (8002f68 <__aeabi_d2f+0x100>)
 8002e74:	0fcc      	lsrs	r4, r1, #31
 8002e76:	0a40      	lsrs	r0, r0, #9
 8002e78:	0f51      	lsrs	r1, r2, #29
 8002e7a:	1c5f      	adds	r7, r3, #1
 8002e7c:	4308      	orrs	r0, r1
 8002e7e:	00d5      	lsls	r5, r2, #3
 8002e80:	4237      	tst	r7, r6
 8002e82:	d00a      	beq.n	8002e9a <__aeabi_d2f+0x32>
 8002e84:	4939      	ldr	r1, [pc, #228]	; (8002f6c <__aeabi_d2f+0x104>)
 8002e86:	185e      	adds	r6, r3, r1
 8002e88:	2efe      	cmp	r6, #254	; 0xfe
 8002e8a:	dd16      	ble.n	8002eba <__aeabi_d2f+0x52>
 8002e8c:	23ff      	movs	r3, #255	; 0xff
 8002e8e:	2100      	movs	r1, #0
 8002e90:	05db      	lsls	r3, r3, #23
 8002e92:	430b      	orrs	r3, r1
 8002e94:	07e0      	lsls	r0, r4, #31
 8002e96:	4318      	orrs	r0, r3
 8002e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d106      	bne.n	8002eac <__aeabi_d2f+0x44>
 8002e9e:	4328      	orrs	r0, r5
 8002ea0:	d027      	beq.n	8002ef2 <__aeabi_d2f+0x8a>
 8002ea2:	2105      	movs	r1, #5
 8002ea4:	0189      	lsls	r1, r1, #6
 8002ea6:	0a49      	lsrs	r1, r1, #9
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	e7f1      	b.n	8002e90 <__aeabi_d2f+0x28>
 8002eac:	4305      	orrs	r5, r0
 8002eae:	d0ed      	beq.n	8002e8c <__aeabi_d2f+0x24>
 8002eb0:	2180      	movs	r1, #128	; 0x80
 8002eb2:	03c9      	lsls	r1, r1, #15
 8002eb4:	23ff      	movs	r3, #255	; 0xff
 8002eb6:	4301      	orrs	r1, r0
 8002eb8:	e7ea      	b.n	8002e90 <__aeabi_d2f+0x28>
 8002eba:	2e00      	cmp	r6, #0
 8002ebc:	dd1c      	ble.n	8002ef8 <__aeabi_d2f+0x90>
 8002ebe:	0192      	lsls	r2, r2, #6
 8002ec0:	0011      	movs	r1, r2
 8002ec2:	1e4a      	subs	r2, r1, #1
 8002ec4:	4191      	sbcs	r1, r2
 8002ec6:	00c0      	lsls	r0, r0, #3
 8002ec8:	0f6d      	lsrs	r5, r5, #29
 8002eca:	4301      	orrs	r1, r0
 8002ecc:	4329      	orrs	r1, r5
 8002ece:	074b      	lsls	r3, r1, #29
 8002ed0:	d048      	beq.n	8002f64 <__aeabi_d2f+0xfc>
 8002ed2:	230f      	movs	r3, #15
 8002ed4:	400b      	ands	r3, r1
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d000      	beq.n	8002edc <__aeabi_d2f+0x74>
 8002eda:	3104      	adds	r1, #4
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	04db      	lsls	r3, r3, #19
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	d03f      	beq.n	8002f64 <__aeabi_d2f+0xfc>
 8002ee4:	1c72      	adds	r2, r6, #1
 8002ee6:	2efe      	cmp	r6, #254	; 0xfe
 8002ee8:	d0d0      	beq.n	8002e8c <__aeabi_d2f+0x24>
 8002eea:	0189      	lsls	r1, r1, #6
 8002eec:	0a49      	lsrs	r1, r1, #9
 8002eee:	b2d3      	uxtb	r3, r2
 8002ef0:	e7ce      	b.n	8002e90 <__aeabi_d2f+0x28>
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	e7cb      	b.n	8002e90 <__aeabi_d2f+0x28>
 8002ef8:	0032      	movs	r2, r6
 8002efa:	3217      	adds	r2, #23
 8002efc:	db22      	blt.n	8002f44 <__aeabi_d2f+0xdc>
 8002efe:	2180      	movs	r1, #128	; 0x80
 8002f00:	221e      	movs	r2, #30
 8002f02:	0409      	lsls	r1, r1, #16
 8002f04:	4308      	orrs	r0, r1
 8002f06:	1b92      	subs	r2, r2, r6
 8002f08:	2a1f      	cmp	r2, #31
 8002f0a:	dd1d      	ble.n	8002f48 <__aeabi_d2f+0xe0>
 8002f0c:	2102      	movs	r1, #2
 8002f0e:	4249      	negs	r1, r1
 8002f10:	1b8e      	subs	r6, r1, r6
 8002f12:	0001      	movs	r1, r0
 8002f14:	40f1      	lsrs	r1, r6
 8002f16:	000e      	movs	r6, r1
 8002f18:	2a20      	cmp	r2, #32
 8002f1a:	d004      	beq.n	8002f26 <__aeabi_d2f+0xbe>
 8002f1c:	4a14      	ldr	r2, [pc, #80]	; (8002f70 <__aeabi_d2f+0x108>)
 8002f1e:	4694      	mov	ip, r2
 8002f20:	4463      	add	r3, ip
 8002f22:	4098      	lsls	r0, r3
 8002f24:	4305      	orrs	r5, r0
 8002f26:	0029      	movs	r1, r5
 8002f28:	1e4d      	subs	r5, r1, #1
 8002f2a:	41a9      	sbcs	r1, r5
 8002f2c:	4331      	orrs	r1, r6
 8002f2e:	2600      	movs	r6, #0
 8002f30:	074b      	lsls	r3, r1, #29
 8002f32:	d1ce      	bne.n	8002ed2 <__aeabi_d2f+0x6a>
 8002f34:	2080      	movs	r0, #128	; 0x80
 8002f36:	000b      	movs	r3, r1
 8002f38:	04c0      	lsls	r0, r0, #19
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	4003      	ands	r3, r0
 8002f3e:	4201      	tst	r1, r0
 8002f40:	d1d3      	bne.n	8002eea <__aeabi_d2f+0x82>
 8002f42:	e7af      	b.n	8002ea4 <__aeabi_d2f+0x3c>
 8002f44:	2300      	movs	r3, #0
 8002f46:	e7ac      	b.n	8002ea2 <__aeabi_d2f+0x3a>
 8002f48:	490a      	ldr	r1, [pc, #40]	; (8002f74 <__aeabi_d2f+0x10c>)
 8002f4a:	468c      	mov	ip, r1
 8002f4c:	0029      	movs	r1, r5
 8002f4e:	4463      	add	r3, ip
 8002f50:	40d1      	lsrs	r1, r2
 8002f52:	409d      	lsls	r5, r3
 8002f54:	000a      	movs	r2, r1
 8002f56:	0029      	movs	r1, r5
 8002f58:	4098      	lsls	r0, r3
 8002f5a:	1e4d      	subs	r5, r1, #1
 8002f5c:	41a9      	sbcs	r1, r5
 8002f5e:	4301      	orrs	r1, r0
 8002f60:	4311      	orrs	r1, r2
 8002f62:	e7e4      	b.n	8002f2e <__aeabi_d2f+0xc6>
 8002f64:	0033      	movs	r3, r6
 8002f66:	e79d      	b.n	8002ea4 <__aeabi_d2f+0x3c>
 8002f68:	000007fe 	.word	0x000007fe
 8002f6c:	fffffc80 	.word	0xfffffc80
 8002f70:	fffffca2 	.word	0xfffffca2
 8002f74:	fffffc82 	.word	0xfffffc82

08002f78 <strcmp>:
 8002f78:	4602      	mov	r2, r0
 8002f7a:	b570      	push	{r4, r5, r6, lr}
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	0792      	lsls	r2, r2, #30
 8002f80:	d12a      	bne.n	8002fd8 <strcmp+0x60>
 8002f82:	4d1e      	ldr	r5, [pc, #120]	; (8002ffc <strcmp+0x84>)
 8002f84:	01ee      	lsls	r6, r5, #7
 8002f86:	c804      	ldmia	r0!, {r2}
 8002f88:	c908      	ldmia	r1!, {r3}
 8002f8a:	1b54      	subs	r4, r2, r5
 8002f8c:	4394      	bics	r4, r2
 8002f8e:	4034      	ands	r4, r6
 8002f90:	d017      	beq.n	8002fc2 <strcmp+0x4a>
 8002f92:	b2d0      	uxtb	r0, r2
 8002f94:	b2d9      	uxtb	r1, r3
 8002f96:	1a40      	subs	r0, r0, r1
 8002f98:	0621      	lsls	r1, r4, #24
 8002f9a:	4301      	orrs	r1, r0
 8002f9c:	d110      	bne.n	8002fc0 <strcmp+0x48>
 8002f9e:	b290      	uxth	r0, r2
 8002fa0:	b299      	uxth	r1, r3
 8002fa2:	1a40      	subs	r0, r0, r1
 8002fa4:	0421      	lsls	r1, r4, #16
 8002fa6:	4301      	orrs	r1, r0
 8002fa8:	d10a      	bne.n	8002fc0 <strcmp+0x48>
 8002faa:	0210      	lsls	r0, r2, #8
 8002fac:	0219      	lsls	r1, r3, #8
 8002fae:	0a00      	lsrs	r0, r0, #8
 8002fb0:	0a09      	lsrs	r1, r1, #8
 8002fb2:	1a40      	subs	r0, r0, r1
 8002fb4:	0221      	lsls	r1, r4, #8
 8002fb6:	4301      	orrs	r1, r0
 8002fb8:	d102      	bne.n	8002fc0 <strcmp+0x48>
 8002fba:	0e10      	lsrs	r0, r2, #24
 8002fbc:	0e19      	lsrs	r1, r3, #24
 8002fbe:	1a40      	subs	r0, r0, r1
 8002fc0:	bd70      	pop	{r4, r5, r6, pc}
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d0df      	beq.n	8002f86 <strcmp+0xe>
 8002fc6:	ba10      	rev	r0, r2
 8002fc8:	ba19      	rev	r1, r3
 8002fca:	4288      	cmp	r0, r1
 8002fcc:	d901      	bls.n	8002fd2 <strcmp+0x5a>
 8002fce:	2001      	movs	r0, #1
 8002fd0:	bd70      	pop	{r4, r5, r6, pc}
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	43c0      	mvns	r0, r0
 8002fd6:	bd70      	pop	{r4, r5, r6, pc}
 8002fd8:	7802      	ldrb	r2, [r0, #0]
 8002fda:	780b      	ldrb	r3, [r1, #0]
 8002fdc:	3001      	adds	r0, #1
 8002fde:	3101      	adds	r1, #1
 8002fe0:	2a00      	cmp	r2, #0
 8002fe2:	d009      	beq.n	8002ff8 <strcmp+0x80>
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d107      	bne.n	8002ff8 <strcmp+0x80>
 8002fe8:	7802      	ldrb	r2, [r0, #0]
 8002fea:	780b      	ldrb	r3, [r1, #0]
 8002fec:	3001      	adds	r0, #1
 8002fee:	3101      	adds	r1, #1
 8002ff0:	2a00      	cmp	r2, #0
 8002ff2:	d001      	beq.n	8002ff8 <strcmp+0x80>
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d0ef      	beq.n	8002fd8 <strcmp+0x60>
 8002ff8:	1ad0      	subs	r0, r2, r3
 8002ffa:	bd70      	pop	{r4, r5, r6, pc}
 8002ffc:	01010101 	.word	0x01010101

08003000 <__cpu_init>:

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8003000:	4770      	bx	lr
 8003002:	46c0      	nop			; (mov r8, r8)
	...

08003010 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8003010:	4770      	bx	lr
 8003012:	46c0      	nop			; (mov r8, r8)
	...

08003020 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8003020:	e7fe      	b.n	8003020 <__default_exit>
 8003022:	46c0      	nop			; (mov r8, r8)
	...

08003030 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8003030:	b084      	sub	sp, #16
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 8003032:	4b16      	ldr	r3, [pc, #88]	; (800308c <__init_ram_areas+0x5c>)
 8003034:	9303      	str	r3, [sp, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 8003036:	9b03      	ldr	r3, [sp, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	9302      	str	r3, [sp, #8]
    uint32_t *p = rap->init_area;
 800303c:	9b03      	ldr	r3, [sp, #12]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	9301      	str	r3, [sp, #4]
 8003042:	e009      	b.n	8003058 <__init_ram_areas+0x28>

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
      *p = *tp;
 8003044:	9b02      	ldr	r3, [sp, #8]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	9b01      	ldr	r3, [sp, #4]
 800304a:	601a      	str	r2, [r3, #0]
      p++;
 800304c:	9b01      	ldr	r3, [sp, #4]
 800304e:	3304      	adds	r3, #4
 8003050:	9301      	str	r3, [sp, #4]
      tp++;
 8003052:	9b02      	ldr	r3, [sp, #8]
 8003054:	3304      	adds	r3, #4
 8003056:	9302      	str	r3, [sp, #8]
    while (p < rap->clear_area) {
 8003058:	9b03      	ldr	r3, [sp, #12]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	9a01      	ldr	r2, [sp, #4]
 800305e:	429a      	cmp	r2, r3
 8003060:	d3f0      	bcc.n	8003044 <__init_ram_areas+0x14>
 8003062:	e005      	b.n	8003070 <__init_ram_areas+0x40>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
      *p = 0;
 8003064:	9b01      	ldr	r3, [sp, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
      p++;
 800306a:	9b01      	ldr	r3, [sp, #4]
 800306c:	3304      	adds	r3, #4
 800306e:	9301      	str	r3, [sp, #4]
    while (p < rap->no_init_area) {
 8003070:	9b03      	ldr	r3, [sp, #12]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	9a01      	ldr	r2, [sp, #4]
 8003076:	429a      	cmp	r2, r3
 8003078:	d3f4      	bcc.n	8003064 <__init_ram_areas+0x34>
    }
    rap++;
 800307a:	9b03      	ldr	r3, [sp, #12]
 800307c:	3310      	adds	r3, #16
 800307e:	9303      	str	r3, [sp, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8003080:	9a03      	ldr	r2, [sp, #12]
 8003082:	4b03      	ldr	r3, [pc, #12]	; (8003090 <__init_ram_areas+0x60>)
 8003084:	429a      	cmp	r2, r3
 8003086:	d3d6      	bcc.n	8003036 <__init_ram_areas+0x6>
#endif
}
 8003088:	b004      	add	sp, #16
 800308a:	4770      	bx	lr
 800308c:	0800a538 	.word	0x0800a538
 8003090:	0800a5b8 	.word	0x0800a5b8
	...

080030a0 <osalInit>:
 *
 * @api
 */
static inline void osalInit(void) {

}
 80030a0:	4770      	bx	lr
 80030a2:	46c0      	nop			; (mov r8, r8)
	...

080030b0 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 80030b0:	b510      	push	{r4, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 80030b2:	f7ff fff5 	bl	80030a0 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 80030b6:	f000 ffbb 	bl	8004030 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 80030ba:	f001 f869 	bl	8004190 <_pal_lld_init>
#endif
#if (HAL_USE_MAC == TRUE) || defined(__DOXYGEN__)
  macInit();
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
 80030be:	f000 fc57 	bl	8003970 <pwmInit>
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 80030c2:	f000 fe55 	bl	8003d70 <sdInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80030c6:	f001 fdab 	bl	8004c20 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 80030ca:	f000 f849 	bl	8003160 <stInit>
#endif
}
 80030ce:	bd10      	pop	{r4, pc}

080030d0 <st_lld_get_counter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80030d0:	4b02      	ldr	r3, [pc, #8]	; (80030dc <st_lld_get_counter+0xc>)
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	b29b      	uxth	r3, r3
}
 80030d6:	0018      	movs	r0, r3
 80030d8:	4770      	bx	lr
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	40000400 	.word	0x40000400

080030e0 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 80030e0:	b082      	sub	sp, #8
 80030e2:	0002      	movs	r2, r0
 80030e4:	466b      	mov	r3, sp
 80030e6:	3306      	adds	r3, #6
 80030e8:	801a      	strh	r2, [r3, #0]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <st_lld_start_alarm+0x24>)
 80030ec:	466a      	mov	r2, sp
 80030ee:	3206      	adds	r2, #6
 80030f0:	8812      	ldrh	r2, [r2, #0]
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80030f4:	4b03      	ldr	r3, [pc, #12]	; (8003104 <st_lld_start_alarm+0x24>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80030fa:	4b02      	ldr	r3, [pc, #8]	; (8003104 <st_lld_start_alarm+0x24>)
 80030fc:	2202      	movs	r2, #2
 80030fe:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 8003100:	b002      	add	sp, #8
 8003102:	4770      	bx	lr
 8003104:	40000400 	.word	0x40000400
	...

08003110 <st_lld_stop_alarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8003110:	4b01      	ldr	r3, [pc, #4]	; (8003118 <st_lld_stop_alarm+0x8>)
 8003112:	2200      	movs	r2, #0
 8003114:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 8003116:	4770      	bx	lr
 8003118:	40000400 	.word	0x40000400
 800311c:	00000000 	.word	0x00000000

08003120 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 8003120:	b082      	sub	sp, #8
 8003122:	0002      	movs	r2, r0
 8003124:	466b      	mov	r3, sp
 8003126:	3306      	adds	r3, #6
 8003128:	801a      	strh	r2, [r3, #0]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800312a:	4b03      	ldr	r3, [pc, #12]	; (8003138 <st_lld_set_alarm+0x18>)
 800312c:	466a      	mov	r2, sp
 800312e:	3206      	adds	r2, #6
 8003130:	8812      	ldrh	r2, [r2, #0]
 8003132:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003134:	b002      	add	sp, #8
 8003136:	4770      	bx	lr
 8003138:	40000400 	.word	0x40000400
 800313c:	00000000 	.word	0x00000000

08003140 <st_lld_is_alarm_active>:
 *
 * @notapi
 */
static inline bool st_lld_is_alarm_active(void) {

  return (bool)((STM32_ST_TIM->DIER & STM32_TIM_DIER_CC1IE) != 0);
 8003140:	4b04      	ldr	r3, [pc, #16]	; (8003154 <st_lld_is_alarm_active+0x14>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	2202      	movs	r2, #2
 8003146:	4013      	ands	r3, r2
 8003148:	1e5a      	subs	r2, r3, #1
 800314a:	4193      	sbcs	r3, r2
 800314c:	b2db      	uxtb	r3, r3
}
 800314e:	0018      	movs	r0, r3
 8003150:	4770      	bx	lr
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	40000400 	.word	0x40000400
	...

08003160 <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 8003160:	b510      	push	{r4, lr}

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 8003162:	f001 f875 	bl	8004250 <st_lld_init>
}
 8003166:	bd10      	pop	{r4, pc}
	...

08003170 <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 8003170:	b510      	push	{r4, lr}

  return st_lld_get_counter();
 8003172:	f7ff ffad 	bl	80030d0 <st_lld_get_counter>
 8003176:	0003      	movs	r3, r0
}
 8003178:	0018      	movs	r0, r3
 800317a:	bd10      	pop	{r4, pc}
 800317c:	0000      	movs	r0, r0
	...

08003180 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 8003180:	b500      	push	{lr}
 8003182:	b083      	sub	sp, #12
 8003184:	0002      	movs	r2, r0
 8003186:	466b      	mov	r3, sp
 8003188:	3306      	adds	r3, #6
 800318a:	801a      	strh	r2, [r3, #0]

  osalDbgAssert(stIsAlarmActive() == false, "already active");
 800318c:	f000 f838 	bl	8003200 <stIsAlarmActive>
 8003190:	1e03      	subs	r3, r0, #0
 8003192:	d003      	beq.n	800319c <stStartAlarm+0x1c>
 8003194:	4b05      	ldr	r3, [pc, #20]	; (80031ac <stStartAlarm+0x2c>)
 8003196:	0018      	movs	r0, r3
 8003198:	f001 fdba 	bl	8004d10 <chSysHalt>

  st_lld_start_alarm(abstime);
 800319c:	466b      	mov	r3, sp
 800319e:	3306      	adds	r3, #6
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	0018      	movs	r0, r3
 80031a4:	f7ff ff9c 	bl	80030e0 <st_lld_start_alarm>
}
 80031a8:	b003      	add	sp, #12
 80031aa:	bd00      	pop	{pc}
 80031ac:	0800a5b8 	.word	0x0800a5b8

080031b0 <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80031b0:	b510      	push	{r4, lr}

  st_lld_stop_alarm();
 80031b2:	f7ff ffad 	bl	8003110 <st_lld_stop_alarm>
}
 80031b6:	bd10      	pop	{r4, pc}
	...

080031c0 <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80031c0:	b500      	push	{lr}
 80031c2:	b083      	sub	sp, #12
 80031c4:	0002      	movs	r2, r0
 80031c6:	466b      	mov	r3, sp
 80031c8:	3306      	adds	r3, #6
 80031ca:	801a      	strh	r2, [r3, #0]

  osalDbgAssert(stIsAlarmActive() != false, "not active");
 80031cc:	f000 f818 	bl	8003200 <stIsAlarmActive>
 80031d0:	0003      	movs	r3, r0
 80031d2:	001a      	movs	r2, r3
 80031d4:	2301      	movs	r3, #1
 80031d6:	4053      	eors	r3, r2
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <stSetAlarm+0x26>
 80031de:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <stSetAlarm+0x38>)
 80031e0:	0018      	movs	r0, r3
 80031e2:	f001 fd95 	bl	8004d10 <chSysHalt>

  st_lld_set_alarm(abstime);
 80031e6:	466b      	mov	r3, sp
 80031e8:	3306      	adds	r3, #6
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	0018      	movs	r0, r3
 80031ee:	f7ff ff97 	bl	8003120 <st_lld_set_alarm>
}
 80031f2:	b003      	add	sp, #12
 80031f4:	bd00      	pop	{pc}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	0800a5c8 	.word	0x0800a5c8
 80031fc:	00000000 	.word	0x00000000

08003200 <stIsAlarmActive>:
 * @retval false        if the alarm is not active.
 * @retval true         is the alarm is active
 *
 * @api
 */
bool stIsAlarmActive(void) {
 8003200:	b510      	push	{r4, lr}

  return st_lld_is_alarm_active();
 8003202:	f7ff ff9d 	bl	8003140 <st_lld_is_alarm_active>
 8003206:	0003      	movs	r3, r0
}
 8003208:	0018      	movs	r0, r3
 800320a:	bd10      	pop	{r4, pc}
 800320c:	0000      	movs	r0, r0
	...

08003210 <port_lock.lto_priv.1>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003210:	b672      	cpsid	i
 * @details In this port this function disables interrupts globally.
 */
static inline void port_lock(void) {

  __disable_irq();
}
 8003212:	4770      	bx	lr
	...

08003220 <port_unlock.lto_priv.1>:
  __ASM volatile ("cpsie i" : : : "memory");
 8003220:	b662      	cpsie	i
 * @details In this port this function enables interrupts globally.
 */
static inline void port_unlock(void) {

  __enable_irq();
}
 8003222:	4770      	bx	lr
	...

08003230 <chSysLock.lto_priv.1>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 8003230:	b510      	push	{r4, lr}

  port_lock();
 8003232:	f7ff ffed 	bl	8003210 <port_lock.lto_priv.1>
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
 8003236:	f001 fddb 	bl	8004df0 <__dbg_check_lock>
}
 800323a:	bd10      	pop	{r4, pc}
 800323c:	0000      	movs	r0, r0
	...

08003240 <chSysUnlock.lto_priv.1>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 8003240:	b510      	push	{r4, lr}

  __dbg_check_unlock();
 8003242:	f001 fdfd 	bl	8004e40 <__dbg_check_unlock>

  /* The following condition can be triggered by the use of i-class functions
     in a critical section not followed by a chSchRescheduleS(), this means
     that the current thread has a lower priority than the next thread in
     the ready list.*/
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8003246:	4b0e      	ldr	r3, [pc, #56]	; (8003280 <chSysUnlock.lto_priv.1+0x40>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	4b0d      	ldr	r3, [pc, #52]	; (8003280 <chSysUnlock.lto_priv.1+0x40>)
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	1e5a      	subs	r2, r3, #1
 8003250:	4193      	sbcs	r3, r2
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00f      	beq.n	8003278 <chSysUnlock.lto_priv.1+0x38>
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <chSysUnlock.lto_priv.1+0x40>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	689a      	ldr	r2, [r3, #8]
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <chSysUnlock.lto_priv.1+0x40>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	429a      	cmp	r2, r3
 8003266:	419b      	sbcs	r3, r3
 8003268:	425b      	negs	r3, r3
 800326a:	b2db      	uxtb	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <chSysUnlock.lto_priv.1+0x38>
 8003270:	4b04      	ldr	r3, [pc, #16]	; (8003284 <chSysUnlock.lto_priv.1+0x44>)
 8003272:	0018      	movs	r0, r3
 8003274:	f001 fd4c 	bl	8004d10 <chSysHalt>
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
 8003278:	f7ff ffd2 	bl	8003220 <port_unlock.lto_priv.1>
}
 800327c:	bd10      	pop	{r4, pc}
 800327e:	46c0      	nop			; (mov r8, r8)
 8003280:	20000958 	.word	0x20000958
 8003284:	0800a5e8 	.word	0x0800a5e8
	...

08003290 <osalSysLock.lto_priv.1>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 8003290:	b510      	push	{r4, lr}

  chSysLock();
 8003292:	f7ff ffcd 	bl	8003230 <chSysLock.lto_priv.1>
}
 8003296:	bd10      	pop	{r4, pc}
	...

080032a0 <osalSysUnlock.lto_priv.1>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 80032a0:	b510      	push	{r4, lr}

  chSysUnlock();
 80032a2:	f7ff ffcd 	bl	8003240 <chSysUnlock.lto_priv.1>
}
 80032a6:	bd10      	pop	{r4, pc}
	...

080032b0 <osalThreadQueueObjectInit.lto_priv.1>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 80032b0:	b500      	push	{lr}
 80032b2:	b083      	sub	sp, #12
 80032b4:	9001      	str	r0, [sp, #4]

  chThdQueueObjectInit(tqp);
 80032b6:	9b01      	ldr	r3, [sp, #4]
 80032b8:	0018      	movs	r0, r3
 80032ba:	f003 fa51 	bl	8006760 <chThdQueueObjectInit>
}
 80032be:	b003      	add	sp, #12
 80032c0:	bd00      	pop	{pc}
 80032c2:	46c0      	nop			; (mov r8, r8)
	...

080032d0 <osalThreadEnqueueTimeoutS.lto_priv.1>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80032d0:	b500      	push	{lr}
 80032d2:	b083      	sub	sp, #12
 80032d4:	9001      	str	r0, [sp, #4]
 80032d6:	9100      	str	r1, [sp, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80032d8:	9a00      	ldr	r2, [sp, #0]
 80032da:	9b01      	ldr	r3, [sp, #4]
 80032dc:	0011      	movs	r1, r2
 80032de:	0018      	movs	r0, r3
 80032e0:	f003 fa56 	bl	8006790 <chThdEnqueueTimeoutS>
 80032e4:	0003      	movs	r3, r0
}
 80032e6:	0018      	movs	r0, r3
 80032e8:	b003      	add	sp, #12
 80032ea:	bd00      	pop	{pc}
 80032ec:	0000      	movs	r0, r0
	...

080032f0 <osalThreadDequeueNextI.lto_priv.1>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80032f0:	b500      	push	{lr}
 80032f2:	b083      	sub	sp, #12
 80032f4:	9001      	str	r0, [sp, #4]
 80032f6:	9100      	str	r1, [sp, #0]

  chThdDequeueNextI(tqp, msg);
 80032f8:	9a00      	ldr	r2, [sp, #0]
 80032fa:	9b01      	ldr	r3, [sp, #4]
 80032fc:	0011      	movs	r1, r2
 80032fe:	0018      	movs	r0, r3
 8003300:	f003 fa66 	bl	80067d0 <chThdDequeueNextI>
}
 8003304:	b003      	add	sp, #12
 8003306:	bd00      	pop	{pc}
	...

08003310 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8003310:	b500      	push	{lr}
 8003312:	b087      	sub	sp, #28
 8003314:	9003      	str	r0, [sp, #12]
 8003316:	9102      	str	r1, [sp, #8]
 8003318:	9201      	str	r2, [sp, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);
 800331a:	9b01      	ldr	r3, [sp, #4]
 800331c:	425a      	negs	r2, r3
 800331e:	4153      	adcs	r3, r2
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <iq_read+0x1e>
 8003326:	4b2d      	ldr	r3, [pc, #180]	; (80033dc <iq_read+0xcc>)
 8003328:	0018      	movs	r0, r3
 800332a:	f001 fcf1 	bl	8004d10 <chSysHalt>

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 800332e:	9b03      	ldr	r3, [sp, #12]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	9a01      	ldr	r2, [sp, #4]
 8003334:	429a      	cmp	r2, r3
 8003336:	d902      	bls.n	800333e <iq_read+0x2e>
    n = iqGetFullI(iqp);
 8003338:	9b03      	ldr	r3, [sp, #12]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	9301      	str	r3, [sp, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800333e:	9b03      	ldr	r3, [sp, #12]
 8003340:	691a      	ldr	r2, [r3, #16]
 8003342:	9b03      	ldr	r3, [sp, #12]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	9305      	str	r3, [sp, #20]
  /*lint -restore*/
  if (n < s1) {
 800334a:	9a01      	ldr	r2, [sp, #4]
 800334c:	9b05      	ldr	r3, [sp, #20]
 800334e:	429a      	cmp	r2, r3
 8003350:	d20d      	bcs.n	800336e <iq_read+0x5e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8003352:	9b03      	ldr	r3, [sp, #12]
 8003354:	6999      	ldr	r1, [r3, #24]
 8003356:	9a01      	ldr	r2, [sp, #4]
 8003358:	9b02      	ldr	r3, [sp, #8]
 800335a:	0018      	movs	r0, r3
 800335c:	f006 ff0e 	bl	800a17c <memcpy>
    iqp->q_rdptr += n;
 8003360:	9b03      	ldr	r3, [sp, #12]
 8003362:	699a      	ldr	r2, [r3, #24]
 8003364:	9b01      	ldr	r3, [sp, #4]
 8003366:	18d2      	adds	r2, r2, r3
 8003368:	9b03      	ldr	r3, [sp, #12]
 800336a:	619a      	str	r2, [r3, #24]
 800336c:	e02b      	b.n	80033c6 <iq_read+0xb6>
  }
  else if (n > s1) {
 800336e:	9a01      	ldr	r2, [sp, #4]
 8003370:	9b05      	ldr	r3, [sp, #20]
 8003372:	429a      	cmp	r2, r3
 8003374:	d91c      	bls.n	80033b0 <iq_read+0xa0>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8003376:	9b03      	ldr	r3, [sp, #12]
 8003378:	6999      	ldr	r1, [r3, #24]
 800337a:	9a05      	ldr	r2, [sp, #20]
 800337c:	9b02      	ldr	r3, [sp, #8]
 800337e:	0018      	movs	r0, r3
 8003380:	f006 fefc 	bl	800a17c <memcpy>
    bp += s1;
 8003384:	9a02      	ldr	r2, [sp, #8]
 8003386:	9b05      	ldr	r3, [sp, #20]
 8003388:	18d3      	adds	r3, r2, r3
 800338a:	9302      	str	r3, [sp, #8]
    s2 = n - s1;
 800338c:	9a01      	ldr	r2, [sp, #4]
 800338e:	9b05      	ldr	r3, [sp, #20]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	9304      	str	r3, [sp, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8003394:	9b03      	ldr	r3, [sp, #12]
 8003396:	68d9      	ldr	r1, [r3, #12]
 8003398:	9a04      	ldr	r2, [sp, #16]
 800339a:	9b02      	ldr	r3, [sp, #8]
 800339c:	0018      	movs	r0, r3
 800339e:	f006 feed 	bl	800a17c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 80033a2:	9b03      	ldr	r3, [sp, #12]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	9b04      	ldr	r3, [sp, #16]
 80033a8:	18d2      	adds	r2, r2, r3
 80033aa:	9b03      	ldr	r3, [sp, #12]
 80033ac:	619a      	str	r2, [r3, #24]
 80033ae:	e00a      	b.n	80033c6 <iq_read+0xb6>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 80033b0:	9b03      	ldr	r3, [sp, #12]
 80033b2:	6999      	ldr	r1, [r3, #24]
 80033b4:	9a01      	ldr	r2, [sp, #4]
 80033b6:	9b02      	ldr	r3, [sp, #8]
 80033b8:	0018      	movs	r0, r3
 80033ba:	f006 fedf 	bl	800a17c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 80033be:	9b03      	ldr	r3, [sp, #12]
 80033c0:	68da      	ldr	r2, [r3, #12]
 80033c2:	9b03      	ldr	r3, [sp, #12]
 80033c4:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 80033c6:	9b03      	ldr	r3, [sp, #12]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	9b01      	ldr	r3, [sp, #4]
 80033cc:	1ad2      	subs	r2, r2, r3
 80033ce:	9b03      	ldr	r3, [sp, #12]
 80033d0:	609a      	str	r2, [r3, #8]
  return n;
 80033d2:	9b01      	ldr	r3, [sp, #4]
}
 80033d4:	0018      	movs	r0, r3
 80033d6:	b007      	add	sp, #28
 80033d8:	bd00      	pop	{pc}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	0800a5d4 	.word	0x0800a5d4

080033e0 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80033e0:	b500      	push	{lr}
 80033e2:	b087      	sub	sp, #28
 80033e4:	9003      	str	r0, [sp, #12]
 80033e6:	9102      	str	r1, [sp, #8]
 80033e8:	9201      	str	r2, [sp, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);
 80033ea:	9b01      	ldr	r3, [sp, #4]
 80033ec:	425a      	negs	r2, r3
 80033ee:	4153      	adcs	r3, r2
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <oq_write+0x1e>
 80033f6:	4b2d      	ldr	r3, [pc, #180]	; (80034ac <oq_write+0xcc>)
 80033f8:	0018      	movs	r0, r3
 80033fa:	f001 fc89 	bl	8004d10 <chSysHalt>

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80033fe:	9b03      	ldr	r3, [sp, #12]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	9a01      	ldr	r2, [sp, #4]
 8003404:	429a      	cmp	r2, r3
 8003406:	d902      	bls.n	800340e <oq_write+0x2e>
    n = oqGetEmptyI(oqp);
 8003408:	9b03      	ldr	r3, [sp, #12]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	9301      	str	r3, [sp, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 800340e:	9b03      	ldr	r3, [sp, #12]
 8003410:	691a      	ldr	r2, [r3, #16]
 8003412:	9b03      	ldr	r3, [sp, #12]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	9305      	str	r3, [sp, #20]
  /*lint -restore*/
  if (n < s1) {
 800341a:	9a01      	ldr	r2, [sp, #4]
 800341c:	9b05      	ldr	r3, [sp, #20]
 800341e:	429a      	cmp	r2, r3
 8003420:	d20d      	bcs.n	800343e <oq_write+0x5e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8003422:	9b03      	ldr	r3, [sp, #12]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	9a01      	ldr	r2, [sp, #4]
 8003428:	9902      	ldr	r1, [sp, #8]
 800342a:	0018      	movs	r0, r3
 800342c:	f006 fea6 	bl	800a17c <memcpy>
    oqp->q_wrptr += n;
 8003430:	9b03      	ldr	r3, [sp, #12]
 8003432:	695a      	ldr	r2, [r3, #20]
 8003434:	9b01      	ldr	r3, [sp, #4]
 8003436:	18d2      	adds	r2, r2, r3
 8003438:	9b03      	ldr	r3, [sp, #12]
 800343a:	615a      	str	r2, [r3, #20]
 800343c:	e02b      	b.n	8003496 <oq_write+0xb6>
  }
  else if (n > s1) {
 800343e:	9a01      	ldr	r2, [sp, #4]
 8003440:	9b05      	ldr	r3, [sp, #20]
 8003442:	429a      	cmp	r2, r3
 8003444:	d91c      	bls.n	8003480 <oq_write+0xa0>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 8003446:	9b03      	ldr	r3, [sp, #12]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	9a05      	ldr	r2, [sp, #20]
 800344c:	9902      	ldr	r1, [sp, #8]
 800344e:	0018      	movs	r0, r3
 8003450:	f006 fe94 	bl	800a17c <memcpy>
    bp += s1;
 8003454:	9a02      	ldr	r2, [sp, #8]
 8003456:	9b05      	ldr	r3, [sp, #20]
 8003458:	18d3      	adds	r3, r2, r3
 800345a:	9302      	str	r3, [sp, #8]
    s2 = n - s1;
 800345c:	9a01      	ldr	r2, [sp, #4]
 800345e:	9b05      	ldr	r3, [sp, #20]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	9304      	str	r3, [sp, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8003464:	9b03      	ldr	r3, [sp, #12]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	9a04      	ldr	r2, [sp, #16]
 800346a:	9902      	ldr	r1, [sp, #8]
 800346c:	0018      	movs	r0, r3
 800346e:	f006 fe85 	bl	800a17c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8003472:	9b03      	ldr	r3, [sp, #12]
 8003474:	68da      	ldr	r2, [r3, #12]
 8003476:	9b04      	ldr	r3, [sp, #16]
 8003478:	18d2      	adds	r2, r2, r3
 800347a:	9b03      	ldr	r3, [sp, #12]
 800347c:	615a      	str	r2, [r3, #20]
 800347e:	e00a      	b.n	8003496 <oq_write+0xb6>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8003480:	9b03      	ldr	r3, [sp, #12]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	9a01      	ldr	r2, [sp, #4]
 8003486:	9902      	ldr	r1, [sp, #8]
 8003488:	0018      	movs	r0, r3
 800348a:	f006 fe77 	bl	800a17c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 800348e:	9b03      	ldr	r3, [sp, #12]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	9b03      	ldr	r3, [sp, #12]
 8003494:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8003496:	9b03      	ldr	r3, [sp, #12]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	9b01      	ldr	r3, [sp, #4]
 800349c:	1ad2      	subs	r2, r2, r3
 800349e:	9b03      	ldr	r3, [sp, #12]
 80034a0:	609a      	str	r2, [r3, #8]
  return n;
 80034a2:	9b01      	ldr	r3, [sp, #4]
}
 80034a4:	0018      	movs	r0, r3
 80034a6:	b007      	add	sp, #28
 80034a8:	bd00      	pop	{pc}
 80034aa:	46c0      	nop			; (mov r8, r8)
 80034ac:	0800a5dc 	.word	0x0800a5dc

080034b0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80034b0:	b500      	push	{lr}
 80034b2:	b085      	sub	sp, #20
 80034b4:	9003      	str	r0, [sp, #12]
 80034b6:	9102      	str	r1, [sp, #8]
 80034b8:	9201      	str	r2, [sp, #4]
 80034ba:	9300      	str	r3, [sp, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 80034bc:	9b03      	ldr	r3, [sp, #12]
 80034be:	0018      	movs	r0, r3
 80034c0:	f7ff fef6 	bl	80032b0 <osalThreadQueueObjectInit.lto_priv.1>
  iqp->q_counter = 0;
 80034c4:	9b03      	ldr	r3, [sp, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 80034ca:	9b03      	ldr	r3, [sp, #12]
 80034cc:	9a02      	ldr	r2, [sp, #8]
 80034ce:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 80034d0:	9b03      	ldr	r3, [sp, #12]
 80034d2:	9a02      	ldr	r2, [sp, #8]
 80034d4:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 80034d6:	9b03      	ldr	r3, [sp, #12]
 80034d8:	9a02      	ldr	r2, [sp, #8]
 80034da:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 80034dc:	9a02      	ldr	r2, [sp, #8]
 80034de:	9b01      	ldr	r3, [sp, #4]
 80034e0:	18d2      	adds	r2, r2, r3
 80034e2:	9b03      	ldr	r3, [sp, #12]
 80034e4:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 80034e6:	9b03      	ldr	r3, [sp, #12]
 80034e8:	9a00      	ldr	r2, [sp, #0]
 80034ea:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 80034ec:	9b03      	ldr	r3, [sp, #12]
 80034ee:	9a06      	ldr	r2, [sp, #24]
 80034f0:	621a      	str	r2, [r3, #32]
}
 80034f2:	b005      	add	sp, #20
 80034f4:	bd00      	pop	{pc}
 80034f6:	46c0      	nop			; (mov r8, r8)
	...

08003500 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 8003500:	b500      	push	{lr}
 8003502:	b083      	sub	sp, #12
 8003504:	9001      	str	r0, [sp, #4]
 8003506:	000a      	movs	r2, r1
 8003508:	466b      	mov	r3, sp
 800350a:	3303      	adds	r3, #3
 800350c:	701a      	strb	r2, [r3, #0]

  osalDbgCheckClassI();
 800350e:	f001 fd67 	bl	8004fe0 <chDbgCheckClassI>

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8003512:	9b01      	ldr	r3, [sp, #4]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	9b01      	ldr	r3, [sp, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	429a      	cmp	r2, r3
 800351c:	d105      	bne.n	800352a <iqPutI+0x2a>
 800351e:	9b01      	ldr	r3, [sp, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <iqPutI+0x2a>
 8003526:	2301      	movs	r3, #1
 8003528:	e000      	b.n	800352c <iqPutI+0x2c>
 800352a:	2300      	movs	r3, #0
 800352c:	1c1a      	adds	r2, r3, #0
 800352e:	2301      	movs	r3, #1
 8003530:	4013      	ands	r3, r2
 8003532:	b2db      	uxtb	r3, r3
 8003534:	2201      	movs	r2, #1
 8003536:	4053      	eors	r3, r2
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d01e      	beq.n	800357c <iqPutI+0x7c>
    iqp->q_counter++;
 800353e:	9b01      	ldr	r3, [sp, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	1c5a      	adds	r2, r3, #1
 8003544:	9b01      	ldr	r3, [sp, #4]
 8003546:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 8003548:	9b01      	ldr	r3, [sp, #4]
 800354a:	695b      	ldr	r3, [r3, #20]
 800354c:	1c59      	adds	r1, r3, #1
 800354e:	9a01      	ldr	r2, [sp, #4]
 8003550:	6151      	str	r1, [r2, #20]
 8003552:	466a      	mov	r2, sp
 8003554:	3203      	adds	r2, #3
 8003556:	7812      	ldrb	r2, [r2, #0]
 8003558:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 800355a:	9b01      	ldr	r3, [sp, #4]
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	9b01      	ldr	r3, [sp, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	429a      	cmp	r2, r3
 8003564:	d303      	bcc.n	800356e <iqPutI+0x6e>
      iqp->q_wrptr = iqp->q_buffer;
 8003566:	9b01      	ldr	r3, [sp, #4]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	9b01      	ldr	r3, [sp, #4]
 800356c:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 800356e:	9b01      	ldr	r3, [sp, #4]
 8003570:	2100      	movs	r1, #0
 8003572:	0018      	movs	r0, r3
 8003574:	f7ff febc 	bl	80032f0 <osalThreadDequeueNextI.lto_priv.1>

    return MSG_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	e001      	b.n	8003580 <iqPutI+0x80>
  }

  return MSG_TIMEOUT;
 800357c:	2301      	movs	r3, #1
 800357e:	425b      	negs	r3, r3
}
 8003580:	0018      	movs	r0, r3
 8003582:	b003      	add	sp, #12
 8003584:	bd00      	pop	{pc}
 8003586:	46c0      	nop			; (mov r8, r8)
	...

08003590 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8003590:	b500      	push	{lr}
 8003592:	b085      	sub	sp, #20
 8003594:	9001      	str	r0, [sp, #4]
 8003596:	9100      	str	r1, [sp, #0]
  uint8_t b;

  osalSysLock();
 8003598:	f7ff fe7a 	bl	8003290 <osalSysLock.lto_priv.1>
 800359c:	e00e      	b.n	80035bc <iqGetTimeout+0x2c>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800359e:	9b01      	ldr	r3, [sp, #4]
 80035a0:	9a00      	ldr	r2, [sp, #0]
 80035a2:	0011      	movs	r1, r2
 80035a4:	0018      	movs	r0, r3
 80035a6:	f7ff fe93 	bl	80032d0 <osalThreadEnqueueTimeoutS.lto_priv.1>
 80035aa:	0003      	movs	r3, r0
 80035ac:	9302      	str	r3, [sp, #8]
    if (msg < MSG_OK) {
 80035ae:	9b02      	ldr	r3, [sp, #8]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	da03      	bge.n	80035bc <iqGetTimeout+0x2c>
      osalSysUnlock();
 80035b4:	f7ff fe74 	bl	80032a0 <osalSysUnlock.lto_priv.1>
      return msg;
 80035b8:	9b02      	ldr	r3, [sp, #8]
 80035ba:	e029      	b.n	8003610 <iqGetTimeout+0x80>
  while (iqIsEmptyI(iqp)) {
 80035bc:	9b01      	ldr	r3, [sp, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0ec      	beq.n	800359e <iqGetTimeout+0xe>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 80035c4:	9b01      	ldr	r3, [sp, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	1e5a      	subs	r2, r3, #1
 80035ca:	9b01      	ldr	r3, [sp, #4]
 80035cc:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 80035ce:	9b01      	ldr	r3, [sp, #4]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	1c59      	adds	r1, r3, #1
 80035d4:	9a01      	ldr	r2, [sp, #4]
 80035d6:	6191      	str	r1, [r2, #24]
 80035d8:	220f      	movs	r2, #15
 80035da:	446a      	add	r2, sp
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	7013      	strb	r3, [r2, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 80035e0:	9b01      	ldr	r3, [sp, #4]
 80035e2:	699a      	ldr	r2, [r3, #24]
 80035e4:	9b01      	ldr	r3, [sp, #4]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d303      	bcc.n	80035f4 <iqGetTimeout+0x64>
    iqp->q_rdptr = iqp->q_buffer;
 80035ec:	9b01      	ldr	r3, [sp, #4]
 80035ee:	68da      	ldr	r2, [r3, #12]
 80035f0:	9b01      	ldr	r3, [sp, #4]
 80035f2:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 80035f4:	9b01      	ldr	r3, [sp, #4]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d004      	beq.n	8003606 <iqGetTimeout+0x76>
    iqp->q_notify(iqp);
 80035fc:	9b01      	ldr	r3, [sp, #4]
 80035fe:	69db      	ldr	r3, [r3, #28]
 8003600:	9a01      	ldr	r2, [sp, #4]
 8003602:	0010      	movs	r0, r2
 8003604:	4798      	blx	r3
  }

  osalSysUnlock();
 8003606:	f7ff fe4b 	bl	80032a0 <osalSysUnlock.lto_priv.1>

  return (msg_t)b;
 800360a:	230f      	movs	r3, #15
 800360c:	446b      	add	r3, sp
 800360e:	781b      	ldrb	r3, [r3, #0]
}
 8003610:	0018      	movs	r0, r3
 8003612:	b005      	add	sp, #20
 8003614:	bd00      	pop	{pc}
 8003616:	46c0      	nop			; (mov r8, r8)
	...

08003620 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8003620:	b500      	push	{lr}
 8003622:	b089      	sub	sp, #36	; 0x24
 8003624:	9003      	str	r0, [sp, #12]
 8003626:	9102      	str	r1, [sp, #8]
 8003628:	9201      	str	r2, [sp, #4]
 800362a:	9300      	str	r3, [sp, #0]
  qnotify_t nfy = iqp->q_notify;
 800362c:	9b03      	ldr	r3, [sp, #12]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	9307      	str	r3, [sp, #28]
  size_t max = n;
 8003632:	9b01      	ldr	r3, [sp, #4]
 8003634:	9306      	str	r3, [sp, #24]

  osalDbgCheck(n > 0U);
 8003636:	9b01      	ldr	r3, [sp, #4]
 8003638:	425a      	negs	r2, r3
 800363a:	4153      	adcs	r3, r2
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <iqReadTimeout+0x2a>
 8003642:	4b1e      	ldr	r3, [pc, #120]	; (80036bc <iqReadTimeout+0x9c>)
 8003644:	0018      	movs	r0, r3
 8003646:	f001 fb63 	bl	8004d10 <chSysHalt>

  osalSysLock();
 800364a:	f7ff fe21 	bl	8003290 <osalSysLock.lto_priv.1>
 800364e:	e029      	b.n	80036a4 <iqReadTimeout+0x84>

  while (n > 0U) {
    size_t done;

    done = iq_read(iqp, bp, n);
 8003650:	9a01      	ldr	r2, [sp, #4]
 8003652:	9902      	ldr	r1, [sp, #8]
 8003654:	9b03      	ldr	r3, [sp, #12]
 8003656:	0018      	movs	r0, r3
 8003658:	f7ff fe5a 	bl	8003310 <iq_read>
 800365c:	0003      	movs	r3, r0
 800365e:	9305      	str	r3, [sp, #20]
    if (done == (size_t)0) {
 8003660:	9b05      	ldr	r3, [sp, #20]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10b      	bne.n	800367e <iqReadTimeout+0x5e>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8003666:	9b03      	ldr	r3, [sp, #12]
 8003668:	9a00      	ldr	r2, [sp, #0]
 800366a:	0011      	movs	r1, r2
 800366c:	0018      	movs	r0, r3
 800366e:	f7ff fe2f 	bl	80032d0 <osalThreadEnqueueTimeoutS.lto_priv.1>
 8003672:	0003      	movs	r3, r0
 8003674:	9304      	str	r3, [sp, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8003676:	9b04      	ldr	r3, [sp, #16]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d116      	bne.n	80036aa <iqReadTimeout+0x8a>
 800367c:	e012      	b.n	80036a4 <iqReadTimeout+0x84>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 800367e:	9b07      	ldr	r3, [sp, #28]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <iqReadTimeout+0x6c>
        nfy(iqp);
 8003684:	9a03      	ldr	r2, [sp, #12]
 8003686:	9b07      	ldr	r3, [sp, #28]
 8003688:	0010      	movs	r0, r2
 800368a:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 800368c:	f7ff fe08 	bl	80032a0 <osalSysUnlock.lto_priv.1>

      n  -= done;
 8003690:	9a01      	ldr	r2, [sp, #4]
 8003692:	9b05      	ldr	r3, [sp, #20]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	9301      	str	r3, [sp, #4]
      bp += done;
 8003698:	9a02      	ldr	r2, [sp, #8]
 800369a:	9b05      	ldr	r3, [sp, #20]
 800369c:	18d3      	adds	r3, r2, r3
 800369e:	9302      	str	r3, [sp, #8]

      osalSysLock();
 80036a0:	f7ff fdf6 	bl	8003290 <osalSysLock.lto_priv.1>
  while (n > 0U) {
 80036a4:	9b01      	ldr	r3, [sp, #4]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1d2      	bne.n	8003650 <iqReadTimeout+0x30>
    }
  }

  osalSysUnlock();
 80036aa:	f7ff fdf9 	bl	80032a0 <osalSysUnlock.lto_priv.1>
  return max - n;
 80036ae:	9a06      	ldr	r2, [sp, #24]
 80036b0:	9b01      	ldr	r3, [sp, #4]
 80036b2:	1ad3      	subs	r3, r2, r3
}
 80036b4:	0018      	movs	r0, r3
 80036b6:	b009      	add	sp, #36	; 0x24
 80036b8:	bd00      	pop	{pc}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	0800a5f4 	.word	0x0800a5f4

080036c0 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 80036c0:	b500      	push	{lr}
 80036c2:	b085      	sub	sp, #20
 80036c4:	9003      	str	r0, [sp, #12]
 80036c6:	9102      	str	r1, [sp, #8]
 80036c8:	9201      	str	r2, [sp, #4]
 80036ca:	9300      	str	r3, [sp, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 80036cc:	9b03      	ldr	r3, [sp, #12]
 80036ce:	0018      	movs	r0, r3
 80036d0:	f7ff fdee 	bl	80032b0 <osalThreadQueueObjectInit.lto_priv.1>
  oqp->q_counter = size;
 80036d4:	9b03      	ldr	r3, [sp, #12]
 80036d6:	9a01      	ldr	r2, [sp, #4]
 80036d8:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 80036da:	9b03      	ldr	r3, [sp, #12]
 80036dc:	9a02      	ldr	r2, [sp, #8]
 80036de:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 80036e0:	9b03      	ldr	r3, [sp, #12]
 80036e2:	9a02      	ldr	r2, [sp, #8]
 80036e4:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 80036e6:	9b03      	ldr	r3, [sp, #12]
 80036e8:	9a02      	ldr	r2, [sp, #8]
 80036ea:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 80036ec:	9a02      	ldr	r2, [sp, #8]
 80036ee:	9b01      	ldr	r3, [sp, #4]
 80036f0:	18d2      	adds	r2, r2, r3
 80036f2:	9b03      	ldr	r3, [sp, #12]
 80036f4:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 80036f6:	9b03      	ldr	r3, [sp, #12]
 80036f8:	9a00      	ldr	r2, [sp, #0]
 80036fa:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 80036fc:	9b03      	ldr	r3, [sp, #12]
 80036fe:	9a06      	ldr	r2, [sp, #24]
 8003700:	621a      	str	r2, [r3, #32]
}
 8003702:	b005      	add	sp, #20
 8003704:	bd00      	pop	{pc}
 8003706:	46c0      	nop			; (mov r8, r8)
	...

08003710 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8003710:	b500      	push	{lr}
 8003712:	b087      	sub	sp, #28
 8003714:	9003      	str	r0, [sp, #12]
 8003716:	9201      	str	r2, [sp, #4]
 8003718:	230b      	movs	r3, #11
 800371a:	446b      	add	r3, sp
 800371c:	1c0a      	adds	r2, r1, #0
 800371e:	701a      	strb	r2, [r3, #0]

  osalSysLock();
 8003720:	f7ff fdb6 	bl	8003290 <osalSysLock.lto_priv.1>
 8003724:	e00e      	b.n	8003744 <oqPutTimeout+0x34>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8003726:	9b03      	ldr	r3, [sp, #12]
 8003728:	9a01      	ldr	r2, [sp, #4]
 800372a:	0011      	movs	r1, r2
 800372c:	0018      	movs	r0, r3
 800372e:	f7ff fdcf 	bl	80032d0 <osalThreadEnqueueTimeoutS.lto_priv.1>
 8003732:	0003      	movs	r3, r0
 8003734:	9305      	str	r3, [sp, #20]
    if (msg < MSG_OK) {
 8003736:	9b05      	ldr	r3, [sp, #20]
 8003738:	2b00      	cmp	r3, #0
 800373a:	da03      	bge.n	8003744 <oqPutTimeout+0x34>
      osalSysUnlock();
 800373c:	f7ff fdb0 	bl	80032a0 <osalSysUnlock.lto_priv.1>
      return msg;
 8003740:	9b05      	ldr	r3, [sp, #20]
 8003742:	e027      	b.n	8003794 <oqPutTimeout+0x84>
  while (oqIsFullI(oqp)) {
 8003744:	9b03      	ldr	r3, [sp, #12]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d0ec      	beq.n	8003726 <oqPutTimeout+0x16>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 800374c:	9b03      	ldr	r3, [sp, #12]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	1e5a      	subs	r2, r3, #1
 8003752:	9b03      	ldr	r3, [sp, #12]
 8003754:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 8003756:	9b03      	ldr	r3, [sp, #12]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	1c59      	adds	r1, r3, #1
 800375c:	9a03      	ldr	r2, [sp, #12]
 800375e:	6151      	str	r1, [r2, #20]
 8003760:	220b      	movs	r2, #11
 8003762:	446a      	add	r2, sp
 8003764:	7812      	ldrb	r2, [r2, #0]
 8003766:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8003768:	9b03      	ldr	r3, [sp, #12]
 800376a:	695a      	ldr	r2, [r3, #20]
 800376c:	9b03      	ldr	r3, [sp, #12]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	429a      	cmp	r2, r3
 8003772:	d303      	bcc.n	800377c <oqPutTimeout+0x6c>
    oqp->q_wrptr = oqp->q_buffer;
 8003774:	9b03      	ldr	r3, [sp, #12]
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	9b03      	ldr	r3, [sp, #12]
 800377a:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800377c:	9b03      	ldr	r3, [sp, #12]
 800377e:	69db      	ldr	r3, [r3, #28]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d004      	beq.n	800378e <oqPutTimeout+0x7e>
    oqp->q_notify(oqp);
 8003784:	9b03      	ldr	r3, [sp, #12]
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	9a03      	ldr	r2, [sp, #12]
 800378a:	0010      	movs	r0, r2
 800378c:	4798      	blx	r3
  }

  osalSysUnlock();
 800378e:	f7ff fd87 	bl	80032a0 <osalSysUnlock.lto_priv.1>

  return MSG_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	0018      	movs	r0, r3
 8003796:	b007      	add	sp, #28
 8003798:	bd00      	pop	{pc}
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	0000      	movs	r0, r0
	...

080037a0 <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80037a0:	b500      	push	{lr}
 80037a2:	b085      	sub	sp, #20
 80037a4:	9001      	str	r0, [sp, #4]

  osalDbgCheckClassI();
 80037a6:	f001 fc1b 	bl	8004fe0 <chDbgCheckClassI>

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80037aa:	9b01      	ldr	r3, [sp, #4]
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	9b01      	ldr	r3, [sp, #4]
 80037b0:	699b      	ldr	r3, [r3, #24]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d105      	bne.n	80037c2 <oqGetI+0x22>
 80037b6:	9b01      	ldr	r3, [sp, #4]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <oqGetI+0x22>
 80037be:	2301      	movs	r3, #1
 80037c0:	e000      	b.n	80037c4 <oqGetI+0x24>
 80037c2:	2300      	movs	r3, #0
 80037c4:	1c1a      	adds	r2, r3, #0
 80037c6:	2301      	movs	r3, #1
 80037c8:	4013      	ands	r3, r2
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2201      	movs	r2, #1
 80037ce:	4053      	eors	r3, r2
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d020      	beq.n	8003818 <oqGetI+0x78>
    uint8_t b;

    oqp->q_counter++;
 80037d6:	9b01      	ldr	r3, [sp, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	9b01      	ldr	r3, [sp, #4]
 80037de:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 80037e0:	9b01      	ldr	r3, [sp, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	1c59      	adds	r1, r3, #1
 80037e6:	9a01      	ldr	r2, [sp, #4]
 80037e8:	6191      	str	r1, [r2, #24]
 80037ea:	220f      	movs	r2, #15
 80037ec:	446a      	add	r2, sp
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	7013      	strb	r3, [r2, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80037f2:	9b01      	ldr	r3, [sp, #4]
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	9b01      	ldr	r3, [sp, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d303      	bcc.n	8003806 <oqGetI+0x66>
      oqp->q_rdptr = oqp->q_buffer;
 80037fe:	9b01      	ldr	r3, [sp, #4]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	9b01      	ldr	r3, [sp, #4]
 8003804:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8003806:	9b01      	ldr	r3, [sp, #4]
 8003808:	2100      	movs	r1, #0
 800380a:	0018      	movs	r0, r3
 800380c:	f7ff fd70 	bl	80032f0 <osalThreadDequeueNextI.lto_priv.1>

    return (msg_t)b;
 8003810:	230f      	movs	r3, #15
 8003812:	446b      	add	r3, sp
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	e001      	b.n	800381c <oqGetI+0x7c>
  }

  return MSG_TIMEOUT;
 8003818:	2301      	movs	r3, #1
 800381a:	425b      	negs	r3, r3
}
 800381c:	0018      	movs	r0, r3
 800381e:	b005      	add	sp, #20
 8003820:	bd00      	pop	{pc}
 8003822:	46c0      	nop			; (mov r8, r8)
	...

08003830 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8003830:	b500      	push	{lr}
 8003832:	b089      	sub	sp, #36	; 0x24
 8003834:	9003      	str	r0, [sp, #12]
 8003836:	9102      	str	r1, [sp, #8]
 8003838:	9201      	str	r2, [sp, #4]
 800383a:	9300      	str	r3, [sp, #0]
  qnotify_t nfy = oqp->q_notify;
 800383c:	9b03      	ldr	r3, [sp, #12]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	9307      	str	r3, [sp, #28]
  size_t max = n;
 8003842:	9b01      	ldr	r3, [sp, #4]
 8003844:	9306      	str	r3, [sp, #24]

  osalDbgCheck(n > 0U);
 8003846:	9b01      	ldr	r3, [sp, #4]
 8003848:	425a      	negs	r2, r3
 800384a:	4153      	adcs	r3, r2
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <oqWriteTimeout+0x2a>
 8003852:	4b1e      	ldr	r3, [pc, #120]	; (80038cc <oqWriteTimeout+0x9c>)
 8003854:	0018      	movs	r0, r3
 8003856:	f001 fa5b 	bl	8004d10 <chSysHalt>

  osalSysLock();
 800385a:	f7ff fd19 	bl	8003290 <osalSysLock.lto_priv.1>
 800385e:	e029      	b.n	80038b4 <oqWriteTimeout+0x84>

  while (n > 0U) {
    size_t done;

    done = oq_write(oqp, bp, n);
 8003860:	9a01      	ldr	r2, [sp, #4]
 8003862:	9902      	ldr	r1, [sp, #8]
 8003864:	9b03      	ldr	r3, [sp, #12]
 8003866:	0018      	movs	r0, r3
 8003868:	f7ff fdba 	bl	80033e0 <oq_write>
 800386c:	0003      	movs	r3, r0
 800386e:	9305      	str	r3, [sp, #20]
    if (done == (size_t)0) {
 8003870:	9b05      	ldr	r3, [sp, #20]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10b      	bne.n	800388e <oqWriteTimeout+0x5e>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8003876:	9b03      	ldr	r3, [sp, #12]
 8003878:	9a00      	ldr	r2, [sp, #0]
 800387a:	0011      	movs	r1, r2
 800387c:	0018      	movs	r0, r3
 800387e:	f7ff fd27 	bl	80032d0 <osalThreadEnqueueTimeoutS.lto_priv.1>
 8003882:	0003      	movs	r3, r0
 8003884:	9304      	str	r3, [sp, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 8003886:	9b04      	ldr	r3, [sp, #16]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d116      	bne.n	80038ba <oqWriteTimeout+0x8a>
 800388c:	e012      	b.n	80038b4 <oqWriteTimeout+0x84>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 800388e:	9b07      	ldr	r3, [sp, #28]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <oqWriteTimeout+0x6c>
        nfy(oqp);
 8003894:	9a03      	ldr	r2, [sp, #12]
 8003896:	9b07      	ldr	r3, [sp, #28]
 8003898:	0010      	movs	r0, r2
 800389a:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 800389c:	f7ff fd00 	bl	80032a0 <osalSysUnlock.lto_priv.1>

      n  -= done;
 80038a0:	9a01      	ldr	r2, [sp, #4]
 80038a2:	9b05      	ldr	r3, [sp, #20]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	9301      	str	r3, [sp, #4]
      bp += done;
 80038a8:	9a02      	ldr	r2, [sp, #8]
 80038aa:	9b05      	ldr	r3, [sp, #20]
 80038ac:	18d3      	adds	r3, r2, r3
 80038ae:	9302      	str	r3, [sp, #8]

      osalSysLock();
 80038b0:	f7ff fcee 	bl	8003290 <osalSysLock.lto_priv.1>
  while (n > 0U) {
 80038b4:	9b01      	ldr	r3, [sp, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1d2      	bne.n	8003860 <oqWriteTimeout+0x30>
    }
  }

  osalSysUnlock();
 80038ba:	f7ff fcf1 	bl	80032a0 <osalSysUnlock.lto_priv.1>
  return max - n;
 80038be:	9a06      	ldr	r2, [sp, #24]
 80038c0:	9b01      	ldr	r3, [sp, #4]
 80038c2:	1ad3      	subs	r3, r2, r3
}
 80038c4:	0018      	movs	r0, r3
 80038c6:	b009      	add	sp, #36	; 0x24
 80038c8:	bd00      	pop	{pc}
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	0800a604 	.word	0x0800a604

080038d0 <port_lock.lto_priv.2>:
  __ASM volatile ("cpsid i" : : : "memory");
 80038d0:	b672      	cpsid	i
}
 80038d2:	4770      	bx	lr
	...

080038e0 <port_unlock.lto_priv.2>:
  __ASM volatile ("cpsie i" : : : "memory");
 80038e0:	b662      	cpsie	i
}
 80038e2:	4770      	bx	lr
	...

080038f0 <chSysLock.lto_priv.2>:
static inline void chSysLock(void) {
 80038f0:	b510      	push	{r4, lr}
  port_lock();
 80038f2:	f7ff ffed 	bl	80038d0 <port_lock.lto_priv.2>
  __dbg_check_lock();
 80038f6:	f001 fa7b 	bl	8004df0 <__dbg_check_lock>
}
 80038fa:	bd10      	pop	{r4, pc}
 80038fc:	0000      	movs	r0, r0
	...

08003900 <chSysUnlock.lto_priv.2>:
static inline void chSysUnlock(void) {
 8003900:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8003902:	f001 fa9d 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8003906:	4b0e      	ldr	r3, [pc, #56]	; (8003940 <chSysUnlock.lto_priv.2+0x40>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	4b0d      	ldr	r3, [pc, #52]	; (8003940 <chSysUnlock.lto_priv.2+0x40>)
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	1e5a      	subs	r2, r3, #1
 8003910:	4193      	sbcs	r3, r2
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00f      	beq.n	8003938 <chSysUnlock.lto_priv.2+0x38>
 8003918:	4b09      	ldr	r3, [pc, #36]	; (8003940 <chSysUnlock.lto_priv.2+0x40>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	4b08      	ldr	r3, [pc, #32]	; (8003940 <chSysUnlock.lto_priv.2+0x40>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	429a      	cmp	r2, r3
 8003926:	419b      	sbcs	r3, r3
 8003928:	425b      	negs	r3, r3
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <chSysUnlock.lto_priv.2+0x38>
 8003930:	4b04      	ldr	r3, [pc, #16]	; (8003944 <chSysUnlock.lto_priv.2+0x44>)
 8003932:	0018      	movs	r0, r3
 8003934:	f001 f9ec 	bl	8004d10 <chSysHalt>
  port_unlock();
 8003938:	f7ff ffd2 	bl	80038e0 <port_unlock.lto_priv.2>
}
 800393c:	bd10      	pop	{r4, pc}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	20000958 	.word	0x20000958
 8003944:	0800a620 	.word	0x0800a620
	...

08003950 <osalSysLock.lto_priv.2>:
static inline void osalSysLock(void) {
 8003950:	b510      	push	{r4, lr}
  chSysLock();
 8003952:	f7ff ffcd 	bl	80038f0 <chSysLock.lto_priv.2>
}
 8003956:	bd10      	pop	{r4, pc}
	...

08003960 <osalSysUnlock.lto_priv.2>:
static inline void osalSysUnlock(void) {
 8003960:	b510      	push	{r4, lr}
  chSysUnlock();
 8003962:	f7ff ffcd 	bl	8003900 <chSysUnlock.lto_priv.2>
}
 8003966:	bd10      	pop	{r4, pc}
	...

08003970 <pwmInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void pwmInit(void) {
 8003970:	b510      	push	{r4, lr}

  pwm_lld_init();
 8003972:	f000 fcf5 	bl	8004360 <pwm_lld_init>
}
 8003976:	bd10      	pop	{r4, pc}
	...

08003980 <pwmObjectInit>:
 *
 * @param[out] pwmp     pointer to a @p PWMDriver object
 *
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {
 8003980:	b082      	sub	sp, #8
 8003982:	9001      	str	r0, [sp, #4]

  pwmp->state    = PWM_STOP;
 8003984:	9b01      	ldr	r3, [sp, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	701a      	strb	r2, [r3, #0]
  pwmp->config   = NULL;
 800398a:	9b01      	ldr	r3, [sp, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	605a      	str	r2, [r3, #4]
  pwmp->enabled  = 0;
 8003990:	9b01      	ldr	r3, [sp, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	60da      	str	r2, [r3, #12]
  pwmp->channels = 0;
 8003996:	9b01      	ldr	r3, [sp, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	741a      	strb	r2, [r3, #16]
#if defined(PWM_DRIVER_EXT_INIT_HOOK)
  PWM_DRIVER_EXT_INIT_HOOK(pwmp);
#endif
}
 800399c:	b002      	add	sp, #8
 800399e:	4770      	bx	lr

080039a0 <pwmStart>:
 * @param[in] config    pointer to a @p PWMConfig object
 * @return              The operation status.
 *
 * @api
 */
msg_t pwmStart(PWMDriver *pwmp, const PWMConfig *config) {
 80039a0:	b500      	push	{lr}
 80039a2:	b085      	sub	sp, #20
 80039a4:	9001      	str	r0, [sp, #4]
 80039a6:	9100      	str	r1, [sp, #0]
  msg_t msg;

  osalDbgCheck((pwmp != NULL) && (config != NULL));
 80039a8:	9b01      	ldr	r3, [sp, #4]
 80039aa:	425a      	negs	r2, r3
 80039ac:	4153      	adcs	r3, r2
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d105      	bne.n	80039c0 <pwmStart+0x20>
 80039b4:	9b00      	ldr	r3, [sp, #0]
 80039b6:	425a      	negs	r2, r3
 80039b8:	4153      	adcs	r3, r2
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d003      	beq.n	80039c8 <pwmStart+0x28>
 80039c0:	4b1c      	ldr	r3, [pc, #112]	; (8003a34 <pwmStart+0x94>)
 80039c2:	0018      	movs	r0, r3
 80039c4:	f001 f9a4 	bl	8004d10 <chSysHalt>

  osalSysLock();
 80039c8:	f7ff ffc2 	bl	8003950 <osalSysLock.lto_priv.2>
  osalDbgAssert((pwmp->state == PWM_STOP) || (pwmp->state == PWM_READY),
 80039cc:	9b01      	ldr	r3, [sp, #4]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	3b01      	subs	r3, #1
 80039d2:	1e5a      	subs	r2, r3, #1
 80039d4:	4193      	sbcs	r3, r2
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00b      	beq.n	80039f4 <pwmStart+0x54>
 80039dc:	9b01      	ldr	r3, [sp, #4]
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	3b02      	subs	r3, #2
 80039e2:	1e5a      	subs	r2, r3, #1
 80039e4:	4193      	sbcs	r3, r2
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d003      	beq.n	80039f4 <pwmStart+0x54>
 80039ec:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <pwmStart+0x94>)
 80039ee:	0018      	movs	r0, r3
 80039f0:	f001 f98e 	bl	8004d10 <chSysHalt>
                "invalid state");

  pwmp->config = config;
 80039f4:	9b01      	ldr	r3, [sp, #4]
 80039f6:	9a00      	ldr	r2, [sp, #0]
 80039f8:	605a      	str	r2, [r3, #4]
  pwmp->period = config->period;
 80039fa:	9b00      	ldr	r3, [sp, #0]
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	9b01      	ldr	r3, [sp, #4]
 8003a00:	609a      	str	r2, [r3, #8]
  pwmp->enabled = 0U;
 8003a02:	9b01      	ldr	r3, [sp, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	60da      	str	r2, [r3, #12]

#if defined(PWM_LLD_ENHANCED_API)
  msg = pwm_lld_start(pwmp);
#else
  pwm_lld_start(pwmp);
 8003a08:	9b01      	ldr	r3, [sp, #4]
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f000 fcc0 	bl	8004390 <pwm_lld_start>
  msg = HAL_RET_SUCCESS;
 8003a10:	2300      	movs	r3, #0
 8003a12:	9303      	str	r3, [sp, #12]
#endif
  if (msg == HAL_RET_SUCCESS) {
 8003a14:	9b03      	ldr	r3, [sp, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d103      	bne.n	8003a22 <pwmStart+0x82>
    pwmp->state = PWM_READY;
 8003a1a:	9b01      	ldr	r3, [sp, #4]
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	701a      	strb	r2, [r3, #0]
 8003a20:	e002      	b.n	8003a28 <pwmStart+0x88>
  }
  else {
    pwmp->state = PWM_STOP;
 8003a22:	9b01      	ldr	r3, [sp, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8003a28:	f7ff ff9a 	bl	8003960 <osalSysUnlock.lto_priv.2>

  return msg;
 8003a2c:	9b03      	ldr	r3, [sp, #12]
}
 8003a2e:	0018      	movs	r0, r3
 8003a30:	b005      	add	sp, #20
 8003a32:	bd00      	pop	{pc}
 8003a34:	0800a614 	.word	0x0800a614
	...

08003a40 <pwmEnableChannel>:
 *
 * @api
 */
void pwmEnableChannel(PWMDriver *pwmp,
                      pwmchannel_t channel,
                      pwmcnt_t width) {
 8003a40:	b500      	push	{lr}
 8003a42:	b085      	sub	sp, #20
 8003a44:	9003      	str	r0, [sp, #12]
 8003a46:	9201      	str	r2, [sp, #4]
 8003a48:	230b      	movs	r3, #11
 8003a4a:	446b      	add	r3, sp
 8003a4c:	1c0a      	adds	r2, r1, #0
 8003a4e:	701a      	strb	r2, [r3, #0]

  osalDbgCheck((pwmp != NULL) && (channel < pwmp->channels));
 8003a50:	9b03      	ldr	r3, [sp, #12]
 8003a52:	425a      	negs	r2, r3
 8003a54:	4153      	adcs	r3, r2
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10a      	bne.n	8003a72 <pwmEnableChannel+0x32>
 8003a5c:	9b03      	ldr	r3, [sp, #12]
 8003a5e:	7c1a      	ldrb	r2, [r3, #16]
 8003a60:	230b      	movs	r3, #11
 8003a62:	446b      	add	r3, sp
 8003a64:	7819      	ldrb	r1, [r3, #0]
 8003a66:	2300      	movs	r3, #0
 8003a68:	4291      	cmp	r1, r2
 8003a6a:	415b      	adcs	r3, r3
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <pwmEnableChannel+0x3a>
 8003a72:	4b14      	ldr	r3, [pc, #80]	; (8003ac4 <pwmEnableChannel+0x84>)
 8003a74:	0018      	movs	r0, r3
 8003a76:	f001 f94b 	bl	8004d10 <chSysHalt>

  osalSysLock();
 8003a7a:	f7ff ff69 	bl	8003950 <osalSysLock.lto_priv.2>

  osalDbgAssert(pwmp->state == PWM_READY, "not ready");
 8003a7e:	9b03      	ldr	r3, [sp, #12]
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	3b02      	subs	r3, #2
 8003a84:	1e5a      	subs	r2, r3, #1
 8003a86:	4193      	sbcs	r3, r2
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <pwmEnableChannel+0x56>
 8003a8e:	4b0d      	ldr	r3, [pc, #52]	; (8003ac4 <pwmEnableChannel+0x84>)
 8003a90:	0018      	movs	r0, r3
 8003a92:	f001 f93d 	bl	8004d10 <chSysHalt>

  pwmEnableChannelI(pwmp, channel, width);
 8003a96:	9b03      	ldr	r3, [sp, #12]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	230b      	movs	r3, #11
 8003a9c:	446b      	add	r3, sp
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	4099      	lsls	r1, r3
 8003aa4:	000b      	movs	r3, r1
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	9b03      	ldr	r3, [sp, #12]
 8003aaa:	60da      	str	r2, [r3, #12]
 8003aac:	9a01      	ldr	r2, [sp, #4]
 8003aae:	230b      	movs	r3, #11
 8003ab0:	446b      	add	r3, sp
 8003ab2:	7819      	ldrb	r1, [r3, #0]
 8003ab4:	9b03      	ldr	r3, [sp, #12]
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f000 fdba 	bl	8004630 <pwm_lld_enable_channel>

  osalSysUnlock();
 8003abc:	f7ff ff50 	bl	8003960 <osalSysUnlock.lto_priv.2>
}
 8003ac0:	b005      	add	sp, #20
 8003ac2:	bd00      	pop	{pc}
 8003ac4:	0800a62c 	.word	0x0800a62c
	...

08003ad0 <port_lock.lto_priv.3>:
  __ASM volatile ("cpsid i" : : : "memory");
 8003ad0:	b672      	cpsid	i
}
 8003ad2:	4770      	bx	lr
	...

08003ae0 <port_unlock.lto_priv.3>:
  __ASM volatile ("cpsie i" : : : "memory");
 8003ae0:	b662      	cpsie	i
}
 8003ae2:	4770      	bx	lr
	...

08003af0 <chSysLock.lto_priv.3>:
static inline void chSysLock(void) {
 8003af0:	b510      	push	{r4, lr}
  port_lock();
 8003af2:	f7ff ffed 	bl	8003ad0 <port_lock.lto_priv.3>
  __dbg_check_lock();
 8003af6:	f001 f97b 	bl	8004df0 <__dbg_check_lock>
}
 8003afa:	bd10      	pop	{r4, pc}
 8003afc:	0000      	movs	r0, r0
	...

08003b00 <chSysUnlock.lto_priv.3>:
static inline void chSysUnlock(void) {
 8003b00:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8003b02:	f001 f99d 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8003b06:	4b0e      	ldr	r3, [pc, #56]	; (8003b40 <chSysUnlock.lto_priv.3+0x40>)
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	4b0d      	ldr	r3, [pc, #52]	; (8003b40 <chSysUnlock.lto_priv.3+0x40>)
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	1e5a      	subs	r2, r3, #1
 8003b10:	4193      	sbcs	r3, r2
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00f      	beq.n	8003b38 <chSysUnlock.lto_priv.3+0x38>
 8003b18:	4b09      	ldr	r3, [pc, #36]	; (8003b40 <chSysUnlock.lto_priv.3+0x40>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <chSysUnlock.lto_priv.3+0x40>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	419b      	sbcs	r3, r3
 8003b28:	425b      	negs	r3, r3
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d003      	beq.n	8003b38 <chSysUnlock.lto_priv.3+0x38>
 8003b30:	4b04      	ldr	r3, [pc, #16]	; (8003b44 <chSysUnlock.lto_priv.3+0x44>)
 8003b32:	0018      	movs	r0, r3
 8003b34:	f001 f8ec 	bl	8004d10 <chSysHalt>
  port_unlock();
 8003b38:	f7ff ffd2 	bl	8003ae0 <port_unlock.lto_priv.3>
}
 8003b3c:	bd10      	pop	{r4, pc}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	20000958 	.word	0x20000958
 8003b44:	0800a678 	.word	0x0800a678
	...

08003b50 <osalSysLock.lto_priv.3>:
static inline void osalSysLock(void) {
 8003b50:	b510      	push	{r4, lr}
  chSysLock();
 8003b52:	f7ff ffcd 	bl	8003af0 <chSysLock.lto_priv.3>
}
 8003b56:	bd10      	pop	{r4, pc}
	...

08003b60 <osalSysUnlock.lto_priv.3>:
static inline void osalSysUnlock(void) {
 8003b60:	b510      	push	{r4, lr}
  chSysUnlock();
 8003b62:	f7ff ffcd 	bl	8003b00 <chSysUnlock.lto_priv.3>
}
 8003b66:	bd10      	pop	{r4, pc}
	...

08003b70 <osalEventObjectInit>:
 *
 * @param[out] esp      pointer to the event source object
 *
 * @init
 */
static inline void osalEventObjectInit(event_source_t *esp) {
 8003b70:	b500      	push	{lr}
 8003b72:	b083      	sub	sp, #12
 8003b74:	9001      	str	r0, [sp, #4]

  chEvtObjectInit(esp);
 8003b76:	9b01      	ldr	r3, [sp, #4]
 8003b78:	0018      	movs	r0, r3
 8003b7a:	f003 f911 	bl	8006da0 <chEvtObjectInit>
}
 8003b7e:	b003      	add	sp, #12
 8003b80:	bd00      	pop	{pc}
 8003b82:	46c0      	nop			; (mov r8, r8)
	...

08003b90 <osalEventBroadcastFlagsI.lto_priv.1>:
 * @param[in] flags     flags to be ORed to the flags mask
 *
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {
 8003b90:	b500      	push	{lr}
 8003b92:	b083      	sub	sp, #12
 8003b94:	9001      	str	r0, [sp, #4]
 8003b96:	9100      	str	r1, [sp, #0]

  chEvtBroadcastFlagsI(esp, flags);
 8003b98:	9a00      	ldr	r2, [sp, #0]
 8003b9a:	9b01      	ldr	r3, [sp, #4]
 8003b9c:	0011      	movs	r1, r2
 8003b9e:	0018      	movs	r0, r3
 8003ba0:	f003 f956 	bl	8006e50 <chEvtBroadcastFlagsI>
}
 8003ba4:	b003      	add	sp, #12
 8003ba6:	bd00      	pop	{pc}
	...

08003bb0 <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8003bb0:	b500      	push	{lr}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	9003      	str	r0, [sp, #12]
 8003bb6:	9102      	str	r1, [sp, #8]
 8003bb8:	9201      	str	r2, [sp, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8003bba:	9b03      	ldr	r3, [sp, #12]
 8003bbc:	3330      	adds	r3, #48	; 0x30
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	425b      	negs	r3, r3
 8003bc4:	9a01      	ldr	r2, [sp, #4]
 8003bc6:	9902      	ldr	r1, [sp, #8]
 8003bc8:	f7ff fe32 	bl	8003830 <oqWriteTimeout>
 8003bcc:	0003      	movs	r3, r0
                        n, TIME_INFINITE);
}
 8003bce:	0018      	movs	r0, r3
 8003bd0:	b005      	add	sp, #20
 8003bd2:	bd00      	pop	{pc}
	...

08003be0 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8003be0:	b500      	push	{lr}
 8003be2:	b085      	sub	sp, #20
 8003be4:	9003      	str	r0, [sp, #12]
 8003be6:	9102      	str	r1, [sp, #8]
 8003be8:	9201      	str	r2, [sp, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8003bea:	9b03      	ldr	r3, [sp, #12]
 8003bec:	330c      	adds	r3, #12
 8003bee:	0018      	movs	r0, r3
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	425b      	negs	r3, r3
 8003bf4:	9a01      	ldr	r2, [sp, #4]
 8003bf6:	9902      	ldr	r1, [sp, #8]
 8003bf8:	f7ff fd12 	bl	8003620 <iqReadTimeout>
 8003bfc:	0003      	movs	r3, r0
                       n, TIME_INFINITE);
}
 8003bfe:	0018      	movs	r0, r3
 8003c00:	b005      	add	sp, #20
 8003c02:	bd00      	pop	{pc}
	...

08003c10 <_put.lto_priv.0>:

static msg_t _put(void *ip, uint8_t b) {
 8003c10:	b500      	push	{lr}
 8003c12:	b083      	sub	sp, #12
 8003c14:	9001      	str	r0, [sp, #4]
 8003c16:	000a      	movs	r2, r1
 8003c18:	466b      	mov	r3, sp
 8003c1a:	3303      	adds	r3, #3
 8003c1c:	701a      	strb	r2, [r3, #0]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8003c1e:	9b01      	ldr	r3, [sp, #4]
 8003c20:	3330      	adds	r3, #48	; 0x30
 8003c22:	0018      	movs	r0, r3
 8003c24:	2301      	movs	r3, #1
 8003c26:	425a      	negs	r2, r3
 8003c28:	466b      	mov	r3, sp
 8003c2a:	3303      	adds	r3, #3
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	0019      	movs	r1, r3
 8003c30:	f7ff fd6e 	bl	8003710 <oqPutTimeout>
 8003c34:	0003      	movs	r3, r0
}
 8003c36:	0018      	movs	r0, r3
 8003c38:	b003      	add	sp, #12
 8003c3a:	bd00      	pop	{pc}
 8003c3c:	0000      	movs	r0, r0
	...

08003c40 <_get.lto_priv.0>:

static msg_t _get(void *ip) {
 8003c40:	b500      	push	{lr}
 8003c42:	b083      	sub	sp, #12
 8003c44:	9001      	str	r0, [sp, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8003c46:	9b01      	ldr	r3, [sp, #4]
 8003c48:	330c      	adds	r3, #12
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	4252      	negs	r2, r2
 8003c4e:	0011      	movs	r1, r2
 8003c50:	0018      	movs	r0, r3
 8003c52:	f7ff fc9d 	bl	8003590 <iqGetTimeout>
 8003c56:	0003      	movs	r3, r0
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	b003      	add	sp, #12
 8003c5c:	bd00      	pop	{pc}
 8003c5e:	46c0      	nop			; (mov r8, r8)

08003c60 <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8003c60:	b500      	push	{lr}
 8003c62:	b085      	sub	sp, #20
 8003c64:	9003      	str	r0, [sp, #12]
 8003c66:	9201      	str	r2, [sp, #4]
 8003c68:	230b      	movs	r3, #11
 8003c6a:	446b      	add	r3, sp
 8003c6c:	1c0a      	adds	r2, r1, #0
 8003c6e:	701a      	strb	r2, [r3, #0]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8003c70:	9b03      	ldr	r3, [sp, #12]
 8003c72:	3330      	adds	r3, #48	; 0x30
 8003c74:	0018      	movs	r0, r3
 8003c76:	9a01      	ldr	r2, [sp, #4]
 8003c78:	230b      	movs	r3, #11
 8003c7a:	446b      	add	r3, sp
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	0019      	movs	r1, r3
 8003c80:	f7ff fd46 	bl	8003710 <oqPutTimeout>
 8003c84:	0003      	movs	r3, r0
}
 8003c86:	0018      	movs	r0, r3
 8003c88:	b005      	add	sp, #20
 8003c8a:	bd00      	pop	{pc}
 8003c8c:	0000      	movs	r0, r0
	...

08003c90 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8003c90:	b500      	push	{lr}
 8003c92:	b083      	sub	sp, #12
 8003c94:	9001      	str	r0, [sp, #4]
 8003c96:	9100      	str	r1, [sp, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8003c98:	9b01      	ldr	r3, [sp, #4]
 8003c9a:	330c      	adds	r3, #12
 8003c9c:	9a00      	ldr	r2, [sp, #0]
 8003c9e:	0011      	movs	r1, r2
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f7ff fc75 	bl	8003590 <iqGetTimeout>
 8003ca6:	0003      	movs	r3, r0
}
 8003ca8:	0018      	movs	r0, r3
 8003caa:	b003      	add	sp, #12
 8003cac:	bd00      	pop	{pc}
 8003cae:	46c0      	nop			; (mov r8, r8)

08003cb0 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8003cb0:	b500      	push	{lr}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	9003      	str	r0, [sp, #12]
 8003cb6:	9102      	str	r1, [sp, #8]
 8003cb8:	9201      	str	r2, [sp, #4]
 8003cba:	9300      	str	r3, [sp, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8003cbc:	9b03      	ldr	r3, [sp, #12]
 8003cbe:	3330      	adds	r3, #48	; 0x30
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	9b00      	ldr	r3, [sp, #0]
 8003cc4:	9a01      	ldr	r2, [sp, #4]
 8003cc6:	9902      	ldr	r1, [sp, #8]
 8003cc8:	f7ff fdb2 	bl	8003830 <oqWriteTimeout>
 8003ccc:	0003      	movs	r3, r0
}
 8003cce:	0018      	movs	r0, r3
 8003cd0:	b005      	add	sp, #20
 8003cd2:	bd00      	pop	{pc}
	...

08003ce0 <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8003ce0:	b500      	push	{lr}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	9003      	str	r0, [sp, #12]
 8003ce6:	9102      	str	r1, [sp, #8]
 8003ce8:	9201      	str	r2, [sp, #4]
 8003cea:	9300      	str	r3, [sp, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8003cec:	9b03      	ldr	r3, [sp, #12]
 8003cee:	330c      	adds	r3, #12
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	9b00      	ldr	r3, [sp, #0]
 8003cf4:	9a01      	ldr	r2, [sp, #4]
 8003cf6:	9902      	ldr	r1, [sp, #8]
 8003cf8:	f7ff fc92 	bl	8003620 <iqReadTimeout>
 8003cfc:	0003      	movs	r3, r0
}
 8003cfe:	0018      	movs	r0, r3
 8003d00:	b005      	add	sp, #20
 8003d02:	bd00      	pop	{pc}
	...

08003d10 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8003d10:	b500      	push	{lr}
 8003d12:	b087      	sub	sp, #28
 8003d14:	9003      	str	r0, [sp, #12]
 8003d16:	9102      	str	r1, [sp, #8]
 8003d18:	9201      	str	r2, [sp, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8003d1a:	9b03      	ldr	r3, [sp, #12]
 8003d1c:	9305      	str	r3, [sp, #20]

  osalDbgCheck(sdp != NULL);
 8003d1e:	9b05      	ldr	r3, [sp, #20]
 8003d20:	425a      	negs	r2, r3
 8003d22:	4153      	adcs	r3, r2
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <_ctl+0x22>
 8003d2a:	4b0f      	ldr	r3, [pc, #60]	; (8003d68 <_ctl+0x58>)
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f000 ffef 	bl	8004d10 <chSysHalt>

  switch (operation) {
 8003d32:	9b02      	ldr	r3, [sp, #8]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00e      	beq.n	8003d56 <_ctl+0x46>
 8003d38:	9b02      	ldr	r3, [sp, #8]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d10e      	bne.n	8003d5c <_ctl+0x4c>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
 8003d3e:	9b01      	ldr	r3, [sp, #4]
 8003d40:	1e5a      	subs	r2, r3, #1
 8003d42:	4193      	sbcs	r3, r2
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <_ctl+0x42>
 8003d4a:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <_ctl+0x58>)
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f000 ffdf 	bl	8004d10 <chSysHalt>
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
#endif
  }
  return HAL_RET_SUCCESS;
 8003d52:	2300      	movs	r3, #0
 8003d54:	e004      	b.n	8003d60 <_ctl+0x50>
    return HAL_RET_UNKNOWN_CTL;
 8003d56:	2314      	movs	r3, #20
 8003d58:	425b      	negs	r3, r3
 8003d5a:	e001      	b.n	8003d60 <_ctl+0x50>
    return HAL_RET_UNKNOWN_CTL;
 8003d5c:	2314      	movs	r3, #20
 8003d5e:	425b      	negs	r3, r3
}
 8003d60:	0018      	movs	r0, r3
 8003d62:	b007      	add	sp, #28
 8003d64:	bd00      	pop	{pc}
 8003d66:	46c0      	nop			; (mov r8, r8)
 8003d68:	0800a668 	.word	0x0800a668
 8003d6c:	00000000 	.word	0x00000000

08003d70 <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8003d70:	b510      	push	{r4, lr}

  sd_lld_init();
 8003d72:	f000 fded 	bl	8004950 <sd_lld_init>
}
 8003d76:	bd10      	pop	{r4, pc}
	...

08003d80 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8003d80:	b500      	push	{lr}
 8003d82:	b083      	sub	sp, #12
 8003d84:	9001      	str	r0, [sp, #4]

  sdp->vmt = &vmt;
 8003d86:	9b01      	ldr	r3, [sp, #4]
 8003d88:	4a05      	ldr	r2, [pc, #20]	; (8003da0 <sdObjectInit+0x20>)
 8003d8a:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8003d8c:	9b01      	ldr	r3, [sp, #4]
 8003d8e:	3304      	adds	r3, #4
 8003d90:	0018      	movs	r0, r3
 8003d92:	f7ff feed 	bl	8003b70 <osalEventObjectInit>
  sdp->state = SD_STOP;
 8003d96:	9b01      	ldr	r3, [sp, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	721a      	strb	r2, [r3, #8]
}
 8003d9c:	b003      	add	sp, #12
 8003d9e:	bd00      	pop	{pc}
 8003da0:	0800a640 	.word	0x0800a640
	...

08003db0 <sdStart>:
 *                      configuration is used.
 * @return              The operation status.
 *
 * @api
 */
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8003db0:	b500      	push	{lr}
 8003db2:	b085      	sub	sp, #20
 8003db4:	9001      	str	r0, [sp, #4]
 8003db6:	9100      	str	r1, [sp, #0]
  msg_t msg;

  osalDbgCheck(sdp != NULL);
 8003db8:	9b01      	ldr	r3, [sp, #4]
 8003dba:	425a      	negs	r2, r3
 8003dbc:	4153      	adcs	r3, r2
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <sdStart+0x1c>
 8003dc4:	4b18      	ldr	r3, [pc, #96]	; (8003e28 <sdStart+0x78>)
 8003dc6:	0018      	movs	r0, r3
 8003dc8:	f000 ffa2 	bl	8004d10 <chSysHalt>

  osalSysLock();
 8003dcc:	f7ff fec0 	bl	8003b50 <osalSysLock.lto_priv.3>
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
 8003dd0:	9b01      	ldr	r3, [sp, #4]
 8003dd2:	7a1b      	ldrb	r3, [r3, #8]
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	1e5a      	subs	r2, r3, #1
 8003dd8:	4193      	sbcs	r3, r2
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00b      	beq.n	8003df8 <sdStart+0x48>
 8003de0:	9b01      	ldr	r3, [sp, #4]
 8003de2:	7a1b      	ldrb	r3, [r3, #8]
 8003de4:	3b02      	subs	r3, #2
 8003de6:	1e5a      	subs	r2, r3, #1
 8003de8:	4193      	sbcs	r3, r2
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <sdStart+0x48>
 8003df0:	4b0d      	ldr	r3, [pc, #52]	; (8003e28 <sdStart+0x78>)
 8003df2:	0018      	movs	r0, r3
 8003df4:	f000 ff8c 	bl	8004d10 <chSysHalt>
                "invalid state");

#if defined(SD_LLD_ENHANCED_API)
  msg = sd_lld_start(sdp, config);
#else
  sd_lld_start(sdp, config);
 8003df8:	9a00      	ldr	r2, [sp, #0]
 8003dfa:	9b01      	ldr	r3, [sp, #4]
 8003dfc:	0011      	movs	r1, r2
 8003dfe:	0018      	movs	r0, r3
 8003e00:	f000 fdd6 	bl	80049b0 <sd_lld_start>
  msg = HAL_RET_SUCCESS;
 8003e04:	2300      	movs	r3, #0
 8003e06:	9303      	str	r3, [sp, #12]
#endif
  if (msg == HAL_RET_SUCCESS) {
 8003e08:	9b03      	ldr	r3, [sp, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d103      	bne.n	8003e16 <sdStart+0x66>
    sdp->state = SD_READY;
 8003e0e:	9b01      	ldr	r3, [sp, #4]
 8003e10:	2202      	movs	r2, #2
 8003e12:	721a      	strb	r2, [r3, #8]
 8003e14:	e002      	b.n	8003e1c <sdStart+0x6c>
  }
  else {
    sdp->state = SD_STOP;
 8003e16:	9b01      	ldr	r3, [sp, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	721a      	strb	r2, [r3, #8]
  }

  osalSysUnlock();
 8003e1c:	f7ff fea0 	bl	8003b60 <osalSysUnlock.lto_priv.3>

  return msg;
 8003e20:	9b03      	ldr	r3, [sp, #12]
}
 8003e22:	0018      	movs	r0, r3
 8003e24:	b005      	add	sp, #20
 8003e26:	bd00      	pop	{pc}
 8003e28:	0800a670 	.word	0x0800a670
 8003e2c:	00000000 	.word	0x00000000

08003e30 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8003e30:	b500      	push	{lr}
 8003e32:	b083      	sub	sp, #12
 8003e34:	9001      	str	r0, [sp, #4]
 8003e36:	000a      	movs	r2, r1
 8003e38:	466b      	mov	r3, sp
 8003e3a:	3303      	adds	r3, #3
 8003e3c:	701a      	strb	r2, [r3, #0]

  osalDbgCheckClassI();
 8003e3e:	f001 f8cf 	bl	8004fe0 <chDbgCheckClassI>
  osalDbgCheck(sdp != NULL);
 8003e42:	9b01      	ldr	r3, [sp, #4]
 8003e44:	425a      	negs	r2, r3
 8003e46:	4153      	adcs	r3, r2
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <sdIncomingDataI+0x26>
 8003e4e:	4b12      	ldr	r3, [pc, #72]	; (8003e98 <sdIncomingDataI+0x68>)
 8003e50:	0018      	movs	r0, r3
 8003e52:	f000 ff5d 	bl	8004d10 <chSysHalt>

  if (iqIsEmptyI(&sdp->iqueue))
 8003e56:	9b01      	ldr	r3, [sp, #4]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d105      	bne.n	8003e6a <sdIncomingDataI+0x3a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8003e5e:	9b01      	ldr	r3, [sp, #4]
 8003e60:	3304      	adds	r3, #4
 8003e62:	2104      	movs	r1, #4
 8003e64:	0018      	movs	r0, r3
 8003e66:	f7ff fe93 	bl	8003b90 <osalEventBroadcastFlagsI.lto_priv.1>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8003e6a:	9b01      	ldr	r3, [sp, #4]
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	001a      	movs	r2, r3
 8003e70:	466b      	mov	r3, sp
 8003e72:	3303      	adds	r3, #3
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	0019      	movs	r1, r3
 8003e78:	0010      	movs	r0, r2
 8003e7a:	f7ff fb41 	bl	8003500 <iqPutI>
 8003e7e:	1e03      	subs	r3, r0, #0
 8003e80:	da07      	bge.n	8003e92 <sdIncomingDataI+0x62>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8003e82:	9b01      	ldr	r3, [sp, #4]
 8003e84:	3304      	adds	r3, #4
 8003e86:	2280      	movs	r2, #128	; 0x80
 8003e88:	0112      	lsls	r2, r2, #4
 8003e8a:	0011      	movs	r1, r2
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f7ff fe7f 	bl	8003b90 <osalEventBroadcastFlagsI.lto_priv.1>
}
 8003e92:	b003      	add	sp, #12
 8003e94:	bd00      	pop	{pc}
 8003e96:	46c0      	nop			; (mov r8, r8)
 8003e98:	0800a684 	.word	0x0800a684
 8003e9c:	00000000 	.word	0x00000000

08003ea0 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	9001      	str	r0, [sp, #4]
 8003ea4:	9100      	str	r1, [sp, #0]

#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
 8003ea6:	4a1b      	ldr	r2, [pc, #108]	; (8003f14 <nvicEnableVector+0x74>)
 8003ea8:	9b01      	ldr	r3, [sp, #4]
 8003eaa:	089b      	lsrs	r3, r3, #2
 8003eac:	33c0      	adds	r3, #192	; 0xc0
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	589b      	ldr	r3, [r3, r2]
 8003eb2:	9a01      	ldr	r2, [sp, #4]
 8003eb4:	2103      	movs	r1, #3
 8003eb6:	400a      	ands	r2, r1
 8003eb8:	00d2      	lsls	r2, r2, #3
 8003eba:	21ff      	movs	r1, #255	; 0xff
 8003ebc:	4091      	lsls	r1, r2
 8003ebe:	000a      	movs	r2, r1
 8003ec0:	43d2      	mvns	r2, r2
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	0011      	movs	r1, r2
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
 8003ec6:	9b00      	ldr	r3, [sp, #0]
 8003ec8:	019a      	lsls	r2, r3, #6
 8003eca:	9b01      	ldr	r3, [sp, #4]
 8003ecc:	2003      	movs	r0, #3
 8003ece:	4003      	ands	r3, r0
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	409a      	lsls	r2, r3
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
 8003ed4:	480f      	ldr	r0, [pc, #60]	; (8003f14 <nvicEnableVector+0x74>)
 8003ed6:	9b01      	ldr	r3, [sp, #4]
 8003ed8:	089b      	lsrs	r3, r3, #2
 8003eda:	430a      	orrs	r2, r1
 8003edc:	33c0      	adds	r3, #192	; 0xc0
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	501a      	str	r2, [r3, r0]
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8003ee2:	9b01      	ldr	r3, [sp, #4]
 8003ee4:	221f      	movs	r2, #31
 8003ee6:	401a      	ands	r2, r3
 8003ee8:	490a      	ldr	r1, [pc, #40]	; (8003f14 <nvicEnableVector+0x74>)
 8003eea:	9b01      	ldr	r3, [sp, #4]
 8003eec:	095b      	lsrs	r3, r3, #5
 8003eee:	2001      	movs	r0, #1
 8003ef0:	4090      	lsls	r0, r2
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	3360      	adds	r3, #96	; 0x60
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	505a      	str	r2, [r3, r1]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8003efa:	9b01      	ldr	r3, [sp, #4]
 8003efc:	221f      	movs	r2, #31
 8003efe:	401a      	ands	r2, r3
 8003f00:	4904      	ldr	r1, [pc, #16]	; (8003f14 <nvicEnableVector+0x74>)
 8003f02:	9b01      	ldr	r3, [sp, #4]
 8003f04:	095b      	lsrs	r3, r3, #5
 8003f06:	2001      	movs	r0, #1
 8003f08:	4090      	lsls	r0, r2
 8003f0a:	0002      	movs	r2, r0
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	505a      	str	r2, [r3, r1]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8003f10:	b002      	add	sp, #8
 8003f12:	4770      	bx	lr
 8003f14:	e000e100 	.word	0xe000e100
	...

08003f20 <VectorAC>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8003f20:	b500      	push	{lr}
 8003f22:	b083      	sub	sp, #12
 8003f24:	4673      	mov	r3, lr

  OSAL_IRQ_PROLOGUE();
 8003f26:	9301      	str	r3, [sp, #4]
 8003f28:	f001 f802 	bl	8004f30 <__dbg_check_enter_isr>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8003f2c:	f001 f828 	bl	8004f80 <__dbg_check_leave_isr>
 8003f30:	9b01      	ldr	r3, [sp, #4]
 8003f32:	0018      	movs	r0, r3
 8003f34:	f003 fcf4 	bl	8007920 <__port_irq_epilogue>
}
 8003f38:	b003      	add	sp, #12
 8003f3a:	bd00      	pop	{pc}
 8003f3c:	0000      	movs	r0, r0
	...

08003f40 <VectorB0>:
/**
 * @brief   USART2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 8003f40:	b500      	push	{lr}
 8003f42:	b083      	sub	sp, #12
 8003f44:	4673      	mov	r3, lr

  OSAL_IRQ_PROLOGUE();
 8003f46:	9301      	str	r3, [sp, #4]
 8003f48:	f000 fff2 	bl	8004f30 <__dbg_check_enter_isr>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART2
  sd_lld_serve_interrupt(&SD2);
 8003f4c:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <VectorB0+0x24>)
 8003f4e:	0018      	movs	r0, r3
 8003f50:	f000 fd56 	bl	8004a00 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART2
  uart_lld_serve_interrupt(&UARTD2);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8003f54:	f001 f814 	bl	8004f80 <__dbg_check_leave_isr>
 8003f58:	9b01      	ldr	r3, [sp, #4]
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f003 fce0 	bl	8007920 <__port_irq_epilogue>
}
 8003f60:	b003      	add	sp, #12
 8003f62:	bd00      	pop	{pc}
 8003f64:	200008d0 	.word	0x200008d0
	...

08003f70 <VectorB4>:
/**
 * @brief   USART3..8 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_8_HANDLER) {
 8003f70:	b500      	push	{lr}
 8003f72:	b083      	sub	sp, #12
 8003f74:	4673      	mov	r3, lr

  OSAL_IRQ_PROLOGUE();
 8003f76:	9301      	str	r3, [sp, #4]
 8003f78:	f000 ffda 	bl	8004f30 <__dbg_check_enter_isr>
#if STM32_UART_USE_UART8
  uart_lld_serve_interrupt(&UARTD8);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8003f7c:	f001 f800 	bl	8004f80 <__dbg_check_leave_isr>
 8003f80:	9b01      	ldr	r3, [sp, #4]
 8003f82:	0018      	movs	r0, r3
 8003f84:	f003 fccc 	bl	8007920 <__port_irq_epilogue>
}
 8003f88:	b003      	add	sp, #12
 8003f8a:	bd00      	pop	{pc}
 8003f8c:	0000      	movs	r0, r0
	...

08003f90 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8003f90:	b510      	push	{r4, lr}

#if HAL_USE_PAL
  nvicEnableVector(EXTI0_1_IRQn, STM32_IRQ_EXTI0_1_PRIORITY);
 8003f92:	2103      	movs	r1, #3
 8003f94:	2005      	movs	r0, #5
 8003f96:	f7ff ff83 	bl	8003ea0 <nvicEnableVector>
  nvicEnableVector(EXTI2_3_IRQn, STM32_IRQ_EXTI2_3_PRIORITY);
 8003f9a:	2103      	movs	r1, #3
 8003f9c:	2006      	movs	r0, #6
 8003f9e:	f7ff ff7f 	bl	8003ea0 <nvicEnableVector>
  nvicEnableVector(EXTI4_15_IRQn, STM32_IRQ_EXTI4_15_PRIORITY);
 8003fa2:	2103      	movs	r1, #3
 8003fa4:	2007      	movs	r0, #7
 8003fa6:	f7ff ff7b 	bl	8003ea0 <nvicEnableVector>
#endif

#if HAL_USE_SERIAL || HAL_USE_UART
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8003faa:	2103      	movs	r1, #3
 8003fac:	201b      	movs	r0, #27
 8003fae:	f7ff ff77 	bl	8003ea0 <nvicEnableVector>
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
 8003fb2:	2103      	movs	r1, #3
 8003fb4:	201c      	movs	r0, #28
 8003fb6:	f7ff ff73 	bl	8003ea0 <nvicEnableVector>
  nvicEnableVector(STM32_USART3_8_NUMBER, STM32_IRQ_USART3_8_PRIORITY);
 8003fba:	2103      	movs	r1, #3
 8003fbc:	201d      	movs	r0, #29
 8003fbe:	f7ff ff6f 	bl	8003ea0 <nvicEnableVector>
#endif
}
 8003fc2:	bd10      	pop	{r4, pc}
	...

08003fd0 <hal_lld_backup_domain_init>:
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 8003fd0:	4b15      	ldr	r3, [pc, #84]	; (8004028 <hal_lld_backup_domain_init+0x58>)
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	4b14      	ldr	r3, [pc, #80]	; (8004028 <hal_lld_backup_domain_init+0x58>)
 8003fd6:	2180      	movs	r1, #128	; 0x80
 8003fd8:	0049      	lsls	r1, r1, #1
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	601a      	str	r2, [r3, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8003fde:	4b13      	ldr	r3, [pc, #76]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 8003fe0:	6a1a      	ldr	r2, [r3, #32]
 8003fe2:	23c0      	movs	r3, #192	; 0xc0
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	401a      	ands	r2, r3
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d006      	beq.n	8003ffe <hal_lld_backup_domain_init+0x2e>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8003ff0:	4b0e      	ldr	r3, [pc, #56]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 8003ff2:	2280      	movs	r2, #128	; 0x80
 8003ff4:	0252      	lsls	r2, r2, #9
 8003ff6:	621a      	str	r2, [r3, #32]
    RCC->BDCR = 0;
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	621a      	str	r2, [r3, #32]
#endif

#if STM32_RTCSEL != STM32_RTCSEL_NOCLOCK
  /* If the backup domain hasn't been initialized yet then proceed with
     initialization.*/
  if ((RCC->BDCR & RCC_BDCR_RTCEN) == 0) {
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 8004000:	6a1a      	ldr	r2, [r3, #32]
 8004002:	2380      	movs	r3, #128	; 0x80
 8004004:	021b      	lsls	r3, r3, #8
 8004006:	4013      	ands	r3, r2
 8004008:	d10d      	bne.n	8004026 <hal_lld_backup_domain_init+0x56>
    /* Selects clock source.*/
    RCC->BDCR |= STM32_RTCSEL;
 800400a:	4b08      	ldr	r3, [pc, #32]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 800400c:	6a1a      	ldr	r2, [r3, #32]
 800400e:	4b07      	ldr	r3, [pc, #28]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 8004010:	2180      	movs	r1, #128	; 0x80
 8004012:	0089      	lsls	r1, r1, #2
 8004014:	430a      	orrs	r2, r1
 8004016:	621a      	str	r2, [r3, #32]

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
 8004018:	4b04      	ldr	r3, [pc, #16]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 800401a:	6a1a      	ldr	r2, [r3, #32]
 800401c:	4b03      	ldr	r3, [pc, #12]	; (800402c <hal_lld_backup_domain_init+0x5c>)
 800401e:	2180      	movs	r1, #128	; 0x80
 8004020:	0209      	lsls	r1, r1, #8
 8004022:	430a      	orrs	r2, r1
 8004024:	621a      	str	r2, [r3, #32]
  }
#endif /* STM32_RTCSEL != STM32_RTCSEL_NOCLOCK */
}
 8004026:	4770      	bx	lr
 8004028:	40007000 	.word	0x40007000
 800402c:	40021000 	.word	0x40021000

08004030 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 8004030:	b510      	push	{r4, lr}

  /* Reset of all peripherals.
     Note, GPIOs are not reset because initialized before this point in
     board files.*/
  rccResetAHB(~STM32_GPIO_EN_MASK);
 8004032:	4b1c      	ldr	r3, [pc, #112]	; (80040a4 <hal_lld_init+0x74>)
 8004034:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004036:	4b1b      	ldr	r3, [pc, #108]	; (80040a4 <hal_lld_init+0x74>)
 8004038:	491b      	ldr	r1, [pc, #108]	; (80040a8 <hal_lld_init+0x78>)
 800403a:	430a      	orrs	r2, r1
 800403c:	629a      	str	r2, [r3, #40]	; 0x28
 800403e:	4b19      	ldr	r3, [pc, #100]	; (80040a4 <hal_lld_init+0x74>)
 8004040:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004042:	4b18      	ldr	r3, [pc, #96]	; (80040a4 <hal_lld_init+0x74>)
 8004044:	22bc      	movs	r2, #188	; 0xbc
 8004046:	03d2      	lsls	r2, r2, #15
 8004048:	400a      	ands	r2, r1
 800404a:	629a      	str	r2, [r3, #40]	; 0x28
 800404c:	4b15      	ldr	r3, [pc, #84]	; (80040a4 <hal_lld_init+0x74>)
 800404e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  rccResetAPB1(0xFFFFFFFF);
 8004050:	4b14      	ldr	r3, [pc, #80]	; (80040a4 <hal_lld_init+0x74>)
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	4b13      	ldr	r3, [pc, #76]	; (80040a4 <hal_lld_init+0x74>)
 8004056:	2201      	movs	r2, #1
 8004058:	4252      	negs	r2, r2
 800405a:	611a      	str	r2, [r3, #16]
 800405c:	4b11      	ldr	r3, [pc, #68]	; (80040a4 <hal_lld_init+0x74>)
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	4b10      	ldr	r3, [pc, #64]	; (80040a4 <hal_lld_init+0x74>)
 8004062:	2200      	movs	r2, #0
 8004064:	611a      	str	r2, [r3, #16]
 8004066:	4b0f      	ldr	r3, [pc, #60]	; (80040a4 <hal_lld_init+0x74>)
 8004068:	691b      	ldr	r3, [r3, #16]
  rccResetAPB2(~RCC_APB2RSTR_DBGMCURST);
 800406a:	4b0e      	ldr	r3, [pc, #56]	; (80040a4 <hal_lld_init+0x74>)
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	4b0d      	ldr	r3, [pc, #52]	; (80040a4 <hal_lld_init+0x74>)
 8004070:	490e      	ldr	r1, [pc, #56]	; (80040ac <hal_lld_init+0x7c>)
 8004072:	430a      	orrs	r2, r1
 8004074:	60da      	str	r2, [r3, #12]
 8004076:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <hal_lld_init+0x74>)
 8004078:	68d9      	ldr	r1, [r3, #12]
 800407a:	4b0a      	ldr	r3, [pc, #40]	; (80040a4 <hal_lld_init+0x74>)
 800407c:	2280      	movs	r2, #128	; 0x80
 800407e:	03d2      	lsls	r2, r2, #15
 8004080:	400a      	ands	r2, r1
 8004082:	60da      	str	r2, [r3, #12]
 8004084:	4b07      	ldr	r3, [pc, #28]	; (80040a4 <hal_lld_init+0x74>)
 8004086:	68db      	ldr	r3, [r3, #12]

  /* PWR clock enabled.*/
  rccEnablePWRInterface(true);
 8004088:	4b06      	ldr	r3, [pc, #24]	; (80040a4 <hal_lld_init+0x74>)
 800408a:	69da      	ldr	r2, [r3, #28]
 800408c:	4b05      	ldr	r3, [pc, #20]	; (80040a4 <hal_lld_init+0x74>)
 800408e:	2180      	movs	r1, #128	; 0x80
 8004090:	0549      	lsls	r1, r1, #21
 8004092:	430a      	orrs	r2, r1
 8004094:	61da      	str	r2, [r3, #28]
 8004096:	4b03      	ldr	r3, [pc, #12]	; (80040a4 <hal_lld_init+0x74>)
 8004098:	69db      	ldr	r3, [r3, #28]

  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();
 800409a:	f7ff ff99 	bl	8003fd0 <hal_lld_backup_domain_init>
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 800409e:	f7ff ff77 	bl	8003f90 <irqInit>

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 80040a2:	bd10      	pop	{r4, pc}
 80040a4:	40021000 	.word	0x40021000
 80040a8:	ffa1ffff 	.word	0xffa1ffff
 80040ac:	ffbfffff 	.word	0xffbfffff

080040b0 <stm32_clock_init>:
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80040b0:	4b34      	ldr	r3, [pc, #208]	; (8004184 <stm32_clock_init+0xd4>)
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <stm32_clock_init+0xd4>)
 80040b6:	2101      	movs	r1, #1
 80040b8:	430a      	orrs	r2, r1
 80040ba:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80040bc:	4b31      	ldr	r3, [pc, #196]	; (8004184 <stm32_clock_init+0xd4>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2202      	movs	r2, #2
 80040c2:	4013      	ands	r3, r2
 80040c4:	d0fa      	beq.n	80040bc <stm32_clock_init+0xc>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 80040c6:	4b2f      	ldr	r3, [pc, #188]	; (8004184 <stm32_clock_init+0xd4>)
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	4b2e      	ldr	r3, [pc, #184]	; (8004184 <stm32_clock_init+0xd4>)
 80040cc:	2103      	movs	r1, #3
 80040ce:	438a      	bics	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80040d2:	4b2c      	ldr	r3, [pc, #176]	; (8004184 <stm32_clock_init+0xd4>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	220c      	movs	r2, #12
 80040d8:	4013      	ands	r3, r2
 80040da:	d1fa      	bne.n	80040d2 <stm32_clock_init+0x22>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 80040dc:	4b29      	ldr	r3, [pc, #164]	; (8004184 <stm32_clock_init+0xd4>)
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	4b28      	ldr	r3, [pc, #160]	; (8004184 <stm32_clock_init+0xd4>)
 80040e2:	21f9      	movs	r1, #249	; 0xf9
 80040e4:	400a      	ands	r2, r1
 80040e6:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 80040e8:	4b26      	ldr	r3, [pc, #152]	; (8004184 <stm32_clock_init+0xd4>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	605a      	str	r2, [r3, #4]
    ;                                       /* Waits until HSE is stable.   */
#endif

#if STM32_HSI14_ENABLED
  /* HSI14 activation.*/
  RCC->CR2 |= RCC_CR2_HSI14ON;
 80040ee:	4b25      	ldr	r3, [pc, #148]	; (8004184 <stm32_clock_init+0xd4>)
 80040f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040f2:	4b24      	ldr	r3, [pc, #144]	; (8004184 <stm32_clock_init+0xd4>)
 80040f4:	2101      	movs	r1, #1
 80040f6:	430a      	orrs	r2, r1
 80040f8:	635a      	str	r2, [r3, #52]	; 0x34
  while (!(RCC->CR2 & RCC_CR2_HSI14RDY))
 80040fa:	4b22      	ldr	r3, [pc, #136]	; (8004184 <stm32_clock_init+0xd4>)
 80040fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040fe:	2202      	movs	r2, #2
 8004100:	4013      	ands	r3, r2
 8004102:	d0fa      	beq.n	80040fa <stm32_clock_init+0x4a>
    ;                                       /* Waits until HSI48 is stable. */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 8004104:	4b1f      	ldr	r3, [pc, #124]	; (8004184 <stm32_clock_init+0xd4>)
 8004106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004108:	4b1e      	ldr	r3, [pc, #120]	; (8004184 <stm32_clock_init+0xd4>)
 800410a:	2101      	movs	r1, #1
 800410c:	430a      	orrs	r2, r1
 800410e:	625a      	str	r2, [r3, #36]	; 0x24
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 8004110:	4b1c      	ldr	r3, [pc, #112]	; (8004184 <stm32_clock_init+0xd4>)
 8004112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004114:	2202      	movs	r2, #2
 8004116:	4013      	ands	r3, r2
 8004118:	d0fa      	beq.n	8004110 <stm32_clock_init+0x60>
    ;                                       /* Waits until LSI is stable.   */
#endif

  /* Clock settings.*/
  /* CFGR2 must be configured first since CFGR value could change CFGR2 */
  RCC->CFGR2 = STM32_PREDIV;
 800411a:	4b1a      	ldr	r3, [pc, #104]	; (8004184 <stm32_clock_init+0xd4>)
 800411c:	2200      	movs	r2, #0
 800411e:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR  = STM32_PLLNODIV | STM32_MCOPRE | STM32_MCOSEL | STM32_PLLMUL |
 8004120:	4b18      	ldr	r3, [pc, #96]	; (8004184 <stm32_clock_init+0xd4>)
 8004122:	22a0      	movs	r2, #160	; 0xa0
 8004124:	0392      	lsls	r2, r2, #14
 8004126:	605a      	str	r2, [r3, #4]
               STM32_PLLSRC   | STM32_PPRE   | STM32_HPRE |
               ((STM32_PREDIV & STM32_PLLXTPRE_MASK) << STM32_PLLXTPRE_OFFSET);
#if STM32_CECSW == STM32_CECSW_OFF
  RCC->CFGR3 = STM32_USBSW  | STM32_I2C1SW | STM32_USART1SW;
#else
  RCC->CFGR3 = STM32_USBSW  | STM32_CECSW  | STM32_I2C1SW | STM32_USART1SW;
 8004128:	4b16      	ldr	r3, [pc, #88]	; (8004184 <stm32_clock_init+0xd4>)
 800412a:	2200      	movs	r2, #0
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->CR   |= RCC_CR_PLLON;
 800412e:	4b15      	ldr	r3, [pc, #84]	; (8004184 <stm32_clock_init+0xd4>)
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	4b14      	ldr	r3, [pc, #80]	; (8004184 <stm32_clock_init+0xd4>)
 8004134:	2180      	movs	r1, #128	; 0x80
 8004136:	0449      	lsls	r1, r1, #17
 8004138:	430a      	orrs	r2, r1
 800413a:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800413c:	4b11      	ldr	r3, [pc, #68]	; (8004184 <stm32_clock_init+0xd4>)
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	2380      	movs	r3, #128	; 0x80
 8004142:	049b      	lsls	r3, r3, #18
 8004144:	4013      	ands	r3, r2
 8004146:	d0f9      	beq.n	800413c <stm32_clock_init+0x8c>
    ;                                       /* Waits until PLL is stable.   */
#endif

  /* Flash setup and final clock selection.   */
  FLASH->ACR = STM32_FLASHBITS;
 8004148:	4b0f      	ldr	r3, [pc, #60]	; (8004188 <stm32_clock_init+0xd8>)
 800414a:	2211      	movs	r2, #17
 800414c:	601a      	str	r2, [r3, #0]
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
 800414e:	4b0e      	ldr	r3, [pc, #56]	; (8004188 <stm32_clock_init+0xd8>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2201      	movs	r2, #1
 8004154:	4013      	ands	r3, r2
 8004156:	2b01      	cmp	r3, #1
 8004158:	d1f9      	bne.n	800414e <stm32_clock_init+0x9e>
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  /* Switches clock source.*/
  RCC->CFGR |= STM32_SW;
 800415a:	4b0a      	ldr	r3, [pc, #40]	; (8004184 <stm32_clock_init+0xd4>)
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	4b09      	ldr	r3, [pc, #36]	; (8004184 <stm32_clock_init+0xd4>)
 8004160:	2102      	movs	r1, #2
 8004162:	430a      	orrs	r2, r1
 8004164:	605a      	str	r2, [r3, #4]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 8004166:	4b07      	ldr	r3, [pc, #28]	; (8004184 <stm32_clock_init+0xd4>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	220c      	movs	r2, #12
 800416c:	4013      	ands	r3, r2
 800416e:	2b08      	cmp	r3, #8
 8004170:	d1f9      	bne.n	8004166 <stm32_clock_init+0xb6>
    ;                                       /* Waits selection complete.    */
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
 8004172:	4b04      	ldr	r3, [pc, #16]	; (8004184 <stm32_clock_init+0xd4>)
 8004174:	699a      	ldr	r2, [r3, #24]
 8004176:	4b03      	ldr	r3, [pc, #12]	; (8004184 <stm32_clock_init+0xd4>)
 8004178:	2101      	movs	r1, #1
 800417a:	430a      	orrs	r2, r1
 800417c:	619a      	str	r2, [r3, #24]
 800417e:	4b01      	ldr	r3, [pc, #4]	; (8004184 <stm32_clock_init+0xd4>)
 8004180:	699b      	ldr	r3, [r3, #24]
#endif /* !STM32_NO_INIT */
}
 8004182:	4770      	bx	lr
 8004184:	40021000 	.word	0x40021000
 8004188:	40022000 	.word	0x40022000
 800418c:	00000000 	.word	0x00000000

08004190 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8004190:	4770      	bx	lr
 8004192:	46c0      	nop			; (mov r8, r8)
	...

080041a0 <port_lock.lto_priv.4>:
  __ASM volatile ("cpsid i" : : : "memory");
 80041a0:	b672      	cpsid	i
}
 80041a2:	4770      	bx	lr
	...

080041b0 <port_unlock.lto_priv.4>:
  __ASM volatile ("cpsie i" : : : "memory");
 80041b0:	b662      	cpsie	i
}
 80041b2:	4770      	bx	lr
	...

080041c0 <port_lock_from_isr.lto_priv.0>:
/**
 * @brief   Kernel-lock action from an interrupt handler.
 * @details In this port this function disables interrupts globally.
 * @note    Same as @p port_lock() in this port.
 */
static inline void port_lock_from_isr(void) {
 80041c0:	b510      	push	{r4, lr}

  port_lock();
 80041c2:	f7ff ffed 	bl	80041a0 <port_lock.lto_priv.4>
}
 80041c6:	bd10      	pop	{r4, pc}
	...

080041d0 <port_unlock_from_isr.lto_priv.0>:
/**
 * @brief   Kernel-unlock action from an interrupt handler.
 * @details In this port this function enables interrupts globally.
 * @note    Same as @p port_lock() in this port.
 */
static inline void port_unlock_from_isr(void) {
 80041d0:	b510      	push	{r4, lr}

  port_unlock();
 80041d2:	f7ff ffed 	bl	80041b0 <port_unlock.lto_priv.4>
}
 80041d6:	bd10      	pop	{r4, pc}
	...

080041e0 <chSysLockFromISR.lto_priv.0>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 80041e0:	b510      	push	{r4, lr}

  port_lock_from_isr();
 80041e2:	f7ff ffed 	bl	80041c0 <port_lock_from_isr.lto_priv.0>
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
 80041e6:	f000 fe53 	bl	8004e90 <__dbg_check_lock_from_isr>
}
 80041ea:	bd10      	pop	{r4, pc}
 80041ec:	0000      	movs	r0, r0
	...

080041f0 <chSysUnlockFromISR.lto_priv.0>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 80041f0:	b510      	push	{r4, lr}

  __dbg_check_unlock_from_isr();
 80041f2:	f000 fe75 	bl	8004ee0 <__dbg_check_unlock_from_isr>
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
 80041f6:	f7ff ffeb 	bl	80041d0 <port_unlock_from_isr.lto_priv.0>
}
 80041fa:	bd10      	pop	{r4, pc}
 80041fc:	0000      	movs	r0, r0
	...

08004200 <osalSysLockFromISR.lto_priv.0>:
static inline void osalSysLockFromISR(void) {
 8004200:	b510      	push	{r4, lr}
  chSysLockFromISR();
 8004202:	f7ff ffed 	bl	80041e0 <chSysLockFromISR.lto_priv.0>
}
 8004206:	bd10      	pop	{r4, pc}
	...

08004210 <osalSysUnlockFromISR.lto_priv.0>:
static inline void osalSysUnlockFromISR(void) {
 8004210:	b510      	push	{r4, lr}
  chSysUnlockFromISR();
 8004212:	f7ff ffed 	bl	80041f0 <chSysUnlockFromISR.lto_priv.0>
}
 8004216:	bd10      	pop	{r4, pc}
	...

08004220 <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 8004220:	b510      	push	{r4, lr}
  chSysTimerHandlerI();
 8004222:	f000 fdad 	bl	8004d80 <chSysTimerHandlerI>
}
 8004226:	bd10      	pop	{r4, pc}
	...

08004230 <Vector80>:
/**
 * @brief   Interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(ST_HANDLER) {
 8004230:	b500      	push	{lr}
 8004232:	b083      	sub	sp, #12
 8004234:	4673      	mov	r3, lr

  OSAL_IRQ_PROLOGUE();
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	f000 fe7a 	bl	8004f30 <__dbg_check_enter_isr>

  st_lld_serve_interrupt();
 800423c:	f000 f840 	bl	80042c0 <st_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004240:	f000 fe9e 	bl	8004f80 <__dbg_check_leave_isr>
 8004244:	9b01      	ldr	r3, [sp, #4]
 8004246:	0018      	movs	r0, r3
 8004248:	f003 fb6a 	bl	8007920 <__port_irq_epilogue>
}
 800424c:	b003      	add	sp, #12
 800424e:	bd00      	pop	{pc}

08004250 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8004250:	b510      	push	{r4, lr}
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 8004252:	4b15      	ldr	r3, [pc, #84]	; (80042a8 <st_lld_init+0x58>)
 8004254:	69da      	ldr	r2, [r3, #28]
 8004256:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <st_lld_init+0x58>)
 8004258:	2102      	movs	r1, #2
 800425a:	430a      	orrs	r2, r1
 800425c:	61da      	str	r2, [r3, #28]
 800425e:	4b12      	ldr	r3, [pc, #72]	; (80042a8 <st_lld_init+0x58>)
 8004260:	69db      	ldr	r3, [r3, #28]

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8004262:	4b12      	ldr	r3, [pc, #72]	; (80042ac <st_lld_init+0x5c>)
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	4b11      	ldr	r3, [pc, #68]	; (80042ac <st_lld_init+0x5c>)
 8004268:	2102      	movs	r1, #2
 800426a:	430a      	orrs	r2, r1
 800426c:	609a      	str	r2, [r3, #8]

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 800426e:	4b10      	ldr	r3, [pc, #64]	; (80042b0 <st_lld_init+0x60>)
 8004270:	4a10      	ldr	r2, [pc, #64]	; (80042b4 <st_lld_init+0x64>)
 8004272:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8004274:	4b0e      	ldr	r3, [pc, #56]	; (80042b0 <st_lld_init+0x60>)
 8004276:	4a10      	ldr	r2, [pc, #64]	; (80042b8 <st_lld_init+0x68>)
 8004278:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 800427a:	4b0d      	ldr	r3, [pc, #52]	; (80042b0 <st_lld_init+0x60>)
 800427c:	2200      	movs	r2, #0
 800427e:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <st_lld_init+0x60>)
 8004282:	2200      	movs	r2, #0
 8004284:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8004286:	4b0a      	ldr	r3, [pc, #40]	; (80042b0 <st_lld_init+0x60>)
 8004288:	2200      	movs	r2, #0
 800428a:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 800428c:	4b08      	ldr	r3, [pc, #32]	; (80042b0 <st_lld_init+0x60>)
 800428e:	2200      	movs	r2, #0
 8004290:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8004292:	4b07      	ldr	r3, [pc, #28]	; (80042b0 <st_lld_init+0x60>)
 8004294:	2201      	movs	r2, #1
 8004296:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8004298:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <st_lld_init+0x60>)
 800429a:	2201      	movs	r2, #1
 800429c:	601a      	str	r2, [r3, #0]

#if !defined(STM32_SYSTICK_SUPPRESS_ISR)
  /* IRQ enabled.*/
  nvicEnableVector(ST_NUMBER, STM32_ST_IRQ_PRIORITY);
 800429e:	2102      	movs	r1, #2
 80042a0:	2010      	movs	r0, #16
 80042a2:	f7ff fdfd 	bl	8003ea0 <nvicEnableVector>
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 80042a6:	bd10      	pop	{r4, pc}
 80042a8:	40021000 	.word	0x40021000
 80042ac:	40015800 	.word	0x40015800
 80042b0:	40000400 	.word	0x40000400
 80042b4:	000012bf 	.word	0x000012bf
 80042b8:	0000ffff 	.word	0x0000ffff
 80042bc:	00000000 	.word	0x00000000

080042c0 <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 80042c0:	b500      	push	{lr}
 80042c2:	b083      	sub	sp, #12
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 80042c4:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <st_lld_serve_interrupt+0x3c>)
 80042c6:	9301      	str	r3, [sp, #4]

  sr  = timp->SR;
 80042c8:	9b01      	ldr	r3, [sp, #4]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	9300      	str	r3, [sp, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80042ce:	9b01      	ldr	r3, [sp, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	22ff      	movs	r2, #255	; 0xff
 80042d4:	401a      	ands	r2, r3
 80042d6:	9b00      	ldr	r3, [sp, #0]
 80042d8:	4013      	ands	r3, r2
 80042da:	9300      	str	r3, [sp, #0]
  timp->SR = ~sr;
 80042dc:	9b00      	ldr	r3, [sp, #0]
 80042de:	43da      	mvns	r2, r3
 80042e0:	9b01      	ldr	r3, [sp, #4]
 80042e2:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 80042e4:	9b00      	ldr	r3, [sp, #0]
 80042e6:	2202      	movs	r2, #2
 80042e8:	4013      	ands	r3, r2
 80042ea:	d005      	beq.n	80042f8 <st_lld_serve_interrupt+0x38>
#endif
  {
    osalSysLockFromISR();
 80042ec:	f7ff ff88 	bl	8004200 <osalSysLockFromISR.lto_priv.0>
    osalOsTimerHandlerI();
 80042f0:	f7ff ff96 	bl	8004220 <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 80042f4:	f7ff ff8c 	bl	8004210 <osalSysUnlockFromISR.lto_priv.0>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80042f8:	b003      	add	sp, #12
 80042fa:	bd00      	pop	{pc}
 80042fc:	40000400 	.word	0x40000400

08004300 <Vector74>:
 *          pointer is not equal to @p NULL in order to not perform an extra
 *          check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_UP_HANDLER) {
 8004300:	b500      	push	{lr}
 8004302:	b083      	sub	sp, #12
 8004304:	4673      	mov	r3, lr

  OSAL_IRQ_PROLOGUE();
 8004306:	9301      	str	r3, [sp, #4]
 8004308:	f000 fe12 	bl	8004f30 <__dbg_check_enter_isr>

  pwm_lld_serve_interrupt(&PWMD1);
 800430c:	4b05      	ldr	r3, [pc, #20]	; (8004324 <Vector74+0x24>)
 800430e:	0018      	movs	r0, r3
 8004310:	f000 f9a6 	bl	8004660 <pwm_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004314:	f000 fe34 	bl	8004f80 <__dbg_check_leave_isr>
 8004318:	9b01      	ldr	r3, [sp, #4]
 800431a:	0018      	movs	r0, r3
 800431c:	f003 fb00 	bl	8007920 <__port_irq_epilogue>
}
 8004320:	b003      	add	sp, #12
 8004322:	bd00      	pop	{pc}
 8004324:	200008b0 	.word	0x200008b0
	...

08004330 <Vector78>:
 *          associated callback pointer is not equal to @p NULL in order to not
 *          perform an extra check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_CC_HANDLER) {
 8004330:	b500      	push	{lr}
 8004332:	b083      	sub	sp, #12
 8004334:	4673      	mov	r3, lr

  OSAL_IRQ_PROLOGUE();
 8004336:	9301      	str	r3, [sp, #4]
 8004338:	f000 fdfa 	bl	8004f30 <__dbg_check_enter_isr>

  pwm_lld_serve_interrupt(&PWMD1);
 800433c:	4b05      	ldr	r3, [pc, #20]	; (8004354 <Vector78+0x24>)
 800433e:	0018      	movs	r0, r3
 8004340:	f000 f98e 	bl	8004660 <pwm_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004344:	f000 fe1c 	bl	8004f80 <__dbg_check_leave_isr>
 8004348:	9b01      	ldr	r3, [sp, #4]
 800434a:	0018      	movs	r0, r3
 800434c:	f003 fae8 	bl	8007920 <__port_irq_epilogue>
}
 8004350:	b003      	add	sp, #12
 8004352:	bd00      	pop	{pc}
 8004354:	200008b0 	.word	0x200008b0
	...

08004360 <pwm_lld_init>:
/**
 * @brief   Low level PWM driver initialization.
 *
 * @notapi
 */
void pwm_lld_init(void) {
 8004360:	b510      	push	{r4, lr}

#if STM32_PWM_USE_TIM1
  /* Driver initialization.*/
  pwmObjectInit(&PWMD1);
 8004362:	4b07      	ldr	r3, [pc, #28]	; (8004380 <pwm_lld_init+0x20>)
 8004364:	0018      	movs	r0, r3
 8004366:	f7ff fb0b 	bl	8003980 <pwmObjectInit>
  PWMD1.channels = STM32_TIM1_CHANNELS;
 800436a:	4b05      	ldr	r3, [pc, #20]	; (8004380 <pwm_lld_init+0x20>)
 800436c:	2204      	movs	r2, #4
 800436e:	741a      	strb	r2, [r3, #16]
  PWMD1.tim = STM32_TIM1;
 8004370:	4b03      	ldr	r3, [pc, #12]	; (8004380 <pwm_lld_init+0x20>)
 8004372:	4a04      	ldr	r2, [pc, #16]	; (8004384 <pwm_lld_init+0x24>)
 8004374:	61da      	str	r2, [r3, #28]
  PWMD1.has_bdtr = true;
 8004376:	4b02      	ldr	r3, [pc, #8]	; (8004380 <pwm_lld_init+0x20>)
 8004378:	2201      	movs	r2, #1
 800437a:	761a      	strb	r2, [r3, #24]
  pwmObjectInit(&PWMD22);
  PWMD22.channels = STM32_TIM22_CHANNELS;
  PWMD22.tim = STM32_TIM22;
  PWMD22.has_bdtr = false;
#endif
}
 800437c:	bd10      	pop	{r4, pc}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	200008b0 	.word	0x200008b0
 8004384:	40012c00 	.word	0x40012c00
	...

08004390 <pwm_lld_start>:
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_start(PWMDriver *pwmp) {
 8004390:	b500      	push	{lr}
 8004392:	b085      	sub	sp, #20
 8004394:	9001      	str	r0, [sp, #4]
  uint32_t psc;
  uint32_t ccer;

  if (pwmp->state == PWM_STOP) {
 8004396:	9b01      	ldr	r3, [sp, #4]
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d12f      	bne.n	80043fe <pwm_lld_start+0x6e>
    /* Clock activation and timer reset.*/
#if STM32_PWM_USE_TIM1
    if (&PWMD1 == pwmp) {
 800439e:	9a01      	ldr	r2, [sp, #4]
 80043a0:	4b9d      	ldr	r3, [pc, #628]	; (8004618 <pwm_lld_start+0x288>)
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d122      	bne.n	80043ec <pwm_lld_start+0x5c>
      rccEnableTIM1(true);
 80043a6:	4b9d      	ldr	r3, [pc, #628]	; (800461c <pwm_lld_start+0x28c>)
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	4b9c      	ldr	r3, [pc, #624]	; (800461c <pwm_lld_start+0x28c>)
 80043ac:	2180      	movs	r1, #128	; 0x80
 80043ae:	0109      	lsls	r1, r1, #4
 80043b0:	430a      	orrs	r2, r1
 80043b2:	619a      	str	r2, [r3, #24]
 80043b4:	4b99      	ldr	r3, [pc, #612]	; (800461c <pwm_lld_start+0x28c>)
 80043b6:	699b      	ldr	r3, [r3, #24]
      rccResetTIM1();
 80043b8:	4b98      	ldr	r3, [pc, #608]	; (800461c <pwm_lld_start+0x28c>)
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	4b97      	ldr	r3, [pc, #604]	; (800461c <pwm_lld_start+0x28c>)
 80043be:	2180      	movs	r1, #128	; 0x80
 80043c0:	0109      	lsls	r1, r1, #4
 80043c2:	430a      	orrs	r2, r1
 80043c4:	60da      	str	r2, [r3, #12]
 80043c6:	4b95      	ldr	r3, [pc, #596]	; (800461c <pwm_lld_start+0x28c>)
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	4b94      	ldr	r3, [pc, #592]	; (800461c <pwm_lld_start+0x28c>)
 80043cc:	4994      	ldr	r1, [pc, #592]	; (8004620 <pwm_lld_start+0x290>)
 80043ce:	400a      	ands	r2, r1
 80043d0:	60da      	str	r2, [r3, #12]
 80043d2:	4b92      	ldr	r3, [pc, #584]	; (800461c <pwm_lld_start+0x28c>)
 80043d4:	68db      	ldr	r3, [r3, #12]
#if !defined(STM32_TIM1_SUPPRESS_ISR)
      nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_PWM_TIM1_IRQ_PRIORITY);
 80043d6:	2103      	movs	r1, #3
 80043d8:	200d      	movs	r0, #13
 80043da:	f7ff fd61 	bl	8003ea0 <nvicEnableVector>
      nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_PWM_TIM1_IRQ_PRIORITY);
 80043de:	2103      	movs	r1, #3
 80043e0:	200e      	movs	r0, #14
 80043e2:	f7ff fd5d 	bl	8003ea0 <nvicEnableVector>
#endif
#if defined(STM32_TIM1CLK)
      pwmp->clock = STM32_TIM1CLK;
#else
      pwmp->clock = STM32_TIMCLK2;
 80043e6:	9b01      	ldr	r3, [sp, #4]
 80043e8:	4a8e      	ldr	r2, [pc, #568]	; (8004624 <pwm_lld_start+0x294>)
 80043ea:	615a      	str	r2, [r3, #20]
    }
#endif

    /* All channels configured in PWM1 mode with preload enabled and will
       stay that way until the driver is stopped.*/
    pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 80043ec:	9b01      	ldr	r3, [sp, #4]
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	4a8d      	ldr	r2, [pc, #564]	; (8004628 <pwm_lld_start+0x298>)
 80043f2:	619a      	str	r2, [r3, #24]
                       STM32_TIM_CCMR1_OC2M(6) | STM32_TIM_CCMR1_OC2PE;
    pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
 80043f4:	9b01      	ldr	r3, [sp, #4]
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	4a8b      	ldr	r2, [pc, #556]	; (8004628 <pwm_lld_start+0x298>)
 80043fa:	61da      	str	r2, [r3, #28]
 80043fc:	e017      	b.n	800442e <pwm_lld_start+0x9e>
                       STM32_TIM_CCMR3_OC6M(6) | STM32_TIM_CCMR3_OC6PE;
#endif
  }
  else {
    /* Driver re-configuration scenario, it must be stopped first.*/
    pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
 80043fe:	9b01      	ldr	r3, [sp, #4]
 8004400:	69db      	ldr	r3, [r3, #28]
 8004402:	2200      	movs	r2, #0
 8004404:	601a      	str	r2, [r3, #0]
    pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 8004406:	9b01      	ldr	r3, [sp, #4]
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	2200      	movs	r2, #0
 800440c:	635a      	str	r2, [r3, #52]	; 0x34
    pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 800440e:	9b01      	ldr	r3, [sp, #4]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	2200      	movs	r2, #0
 8004414:	639a      	str	r2, [r3, #56]	; 0x38
    pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 8004416:	9b01      	ldr	r3, [sp, #4]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	2200      	movs	r2, #0
 800441c:	63da      	str	r2, [r3, #60]	; 0x3c
    pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 800441e:	9b01      	ldr	r3, [sp, #4]
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	2200      	movs	r2, #0
 8004424:	641a      	str	r2, [r3, #64]	; 0x40
    if (pwmp->channels > 4) {
      pwmp->tim->CCXR[0] = 0;               /* Comparator 5 disabled.       */
      pwmp->tim->CCXR[1] = 0;               /* Comparator 6 disabled.       */
    }
#endif
    pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
 8004426:	9b01      	ldr	r3, [sp, #4]
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	2200      	movs	r2, #0
 800442c:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Timer configuration.*/
  psc = (pwmp->clock / pwmp->config->frequency) - 1;
 800442e:	9b01      	ldr	r3, [sp, #4]
 8004430:	695a      	ldr	r2, [r3, #20]
 8004432:	9b01      	ldr	r3, [sp, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	0019      	movs	r1, r3
 800443a:	0010      	movs	r0, r2
 800443c:	f7fe fac2 	bl	80029c4 <__udivsi3>
 8004440:	0003      	movs	r3, r0
 8004442:	3b01      	subs	r3, #1
 8004444:	9302      	str	r3, [sp, #8]
  osalDbgAssert((psc <= 0xFFFF) &&
 8004446:	9902      	ldr	r1, [sp, #8]
 8004448:	2380      	movs	r3, #128	; 0x80
 800444a:	025a      	lsls	r2, r3, #9
 800444c:	2300      	movs	r3, #0
 800444e:	4291      	cmp	r1, r2
 8004450:	415b      	adcs	r3, r3
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10d      	bne.n	8004474 <pwm_lld_start+0xe4>
 8004458:	9b02      	ldr	r3, [sp, #8]
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	9b01      	ldr	r3, [sp, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	435a      	muls	r2, r3
 8004464:	9b01      	ldr	r3, [sp, #4]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	1e5a      	subs	r2, r3, #1
 800446c:	4193      	sbcs	r3, r2
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <pwm_lld_start+0xec>
 8004474:	4b6d      	ldr	r3, [pc, #436]	; (800462c <pwm_lld_start+0x29c>)
 8004476:	0018      	movs	r0, r3
 8004478:	f000 fc4a 	bl	8004d10 <chSysHalt>
                ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
                "invalid frequency");
  pwmp->tim->PSC  = psc;
 800447c:	9b01      	ldr	r3, [sp, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	9a02      	ldr	r2, [sp, #8]
 8004482:	629a      	str	r2, [r3, #40]	; 0x28
  pwmp->tim->ARR  = pwmp->period - 1;
 8004484:	9b01      	ldr	r3, [sp, #4]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	9b01      	ldr	r3, [sp, #4]
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	3a01      	subs	r2, #1
 800448e:	62da      	str	r2, [r3, #44]	; 0x2c
  pwmp->tim->CR2  = pwmp->config->cr2;
 8004490:	9b01      	ldr	r3, [sp, #4]
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	9b01      	ldr	r3, [sp, #4]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800449a:	605a      	str	r2, [r3, #4]

  /* Output enables and polarities setup.*/
  ccer = 0;
 800449c:	2300      	movs	r3, #0
 800449e:	9303      	str	r3, [sp, #12]
  switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 80044a0:	9b01      	ldr	r3, [sp, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	220f      	movs	r2, #15
 80044a8:	4013      	ands	r3, r2
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d005      	beq.n	80044ba <pwm_lld_start+0x12a>
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d107      	bne.n	80044c2 <pwm_lld_start+0x132>
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC1P;
 80044b2:	9b03      	ldr	r3, [sp, #12]
 80044b4:	2202      	movs	r2, #2
 80044b6:	4313      	orrs	r3, r2
 80044b8:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC1E;
 80044ba:	9b03      	ldr	r3, [sp, #12]
 80044bc:	2201      	movs	r2, #1
 80044be:	4313      	orrs	r3, r2
 80044c0:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  default:
    ;
  }
  switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
 80044c2:	9b01      	ldr	r3, [sp, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	220f      	movs	r2, #15
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d005      	beq.n	80044dc <pwm_lld_start+0x14c>
 80044d0:	2b02      	cmp	r3, #2
 80044d2:	d107      	bne.n	80044e4 <pwm_lld_start+0x154>
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC2P;
 80044d4:	9b03      	ldr	r3, [sp, #12]
 80044d6:	2220      	movs	r2, #32
 80044d8:	4313      	orrs	r3, r2
 80044da:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC2E;
 80044dc:	9b03      	ldr	r3, [sp, #12]
 80044de:	2210      	movs	r2, #16
 80044e0:	4313      	orrs	r3, r2
 80044e2:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  default:
    ;
  }
  switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
 80044e4:	9b01      	ldr	r3, [sp, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	220f      	movs	r2, #15
 80044ec:	4013      	ands	r3, r2
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d006      	beq.n	8004500 <pwm_lld_start+0x170>
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d109      	bne.n	800450a <pwm_lld_start+0x17a>
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC3P;
 80044f6:	9b03      	ldr	r3, [sp, #12]
 80044f8:	2280      	movs	r2, #128	; 0x80
 80044fa:	0092      	lsls	r2, r2, #2
 80044fc:	4313      	orrs	r3, r2
 80044fe:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC3E;
 8004500:	9b03      	ldr	r3, [sp, #12]
 8004502:	2280      	movs	r2, #128	; 0x80
 8004504:	0052      	lsls	r2, r2, #1
 8004506:	4313      	orrs	r3, r2
 8004508:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  default:
    ;
  }
  switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 800450a:	9b01      	ldr	r3, [sp, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	220f      	movs	r2, #15
 8004512:	4013      	ands	r3, r2
 8004514:	2b01      	cmp	r3, #1
 8004516:	d006      	beq.n	8004526 <pwm_lld_start+0x196>
 8004518:	2b02      	cmp	r3, #2
 800451a:	d109      	bne.n	8004530 <pwm_lld_start+0x1a0>
  case PWM_OUTPUT_ACTIVE_LOW:
    ccer |= STM32_TIM_CCER_CC4P;
 800451c:	9b03      	ldr	r3, [sp, #12]
 800451e:	2280      	movs	r2, #128	; 0x80
 8004520:	0192      	lsls	r2, r2, #6
 8004522:	4313      	orrs	r3, r2
 8004524:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  case PWM_OUTPUT_ACTIVE_HIGH:
    ccer |= STM32_TIM_CCER_CC4E;
 8004526:	9b03      	ldr	r3, [sp, #12]
 8004528:	2280      	movs	r2, #128	; 0x80
 800452a:	0152      	lsls	r2, r2, #5
 800452c:	4313      	orrs	r3, r2
 800452e:	9303      	str	r3, [sp, #12]
    /* Falls through.*/
  default:
    ;
  }
  if (pwmp->has_bdtr) {
 8004530:	9b01      	ldr	r3, [sp, #4]
 8004532:	7e1b      	ldrb	r3, [r3, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d047      	beq.n	80045c8 <pwm_lld_start+0x238>
    switch (pwmp->config->channels[0].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 8004538:	9b01      	ldr	r3, [sp, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	22f0      	movs	r2, #240	; 0xf0
 8004540:	4013      	ands	r3, r2
 8004542:	2b10      	cmp	r3, #16
 8004544:	d005      	beq.n	8004552 <pwm_lld_start+0x1c2>
 8004546:	2b20      	cmp	r3, #32
 8004548:	d107      	bne.n	800455a <pwm_lld_start+0x1ca>
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
      ccer |= STM32_TIM_CCER_CC1NP;
 800454a:	9b03      	ldr	r3, [sp, #12]
 800454c:	2208      	movs	r2, #8
 800454e:	4313      	orrs	r3, r2
 8004550:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
      ccer |= STM32_TIM_CCER_CC1NE;
 8004552:	9b03      	ldr	r3, [sp, #12]
 8004554:	2204      	movs	r2, #4
 8004556:	4313      	orrs	r3, r2
 8004558:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    default:
      ;
    }
    switch (pwmp->config->channels[1].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 800455a:	9b01      	ldr	r3, [sp, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	22f0      	movs	r2, #240	; 0xf0
 8004562:	4013      	ands	r3, r2
 8004564:	2b10      	cmp	r3, #16
 8004566:	d005      	beq.n	8004574 <pwm_lld_start+0x1e4>
 8004568:	2b20      	cmp	r3, #32
 800456a:	d107      	bne.n	800457c <pwm_lld_start+0x1ec>
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
      ccer |= STM32_TIM_CCER_CC2NP;
 800456c:	9b03      	ldr	r3, [sp, #12]
 800456e:	2280      	movs	r2, #128	; 0x80
 8004570:	4313      	orrs	r3, r2
 8004572:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
      ccer |= STM32_TIM_CCER_CC2NE;
 8004574:	9b03      	ldr	r3, [sp, #12]
 8004576:	2240      	movs	r2, #64	; 0x40
 8004578:	4313      	orrs	r3, r2
 800457a:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    default:
      ;
    }
    switch (pwmp->config->channels[2].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 800457c:	9b01      	ldr	r3, [sp, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	69db      	ldr	r3, [r3, #28]
 8004582:	22f0      	movs	r2, #240	; 0xf0
 8004584:	4013      	ands	r3, r2
 8004586:	2b10      	cmp	r3, #16
 8004588:	d006      	beq.n	8004598 <pwm_lld_start+0x208>
 800458a:	2b20      	cmp	r3, #32
 800458c:	d109      	bne.n	80045a2 <pwm_lld_start+0x212>
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
      ccer |= STM32_TIM_CCER_CC3NP;
 800458e:	9b03      	ldr	r3, [sp, #12]
 8004590:	2280      	movs	r2, #128	; 0x80
 8004592:	0112      	lsls	r2, r2, #4
 8004594:	4313      	orrs	r3, r2
 8004596:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
      ccer |= STM32_TIM_CCER_CC3NE;
 8004598:	9b03      	ldr	r3, [sp, #12]
 800459a:	2280      	movs	r2, #128	; 0x80
 800459c:	00d2      	lsls	r2, r2, #3
 800459e:	4313      	orrs	r3, r2
 80045a0:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    default:
      ;
    }
    switch (pwmp->config->channels[3].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 80045a2:	9b01      	ldr	r3, [sp, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	22f0      	movs	r2, #240	; 0xf0
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b10      	cmp	r3, #16
 80045ae:	d006      	beq.n	80045be <pwm_lld_start+0x22e>
 80045b0:	2b20      	cmp	r3, #32
 80045b2:	d109      	bne.n	80045c8 <pwm_lld_start+0x238>
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
      ccer |= STM32_TIM_CCER_CC4NP;
 80045b4:	9b03      	ldr	r3, [sp, #12]
 80045b6:	2280      	movs	r2, #128	; 0x80
 80045b8:	0212      	lsls	r2, r2, #8
 80045ba:	4313      	orrs	r3, r2
 80045bc:	9303      	str	r3, [sp, #12]
      /* Falls through.*/
    case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
      ccer |= STM32_TIM_CCER_CC4NE;
 80045be:	9b03      	ldr	r3, [sp, #12]
 80045c0:	2280      	movs	r2, #128	; 0x80
 80045c2:	01d2      	lsls	r2, r2, #7
 80045c4:	4313      	orrs	r3, r2
 80045c6:	9303      	str	r3, [sp, #12]
    default:
      ;
    }
  }

  pwmp->tim->CCER  = ccer;
 80045c8:	9b01      	ldr	r3, [sp, #4]
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	9a03      	ldr	r2, [sp, #12]
 80045ce:	621a      	str	r2, [r3, #32]
  pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 80045d0:	9b01      	ldr	r3, [sp, #4]
 80045d2:	69db      	ldr	r3, [r3, #28]
 80045d4:	2201      	movs	r2, #1
 80045d6:	615a      	str	r2, [r3, #20]
  pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 80045d8:	9b01      	ldr	r3, [sp, #4]
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	2200      	movs	r2, #0
 80045de:	611a      	str	r2, [r3, #16]
  pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 80045e0:	9b01      	ldr	r3, [sp, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045e6:	9b01      	ldr	r3, [sp, #4]
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	21ff      	movs	r1, #255	; 0xff
 80045ec:	438a      	bics	r2, r1
 80045ee:	60da      	str	r2, [r3, #12]
                     ~STM32_TIM_DIER_IRQ_MASK;
  if (pwmp->has_bdtr) {
 80045f0:	9b01      	ldr	r3, [sp, #4]
 80045f2:	7e1b      	ldrb	r3, [r3, #24]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d008      	beq.n	800460a <pwm_lld_start+0x27a>
    pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
 80045f8:	9b01      	ldr	r3, [sp, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045fe:	9b01      	ldr	r3, [sp, #4]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	2180      	movs	r1, #128	; 0x80
 8004604:	0209      	lsls	r1, r1, #8
 8004606:	430a      	orrs	r2, r1
 8004608:	645a      	str	r2, [r3, #68]	; 0x44
  }
  /* Timer configured and started.*/
  pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 800460a:	9b01      	ldr	r3, [sp, #4]
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	2285      	movs	r2, #133	; 0x85
 8004610:	601a      	str	r2, [r3, #0]
                     STM32_TIM_CR1_CEN;
}
 8004612:	b005      	add	sp, #20
 8004614:	bd00      	pop	{pc}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	200008b0 	.word	0x200008b0
 800461c:	40021000 	.word	0x40021000
 8004620:	fffff7ff 	.word	0xfffff7ff
 8004624:	02dc6c00 	.word	0x02dc6c00
 8004628:	00006868 	.word	0x00006868
 800462c:	0800a694 	.word	0x0800a694

08004630 <pwm_lld_enable_channel>:
 *
 * @notapi
 */
void pwm_lld_enable_channel(PWMDriver *pwmp,
                            pwmchannel_t channel,
                            pwmcnt_t width) {
 8004630:	b084      	sub	sp, #16
 8004632:	9003      	str	r0, [sp, #12]
 8004634:	9201      	str	r2, [sp, #4]
 8004636:	230b      	movs	r3, #11
 8004638:	446b      	add	r3, sp
 800463a:	1c0a      	adds	r2, r1, #0
 800463c:	701a      	strb	r2, [r3, #0]

  /* Changing channel duty cycle on the fly.*/
#if STM32_TIM_MAX_CHANNELS <= 4
  pwmp->tim->CCR[channel] = width;
 800463e:	9b03      	ldr	r3, [sp, #12]
 8004640:	69da      	ldr	r2, [r3, #28]
 8004642:	230b      	movs	r3, #11
 8004644:	446b      	add	r3, sp
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	330c      	adds	r3, #12
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	18d3      	adds	r3, r2, r3
 800464e:	3304      	adds	r3, #4
 8004650:	9a01      	ldr	r2, [sp, #4]
 8004652:	601a      	str	r2, [r3, #0]
  if (channel < 4)
    pwmp->tim->CCR[channel] = width;
  else
    pwmp->tim->CCXR[channel - 4] = width;
#endif
}
 8004654:	b004      	add	sp, #16
 8004656:	4770      	bx	lr
	...

08004660 <pwm_lld_serve_interrupt>:
 *
 * @param[in] pwmp      pointer to a @p PWMDriver object
 *
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 8004660:	b500      	push	{lr}
 8004662:	b085      	sub	sp, #20
 8004664:	9001      	str	r0, [sp, #4]
  uint32_t sr;

  sr  = pwmp->tim->SR;
 8004666:	9b01      	ldr	r3, [sp, #4]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	9303      	str	r3, [sp, #12]
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 800466e:	9b01      	ldr	r3, [sp, #4]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	22ff      	movs	r2, #255	; 0xff
 8004676:	401a      	ands	r2, r3
 8004678:	9b03      	ldr	r3, [sp, #12]
 800467a:	4013      	ands	r3, r2
 800467c:	9303      	str	r3, [sp, #12]
  pwmp->tim->SR = ~sr;
 800467e:	9b01      	ldr	r3, [sp, #4]
 8004680:	69db      	ldr	r3, [r3, #28]
 8004682:	9a03      	ldr	r2, [sp, #12]
 8004684:	43d2      	mvns	r2, r2
 8004686:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8004688:	9b03      	ldr	r3, [sp, #12]
 800468a:	2202      	movs	r2, #2
 800468c:	4013      	ands	r3, r2
 800468e:	d00a      	beq.n	80046a6 <pwm_lld_serve_interrupt+0x46>
      (pwmp->config->channels[0].callback != NULL))
 8004690:	9b01      	ldr	r3, [sp, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8004696:	2b00      	cmp	r3, #0
 8004698:	d005      	beq.n	80046a6 <pwm_lld_serve_interrupt+0x46>
    pwmp->config->channels[0].callback(pwmp);
 800469a:	9b01      	ldr	r3, [sp, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	9a01      	ldr	r2, [sp, #4]
 80046a2:	0010      	movs	r0, r2
 80046a4:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80046a6:	9b03      	ldr	r3, [sp, #12]
 80046a8:	2204      	movs	r2, #4
 80046aa:	4013      	ands	r3, r2
 80046ac:	d00a      	beq.n	80046c4 <pwm_lld_serve_interrupt+0x64>
      (pwmp->config->channels[1].callback != NULL))
 80046ae:	9b01      	ldr	r3, [sp, #4]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d005      	beq.n	80046c4 <pwm_lld_serve_interrupt+0x64>
    pwmp->config->channels[1].callback(pwmp);
 80046b8:	9b01      	ldr	r3, [sp, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	9a01      	ldr	r2, [sp, #4]
 80046c0:	0010      	movs	r0, r2
 80046c2:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80046c4:	9b03      	ldr	r3, [sp, #12]
 80046c6:	2208      	movs	r2, #8
 80046c8:	4013      	ands	r3, r2
 80046ca:	d00a      	beq.n	80046e2 <pwm_lld_serve_interrupt+0x82>
      (pwmp->config->channels[2].callback != NULL))
 80046cc:	9b01      	ldr	r3, [sp, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d005      	beq.n	80046e2 <pwm_lld_serve_interrupt+0x82>
    pwmp->config->channels[2].callback(pwmp);
 80046d6:	9b01      	ldr	r3, [sp, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	9a01      	ldr	r2, [sp, #4]
 80046de:	0010      	movs	r0, r2
 80046e0:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80046e2:	9b03      	ldr	r3, [sp, #12]
 80046e4:	2210      	movs	r2, #16
 80046e6:	4013      	ands	r3, r2
 80046e8:	d00a      	beq.n	8004700 <pwm_lld_serve_interrupt+0xa0>
      (pwmp->config->channels[3].callback != NULL))
 80046ea:	9b01      	ldr	r3, [sp, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <pwm_lld_serve_interrupt+0xa0>
    pwmp->config->channels[3].callback(pwmp);
 80046f4:	9b01      	ldr	r3, [sp, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046fa:	9a01      	ldr	r2, [sp, #4]
 80046fc:	0010      	movs	r0, r2
 80046fe:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 8004700:	9b03      	ldr	r3, [sp, #12]
 8004702:	2201      	movs	r2, #1
 8004704:	4013      	ands	r3, r2
 8004706:	d00a      	beq.n	800471e <pwm_lld_serve_interrupt+0xbe>
 8004708:	9b01      	ldr	r3, [sp, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d005      	beq.n	800471e <pwm_lld_serve_interrupt+0xbe>
    pwmp->config->callback(pwmp);
 8004712:	9b01      	ldr	r3, [sp, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	9a01      	ldr	r2, [sp, #4]
 800471a:	0010      	movs	r0, r2
 800471c:	4798      	blx	r3
}
 800471e:	b005      	add	sp, #20
 8004720:	bd00      	pop	{pc}
 8004722:	46c0      	nop			; (mov r8, r8)
	...

08004730 <port_lock.lto_priv.5>:
  __ASM volatile ("cpsid i" : : : "memory");
 8004730:	b672      	cpsid	i
}
 8004732:	4770      	bx	lr
	...

08004740 <port_unlock.lto_priv.5>:
  __ASM volatile ("cpsie i" : : : "memory");
 8004740:	b662      	cpsie	i
}
 8004742:	4770      	bx	lr
	...

08004750 <port_lock_from_isr.lto_priv.1>:
static inline void port_lock_from_isr(void) {
 8004750:	b510      	push	{r4, lr}
  port_lock();
 8004752:	f7ff ffed 	bl	8004730 <port_lock.lto_priv.5>
}
 8004756:	bd10      	pop	{r4, pc}
	...

08004760 <port_unlock_from_isr.lto_priv.1>:
static inline void port_unlock_from_isr(void) {
 8004760:	b510      	push	{r4, lr}
  port_unlock();
 8004762:	f7ff ffed 	bl	8004740 <port_unlock.lto_priv.5>
}
 8004766:	bd10      	pop	{r4, pc}
	...

08004770 <chSysLockFromISR.lto_priv.1>:
static inline void chSysLockFromISR(void) {
 8004770:	b510      	push	{r4, lr}
  port_lock_from_isr();
 8004772:	f7ff ffed 	bl	8004750 <port_lock_from_isr.lto_priv.1>
  __dbg_check_lock_from_isr();
 8004776:	f000 fb8b 	bl	8004e90 <__dbg_check_lock_from_isr>
}
 800477a:	bd10      	pop	{r4, pc}
 800477c:	0000      	movs	r0, r0
	...

08004780 <chSysUnlockFromISR.lto_priv.1>:
static inline void chSysUnlockFromISR(void) {
 8004780:	b510      	push	{r4, lr}
  __dbg_check_unlock_from_isr();
 8004782:	f000 fbad 	bl	8004ee0 <__dbg_check_unlock_from_isr>
  port_unlock_from_isr();
 8004786:	f7ff ffeb 	bl	8004760 <port_unlock_from_isr.lto_priv.1>
}
 800478a:	bd10      	pop	{r4, pc}
 800478c:	0000      	movs	r0, r0
	...

08004790 <osalSysLockFromISR.lto_priv.1>:
static inline void osalSysLockFromISR(void) {
 8004790:	b510      	push	{r4, lr}
  chSysLockFromISR();
 8004792:	f7ff ffed 	bl	8004770 <chSysLockFromISR.lto_priv.1>
}
 8004796:	bd10      	pop	{r4, pc}
	...

080047a0 <osalSysUnlockFromISR.lto_priv.1>:
static inline void osalSysUnlockFromISR(void) {
 80047a0:	b510      	push	{r4, lr}
  chSysUnlockFromISR();
 80047a2:	f7ff ffed 	bl	8004780 <chSysUnlockFromISR.lto_priv.1>
}
 80047a6:	bd10      	pop	{r4, pc}
	...

080047b0 <osalEventBroadcastFlagsI.lto_priv.2>:
                                            eventflags_t flags) {
 80047b0:	b500      	push	{lr}
 80047b2:	b083      	sub	sp, #12
 80047b4:	9001      	str	r0, [sp, #4]
 80047b6:	9100      	str	r1, [sp, #0]
  chEvtBroadcastFlagsI(esp, flags);
 80047b8:	9a00      	ldr	r2, [sp, #0]
 80047ba:	9b01      	ldr	r3, [sp, #4]
 80047bc:	0011      	movs	r1, r2
 80047be:	0018      	movs	r0, r3
 80047c0:	f002 fb46 	bl	8006e50 <chEvtBroadcastFlagsI>
}
 80047c4:	b003      	add	sp, #12
 80047c6:	bd00      	pop	{pc}
	...

080047d0 <usart_init>:
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] config    the architecture-dependent serial driver configuration
 */
static void usart_init(SerialDriver *sdp,
                       const SerialConfig *config) {
 80047d0:	b500      	push	{lr}
 80047d2:	b087      	sub	sp, #28
 80047d4:	9001      	str	r0, [sp, #4]
 80047d6:	9100      	str	r1, [sp, #0]
  uint32_t brr, clock;
  USART_TypeDef *u = sdp->usart;
 80047d8:	9b01      	ldr	r3, [sp, #4]
 80047da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047dc:	9304      	str	r3, [sp, #16]

  /* Baud rate setting.*/
  clock = sdp->clock;
 80047de:	9b01      	ldr	r3, [sp, #4]
 80047e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e2:	9303      	str	r3, [sp, #12]
    osalDbgAssert((brr >= 0x300) && (brr < 0x100000), "invalid BRR value");
  }
  else
#endif
  {
    brr = (uint32_t)((clock + config->speed / 2) / config->speed);
 80047e4:	9b00      	ldr	r3, [sp, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	085a      	lsrs	r2, r3, #1
 80047ea:	9b03      	ldr	r3, [sp, #12]
 80047ec:	18d2      	adds	r2, r2, r3
 80047ee:	9b00      	ldr	r3, [sp, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	0019      	movs	r1, r3
 80047f4:	0010      	movs	r0, r2
 80047f6:	f7fe f8e5 	bl	80029c4 <__udivsi3>
 80047fa:	0003      	movs	r3, r0
 80047fc:	9305      	str	r3, [sp, #20]

    /* Correcting BRR value when oversampling by 8 instead of 16.
       Fraction is still 4 bits wide, but only lower 3 bits used.
       Mantissa is doubled, but Fraction is left the same.*/
    if (config->cr1 & USART_CR1_OVER8)
 80047fe:	9b00      	ldr	r3, [sp, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	2380      	movs	r3, #128	; 0x80
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	4013      	ands	r3, r2
 8004808:	d008      	beq.n	800481c <usart_init+0x4c>
      brr = ((brr & ~7) * 2) | (brr & 7);
 800480a:	9b05      	ldr	r3, [sp, #20]
 800480c:	2207      	movs	r2, #7
 800480e:	4393      	bics	r3, r2
 8004810:	005a      	lsls	r2, r3, #1
 8004812:	9b05      	ldr	r3, [sp, #20]
 8004814:	2107      	movs	r1, #7
 8004816:	400b      	ands	r3, r1
 8004818:	4313      	orrs	r3, r2
 800481a:	9305      	str	r3, [sp, #20]

    osalDbgAssert(brr < 0x10000, "invalid BRR value");
 800481c:	9905      	ldr	r1, [sp, #20]
 800481e:	2380      	movs	r3, #128	; 0x80
 8004820:	025a      	lsls	r2, r3, #9
 8004822:	2300      	movs	r3, #0
 8004824:	4291      	cmp	r1, r2
 8004826:	415b      	adcs	r3, r3
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <usart_init+0x66>
 800482e:	4b20      	ldr	r3, [pc, #128]	; (80048b0 <usart_init+0xe0>)
 8004830:	0018      	movs	r0, r3
 8004832:	f000 fa6d 	bl	8004d10 <chSysHalt>
  }
  u->BRR = brr;
 8004836:	9b04      	ldr	r3, [sp, #16]
 8004838:	9a05      	ldr	r2, [sp, #20]
 800483a:	60da      	str	r2, [r3, #12]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800483c:	9b00      	ldr	r3, [sp, #0]
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	9b04      	ldr	r3, [sp, #16]
 8004842:	605a      	str	r2, [r3, #4]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8004844:	9b00      	ldr	r3, [sp, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	2201      	movs	r2, #1
 800484a:	431a      	orrs	r2, r3
 800484c:	9b04      	ldr	r3, [sp, #16]
 800484e:	609a      	str	r2, [r3, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8004850:	9b00      	ldr	r3, [sp, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8004854:	222e      	movs	r2, #46	; 0x2e
 8004856:	32ff      	adds	r2, #255	; 0xff
 8004858:	431a      	orrs	r2, r3
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 800485a:	9b04      	ldr	r3, [sp, #16]
 800485c:	601a      	str	r2, [r3, #0]
                         USART_CR1_RE;
  u->ICR = 0xFFFFFFFFU;
 800485e:	9b04      	ldr	r3, [sp, #16]
 8004860:	2201      	movs	r2, #1
 8004862:	4252      	negs	r2, r2
 8004864:	621a      	str	r2, [r3, #32]

  /* Deciding mask to be applied on the data register on receive, this is
     required in order to mask out the parity bit.*/
  if ((config->cr1 & USART_CR1_PCE) != 0U) {
 8004866:	9b00      	ldr	r3, [sp, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	2380      	movs	r3, #128	; 0x80
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4013      	ands	r3, r2
 8004870:	d018      	beq.n	80048a4 <usart_init+0xd4>
    switch (config->cr1 & (USART_CR1_M_1 | USART_CR1_M_0)) {
 8004872:	9b00      	ldr	r3, [sp, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	4a0f      	ldr	r2, [pc, #60]	; (80048b4 <usart_init+0xe4>)
 8004878:	4013      	ands	r3, r2
 800487a:	d004      	beq.n	8004886 <usart_init+0xb6>
 800487c:	2280      	movs	r2, #128	; 0x80
 800487e:	0552      	lsls	r2, r2, #21
 8004880:	4293      	cmp	r3, r2
 8004882:	d005      	beq.n	8004890 <usart_init+0xc0>
 8004884:	e009      	b.n	800489a <usart_init+0xca>
    case 0:
      sdp->rxmask = 0x7F;
 8004886:	9b01      	ldr	r3, [sp, #4]
 8004888:	225c      	movs	r2, #92	; 0x5c
 800488a:	217f      	movs	r1, #127	; 0x7f
 800488c:	5499      	strb	r1, [r3, r2]
      break;
    case USART_CR1_M_1:
      sdp->rxmask = 0x3F;
      break;
    default:
      sdp->rxmask = 0xFF;
 800488e:	e00d      	b.n	80048ac <usart_init+0xdc>
      sdp->rxmask = 0x3F;
 8004890:	9b01      	ldr	r3, [sp, #4]
 8004892:	225c      	movs	r2, #92	; 0x5c
 8004894:	213f      	movs	r1, #63	; 0x3f
 8004896:	5499      	strb	r1, [r3, r2]
      sdp->rxmask = 0xFF;
 8004898:	e008      	b.n	80048ac <usart_init+0xdc>
 800489a:	9b01      	ldr	r3, [sp, #4]
 800489c:	225c      	movs	r2, #92	; 0x5c
 800489e:	21ff      	movs	r1, #255	; 0xff
 80048a0:	5499      	strb	r1, [r3, r2]
 80048a2:	e003      	b.n	80048ac <usart_init+0xdc>
    }
  }
  else {
    sdp->rxmask = 0xFF;
 80048a4:	9b01      	ldr	r3, [sp, #4]
 80048a6:	225c      	movs	r2, #92	; 0x5c
 80048a8:	21ff      	movs	r1, #255	; 0xff
 80048aa:	5499      	strb	r1, [r3, r2]
  }
}
 80048ac:	b007      	add	sp, #28
 80048ae:	bd00      	pop	{pc}
 80048b0:	0800a6b4 	.word	0x0800a6b4
 80048b4:	10001000 	.word	0x10001000
	...

080048c0 <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 80048c0:	b500      	push	{lr}
 80048c2:	b085      	sub	sp, #20
 80048c4:	9001      	str	r0, [sp, #4]
 80048c6:	9100      	str	r1, [sp, #0]
  eventflags_t sts = 0;
 80048c8:	2300      	movs	r3, #0
 80048ca:	9303      	str	r3, [sp, #12]

  if (isr & USART_ISR_ORE)
 80048cc:	9b00      	ldr	r3, [sp, #0]
 80048ce:	2208      	movs	r2, #8
 80048d0:	4013      	ands	r3, r2
 80048d2:	d004      	beq.n	80048de <set_error+0x1e>
    sts |= SD_OVERRUN_ERROR;
 80048d4:	9b03      	ldr	r3, [sp, #12]
 80048d6:	2280      	movs	r2, #128	; 0x80
 80048d8:	0052      	lsls	r2, r2, #1
 80048da:	4313      	orrs	r3, r2
 80048dc:	9303      	str	r3, [sp, #12]
  if (isr & USART_ISR_PE)
 80048de:	9b00      	ldr	r3, [sp, #0]
 80048e0:	2201      	movs	r2, #1
 80048e2:	4013      	ands	r3, r2
 80048e4:	d003      	beq.n	80048ee <set_error+0x2e>
    sts |= SD_PARITY_ERROR;
 80048e6:	9b03      	ldr	r3, [sp, #12]
 80048e8:	2220      	movs	r2, #32
 80048ea:	4313      	orrs	r3, r2
 80048ec:	9303      	str	r3, [sp, #12]
  if (isr & USART_ISR_FE)
 80048ee:	9b00      	ldr	r3, [sp, #0]
 80048f0:	2202      	movs	r2, #2
 80048f2:	4013      	ands	r3, r2
 80048f4:	d003      	beq.n	80048fe <set_error+0x3e>
    sts |= SD_FRAMING_ERROR;
 80048f6:	9b03      	ldr	r3, [sp, #12]
 80048f8:	2240      	movs	r2, #64	; 0x40
 80048fa:	4313      	orrs	r3, r2
 80048fc:	9303      	str	r3, [sp, #12]
  if (isr & USART_ISR_NE)
 80048fe:	9b00      	ldr	r3, [sp, #0]
 8004900:	2204      	movs	r2, #4
 8004902:	4013      	ands	r3, r2
 8004904:	d003      	beq.n	800490e <set_error+0x4e>
    sts |= SD_NOISE_ERROR;
 8004906:	9b03      	ldr	r3, [sp, #12]
 8004908:	2280      	movs	r2, #128	; 0x80
 800490a:	4313      	orrs	r3, r2
 800490c:	9303      	str	r3, [sp, #12]
  osalSysLockFromISR();
 800490e:	f7ff ff3f 	bl	8004790 <osalSysLockFromISR.lto_priv.1>
  chnAddFlagsI(sdp, sts);
 8004912:	9b01      	ldr	r3, [sp, #4]
 8004914:	3304      	adds	r3, #4
 8004916:	9a03      	ldr	r2, [sp, #12]
 8004918:	0011      	movs	r1, r2
 800491a:	0018      	movs	r0, r3
 800491c:	f7ff ff48 	bl	80047b0 <osalEventBroadcastFlagsI.lto_priv.2>
  osalSysUnlockFromISR();
 8004920:	f7ff ff3e 	bl	80047a0 <osalSysUnlockFromISR.lto_priv.1>
}
 8004924:	b005      	add	sp, #20
 8004926:	bd00      	pop	{pc}
	...

08004930 <notify2>:
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {
 8004930:	b082      	sub	sp, #8
 8004932:	9001      	str	r0, [sp, #4]

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8004934:	4b03      	ldr	r3, [pc, #12]	; (8004944 <notify2+0x14>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	4b02      	ldr	r3, [pc, #8]	; (8004944 <notify2+0x14>)
 800493a:	21c0      	movs	r1, #192	; 0xc0
 800493c:	430a      	orrs	r2, r1
 800493e:	601a      	str	r2, [r3, #0]
}
 8004940:	b002      	add	sp, #8
 8004942:	4770      	bx	lr
 8004944:	40004400 	.word	0x40004400
	...

08004950 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8004950:	b500      	push	{lr}
 8004952:	b083      	sub	sp, #12
  nvicEnableVector(STM32_USART1_NUMBER, STM32_SERIAL_USART1_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_USART2
  sdObjectInit(&SD2);
 8004954:	4b0e      	ldr	r3, [pc, #56]	; (8004990 <sd_lld_init+0x40>)
 8004956:	0018      	movs	r0, r3
 8004958:	f7ff fa12 	bl	8003d80 <sdObjectInit>
  iqObjectInit(&SD2.iqueue, sd_in_buf2, sizeof sd_in_buf2, NULL, &SD2);
 800495c:	490d      	ldr	r1, [pc, #52]	; (8004994 <sd_lld_init+0x44>)
 800495e:	480e      	ldr	r0, [pc, #56]	; (8004998 <sd_lld_init+0x48>)
 8004960:	4b0b      	ldr	r3, [pc, #44]	; (8004990 <sd_lld_init+0x40>)
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	2300      	movs	r3, #0
 8004966:	2210      	movs	r2, #16
 8004968:	f7fe fda2 	bl	80034b0 <iqObjectInit>
  oqObjectInit(&SD2.oqueue, sd_out_buf2, sizeof sd_out_buf2, notify2, &SD2);
 800496c:	4a0b      	ldr	r2, [pc, #44]	; (800499c <sd_lld_init+0x4c>)
 800496e:	490c      	ldr	r1, [pc, #48]	; (80049a0 <sd_lld_init+0x50>)
 8004970:	480c      	ldr	r0, [pc, #48]	; (80049a4 <sd_lld_init+0x54>)
 8004972:	4b07      	ldr	r3, [pc, #28]	; (8004990 <sd_lld_init+0x40>)
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	0013      	movs	r3, r2
 8004978:	2210      	movs	r2, #16
 800497a:	f7fe fea1 	bl	80036c0 <oqObjectInit>
  SD2.usart = USART2;
 800497e:	4b04      	ldr	r3, [pc, #16]	; (8004990 <sd_lld_init+0x40>)
 8004980:	4a09      	ldr	r2, [pc, #36]	; (80049a8 <sd_lld_init+0x58>)
 8004982:	655a      	str	r2, [r3, #84]	; 0x54
  SD2.clock = STM32_USART2CLK;
 8004984:	4b02      	ldr	r3, [pc, #8]	; (8004990 <sd_lld_init+0x40>)
 8004986:	4a09      	ldr	r2, [pc, #36]	; (80049ac <sd_lld_init+0x5c>)
 8004988:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 800498a:	b003      	add	sp, #12
 800498c:	bd00      	pop	{pc}
 800498e:	46c0      	nop			; (mov r8, r8)
 8004990:	200008d0 	.word	0x200008d0
 8004994:	20000930 	.word	0x20000930
 8004998:	200008dc 	.word	0x200008dc
 800499c:	08004931 	.word	0x08004931
 80049a0:	20000940 	.word	0x20000940
 80049a4:	20000900 	.word	0x20000900
 80049a8:	40004400 	.word	0x40004400
 80049ac:	02dc6c00 	.word	0x02dc6c00

080049b0 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 80049b0:	b500      	push	{lr}
 80049b2:	b083      	sub	sp, #12
 80049b4:	9001      	str	r0, [sp, #4]
 80049b6:	9100      	str	r1, [sp, #0]

  if (config == NULL)
 80049b8:	9b00      	ldr	r3, [sp, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <sd_lld_start+0x12>
    config = &default_config;
 80049be:	4b0d      	ldr	r3, [pc, #52]	; (80049f4 <sd_lld_start+0x44>)
 80049c0:	9300      	str	r3, [sp, #0]

  if (sdp->state == SD_STOP) {
 80049c2:	9b01      	ldr	r3, [sp, #4]
 80049c4:	7a1b      	ldrb	r3, [r3, #8]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d10c      	bne.n	80049e4 <sd_lld_start+0x34>
    if (&SD1 == sdp) {
      rccEnableUSART1(true);
    }
#endif
#if STM32_SERIAL_USE_USART2
    if (&SD2 == sdp) {
 80049ca:	9a01      	ldr	r2, [sp, #4]
 80049cc:	4b0a      	ldr	r3, [pc, #40]	; (80049f8 <sd_lld_start+0x48>)
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d108      	bne.n	80049e4 <sd_lld_start+0x34>
      rccEnableUSART2(true);
 80049d2:	4b0a      	ldr	r3, [pc, #40]	; (80049fc <sd_lld_start+0x4c>)
 80049d4:	69da      	ldr	r2, [r3, #28]
 80049d6:	4b09      	ldr	r3, [pc, #36]	; (80049fc <sd_lld_start+0x4c>)
 80049d8:	2180      	movs	r1, #128	; 0x80
 80049da:	0289      	lsls	r1, r1, #10
 80049dc:	430a      	orrs	r2, r1
 80049de:	61da      	str	r2, [r3, #28]
 80049e0:	4b06      	ldr	r3, [pc, #24]	; (80049fc <sd_lld_start+0x4c>)
 80049e2:	69db      	ldr	r3, [r3, #28]
    if (&LPSD1 == sdp) {
      rccEnableLPUART1(true);
    }
#endif
  }
  usart_init(sdp, config);
 80049e4:	9a00      	ldr	r2, [sp, #0]
 80049e6:	9b01      	ldr	r3, [sp, #4]
 80049e8:	0011      	movs	r1, r2
 80049ea:	0018      	movs	r0, r3
 80049ec:	f7ff fef0 	bl	80047d0 <usart_init>
}
 80049f0:	b003      	add	sp, #12
 80049f2:	bd00      	pop	{pc}
 80049f4:	0800a6a4 	.word	0x0800a6a4
 80049f8:	200008d0 	.word	0x200008d0
 80049fc:	40021000 	.word	0x40021000

08004a00 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8004a00:	b500      	push	{lr}
 8004a02:	b087      	sub	sp, #28
 8004a04:	9001      	str	r0, [sp, #4]
  USART_TypeDef *u = sdp->usart;
 8004a06:	9b01      	ldr	r3, [sp, #4]
 8004a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0a:	9304      	str	r3, [sp, #16]
  uint32_t cr1 = u->CR1;
 8004a0c:	9b04      	ldr	r3, [sp, #16]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	9303      	str	r3, [sp, #12]
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8004a12:	9b04      	ldr	r3, [sp, #16]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	9305      	str	r3, [sp, #20]
  u->ICR = isr;
 8004a18:	9b04      	ldr	r3, [sp, #16]
 8004a1a:	9a05      	ldr	r2, [sp, #20]
 8004a1c:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8004a1e:	9b05      	ldr	r3, [sp, #20]
 8004a20:	220f      	movs	r2, #15
 8004a22:	4013      	ands	r3, r2
 8004a24:	d01b      	beq.n	8004a5e <sd_lld_serve_interrupt+0x5e>
    set_error(sdp, isr);
 8004a26:	9a05      	ldr	r2, [sp, #20]
 8004a28:	9b01      	ldr	r3, [sp, #4]
 8004a2a:	0011      	movs	r1, r2
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	f7ff ff47 	bl	80048c0 <set_error>
 8004a32:	e014      	b.n	8004a5e <sd_lld_serve_interrupt+0x5e>
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
    osalSysLockFromISR();
 8004a34:	f7ff feac 	bl	8004790 <osalSysLockFromISR.lto_priv.1>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8004a38:	9b04      	ldr	r3, [sp, #16]
 8004a3a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	9a01      	ldr	r2, [sp, #4]
 8004a42:	215c      	movs	r1, #92	; 0x5c
 8004a44:	5c52      	ldrb	r2, [r2, r1]
 8004a46:	4013      	ands	r3, r2
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	9b01      	ldr	r3, [sp, #4]
 8004a4c:	0011      	movs	r1, r2
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f7ff f9ee 	bl	8003e30 <sdIncomingDataI>
    osalSysUnlockFromISR();
 8004a54:	f7ff fea4 	bl	80047a0 <osalSysUnlockFromISR.lto_priv.1>

    isr = u->ISR;
 8004a58:	9b04      	ldr	r3, [sp, #16]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	9305      	str	r3, [sp, #20]
  while (isr & USART_ISR_RXNE) {
 8004a5e:	9b05      	ldr	r3, [sp, #20]
 8004a60:	2220      	movs	r2, #32
 8004a62:	4013      	ands	r3, r2
 8004a64:	d1e6      	bne.n	8004a34 <sd_lld_serve_interrupt+0x34>
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8004a66:	9b03      	ldr	r3, [sp, #12]
 8004a68:	2280      	movs	r2, #128	; 0x80
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	d124      	bne.n	8004ab8 <sd_lld_serve_interrupt+0xb8>
 8004a6e:	e027      	b.n	8004ac0 <sd_lld_serve_interrupt+0xc0>
    while (isr & USART_ISR_TXE) {
      msg_t b;

      osalSysLockFromISR();
 8004a70:	f7ff fe8e 	bl	8004790 <osalSysLockFromISR.lto_priv.1>
      b = oqGetI(&sdp->oqueue);
 8004a74:	9b01      	ldr	r3, [sp, #4]
 8004a76:	3330      	adds	r3, #48	; 0x30
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f7fe fe91 	bl	80037a0 <oqGetI>
 8004a7e:	0003      	movs	r3, r0
 8004a80:	9302      	str	r3, [sp, #8]
      if (b < MSG_OK) {
 8004a82:	9b02      	ldr	r3, [sp, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	da0e      	bge.n	8004aa6 <sd_lld_serve_interrupt+0xa6>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 8004a88:	9b01      	ldr	r3, [sp, #4]
 8004a8a:	3304      	adds	r3, #4
 8004a8c:	2108      	movs	r1, #8
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f7ff fe8e 	bl	80047b0 <osalEventBroadcastFlagsI.lto_priv.2>
        u->CR1 = cr1 & ~USART_CR1_TXEIE;
 8004a94:	9b03      	ldr	r3, [sp, #12]
 8004a96:	2280      	movs	r2, #128	; 0x80
 8004a98:	4393      	bics	r3, r2
 8004a9a:	001a      	movs	r2, r3
 8004a9c:	9b04      	ldr	r3, [sp, #16]
 8004a9e:	601a      	str	r2, [r3, #0]
        osalSysUnlockFromISR();
 8004aa0:	f7ff fe7e 	bl	80047a0 <osalSysUnlockFromISR.lto_priv.1>
 8004aa4:	e00c      	b.n	8004ac0 <sd_lld_serve_interrupt+0xc0>
        break;
      }
      u->TDR = b;
 8004aa6:	9b02      	ldr	r3, [sp, #8]
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	9b04      	ldr	r3, [sp, #16]
 8004aac:	851a      	strh	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 8004aae:	f7ff fe77 	bl	80047a0 <osalSysUnlockFromISR.lto_priv.1>

      isr = u->ISR;
 8004ab2:	9b04      	ldr	r3, [sp, #16]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	9305      	str	r3, [sp, #20]
    while (isr & USART_ISR_TXE) {
 8004ab8:	9b05      	ldr	r3, [sp, #20]
 8004aba:	2280      	movs	r2, #128	; 0x80
 8004abc:	4013      	ands	r3, r2
 8004abe:	d1d7      	bne.n	8004a70 <sd_lld_serve_interrupt+0x70>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8004ac0:	9b03      	ldr	r3, [sp, #12]
 8004ac2:	2240      	movs	r2, #64	; 0x40
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d026      	beq.n	8004b16 <sd_lld_serve_interrupt+0x116>
 8004ac8:	9b05      	ldr	r3, [sp, #20]
 8004aca:	2240      	movs	r2, #64	; 0x40
 8004acc:	4013      	ands	r3, r2
 8004ace:	d022      	beq.n	8004b16 <sd_lld_serve_interrupt+0x116>
    osalSysLockFromISR();
 8004ad0:	f7ff fe5e 	bl	8004790 <osalSysLockFromISR.lto_priv.1>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8004ad4:	9b01      	ldr	r3, [sp, #4]
 8004ad6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ad8:	9b01      	ldr	r3, [sp, #4]
 8004ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d105      	bne.n	8004aec <sd_lld_serve_interrupt+0xec>
 8004ae0:	9b01      	ldr	r3, [sp, #4]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <sd_lld_serve_interrupt+0xec>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e000      	b.n	8004aee <sd_lld_serve_interrupt+0xee>
 8004aec:	2300      	movs	r3, #0
 8004aee:	1c1a      	adds	r2, r3, #0
 8004af0:	2301      	movs	r3, #1
 8004af2:	4013      	ands	r3, r2
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00b      	beq.n	8004b12 <sd_lld_serve_interrupt+0x112>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 8004afa:	9b01      	ldr	r3, [sp, #4]
 8004afc:	3304      	adds	r3, #4
 8004afe:	2110      	movs	r1, #16
 8004b00:	0018      	movs	r0, r3
 8004b02:	f7ff fe55 	bl	80047b0 <osalEventBroadcastFlagsI.lto_priv.2>
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 8004b06:	9b03      	ldr	r3, [sp, #12]
 8004b08:	2240      	movs	r2, #64	; 0x40
 8004b0a:	4393      	bics	r3, r2
 8004b0c:	001a      	movs	r2, r3
 8004b0e:	9b04      	ldr	r3, [sp, #16]
 8004b10:	601a      	str	r2, [r3, #0]
    }
    osalSysUnlockFromISR();
 8004b12:	f7ff fe45 	bl	80047a0 <osalSysUnlockFromISR.lto_priv.1>
  }
}
 8004b16:	b007      	add	sp, #28
 8004b18:	bd00      	pop	{pc}
 8004b1a:	46c0      	nop			; (mov r8, r8)
 8004b1c:	0000      	movs	r0, r0
	...

08004b20 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 8004b20:	b082      	sub	sp, #8
 8004b22:	9001      	str	r0, [sp, #4]
 8004b24:	9100      	str	r1, [sp, #0]

  gpiop->OTYPER  = config->otyper;
 8004b26:	9b00      	ldr	r3, [sp, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	9b01      	ldr	r3, [sp, #4]
 8004b2c:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004b2e:	9b00      	ldr	r3, [sp, #0]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	9b01      	ldr	r3, [sp, #4]
 8004b34:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 8004b36:	9b00      	ldr	r3, [sp, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	9b01      	ldr	r3, [sp, #4]
 8004b3c:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 8004b3e:	9b00      	ldr	r3, [sp, #0]
 8004b40:	691a      	ldr	r2, [r3, #16]
 8004b42:	9b01      	ldr	r3, [sp, #4]
 8004b44:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 8004b46:	9b00      	ldr	r3, [sp, #0]
 8004b48:	695a      	ldr	r2, [r3, #20]
 8004b4a:	9b01      	ldr	r3, [sp, #4]
 8004b4c:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 8004b4e:	9b00      	ldr	r3, [sp, #0]
 8004b50:	699a      	ldr	r2, [r3, #24]
 8004b52:	9b01      	ldr	r3, [sp, #4]
 8004b54:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8004b56:	9b00      	ldr	r3, [sp, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	9b01      	ldr	r3, [sp, #4]
 8004b5c:	601a      	str	r2, [r3, #0]
}
 8004b5e:	b002      	add	sp, #8
 8004b60:	4770      	bx	lr
 8004b62:	46c0      	nop			; (mov r8, r8)
	...

08004b70 <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 8004b70:	b510      	push	{r4, lr}

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB(STM32_GPIO_EN_MASK);
 8004b72:	4b1c      	ldr	r3, [pc, #112]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b76:	4b1b      	ldr	r3, [pc, #108]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b78:	21bc      	movs	r1, #188	; 0xbc
 8004b7a:	03c9      	lsls	r1, r1, #15
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	629a      	str	r2, [r3, #40]	; 0x28
 8004b80:	4b18      	ldr	r3, [pc, #96]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b84:	4b17      	ldr	r3, [pc, #92]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b86:	4918      	ldr	r1, [pc, #96]	; (8004be8 <stm32_gpio_init+0x78>)
 8004b88:	400a      	ands	r2, r1
 8004b8a:	629a      	str	r2, [r3, #40]	; 0x28
 8004b8c:	4b15      	ldr	r3, [pc, #84]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  rccEnableAHB(STM32_GPIO_EN_MASK, true);
 8004b90:	4b14      	ldr	r3, [pc, #80]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b92:	695a      	ldr	r2, [r3, #20]
 8004b94:	4b13      	ldr	r3, [pc, #76]	; (8004be4 <stm32_gpio_init+0x74>)
 8004b96:	21bc      	movs	r1, #188	; 0xbc
 8004b98:	03c9      	lsls	r1, r1, #15
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	615a      	str	r2, [r3, #20]
 8004b9e:	4b11      	ldr	r3, [pc, #68]	; (8004be4 <stm32_gpio_init+0x74>)
 8004ba0:	695b      	ldr	r3, [r3, #20]

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 8004ba2:	4a12      	ldr	r2, [pc, #72]	; (8004bec <stm32_gpio_init+0x7c>)
 8004ba4:	2390      	movs	r3, #144	; 0x90
 8004ba6:	05db      	lsls	r3, r3, #23
 8004ba8:	0011      	movs	r1, r2
 8004baa:	0018      	movs	r0, r3
 8004bac:	f7ff ffb8 	bl	8004b20 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 8004bb0:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <stm32_gpio_init+0x80>)
 8004bb2:	4a10      	ldr	r2, [pc, #64]	; (8004bf4 <stm32_gpio_init+0x84>)
 8004bb4:	0019      	movs	r1, r3
 8004bb6:	0010      	movs	r0, r2
 8004bb8:	f7ff ffb2 	bl	8004b20 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 8004bbc:	4b0e      	ldr	r3, [pc, #56]	; (8004bf8 <stm32_gpio_init+0x88>)
 8004bbe:	4a0f      	ldr	r2, [pc, #60]	; (8004bfc <stm32_gpio_init+0x8c>)
 8004bc0:	0019      	movs	r1, r3
 8004bc2:	0010      	movs	r0, r2
 8004bc4:	f7ff ffac 	bl	8004b20 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 8004bc8:	4b0d      	ldr	r3, [pc, #52]	; (8004c00 <stm32_gpio_init+0x90>)
 8004bca:	4a0e      	ldr	r2, [pc, #56]	; (8004c04 <stm32_gpio_init+0x94>)
 8004bcc:	0019      	movs	r1, r3
 8004bce:	0010      	movs	r0, r2
 8004bd0:	f7ff ffa6 	bl	8004b20 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 8004bd4:	4b0c      	ldr	r3, [pc, #48]	; (8004c08 <stm32_gpio_init+0x98>)
 8004bd6:	4a0d      	ldr	r2, [pc, #52]	; (8004c0c <stm32_gpio_init+0x9c>)
 8004bd8:	0019      	movs	r1, r3
 8004bda:	0010      	movs	r0, r2
 8004bdc:	f7ff ffa0 	bl	8004b20 <gpio_init>
  gpio_init(GPIOJ, &gpio_default_config.PJData);
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
#endif
}
 8004be0:	bd10      	pop	{r4, pc}
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	40021000 	.word	0x40021000
 8004be8:	ffa1ffff 	.word	0xffa1ffff
 8004bec:	0800a6c0 	.word	0x0800a6c0
 8004bf0:	0800a6dc 	.word	0x0800a6dc
 8004bf4:	48000400 	.word	0x48000400
 8004bf8:	0800a6f8 	.word	0x0800a6f8
 8004bfc:	48000800 	.word	0x48000800
 8004c00:	0800a714 	.word	0x0800a714
 8004c04:	48000c00 	.word	0x48000c00
 8004c08:	0800a730 	.word	0x0800a730
 8004c0c:	48001400 	.word	0x48001400

08004c10 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8004c10:	b510      	push	{r4, lr}

  stm32_gpio_init();
 8004c12:	f7ff ffad 	bl	8004b70 <stm32_gpio_init>
  stm32_clock_init();
 8004c16:	f7ff fa4b 	bl	80040b0 <stm32_clock_init>
}
 8004c1a:	bd10      	pop	{r4, pc}
 8004c1c:	0000      	movs	r0, r0
	...

08004c20 <boardInit>:
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {

}
 8004c20:	4770      	bx	lr
 8004c22:	46c0      	nop			; (mov r8, r8)
	...

08004c30 <port_unlock.lto_priv.6>:
 8004c30:	b662      	cpsie	i
}
 8004c32:	4770      	bx	lr
	...

08004c40 <port_disable>:
  __ASM volatile ("cpsid i" : : : "memory");
 8004c40:	b672      	cpsid	i
 * @brief   Disables all the interrupt sources.
 */
static inline void port_disable(void) {

  __disable_irq();
}
 8004c42:	4770      	bx	lr
	...

08004c50 <chSysUnlock.lto_priv.4>:
static inline void chSysUnlock(void) {
 8004c50:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8004c52:	f000 f8f5 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8004c56:	4b0e      	ldr	r3, [pc, #56]	; (8004c90 <chSysUnlock.lto_priv.4+0x40>)
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <chSysUnlock.lto_priv.4+0x40>)
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	1e5a      	subs	r2, r3, #1
 8004c60:	4193      	sbcs	r3, r2
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00f      	beq.n	8004c88 <chSysUnlock.lto_priv.4+0x38>
 8004c68:	4b09      	ldr	r3, [pc, #36]	; (8004c90 <chSysUnlock.lto_priv.4+0x40>)
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	4b08      	ldr	r3, [pc, #32]	; (8004c90 <chSysUnlock.lto_priv.4+0x40>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	419b      	sbcs	r3, r3
 8004c78:	425b      	negs	r3, r3
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <chSysUnlock.lto_priv.4+0x38>
 8004c80:	4b04      	ldr	r3, [pc, #16]	; (8004c94 <chSysUnlock.lto_priv.4+0x44>)
 8004c82:	0018      	movs	r0, r3
 8004c84:	f000 f844 	bl	8004d10 <chSysHalt>
  port_unlock();
 8004c88:	f7ff ffd2 	bl	8004c30 <port_unlock.lto_priv.6>
}
 8004c8c:	bd10      	pop	{r4, pc}
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	20000958 	.word	0x20000958
 8004c94:	0800a800 	.word	0x0800a800
	...

08004ca0 <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 8004ca0:	b510      	push	{r4, lr}

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8004ca2:	f002 f9cd 	bl	8007040 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8004ca6:	f002 fa4b 	bl	8007140 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8004caa:	f002 fd41 	bl	8007730 <__factory_init>
#endif
}
 8004cae:	bd10      	pop	{r4, pc}

08004cb0 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8004cb0:	b500      	push	{lr}
 8004cb2:	b083      	sub	sp, #12
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8004cb4:	4b10      	ldr	r3, [pc, #64]	; (8004cf8 <chSysInit+0x48>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8004cba:	2300      	movs	r3, #0
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	e009      	b.n	8004cd4 <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 8004cc0:	4a0d      	ldr	r2, [pc, #52]	; (8004cf8 <chSysInit+0x48>)
 8004cc2:	9b01      	ldr	r3, [sp, #4]
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	18d3      	adds	r3, r2, r3
 8004cc8:	3304      	adds	r3, #4
 8004cca:	2200      	movs	r2, #0
 8004ccc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 8004cce:	9b01      	ldr	r3, [sp, #4]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	9301      	str	r3, [sp, #4]
 8004cd4:	9b01      	ldr	r3, [sp, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d0f2      	beq.n	8004cc0 <chSysInit+0x10>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8004cda:	f7ff ffe1 	bl	8004ca0 <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8004cde:	4a07      	ldr	r2, [pc, #28]	; (8004cfc <chSysInit+0x4c>)
 8004ce0:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <chSysInit+0x50>)
 8004ce2:	0011      	movs	r1, r2
 8004ce4:	0018      	movs	r0, r3
 8004ce6:	f001 f91b 	bl	8005f20 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8004cea:	4b03      	ldr	r3, [pc, #12]	; (8004cf8 <chSysInit+0x48>)
 8004cec:	2202      	movs	r2, #2
 8004cee:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 8004cf0:	f7ff ffae 	bl	8004c50 <chSysUnlock.lto_priv.4>
}
 8004cf4:	b003      	add	sp, #12
 8004cf6:	bd00      	pop	{pc}
 8004cf8:	20000950 	.word	0x20000950
 8004cfc:	0800a7ec 	.word	0x0800a7ec
 8004d00:	20000958 	.word	0x20000958
	...

08004d10 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8004d10:	b500      	push	{lr}
 8004d12:	b083      	sub	sp, #12
 8004d14:	9001      	str	r0, [sp, #4]

  port_disable();
 8004d16:	f7ff ff93 	bl	8004c40 <port_disable>

  /* Logging the event.*/
  __trace_halt(reason);

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8004d1a:	4b04      	ldr	r3, [pc, #16]	; (8004d2c <chSysHalt+0x1c>)
 8004d1c:	2188      	movs	r1, #136	; 0x88
 8004d1e:	9a01      	ldr	r2, [sp, #4]
 8004d20:	505a      	str	r2, [r3, r1]
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8004d22:	4b03      	ldr	r3, [pc, #12]	; (8004d30 <chSysHalt+0x20>)
 8004d24:	2203      	movs	r2, #3
 8004d26:	701a      	strb	r2, [r3, #0]
 8004d28:	e7fe      	b.n	8004d28 <chSysHalt+0x18>
 8004d2a:	46c0      	nop			; (mov r8, r8)
 8004d2c:	20000958 	.word	0x20000958
 8004d30:	20000950 	.word	0x20000950
	...

08004d40 <chSysGetIdleThreadX>:
 *
 * @return              Pointer to the idle thread.
 *
 * @xclass
 */
thread_t *chSysGetIdleThreadX(void) {
 8004d40:	b500      	push	{lr}
 8004d42:	b083      	sub	sp, #12
  thread_t *tp = threadref(currcore->rlist.pqueue.prev);
 8004d44:	4b09      	ldr	r3, [pc, #36]	; (8004d6c <chSysGetIdleThreadX+0x2c>)
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	9301      	str	r3, [sp, #4]

  chDbgAssert(tp->hdr.pqueue.prio == IDLEPRIO, "not idle thread");
 8004d4a:	9b01      	ldr	r3, [sp, #4]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	1e5a      	subs	r2, r3, #1
 8004d52:	4193      	sbcs	r3, r2
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d003      	beq.n	8004d62 <chSysGetIdleThreadX+0x22>
 8004d5a:	4b05      	ldr	r3, [pc, #20]	; (8004d70 <chSysGetIdleThreadX+0x30>)
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	f7ff ffd7 	bl	8004d10 <chSysHalt>

  return tp;
 8004d62:	9b01      	ldr	r3, [sp, #4]
}
 8004d64:	0018      	movs	r0, r3
 8004d66:	b003      	add	sp, #12
 8004d68:	bd00      	pop	{pc}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	20000958 	.word	0x20000958
 8004d70:	0800a80c 	.word	0x0800a80c
	...

08004d80 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 8004d80:	b510      	push	{r4, lr}
#if (CH_CFG_TIME_QUANTUM > 0) || (CH_DBG_THREADS_PROFILING == TRUE)
  thread_t *currtp = chThdGetSelfX();
#endif

  chDbgCheckClassI();
 8004d82:	f000 f92d 	bl	8004fe0 <chDbgCheckClassI>
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8004d86:	f000 fca3 	bl	80056d0 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 8004d8a:	bd10      	pop	{r4, pc}
 8004d8c:	0000      	movs	r0, r0
	...

08004d90 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8004d90:	b082      	sub	sp, #8
 8004d92:	9001      	str	r0, [sp, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8004d94:	4b03      	ldr	r3, [pc, #12]	; (8004da4 <chRFCUCollectFaultsI+0x14>)
 8004d96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d98:	9b01      	ldr	r3, [sp, #4]
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	4b01      	ldr	r3, [pc, #4]	; (8004da4 <chRFCUCollectFaultsI+0x14>)
 8004d9e:	635a      	str	r2, [r3, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8004da0:	b002      	add	sp, #8
 8004da2:	4770      	bx	lr
 8004da4:	20000958 	.word	0x20000958
	...

08004db0 <port_lock.lto_priv.7>:
 8004db0:	b672      	cpsid	i
}
 8004db2:	4770      	bx	lr
	...

08004dc0 <port_unlock.lto_priv.7>:
  __ASM volatile ("cpsie i" : : : "memory");
 8004dc0:	b662      	cpsie	i
}
 8004dc2:	4770      	bx	lr
	...

08004dd0 <port_lock_from_isr.lto_priv.3>:
static inline void port_lock_from_isr(void) {
 8004dd0:	b510      	push	{r4, lr}
  port_lock();
 8004dd2:	f7ff ffed 	bl	8004db0 <port_lock.lto_priv.7>
}
 8004dd6:	bd10      	pop	{r4, pc}
	...

08004de0 <port_unlock_from_isr.lto_priv.3>:
static inline void port_unlock_from_isr(void) {
 8004de0:	b510      	push	{r4, lr}
  port_unlock();
 8004de2:	f7ff ffed 	bl	8004dc0 <port_unlock.lto_priv.7>
}
 8004de6:	bd10      	pop	{r4, pc}
	...

08004df0 <__dbg_check_lock>:
/**
 * @brief   Guard code for @p chSysLock().
 *
 * @notapi
 */
void __dbg_check_lock(void) {
 8004df0:	b500      	push	{lr}
 8004df2:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004df4:	4b0d      	ldr	r3, [pc, #52]	; (8004e2c <__dbg_check_lock+0x3c>)
 8004df6:	9301      	str	r3, [sp, #4]

  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004df8:	9b01      	ldr	r3, [sp, #4]
 8004dfa:	228c      	movs	r2, #140	; 0x8c
 8004dfc:	589b      	ldr	r3, [r3, r2]
 8004dfe:	1e5a      	subs	r2, r3, #1
 8004e00:	4193      	sbcs	r3, r2
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d107      	bne.n	8004e18 <__dbg_check_lock+0x28>
 8004e08:	9b01      	ldr	r3, [sp, #4]
 8004e0a:	2290      	movs	r2, #144	; 0x90
 8004e0c:	589b      	ldr	r3, [r3, r2]
 8004e0e:	1e5a      	subs	r2, r3, #1
 8004e10:	4193      	sbcs	r3, r2
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d003      	beq.n	8004e20 <__dbg_check_lock+0x30>
               (oip->dbg.lock_cnt != (cnt_t)0))) {
    chSysHalt("SV#4");
 8004e18:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <__dbg_check_lock+0x40>)
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	f7ff ff78 	bl	8004d10 <chSysHalt>
  }
  oip->dbg.lock_cnt = (cnt_t)1;
 8004e20:	9b01      	ldr	r3, [sp, #4]
 8004e22:	2290      	movs	r2, #144	; 0x90
 8004e24:	2101      	movs	r1, #1
 8004e26:	5099      	str	r1, [r3, r2]
}
 8004e28:	b003      	add	sp, #12
 8004e2a:	bd00      	pop	{pc}
 8004e2c:	20000958 	.word	0x20000958
 8004e30:	0800a820 	.word	0x0800a820
	...

08004e40 <__dbg_check_unlock>:
/**
 * @brief   Guard code for @p chSysUnlock().
 *
 * @notapi
 */
void __dbg_check_unlock(void) {
 8004e40:	b500      	push	{lr}
 8004e42:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004e44:	4b0e      	ldr	r3, [pc, #56]	; (8004e80 <__dbg_check_unlock+0x40>)
 8004e46:	9301      	str	r3, [sp, #4]

  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004e48:	9b01      	ldr	r3, [sp, #4]
 8004e4a:	228c      	movs	r2, #140	; 0x8c
 8004e4c:	589b      	ldr	r3, [r3, r2]
 8004e4e:	1e5a      	subs	r2, r3, #1
 8004e50:	4193      	sbcs	r3, r2
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d108      	bne.n	8004e6a <__dbg_check_unlock+0x2a>
 8004e58:	9b01      	ldr	r3, [sp, #4]
 8004e5a:	2290      	movs	r2, #144	; 0x90
 8004e5c:	589b      	ldr	r3, [r3, r2]
 8004e5e:	1e5a      	subs	r2, r3, #1
 8004e60:	4313      	orrs	r3, r2
 8004e62:	0fdb      	lsrs	r3, r3, #31
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <__dbg_check_unlock+0x32>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#5");
 8004e6a:	4b06      	ldr	r3, [pc, #24]	; (8004e84 <__dbg_check_unlock+0x44>)
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f7ff ff4f 	bl	8004d10 <chSysHalt>
  }
  oip->dbg.lock_cnt = (cnt_t)0;
 8004e72:	9b01      	ldr	r3, [sp, #4]
 8004e74:	2290      	movs	r2, #144	; 0x90
 8004e76:	2100      	movs	r1, #0
 8004e78:	5099      	str	r1, [r3, r2]
}
 8004e7a:	b003      	add	sp, #12
 8004e7c:	bd00      	pop	{pc}
 8004e7e:	46c0      	nop			; (mov r8, r8)
 8004e80:	20000958 	.word	0x20000958
 8004e84:	0800a828 	.word	0x0800a828
	...

08004e90 <__dbg_check_lock_from_isr>:
/**
 * @brief   Guard code for @p chSysLockFromIsr().
 *
 * @notapi
 */
void __dbg_check_lock_from_isr(void) {
 8004e90:	b500      	push	{lr}
 8004e92:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004e94:	4b0e      	ldr	r3, [pc, #56]	; (8004ed0 <__dbg_check_lock_from_isr+0x40>)
 8004e96:	9301      	str	r3, [sp, #4]

  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8004e98:	9b01      	ldr	r3, [sp, #4]
 8004e9a:	228c      	movs	r2, #140	; 0x8c
 8004e9c:	589b      	ldr	r3, [r3, r2]
 8004e9e:	1e5a      	subs	r2, r3, #1
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	0fdb      	lsrs	r3, r3, #31
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d107      	bne.n	8004eba <__dbg_check_lock_from_isr+0x2a>
 8004eaa:	9b01      	ldr	r3, [sp, #4]
 8004eac:	2290      	movs	r2, #144	; 0x90
 8004eae:	589b      	ldr	r3, [r3, r2]
 8004eb0:	1e5a      	subs	r2, r3, #1
 8004eb2:	4193      	sbcs	r3, r2
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <__dbg_check_lock_from_isr+0x32>
               (oip->dbg.lock_cnt != (cnt_t)0))) {
    chSysHalt("SV#6");
 8004eba:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <__dbg_check_lock_from_isr+0x44>)
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	f7ff ff27 	bl	8004d10 <chSysHalt>
  }
  oip->dbg.lock_cnt = (cnt_t)1;
 8004ec2:	9b01      	ldr	r3, [sp, #4]
 8004ec4:	2290      	movs	r2, #144	; 0x90
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	5099      	str	r1, [r3, r2]
}
 8004eca:	b003      	add	sp, #12
 8004ecc:	bd00      	pop	{pc}
 8004ece:	46c0      	nop			; (mov r8, r8)
 8004ed0:	20000958 	.word	0x20000958
 8004ed4:	0800a830 	.word	0x0800a830
	...

08004ee0 <__dbg_check_unlock_from_isr>:
/**
 * @brief   Guard code for @p chSysUnlockFromIsr().
 *
 * @notapi
 */
void __dbg_check_unlock_from_isr(void) {
 8004ee0:	b500      	push	{lr}
 8004ee2:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004ee4:	4b0e      	ldr	r3, [pc, #56]	; (8004f20 <__dbg_check_unlock_from_isr+0x40>)
 8004ee6:	9301      	str	r3, [sp, #4]

  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8004ee8:	9b01      	ldr	r3, [sp, #4]
 8004eea:	228c      	movs	r2, #140	; 0x8c
 8004eec:	589b      	ldr	r3, [r3, r2]
 8004eee:	1e5a      	subs	r2, r3, #1
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	0fdb      	lsrs	r3, r3, #31
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d108      	bne.n	8004f0c <__dbg_check_unlock_from_isr+0x2c>
 8004efa:	9b01      	ldr	r3, [sp, #4]
 8004efc:	2290      	movs	r2, #144	; 0x90
 8004efe:	589b      	ldr	r3, [r3, r2]
 8004f00:	1e5a      	subs	r2, r3, #1
 8004f02:	4313      	orrs	r3, r2
 8004f04:	0fdb      	lsrs	r3, r3, #31
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <__dbg_check_unlock_from_isr+0x34>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#7");
 8004f0c:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <__dbg_check_unlock_from_isr+0x44>)
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f7ff fefe 	bl	8004d10 <chSysHalt>
  }
  oip->dbg.lock_cnt = (cnt_t)0;
 8004f14:	9b01      	ldr	r3, [sp, #4]
 8004f16:	2290      	movs	r2, #144	; 0x90
 8004f18:	2100      	movs	r1, #0
 8004f1a:	5099      	str	r1, [r3, r2]
}
 8004f1c:	b003      	add	sp, #12
 8004f1e:	bd00      	pop	{pc}
 8004f20:	20000958 	.word	0x20000958
 8004f24:	0800a838 	.word	0x0800a838
	...

08004f30 <__dbg_check_enter_isr>:
/**
 * @brief   Guard code for @p CH_IRQ_PROLOGUE().
 *
 * @notapi
 */
void __dbg_check_enter_isr(void) {
 8004f30:	b500      	push	{lr}
 8004f32:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004f34:	4b10      	ldr	r3, [pc, #64]	; (8004f78 <__dbg_check_enter_isr+0x48>)
 8004f36:	9301      	str	r3, [sp, #4]

  port_lock_from_isr();
 8004f38:	f7ff ff4a 	bl	8004dd0 <port_lock_from_isr.lto_priv.3>
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8004f3c:	9b01      	ldr	r3, [sp, #4]
 8004f3e:	228c      	movs	r2, #140	; 0x8c
 8004f40:	589b      	ldr	r3, [r3, r2]
 8004f42:	0fdb      	lsrs	r3, r3, #31
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d107      	bne.n	8004f5a <__dbg_check_enter_isr+0x2a>
 8004f4a:	9b01      	ldr	r3, [sp, #4]
 8004f4c:	2290      	movs	r2, #144	; 0x90
 8004f4e:	589b      	ldr	r3, [r3, r2]
 8004f50:	1e5a      	subs	r2, r3, #1
 8004f52:	4193      	sbcs	r3, r2
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <__dbg_check_enter_isr+0x32>
               (oip->dbg.lock_cnt != (cnt_t)0))) {
    chSysHalt("SV#8");
 8004f5a:	4b08      	ldr	r3, [pc, #32]	; (8004f7c <__dbg_check_enter_isr+0x4c>)
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	f7ff fed7 	bl	8004d10 <chSysHalt>
  }
  oip->dbg.isr_cnt++;
 8004f62:	9b01      	ldr	r3, [sp, #4]
 8004f64:	228c      	movs	r2, #140	; 0x8c
 8004f66:	589b      	ldr	r3, [r3, r2]
 8004f68:	1c5a      	adds	r2, r3, #1
 8004f6a:	9b01      	ldr	r3, [sp, #4]
 8004f6c:	218c      	movs	r1, #140	; 0x8c
 8004f6e:	505a      	str	r2, [r3, r1]
  port_unlock_from_isr();
 8004f70:	f7ff ff36 	bl	8004de0 <port_unlock_from_isr.lto_priv.3>
}
 8004f74:	b003      	add	sp, #12
 8004f76:	bd00      	pop	{pc}
 8004f78:	20000958 	.word	0x20000958
 8004f7c:	0800a840 	.word	0x0800a840

08004f80 <__dbg_check_leave_isr>:
/**
 * @brief   Guard code for @p CH_IRQ_EPILOGUE().
 *
 * @notapi
 */
void __dbg_check_leave_isr(void) {
 8004f80:	b500      	push	{lr}
 8004f82:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004f84:	4b11      	ldr	r3, [pc, #68]	; (8004fcc <__dbg_check_leave_isr+0x4c>)
 8004f86:	9301      	str	r3, [sp, #4]

  port_lock_from_isr();
 8004f88:	f7ff ff22 	bl	8004dd0 <port_lock_from_isr.lto_priv.3>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8004f8c:	9b01      	ldr	r3, [sp, #4]
 8004f8e:	228c      	movs	r2, #140	; 0x8c
 8004f90:	589b      	ldr	r3, [r3, r2]
 8004f92:	1e5a      	subs	r2, r3, #1
 8004f94:	4313      	orrs	r3, r2
 8004f96:	0fdb      	lsrs	r3, r3, #31
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d107      	bne.n	8004fae <__dbg_check_leave_isr+0x2e>
 8004f9e:	9b01      	ldr	r3, [sp, #4]
 8004fa0:	2290      	movs	r2, #144	; 0x90
 8004fa2:	589b      	ldr	r3, [r3, r2]
 8004fa4:	1e5a      	subs	r2, r3, #1
 8004fa6:	4193      	sbcs	r3, r2
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <__dbg_check_leave_isr+0x36>
               (oip->dbg.lock_cnt != (cnt_t)0))) {
    chSysHalt("SV#9");
 8004fae:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <__dbg_check_leave_isr+0x50>)
 8004fb0:	0018      	movs	r0, r3
 8004fb2:	f7ff fead 	bl	8004d10 <chSysHalt>
  }
  oip->dbg.isr_cnt--;
 8004fb6:	9b01      	ldr	r3, [sp, #4]
 8004fb8:	228c      	movs	r2, #140	; 0x8c
 8004fba:	589b      	ldr	r3, [r3, r2]
 8004fbc:	1e5a      	subs	r2, r3, #1
 8004fbe:	9b01      	ldr	r3, [sp, #4]
 8004fc0:	218c      	movs	r1, #140	; 0x8c
 8004fc2:	505a      	str	r2, [r3, r1]
  port_unlock_from_isr();
 8004fc4:	f7ff ff0c 	bl	8004de0 <port_unlock_from_isr.lto_priv.3>
}
 8004fc8:	b003      	add	sp, #12
 8004fca:	bd00      	pop	{pc}
 8004fcc:	20000958 	.word	0x20000958
 8004fd0:	0800a848 	.word	0x0800a848
	...

08004fe0 <chDbgCheckClassI>:
 *          an I-class API function. A panic is generated if the state is
 *          not compatible.
 *
 * @api
 */
void chDbgCheckClassI(void) {
 8004fe0:	b500      	push	{lr}
 8004fe2:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8004fe4:	4b0b      	ldr	r3, [pc, #44]	; (8005014 <chDbgCheckClassI+0x34>)
 8004fe6:	9301      	str	r3, [sp, #4]

  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8004fe8:	9b01      	ldr	r3, [sp, #4]
 8004fea:	228c      	movs	r2, #140	; 0x8c
 8004fec:	589b      	ldr	r3, [r3, r2]
 8004fee:	0fdb      	lsrs	r3, r3, #31
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d108      	bne.n	8005008 <chDbgCheckClassI+0x28>
 8004ff6:	9b01      	ldr	r3, [sp, #4]
 8004ff8:	2290      	movs	r2, #144	; 0x90
 8004ffa:	589b      	ldr	r3, [r3, r2]
 8004ffc:	1e5a      	subs	r2, r3, #1
 8004ffe:	4313      	orrs	r3, r2
 8005000:	0fdb      	lsrs	r3, r3, #31
 8005002:	b2db      	uxtb	r3, r3
 8005004:	2b00      	cmp	r3, #0
 8005006:	d003      	beq.n	8005010 <chDbgCheckClassI+0x30>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#10");
 8005008:	4b03      	ldr	r3, [pc, #12]	; (8005018 <chDbgCheckClassI+0x38>)
 800500a:	0018      	movs	r0, r3
 800500c:	f7ff fe80 	bl	8004d10 <chSysHalt>
  }
}
 8005010:	b003      	add	sp, #12
 8005012:	bd00      	pop	{pc}
 8005014:	20000958 	.word	0x20000958
 8005018:	0800a850 	.word	0x0800a850
 800501c:	00000000 	.word	0x00000000

08005020 <chDbgCheckClassS>:
 *          an S-class API function. A panic is generated if the state is
 *          not compatible.
 *
 * @api
 */
void chDbgCheckClassS(void) {
 8005020:	b500      	push	{lr}
 8005022:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8005024:	4b0c      	ldr	r3, [pc, #48]	; (8005058 <chDbgCheckClassS+0x38>)
 8005026:	9301      	str	r3, [sp, #4]

  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8005028:	9b01      	ldr	r3, [sp, #4]
 800502a:	228c      	movs	r2, #140	; 0x8c
 800502c:	589b      	ldr	r3, [r3, r2]
 800502e:	1e5a      	subs	r2, r3, #1
 8005030:	4193      	sbcs	r3, r2
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b00      	cmp	r3, #0
 8005036:	d108      	bne.n	800504a <chDbgCheckClassS+0x2a>
 8005038:	9b01      	ldr	r3, [sp, #4]
 800503a:	2290      	movs	r2, #144	; 0x90
 800503c:	589b      	ldr	r3, [r3, r2]
 800503e:	1e5a      	subs	r2, r3, #1
 8005040:	4313      	orrs	r3, r2
 8005042:	0fdb      	lsrs	r3, r3, #31
 8005044:	b2db      	uxtb	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <chDbgCheckClassS+0x32>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#11");
 800504a:	4b04      	ldr	r3, [pc, #16]	; (800505c <chDbgCheckClassS+0x3c>)
 800504c:	0018      	movs	r0, r3
 800504e:	f7ff fe5f 	bl	8004d10 <chSysHalt>
  }
}
 8005052:	b003      	add	sp, #12
 8005054:	bd00      	pop	{pc}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	20000958 	.word	0x20000958
 800505c:	0800a858 	.word	0x0800a858

08005060 <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 8005060:	b500      	push	{lr}
 8005062:	b083      	sub	sp, #12
 8005064:	0002      	movs	r2, r0
 8005066:	9100      	str	r1, [sp, #0]
 8005068:	466b      	mov	r3, sp
 800506a:	3306      	adds	r3, #6
 800506c:	801a      	strh	r2, [r3, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 800506e:	9900      	ldr	r1, [sp, #0]
 8005070:	2380      	movs	r3, #128	; 0x80
 8005072:	025a      	lsls	r2, r3, #9
 8005074:	2300      	movs	r3, #0
 8005076:	4291      	cmp	r1, r2
 8005078:	415b      	adcs	r3, r3
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b00      	cmp	r3, #0
 800507e:	d003      	beq.n	8005088 <chTimeAddX+0x28>
 8005080:	4b06      	ldr	r3, [pc, #24]	; (800509c <chTimeAddX+0x3c>)
 8005082:	0018      	movs	r0, r3
 8005084:	f7ff fe44 	bl	8004d10 <chSysHalt>
#endif

  return systime + (systime_t)interval;
 8005088:	9b00      	ldr	r3, [sp, #0]
 800508a:	b29a      	uxth	r2, r3
 800508c:	466b      	mov	r3, sp
 800508e:	3306      	adds	r3, #6
 8005090:	881b      	ldrh	r3, [r3, #0]
 8005092:	18d3      	adds	r3, r2, r3
 8005094:	b29b      	uxth	r3, r3
}
 8005096:	0018      	movs	r0, r3
 8005098:	b003      	add	sp, #12
 800509a:	bd00      	pop	{pc}
 800509c:	0800a860 	.word	0x0800a860

080050a0 <chTimeDiffX.lto_priv.0>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 80050a0:	b082      	sub	sp, #8
 80050a2:	0002      	movs	r2, r0
 80050a4:	466b      	mov	r3, sp
 80050a6:	3306      	adds	r3, #6
 80050a8:	801a      	strh	r2, [r3, #0]
 80050aa:	ab01      	add	r3, sp, #4
 80050ac:	1c0a      	adds	r2, r1, #0
 80050ae:	801a      	strh	r2, [r3, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 80050b0:	aa01      	add	r2, sp, #4
 80050b2:	466b      	mov	r3, sp
 80050b4:	3306      	adds	r3, #6
 80050b6:	8812      	ldrh	r2, [r2, #0]
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	b29b      	uxth	r3, r3
  /*lint -restore*/
}
 80050be:	0018      	movs	r0, r3
 80050c0:	b002      	add	sp, #8
 80050c2:	4770      	bx	lr
	...

080050d0 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 80050d0:	b082      	sub	sp, #8
 80050d2:	9001      	str	r0, [sp, #4]

  return (bool)(dlhp == dlhp->next);
 80050d4:	9b01      	ldr	r3, [sp, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	9a01      	ldr	r2, [sp, #4]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	425a      	negs	r2, r3
 80050de:	4153      	adcs	r3, r2
 80050e0:	b2db      	uxtb	r3, r3
}
 80050e2:	0018      	movs	r0, r3
 80050e4:	b002      	add	sp, #8
 80050e6:	4770      	bx	lr
	...

080050f0 <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 80050f0:	b082      	sub	sp, #8
 80050f2:	9001      	str	r0, [sp, #4]
 80050f4:	9100      	str	r1, [sp, #0]

  return (bool)(dlhp->next == dlp);
 80050f6:	9b01      	ldr	r3, [sp, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	9a00      	ldr	r2, [sp, #0]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	425a      	negs	r2, r3
 8005100:	4153      	adcs	r3, r2
 8005102:	b2db      	uxtb	r3, r3
}
 8005104:	0018      	movs	r0, r3
 8005106:	b002      	add	sp, #8
 8005108:	4770      	bx	lr
 800510a:	46c0      	nop			; (mov r8, r8)
 800510c:	0000      	movs	r0, r0
	...

08005110 <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8005110:	b084      	sub	sp, #16
 8005112:	9003      	str	r0, [sp, #12]
 8005114:	9102      	str	r1, [sp, #8]
 8005116:	9201      	str	r2, [sp, #4]

  dlp->delta      = delta;
 8005118:	9b02      	ldr	r3, [sp, #8]
 800511a:	9a01      	ldr	r2, [sp, #4]
 800511c:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 800511e:	9b02      	ldr	r3, [sp, #8]
 8005120:	9a03      	ldr	r2, [sp, #12]
 8005122:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 8005124:	9b02      	ldr	r3, [sp, #8]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	9b02      	ldr	r3, [sp, #8]
 800512c:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 800512e:	9b02      	ldr	r3, [sp, #8]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	9a02      	ldr	r2, [sp, #8]
 8005134:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8005136:	9b03      	ldr	r3, [sp, #12]
 8005138:	9a02      	ldr	r2, [sp, #8]
 800513a:	601a      	str	r2, [r3, #0]
}
 800513c:	b004      	add	sp, #16
 800513e:	4770      	bx	lr

08005140 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8005140:	b084      	sub	sp, #16
 8005142:	9003      	str	r0, [sp, #12]
 8005144:	9102      	str	r1, [sp, #8]
 8005146:	9201      	str	r2, [sp, #4]

  dlp->delta      = delta;
 8005148:	9b02      	ldr	r3, [sp, #8]
 800514a:	9a01      	ldr	r2, [sp, #4]
 800514c:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 800514e:	9b02      	ldr	r3, [sp, #8]
 8005150:	9a03      	ldr	r2, [sp, #12]
 8005152:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8005154:	9b02      	ldr	r3, [sp, #8]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	9b02      	ldr	r3, [sp, #8]
 800515c:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 800515e:	9b02      	ldr	r3, [sp, #8]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	9a02      	ldr	r2, [sp, #8]
 8005164:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8005166:	9b03      	ldr	r3, [sp, #12]
 8005168:	9a02      	ldr	r2, [sp, #8]
 800516a:	605a      	str	r2, [r3, #4]
}
 800516c:	b004      	add	sp, #16
 800516e:	4770      	bx	lr

08005170 <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 8005170:	b500      	push	{lr}
 8005172:	b087      	sub	sp, #28
 8005174:	9003      	str	r0, [sp, #12]
 8005176:	9102      	str	r1, [sp, #8]
 8005178:	9201      	str	r2, [sp, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 800517a:	9b03      	ldr	r3, [sp, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	9305      	str	r3, [sp, #20]
 8005180:	e013      	b.n	80051aa <ch_dlist_insert+0x3a>
  while (likely(dlp->delta < delta)) {
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");
 8005182:	9a05      	ldr	r2, [sp, #20]
 8005184:	9b02      	ldr	r3, [sp, #8]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	425a      	negs	r2, r3
 800518a:	4153      	adcs	r3, r2
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <ch_dlist_insert+0x2a>
 8005192:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <ch_dlist_insert+0x70>)
 8005194:	0018      	movs	r0, r3
 8005196:	f7ff fdbb 	bl	8004d10 <chSysHalt>

    delta -= dlp->delta;
 800519a:	9b05      	ldr	r3, [sp, #20]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	9a01      	ldr	r2, [sp, #4]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	9301      	str	r3, [sp, #4]
    dlp = dlp->next;
 80051a4:	9b05      	ldr	r3, [sp, #20]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	9305      	str	r3, [sp, #20]
  while (likely(dlp->delta < delta)) {
 80051aa:	9b05      	ldr	r3, [sp, #20]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	9b01      	ldr	r3, [sp, #4]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	419b      	sbcs	r3, r3
 80051b4:	425b      	negs	r3, r3
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1e2      	bne.n	8005182 <ch_dlist_insert+0x12>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 80051bc:	9a01      	ldr	r2, [sp, #4]
 80051be:	9902      	ldr	r1, [sp, #8]
 80051c0:	9b05      	ldr	r3, [sp, #20]
 80051c2:	0018      	movs	r0, r3
 80051c4:	f7ff ffbc 	bl	8005140 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 80051c8:	9b05      	ldr	r3, [sp, #20]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	9b01      	ldr	r3, [sp, #4]
 80051ce:	1ad2      	subs	r2, r2, r3
 80051d0:	9b05      	ldr	r3, [sp, #20]
 80051d2:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 80051d4:	9b03      	ldr	r3, [sp, #12]
 80051d6:	2201      	movs	r2, #1
 80051d8:	4252      	negs	r2, r2
 80051da:	609a      	str	r2, [r3, #8]
}
 80051dc:	b007      	add	sp, #28
 80051de:	bd00      	pop	{pc}
 80051e0:	0800a86c 	.word	0x0800a86c
	...

080051f0 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 80051f0:	b084      	sub	sp, #16
 80051f2:	9001      	str	r0, [sp, #4]
  ch_delta_list_t *dlp = dlhp->next;
 80051f4:	9b01      	ldr	r3, [sp, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	9303      	str	r3, [sp, #12]

  dlhp->next       = dlp->next;
 80051fa:	9b03      	ldr	r3, [sp, #12]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	9b01      	ldr	r3, [sp, #4]
 8005200:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8005202:	9b01      	ldr	r3, [sp, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	9a01      	ldr	r2, [sp, #4]
 8005208:	605a      	str	r2, [r3, #4]

  return dlp;
 800520a:	9b03      	ldr	r3, [sp, #12]
}
 800520c:	0018      	movs	r0, r3
 800520e:	b004      	add	sp, #16
 8005210:	4770      	bx	lr
 8005212:	46c0      	nop			; (mov r8, r8)
	...

08005220 <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8005220:	b082      	sub	sp, #8
 8005222:	9001      	str	r0, [sp, #4]

  dlp->prev->next = dlp->next;
 8005224:	9b01      	ldr	r3, [sp, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	9a01      	ldr	r2, [sp, #4]
 800522a:	6812      	ldr	r2, [r2, #0]
 800522c:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 800522e:	9b01      	ldr	r3, [sp, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	9a01      	ldr	r2, [sp, #4]
 8005234:	6852      	ldr	r2, [r2, #4]
 8005236:	605a      	str	r2, [r3, #4]

  return dlp;
 8005238:	9b01      	ldr	r3, [sp, #4]
}
 800523a:	0018      	movs	r0, r3
 800523c:	b002      	add	sp, #8
 800523e:	4770      	bx	lr

08005240 <port_lock.lto_priv.8>:
  __ASM volatile ("cpsid i" : : : "memory");
 8005240:	b672      	cpsid	i
}
 8005242:	4770      	bx	lr
	...

08005250 <port_unlock.lto_priv.8>:
  __ASM volatile ("cpsie i" : : : "memory");
 8005250:	b662      	cpsie	i
}
 8005252:	4770      	bx	lr
	...

08005260 <port_lock_from_isr.lto_priv.4>:
static inline void port_lock_from_isr(void) {
 8005260:	b510      	push	{r4, lr}
  port_lock();
 8005262:	f7ff ffed 	bl	8005240 <port_lock.lto_priv.8>
}
 8005266:	bd10      	pop	{r4, pc}
	...

08005270 <port_unlock_from_isr.lto_priv.4>:
static inline void port_unlock_from_isr(void) {
 8005270:	b510      	push	{r4, lr}
  port_unlock();
 8005272:	f7ff ffed 	bl	8005250 <port_unlock.lto_priv.8>
}
 8005276:	bd10      	pop	{r4, pc}
	...

08005280 <port_timer_start_alarm>:
 *
 * @param[in] time      the time to be set for the first alarm
 *
 * @notapi
 */
static inline void port_timer_start_alarm(systime_t time) {
 8005280:	b500      	push	{lr}
 8005282:	b083      	sub	sp, #12
 8005284:	0002      	movs	r2, r0
 8005286:	466b      	mov	r3, sp
 8005288:	3306      	adds	r3, #6
 800528a:	801a      	strh	r2, [r3, #0]

  stStartAlarm(time);
 800528c:	466b      	mov	r3, sp
 800528e:	3306      	adds	r3, #6
 8005290:	881b      	ldrh	r3, [r3, #0]
 8005292:	0018      	movs	r0, r3
 8005294:	f7fd ff74 	bl	8003180 <stStartAlarm>
}
 8005298:	b003      	add	sp, #12
 800529a:	bd00      	pop	{pc}
 800529c:	0000      	movs	r0, r0
	...

080052a0 <port_timer_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void port_timer_stop_alarm(void) {
 80052a0:	b510      	push	{r4, lr}

  stStopAlarm();
 80052a2:	f7fd ff85 	bl	80031b0 <stStopAlarm>
}
 80052a6:	bd10      	pop	{r4, pc}
	...

080052b0 <port_timer_set_alarm>:
 *
 * @param[in] time      the time to be set for the next alarm
 *
 * @notapi
 */
static inline void port_timer_set_alarm(systime_t time) {
 80052b0:	b500      	push	{lr}
 80052b2:	b083      	sub	sp, #12
 80052b4:	0002      	movs	r2, r0
 80052b6:	466b      	mov	r3, sp
 80052b8:	3306      	adds	r3, #6
 80052ba:	801a      	strh	r2, [r3, #0]

  stSetAlarm(time);
 80052bc:	466b      	mov	r3, sp
 80052be:	3306      	adds	r3, #6
 80052c0:	881b      	ldrh	r3, [r3, #0]
 80052c2:	0018      	movs	r0, r3
 80052c4:	f7fd ff7c 	bl	80031c0 <stSetAlarm>
}
 80052c8:	b003      	add	sp, #12
 80052ca:	bd00      	pop	{pc}
 80052cc:	0000      	movs	r0, r0
	...

080052d0 <port_timer_get_time.lto_priv.0>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 80052d0:	b510      	push	{r4, lr}

  return stGetCounter();
 80052d2:	f7fd ff4d 	bl	8003170 <stGetCounter>
 80052d6:	0003      	movs	r3, r0
}
 80052d8:	0018      	movs	r0, r3
 80052da:	bd10      	pop	{r4, pc}
 80052dc:	0000      	movs	r0, r0
	...

080052e0 <chSysLockFromISR.lto_priv.3>:
static inline void chSysLockFromISR(void) {
 80052e0:	b510      	push	{r4, lr}
  port_lock_from_isr();
 80052e2:	f7ff ffbd 	bl	8005260 <port_lock_from_isr.lto_priv.4>
  __dbg_check_lock_from_isr();
 80052e6:	f7ff fdd3 	bl	8004e90 <__dbg_check_lock_from_isr>
}
 80052ea:	bd10      	pop	{r4, pc}
 80052ec:	0000      	movs	r0, r0
	...

080052f0 <chSysUnlockFromISR.lto_priv.3>:
static inline void chSysUnlockFromISR(void) {
 80052f0:	b510      	push	{r4, lr}
  __dbg_check_unlock_from_isr();
 80052f2:	f7ff fdf5 	bl	8004ee0 <__dbg_check_unlock_from_isr>
  port_unlock_from_isr();
 80052f6:	f7ff ffbb 	bl	8005270 <port_unlock_from_isr.lto_priv.4>
}
 80052fa:	bd10      	pop	{r4, pc}
 80052fc:	0000      	movs	r0, r0
	...

08005300 <chVTGetSystemTimeX.lto_priv.0>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 8005300:	b510      	push	{r4, lr}

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 8005302:	f7ff ffe5 	bl	80052d0 <port_timer_get_time.lto_priv.0>
 8005306:	0003      	movs	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8005308:	0018      	movs	r0, r3
 800530a:	bd10      	pop	{r4, pc}
 800530c:	0000      	movs	r0, r0
	...

08005310 <chVTIsArmedI.lto_priv.0>:
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8005310:	b500      	push	{lr}
 8005312:	b083      	sub	sp, #12
 8005314:	9001      	str	r0, [sp, #4]

  chDbgCheckClassI();
 8005316:	f7ff fe63 	bl	8004fe0 <chDbgCheckClassI>

  return (bool)(vtp->dlist.next != NULL);
 800531a:	9b01      	ldr	r3, [sp, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	1e5a      	subs	r2, r3, #1
 8005320:	4193      	sbcs	r3, r2
 8005322:	b2db      	uxtb	r3, r3
}
 8005324:	0018      	movs	r0, r3
 8005326:	b003      	add	sp, #12
 8005328:	bd00      	pop	{pc}
 800532a:	46c0      	nop			; (mov r8, r8)
 800532c:	0000      	movs	r0, r0
	...

08005330 <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8005330:	b510      	push	{r4, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	0002      	movs	r2, r0
 8005336:	9100      	str	r1, [sp, #0]
 8005338:	466b      	mov	r3, sp
 800533a:	3306      	adds	r3, #6
 800533c:	801a      	strh	r2, [r3, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 800533e:	2302      	movs	r3, #2
 8005340:	9305      	str	r3, [sp, #20]

  if (delay < currdelta) {
 8005342:	9a00      	ldr	r2, [sp, #0]
 8005344:	9b05      	ldr	r3, [sp, #20]
 8005346:	429a      	cmp	r2, r3
 8005348:	d202      	bcs.n	8005350 <vt_set_alarm+0x20>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 800534a:	9b05      	ldr	r3, [sp, #20]
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	e007      	b.n	8005360 <vt_set_alarm+0x30>
  }
#if CH_CFG_INTERVALS_SIZE > CH_CFG_ST_RESOLUTION
  else if (delay > VT_MAX_DELAY) {
 8005350:	9a00      	ldr	r2, [sp, #0]
 8005352:	23ff      	movs	r3, #255	; 0xff
 8005354:	021b      	lsls	r3, r3, #8
 8005356:	429a      	cmp	r2, r3
 8005358:	d902      	bls.n	8005360 <vt_set_alarm+0x30>
    /* The delta could be too large for the physical timer to handle
       this can happen when: sizeof (systime_t) < sizeof (sysinterval_t).*/
    delay = VT_MAX_DELAY;
 800535a:	23ff      	movs	r3, #255	; 0xff
 800535c:	021b      	lsls	r3, r3, #8
 800535e:	9300      	str	r3, [sp, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8005360:	9a00      	ldr	r2, [sp, #0]
 8005362:	466b      	mov	r3, sp
 8005364:	3306      	adds	r3, #6
 8005366:	881b      	ldrh	r3, [r3, #0]
 8005368:	0011      	movs	r1, r2
 800536a:	0018      	movs	r0, r3
 800536c:	f7ff fe78 	bl	8005060 <chTimeAddX>
 8005370:	0003      	movs	r3, r0
 8005372:	0018      	movs	r0, r3
 8005374:	f7ff ff9c 	bl	80052b0 <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8005378:	2412      	movs	r4, #18
 800537a:	446c      	add	r4, sp
 800537c:	f7ff ffc0 	bl	8005300 <chVTGetSystemTimeX.lto_priv.0>
 8005380:	0003      	movs	r3, r0
 8005382:	8023      	strh	r3, [r4, #0]
    nowdelta = chTimeDiffX(now, newnow);
 8005384:	2312      	movs	r3, #18
 8005386:	446b      	add	r3, sp
 8005388:	881a      	ldrh	r2, [r3, #0]
 800538a:	466b      	mov	r3, sp
 800538c:	3306      	adds	r3, #6
 800538e:	881b      	ldrh	r3, [r3, #0]
 8005390:	0011      	movs	r1, r2
 8005392:	0018      	movs	r0, r3
 8005394:	f7ff fe84 	bl	80050a0 <chTimeDiffX.lto_priv.0>
 8005398:	0003      	movs	r3, r0
 800539a:	9303      	str	r3, [sp, #12]
    if (likely(nowdelta < delay)) {
 800539c:	9a03      	ldr	r2, [sp, #12]
 800539e:	9b00      	ldr	r3, [sp, #0]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	419b      	sbcs	r3, r3
 80053a4:	425b      	negs	r3, r3
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10b      	bne.n	80053c4 <vt_set_alarm+0x94>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 80053ac:	9b05      	ldr	r3, [sp, #20]
 80053ae:	3301      	adds	r3, #1
 80053b0:	9305      	str	r3, [sp, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 80053b2:	466b      	mov	r3, sp
 80053b4:	3306      	adds	r3, #6
 80053b6:	2212      	movs	r2, #18
 80053b8:	446a      	add	r2, sp
 80053ba:	8812      	ldrh	r2, [r2, #0]
 80053bc:	801a      	strh	r2, [r3, #0]
    delay = currdelta;
 80053be:	9b05      	ldr	r3, [sp, #20]
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	e7cd      	b.n	8005360 <vt_set_alarm+0x30>
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80053c4:	9b05      	ldr	r3, [sp, #20]
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d902      	bls.n	80053d0 <vt_set_alarm+0xa0>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80053ca:	2001      	movs	r0, #1
 80053cc:	f7ff fce0 	bl	8004d90 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 80053d0:	b006      	add	sp, #24
 80053d2:	bd10      	pop	{r4, pc}
	...

080053e0 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 80053e0:	b510      	push	{r4, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	9003      	str	r0, [sp, #12]
 80053e6:	9102      	str	r1, [sp, #8]
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	466b      	mov	r3, sp
 80053ec:	3306      	adds	r3, #6
 80053ee:	801a      	strh	r2, [r3, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80053f0:	9b03      	ldr	r3, [sp, #12]
 80053f2:	466a      	mov	r2, sp
 80053f4:	3206      	adds	r2, #6
 80053f6:	8812      	ldrh	r2, [r2, #0]
 80053f8:	819a      	strh	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 80053fa:	9b03      	ldr	r3, [sp, #12]
 80053fc:	9902      	ldr	r1, [sp, #8]
 80053fe:	9a00      	ldr	r2, [sp, #0]
 8005400:	0018      	movs	r0, r3
 8005402:	f7ff fe85 	bl	8005110 <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8005406:	2302      	movs	r3, #2
 8005408:	9305      	str	r3, [sp, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 800540a:	9a00      	ldr	r2, [sp, #0]
 800540c:	9b05      	ldr	r3, [sp, #20]
 800540e:	429a      	cmp	r2, r3
 8005410:	d202      	bcs.n	8005418 <vt_insert_first+0x38>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8005412:	9b05      	ldr	r3, [sp, #20]
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	e007      	b.n	8005428 <vt_insert_first+0x48>
  }
#if CH_CFG_INTERVALS_SIZE > CH_CFG_ST_RESOLUTION
  else if (delay > VT_MAX_DELAY) {
 8005418:	9a00      	ldr	r2, [sp, #0]
 800541a:	23ff      	movs	r3, #255	; 0xff
 800541c:	021b      	lsls	r3, r3, #8
 800541e:	429a      	cmp	r2, r3
 8005420:	d902      	bls.n	8005428 <vt_insert_first+0x48>
    /* The delta could be too large for the physical timer to handle
       this can happen when: sizeof (systime_t) < sizeof (sysinterval_t).*/
    delay = VT_MAX_DELAY;
 8005422:	23ff      	movs	r3, #255	; 0xff
 8005424:	021b      	lsls	r3, r3, #8
 8005426:	9300      	str	r3, [sp, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8005428:	9b03      	ldr	r3, [sp, #12]
 800542a:	899b      	ldrh	r3, [r3, #12]
 800542c:	9a00      	ldr	r2, [sp, #0]
 800542e:	0011      	movs	r1, r2
 8005430:	0018      	movs	r0, r3
 8005432:	f7ff fe15 	bl	8005060 <chTimeAddX>
 8005436:	0003      	movs	r3, r0
 8005438:	0018      	movs	r0, r3
 800543a:	f7ff ff21 	bl	8005280 <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 800543e:	2412      	movs	r4, #18
 8005440:	446c      	add	r4, sp
 8005442:	f7ff ff5d 	bl	8005300 <chVTGetSystemTimeX.lto_priv.0>
 8005446:	0003      	movs	r3, r0
 8005448:	8023      	strh	r3, [r4, #0]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 800544a:	2312      	movs	r3, #18
 800544c:	446b      	add	r3, sp
 800544e:	881a      	ldrh	r2, [r3, #0]
 8005450:	466b      	mov	r3, sp
 8005452:	3306      	adds	r3, #6
 8005454:	881b      	ldrh	r3, [r3, #0]
 8005456:	0011      	movs	r1, r2
 8005458:	0018      	movs	r0, r3
 800545a:	f7ff fe21 	bl	80050a0 <chTimeDiffX.lto_priv.0>
 800545e:	0002      	movs	r2, r0
 8005460:	9b00      	ldr	r3, [sp, #0]
 8005462:	429a      	cmp	r2, r3
 8005464:	419b      	sbcs	r3, r3
 8005466:	425b      	negs	r3, r3
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d117      	bne.n	800549e <vt_insert_first+0xbe>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 800546e:	9b05      	ldr	r3, [sp, #20]
 8005470:	3301      	adds	r3, #1
 8005472:	9305      	str	r3, [sp, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8005474:	9a05      	ldr	r2, [sp, #20]
 8005476:	466b      	mov	r3, sp
 8005478:	3306      	adds	r3, #6
 800547a:	881b      	ldrh	r3, [r3, #0]
 800547c:	0011      	movs	r1, r2
 800547e:	0018      	movs	r0, r3
 8005480:	f7ff fdee 	bl	8005060 <chTimeAddX>
 8005484:	0003      	movs	r3, r0
 8005486:	0018      	movs	r0, r3
 8005488:	f7ff ff12 	bl	80052b0 <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 800548c:	466b      	mov	r3, sp
 800548e:	3306      	adds	r3, #6
 8005490:	2212      	movs	r2, #18
 8005492:	446a      	add	r2, sp
 8005494:	8812      	ldrh	r2, [r2, #0]
 8005496:	801a      	strh	r2, [r3, #0]
    delay = currdelta;
 8005498:	9b05      	ldr	r3, [sp, #20]
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	e7cf      	b.n	800543e <vt_insert_first+0x5e>
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 800549e:	9b05      	ldr	r3, [sp, #20]
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d902      	bls.n	80054aa <vt_insert_first+0xca>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80054a4:	2001      	movs	r0, #1
 80054a6:	f7ff fc73 	bl	8004d90 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 80054aa:	b006      	add	sp, #24
 80054ac:	bd10      	pop	{r4, pc}
 80054ae:	46c0      	nop			; (mov r8, r8)

080054b0 <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 80054b0:	b510      	push	{r4, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	9003      	str	r0, [sp, #12]
 80054b6:	9102      	str	r1, [sp, #8]
 80054b8:	9201      	str	r2, [sp, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 80054ba:	241a      	movs	r4, #26
 80054bc:	446c      	add	r4, sp
 80054be:	f7ff ff1f 	bl	8005300 <chVTGetSystemTimeX.lto_priv.0>
 80054c2:	0003      	movs	r3, r0
 80054c4:	8023      	strh	r3, [r4, #0]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80054c6:	9b03      	ldr	r3, [sp, #12]
 80054c8:	0018      	movs	r0, r3
 80054ca:	f7ff fe01 	bl	80050d0 <ch_dlist_isempty>
 80054ce:	1e03      	subs	r3, r0, #0
 80054d0:	d009      	beq.n	80054e6 <vt_enqueue+0x36>

      vt_insert_first(vtlp, vtp, now, delay);
 80054d2:	9c01      	ldr	r4, [sp, #4]
 80054d4:	231a      	movs	r3, #26
 80054d6:	446b      	add	r3, sp
 80054d8:	881a      	ldrh	r2, [r3, #0]
 80054da:	9902      	ldr	r1, [sp, #8]
 80054dc:	9803      	ldr	r0, [sp, #12]
 80054de:	0023      	movs	r3, r4
 80054e0:	f7ff ff7e 	bl	80053e0 <vt_insert_first>
 80054e4:	e028      	b.n	8005538 <vt_enqueue+0x88>
      return;
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80054e6:	9b03      	ldr	r3, [sp, #12]
 80054e8:	899a      	ldrh	r2, [r3, #12]
 80054ea:	231a      	movs	r3, #26
 80054ec:	446b      	add	r3, sp
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	0019      	movs	r1, r3
 80054f2:	0010      	movs	r0, r2
 80054f4:	f7ff fdd4 	bl	80050a0 <chTimeDiffX.lto_priv.0>
 80054f8:	0003      	movs	r3, r0
 80054fa:	9305      	str	r3, [sp, #20]
    delta    = nowdelta + delay;
 80054fc:	9a05      	ldr	r2, [sp, #20]
 80054fe:	9b01      	ldr	r3, [sp, #4]
 8005500:	18d3      	adds	r3, r2, r3
 8005502:	9307      	str	r3, [sp, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 8005504:	9a07      	ldr	r2, [sp, #28]
 8005506:	9b05      	ldr	r3, [sp, #20]
 8005508:	429a      	cmp	r2, r3
 800550a:	d201      	bcs.n	8005510 <vt_enqueue+0x60>
      delta = delay;
 800550c:	9b01      	ldr	r3, [sp, #4]
 800550e:	9307      	str	r3, [sp, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8005510:	9b03      	ldr	r3, [sp, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	9a07      	ldr	r2, [sp, #28]
 8005518:	429a      	cmp	r2, r3
 800551a:	d207      	bcs.n	800552c <vt_enqueue+0x7c>

      vt_set_alarm(now, delay);
 800551c:	9a01      	ldr	r2, [sp, #4]
 800551e:	231a      	movs	r3, #26
 8005520:	446b      	add	r3, sp
 8005522:	881b      	ldrh	r3, [r3, #0]
 8005524:	0011      	movs	r1, r2
 8005526:	0018      	movs	r0, r3
 8005528:	f7ff ff02 	bl	8005330 <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 800552c:	9b03      	ldr	r3, [sp, #12]
 800552e:	9902      	ldr	r1, [sp, #8]
 8005530:	9a07      	ldr	r2, [sp, #28]
 8005532:	0018      	movs	r0, r3
 8005534:	f7ff fe1c 	bl	8005170 <ch_dlist_insert>
}
 8005538:	b008      	add	sp, #32
 800553a:	bd10      	pop	{r4, pc}
 800553c:	0000      	movs	r0, r0
	...

08005540 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8005540:	b500      	push	{lr}
 8005542:	b087      	sub	sp, #28
 8005544:	9003      	str	r0, [sp, #12]
 8005546:	9102      	str	r1, [sp, #8]
 8005548:	9201      	str	r2, [sp, #4]
 800554a:	9300      	str	r3, [sp, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 800554c:	4b17      	ldr	r3, [pc, #92]	; (80055ac <chVTDoSetI+0x6c>)
 800554e:	9305      	str	r3, [sp, #20]

  chDbgCheckClassI();
 8005550:	f7ff fd46 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 8005554:	9b03      	ldr	r3, [sp, #12]
 8005556:	425a      	negs	r2, r3
 8005558:	4153      	adcs	r3, r2
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b00      	cmp	r3, #0
 800555e:	d105      	bne.n	800556c <chVTDoSetI+0x2c>
 8005560:	9b01      	ldr	r3, [sp, #4]
 8005562:	425a      	negs	r2, r3
 8005564:	4153      	adcs	r3, r2
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <chVTDoSetI+0x30>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <chVTDoSetI+0x32>
 8005570:	2300      	movs	r3, #0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d105      	bne.n	8005582 <chVTDoSetI+0x42>
 8005576:	9b02      	ldr	r3, [sp, #8]
 8005578:	425a      	negs	r2, r3
 800557a:	4153      	adcs	r3, r2
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <chVTDoSetI+0x4a>
 8005582:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <chVTDoSetI+0x70>)
 8005584:	0018      	movs	r0, r3
 8005586:	f7ff fbc3 	bl	8004d10 <chSysHalt>

  /* Timer initialization.*/
  vtp->par     = par;
 800558a:	9b03      	ldr	r3, [sp, #12]
 800558c:	9a00      	ldr	r2, [sp, #0]
 800558e:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8005590:	9b03      	ldr	r3, [sp, #12]
 8005592:	9a01      	ldr	r2, [sp, #4]
 8005594:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 8005596:	9b03      	ldr	r3, [sp, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 800559c:	9a02      	ldr	r2, [sp, #8]
 800559e:	9903      	ldr	r1, [sp, #12]
 80055a0:	9b05      	ldr	r3, [sp, #20]
 80055a2:	0018      	movs	r0, r3
 80055a4:	f7ff ff84 	bl	80054b0 <vt_enqueue>
}
 80055a8:	b007      	add	sp, #28
 80055aa:	bd00      	pop	{pc}
 80055ac:	20000968 	.word	0x20000968
 80055b0:	0800a87c 	.word	0x0800a87c
	...

080055c0 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 80055c0:	b510      	push	{r4, lr}
 80055c2:	b086      	sub	sp, #24
 80055c4:	9001      	str	r0, [sp, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80055c6:	4b40      	ldr	r3, [pc, #256]	; (80056c8 <chVTDoResetI+0x108>)
 80055c8:	9305      	str	r3, [sp, #20]

  chDbgCheckClassI();
 80055ca:	f7ff fd09 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck(vtp != NULL);
 80055ce:	9b01      	ldr	r3, [sp, #4]
 80055d0:	425a      	negs	r2, r3
 80055d2:	4153      	adcs	r3, r2
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <chVTDoResetI+0x22>
 80055da:	4b3c      	ldr	r3, [pc, #240]	; (80056cc <chVTDoResetI+0x10c>)
 80055dc:	0018      	movs	r0, r3
 80055de:	f7ff fb97 	bl	8004d10 <chSysHalt>
  chDbgAssert(chVTIsArmedI(vtp), "timer not armed");
 80055e2:	9b01      	ldr	r3, [sp, #4]
 80055e4:	0018      	movs	r0, r3
 80055e6:	f7ff fe93 	bl	8005310 <chVTIsArmedI.lto_priv.0>
 80055ea:	0003      	movs	r3, r0
 80055ec:	001a      	movs	r2, r3
 80055ee:	2301      	movs	r3, #1
 80055f0:	4053      	eors	r3, r2
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <chVTDoResetI+0x40>
 80055f8:	4b34      	ldr	r3, [pc, #208]	; (80056cc <chVTDoResetI+0x10c>)
 80055fa:	0018      	movs	r0, r3
 80055fc:	f7ff fb88 	bl	8004d10 <chSysHalt>
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8005600:	9b05      	ldr	r3, [sp, #20]
 8005602:	9a01      	ldr	r2, [sp, #4]
 8005604:	0011      	movs	r1, r2
 8005606:	0018      	movs	r0, r3
 8005608:	f7ff fd72 	bl	80050f0 <ch_dlist_isfirst>
 800560c:	0003      	movs	r3, r0
 800560e:	001a      	movs	r2, r3
 8005610:	2301      	movs	r3, #1
 8005612:	4053      	eors	r3, r2
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d014      	beq.n	8005644 <chVTDoResetI+0x84>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 800561a:	9b01      	ldr	r3, [sp, #4]
 800561c:	0018      	movs	r0, r3
 800561e:	f7ff fdff 	bl	8005220 <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8005622:	9b01      	ldr	r3, [sp, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6899      	ldr	r1, [r3, #8]
 8005628:	9b01      	ldr	r3, [sp, #4]
 800562a:	689a      	ldr	r2, [r3, #8]
 800562c:	9b01      	ldr	r3, [sp, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	188a      	adds	r2, r1, r2
 8005632:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8005634:	9b01      	ldr	r3, [sp, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800563a:	9b05      	ldr	r3, [sp, #20]
 800563c:	2201      	movs	r2, #1
 800563e:	4252      	negs	r2, r2
 8005640:	609a      	str	r2, [r3, #8]
 8005642:	e03f      	b.n	80056c4 <chVTDoResetI+0x104>

    return;
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 8005644:	9b05      	ldr	r3, [sp, #20]
 8005646:	0018      	movs	r0, r3
 8005648:	f7ff fdd2 	bl	80051f0 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 800564c:	9b01      	ldr	r3, [sp, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8005652:	9b05      	ldr	r3, [sp, #20]
 8005654:	0018      	movs	r0, r3
 8005656:	f7ff fd3b 	bl	80050d0 <ch_dlist_isempty>
 800565a:	1e03      	subs	r3, r0, #0
 800565c:	d002      	beq.n	8005664 <chVTDoResetI+0xa4>

    port_timer_stop_alarm();
 800565e:	f7ff fe1f 	bl	80052a0 <port_timer_stop_alarm>
 8005662:	e02f      	b.n	80056c4 <chVTDoResetI+0x104>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8005664:	9b05      	ldr	r3, [sp, #20]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6899      	ldr	r1, [r3, #8]
 800566a:	9b01      	ldr	r3, [sp, #4]
 800566c:	689a      	ldr	r2, [r3, #8]
 800566e:	9b05      	ldr	r3, [sp, #20]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	188a      	adds	r2, r1, r2
 8005674:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 8005676:	2412      	movs	r4, #18
 8005678:	446c      	add	r4, sp
 800567a:	f7ff fe41 	bl	8005300 <chVTGetSystemTimeX.lto_priv.0>
 800567e:	0003      	movs	r3, r0
 8005680:	8023      	strh	r3, [r4, #0]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8005682:	9b05      	ldr	r3, [sp, #20]
 8005684:	899a      	ldrh	r2, [r3, #12]
 8005686:	2312      	movs	r3, #18
 8005688:	446b      	add	r3, sp
 800568a:	881b      	ldrh	r3, [r3, #0]
 800568c:	0019      	movs	r1, r3
 800568e:	0010      	movs	r0, r2
 8005690:	f7ff fd06 	bl	80050a0 <chTimeDiffX.lto_priv.0>
 8005694:	0003      	movs	r3, r0
 8005696:	9303      	str	r3, [sp, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 8005698:	9b05      	ldr	r3, [sp, #20]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	9a03      	ldr	r2, [sp, #12]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d20e      	bcs.n	80056c2 <chVTDoResetI+0x102>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 80056a4:	9b05      	ldr	r3, [sp, #20]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689a      	ldr	r2, [r3, #8]
 80056aa:	9b03      	ldr	r3, [sp, #12]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	9302      	str	r3, [sp, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 80056b0:	9a02      	ldr	r2, [sp, #8]
 80056b2:	2312      	movs	r3, #18
 80056b4:	446b      	add	r3, sp
 80056b6:	881b      	ldrh	r3, [r3, #0]
 80056b8:	0011      	movs	r1, r2
 80056ba:	0018      	movs	r0, r3
 80056bc:	f7ff fe38 	bl	8005330 <vt_set_alarm>
 80056c0:	e000      	b.n	80056c4 <chVTDoResetI+0x104>
    return;
 80056c2:	46c0      	nop			; (mov r8, r8)
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 80056c4:	b006      	add	sp, #24
 80056c6:	bd10      	pop	{r4, pc}
 80056c8:	20000968 	.word	0x20000968
 80056cc:	0800a888 	.word	0x0800a888

080056d0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80056d0:	b510      	push	{r4, lr}
 80056d2:	b088      	sub	sp, #32
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 80056d4:	4b5b      	ldr	r3, [pc, #364]	; (8005844 <chVTDoTickI+0x174>)
 80056d6:	9305      	str	r3, [sp, #20]

  chDbgCheckClassI();
 80056d8:	f7ff fc82 	bl	8004fe0 <chDbgCheckClassI>
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80056dc:	9b05      	ldr	r3, [sp, #20]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	9304      	str	r3, [sp, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 80056e2:	240e      	movs	r4, #14
 80056e4:	446c      	add	r4, sp
 80056e6:	f7ff fe0b 	bl	8005300 <chVTGetSystemTimeX.lto_priv.0>
 80056ea:	0003      	movs	r3, r0
 80056ec:	8023      	strh	r3, [r4, #0]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80056ee:	9b05      	ldr	r3, [sp, #20]
 80056f0:	899a      	ldrh	r2, [r3, #12]
 80056f2:	230e      	movs	r3, #14
 80056f4:	446b      	add	r3, sp
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	0019      	movs	r1, r3
 80056fa:	0010      	movs	r0, r2
 80056fc:	f7ff fcd0 	bl	80050a0 <chTimeDiffX.lto_priv.0>
 8005700:	0003      	movs	r3, r0
 8005702:	9302      	str	r3, [sp, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 8005704:	9b04      	ldr	r3, [sp, #16]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	9a02      	ldr	r2, [sp, #8]
 800570a:	429a      	cmp	r2, r3
 800570c:	d200      	bcs.n	8005710 <chVTDoTickI+0x40>
 800570e:	e078      	b.n	8005802 <chVTDoTickI+0x132>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 8005710:	9b05      	ldr	r3, [sp, #20]
 8005712:	899a      	ldrh	r2, [r3, #12]
 8005714:	9b04      	ldr	r3, [sp, #16]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4669      	mov	r1, sp
 800571a:	1d8c      	adds	r4, r1, #6
 800571c:	0019      	movs	r1, r3
 800571e:	0010      	movs	r0, r2
 8005720:	f7ff fc9e 	bl	8005060 <chTimeAddX>
 8005724:	0003      	movs	r3, r0
 8005726:	8023      	strh	r3, [r4, #0]
    vtlp->lasttime = lasttime;
 8005728:	9b05      	ldr	r3, [sp, #20]
 800572a:	466a      	mov	r2, sp
 800572c:	3206      	adds	r2, #6
 800572e:	8812      	ldrh	r2, [r2, #0]
 8005730:	819a      	strh	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8005732:	9b04      	ldr	r3, [sp, #16]
 8005734:	0018      	movs	r0, r3
 8005736:	f7ff fd73 	bl	8005220 <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 800573a:	9b04      	ldr	r3, [sp, #16]
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8005740:	9b05      	ldr	r3, [sp, #20]
 8005742:	0018      	movs	r0, r3
 8005744:	f7ff fcc4 	bl	80050d0 <ch_dlist_isempty>
 8005748:	1e03      	subs	r3, r0, #0
 800574a:	d001      	beq.n	8005750 <chVTDoTickI+0x80>
      port_timer_stop_alarm();
 800574c:	f7ff fda8 	bl	80052a0 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 8005750:	f7ff fdce 	bl	80052f0 <chSysUnlockFromISR.lto_priv.3>

    vtp->func(vtp, vtp->par);
 8005754:	9b04      	ldr	r3, [sp, #16]
 8005756:	68da      	ldr	r2, [r3, #12]
 8005758:	9b04      	ldr	r3, [sp, #16]
 800575a:	6919      	ldr	r1, [r3, #16]
 800575c:	9b04      	ldr	r3, [sp, #16]
 800575e:	0018      	movs	r0, r3
 8005760:	4790      	blx	r2

    chSysLockFromISR();
 8005762:	f7ff fdbd 	bl	80052e0 <chSysLockFromISR.lto_priv.3>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8005766:	9b04      	ldr	r3, [sp, #16]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	1e5a      	subs	r2, r3, #1
 800576c:	4193      	sbcs	r3, r2
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	d0b3      	beq.n	80056dc <chVTDoTickI+0xc>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 8005774:	240e      	movs	r4, #14
 8005776:	446c      	add	r4, sp
 8005778:	f7ff fdc2 	bl	8005300 <chVTGetSystemTimeX.lto_priv.0>
 800577c:	0003      	movs	r3, r0
 800577e:	8023      	strh	r3, [r4, #0]
      nowdelta = chTimeDiffX(lasttime, now);
 8005780:	230e      	movs	r3, #14
 8005782:	446b      	add	r3, sp
 8005784:	881a      	ldrh	r2, [r3, #0]
 8005786:	466b      	mov	r3, sp
 8005788:	3306      	adds	r3, #6
 800578a:	881b      	ldrh	r3, [r3, #0]
 800578c:	0011      	movs	r1, r2
 800578e:	0018      	movs	r0, r3
 8005790:	f7ff fc86 	bl	80050a0 <chTimeDiffX.lto_priv.0>
 8005794:	0003      	movs	r3, r0
 8005796:	9302      	str	r3, [sp, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 8005798:	9b04      	ldr	r3, [sp, #16]
 800579a:	695b      	ldr	r3, [r3, #20]
 800579c:	9a02      	ldr	r2, [sp, #8]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d909      	bls.n	80057b6 <chVTDoTickI+0xe6>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
 80057a2:	4b29      	ldr	r3, [pc, #164]	; (8005848 <chVTDoTickI+0x178>)
 80057a4:	0018      	movs	r0, r3
 80057a6:	f7ff fab3 	bl	8004d10 <chSysHalt>
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 80057aa:	2002      	movs	r0, #2
 80057ac:	f7ff faf0 	bl	8004d90 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	9306      	str	r3, [sp, #24]
 80057b4:	e004      	b.n	80057c0 <chVTDoTickI+0xf0>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 80057b6:	9b04      	ldr	r3, [sp, #16]
 80057b8:	695a      	ldr	r2, [r3, #20]
 80057ba:	9b02      	ldr	r3, [sp, #8]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	9306      	str	r3, [sp, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80057c0:	9b05      	ldr	r3, [sp, #20]
 80057c2:	0018      	movs	r0, r3
 80057c4:	f7ff fc84 	bl	80050d0 <ch_dlist_isempty>
 80057c8:	1e03      	subs	r3, r0, #0
 80057ca:	d009      	beq.n	80057e0 <chVTDoTickI+0x110>

        vt_insert_first(vtlp, vtp, now, delay);
 80057cc:	9c06      	ldr	r4, [sp, #24]
 80057ce:	230e      	movs	r3, #14
 80057d0:	446b      	add	r3, sp
 80057d2:	881a      	ldrh	r2, [r3, #0]
 80057d4:	9904      	ldr	r1, [sp, #16]
 80057d6:	9805      	ldr	r0, [sp, #20]
 80057d8:	0023      	movs	r3, r4
 80057da:	f7ff fe01 	bl	80053e0 <vt_insert_first>
 80057de:	e02f      	b.n	8005840 <chVTDoTickI+0x170>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 80057e0:	9a02      	ldr	r2, [sp, #8]
 80057e2:	9b06      	ldr	r3, [sp, #24]
 80057e4:	18d3      	adds	r3, r2, r3
 80057e6:	9307      	str	r3, [sp, #28]
      if (delta < nowdelta) {
 80057e8:	9a07      	ldr	r2, [sp, #28]
 80057ea:	9b02      	ldr	r3, [sp, #8]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d201      	bcs.n	80057f4 <chVTDoTickI+0x124>
        delta = delay;
 80057f0:	9b06      	ldr	r3, [sp, #24]
 80057f2:	9307      	str	r3, [sp, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 80057f4:	9b05      	ldr	r3, [sp, #20]
 80057f6:	9904      	ldr	r1, [sp, #16]
 80057f8:	9a07      	ldr	r2, [sp, #28]
 80057fa:	0018      	movs	r0, r3
 80057fc:	f7ff fcb8 	bl	8005170 <ch_dlist_insert>
 8005800:	e76c      	b.n	80056dc <chVTDoTickI+0xc>
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8005802:	9b05      	ldr	r3, [sp, #20]
 8005804:	0018      	movs	r0, r3
 8005806:	f7ff fc63 	bl	80050d0 <ch_dlist_isempty>
 800580a:	1e03      	subs	r3, r0, #0
 800580c:	d117      	bne.n	800583e <chVTDoTickI+0x16e>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 800580e:	9b05      	ldr	r3, [sp, #20]
 8005810:	899a      	ldrh	r2, [r3, #12]
 8005812:	9b02      	ldr	r3, [sp, #8]
 8005814:	b29b      	uxth	r3, r3
 8005816:	18d3      	adds	r3, r2, r3
 8005818:	b29a      	uxth	r2, r3
 800581a:	9b05      	ldr	r3, [sp, #20]
 800581c:	819a      	strh	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 800581e:	9b04      	ldr	r3, [sp, #16]
 8005820:	689a      	ldr	r2, [r3, #8]
 8005822:	9b02      	ldr	r3, [sp, #8]
 8005824:	1ad2      	subs	r2, r2, r3
 8005826:	9b04      	ldr	r3, [sp, #16]
 8005828:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 800582a:	9b04      	ldr	r3, [sp, #16]
 800582c:	689a      	ldr	r2, [r3, #8]
 800582e:	230e      	movs	r3, #14
 8005830:	446b      	add	r3, sp
 8005832:	881b      	ldrh	r3, [r3, #0]
 8005834:	0011      	movs	r1, r2
 8005836:	0018      	movs	r0, r3
 8005838:	f7ff fd7a 	bl	8005330 <vt_set_alarm>
 800583c:	e000      	b.n	8005840 <chVTDoTickI+0x170>
    return;
 800583e:	46c0      	nop			; (mov r8, r8)
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8005840:	b008      	add	sp, #32
 8005842:	bd10      	pop	{r4, pc}
 8005844:	20000968 	.word	0x20000968
 8005848:	0800a898 	.word	0x0800a898
 800584c:	00000000 	.word	0x00000000

08005850 <ch_queue_dequeue.lto_priv.0>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8005850:	b082      	sub	sp, #8
 8005852:	9001      	str	r0, [sp, #4]
  p->prev->next = p->next;
 8005854:	9b01      	ldr	r3, [sp, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	9a01      	ldr	r2, [sp, #4]
 800585a:	6812      	ldr	r2, [r2, #0]
 800585c:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 800585e:	9b01      	ldr	r3, [sp, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	9a01      	ldr	r2, [sp, #4]
 8005864:	6852      	ldr	r2, [r2, #4]
 8005866:	605a      	str	r2, [r3, #4]
  return p;
 8005868:	9b01      	ldr	r3, [sp, #4]
}
 800586a:	0018      	movs	r0, r3
 800586c:	b002      	add	sp, #8
 800586e:	4770      	bx	lr

08005870 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8005870:	b084      	sub	sp, #16
 8005872:	9001      	str	r0, [sp, #4]
  ch_priority_queue_t *p = pqp->next;
 8005874:	9b01      	ldr	r3, [sp, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	9303      	str	r3, [sp, #12]
  pqp->next       = p->next;
 800587a:	9b03      	ldr	r3, [sp, #12]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 8005882:	9b01      	ldr	r3, [sp, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	9a01      	ldr	r2, [sp, #4]
 8005888:	605a      	str	r2, [r3, #4]
  return p;
 800588a:	9b03      	ldr	r3, [sp, #12]
}
 800588c:	0018      	movs	r0, r3
 800588e:	b004      	add	sp, #16
 8005890:	4770      	bx	lr
 8005892:	46c0      	nop			; (mov r8, r8)
	...

080058a0 <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 80058a0:	b082      	sub	sp, #8
 80058a2:	9001      	str	r0, [sp, #4]
 80058a4:	9100      	str	r1, [sp, #0]
    pqp = pqp->next;
 80058a6:	9b01      	ldr	r3, [sp, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	9301      	str	r3, [sp, #4]
  } while (unlikely(pqp->prio >= p->prio));
 80058ac:	9b01      	ldr	r3, [sp, #4]
 80058ae:	6899      	ldr	r1, [r3, #8]
 80058b0:	9b00      	ldr	r3, [sp, #0]
 80058b2:	689a      	ldr	r2, [r3, #8]
 80058b4:	2300      	movs	r3, #0
 80058b6:	4291      	cmp	r1, r2
 80058b8:	415b      	adcs	r3, r3
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1f2      	bne.n	80058a6 <ch_pqueue_insert_behind+0x6>
  p->next       = pqp;
 80058c0:	9b00      	ldr	r3, [sp, #0]
 80058c2:	9a01      	ldr	r2, [sp, #4]
 80058c4:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80058c6:	9b01      	ldr	r3, [sp, #4]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	9b00      	ldr	r3, [sp, #0]
 80058cc:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80058ce:	9b00      	ldr	r3, [sp, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	9a00      	ldr	r2, [sp, #0]
 80058d4:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 80058d6:	9b01      	ldr	r3, [sp, #4]
 80058d8:	9a00      	ldr	r2, [sp, #0]
 80058da:	605a      	str	r2, [r3, #4]
  return p;
 80058dc:	9b00      	ldr	r3, [sp, #0]
}
 80058de:	0018      	movs	r0, r3
 80058e0:	b002      	add	sp, #8
 80058e2:	4770      	bx	lr
	...

080058f0 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 80058f0:	b082      	sub	sp, #8
 80058f2:	9001      	str	r0, [sp, #4]
 80058f4:	9100      	str	r1, [sp, #0]
    pqp = pqp->next;
 80058f6:	9b01      	ldr	r3, [sp, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	9301      	str	r3, [sp, #4]
  } while (unlikely(pqp->prio > p->prio));
 80058fc:	9b01      	ldr	r3, [sp, #4]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	9b00      	ldr	r3, [sp, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	4293      	cmp	r3, r2
 8005906:	419b      	sbcs	r3, r3
 8005908:	425b      	negs	r3, r3
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1f2      	bne.n	80058f6 <ch_pqueue_insert_ahead+0x6>
  p->next       = pqp;
 8005910:	9b00      	ldr	r3, [sp, #0]
 8005912:	9a01      	ldr	r2, [sp, #4]
 8005914:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8005916:	9b01      	ldr	r3, [sp, #4]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	9b00      	ldr	r3, [sp, #0]
 800591c:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 800591e:	9b00      	ldr	r3, [sp, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	9a00      	ldr	r2, [sp, #0]
 8005924:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8005926:	9b01      	ldr	r3, [sp, #4]
 8005928:	9a00      	ldr	r2, [sp, #0]
 800592a:	605a      	str	r2, [r3, #4]
  return p;
 800592c:	9b00      	ldr	r3, [sp, #0]
}
 800592e:	0018      	movs	r0, r3
 8005930:	b002      	add	sp, #8
 8005932:	4770      	bx	lr
	...

08005940 <port_lock.lto_priv.9>:
  __ASM volatile ("cpsid i" : : : "memory");
 8005940:	b672      	cpsid	i
}
 8005942:	4770      	bx	lr
	...

08005950 <port_unlock.lto_priv.9>:
  __ASM volatile ("cpsie i" : : : "memory");
 8005950:	b662      	cpsie	i
}
 8005952:	4770      	bx	lr
	...

08005960 <port_lock_from_isr.lto_priv.5>:
static inline void port_lock_from_isr(void) {
 8005960:	b510      	push	{r4, lr}
  port_lock();
 8005962:	f7ff ffed 	bl	8005940 <port_lock.lto_priv.9>
}
 8005966:	bd10      	pop	{r4, pc}
	...

08005970 <port_unlock_from_isr.lto_priv.5>:
static inline void port_unlock_from_isr(void) {
 8005970:	b510      	push	{r4, lr}
  port_unlock();
 8005972:	f7ff ffed 	bl	8005950 <port_unlock.lto_priv.9>
}
 8005976:	bd10      	pop	{r4, pc}
	...

08005980 <chSysLockFromISR.lto_priv.4>:
static inline void chSysLockFromISR(void) {
 8005980:	b510      	push	{r4, lr}
  port_lock_from_isr();
 8005982:	f7ff ffed 	bl	8005960 <port_lock_from_isr.lto_priv.5>
  __dbg_check_lock_from_isr();
 8005986:	f7ff fa83 	bl	8004e90 <__dbg_check_lock_from_isr>
}
 800598a:	bd10      	pop	{r4, pc}
 800598c:	0000      	movs	r0, r0
	...

08005990 <chSysUnlockFromISR.lto_priv.4>:
static inline void chSysUnlockFromISR(void) {
 8005990:	b510      	push	{r4, lr}
  __dbg_check_unlock_from_isr();
 8005992:	f7ff faa5 	bl	8004ee0 <__dbg_check_unlock_from_isr>
  port_unlock_from_isr();
 8005996:	f7ff ffeb 	bl	8005970 <port_unlock_from_isr.lto_priv.5>
}
 800599a:	bd10      	pop	{r4, pc}
 800599c:	0000      	movs	r0, r0
	...

080059a0 <chVTIsArmedI.lto_priv.1>:
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 80059a0:	b500      	push	{lr}
 80059a2:	b083      	sub	sp, #12
 80059a4:	9001      	str	r0, [sp, #4]
  chDbgCheckClassI();
 80059a6:	f7ff fb1b 	bl	8004fe0 <chDbgCheckClassI>
  return (bool)(vtp->dlist.next != NULL);
 80059aa:	9b01      	ldr	r3, [sp, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	1e5a      	subs	r2, r3, #1
 80059b0:	4193      	sbcs	r3, r2
 80059b2:	b2db      	uxtb	r3, r3
}
 80059b4:	0018      	movs	r0, r3
 80059b6:	b003      	add	sp, #12
 80059b8:	bd00      	pop	{pc}
 80059ba:	46c0      	nop			; (mov r8, r8)
 80059bc:	0000      	movs	r0, r0
	...

080059c0 <chSemFastSignalI.lto_priv.0>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 80059c0:	b500      	push	{lr}
 80059c2:	b083      	sub	sp, #12
 80059c4:	9001      	str	r0, [sp, #4]

  chDbgCheckClassI();
 80059c6:	f7ff fb0b 	bl	8004fe0 <chDbgCheckClassI>

  sp->cnt++;
 80059ca:	9b01      	ldr	r3, [sp, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	9b01      	ldr	r3, [sp, #4]
 80059d2:	609a      	str	r2, [r3, #8]
}
 80059d4:	b003      	add	sp, #12
 80059d6:	bd00      	pop	{pc}
	...

080059e0 <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 80059e0:	b500      	push	{lr}
 80059e2:	b083      	sub	sp, #12
 80059e4:	9001      	str	r0, [sp, #4]

  chDbgAssert((tp->state != CH_STATE_READY) &&
 80059e6:	9b01      	ldr	r3, [sp, #4]
 80059e8:	2228      	movs	r2, #40	; 0x28
 80059ea:	5c9b      	ldrb	r3, [r3, r2]
 80059ec:	425a      	negs	r2, r3
 80059ee:	4153      	adcs	r3, r2
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d108      	bne.n	8005a08 <__sch_ready_behind+0x28>
 80059f6:	9b01      	ldr	r3, [sp, #4]
 80059f8:	2228      	movs	r2, #40	; 0x28
 80059fa:	5c9b      	ldrb	r3, [r3, r2]
 80059fc:	3b0f      	subs	r3, #15
 80059fe:	425a      	negs	r2, r3
 8005a00:	4153      	adcs	r3, r2
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d003      	beq.n	8005a10 <__sch_ready_behind+0x30>
 8005a08:	4b09      	ldr	r3, [pc, #36]	; (8005a30 <__sch_ready_behind+0x50>)
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	f7ff f980 	bl	8004d10 <chSysHalt>

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8005a10:	9b01      	ldr	r3, [sp, #4]
 8005a12:	2228      	movs	r2, #40	; 0x28
 8005a14:	2100      	movs	r1, #0
 8005a16:	5499      	strb	r1, [r3, r2]

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8005a18:	9b01      	ldr	r3, [sp, #4]
 8005a1a:	699b      	ldr	r3, [r3, #24]
 8005a1c:	001a      	movs	r2, r3
 8005a1e:	9b01      	ldr	r3, [sp, #4]
 8005a20:	0019      	movs	r1, r3
 8005a22:	0010      	movs	r0, r2
 8005a24:	f7ff ff3c 	bl	80058a0 <ch_pqueue_insert_behind>
 8005a28:	0003      	movs	r3, r0
                                           &tp->hdr.pqueue));
}
 8005a2a:	0018      	movs	r0, r3
 8005a2c:	b003      	add	sp, #12
 8005a2e:	bd00      	pop	{pc}
 8005a30:	0800a8d8 	.word	0x0800a8d8
	...

08005a40 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 8005a40:	b500      	push	{lr}
 8005a42:	b083      	sub	sp, #12
 8005a44:	9001      	str	r0, [sp, #4]

  chDbgAssert((tp->state != CH_STATE_READY) &&
 8005a46:	9b01      	ldr	r3, [sp, #4]
 8005a48:	2228      	movs	r2, #40	; 0x28
 8005a4a:	5c9b      	ldrb	r3, [r3, r2]
 8005a4c:	425a      	negs	r2, r3
 8005a4e:	4153      	adcs	r3, r2
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d108      	bne.n	8005a68 <__sch_ready_ahead+0x28>
 8005a56:	9b01      	ldr	r3, [sp, #4]
 8005a58:	2228      	movs	r2, #40	; 0x28
 8005a5a:	5c9b      	ldrb	r3, [r3, r2]
 8005a5c:	3b0f      	subs	r3, #15
 8005a5e:	425a      	negs	r2, r3
 8005a60:	4153      	adcs	r3, r2
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <__sch_ready_ahead+0x30>
 8005a68:	4b09      	ldr	r3, [pc, #36]	; (8005a90 <__sch_ready_ahead+0x50>)
 8005a6a:	0018      	movs	r0, r3
 8005a6c:	f7ff f950 	bl	8004d10 <chSysHalt>

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 8005a70:	9b01      	ldr	r3, [sp, #4]
 8005a72:	2228      	movs	r2, #40	; 0x28
 8005a74:	2100      	movs	r1, #0
 8005a76:	5499      	strb	r1, [r3, r2]

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8005a78:	9b01      	ldr	r3, [sp, #4]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	001a      	movs	r2, r3
 8005a7e:	9b01      	ldr	r3, [sp, #4]
 8005a80:	0019      	movs	r1, r3
 8005a82:	0010      	movs	r0, r2
 8005a84:	f7ff ff34 	bl	80058f0 <ch_pqueue_insert_ahead>
 8005a88:	0003      	movs	r3, r0
                                          &tp->hdr.pqueue));
}
 8005a8a:	0018      	movs	r0, r3
 8005a8c:	b003      	add	sp, #12
 8005a8e:	bd00      	pop	{pc}
 8005a90:	0800a8ec 	.word	0x0800a8ec
	...

08005aa0 <__sch_reschedule_ahead>:
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself.
 *
 * @notapi
 */
static void __sch_reschedule_ahead(void) {
 8005aa0:	b500      	push	{lr}
 8005aa2:	b085      	sub	sp, #20
  os_instance_t *oip = currcore;
 8005aa4:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <__sch_reschedule_ahead+0x44>)
 8005aa6:	9303      	str	r3, [sp, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8005aa8:	9b03      	ldr	r3, [sp, #12]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	9302      	str	r3, [sp, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8005aae:	9b03      	ldr	r3, [sp, #12]
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f7ff fedd 	bl	8005870 <ch_pqueue_remove_highest>
 8005ab6:	0003      	movs	r3, r0
 8005ab8:	9301      	str	r3, [sp, #4]
  ntp->state = CH_STATE_CURRENT;
 8005aba:	9b01      	ldr	r3, [sp, #4]
 8005abc:	2228      	movs	r2, #40	; 0x28
 8005abe:	2101      	movs	r1, #1
 8005ac0:	5499      	strb	r1, [r3, r2]
  __instance_set_currthread(oip, ntp);
 8005ac2:	9b03      	ldr	r3, [sp, #12]
 8005ac4:	9a01      	ldr	r2, [sp, #4]
 8005ac6:	60da      	str	r2, [r3, #12]
  if (otp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }

  /* Placing in ready list ahead of peers.*/
  otp = __sch_ready_ahead(otp);
 8005ac8:	9b02      	ldr	r3, [sp, #8]
 8005aca:	0018      	movs	r0, r3
 8005acc:	f7ff ffb8 	bl	8005a40 <__sch_ready_ahead>
 8005ad0:	0003      	movs	r3, r0
 8005ad2:	9302      	str	r3, [sp, #8]

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8005ad4:	9a02      	ldr	r2, [sp, #8]
 8005ad6:	9b01      	ldr	r3, [sp, #4]
 8005ad8:	0011      	movs	r1, r2
 8005ada:	0018      	movs	r0, r3
 8005adc:	f7fa fb5c 	bl	8000198 <__port_switch>
}
 8005ae0:	b005      	add	sp, #20
 8005ae2:	bd00      	pop	{pc}
 8005ae4:	20000958 	.word	0x20000958
	...

08005af0 <__sch_wakeup>:

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8005af0:	b500      	push	{lr}
 8005af2:	b085      	sub	sp, #20
 8005af4:	9001      	str	r0, [sp, #4]
 8005af6:	9100      	str	r1, [sp, #0]
  thread_t *tp = threadref(p);
 8005af8:	9b00      	ldr	r3, [sp, #0]
 8005afa:	9303      	str	r3, [sp, #12]

  (void)vtp;

  chSysLockFromISR();
 8005afc:	f7ff ff40 	bl	8005980 <chSysLockFromISR.lto_priv.4>
  switch (tp->state) {
 8005b00:	9b03      	ldr	r3, [sp, #12]
 8005b02:	2228      	movs	r2, #40	; 0x28
 8005b04:	5c9b      	ldrb	r3, [r3, r2]
 8005b06:	2b0c      	cmp	r3, #12
 8005b08:	d815      	bhi.n	8005b36 <__sch_wakeup+0x46>
 8005b0a:	009a      	lsls	r2, r3, #2
 8005b0c:	4b10      	ldr	r3, [pc, #64]	; (8005b50 <__sch_wakeup+0x60>)
 8005b0e:	18d3      	adds	r3, r2, r3
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	469f      	mov	pc, r3
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8005b14:	f7ff ff3c 	bl	8005990 <chSysUnlockFromISR.lto_priv.4>
 8005b18:	e017      	b.n	8005b4a <__sch_wakeup+0x5a>
    return;
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 8005b1a:	9b03      	ldr	r3, [sp, #12]
 8005b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e008      	b.n	8005b36 <__sch_wakeup+0x46>
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8005b24:	9b03      	ldr	r3, [sp, #12]
 8005b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b28:	0018      	movs	r0, r3
 8005b2a:	f7ff ff49 	bl	80059c0 <chSemFastSignalI.lto_priv.0>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 8005b2e:	9b03      	ldr	r3, [sp, #12]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f7ff fe8d 	bl	8005850 <ch_queue_dequeue.lto_priv.0>
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8005b36:	9b03      	ldr	r3, [sp, #12]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	4252      	negs	r2, r2
 8005b3c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 8005b3e:	9b03      	ldr	r3, [sp, #12]
 8005b40:	0018      	movs	r0, r3
 8005b42:	f7ff ff4d 	bl	80059e0 <__sch_ready_behind>
  chSysUnlockFromISR();
 8005b46:	f7ff ff23 	bl	8005990 <chSysUnlockFromISR.lto_priv.4>

  return;
}
 8005b4a:	b005      	add	sp, #20
 8005b4c:	bd00      	pop	{pc}
 8005b4e:	46c0      	nop			; (mov r8, r8)
 8005b50:	0800a8a4 	.word	0x0800a8a4
	...

08005b60 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8005b60:	b500      	push	{lr}
 8005b62:	b083      	sub	sp, #12
 8005b64:	9001      	str	r0, [sp, #4]

  chDbgCheckClassI();
 8005b66:	f7ff fa3b 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 8005b6a:	9b01      	ldr	r3, [sp, #4]
 8005b6c:	425a      	negs	r2, r3
 8005b6e:	4153      	adcs	r3, r2
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <chSchReadyI+0x1e>
 8005b76:	4b06      	ldr	r3, [pc, #24]	; (8005b90 <chSchReadyI+0x30>)
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f7ff f8c9 	bl	8004d10 <chSysHalt>
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 8005b7e:	9b01      	ldr	r3, [sp, #4]
 8005b80:	0018      	movs	r0, r3
 8005b82:	f7ff ff2d 	bl	80059e0 <__sch_ready_behind>
 8005b86:	0003      	movs	r3, r0
}
 8005b88:	0018      	movs	r0, r3
 8005b8a:	b003      	add	sp, #12
 8005b8c:	bd00      	pop	{pc}
 8005b8e:	46c0      	nop			; (mov r8, r8)
 8005b90:	0800a900 	.word	0x0800a900
	...

08005ba0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8005ba0:	b500      	push	{lr}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	0002      	movs	r2, r0
 8005ba6:	466b      	mov	r3, sp
 8005ba8:	3307      	adds	r3, #7
 8005baa:	701a      	strb	r2, [r3, #0]
  os_instance_t *oip = currcore;
 8005bac:	4b1e      	ldr	r3, [pc, #120]	; (8005c28 <chSchGoSleepS+0x88>)
 8005bae:	9305      	str	r3, [sp, #20]
  thread_t *otp = __instance_get_currthread(oip);
 8005bb0:	9b05      	ldr	r3, [sp, #20]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	9304      	str	r3, [sp, #16]
  thread_t *ntp;

  chDbgCheckClassS();
 8005bb6:	f7ff fa33 	bl	8005020 <chDbgCheckClassS>

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
 8005bba:	f7ff f8c1 	bl	8004d40 <chSysGetIdleThreadX>
 8005bbe:	0002      	movs	r2, r0
 8005bc0:	9b04      	ldr	r3, [sp, #16]
 8005bc2:	1a9b      	subs	r3, r3, r2
 8005bc4:	425a      	negs	r2, r3
 8005bc6:	4153      	adcs	r3, r2
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <chSchGoSleepS+0x36>
 8005bce:	4b17      	ldr	r3, [pc, #92]	; (8005c2c <chSchGoSleepS+0x8c>)
 8005bd0:	0018      	movs	r0, r3
 8005bd2:	f7ff f89d 	bl	8004d10 <chSysHalt>
  chDbgAssert(otp->owner == oip, "invalid core");
 8005bd6:	9b04      	ldr	r3, [sp, #16]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	9a05      	ldr	r2, [sp, #20]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	1e5a      	subs	r2, r3, #1
 8005be0:	4193      	sbcs	r3, r2
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <chSchGoSleepS+0x50>
 8005be8:	4b10      	ldr	r3, [pc, #64]	; (8005c2c <chSchGoSleepS+0x8c>)
 8005bea:	0018      	movs	r0, r3
 8005bec:	f7ff f890 	bl	8004d10 <chSysHalt>

  /* New state.*/
  otp->state = newstate;
 8005bf0:	9b04      	ldr	r3, [sp, #16]
 8005bf2:	466a      	mov	r2, sp
 8005bf4:	3207      	adds	r2, #7
 8005bf6:	2128      	movs	r1, #40	; 0x28
 8005bf8:	7812      	ldrb	r2, [r2, #0]
 8005bfa:	545a      	strb	r2, [r3, r1]
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8005bfc:	9b05      	ldr	r3, [sp, #20]
 8005bfe:	0018      	movs	r0, r3
 8005c00:	f7ff fe36 	bl	8005870 <ch_pqueue_remove_highest>
 8005c04:	0003      	movs	r3, r0
 8005c06:	9303      	str	r3, [sp, #12]
  ntp->state = CH_STATE_CURRENT;
 8005c08:	9b03      	ldr	r3, [sp, #12]
 8005c0a:	2228      	movs	r2, #40	; 0x28
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	5499      	strb	r1, [r3, r2]
  __instance_set_currthread(oip, ntp);
 8005c10:	9b05      	ldr	r3, [sp, #20]
 8005c12:	9a03      	ldr	r2, [sp, #12]
 8005c14:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8005c16:	9a04      	ldr	r2, [sp, #16]
 8005c18:	9b03      	ldr	r3, [sp, #12]
 8005c1a:	0011      	movs	r1, r2
 8005c1c:	0018      	movs	r0, r3
 8005c1e:	f7fa fabb 	bl	8000198 <__port_switch>
}
 8005c22:	b007      	add	sp, #28
 8005c24:	bd00      	pop	{pc}
 8005c26:	46c0      	nop			; (mov r8, r8)
 8005c28:	20000958 	.word	0x20000958
 8005c2c:	0800a90c 	.word	0x0800a90c

08005c30 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8005c30:	b500      	push	{lr}
 8005c32:	b08b      	sub	sp, #44	; 0x2c
 8005c34:	0002      	movs	r2, r0
 8005c36:	9100      	str	r1, [sp, #0]
 8005c38:	466b      	mov	r3, sp
 8005c3a:	3307      	adds	r3, #7
 8005c3c:	701a      	strb	r2, [r3, #0]
  thread_t *tp = __instance_get_currthread(currcore);
 8005c3e:	4b15      	ldr	r3, [pc, #84]	; (8005c94 <chSchGoSleepTimeoutS+0x64>)
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	9309      	str	r3, [sp, #36]	; 0x24

  chDbgCheckClassS();
 8005c44:	f7ff f9ec 	bl	8005020 <chDbgCheckClassS>

  if (TIME_INFINITE != timeout) {
 8005c48:	9b00      	ldr	r3, [sp, #0]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	d016      	beq.n	8005c7c <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8005c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c50:	4a11      	ldr	r2, [pc, #68]	; (8005c98 <chSchGoSleepTimeoutS+0x68>)
 8005c52:	9900      	ldr	r1, [sp, #0]
 8005c54:	a803      	add	r0, sp, #12
 8005c56:	f7ff fc73 	bl	8005540 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8005c5a:	466b      	mov	r3, sp
 8005c5c:	3307      	adds	r3, #7
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	0018      	movs	r0, r3
 8005c62:	f7ff ff9d 	bl	8005ba0 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8005c66:	ab03      	add	r3, sp, #12
 8005c68:	0018      	movs	r0, r3
 8005c6a:	f7ff fe99 	bl	80059a0 <chVTIsArmedI.lto_priv.1>
 8005c6e:	1e03      	subs	r3, r0, #0
 8005c70:	d00a      	beq.n	8005c88 <chSchGoSleepTimeoutS+0x58>
      chVTDoResetI(&vt);
 8005c72:	ab03      	add	r3, sp, #12
 8005c74:	0018      	movs	r0, r3
 8005c76:	f7ff fca3 	bl	80055c0 <chVTDoResetI>
 8005c7a:	e005      	b.n	8005c88 <chSchGoSleepTimeoutS+0x58>
    }
  }
  else {
    chSchGoSleepS(newstate);
 8005c7c:	466b      	mov	r3, sp
 8005c7e:	3307      	adds	r3, #7
 8005c80:	781b      	ldrb	r3, [r3, #0]
 8005c82:	0018      	movs	r0, r3
 8005c84:	f7ff ff8c 	bl	8005ba0 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8005c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8005c8c:	0018      	movs	r0, r3
 8005c8e:	b00b      	add	sp, #44	; 0x2c
 8005c90:	bd00      	pop	{pc}
 8005c92:	46c0      	nop			; (mov r8, r8)
 8005c94:	20000958 	.word	0x20000958
 8005c98:	08005af1 	.word	0x08005af1
 8005c9c:	00000000 	.word	0x00000000

08005ca0 <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 8005ca0:	b500      	push	{lr}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	9001      	str	r0, [sp, #4]
 8005ca6:	9100      	str	r1, [sp, #0]
  os_instance_t *oip = currcore;
 8005ca8:	4b23      	ldr	r3, [pc, #140]	; (8005d38 <chSchWakeupS+0x98>)
 8005caa:	9303      	str	r3, [sp, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8005cac:	9b03      	ldr	r3, [sp, #12]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	9302      	str	r3, [sp, #8]

  chDbgCheckClassS();
 8005cb2:	f7ff f9b5 	bl	8005020 <chDbgCheckClassS>

  chDbgAssert((oip->rlist.pqueue.next == &oip->rlist.pqueue) ||
 8005cb6:	9b03      	ldr	r3, [sp, #12]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	9b03      	ldr	r3, [sp, #12]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	1e5a      	subs	r2, r3, #1
 8005cc0:	4193      	sbcs	r3, r2
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00f      	beq.n	8005ce8 <chSchWakeupS+0x48>
 8005cc8:	9b03      	ldr	r3, [sp, #12]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	689a      	ldr	r2, [r3, #8]
 8005cce:	9b03      	ldr	r3, [sp, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	419b      	sbcs	r3, r3
 8005cd8:	425b      	negs	r3, r3
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <chSchWakeupS+0x48>
 8005ce0:	4b16      	ldr	r3, [pc, #88]	; (8005d3c <chSchWakeupS+0x9c>)
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	f7ff f814 	bl	8004d10 <chSysHalt>
              (oip->rlist.current->hdr.pqueue.prio >= oip->rlist.pqueue.next->prio),
              "priority order violation");

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->u.rdymsg = msg;
 8005ce8:	9b01      	ldr	r3, [sp, #4]
 8005cea:	9a00      	ldr	r2, [sp, #0]
 8005cec:	62da      	str	r2, [r3, #44]	; 0x2c
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8005cee:	9b01      	ldr	r3, [sp, #4]
 8005cf0:	689a      	ldr	r2, [r3, #8]
 8005cf2:	9b02      	ldr	r3, [sp, #8]
 8005cf4:	6899      	ldr	r1, [r3, #8]
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	4291      	cmp	r1, r2
 8005cfa:	415b      	adcs	r3, r3
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d004      	beq.n	8005d0c <chSchWakeupS+0x6c>
    (void) __sch_ready_behind(ntp);
 8005d02:	9b01      	ldr	r3, [sp, #4]
 8005d04:	0018      	movs	r0, r3
 8005d06:	f7ff fe6b 	bl	80059e0 <__sch_ready_behind>
 8005d0a:	e012      	b.n	8005d32 <chSchWakeupS+0x92>
  }
  else {
    /* The old thread goes back in the ready list ahead of its peers
       because it has not exhausted its time slice.*/
    otp = __sch_ready_ahead(otp);
 8005d0c:	9b02      	ldr	r3, [sp, #8]
 8005d0e:	0018      	movs	r0, r3
 8005d10:	f7ff fe96 	bl	8005a40 <__sch_ready_ahead>
 8005d14:	0003      	movs	r3, r0
 8005d16:	9302      	str	r3, [sp, #8]
    if (otp->hdr.pqueue.prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }

    /* The extracted thread is marked as current.*/
    ntp->state = CH_STATE_CURRENT;
 8005d18:	9b01      	ldr	r3, [sp, #4]
 8005d1a:	2228      	movs	r2, #40	; 0x28
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	5499      	strb	r1, [r3, r2]
    __instance_set_currthread(oip, ntp);
 8005d20:	9b03      	ldr	r3, [sp, #12]
 8005d22:	9a01      	ldr	r2, [sp, #4]
 8005d24:	60da      	str	r2, [r3, #12]

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
 8005d26:	9a02      	ldr	r2, [sp, #8]
 8005d28:	9b01      	ldr	r3, [sp, #4]
 8005d2a:	0011      	movs	r1, r2
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	f7fa fa33 	bl	8000198 <__port_switch>
  }
}
 8005d32:	b005      	add	sp, #20
 8005d34:	bd00      	pop	{pc}
 8005d36:	46c0      	nop			; (mov r8, r8)
 8005d38:	20000958 	.word	0x20000958
 8005d3c:	0800a91c 	.word	0x0800a91c

08005d40 <chSchRescheduleS>:
 * @note    Only local threads are considered, other cores are signaled
 *          and perform a reschedule locally.
 *
 * @sclass
 */
void chSchRescheduleS(void) {
 8005d40:	b500      	push	{lr}
 8005d42:	b083      	sub	sp, #12
  os_instance_t *oip = currcore;
 8005d44:	4b0a      	ldr	r3, [pc, #40]	; (8005d70 <chSchRescheduleS+0x30>)
 8005d46:	9301      	str	r3, [sp, #4]
  thread_t *tp = __instance_get_currthread(oip);
 8005d48:	9b01      	ldr	r3, [sp, #4]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	9300      	str	r3, [sp, #0]

  chDbgCheckClassS();
 8005d4e:	f7ff f967 	bl	8005020 <chDbgCheckClassS>

  /* Note, we are favoring the path where the reschedule is necessary
     because higher priority threads are ready.*/
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8005d52:	9b01      	ldr	r3, [sp, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689a      	ldr	r2, [r3, #8]
 8005d58:	9b00      	ldr	r3, [sp, #0]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	419b      	sbcs	r3, r3
 8005d60:	425b      	negs	r3, r3
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <chSchRescheduleS+0x2c>
    __sch_reschedule_ahead();
 8005d68:	f7ff fe9a 	bl	8005aa0 <__sch_reschedule_ahead>
  }
}
 8005d6c:	b003      	add	sp, #12
 8005d6e:	bd00      	pop	{pc}
 8005d70:	20000958 	.word	0x20000958
	...

08005d80 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 8005d80:	b084      	sub	sp, #16
  os_instance_t *oip = currcore;
 8005d82:	4b0a      	ldr	r3, [pc, #40]	; (8005dac <chSchIsPreemptionRequired+0x2c>)
 8005d84:	9303      	str	r3, [sp, #12]
  thread_t *tp = __instance_get_currthread(oip);
 8005d86:	9b03      	ldr	r3, [sp, #12]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	9302      	str	r3, [sp, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8005d8c:	9b03      	ldr	r3, [sp, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	9301      	str	r3, [sp, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8005d94:	9b02      	ldr	r3, [sp, #8]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	9300      	str	r3, [sp, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8005d9a:	9b01      	ldr	r3, [sp, #4]
 8005d9c:	9a00      	ldr	r2, [sp, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	419b      	sbcs	r3, r3
 8005da2:	425b      	negs	r3, r3
 8005da4:	b2db      	uxtb	r3, r3
#endif
}
 8005da6:	0018      	movs	r0, r3
 8005da8:	b004      	add	sp, #16
 8005daa:	4770      	bx	lr
 8005dac:	20000958 	.word	0x20000958

08005db0 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8005db0:	b500      	push	{lr}
 8005db2:	b085      	sub	sp, #20
  os_instance_t *oip = currcore;
 8005db4:	4b0f      	ldr	r3, [pc, #60]	; (8005df4 <chSchDoPreemption+0x44>)
 8005db6:	9303      	str	r3, [sp, #12]
  thread_t *otp = __instance_get_currthread(oip);
 8005db8:	9b03      	ldr	r3, [sp, #12]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	9302      	str	r3, [sp, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 8005dbe:	9b03      	ldr	r3, [sp, #12]
 8005dc0:	0018      	movs	r0, r3
 8005dc2:	f7ff fd55 	bl	8005870 <ch_pqueue_remove_highest>
 8005dc6:	0003      	movs	r3, r0
 8005dc8:	9301      	str	r3, [sp, #4]
  ntp->state = CH_STATE_CURRENT;
 8005dca:	9b01      	ldr	r3, [sp, #4]
 8005dcc:	2228      	movs	r2, #40	; 0x28
 8005dce:	2101      	movs	r1, #1
 8005dd0:	5499      	strb	r1, [r3, r2]
  __instance_set_currthread(oip, ntp);
 8005dd2:	9b03      	ldr	r3, [sp, #12]
 8005dd4:	9a01      	ldr	r2, [sp, #4]
 8005dd6:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 8005dd8:	9b02      	ldr	r3, [sp, #8]
 8005dda:	0018      	movs	r0, r3
 8005ddc:	f7ff fe30 	bl	8005a40 <__sch_ready_ahead>
 8005de0:	0003      	movs	r3, r0
 8005de2:	9302      	str	r3, [sp, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8005de4:	9a02      	ldr	r2, [sp, #8]
 8005de6:	9b01      	ldr	r3, [sp, #4]
 8005de8:	0011      	movs	r1, r2
 8005dea:	0018      	movs	r0, r3
 8005dec:	f7fa f9d4 	bl	8000198 <__port_switch>
}
 8005df0:	b005      	add	sp, #20
 8005df2:	bd00      	pop	{pc}
 8005df4:	20000958 	.word	0x20000958
	...

08005e00 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8005e00:	b082      	sub	sp, #8
 8005e02:	9001      	str	r0, [sp, #4]

  rfcup->mask = (rfcu_mask_t)0;
 8005e04:	9b01      	ldr	r3, [sp, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	601a      	str	r2, [r3, #0]
}
 8005e0a:	b002      	add	sp, #8
 8005e0c:	4770      	bx	lr
 8005e0e:	46c0      	nop			; (mov r8, r8)

08005e10 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 8005e10:	b082      	sub	sp, #8
 8005e12:	9001      	str	r0, [sp, #4]

  sdp->panic_msg = NULL;
 8005e14:	9b01      	ldr	r3, [sp, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]

#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
 8005e1a:	9b01      	ldr	r3, [sp, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	605a      	str	r2, [r3, #4]
  sdp->lock_cnt = (cnt_t)1;
 8005e20:	9b01      	ldr	r3, [sp, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	609a      	str	r2, [r3, #8]
#endif
}
 8005e26:	b002      	add	sp, #8
 8005e28:	4770      	bx	lr
 8005e2a:	46c0      	nop			; (mov r8, r8)
 8005e2c:	0000      	movs	r0, r0
	...

08005e30 <ch_queue_init.lto_priv.0>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8005e30:	b082      	sub	sp, #8
 8005e32:	9001      	str	r0, [sp, #4]
  qp->next = qp;
 8005e34:	9b01      	ldr	r3, [sp, #4]
 8005e36:	9a01      	ldr	r2, [sp, #4]
 8005e38:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8005e3a:	9b01      	ldr	r3, [sp, #4]
 8005e3c:	9a01      	ldr	r2, [sp, #4]
 8005e3e:	605a      	str	r2, [r3, #4]
}
 8005e40:	b002      	add	sp, #8
 8005e42:	4770      	bx	lr
	...

08005e50 <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 8005e50:	b082      	sub	sp, #8
 8005e52:	9001      	str	r0, [sp, #4]
  pqp->next = pqp;
 8005e54:	9b01      	ldr	r3, [sp, #4]
 8005e56:	9a01      	ldr	r2, [sp, #4]
 8005e58:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 8005e5a:	9b01      	ldr	r3, [sp, #4]
 8005e5c:	9a01      	ldr	r2, [sp, #4]
 8005e5e:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 8005e60:	9b01      	ldr	r3, [sp, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	609a      	str	r2, [r3, #8]
}
 8005e66:	b002      	add	sp, #8
 8005e68:	4770      	bx	lr
 8005e6a:	46c0      	nop			; (mov r8, r8)
 8005e6c:	0000      	movs	r0, r0
	...

08005e70 <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 8005e70:	b082      	sub	sp, #8
 8005e72:	9001      	str	r0, [sp, #4]
  dlhp->next  = dlhp;
 8005e74:	9b01      	ldr	r3, [sp, #4]
 8005e76:	9a01      	ldr	r2, [sp, #4]
 8005e78:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 8005e7a:	9b01      	ldr	r3, [sp, #4]
 8005e7c:	9a01      	ldr	r2, [sp, #4]
 8005e7e:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 8005e80:	9b01      	ldr	r3, [sp, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	4252      	negs	r2, r2
 8005e86:	609a      	str	r2, [r3, #8]
}
 8005e88:	b002      	add	sp, #8
 8005e8a:	4770      	bx	lr
 8005e8c:	0000      	movs	r0, r0
	...

08005e90 <port_wait_for_interrupt>:
static inline void port_wait_for_interrupt(void) {

#if CORTEX_ENABLE_WFI_IDLE == TRUE
  __WFI();
#endif
}
 8005e90:	4770      	bx	lr
 8005e92:	46c0      	nop			; (mov r8, r8)
	...

08005ea0 <port_timer_get_time.lto_priv.1>:
static inline systime_t port_timer_get_time(void) {
 8005ea0:	b510      	push	{r4, lr}
  return stGetCounter();
 8005ea2:	f7fd f965 	bl	8003170 <stGetCounter>
 8005ea6:	0003      	movs	r3, r0
}
 8005ea8:	0018      	movs	r0, r3
 8005eaa:	bd10      	pop	{r4, pc}
 8005eac:	0000      	movs	r0, r0
	...

08005eb0 <chVTGetSystemTimeX.lto_priv.1>:
static inline systime_t chVTGetSystemTimeX(void) {
 8005eb0:	b510      	push	{r4, lr}
  return port_timer_get_time();
 8005eb2:	f7ff fff5 	bl	8005ea0 <port_timer_get_time.lto_priv.1>
 8005eb6:	0003      	movs	r3, r0
}
 8005eb8:	0018      	movs	r0, r3
 8005eba:	bd10      	pop	{r4, pc}
 8005ebc:	0000      	movs	r0, r0
	...

08005ec0 <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 8005ec0:	b530      	push	{r4, r5, lr}
 8005ec2:	b083      	sub	sp, #12
 8005ec4:	9001      	str	r0, [sp, #4]

  ch_dlist_init(&vtlp->dlist);
 8005ec6:	9b01      	ldr	r3, [sp, #4]
 8005ec8:	0018      	movs	r0, r3
 8005eca:	f7ff ffd1 	bl	8005e70 <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 8005ece:	9b01      	ldr	r3, [sp, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	819a      	strh	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8005ed4:	f7ff ffec 	bl	8005eb0 <chVTGetSystemTimeX.lto_priv.1>
 8005ed8:	0003      	movs	r3, r0
 8005eda:	001c      	movs	r4, r3
 8005edc:	2300      	movs	r3, #0
 8005ede:	001d      	movs	r5, r3
 8005ee0:	9b01      	ldr	r3, [sp, #4]
 8005ee2:	611c      	str	r4, [r3, #16]
 8005ee4:	615d      	str	r5, [r3, #20]
#endif
}
 8005ee6:	b003      	add	sp, #12
 8005ee8:	bd30      	pop	{r4, r5, pc}
 8005eea:	46c0      	nop			; (mov r8, r8)
 8005eec:	0000      	movs	r0, r0
	...

08005ef0 <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 8005ef0:	b500      	push	{lr}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	9001      	str	r0, [sp, #4]

  ch_queue_init(&rp->queue);
 8005ef6:	9b01      	ldr	r3, [sp, #4]
 8005ef8:	0018      	movs	r0, r3
 8005efa:	f7ff ff99 	bl	8005e30 <ch_queue_init.lto_priv.0>
}
 8005efe:	b003      	add	sp, #12
 8005f00:	bd00      	pop	{pc}
 8005f02:	46c0      	nop			; (mov r8, r8)
	...

08005f10 <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 8005f10:	b500      	push	{lr}
 8005f12:	b083      	sub	sp, #12
 8005f14:	9001      	str	r0, [sp, #4]
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8005f16:	f7ff ffbb 	bl	8005e90 <port_wait_for_interrupt>
 8005f1a:	e7fc      	b.n	8005f16 <__idle_thread+0x6>
 8005f1c:	0000      	movs	r0, r0
	...

08005f20 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8005f20:	b500      	push	{lr}
 8005f22:	b08b      	sub	sp, #44	; 0x2c
 8005f24:	9001      	str	r0, [sp, #4]
 8005f26:	9100      	str	r1, [sp, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	9309      	str	r3, [sp, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
 8005f2c:	4a35      	ldr	r2, [pc, #212]	; (8006004 <chInstanceObjectInit+0xe4>)
 8005f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	18d3      	adds	r3, r2, r3
 8005f34:	3304      	adds	r3, #4
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	1e5a      	subs	r2, r3, #1
 8005f3a:	4193      	sbcs	r3, r2
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d003      	beq.n	8005f4a <chInstanceObjectInit+0x2a>
 8005f42:	4b31      	ldr	r3, [pc, #196]	; (8006008 <chInstanceObjectInit+0xe8>)
 8005f44:	0018      	movs	r0, r3
 8005f46:	f7fe fee3 	bl	8004d10 <chSysHalt>
  ch_system.instances[core_id] = oip;
 8005f4a:	4a2e      	ldr	r2, [pc, #184]	; (8006004 <chInstanceObjectInit+0xe4>)
 8005f4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	18d3      	adds	r3, r2, r3
 8005f52:	3304      	adds	r3, #4
 8005f54:	9a01      	ldr	r2, [sp, #4]
 8005f56:	601a      	str	r2, [r3, #0]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8005f58:	9b01      	ldr	r3, [sp, #4]
 8005f5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f5c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8005f5e:	9b01      	ldr	r3, [sp, #4]
 8005f60:	9a00      	ldr	r2, [sp, #0]
 8005f62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 8005f64:	9b01      	ldr	r3, [sp, #4]
 8005f66:	0018      	movs	r0, r3
 8005f68:	f001 fcca 	bl	8007900 <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 8005f6c:	9b01      	ldr	r3, [sp, #4]
 8005f6e:	0018      	movs	r0, r3
 8005f70:	f7ff ff6e 	bl	8005e50 <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 8005f74:	9b01      	ldr	r3, [sp, #4]
 8005f76:	3328      	adds	r3, #40	; 0x28
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f7ff ffb9 	bl	8005ef0 <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 8005f7e:	9b01      	ldr	r3, [sp, #4]
 8005f80:	3334      	adds	r3, #52	; 0x34
 8005f82:	0018      	movs	r0, r3
 8005f84:	f7ff ff3c 	bl	8005e00 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8005f88:	9b01      	ldr	r3, [sp, #4]
 8005f8a:	3310      	adds	r3, #16
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	f7ff ff97 	bl	8005ec0 <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 8005f92:	9b01      	ldr	r3, [sp, #4]
 8005f94:	3388      	adds	r3, #136	; 0x88
 8005f96:	0018      	movs	r0, r3
 8005f98:	f7ff ff3a 	bl	8005e10 <__dbg_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8005f9c:	9b01      	ldr	r3, [sp, #4]
 8005f9e:	333c      	adds	r3, #60	; 0x3c
 8005fa0:	0019      	movs	r1, r3
 8005fa2:	4a1a      	ldr	r2, [pc, #104]	; (800600c <chInstanceObjectInit+0xec>)
 8005fa4:	9801      	ldr	r0, [sp, #4]
 8005fa6:	2380      	movs	r3, #128	; 0x80
 8005fa8:	f000 f98a 	bl	80062c0 <__thd_object_init>
 8005fac:	0002      	movs	r2, r0
 8005fae:	9b01      	ldr	r3, [sp, #4]
 8005fb0:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8005fb2:	9b01      	ldr	r3, [sp, #4]
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	9a00      	ldr	r2, [sp, #0]
 8005fb8:	6852      	ldr	r2, [r2, #4]
 8005fba:	621a      	str	r2, [r3, #32]
  oip->rlist.current->waend  = oicp->mainthread_end;
 8005fbc:	9b01      	ldr	r3, [sp, #4]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	9a00      	ldr	r2, [sp, #0]
 8005fc2:	6892      	ldr	r2, [r2, #8]
 8005fc4:	625a      	str	r2, [r3, #36]	; 0x24
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8005fc6:	9b01      	ldr	r3, [sp, #4]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	2228      	movs	r2, #40	; 0x28
 8005fcc:	2101      	movs	r1, #1
 8005fce:	5499      	strb	r1, [r3, r2]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8005fd0:	ab03      	add	r3, sp, #12
 8005fd2:	4a0f      	ldr	r2, [pc, #60]	; (8006010 <chInstanceObjectInit+0xf0>)
 8005fd4:	601a      	str	r2, [r3, #0]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 8005fd6:	9b00      	ldr	r3, [sp, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 8005fda:	ab03      	add	r3, sp, #12
 8005fdc:	605a      	str	r2, [r3, #4]
      .wend     = oicp->idlethread_end,
 8005fde:	9b00      	ldr	r3, [sp, #0]
 8005fe0:	691a      	ldr	r2, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 8005fe2:	ab03      	add	r3, sp, #12
 8005fe4:	609a      	str	r2, [r3, #8]
 8005fe6:	ab03      	add	r3, sp, #12
 8005fe8:	2201      	movs	r2, #1
 8005fea:	60da      	str	r2, [r3, #12]
 8005fec:	ab03      	add	r3, sp, #12
 8005fee:	4a09      	ldr	r2, [pc, #36]	; (8006014 <chInstanceObjectInit+0xf4>)
 8005ff0:	611a      	str	r2, [r3, #16]
 8005ff2:	ab03      	add	r3, sp, #12
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	615a      	str	r2, [r3, #20]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8005ff8:	ab03      	add	r3, sp, #12
 8005ffa:	0018      	movs	r0, r3
 8005ffc:	f000 fa30 	bl	8006460 <chThdCreateI>
  }
#endif
}
 8006000:	b00b      	add	sp, #44	; 0x2c
 8006002:	bd00      	pop	{pc}
 8006004:	20000950 	.word	0x20000950
 8006008:	0800a934 	.word	0x0800a934
 800600c:	0800a9e0 	.word	0x0800a9e0
 8006010:	0800a92c 	.word	0x0800a92c
 8006014:	08005f11 	.word	0x08005f11
	...

08006020 <chTimeDiffX.lto_priv.1>:
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8006020:	b082      	sub	sp, #8
 8006022:	0002      	movs	r2, r0
 8006024:	466b      	mov	r3, sp
 8006026:	3306      	adds	r3, #6
 8006028:	801a      	strh	r2, [r3, #0]
 800602a:	ab01      	add	r3, sp, #4
 800602c:	1c0a      	adds	r2, r1, #0
 800602e:	801a      	strh	r2, [r3, #0]
  return (sysinterval_t)((systime_t)(end - start));
 8006030:	aa01      	add	r2, sp, #4
 8006032:	466b      	mov	r3, sp
 8006034:	3306      	adds	r3, #6
 8006036:	8812      	ldrh	r2, [r2, #0]
 8006038:	881b      	ldrh	r3, [r3, #0]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	b29b      	uxth	r3, r3
}
 800603e:	0018      	movs	r0, r3
 8006040:	b002      	add	sp, #8
 8006042:	4770      	bx	lr
	...

08006050 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 8006050:	b082      	sub	sp, #8
 8006052:	9001      	str	r0, [sp, #4]
  lp->next = lp;
 8006054:	9b01      	ldr	r3, [sp, #4]
 8006056:	9a01      	ldr	r2, [sp, #4]
 8006058:	601a      	str	r2, [r3, #0]
}
 800605a:	b002      	add	sp, #8
 800605c:	4770      	bx	lr
 800605e:	46c0      	nop			; (mov r8, r8)

08006060 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8006060:	b082      	sub	sp, #8
 8006062:	9001      	str	r0, [sp, #4]
  return (bool)(lp->next != lp);
 8006064:	9b01      	ldr	r3, [sp, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	9a01      	ldr	r2, [sp, #4]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	1e5a      	subs	r2, r3, #1
 800606e:	4193      	sbcs	r3, r2
 8006070:	b2db      	uxtb	r3, r3
}
 8006072:	0018      	movs	r0, r3
 8006074:	b002      	add	sp, #8
 8006076:	4770      	bx	lr
	...

08006080 <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 8006080:	b084      	sub	sp, #16
 8006082:	9001      	str	r0, [sp, #4]
  ch_list_t *p = lp->next;
 8006084:	9b01      	ldr	r3, [sp, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	9303      	str	r3, [sp, #12]
  lp->next = p->next;
 800608a:	9b03      	ldr	r3, [sp, #12]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	9b01      	ldr	r3, [sp, #4]
 8006090:	601a      	str	r2, [r3, #0]
  return p;
 8006092:	9b03      	ldr	r3, [sp, #12]
}
 8006094:	0018      	movs	r0, r3
 8006096:	b004      	add	sp, #16
 8006098:	4770      	bx	lr
 800609a:	46c0      	nop			; (mov r8, r8)
 800609c:	0000      	movs	r0, r0
	...

080060a0 <ch_queue_init.lto_priv.1>:
static inline void ch_queue_init(ch_queue_t *qp) {
 80060a0:	b082      	sub	sp, #8
 80060a2:	9001      	str	r0, [sp, #4]
  qp->next = qp;
 80060a4:	9b01      	ldr	r3, [sp, #4]
 80060a6:	9a01      	ldr	r2, [sp, #4]
 80060a8:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 80060aa:	9b01      	ldr	r3, [sp, #4]
 80060ac:	9a01      	ldr	r2, [sp, #4]
 80060ae:	605a      	str	r2, [r3, #4]
}
 80060b0:	b002      	add	sp, #8
 80060b2:	4770      	bx	lr
	...

080060c0 <ch_queue_notempty.lto_priv.0>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 80060c0:	b082      	sub	sp, #8
 80060c2:	9001      	str	r0, [sp, #4]
  return (bool)(qp->next != qp);
 80060c4:	9b01      	ldr	r3, [sp, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	9a01      	ldr	r2, [sp, #4]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	1e5a      	subs	r2, r3, #1
 80060ce:	4193      	sbcs	r3, r2
 80060d0:	b2db      	uxtb	r3, r3
}
 80060d2:	0018      	movs	r0, r3
 80060d4:	b002      	add	sp, #8
 80060d6:	4770      	bx	lr
	...

080060e0 <ch_queue_insert.lto_priv.0>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 80060e0:	b082      	sub	sp, #8
 80060e2:	9001      	str	r0, [sp, #4]
 80060e4:	9100      	str	r1, [sp, #0]
  p->next       = qp;
 80060e6:	9b00      	ldr	r3, [sp, #0]
 80060e8:	9a01      	ldr	r2, [sp, #4]
 80060ea:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 80060ec:	9b01      	ldr	r3, [sp, #4]
 80060ee:	685a      	ldr	r2, [r3, #4]
 80060f0:	9b00      	ldr	r3, [sp, #0]
 80060f2:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80060f4:	9b00      	ldr	r3, [sp, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	9a00      	ldr	r2, [sp, #0]
 80060fa:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 80060fc:	9b01      	ldr	r3, [sp, #4]
 80060fe:	9a00      	ldr	r2, [sp, #0]
 8006100:	605a      	str	r2, [r3, #4]
}
 8006102:	b002      	add	sp, #8
 8006104:	4770      	bx	lr
 8006106:	46c0      	nop			; (mov r8, r8)
	...

08006110 <ch_queue_fifo_remove.lto_priv.0>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 8006110:	b084      	sub	sp, #16
 8006112:	9001      	str	r0, [sp, #4]
  ch_queue_t *p = qp->next;
 8006114:	9b01      	ldr	r3, [sp, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	9303      	str	r3, [sp, #12]
  qp->next       = p->next;
 800611a:	9b03      	ldr	r3, [sp, #12]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	9b01      	ldr	r3, [sp, #4]
 8006120:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 8006122:	9b01      	ldr	r3, [sp, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	9a01      	ldr	r2, [sp, #4]
 8006128:	605a      	str	r2, [r3, #4]
  return p;
 800612a:	9b03      	ldr	r3, [sp, #12]
}
 800612c:	0018      	movs	r0, r3
 800612e:	b004      	add	sp, #16
 8006130:	4770      	bx	lr
 8006132:	46c0      	nop			; (mov r8, r8)
	...

08006140 <ch_queue_dequeue.lto_priv.1>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8006140:	b082      	sub	sp, #8
 8006142:	9001      	str	r0, [sp, #4]
  p->prev->next = p->next;
 8006144:	9b01      	ldr	r3, [sp, #4]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	9a01      	ldr	r2, [sp, #4]
 800614a:	6812      	ldr	r2, [r2, #0]
 800614c:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 800614e:	9b01      	ldr	r3, [sp, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	9a01      	ldr	r2, [sp, #4]
 8006154:	6852      	ldr	r2, [r2, #4]
 8006156:	605a      	str	r2, [r3, #4]
  return p;
 8006158:	9b01      	ldr	r3, [sp, #4]
}
 800615a:	0018      	movs	r0, r3
 800615c:	b002      	add	sp, #8
 800615e:	4770      	bx	lr

08006160 <port_lock.lto_priv.10>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006160:	b672      	cpsid	i
}
 8006162:	4770      	bx	lr
	...

08006170 <port_unlock.lto_priv.10>:
  __ASM volatile ("cpsie i" : : : "memory");
 8006170:	b662      	cpsie	i
}
 8006172:	4770      	bx	lr
	...

08006180 <port_timer_get_time.lto_priv.2>:
static inline systime_t port_timer_get_time(void) {
 8006180:	b510      	push	{r4, lr}
  return stGetCounter();
 8006182:	f7fc fff5 	bl	8003170 <stGetCounter>
 8006186:	0003      	movs	r3, r0
}
 8006188:	0018      	movs	r0, r3
 800618a:	bd10      	pop	{r4, pc}
 800618c:	0000      	movs	r0, r0
	...

08006190 <chSysLock.lto_priv.5>:
static inline void chSysLock(void) {
 8006190:	b510      	push	{r4, lr}
  port_lock();
 8006192:	f7ff ffe5 	bl	8006160 <port_lock.lto_priv.10>
  __dbg_check_lock();
 8006196:	f7fe fe2b 	bl	8004df0 <__dbg_check_lock>
}
 800619a:	bd10      	pop	{r4, pc}
 800619c:	0000      	movs	r0, r0
	...

080061a0 <chSysUnlock.lto_priv.5>:
static inline void chSysUnlock(void) {
 80061a0:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 80061a2:	f7fe fe4d 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 80061a6:	4b0e      	ldr	r3, [pc, #56]	; (80061e0 <chSysUnlock.lto_priv.5+0x40>)
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4b0d      	ldr	r3, [pc, #52]	; (80061e0 <chSysUnlock.lto_priv.5+0x40>)
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	1e5a      	subs	r2, r3, #1
 80061b0:	4193      	sbcs	r3, r2
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00f      	beq.n	80061d8 <chSysUnlock.lto_priv.5+0x38>
 80061b8:	4b09      	ldr	r3, [pc, #36]	; (80061e0 <chSysUnlock.lto_priv.5+0x40>)
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	4b08      	ldr	r3, [pc, #32]	; (80061e0 <chSysUnlock.lto_priv.5+0x40>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	419b      	sbcs	r3, r3
 80061c8:	425b      	negs	r3, r3
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d003      	beq.n	80061d8 <chSysUnlock.lto_priv.5+0x38>
 80061d0:	4b04      	ldr	r3, [pc, #16]	; (80061e4 <chSysUnlock.lto_priv.5+0x44>)
 80061d2:	0018      	movs	r0, r3
 80061d4:	f7fe fd9c 	bl	8004d10 <chSysHalt>
  port_unlock();
 80061d8:	f7ff ffca 	bl	8006170 <port_unlock.lto_priv.10>
}
 80061dc:	bd10      	pop	{r4, pc}
 80061de:	46c0      	nop			; (mov r8, r8)
 80061e0:	20000958 	.word	0x20000958
 80061e4:	0800a96c 	.word	0x0800a96c
	...

080061f0 <chVTGetSystemTimeX.lto_priv.2>:
static inline systime_t chVTGetSystemTimeX(void) {
 80061f0:	b510      	push	{r4, lr}
  return port_timer_get_time();
 80061f2:	f7ff ffc5 	bl	8006180 <port_timer_get_time.lto_priv.2>
 80061f6:	0003      	movs	r3, r0
}
 80061f8:	0018      	movs	r0, r3
 80061fa:	bd10      	pop	{r4, pc}
 80061fc:	0000      	movs	r0, r0
	...

08006200 <chThdGetSelfX.lto_priv.0>:
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8006200:	4b01      	ldr	r3, [pc, #4]	; (8006208 <chThdGetSelfX.lto_priv.0+0x8>)
 8006202:	68db      	ldr	r3, [r3, #12]
}
 8006204:	0018      	movs	r0, r3
 8006206:	4770      	bx	lr
 8006208:	20000958 	.word	0x20000958
 800620c:	00000000 	.word	0x00000000

08006210 <chThdGetWorkingAreaX.lto_priv.0>:
 * @param[in] tp        pointer to the thread
 * @return              The working area base pointer.
 *
 * @xclass
 */
static inline stkalign_t *chThdGetWorkingAreaX(thread_t *tp) {
 8006210:	b082      	sub	sp, #8
 8006212:	9001      	str	r0, [sp, #4]

  return tp->wabase;
 8006214:	9b01      	ldr	r3, [sp, #4]
 8006216:	6a1b      	ldr	r3, [r3, #32]
}
 8006218:	0018      	movs	r0, r3
 800621a:	b002      	add	sp, #8
 800621c:	4770      	bx	lr
 800621e:	46c0      	nop			; (mov r8, r8)

08006220 <chThdSleepS>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @sclass
 */
static inline void chThdSleepS(sysinterval_t ticks) {
 8006220:	b500      	push	{lr}
 8006222:	b083      	sub	sp, #12
 8006224:	9001      	str	r0, [sp, #4]

  chDbgCheck(ticks != TIME_IMMEDIATE);
 8006226:	9b01      	ldr	r3, [sp, #4]
 8006228:	425a      	negs	r2, r3
 800622a:	4153      	adcs	r3, r2
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d003      	beq.n	800623a <chThdSleepS+0x1a>
 8006232:	4b05      	ldr	r3, [pc, #20]	; (8006248 <chThdSleepS+0x28>)
 8006234:	0018      	movs	r0, r3
 8006236:	f7fe fd6b 	bl	8004d10 <chSysHalt>

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 800623a:	9b01      	ldr	r3, [sp, #4]
 800623c:	0019      	movs	r1, r3
 800623e:	2008      	movs	r0, #8
 8006240:	f7ff fcf6 	bl	8005c30 <chSchGoSleepTimeoutS>
}
 8006244:	b003      	add	sp, #12
 8006246:	bd00      	pop	{pc}
 8006248:	0800a9a8 	.word	0x0800a9a8
 800624c:	00000000 	.word	0x00000000

08006250 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t structure
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8006250:	b500      	push	{lr}
 8006252:	b085      	sub	sp, #20
 8006254:	9001      	str	r0, [sp, #4]
 8006256:	9100      	str	r1, [sp, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");
 8006258:	9b01      	ldr	r3, [sp, #4]
 800625a:	0018      	movs	r0, r3
 800625c:	f7ff ff30 	bl	80060c0 <ch_queue_notempty.lto_priv.0>
 8006260:	0003      	movs	r3, r0
 8006262:	001a      	movs	r2, r3
 8006264:	2301      	movs	r3, #1
 8006266:	4053      	eors	r3, r2
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <chThdDoDequeueNextI+0x26>
 800626e:	4b10      	ldr	r3, [pc, #64]	; (80062b0 <chThdDoDequeueNextI+0x60>)
 8006270:	0018      	movs	r0, r3
 8006272:	f7fe fd4d 	bl	8004d10 <chSysHalt>

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8006276:	9b01      	ldr	r3, [sp, #4]
 8006278:	0018      	movs	r0, r3
 800627a:	f7ff ff49 	bl	8006110 <ch_queue_fifo_remove.lto_priv.0>
 800627e:	0003      	movs	r3, r0
 8006280:	9303      	str	r3, [sp, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");
 8006282:	9b03      	ldr	r3, [sp, #12]
 8006284:	2228      	movs	r2, #40	; 0x28
 8006286:	5c9b      	ldrb	r3, [r3, r2]
 8006288:	3b04      	subs	r3, #4
 800628a:	1e5a      	subs	r2, r3, #1
 800628c:	4193      	sbcs	r3, r2
 800628e:	b2db      	uxtb	r3, r3
 8006290:	2b00      	cmp	r3, #0
 8006292:	d003      	beq.n	800629c <chThdDoDequeueNextI+0x4c>
 8006294:	4b06      	ldr	r3, [pc, #24]	; (80062b0 <chThdDoDequeueNextI+0x60>)
 8006296:	0018      	movs	r0, r3
 8006298:	f7fe fd3a 	bl	8004d10 <chSysHalt>

  tp->u.rdymsg = msg;
 800629c:	9b03      	ldr	r3, [sp, #12]
 800629e:	9a00      	ldr	r2, [sp, #0]
 80062a0:	62da      	str	r2, [r3, #44]	; 0x2c
  (void) chSchReadyI(tp);
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	0018      	movs	r0, r3
 80062a6:	f7ff fc5b 	bl	8005b60 <chSchReadyI>
}
 80062aa:	b005      	add	sp, #20
 80062ac:	bd00      	pop	{pc}
 80062ae:	46c0      	nop			; (mov r8, r8)
 80062b0:	0800a9cc 	.word	0x0800a9cc
	...

080062c0 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 80062c0:	b500      	push	{lr}
 80062c2:	b085      	sub	sp, #20
 80062c4:	9003      	str	r0, [sp, #12]
 80062c6:	9102      	str	r1, [sp, #8]
 80062c8:	9201      	str	r2, [sp, #4]
 80062ca:	9300      	str	r3, [sp, #0]

  tp->hdr.pqueue.prio   = prio;
 80062cc:	9b02      	ldr	r3, [sp, #8]
 80062ce:	9a00      	ldr	r2, [sp, #0]
 80062d0:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 80062d2:	9b02      	ldr	r3, [sp, #8]
 80062d4:	2228      	movs	r2, #40	; 0x28
 80062d6:	2102      	movs	r1, #2
 80062d8:	5499      	strb	r1, [r3, r2]
  tp->flags             = CH_FLAG_MODE_STATIC;
 80062da:	9b02      	ldr	r3, [sp, #8]
 80062dc:	2229      	movs	r2, #41	; 0x29
 80062de:	2100      	movs	r1, #0
 80062e0:	5499      	strb	r1, [r3, r2]
  tp->owner             = oip;
 80062e2:	9b02      	ldr	r3, [sp, #8]
 80062e4:	9a03      	ldr	r2, [sp, #12]
 80062e6:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 80062e8:	9b02      	ldr	r3, [sp, #8]
 80062ea:	9a00      	ldr	r2, [sp, #0]
 80062ec:	645a      	str	r2, [r3, #68]	; 0x44
  tp->mtxlist           = NULL;
 80062ee:	9b02      	ldr	r3, [sp, #8]
 80062f0:	2200      	movs	r2, #0
 80062f2:	641a      	str	r2, [r3, #64]	; 0x40
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 80062f4:	9b02      	ldr	r3, [sp, #8]
 80062f6:	2200      	movs	r2, #0
 80062f8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 80062fa:	9b02      	ldr	r3, [sp, #8]
 80062fc:	222a      	movs	r2, #42	; 0x2a
 80062fe:	2101      	movs	r1, #1
 8006300:	5499      	strb	r1, [r3, r2]
  tp->name              = name;
 8006302:	9b02      	ldr	r3, [sp, #8]
 8006304:	9a01      	ldr	r2, [sp, #4]
 8006306:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 8006308:	9b03      	ldr	r3, [sp, #12]
 800630a:	3328      	adds	r3, #40	; 0x28
 800630c:	001a      	movs	r2, r3
 800630e:	9b02      	ldr	r3, [sp, #8]
 8006310:	3310      	adds	r3, #16
 8006312:	0019      	movs	r1, r3
 8006314:	0010      	movs	r0, r2
 8006316:	f7ff fee3 	bl	80060e0 <ch_queue_insert.lto_priv.0>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 800631a:	9b02      	ldr	r3, [sp, #8]
 800631c:	3330      	adds	r3, #48	; 0x30
 800631e:	0018      	movs	r0, r3
 8006320:	f7ff fe96 	bl	8006050 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8006324:	9b02      	ldr	r3, [sp, #8]
 8006326:	3334      	adds	r3, #52	; 0x34
 8006328:	0018      	movs	r0, r3
 800632a:	f7ff feb9 	bl	80060a0 <ch_queue_init.lto_priv.1>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 800632e:	9b02      	ldr	r3, [sp, #8]
}
 8006330:	0018      	movs	r0, r3
 8006332:	b005      	add	sp, #20
 8006334:	bd00      	pop	{pc}
 8006336:	46c0      	nop			; (mov r8, r8)
	...

08006340 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8006340:	b500      	push	{lr}
 8006342:	b085      	sub	sp, #20
 8006344:	9001      	str	r0, [sp, #4]
  thread_t *tp;

  chDbgCheckClassI();
 8006346:	f7fe fe4b 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck(tdp != NULL);
 800634a:	9b01      	ldr	r3, [sp, #4]
 800634c:	425a      	negs	r2, r3
 800634e:	4153      	adcs	r3, r2
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d003      	beq.n	800635e <chThdCreateSuspendedI+0x1e>
 8006356:	4b3e      	ldr	r3, [pc, #248]	; (8006450 <chThdCreateSuspendedI+0x110>)
 8006358:	0018      	movs	r0, r3
 800635a:	f7fe fcd9 	bl	8004d10 <chSysHalt>
  chDbgCheck(MEM_IS_ALIGNED(tdp->wbase, PORT_WORKING_AREA_ALIGN) &&
 800635e:	9b01      	ldr	r3, [sp, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	001a      	movs	r2, r3
 8006364:	2307      	movs	r3, #7
 8006366:	4013      	ands	r3, r2
 8006368:	1e5a      	subs	r2, r3, #1
 800636a:	4193      	sbcs	r3, r2
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d109      	bne.n	8006386 <chThdCreateSuspendedI+0x46>
 8006372:	9b01      	ldr	r3, [sp, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	001a      	movs	r2, r3
 8006378:	2307      	movs	r3, #7
 800637a:	4013      	ands	r3, r2
 800637c:	1e5a      	subs	r2, r3, #1
 800637e:	4193      	sbcs	r3, r2
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <chThdCreateSuspendedI+0x4a>
 8006386:	2301      	movs	r3, #1
 8006388:	e000      	b.n	800638c <chThdCreateSuspendedI+0x4c>
 800638a:	2300      	movs	r3, #0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d109      	bne.n	80063a4 <chThdCreateSuspendedI+0x64>
 8006390:	9b01      	ldr	r3, [sp, #4]
 8006392:	689a      	ldr	r2, [r3, #8]
 8006394:	9b01      	ldr	r3, [sp, #4]
 8006396:	6859      	ldr	r1, [r3, #4]
 8006398:	2300      	movs	r3, #0
 800639a:	4291      	cmp	r1, r2
 800639c:	415b      	adcs	r3, r3
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d001      	beq.n	80063a8 <chThdCreateSuspendedI+0x68>
 80063a4:	2301      	movs	r3, #1
 80063a6:	e000      	b.n	80063aa <chThdCreateSuspendedI+0x6a>
 80063a8:	2300      	movs	r3, #0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10c      	bne.n	80063c8 <chThdCreateSuspendedI+0x88>
 80063ae:	9b01      	ldr	r3, [sp, #4]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	001a      	movs	r2, r3
 80063b4:	9b01      	ldr	r3, [sp, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	1ad2      	subs	r2, r2, r3
 80063ba:	21cf      	movs	r1, #207	; 0xcf
 80063bc:	2300      	movs	r3, #0
 80063be:	4291      	cmp	r1, r2
 80063c0:	415b      	adcs	r3, r3
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d003      	beq.n	80063d0 <chThdCreateSuspendedI+0x90>
 80063c8:	4b21      	ldr	r3, [pc, #132]	; (8006450 <chThdCreateSuspendedI+0x110>)
 80063ca:	0018      	movs	r0, r3
 80063cc:	f7fe fca0 	bl	8004d10 <chSysHalt>
             MEM_IS_ALIGNED(tdp->wend, PORT_STACK_ALIGN) &&
             (tdp->wend > tdp->wbase) &&
             (((size_t)tdp->wend - (size_t)tdp->wbase) >= THD_WORKING_AREA_SIZE(0)));
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));
 80063d0:	9b01      	ldr	r3, [sp, #4]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	22ff      	movs	r2, #255	; 0xff
 80063d6:	429a      	cmp	r2, r3
 80063d8:	419b      	sbcs	r3, r3
 80063da:	425b      	negs	r3, r3
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d106      	bne.n	80063f0 <chThdCreateSuspendedI+0xb0>
 80063e2:	9b01      	ldr	r3, [sp, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	425a      	negs	r2, r3
 80063e8:	4153      	adcs	r3, r2
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d003      	beq.n	80063f8 <chThdCreateSuspendedI+0xb8>
 80063f0:	4b17      	ldr	r3, [pc, #92]	; (8006450 <chThdCreateSuspendedI+0x110>)
 80063f2:	0018      	movs	r0, r3
 80063f4:	f7fe fc8c 	bl	8004d10 <chSysHalt>

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 80063f8:	9b01      	ldr	r3, [sp, #4]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	3b50      	subs	r3, #80	; 0x50
 80063fe:	9303      	str	r3, [sp, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8006400:	9b01      	ldr	r3, [sp, #4]
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	621a      	str	r2, [r3, #32]
  tp->waend  = tdp->wend;
 8006408:	9b01      	ldr	r3, [sp, #4]
 800640a:	689a      	ldr	r2, [r3, #8]
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	625a      	str	r2, [r3, #36]	; 0x24
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	3b24      	subs	r3, #36	; 0x24
 8006414:	001a      	movs	r2, r3
 8006416:	9b03      	ldr	r3, [sp, #12]
 8006418:	60da      	str	r2, [r3, #12]
 800641a:	9b01      	ldr	r3, [sp, #4]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	611a      	str	r2, [r3, #16]
 8006424:	9b01      	ldr	r3, [sp, #4]
 8006426:	695a      	ldr	r2, [r3, #20]
 8006428:	9b03      	ldr	r3, [sp, #12]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	615a      	str	r2, [r3, #20]
 800642e:	9b03      	ldr	r3, [sp, #12]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	4a08      	ldr	r2, [pc, #32]	; (8006454 <chThdCreateSuspendedI+0x114>)
 8006434:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8006436:	9b01      	ldr	r3, [sp, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	9b01      	ldr	r3, [sp, #4]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	9903      	ldr	r1, [sp, #12]
 8006440:	4805      	ldr	r0, [pc, #20]	; (8006458 <chThdCreateSuspendedI+0x118>)
 8006442:	f7ff ff3d 	bl	80062c0 <__thd_object_init>
 8006446:	0003      	movs	r3, r0
}
 8006448:	0018      	movs	r0, r3
 800644a:	b005      	add	sp, #20
 800644c:	bd00      	pop	{pc}
 800644e:	46c0      	nop			; (mov r8, r8)
 8006450:	0800a954 	.word	0x0800a954
 8006454:	080001b9 	.word	0x080001b9
 8006458:	20000958 	.word	0x20000958
 800645c:	00000000 	.word	0x00000000

08006460 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8006460:	b500      	push	{lr}
 8006462:	b083      	sub	sp, #12
 8006464:	9001      	str	r0, [sp, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8006466:	9b01      	ldr	r3, [sp, #4]
 8006468:	0018      	movs	r0, r3
 800646a:	f7ff ff69 	bl	8006340 <chThdCreateSuspendedI>
 800646e:	0003      	movs	r3, r0
 8006470:	0018      	movs	r0, r3
 8006472:	f7ff fb75 	bl	8005b60 <chSchReadyI>
 8006476:	0003      	movs	r3, r0
}
 8006478:	0018      	movs	r0, r3
 800647a:	b003      	add	sp, #12
 800647c:	bd00      	pop	{pc}
 800647e:	46c0      	nop			; (mov r8, r8)

08006480 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 8006480:	b500      	push	{lr}
 8006482:	b087      	sub	sp, #28
 8006484:	9003      	str	r0, [sp, #12]
 8006486:	9102      	str	r1, [sp, #8]
 8006488:	9201      	str	r2, [sp, #4]
 800648a:	9300      	str	r3, [sp, #0]
  thread_t *tp;

  chDbgCheck((wsp != NULL) &&
 800648c:	9b03      	ldr	r3, [sp, #12]
 800648e:	425a      	negs	r2, r3
 8006490:	4153      	adcs	r3, r2
 8006492:	b2db      	uxtb	r3, r3
 8006494:	2b00      	cmp	r3, #0
 8006496:	d107      	bne.n	80064a8 <chThdCreateStatic+0x28>
 8006498:	9b03      	ldr	r3, [sp, #12]
 800649a:	2207      	movs	r2, #7
 800649c:	4013      	ands	r3, r2
 800649e:	1e5a      	subs	r2, r3, #1
 80064a0:	4193      	sbcs	r3, r2
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <chThdCreateStatic+0x2c>
 80064a8:	2301      	movs	r3, #1
 80064aa:	e000      	b.n	80064ae <chThdCreateStatic+0x2e>
 80064ac:	2300      	movs	r3, #0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d107      	bne.n	80064c2 <chThdCreateStatic+0x42>
 80064b2:	9a02      	ldr	r2, [sp, #8]
 80064b4:	21cf      	movs	r1, #207	; 0xcf
 80064b6:	2300      	movs	r3, #0
 80064b8:	4291      	cmp	r1, r2
 80064ba:	415b      	adcs	r3, r3
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d001      	beq.n	80064c6 <chThdCreateStatic+0x46>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e000      	b.n	80064c8 <chThdCreateStatic+0x48>
 80064c6:	2300      	movs	r3, #0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d107      	bne.n	80064dc <chThdCreateStatic+0x5c>
 80064cc:	9b02      	ldr	r3, [sp, #8]
 80064ce:	2207      	movs	r2, #7
 80064d0:	4013      	ands	r3, r2
 80064d2:	1e5a      	subs	r2, r3, #1
 80064d4:	4193      	sbcs	r3, r2
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <chThdCreateStatic+0x60>
 80064dc:	2301      	movs	r3, #1
 80064de:	e000      	b.n	80064e2 <chThdCreateStatic+0x62>
 80064e0:	2300      	movs	r3, #0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d107      	bne.n	80064f6 <chThdCreateStatic+0x76>
 80064e6:	9b01      	ldr	r3, [sp, #4]
 80064e8:	22ff      	movs	r2, #255	; 0xff
 80064ea:	429a      	cmp	r2, r3
 80064ec:	419b      	sbcs	r3, r3
 80064ee:	425b      	negs	r3, r3
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d001      	beq.n	80064fa <chThdCreateStatic+0x7a>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e000      	b.n	80064fc <chThdCreateStatic+0x7c>
 80064fa:	2300      	movs	r3, #0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d105      	bne.n	800650c <chThdCreateStatic+0x8c>
 8006500:	9b00      	ldr	r3, [sp, #0]
 8006502:	425a      	negs	r2, r3
 8006504:	4153      	adcs	r3, r2
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <chThdCreateStatic+0x94>
 800650c:	4b23      	ldr	r3, [pc, #140]	; (800659c <chThdCreateStatic+0x11c>)
 800650e:	0018      	movs	r0, r3
 8006510:	f7fe fbfe 	bl	8004d10 <chSysHalt>
             MEM_IS_ALIGNED(size, PORT_STACK_ALIGN) &&
             (prio <= HIGHPRIO) && (pf != NULL));

#if (CH_CFG_USE_REGISTRY == TRUE) &&                                        \
    ((CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE))
  chDbgAssert(chRegFindThreadByWorkingArea(wsp) == NULL,
 8006514:	9b03      	ldr	r3, [sp, #12]
 8006516:	0018      	movs	r0, r3
 8006518:	f000 fa12 	bl	8006940 <chRegFindThreadByWorkingArea>
 800651c:	0003      	movs	r3, r0
 800651e:	1e5a      	subs	r2, r3, #1
 8006520:	4193      	sbcs	r3, r2
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	d003      	beq.n	8006530 <chThdCreateStatic+0xb0>
 8006528:	4b1c      	ldr	r3, [pc, #112]	; (800659c <chThdCreateStatic+0x11c>)
 800652a:	0018      	movs	r0, r3
 800652c:	f7fe fbf0 	bl	8004d10 <chSysHalt>

#if CH_DBG_FILL_THREADS == TRUE
  __thd_stackfill((uint8_t *)wsp, (uint8_t *)wsp + size);
#endif

  chSysLock();
 8006530:	f7ff fe2e 	bl	8006190 <chSysLock.lto_priv.5>

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)wsp + size -
 8006534:	9b02      	ldr	r3, [sp, #8]
 8006536:	3b50      	subs	r3, #80	; 0x50
 8006538:	9a03      	ldr	r2, [sp, #12]
 800653a:	18d3      	adds	r3, r2, r3
 800653c:	9305      	str	r3, [sp, #20]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = (stkalign_t *)wsp;
 800653e:	9b05      	ldr	r3, [sp, #20]
 8006540:	9a03      	ldr	r2, [sp, #12]
 8006542:	621a      	str	r2, [r3, #32]
  tp->waend  = (stkalign_t *)wsp + (size / sizeof (stkalign_t));
 8006544:	9b02      	ldr	r3, [sp, #8]
 8006546:	2207      	movs	r2, #7
 8006548:	4393      	bics	r3, r2
 800654a:	9a03      	ldr	r2, [sp, #12]
 800654c:	18d2      	adds	r2, r2, r3
 800654e:	9b05      	ldr	r3, [sp, #20]
 8006550:	625a      	str	r2, [r3, #36]	; 0x24
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8006552:	9b05      	ldr	r3, [sp, #20]
 8006554:	3b24      	subs	r3, #36	; 0x24
 8006556:	001a      	movs	r2, r3
 8006558:	9b05      	ldr	r3, [sp, #20]
 800655a:	60da      	str	r2, [r3, #12]
 800655c:	9b05      	ldr	r3, [sp, #20]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	9a00      	ldr	r2, [sp, #0]
 8006562:	611a      	str	r2, [r3, #16]
 8006564:	9b05      	ldr	r3, [sp, #20]
 8006566:	68db      	ldr	r3, [r3, #12]
 8006568:	9a08      	ldr	r2, [sp, #32]
 800656a:	615a      	str	r2, [r3, #20]
 800656c:	9b05      	ldr	r3, [sp, #20]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	4a0b      	ldr	r2, [pc, #44]	; (80065a0 <chThdCreateStatic+0x120>)
 8006572:	621a      	str	r2, [r3, #32]

  tp = __thd_object_init(currcore, tp, "noname", prio);
 8006574:	9b01      	ldr	r3, [sp, #4]
 8006576:	4a0b      	ldr	r2, [pc, #44]	; (80065a4 <chThdCreateStatic+0x124>)
 8006578:	9905      	ldr	r1, [sp, #20]
 800657a:	480b      	ldr	r0, [pc, #44]	; (80065a8 <chThdCreateStatic+0x128>)
 800657c:	f7ff fea0 	bl	80062c0 <__thd_object_init>
 8006580:	0003      	movs	r3, r0
 8006582:	9305      	str	r3, [sp, #20]

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 8006584:	9b05      	ldr	r3, [sp, #20]
 8006586:	2100      	movs	r1, #0
 8006588:	0018      	movs	r0, r3
 800658a:	f7ff fb89 	bl	8005ca0 <chSchWakeupS>
  chSysUnlock();
 800658e:	f7ff fe07 	bl	80061a0 <chSysUnlock.lto_priv.5>

  return tp;
 8006592:	9b05      	ldr	r3, [sp, #20]
}
 8006594:	0018      	movs	r0, r3
 8006596:	b007      	add	sp, #28
 8006598:	bd00      	pop	{pc}
 800659a:	46c0      	nop			; (mov r8, r8)
 800659c:	0800a978 	.word	0x0800a978
 80065a0:	080001b9 	.word	0x080001b9
 80065a4:	0800a94c 	.word	0x0800a94c
 80065a8:	20000958 	.word	0x20000958
 80065ac:	00000000 	.word	0x00000000

080065b0 <chThdRelease>:
 *
 * @param[in] tp        pointer to the thread
 *
 * @api
 */
void chThdRelease(thread_t *tp) {
 80065b0:	b510      	push	{r4, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	9001      	str	r0, [sp, #4]

  chSysLock();
 80065b6:	f7ff fdeb 	bl	8006190 <chSysLock.lto_priv.5>
  chDbgAssert(tp->refs > (trefs_t)0, "not referenced");
 80065ba:	9b01      	ldr	r3, [sp, #4]
 80065bc:	222a      	movs	r2, #42	; 0x2a
 80065be:	5c9b      	ldrb	r3, [r3, r2]
 80065c0:	425a      	negs	r2, r3
 80065c2:	4153      	adcs	r3, r2
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d003      	beq.n	80065d2 <chThdRelease+0x22>
 80065ca:	4b20      	ldr	r3, [pc, #128]	; (800664c <chThdRelease+0x9c>)
 80065cc:	0018      	movs	r0, r3
 80065ce:	f7fe fb9f 	bl	8004d10 <chSysHalt>
  tp->refs--;
 80065d2:	9b01      	ldr	r3, [sp, #4]
 80065d4:	222a      	movs	r2, #42	; 0x2a
 80065d6:	5c9b      	ldrb	r3, [r3, r2]
 80065d8:	3b01      	subs	r3, #1
 80065da:	b2d9      	uxtb	r1, r3
 80065dc:	9b01      	ldr	r3, [sp, #4]
 80065de:	222a      	movs	r2, #42	; 0x2a
 80065e0:	5499      	strb	r1, [r3, r2]

  /* If the references counter reaches zero and the thread is in its
     terminated state then the memory can be returned to the proper
     allocator.*/
  if ((tp->refs == (trefs_t)0) && (tp->state == CH_STATE_FINAL)) {
 80065e2:	9b01      	ldr	r3, [sp, #4]
 80065e4:	222a      	movs	r2, #42	; 0x2a
 80065e6:	5c9b      	ldrb	r3, [r3, r2]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d12b      	bne.n	8006644 <chThdRelease+0x94>
 80065ec:	9b01      	ldr	r3, [sp, #4]
 80065ee:	2228      	movs	r2, #40	; 0x28
 80065f0:	5c9b      	ldrb	r3, [r3, r2]
 80065f2:	2b0f      	cmp	r3, #15
 80065f4:	d126      	bne.n	8006644 <chThdRelease+0x94>
    REG_REMOVE(tp);
 80065f6:	9b01      	ldr	r3, [sp, #4]
 80065f8:	3310      	adds	r3, #16
 80065fa:	0018      	movs	r0, r3
 80065fc:	f7ff fda0 	bl	8006140 <ch_queue_dequeue.lto_priv.1>
    chSysUnlock();
 8006600:	f7ff fdce 	bl	80061a0 <chSysUnlock.lto_priv.5>

#if CH_CFG_USE_DYNAMIC == TRUE
    switch (tp->flags & CH_FLAG_MODE_MASK) {
 8006604:	9b01      	ldr	r3, [sp, #4]
 8006606:	2229      	movs	r2, #41	; 0x29
 8006608:	5c9b      	ldrb	r3, [r3, r2]
 800660a:	001a      	movs	r2, r3
 800660c:	2303      	movs	r3, #3
 800660e:	4013      	ands	r3, r2
 8006610:	2b01      	cmp	r3, #1
 8006612:	d002      	beq.n	800661a <chThdRelease+0x6a>
 8006614:	2b02      	cmp	r3, #2
 8006616:	d009      	beq.n	800662c <chThdRelease+0x7c>
    default:
      /* Nothing else to do for static threads.*/
      break;
    }
#endif /* CH_CFG_USE_DYNAMIC == TRUE */
    return;
 8006618:	e016      	b.n	8006648 <chThdRelease+0x98>
      chHeapFree(chThdGetWorkingAreaX(tp));
 800661a:	9b01      	ldr	r3, [sp, #4]
 800661c:	0018      	movs	r0, r3
 800661e:	f7ff fdf7 	bl	8006210 <chThdGetWorkingAreaX.lto_priv.0>
 8006622:	0003      	movs	r3, r0
 8006624:	0018      	movs	r0, r3
 8006626:	f000 fe9b 	bl	8007360 <chHeapFree>
    return;
 800662a:	e00d      	b.n	8006648 <chThdRelease+0x98>
      chPoolFree(tp->mpool, chThdGetWorkingAreaX(tp));
 800662c:	9b01      	ldr	r3, [sp, #4]
 800662e:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8006630:	9b01      	ldr	r3, [sp, #4]
 8006632:	0018      	movs	r0, r3
 8006634:	f7ff fdec 	bl	8006210 <chThdGetWorkingAreaX.lto_priv.0>
 8006638:	0003      	movs	r3, r0
 800663a:	0019      	movs	r1, r3
 800663c:	0020      	movs	r0, r4
 800663e:	f001 f83f 	bl	80076c0 <chPoolFree>
 8006642:	e001      	b.n	8006648 <chThdRelease+0x98>
  }
  chSysUnlock();
 8006644:	f7ff fdac 	bl	80061a0 <chSysUnlock.lto_priv.5>
}
 8006648:	b002      	add	sp, #8
 800664a:	bd10      	pop	{r4, pc}
 800664c:	0800a98c 	.word	0x0800a98c

08006650 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8006650:	b500      	push	{lr}
 8006652:	b083      	sub	sp, #12
 8006654:	9001      	str	r0, [sp, #4]

  chSysLock();
 8006656:	f7ff fd9b 	bl	8006190 <chSysLock.lto_priv.5>
  chThdExitS(msg);
 800665a:	9b01      	ldr	r3, [sp, #4]
 800665c:	0018      	movs	r0, r3
 800665e:	f000 f807 	bl	8006670 <chThdExitS>
  /* The thread never returns here.*/
}
 8006662:	b003      	add	sp, #12
 8006664:	bd00      	pop	{pc}
 8006666:	46c0      	nop			; (mov r8, r8)
	...

08006670 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8006670:	b500      	push	{lr}
 8006672:	b085      	sub	sp, #20
 8006674:	9001      	str	r0, [sp, #4]
  thread_t *currtp = chThdGetSelfX();
 8006676:	f7ff fdc3 	bl	8006200 <chThdGetSelfX.lto_priv.0>
 800667a:	0003      	movs	r3, r0
 800667c:	9303      	str	r3, [sp, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	9a01      	ldr	r2, [sp, #4]
 8006682:	62da      	str	r2, [r3, #44]	; 0x2c
 8006684:	e008      	b.n	8006698 <chThdExitS+0x28>
  CH_CFG_THREAD_EXIT_HOOK(tp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8006686:	9b03      	ldr	r3, [sp, #12]
 8006688:	3330      	adds	r3, #48	; 0x30
 800668a:	0018      	movs	r0, r3
 800668c:	f7ff fcf8 	bl	8006080 <ch_list_unlink>
 8006690:	0003      	movs	r3, r0
 8006692:	0018      	movs	r0, r3
 8006694:	f7ff fa64 	bl	8005b60 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8006698:	9b03      	ldr	r3, [sp, #12]
 800669a:	3330      	adds	r3, #48	; 0x30
 800669c:	0018      	movs	r0, r3
 800669e:	f7ff fcdf 	bl	8006060 <ch_list_notempty>
 80066a2:	1e03      	subs	r3, r0, #0
 80066a4:	d1ef      	bne.n	8006686 <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80066a6:	9b03      	ldr	r3, [sp, #12]
 80066a8:	222a      	movs	r2, #42	; 0x2a
 80066aa:	5c9b      	ldrb	r3, [r3, r2]
 80066ac:	425a      	negs	r2, r3
 80066ae:	4153      	adcs	r3, r2
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00f      	beq.n	80066d6 <chThdExitS+0x66>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 80066b6:	9b03      	ldr	r3, [sp, #12]
 80066b8:	2229      	movs	r2, #41	; 0x29
 80066ba:	5c9b      	ldrb	r3, [r3, r2]
 80066bc:	001a      	movs	r2, r3
 80066be:	2303      	movs	r3, #3
 80066c0:	4013      	ands	r3, r2
 80066c2:	425a      	negs	r2, r3
 80066c4:	4153      	adcs	r3, r2
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d004      	beq.n	80066d6 <chThdExitS+0x66>
      REG_REMOVE(currtp);
 80066cc:	9b03      	ldr	r3, [sp, #12]
 80066ce:	3310      	adds	r3, #16
 80066d0:	0018      	movs	r0, r3
 80066d2:	f7ff fd35 	bl	8006140 <ch_queue_dequeue.lto_priv.1>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 80066d6:	200f      	movs	r0, #15
 80066d8:	f7ff fa62 	bl	8005ba0 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
 80066dc:	4b02      	ldr	r3, [pc, #8]	; (80066e8 <chThdExitS+0x78>)
 80066de:	0018      	movs	r0, r3
 80066e0:	f7fe fb16 	bl	8004d10 <chSysHalt>
}
 80066e4:	b005      	add	sp, #20
 80066e6:	bd00      	pop	{pc}
 80066e8:	0800a99c 	.word	0x0800a99c
 80066ec:	00000000 	.word	0x00000000

080066f0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 80066f0:	b500      	push	{lr}
 80066f2:	b083      	sub	sp, #12
 80066f4:	9001      	str	r0, [sp, #4]

  chSysLock();
 80066f6:	f7ff fd4b 	bl	8006190 <chSysLock.lto_priv.5>
  chThdSleepS(time);
 80066fa:	9b01      	ldr	r3, [sp, #4]
 80066fc:	0018      	movs	r0, r3
 80066fe:	f7ff fd8f 	bl	8006220 <chThdSleepS>
  chSysUnlock();
 8006702:	f7ff fd4d 	bl	80061a0 <chSysUnlock.lto_priv.5>
}
 8006706:	b003      	add	sp, #12
 8006708:	bd00      	pop	{pc}
 800670a:	46c0      	nop			; (mov r8, r8)
 800670c:	0000      	movs	r0, r0
	...

08006710 <chThdSleepUntil>:
 *
 * @param[in] time      absolute system time
 *
 * @api
 */
void chThdSleepUntil(systime_t time) {
 8006710:	b500      	push	{lr}
 8006712:	b085      	sub	sp, #20
 8006714:	0002      	movs	r2, r0
 8006716:	466b      	mov	r3, sp
 8006718:	3306      	adds	r3, #6
 800671a:	801a      	strh	r2, [r3, #0]
  sysinterval_t interval;

  chSysLock();
 800671c:	f7ff fd38 	bl	8006190 <chSysLock.lto_priv.5>
  interval = chTimeDiffX(chVTGetSystemTimeX(), time);
 8006720:	f7ff fd66 	bl	80061f0 <chVTGetSystemTimeX.lto_priv.2>
 8006724:	0003      	movs	r3, r0
 8006726:	001a      	movs	r2, r3
 8006728:	466b      	mov	r3, sp
 800672a:	3306      	adds	r3, #6
 800672c:	881b      	ldrh	r3, [r3, #0]
 800672e:	0019      	movs	r1, r3
 8006730:	0010      	movs	r0, r2
 8006732:	f7ff fc75 	bl	8006020 <chTimeDiffX.lto_priv.1>
 8006736:	0003      	movs	r3, r0
 8006738:	9303      	str	r3, [sp, #12]
  if (likely(interval > (sysinterval_t)0)) {
 800673a:	9b03      	ldr	r3, [sp, #12]
 800673c:	1e5a      	subs	r2, r3, #1
 800673e:	4193      	sbcs	r3, r2
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <chThdSleepUntil+0x3e>
    chThdSleepS(interval);
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	0018      	movs	r0, r3
 800674a:	f7ff fd69 	bl	8006220 <chThdSleepS>
  }
  chSysUnlock();
 800674e:	f7ff fd27 	bl	80061a0 <chSysUnlock.lto_priv.5>
}
 8006752:	b005      	add	sp, #20
 8006754:	bd00      	pop	{pc}
 8006756:	46c0      	nop			; (mov r8, r8)
	...

08006760 <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to a @p threads_queue_t structure
 *
 * @init
 */
void chThdQueueObjectInit(threads_queue_t *tqp) {
 8006760:	b500      	push	{lr}
 8006762:	b083      	sub	sp, #12
 8006764:	9001      	str	r0, [sp, #4]

  chDbgCheck(tqp);
 8006766:	9b01      	ldr	r3, [sp, #4]
 8006768:	425a      	negs	r2, r3
 800676a:	4153      	adcs	r3, r2
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <chThdQueueObjectInit+0x1a>
 8006772:	4b05      	ldr	r3, [pc, #20]	; (8006788 <chThdQueueObjectInit+0x28>)
 8006774:	0018      	movs	r0, r3
 8006776:	f7fe facb 	bl	8004d10 <chSysHalt>

  ch_queue_init(&tqp->queue);
 800677a:	9b01      	ldr	r3, [sp, #4]
 800677c:	0018      	movs	r0, r3
 800677e:	f7ff fc8f 	bl	80060a0 <ch_queue_init.lto_priv.1>
}
 8006782:	b003      	add	sp, #12
 8006784:	bd00      	pop	{pc}
 8006786:	46c0      	nop			; (mov r8, r8)
 8006788:	0800a9b4 	.word	0x0800a9b4
 800678c:	00000000 	.word	0x00000000

08006790 <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8006790:	b500      	push	{lr}
 8006792:	b085      	sub	sp, #20
 8006794:	9001      	str	r0, [sp, #4]
 8006796:	9100      	str	r1, [sp, #0]
  thread_t *currtp = chThdGetSelfX();
 8006798:	f7ff fd32 	bl	8006200 <chThdGetSelfX.lto_priv.0>
 800679c:	0003      	movs	r3, r0
 800679e:	9303      	str	r3, [sp, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80067a0:	9b00      	ldr	r3, [sp, #0]
 80067a2:	425a      	negs	r2, r3
 80067a4:	4153      	adcs	r3, r2
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d002      	beq.n	80067b2 <chThdEnqueueTimeoutS+0x22>
    return MSG_TIMEOUT;
 80067ac:	2301      	movs	r3, #1
 80067ae:	425b      	negs	r3, r3
 80067b0:	e00b      	b.n	80067ca <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 80067b2:	9b01      	ldr	r3, [sp, #4]
 80067b4:	9a03      	ldr	r2, [sp, #12]
 80067b6:	0011      	movs	r1, r2
 80067b8:	0018      	movs	r0, r3
 80067ba:	f7ff fc91 	bl	80060e0 <ch_queue_insert.lto_priv.0>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80067be:	9b00      	ldr	r3, [sp, #0]
 80067c0:	0019      	movs	r1, r3
 80067c2:	2004      	movs	r0, #4
 80067c4:	f7ff fa34 	bl	8005c30 <chSchGoSleepTimeoutS>
 80067c8:	0003      	movs	r3, r0
}
 80067ca:	0018      	movs	r0, r3
 80067cc:	b005      	add	sp, #20
 80067ce:	bd00      	pop	{pc}

080067d0 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t structure
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80067d0:	b500      	push	{lr}
 80067d2:	b083      	sub	sp, #12
 80067d4:	9001      	str	r0, [sp, #4]
 80067d6:	9100      	str	r1, [sp, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 80067d8:	9b01      	ldr	r3, [sp, #4]
 80067da:	0018      	movs	r0, r3
 80067dc:	f7ff fc70 	bl	80060c0 <ch_queue_notempty.lto_priv.0>
 80067e0:	1e03      	subs	r3, r0, #0
 80067e2:	d005      	beq.n	80067f0 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 80067e4:	9a00      	ldr	r2, [sp, #0]
 80067e6:	9b01      	ldr	r3, [sp, #4]
 80067e8:	0011      	movs	r1, r2
 80067ea:	0018      	movs	r0, r3
 80067ec:	f7ff fd30 	bl	8006250 <chThdDoDequeueNextI>
  }
}
 80067f0:	b003      	add	sp, #12
 80067f2:	bd00      	pop	{pc}
	...

08006800 <port_lock.lto_priv.11>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006800:	b672      	cpsid	i
}
 8006802:	4770      	bx	lr
	...

08006810 <port_unlock.lto_priv.11>:
  __ASM volatile ("cpsie i" : : : "memory");
 8006810:	b662      	cpsie	i
}
 8006812:	4770      	bx	lr
	...

08006820 <chSysLock.lto_priv.6>:
static inline void chSysLock(void) {
 8006820:	b510      	push	{r4, lr}
  port_lock();
 8006822:	f7ff ffed 	bl	8006800 <port_lock.lto_priv.11>
  __dbg_check_lock();
 8006826:	f7fe fae3 	bl	8004df0 <__dbg_check_lock>
}
 800682a:	bd10      	pop	{r4, pc}
 800682c:	0000      	movs	r0, r0
	...

08006830 <chSysUnlock.lto_priv.6>:
static inline void chSysUnlock(void) {
 8006830:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8006832:	f7fe fb05 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8006836:	4b0e      	ldr	r3, [pc, #56]	; (8006870 <chSysUnlock.lto_priv.6+0x40>)
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	4b0d      	ldr	r3, [pc, #52]	; (8006870 <chSysUnlock.lto_priv.6+0x40>)
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	1e5a      	subs	r2, r3, #1
 8006840:	4193      	sbcs	r3, r2
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00f      	beq.n	8006868 <chSysUnlock.lto_priv.6+0x38>
 8006848:	4b09      	ldr	r3, [pc, #36]	; (8006870 <chSysUnlock.lto_priv.6+0x40>)
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	689a      	ldr	r2, [r3, #8]
 800684e:	4b08      	ldr	r3, [pc, #32]	; (8006870 <chSysUnlock.lto_priv.6+0x40>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	429a      	cmp	r2, r3
 8006856:	419b      	sbcs	r3, r3
 8006858:	425b      	negs	r3, r3
 800685a:	b2db      	uxtb	r3, r3
 800685c:	2b00      	cmp	r3, #0
 800685e:	d003      	beq.n	8006868 <chSysUnlock.lto_priv.6+0x38>
 8006860:	4b04      	ldr	r3, [pc, #16]	; (8006874 <chSysUnlock.lto_priv.6+0x44>)
 8006862:	0018      	movs	r0, r3
 8006864:	f7fe fa54 	bl	8004d10 <chSysHalt>
  port_unlock();
 8006868:	f7ff ffd2 	bl	8006810 <port_unlock.lto_priv.11>
}
 800686c:	bd10      	pop	{r4, pc}
 800686e:	46c0      	nop			; (mov r8, r8)
 8006870:	20000958 	.word	0x20000958
 8006874:	0800aa0c 	.word	0x0800aa0c
	...

08006880 <chThdGetWorkingAreaX.lto_priv.1>:
static inline stkalign_t *chThdGetWorkingAreaX(thread_t *tp) {
 8006880:	b082      	sub	sp, #8
 8006882:	9001      	str	r0, [sp, #4]
  return tp->wabase;
 8006884:	9b01      	ldr	r3, [sp, #4]
 8006886:	6a1b      	ldr	r3, [r3, #32]
}
 8006888:	0018      	movs	r0, r3
 800688a:	b002      	add	sp, #8
 800688c:	4770      	bx	lr
 800688e:	46c0      	nop			; (mov r8, r8)

08006890 <chRegFirstThread>:
 *
 * @return              A reference to the most ancient thread.
 *
 * @api
 */
thread_t *chRegFirstThread(void) {
 8006890:	b500      	push	{lr}
 8006892:	b083      	sub	sp, #12
  thread_t *tp;
  uint8_t *p;

  chSysLock();
 8006894:	f7ff ffc4 	bl	8006820 <chSysLock.lto_priv.6>
  p = (uint8_t *)REG_HEADER(currcore)->next;
 8006898:	4b09      	ldr	r3, [pc, #36]	; (80068c0 <chRegFirstThread+0x30>)
 800689a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800689c:	9301      	str	r3, [sp, #4]
  /*lint -save -e413 [1.3] Safe to subtract a calculated offset.*/
  tp = threadref((p - __CH_OFFSETOF(thread_t, rqueue)));
 800689e:	9b01      	ldr	r3, [sp, #4]
 80068a0:	3b10      	subs	r3, #16
 80068a2:	9300      	str	r3, [sp, #0]
  /*lint -restore*/
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->refs++;
 80068a4:	9b00      	ldr	r3, [sp, #0]
 80068a6:	222a      	movs	r2, #42	; 0x2a
 80068a8:	5c9b      	ldrb	r3, [r3, r2]
 80068aa:	3301      	adds	r3, #1
 80068ac:	b2d9      	uxtb	r1, r3
 80068ae:	9b00      	ldr	r3, [sp, #0]
 80068b0:	222a      	movs	r2, #42	; 0x2a
 80068b2:	5499      	strb	r1, [r3, r2]
#endif
  chSysUnlock();
 80068b4:	f7ff ffbc 	bl	8006830 <chSysUnlock.lto_priv.6>

  return tp;
 80068b8:	9b00      	ldr	r3, [sp, #0]
}
 80068ba:	0018      	movs	r0, r3
 80068bc:	b003      	add	sp, #12
 80068be:	bd00      	pop	{pc}
 80068c0:	20000958 	.word	0x20000958
	...

080068d0 <chRegNextThread>:
 * @return              A reference to the next thread.
 * @retval NULL         if there is no next thread.
 *
 * @api
 */
thread_t *chRegNextThread(thread_t *tp) {
 80068d0:	b500      	push	{lr}
 80068d2:	b087      	sub	sp, #28
 80068d4:	9001      	str	r0, [sp, #4]
  thread_t *ntp;
  ch_queue_t *nqp;

  chSysLock();
 80068d6:	f7ff ffa3 	bl	8006820 <chSysLock.lto_priv.6>

  /* Next element in the registry queue.*/
  nqp = tp->rqueue.next;
 80068da:	9b01      	ldr	r3, [sp, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	9304      	str	r3, [sp, #16]
  if (nqp == REG_HEADER(currcore)) {
 80068e0:	9a04      	ldr	r2, [sp, #16]
 80068e2:	4b15      	ldr	r3, [pc, #84]	; (8006938 <chRegNextThread+0x68>)
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d102      	bne.n	80068ee <chRegNextThread+0x1e>
    ntp = NULL;
 80068e8:	2300      	movs	r3, #0
 80068ea:	9305      	str	r3, [sp, #20]
 80068ec:	e019      	b.n	8006922 <chRegNextThread+0x52>
  }
  else {
    uint8_t *p = (uint8_t *)nqp;
 80068ee:	9b04      	ldr	r3, [sp, #16]
 80068f0:	9303      	str	r3, [sp, #12]
    /*lint -save -e413 [1.3] Safe to subtract a calculated offset.*/
    ntp = threadref((p - __CH_OFFSETOF(thread_t, rqueue)));
 80068f2:	9b03      	ldr	r3, [sp, #12]
 80068f4:	3b10      	subs	r3, #16
 80068f6:	9305      	str	r3, [sp, #20]
    /*lint -restore*/

#if CH_CFG_USE_DYNAMIC == TRUE
    chDbgAssert(ntp->refs < (trefs_t)255, "too many references");
 80068f8:	9b05      	ldr	r3, [sp, #20]
 80068fa:	222a      	movs	r2, #42	; 0x2a
 80068fc:	5c9b      	ldrb	r3, [r3, r2]
 80068fe:	3bff      	subs	r3, #255	; 0xff
 8006900:	425a      	negs	r2, r3
 8006902:	4153      	adcs	r3, r2
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <chRegNextThread+0x42>
 800690a:	4b0c      	ldr	r3, [pc, #48]	; (800693c <chRegNextThread+0x6c>)
 800690c:	0018      	movs	r0, r3
 800690e:	f7fe f9ff 	bl	8004d10 <chSysHalt>

    ntp->refs++;
 8006912:	9b05      	ldr	r3, [sp, #20]
 8006914:	222a      	movs	r2, #42	; 0x2a
 8006916:	5c9b      	ldrb	r3, [r3, r2]
 8006918:	3301      	adds	r3, #1
 800691a:	b2d9      	uxtb	r1, r3
 800691c:	9b05      	ldr	r3, [sp, #20]
 800691e:	222a      	movs	r2, #42	; 0x2a
 8006920:	5499      	strb	r1, [r3, r2]
#endif
  }
  chSysUnlock();
 8006922:	f7ff ff85 	bl	8006830 <chSysUnlock.lto_priv.6>
#if CH_CFG_USE_DYNAMIC == TRUE
  chThdRelease(tp);
 8006926:	9b01      	ldr	r3, [sp, #4]
 8006928:	0018      	movs	r0, r3
 800692a:	f7ff fe41 	bl	80065b0 <chThdRelease>
#endif

  return ntp;
 800692e:	9b05      	ldr	r3, [sp, #20]
}
 8006930:	0018      	movs	r0, r3
 8006932:	b007      	add	sp, #28
 8006934:	bd00      	pop	{pc}
 8006936:	46c0      	nop			; (mov r8, r8)
 8006938:	20000980 	.word	0x20000980
 800693c:	0800aa18 	.word	0x0800aa18

08006940 <chRegFindThreadByWorkingArea>:
 * @return              A pointer to the found thread.
 * @retval NULL         if a matching thread has not been found.
 *
 * @api
 */
thread_t *chRegFindThreadByWorkingArea(stkalign_t *wa) {
 8006940:	b500      	push	{lr}
 8006942:	b085      	sub	sp, #20
 8006944:	9001      	str	r0, [sp, #4]
  thread_t *ctp;

  /* Scanning registry.*/
  ctp = chRegFirstThread();
 8006946:	f7ff ffa3 	bl	8006890 <chRegFirstThread>
 800694a:	0003      	movs	r3, r0
 800694c:	9303      	str	r3, [sp, #12]
  do {
    if (chThdGetWorkingAreaX(ctp) == wa) {
 800694e:	9b03      	ldr	r3, [sp, #12]
 8006950:	0018      	movs	r0, r3
 8006952:	f7ff ff95 	bl	8006880 <chThdGetWorkingAreaX.lto_priv.1>
 8006956:	0002      	movs	r2, r0
 8006958:	9b01      	ldr	r3, [sp, #4]
 800695a:	4293      	cmp	r3, r2
 800695c:	d101      	bne.n	8006962 <chRegFindThreadByWorkingArea+0x22>
      return ctp;
 800695e:	9b03      	ldr	r3, [sp, #12]
 8006960:	e009      	b.n	8006976 <chRegFindThreadByWorkingArea+0x36>
    }
    ctp = chRegNextThread(ctp);
 8006962:	9b03      	ldr	r3, [sp, #12]
 8006964:	0018      	movs	r0, r3
 8006966:	f7ff ffb3 	bl	80068d0 <chRegNextThread>
 800696a:	0003      	movs	r3, r0
 800696c:	9303      	str	r3, [sp, #12]
  } while (ctp != NULL);
 800696e:	9b03      	ldr	r3, [sp, #12]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1ec      	bne.n	800694e <chRegFindThreadByWorkingArea+0xe>

  return NULL;
 8006974:	2300      	movs	r3, #0
}
 8006976:	0018      	movs	r0, r3
 8006978:	b005      	add	sp, #20
 800697a:	bd00      	pop	{pc}
 800697c:	0000      	movs	r0, r0
	...

08006980 <ch_queue_init.lto_priv.3>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8006980:	b082      	sub	sp, #8
 8006982:	9001      	str	r0, [sp, #4]
  qp->next = qp;
 8006984:	9b01      	ldr	r3, [sp, #4]
 8006986:	9a01      	ldr	r2, [sp, #4]
 8006988:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800698a:	9b01      	ldr	r3, [sp, #4]
 800698c:	9a01      	ldr	r2, [sp, #4]
 800698e:	605a      	str	r2, [r3, #4]
}
 8006990:	b002      	add	sp, #8
 8006992:	4770      	bx	lr
	...

080069a0 <ch_queue_notempty.lto_priv.2>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 80069a0:	b082      	sub	sp, #8
 80069a2:	9001      	str	r0, [sp, #4]
  return (bool)(qp->next != qp);
 80069a4:	9b01      	ldr	r3, [sp, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	9a01      	ldr	r2, [sp, #4]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	1e5a      	subs	r2, r3, #1
 80069ae:	4193      	sbcs	r3, r2
 80069b0:	b2db      	uxtb	r3, r3
}
 80069b2:	0018      	movs	r0, r3
 80069b4:	b002      	add	sp, #8
 80069b6:	4770      	bx	lr
	...

080069c0 <ch_queue_fifo_remove.lto_priv.2>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 80069c0:	b084      	sub	sp, #16
 80069c2:	9001      	str	r0, [sp, #4]
  ch_queue_t *p = qp->next;
 80069c4:	9b01      	ldr	r3, [sp, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	9303      	str	r3, [sp, #12]
  qp->next       = p->next;
 80069ca:	9b03      	ldr	r3, [sp, #12]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	9b01      	ldr	r3, [sp, #4]
 80069d0:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80069d2:	9b01      	ldr	r3, [sp, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	9a01      	ldr	r2, [sp, #4]
 80069d8:	605a      	str	r2, [r3, #4]
  return p;
 80069da:	9b03      	ldr	r3, [sp, #12]
}
 80069dc:	0018      	movs	r0, r3
 80069de:	b004      	add	sp, #16
 80069e0:	4770      	bx	lr
 80069e2:	46c0      	nop			; (mov r8, r8)
	...

080069f0 <ch_queue_dequeue.lto_priv.2>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80069f0:	b082      	sub	sp, #8
 80069f2:	9001      	str	r0, [sp, #4]
  p->prev->next = p->next;
 80069f4:	9b01      	ldr	r3, [sp, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	9a01      	ldr	r2, [sp, #4]
 80069fa:	6812      	ldr	r2, [r2, #0]
 80069fc:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 80069fe:	9b01      	ldr	r3, [sp, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	9a01      	ldr	r2, [sp, #4]
 8006a04:	6852      	ldr	r2, [r2, #4]
 8006a06:	605a      	str	r2, [r3, #4]
  return p;
 8006a08:	9b01      	ldr	r3, [sp, #4]
}
 8006a0a:	0018      	movs	r0, r3
 8006a0c:	b002      	add	sp, #8
 8006a0e:	4770      	bx	lr

08006a10 <port_lock.lto_priv.13>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006a10:	b672      	cpsid	i
}
 8006a12:	4770      	bx	lr
	...

08006a20 <port_unlock.lto_priv.13>:
  __ASM volatile ("cpsie i" : : : "memory");
 8006a20:	b662      	cpsie	i
}
 8006a22:	4770      	bx	lr
	...

08006a30 <chSysLock.lto_priv.8>:
static inline void chSysLock(void) {
 8006a30:	b510      	push	{r4, lr}
  port_lock();
 8006a32:	f7ff ffed 	bl	8006a10 <port_lock.lto_priv.13>
  __dbg_check_lock();
 8006a36:	f7fe f9db 	bl	8004df0 <__dbg_check_lock>
}
 8006a3a:	bd10      	pop	{r4, pc}
 8006a3c:	0000      	movs	r0, r0
	...

08006a40 <chSysUnlock.lto_priv.8>:
static inline void chSysUnlock(void) {
 8006a40:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8006a42:	f7fe f9fd 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8006a46:	4b0e      	ldr	r3, [pc, #56]	; (8006a80 <chSysUnlock.lto_priv.8+0x40>)
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	; (8006a80 <chSysUnlock.lto_priv.8+0x40>)
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	1e5a      	subs	r2, r3, #1
 8006a50:	4193      	sbcs	r3, r2
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00f      	beq.n	8006a78 <chSysUnlock.lto_priv.8+0x38>
 8006a58:	4b09      	ldr	r3, [pc, #36]	; (8006a80 <chSysUnlock.lto_priv.8+0x40>)
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	689a      	ldr	r2, [r3, #8]
 8006a5e:	4b08      	ldr	r3, [pc, #32]	; (8006a80 <chSysUnlock.lto_priv.8+0x40>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	419b      	sbcs	r3, r3
 8006a68:	425b      	negs	r3, r3
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <chSysUnlock.lto_priv.8+0x38>
 8006a70:	4b04      	ldr	r3, [pc, #16]	; (8006a84 <chSysUnlock.lto_priv.8+0x44>)
 8006a72:	0018      	movs	r0, r3
 8006a74:	f7fe f94c 	bl	8004d10 <chSysHalt>
  port_unlock();
 8006a78:	f7ff ffd2 	bl	8006a20 <port_unlock.lto_priv.13>
}
 8006a7c:	bd10      	pop	{r4, pc}
 8006a7e:	46c0      	nop			; (mov r8, r8)
 8006a80:	20000958 	.word	0x20000958
 8006a84:	0800aa38 	.word	0x0800aa38
	...

08006a90 <ch_sch_prio_insert.lto_priv.0>:
/*===========================================================================*/

/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {
 8006a90:	b084      	sub	sp, #16
 8006a92:	9001      	str	r0, [sp, #4]
 8006a94:	9100      	str	r1, [sp, #0]

  ch_queue_t *cp = qp;
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	9303      	str	r3, [sp, #12]
  do {
    cp = cp->next;
 8006a9a:	9b03      	ldr	r3, [sp, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	9303      	str	r3, [sp, #12]
  } while ((cp != qp) &&
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
 8006aa0:	9a03      	ldr	r2, [sp, #12]
 8006aa2:	9b01      	ldr	r3, [sp, #4]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d005      	beq.n	8006ab4 <ch_sch_prio_insert.lto_priv.0+0x24>
 8006aa8:	9b03      	ldr	r3, [sp, #12]
 8006aaa:	689a      	ldr	r2, [r3, #8]
 8006aac:	9b00      	ldr	r3, [sp, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
  } while ((cp != qp) &&
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d2f2      	bcs.n	8006a9a <ch_sch_prio_insert.lto_priv.0+0xa>
  tp->next       = cp;
 8006ab4:	9b00      	ldr	r3, [sp, #0]
 8006ab6:	9a03      	ldr	r2, [sp, #12]
 8006ab8:	601a      	str	r2, [r3, #0]
  tp->prev       = cp->prev;
 8006aba:	9b03      	ldr	r3, [sp, #12]
 8006abc:	685a      	ldr	r2, [r3, #4]
 8006abe:	9b00      	ldr	r3, [sp, #0]
 8006ac0:	605a      	str	r2, [r3, #4]
  tp->prev->next = tp;
 8006ac2:	9b00      	ldr	r3, [sp, #0]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	9a00      	ldr	r2, [sp, #0]
 8006ac8:	601a      	str	r2, [r3, #0]
  cp->prev       = tp;
 8006aca:	9b03      	ldr	r3, [sp, #12]
 8006acc:	9a00      	ldr	r2, [sp, #0]
 8006ace:	605a      	str	r2, [r3, #4]
}
 8006ad0:	b004      	add	sp, #16
 8006ad2:	4770      	bx	lr
	...

08006ae0 <chThdGetSelfX.lto_priv.2>:
  return __sch_get_currthread();
 8006ae0:	4b01      	ldr	r3, [pc, #4]	; (8006ae8 <chThdGetSelfX.lto_priv.2+0x8>)
 8006ae2:	68db      	ldr	r3, [r3, #12]
}
 8006ae4:	0018      	movs	r0, r3
 8006ae6:	4770      	bx	lr
 8006ae8:	20000958 	.word	0x20000958
 8006aec:	00000000 	.word	0x00000000

08006af0 <chMtxQueueNotEmptyS>:
 * @param[out] mp       pointer to a @p mutex_t structure
 * @return              The mutex queue status.
 *
 * @sclass
 */
static inline bool chMtxQueueNotEmptyS(mutex_t *mp) {
 8006af0:	b500      	push	{lr}
 8006af2:	b083      	sub	sp, #12
 8006af4:	9001      	str	r0, [sp, #4]

  chDbgCheckClassS();
 8006af6:	f7fe fa93 	bl	8005020 <chDbgCheckClassS>

  return ch_queue_notempty(&mp->queue);
 8006afa:	9b01      	ldr	r3, [sp, #4]
 8006afc:	0018      	movs	r0, r3
 8006afe:	f7ff ff4f 	bl	80069a0 <ch_queue_notempty.lto_priv.2>
 8006b02:	0003      	movs	r3, r0
}
 8006b04:	0018      	movs	r0, r3
 8006b06:	b003      	add	sp, #12
 8006b08:	bd00      	pop	{pc}
 8006b0a:	46c0      	nop			; (mov r8, r8)
 8006b0c:	0000      	movs	r0, r0
	...

08006b10 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8006b10:	b500      	push	{lr}
 8006b12:	b083      	sub	sp, #12
 8006b14:	9001      	str	r0, [sp, #4]

  chDbgCheck(mp != NULL);
 8006b16:	9b01      	ldr	r3, [sp, #4]
 8006b18:	425a      	negs	r2, r3
 8006b1a:	4153      	adcs	r3, r2
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d003      	beq.n	8006b2a <chMtxObjectInit+0x1a>
 8006b22:	4b06      	ldr	r3, [pc, #24]	; (8006b3c <chMtxObjectInit+0x2c>)
 8006b24:	0018      	movs	r0, r3
 8006b26:	f7fe f8f3 	bl	8004d10 <chSysHalt>

  ch_queue_init(&mp->queue);
 8006b2a:	9b01      	ldr	r3, [sp, #4]
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	f7ff ff27 	bl	8006980 <ch_queue_init.lto_priv.3>
  mp->owner = NULL;
 8006b32:	9b01      	ldr	r3, [sp, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8006b38:	b003      	add	sp, #12
 8006b3a:	bd00      	pop	{pc}
 8006b3c:	0800aa28 	.word	0x0800aa28

08006b40 <chMtxLock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxLock(mutex_t *mp) {
 8006b40:	b500      	push	{lr}
 8006b42:	b083      	sub	sp, #12
 8006b44:	9001      	str	r0, [sp, #4]

  chSysLock();
 8006b46:	f7ff ff73 	bl	8006a30 <chSysLock.lto_priv.8>
  chMtxLockS(mp);
 8006b4a:	9b01      	ldr	r3, [sp, #4]
 8006b4c:	0018      	movs	r0, r3
 8006b4e:	f000 f807 	bl	8006b60 <chMtxLockS>
  chSysUnlock();
 8006b52:	f7ff ff75 	bl	8006a40 <chSysUnlock.lto_priv.8>
}
 8006b56:	b003      	add	sp, #12
 8006b58:	bd00      	pop	{pc}
 8006b5a:	46c0      	nop			; (mov r8, r8)
 8006b5c:	0000      	movs	r0, r0
	...

08006b60 <chMtxLockS>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @sclass
 */
void chMtxLockS(mutex_t *mp) {
 8006b60:	b510      	push	{r4, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	9001      	str	r0, [sp, #4]
  thread_t *currtp = chThdGetSelfX();
 8006b66:	f7ff ffbb 	bl	8006ae0 <chThdGetSelfX.lto_priv.2>
 8006b6a:	0003      	movs	r3, r0
 8006b6c:	9302      	str	r3, [sp, #8]

  chDbgCheckClassS();
 8006b6e:	f7fe fa57 	bl	8005020 <chDbgCheckClassS>
  chDbgCheck(mp != NULL);
 8006b72:	9b01      	ldr	r3, [sp, #4]
 8006b74:	425a      	negs	r2, r3
 8006b76:	4153      	adcs	r3, r2
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <chMtxLockS+0x26>
 8006b7e:	4b40      	ldr	r3, [pc, #256]	; (8006c80 <chMtxLockS+0x120>)
 8006b80:	0018      	movs	r0, r3
 8006b82:	f7fe f8c5 	bl	8004d10 <chSysHalt>

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8006b86:	9b01      	ldr	r3, [sp, #4]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d100      	bne.n	8006b90 <chMtxLockS+0x30>
 8006b8e:	e06b      	b.n	8006c68 <chMtxLockS+0x108>
    else {
#endif
      /* Priority inheritance protocol; explores the thread-mutex dependencies
         boosting the priority of all the affected threads to equal the
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;
 8006b90:	9b01      	ldr	r3, [sp, #4]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	9303      	str	r3, [sp, #12]
 8006b96:	e038      	b.n	8006c0a <chMtxLockS+0xaa>

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8006b98:	9b02      	ldr	r3, [sp, #8]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	9b03      	ldr	r3, [sp, #12]
 8006b9e:	609a      	str	r2, [r3, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8006ba0:	9b03      	ldr	r3, [sp, #12]
 8006ba2:	2228      	movs	r2, #40	; 0x28
 8006ba4:	5c9b      	ldrb	r3, [r3, r2]
 8006ba6:	2b07      	cmp	r3, #7
 8006ba8:	d015      	beq.n	8006bd6 <chMtxLockS+0x76>
 8006baa:	dc35      	bgt.n	8006c18 <chMtxLockS+0xb8>
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d01f      	beq.n	8006bf0 <chMtxLockS+0x90>
 8006bb0:	2b06      	cmp	r3, #6
 8006bb2:	d131      	bne.n	8006c18 <chMtxLockS+0xb8>
        case CH_STATE_WTMTX:
          /* Re-enqueues the mutex owner with its new priority.*/
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8006bb4:	9b03      	ldr	r3, [sp, #12]
 8006bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb8:	001c      	movs	r4, r3
 8006bba:	9b03      	ldr	r3, [sp, #12]
 8006bbc:	0018      	movs	r0, r3
 8006bbe:	f7ff ff17 	bl	80069f0 <ch_queue_dequeue.lto_priv.2>
 8006bc2:	0003      	movs	r3, r0
 8006bc4:	0019      	movs	r1, r3
 8006bc6:	0020      	movs	r0, r4
 8006bc8:	f7ff ff62 	bl	8006a90 <ch_sch_prio_insert.lto_priv.0>
                             ch_queue_dequeue(&tp->hdr.queue));
          tp = tp->u.wtmtxp->owner;
 8006bcc:	9b03      	ldr	r3, [sp, #12]
 8006bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	9303      	str	r3, [sp, #12]
 8006bd4:	e019      	b.n	8006c0a <chMtxLockS+0xaa>
#endif
#if (CH_CFG_USE_MESSAGES == TRUE) && (CH_CFG_USE_MESSAGES_PRIORITY == TRUE)
        case CH_STATE_SNDMSGQ:
#endif
          /* Re-enqueues tp with its new priority on the queue.*/
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 8006bd6:	9b03      	ldr	r3, [sp, #12]
 8006bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bda:	001c      	movs	r4, r3
 8006bdc:	9b03      	ldr	r3, [sp, #12]
 8006bde:	0018      	movs	r0, r3
 8006be0:	f7ff ff06 	bl	80069f0 <ch_queue_dequeue.lto_priv.2>
 8006be4:	0003      	movs	r3, r0
 8006be6:	0019      	movs	r1, r3
 8006be8:	0020      	movs	r0, r4
 8006bea:	f7ff ff51 	bl	8006a90 <ch_sch_prio_insert.lto_priv.0>
#if CH_DBG_ENABLE_ASSERTS == TRUE
          /* Prevents an assertion in chSchReadyI().*/
          tp->state = CH_STATE_CURRENT;
#endif
          /* Re-enqueues tp with its new priority on the ready list.*/
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8006bee:	e013      	b.n	8006c18 <chMtxLockS+0xb8>
          tp->state = CH_STATE_CURRENT;
 8006bf0:	9b03      	ldr	r3, [sp, #12]
 8006bf2:	2228      	movs	r2, #40	; 0x28
 8006bf4:	2101      	movs	r1, #1
 8006bf6:	5499      	strb	r1, [r3, r2]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8006bf8:	9b03      	ldr	r3, [sp, #12]
 8006bfa:	0018      	movs	r0, r3
 8006bfc:	f7ff fef8 	bl	80069f0 <ch_queue_dequeue.lto_priv.2>
 8006c00:	0003      	movs	r3, r0
 8006c02:	0018      	movs	r0, r3
 8006c04:	f7fe ffac 	bl	8005b60 <chSchReadyI>
 8006c08:	e007      	b.n	8006c1a <chMtxLockS+0xba>
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8006c0a:	9b03      	ldr	r3, [sp, #12]
 8006c0c:	689a      	ldr	r2, [r3, #8]
 8006c0e:	9b02      	ldr	r3, [sp, #8]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d3c0      	bcc.n	8006b98 <chMtxLockS+0x38>
 8006c16:	e000      	b.n	8006c1a <chMtxLockS+0xba>
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 8006c18:	46c0      	nop			; (mov r8, r8)
        }
        break;
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
 8006c1a:	9b01      	ldr	r3, [sp, #4]
 8006c1c:	9a02      	ldr	r2, [sp, #8]
 8006c1e:	0011      	movs	r1, r2
 8006c20:	0018      	movs	r0, r3
 8006c22:	f7ff ff35 	bl	8006a90 <ch_sch_prio_insert.lto_priv.0>
      currtp->u.wtmtxp = mp;
 8006c26:	9b02      	ldr	r3, [sp, #8]
 8006c28:	9a01      	ldr	r2, [sp, #4]
 8006c2a:	62da      	str	r2, [r3, #44]	; 0x2c
      chSchGoSleepS(CH_STATE_WTMTX);
 8006c2c:	2006      	movs	r0, #6
 8006c2e:	f7fe ffb7 	bl	8005ba0 <chSchGoSleepS>

      /* It is assumed that the thread performing the unlock operation assigns
         the mutex to this thread.*/
      chDbgAssert(mp->owner == currtp, "not owner");
 8006c32:	9b01      	ldr	r3, [sp, #4]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	9a02      	ldr	r2, [sp, #8]
 8006c38:	1ad3      	subs	r3, r2, r3
 8006c3a:	1e5a      	subs	r2, r3, #1
 8006c3c:	4193      	sbcs	r3, r2
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d003      	beq.n	8006c4c <chMtxLockS+0xec>
 8006c44:	4b0e      	ldr	r3, [pc, #56]	; (8006c80 <chMtxLockS+0x120>)
 8006c46:	0018      	movs	r0, r3
 8006c48:	f7fe f862 	bl	8004d10 <chSysHalt>
      chDbgAssert(currtp->mtxlist == mp, "not owned");
 8006c4c:	9b02      	ldr	r3, [sp, #8]
 8006c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c50:	9a01      	ldr	r2, [sp, #4]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	1e5a      	subs	r2, r3, #1
 8006c56:	4193      	sbcs	r3, r2
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00e      	beq.n	8006c7c <chMtxLockS+0x11c>
 8006c5e:	4b08      	ldr	r3, [pc, #32]	; (8006c80 <chMtxLockS+0x120>)
 8006c60:	0018      	movs	r0, r3
 8006c62:	f7fe f855 	bl	8004d10 <chSysHalt>
 8006c66:	e009      	b.n	8006c7c <chMtxLockS+0x11c>
    chDbgAssert(mp->cnt == (cnt_t)0, "counter is not zero");

    mp->cnt++;
#endif
    /* It was not owned, inserted in the owned mutexes list.*/
    mp->owner = currtp;
 8006c68:	9b01      	ldr	r3, [sp, #4]
 8006c6a:	9a02      	ldr	r2, [sp, #8]
 8006c6c:	609a      	str	r2, [r3, #8]
    mp->next = currtp->mtxlist;
 8006c6e:	9b02      	ldr	r3, [sp, #8]
 8006c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c72:	9b01      	ldr	r3, [sp, #4]
 8006c74:	60da      	str	r2, [r3, #12]
    currtp->mtxlist = mp;
 8006c76:	9b02      	ldr	r3, [sp, #8]
 8006c78:	9a01      	ldr	r2, [sp, #4]
 8006c7a:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8006c7c:	b004      	add	sp, #16
 8006c7e:	bd10      	pop	{r4, pc}
 8006c80:	0800aa44 	.word	0x0800aa44
	...

08006c90 <chMtxUnlock>:
 *
 * @param[in] mp        pointer to the @p mutex_t structure
 *
 * @api
 */
void chMtxUnlock(mutex_t *mp) {
 8006c90:	b500      	push	{lr}
 8006c92:	b087      	sub	sp, #28
 8006c94:	9001      	str	r0, [sp, #4]
  thread_t *currtp = chThdGetSelfX();
 8006c96:	f7ff ff23 	bl	8006ae0 <chThdGetSelfX.lto_priv.2>
 8006c9a:	0003      	movs	r3, r0
 8006c9c:	9303      	str	r3, [sp, #12]
  mutex_t *lmp;

  chDbgCheck(mp != NULL);
 8006c9e:	9b01      	ldr	r3, [sp, #4]
 8006ca0:	425a      	negs	r2, r3
 8006ca2:	4153      	adcs	r3, r2
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d003      	beq.n	8006cb2 <chMtxUnlock+0x22>
 8006caa:	4b3a      	ldr	r3, [pc, #232]	; (8006d94 <chMtxUnlock+0x104>)
 8006cac:	0018      	movs	r0, r3
 8006cae:	f7fe f82f 	bl	8004d10 <chSysHalt>

  chSysLock();
 8006cb2:	f7ff febd 	bl	8006a30 <chSysLock.lto_priv.8>

  chDbgAssert(currtp->mtxlist != NULL, "owned mutexes list empty");
 8006cb6:	9b03      	ldr	r3, [sp, #12]
 8006cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cba:	425a      	negs	r2, r3
 8006cbc:	4153      	adcs	r3, r2
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d003      	beq.n	8006ccc <chMtxUnlock+0x3c>
 8006cc4:	4b33      	ldr	r3, [pc, #204]	; (8006d94 <chMtxUnlock+0x104>)
 8006cc6:	0018      	movs	r0, r3
 8006cc8:	f7fe f822 	bl	8004d10 <chSysHalt>
  chDbgAssert(currtp->mtxlist->owner == currtp, "ownership failure");
 8006ccc:	9b03      	ldr	r3, [sp, #12]
 8006cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	9a03      	ldr	r2, [sp, #12]
 8006cd4:	1ad3      	subs	r3, r2, r3
 8006cd6:	1e5a      	subs	r2, r3, #1
 8006cd8:	4193      	sbcs	r3, r2
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d003      	beq.n	8006ce8 <chMtxUnlock+0x58>
 8006ce0:	4b2c      	ldr	r3, [pc, #176]	; (8006d94 <chMtxUnlock+0x104>)
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	f7fe f814 	bl	8004d10 <chSysHalt>
  chDbgAssert(mp->cnt >= (cnt_t)1, "counter is not positive");

  if (--mp->cnt == (cnt_t)0) {
#endif

    chDbgAssert(currtp->mtxlist == mp, "not next in list");
 8006ce8:	9b03      	ldr	r3, [sp, #12]
 8006cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cec:	9a01      	ldr	r2, [sp, #4]
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	1e5a      	subs	r2, r3, #1
 8006cf2:	4193      	sbcs	r3, r2
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d003      	beq.n	8006d02 <chMtxUnlock+0x72>
 8006cfa:	4b26      	ldr	r3, [pc, #152]	; (8006d94 <chMtxUnlock+0x104>)
 8006cfc:	0018      	movs	r0, r3
 8006cfe:	f7fe f807 	bl	8004d10 <chSysHalt>

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;
 8006d02:	9b01      	ldr	r3, [sp, #4]
 8006d04:	68da      	ldr	r2, [r3, #12]
 8006d06:	9b03      	ldr	r3, [sp, #12]
 8006d08:	641a      	str	r2, [r3, #64]	; 0x40

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 8006d0a:	9b01      	ldr	r3, [sp, #4]
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	f7ff feef 	bl	8006af0 <chMtxQueueNotEmptyS>
 8006d12:	1e03      	subs	r3, r0, #0
 8006d14:	d036      	beq.n	8006d84 <chMtxUnlock+0xf4>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 8006d16:	9b03      	ldr	r3, [sp, #12]
 8006d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d1a:	9304      	str	r3, [sp, #16]
      lmp = currtp->mtxlist;
 8006d1c:	9b03      	ldr	r3, [sp, #12]
 8006d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d20:	9305      	str	r3, [sp, #20]
 8006d22:	e012      	b.n	8006d4a <chMtxUnlock+0xba>
      while (lmp != NULL) {
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 8006d24:	9b05      	ldr	r3, [sp, #20]
 8006d26:	0018      	movs	r0, r3
 8006d28:	f7ff fee2 	bl	8006af0 <chMtxQueueNotEmptyS>
 8006d2c:	1e03      	subs	r3, r0, #0
 8006d2e:	d009      	beq.n	8006d44 <chMtxUnlock+0xb4>
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
 8006d30:	9b05      	ldr	r3, [sp, #20]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	689b      	ldr	r3, [r3, #8]
        if (chMtxQueueNotEmptyS(lmp) &&
 8006d36:	9a04      	ldr	r2, [sp, #16]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d203      	bcs.n	8006d44 <chMtxUnlock+0xb4>
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
 8006d3c:	9b05      	ldr	r3, [sp, #20]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	9304      	str	r3, [sp, #16]
        }
        lmp = lmp->next;
 8006d44:	9b05      	ldr	r3, [sp, #20]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	9305      	str	r3, [sp, #20]
      while (lmp != NULL) {
 8006d4a:	9b05      	ldr	r3, [sp, #20]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1e9      	bne.n	8006d24 <chMtxUnlock+0x94>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 8006d50:	9b03      	ldr	r3, [sp, #12]
 8006d52:	9a04      	ldr	r2, [sp, #16]
 8006d54:	609a      	str	r2, [r3, #8]
      /* Awakens the highest priority thread waiting for the unlocked mutex and
         assigns the mutex to it.*/
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
 8006d56:	9b01      	ldr	r3, [sp, #4]
 8006d58:	0018      	movs	r0, r3
 8006d5a:	f7ff fe31 	bl	80069c0 <ch_queue_fifo_remove.lto_priv.2>
 8006d5e:	0003      	movs	r3, r0
 8006d60:	9302      	str	r3, [sp, #8]
      mp->owner = tp;
 8006d62:	9b01      	ldr	r3, [sp, #4]
 8006d64:	9a02      	ldr	r2, [sp, #8]
 8006d66:	609a      	str	r2, [r3, #8]
      mp->next = tp->mtxlist;
 8006d68:	9b02      	ldr	r3, [sp, #8]
 8006d6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d6c:	9b01      	ldr	r3, [sp, #4]
 8006d6e:	60da      	str	r2, [r3, #12]
      tp->mtxlist = mp;
 8006d70:	9b02      	ldr	r3, [sp, #8]
 8006d72:	9a01      	ldr	r2, [sp, #4]
 8006d74:	641a      	str	r2, [r3, #64]	; 0x40

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 8006d76:	9b02      	ldr	r3, [sp, #8]
 8006d78:	0018      	movs	r0, r3
 8006d7a:	f7fe fef1 	bl	8005b60 <chSchReadyI>
      chSchRescheduleS();
 8006d7e:	f7fe ffdf 	bl	8005d40 <chSchRescheduleS>
 8006d82:	e002      	b.n	8006d8a <chMtxUnlock+0xfa>
    }
    else {
      mp->owner = NULL;
 8006d84:	9b01      	ldr	r3, [sp, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	609a      	str	r2, [r3, #8]
    }
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  }
#endif

  chSysUnlock();
 8006d8a:	f7ff fe59 	bl	8006a40 <chSysUnlock.lto_priv.8>
}
 8006d8e:	b007      	add	sp, #28
 8006d90:	bd00      	pop	{pc}
 8006d92:	46c0      	nop			; (mov r8, r8)
 8006d94:	0800aa50 	.word	0x0800aa50
	...

08006da0 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to an @p event_source_t structure
 *
 * @init
 */
void chEvtObjectInit(event_source_t *esp) {
 8006da0:	b500      	push	{lr}
 8006da2:	b083      	sub	sp, #12
 8006da4:	9001      	str	r0, [sp, #4]

  chDbgCheck(esp != NULL);
 8006da6:	9b01      	ldr	r3, [sp, #4]
 8006da8:	425a      	negs	r2, r3
 8006daa:	4153      	adcs	r3, r2
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d003      	beq.n	8006dba <chEvtObjectInit+0x1a>
 8006db2:	4b04      	ldr	r3, [pc, #16]	; (8006dc4 <chEvtObjectInit+0x24>)
 8006db4:	0018      	movs	r0, r3
 8006db6:	f7fd ffab 	bl	8004d10 <chSysHalt>

  esp->next = (event_listener_t *)esp;
 8006dba:	9b01      	ldr	r3, [sp, #4]
 8006dbc:	9a01      	ldr	r2, [sp, #4]
 8006dbe:	601a      	str	r2, [r3, #0]
}
 8006dc0:	b003      	add	sp, #12
 8006dc2:	bd00      	pop	{pc}
 8006dc4:	0800aa5c 	.word	0x0800aa5c
	...

08006dd0 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8006dd0:	b500      	push	{lr}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	9001      	str	r0, [sp, #4]
 8006dd6:	9100      	str	r1, [sp, #0]

  chDbgCheckClassI();
 8006dd8:	f7fe f902 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck(tp != NULL);
 8006ddc:	9b01      	ldr	r3, [sp, #4]
 8006dde:	425a      	negs	r2, r3
 8006de0:	4153      	adcs	r3, r2
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <chEvtSignalI+0x20>
 8006de8:	4b15      	ldr	r3, [pc, #84]	; (8006e40 <chEvtSignalI+0x70>)
 8006dea:	0018      	movs	r0, r3
 8006dec:	f7fd ff90 	bl	8004d10 <chSysHalt>

  tp->epending |= events;
 8006df0:	9b01      	ldr	r3, [sp, #4]
 8006df2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006df4:	9b00      	ldr	r3, [sp, #0]
 8006df6:	431a      	orrs	r2, r3
 8006df8:	9b01      	ldr	r3, [sp, #4]
 8006dfa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8006dfc:	9b01      	ldr	r3, [sp, #4]
 8006dfe:	2228      	movs	r2, #40	; 0x28
 8006e00:	5c9b      	ldrb	r3, [r3, r2]
 8006e02:	2b0a      	cmp	r3, #10
 8006e04:	d105      	bne.n	8006e12 <chEvtSignalI+0x42>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8006e06:	9b01      	ldr	r3, [sp, #4]
 8006e08:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e0a:	9b01      	ldr	r3, [sp, #4]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8006e10:	d10d      	bne.n	8006e2e <chEvtSignalI+0x5e>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8006e12:	9b01      	ldr	r3, [sp, #4]
 8006e14:	2228      	movs	r2, #40	; 0x28
 8006e16:	5c9b      	ldrb	r3, [r3, r2]
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8006e18:	2b0b      	cmp	r3, #11
 8006e1a:	d10f      	bne.n	8006e3c <chEvtSignalI+0x6c>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8006e1c:	9b01      	ldr	r3, [sp, #4]
 8006e1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e20:	9b01      	ldr	r3, [sp, #4]
 8006e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e24:	401a      	ands	r2, r3
 8006e26:	9b01      	ldr	r3, [sp, #4]
 8006e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      ((tp->state == CH_STATE_WTANDEVT) &&
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d106      	bne.n	8006e3c <chEvtSignalI+0x6c>
    tp->u.rdymsg = MSG_OK;
 8006e2e:	9b01      	ldr	r3, [sp, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	62da      	str	r2, [r3, #44]	; 0x2c
    (void) chSchReadyI(tp);
 8006e34:	9b01      	ldr	r3, [sp, #4]
 8006e36:	0018      	movs	r0, r3
 8006e38:	f7fe fe92 	bl	8005b60 <chSchReadyI>
  }
}
 8006e3c:	b003      	add	sp, #12
 8006e3e:	bd00      	pop	{pc}
 8006e40:	0800aa6c 	.word	0x0800aa6c
	...

08006e50 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to an @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8006e50:	b500      	push	{lr}
 8006e52:	b085      	sub	sp, #20
 8006e54:	9001      	str	r0, [sp, #4]
 8006e56:	9100      	str	r1, [sp, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
 8006e58:	f7fe f8c2 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck(esp != NULL);
 8006e5c:	9b01      	ldr	r3, [sp, #4]
 8006e5e:	425a      	negs	r2, r3
 8006e60:	4153      	adcs	r3, r2
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d003      	beq.n	8006e70 <chEvtBroadcastFlagsI+0x20>
 8006e68:	4b13      	ldr	r3, [pc, #76]	; (8006eb8 <chEvtBroadcastFlagsI+0x68>)
 8006e6a:	0018      	movs	r0, r3
 8006e6c:	f7fd ff50 	bl	8004d10 <chSysHalt>

  elp = esp->next;
 8006e70:	9b01      	ldr	r3, [sp, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	9303      	str	r3, [sp, #12]
 8006e76:	e018      	b.n	8006eaa <chEvtBroadcastFlagsI+0x5a>
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
  /*lint -restore*/
    elp->flags |= flags;
 8006e78:	9b03      	ldr	r3, [sp, #12]
 8006e7a:	68da      	ldr	r2, [r3, #12]
 8006e7c:	9b00      	ldr	r3, [sp, #0]
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	9b03      	ldr	r3, [sp, #12]
 8006e82:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8006e84:	9b00      	ldr	r3, [sp, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d004      	beq.n	8006e94 <chEvtBroadcastFlagsI+0x44>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8006e8a:	9b03      	ldr	r3, [sp, #12]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	9a00      	ldr	r2, [sp, #0]
 8006e90:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8006e92:	d007      	beq.n	8006ea4 <chEvtBroadcastFlagsI+0x54>
      chEvtSignalI(elp->listener, elp->events);
 8006e94:	9b03      	ldr	r3, [sp, #12]
 8006e96:	685a      	ldr	r2, [r3, #4]
 8006e98:	9b03      	ldr	r3, [sp, #12]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	0019      	movs	r1, r3
 8006e9e:	0010      	movs	r0, r2
 8006ea0:	f7ff ff96 	bl	8006dd0 <chEvtSignalI>
    }
    elp = elp->next;
 8006ea4:	9b03      	ldr	r3, [sp, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	9303      	str	r3, [sp, #12]
  while (elp != (event_listener_t *)esp) {
 8006eaa:	9a03      	ldr	r2, [sp, #12]
 8006eac:	9b01      	ldr	r3, [sp, #4]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d1e2      	bne.n	8006e78 <chEvtBroadcastFlagsI+0x28>
  }
}
 8006eb2:	b005      	add	sp, #20
 8006eb4:	bd00      	pop	{pc}
 8006eb6:	46c0      	nop			; (mov r8, r8)
 8006eb8:	0800aa7c 	.word	0x0800aa7c
 8006ebc:	00000000 	.word	0x00000000

08006ec0 <port_lock.lto_priv.17>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006ec0:	b672      	cpsid	i
}
 8006ec2:	4770      	bx	lr
	...

08006ed0 <port_unlock.lto_priv.17>:
  __ASM volatile ("cpsie i" : : : "memory");
 8006ed0:	b662      	cpsie	i
}
 8006ed2:	4770      	bx	lr
	...

08006ee0 <chSysLock.lto_priv.12>:
static inline void chSysLock(void) {
 8006ee0:	b510      	push	{r4, lr}
  port_lock();
 8006ee2:	f7ff ffed 	bl	8006ec0 <port_lock.lto_priv.17>
  __dbg_check_lock();
 8006ee6:	f7fd ff83 	bl	8004df0 <__dbg_check_lock>
}
 8006eea:	bd10      	pop	{r4, pc}
 8006eec:	0000      	movs	r0, r0
	...

08006ef0 <chSysUnlock.lto_priv.12>:
static inline void chSysUnlock(void) {
 8006ef0:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8006ef2:	f7fd ffa5 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8006ef6:	4b0e      	ldr	r3, [pc, #56]	; (8006f30 <chSysUnlock.lto_priv.12+0x40>)
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4b0d      	ldr	r3, [pc, #52]	; (8006f30 <chSysUnlock.lto_priv.12+0x40>)
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	1e5a      	subs	r2, r3, #1
 8006f00:	4193      	sbcs	r3, r2
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00f      	beq.n	8006f28 <chSysUnlock.lto_priv.12+0x38>
 8006f08:	4b09      	ldr	r3, [pc, #36]	; (8006f30 <chSysUnlock.lto_priv.12+0x40>)
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	689a      	ldr	r2, [r3, #8]
 8006f0e:	4b08      	ldr	r3, [pc, #32]	; (8006f30 <chSysUnlock.lto_priv.12+0x40>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	419b      	sbcs	r3, r3
 8006f18:	425b      	negs	r3, r3
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d003      	beq.n	8006f28 <chSysUnlock.lto_priv.12+0x38>
 8006f20:	4b04      	ldr	r3, [pc, #16]	; (8006f34 <chSysUnlock.lto_priv.12+0x44>)
 8006f22:	0018      	movs	r0, r3
 8006f24:	f7fd fef4 	bl	8004d10 <chSysHalt>
  port_unlock();
 8006f28:	f7ff ffd2 	bl	8006ed0 <port_unlock.lto_priv.17>
}
 8006f2c:	bd10      	pop	{r4, pc}
 8006f2e:	46c0      	nop			; (mov r8, r8)
 8006f30:	20000958 	.word	0x20000958
 8006f34:	0800aa94 	.word	0x0800aa94
	...

08006f40 <chThdCreateFromHeap>:
 *
 * @api
 */
thread_t *chThdCreateFromHeap(memory_heap_t *heapp, size_t size,
                              const char *name, tprio_t prio,
                              tfunc_t pf, void *arg) {
 8006f40:	b500      	push	{lr}
 8006f42:	b08f      	sub	sp, #60	; 0x3c
 8006f44:	9003      	str	r0, [sp, #12]
 8006f46:	9102      	str	r1, [sp, #8]
 8006f48:	9201      	str	r2, [sp, #4]
 8006f4a:	9300      	str	r3, [sp, #0]
  thread_t *tp;
  void *wbase, *wend;

  wbase = chHeapAllocAligned(heapp, size, PORT_WORKING_AREA_ALIGN);
 8006f4c:	9902      	ldr	r1, [sp, #8]
 8006f4e:	9b03      	ldr	r3, [sp, #12]
 8006f50:	2208      	movs	r2, #8
 8006f52:	0018      	movs	r0, r3
 8006f54:	f000 f914 	bl	8007180 <chHeapAllocAligned>
 8006f58:	0003      	movs	r3, r0
 8006f5a:	930d      	str	r3, [sp, #52]	; 0x34
  if (wbase == NULL) {
 8006f5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d101      	bne.n	8006f66 <chThdCreateFromHeap+0x26>
    return NULL;
 8006f62:	2300      	movs	r3, #0
 8006f64:	e029      	b.n	8006fba <chThdCreateFromHeap+0x7a>
  }
  wend = (void *)((uint8_t *)wbase + size);
 8006f66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f68:	9b02      	ldr	r3, [sp, #8]
 8006f6a:	18d3      	adds	r3, r2, r3
 8006f6c:	930c      	str	r3, [sp, #48]	; 0x30

  thread_descriptor_t td = THD_DESCRIPTOR(name, wbase, wend, prio, pf, arg);
 8006f6e:	ab05      	add	r3, sp, #20
 8006f70:	9a01      	ldr	r2, [sp, #4]
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	ab05      	add	r3, sp, #20
 8006f76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f78:	605a      	str	r2, [r3, #4]
 8006f7a:	ab05      	add	r3, sp, #20
 8006f7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f7e:	609a      	str	r2, [r3, #8]
 8006f80:	ab05      	add	r3, sp, #20
 8006f82:	9a00      	ldr	r2, [sp, #0]
 8006f84:	60da      	str	r2, [r3, #12]
 8006f86:	ab05      	add	r3, sp, #20
 8006f88:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f8a:	611a      	str	r2, [r3, #16]
 8006f8c:	ab05      	add	r3, sp, #20
 8006f8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006f90:	615a      	str	r2, [r3, #20]

#if CH_DBG_FILL_THREADS == TRUE
  __thd_stackfill((uint8_t *)wbase, (uint8_t *)wend);
#endif

  chSysLock();
 8006f92:	f7ff ffa5 	bl	8006ee0 <chSysLock.lto_priv.12>
  tp = chThdCreateSuspendedI(&td);
 8006f96:	ab05      	add	r3, sp, #20
 8006f98:	0018      	movs	r0, r3
 8006f9a:	f7ff f9d1 	bl	8006340 <chThdCreateSuspendedI>
 8006f9e:	0003      	movs	r3, r0
 8006fa0:	930b      	str	r3, [sp, #44]	; 0x2c
  tp->flags = CH_FLAG_MODE_HEAP;
 8006fa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fa4:	2229      	movs	r2, #41	; 0x29
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	5499      	strb	r1, [r3, r2]
  chSchWakeupS(tp, MSG_OK);
 8006faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fac:	2100      	movs	r1, #0
 8006fae:	0018      	movs	r0, r3
 8006fb0:	f7fe fe76 	bl	8005ca0 <chSchWakeupS>
  chSysUnlock();
 8006fb4:	f7ff ff9c 	bl	8006ef0 <chSysUnlock.lto_priv.12>

  return tp;
 8006fb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
}
 8006fba:	0018      	movs	r0, r3
 8006fbc:	b00f      	add	sp, #60	; 0x3c
 8006fbe:	bd00      	pop	{pc}

08006fc0 <port_lock.lto_priv.19>:
  __ASM volatile ("cpsid i" : : : "memory");
 8006fc0:	b672      	cpsid	i
}
 8006fc2:	4770      	bx	lr
	...

08006fd0 <port_unlock.lto_priv.19>:
  __ASM volatile ("cpsie i" : : : "memory");
 8006fd0:	b662      	cpsie	i
}
 8006fd2:	4770      	bx	lr
	...

08006fe0 <chSysLock.lto_priv.14>:
static inline void chSysLock(void) {
 8006fe0:	b510      	push	{r4, lr}
  port_lock();
 8006fe2:	f7ff ffed 	bl	8006fc0 <port_lock.lto_priv.19>
  __dbg_check_lock();
 8006fe6:	f7fd ff03 	bl	8004df0 <__dbg_check_lock>
}
 8006fea:	bd10      	pop	{r4, pc}
 8006fec:	0000      	movs	r0, r0
	...

08006ff0 <chSysUnlock.lto_priv.14>:
static inline void chSysUnlock(void) {
 8006ff0:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8006ff2:	f7fd ff25 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8006ff6:	4b0e      	ldr	r3, [pc, #56]	; (8007030 <chSysUnlock.lto_priv.14+0x40>)
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	4b0d      	ldr	r3, [pc, #52]	; (8007030 <chSysUnlock.lto_priv.14+0x40>)
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	1e5a      	subs	r2, r3, #1
 8007000:	4193      	sbcs	r3, r2
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b00      	cmp	r3, #0
 8007006:	d00f      	beq.n	8007028 <chSysUnlock.lto_priv.14+0x38>
 8007008:	4b09      	ldr	r3, [pc, #36]	; (8007030 <chSysUnlock.lto_priv.14+0x40>)
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	689a      	ldr	r2, [r3, #8]
 800700e:	4b08      	ldr	r3, [pc, #32]	; (8007030 <chSysUnlock.lto_priv.14+0x40>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	429a      	cmp	r2, r3
 8007016:	419b      	sbcs	r3, r3
 8007018:	425b      	negs	r3, r3
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b00      	cmp	r3, #0
 800701e:	d003      	beq.n	8007028 <chSysUnlock.lto_priv.14+0x38>
 8007020:	4b04      	ldr	r3, [pc, #16]	; (8007034 <chSysUnlock.lto_priv.14+0x44>)
 8007022:	0018      	movs	r0, r3
 8007024:	f7fd fe74 	bl	8004d10 <chSysHalt>
  port_unlock();
 8007028:	f7ff ffd2 	bl	8006fd0 <port_unlock.lto_priv.19>
}
 800702c:	bd10      	pop	{r4, pc}
 800702e:	46c0      	nop			; (mov r8, r8)
 8007030:	20000958 	.word	0x20000958
 8007034:	0800aab4 	.word	0x0800aab4
	...

08007040 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8007040:	4b03      	ldr	r3, [pc, #12]	; (8007050 <__core_init+0x10>)
 8007042:	4a04      	ldr	r2, [pc, #16]	; (8007054 <__core_init+0x14>)
 8007044:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8007046:	4b02      	ldr	r3, [pc, #8]	; (8007050 <__core_init+0x10>)
 8007048:	4a03      	ldr	r2, [pc, #12]	; (8007058 <__core_init+0x18>)
 800704a:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 800704c:	4770      	bx	lr
 800704e:	46c0      	nop			; (mov r8, r8)
 8007050:	20000ad0 	.word	0x20000ad0
 8007054:	20001168 	.word	0x20001168
 8007058:	20002000 	.word	0x20002000
 800705c:	00000000 	.word	0x00000000

08007060 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8007060:	b500      	push	{lr}
 8007062:	b087      	sub	sp, #28
 8007064:	9003      	str	r0, [sp, #12]
 8007066:	9102      	str	r1, [sp, #8]
 8007068:	9201      	str	r2, [sp, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
 800706a:	f7fd ffb9 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 800706e:	9b02      	ldr	r3, [sp, #8]
 8007070:	425a      	negs	r2, r3
 8007072:	4153      	adcs	r3, r2
 8007074:	b2db      	uxtb	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d108      	bne.n	800708c <chCoreAllocFromTopI+0x2c>
 800707a:	9b02      	ldr	r3, [sp, #8]
 800707c:	3b01      	subs	r3, #1
 800707e:	9a02      	ldr	r2, [sp, #8]
 8007080:	4013      	ands	r3, r2
 8007082:	1e5a      	subs	r2, r3, #1
 8007084:	4193      	sbcs	r3, r2
 8007086:	b2db      	uxtb	r3, r3
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <chCoreAllocFromTopI+0x34>
 800708c:	4b12      	ldr	r3, [pc, #72]	; (80070d8 <chCoreAllocFromTopI+0x78>)
 800708e:	0018      	movs	r0, r3
 8007090:	f7fd fe3e 	bl	8004d10 <chSysHalt>

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8007094:	4b11      	ldr	r3, [pc, #68]	; (80070dc <chCoreAllocFromTopI+0x7c>)
 8007096:	685a      	ldr	r2, [r3, #4]
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	425b      	negs	r3, r3
 800709c:	18d3      	adds	r3, r2, r3
 800709e:	001a      	movs	r2, r3
 80070a0:	9b02      	ldr	r3, [sp, #8]
 80070a2:	425b      	negs	r3, r3
 80070a4:	4013      	ands	r3, r2
 80070a6:	9305      	str	r3, [sp, #20]
  prev = p - offset;
 80070a8:	9b01      	ldr	r3, [sp, #4]
 80070aa:	425b      	negs	r3, r3
 80070ac:	9a05      	ldr	r2, [sp, #20]
 80070ae:	18d3      	adds	r3, r2, r3
 80070b0:	9304      	str	r3, [sp, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80070b2:	4b0a      	ldr	r3, [pc, #40]	; (80070dc <chCoreAllocFromTopI+0x7c>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	9a04      	ldr	r2, [sp, #16]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d304      	bcc.n	80070c6 <chCoreAllocFromTopI+0x66>
 80070bc:	4b07      	ldr	r3, [pc, #28]	; (80070dc <chCoreAllocFromTopI+0x7c>)
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	9a04      	ldr	r2, [sp, #16]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d901      	bls.n	80070ca <chCoreAllocFromTopI+0x6a>
    return NULL;
 80070c6:	2300      	movs	r3, #0
 80070c8:	e003      	b.n	80070d2 <chCoreAllocFromTopI+0x72>
  }

  ch_memcore.topmem = prev;
 80070ca:	4b04      	ldr	r3, [pc, #16]	; (80070dc <chCoreAllocFromTopI+0x7c>)
 80070cc:	9a04      	ldr	r2, [sp, #16]
 80070ce:	605a      	str	r2, [r3, #4]

  return p;
 80070d0:	9b05      	ldr	r3, [sp, #20]
}
 80070d2:	0018      	movs	r0, r3
 80070d4:	b007      	add	sp, #28
 80070d6:	bd00      	pop	{pc}
 80070d8:	0800aaa0 	.word	0x0800aaa0
 80070dc:	20000ad0 	.word	0x20000ad0

080070e0 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80070e0:	b500      	push	{lr}
 80070e2:	b087      	sub	sp, #28
 80070e4:	9003      	str	r0, [sp, #12]
 80070e6:	9102      	str	r1, [sp, #8]
 80070e8:	9201      	str	r2, [sp, #4]
  void *p;

  chSysLock();
 80070ea:	f7ff ff79 	bl	8006fe0 <chSysLock.lto_priv.14>
  p = chCoreAllocFromTopI(size, align, offset);
 80070ee:	9a01      	ldr	r2, [sp, #4]
 80070f0:	9902      	ldr	r1, [sp, #8]
 80070f2:	9b03      	ldr	r3, [sp, #12]
 80070f4:	0018      	movs	r0, r3
 80070f6:	f7ff ffb3 	bl	8007060 <chCoreAllocFromTopI>
 80070fa:	0003      	movs	r3, r0
 80070fc:	9305      	str	r3, [sp, #20]
  chSysUnlock();
 80070fe:	f7ff ff77 	bl	8006ff0 <chSysUnlock.lto_priv.14>

  return p;
 8007102:	9b05      	ldr	r3, [sp, #20]
}
 8007104:	0018      	movs	r0, r3
 8007106:	b007      	add	sp, #28
 8007108:	bd00      	pop	{pc}
 800710a:	46c0      	nop			; (mov r8, r8)
 800710c:	0000      	movs	r0, r0
	...

08007110 <chCoreGetStatusX>:
 *
 * @param[in] map       Memory area representing available core space.
 *
 * @xclass
 */
void chCoreGetStatusX(memory_area_t *map) {
 8007110:	b082      	sub	sp, #8
 8007112:	9001      	str	r0, [sp, #4]

  map->base = ch_memcore.basemem;
 8007114:	4b06      	ldr	r3, [pc, #24]	; (8007130 <chCoreGetStatusX+0x20>)
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	9b01      	ldr	r3, [sp, #4]
 800711a:	601a      	str	r2, [r3, #0]
  /*lint -save -e9033 [10.8] The cast is safe.*/
  map->size = (size_t)(ch_memcore.topmem - ch_memcore.basemem);
 800711c:	4b04      	ldr	r3, [pc, #16]	; (8007130 <chCoreGetStatusX+0x20>)
 800711e:	685a      	ldr	r2, [r3, #4]
 8007120:	4b03      	ldr	r3, [pc, #12]	; (8007130 <chCoreGetStatusX+0x20>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	1ad3      	subs	r3, r2, r3
 8007126:	001a      	movs	r2, r3
 8007128:	9b01      	ldr	r3, [sp, #4]
 800712a:	605a      	str	r2, [r3, #4]
  /*lint -restore*/
}
 800712c:	b002      	add	sp, #8
 800712e:	4770      	bx	lr
 8007130:	20000ad0 	.word	0x20000ad0
	...

08007140 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8007140:	b510      	push	{r4, lr}

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8007142:	4b09      	ldr	r3, [pc, #36]	; (8007168 <__heap_init+0x28>)
 8007144:	4a09      	ldr	r2, [pc, #36]	; (800716c <__heap_init+0x2c>)
 8007146:	601a      	str	r2, [r3, #0]
  chCoreGetStatusX(&default_heap.area);
 8007148:	4b09      	ldr	r3, [pc, #36]	; (8007170 <__heap_init+0x30>)
 800714a:	0018      	movs	r0, r3
 800714c:	f7ff ffe0 	bl	8007110 <chCoreGetStatusX>
  H_FREE_NEXT(&default_heap.header) = NULL;
 8007150:	4b05      	ldr	r3, [pc, #20]	; (8007168 <__heap_init+0x28>)
 8007152:	2200      	movs	r2, #0
 8007154:	60da      	str	r2, [r3, #12]
  H_FREE_PAGES(&default_heap.header) = 0;
 8007156:	4b04      	ldr	r3, [pc, #16]	; (8007168 <__heap_init+0x28>)
 8007158:	2200      	movs	r2, #0
 800715a:	611a      	str	r2, [r3, #16]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 800715c:	4b05      	ldr	r3, [pc, #20]	; (8007174 <__heap_init+0x34>)
 800715e:	0018      	movs	r0, r3
 8007160:	f7ff fcd6 	bl	8006b10 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 8007164:	bd10      	pop	{r4, pc}
 8007166:	46c0      	nop			; (mov r8, r8)
 8007168:	20000ad8 	.word	0x20000ad8
 800716c:	080070e1 	.word	0x080070e1
 8007170:	20000adc 	.word	0x20000adc
 8007174:	20000aec 	.word	0x20000aec
	...

08007180 <chHeapAllocAligned>:
 * @return              A pointer to the aligned allocated block.
 * @retval NULL         if the block cannot be allocated.
 *
 * @api
 */
void *chHeapAllocAligned(memory_heap_t *heapp, size_t size, unsigned align) {
 8007180:	b500      	push	{lr}
 8007182:	b08d      	sub	sp, #52	; 0x34
 8007184:	9003      	str	r0, [sp, #12]
 8007186:	9102      	str	r1, [sp, #8]
 8007188:	9201      	str	r2, [sp, #4]
  heap_header_t *qp, *hp, *ahp;
  size_t pages;

  chDbgCheck((size > 0U) && MEM_IS_VALID_ALIGNMENT(align));
 800718a:	9b02      	ldr	r3, [sp, #8]
 800718c:	425a      	negs	r2, r3
 800718e:	4153      	adcs	r3, r2
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d113      	bne.n	80071be <chHeapAllocAligned+0x3e>
 8007196:	9b01      	ldr	r3, [sp, #4]
 8007198:	425a      	negs	r2, r3
 800719a:	4153      	adcs	r3, r2
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d108      	bne.n	80071b4 <chHeapAllocAligned+0x34>
 80071a2:	9b01      	ldr	r3, [sp, #4]
 80071a4:	3b01      	subs	r3, #1
 80071a6:	9a01      	ldr	r2, [sp, #4]
 80071a8:	4013      	ands	r3, r2
 80071aa:	1e5a      	subs	r2, r3, #1
 80071ac:	4193      	sbcs	r3, r2
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d001      	beq.n	80071b8 <chHeapAllocAligned+0x38>
 80071b4:	2301      	movs	r3, #1
 80071b6:	e000      	b.n	80071ba <chHeapAllocAligned+0x3a>
 80071b8:	2300      	movs	r3, #0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d003      	beq.n	80071c6 <chHeapAllocAligned+0x46>
 80071be:	4b66      	ldr	r3, [pc, #408]	; (8007358 <chHeapAllocAligned+0x1d8>)
 80071c0:	0018      	movs	r0, r3
 80071c2:	f7fd fda5 	bl	8004d10 <chSysHalt>

  /* If an heap is not specified then the default system header is used.*/
  if (heapp == NULL) {
 80071c6:	9b03      	ldr	r3, [sp, #12]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d101      	bne.n	80071d0 <chHeapAllocAligned+0x50>
    heapp = &default_heap;
 80071cc:	4b63      	ldr	r3, [pc, #396]	; (800735c <chHeapAllocAligned+0x1dc>)
 80071ce:	9303      	str	r3, [sp, #12]
  }

  /* Minimum alignment is constrained by the heap header structure size.*/
  if (align < CH_HEAP_ALIGNMENT) {
 80071d0:	9b01      	ldr	r3, [sp, #4]
 80071d2:	2b07      	cmp	r3, #7
 80071d4:	d801      	bhi.n	80071da <chHeapAllocAligned+0x5a>
    align = CH_HEAP_ALIGNMENT;
 80071d6:	2308      	movs	r3, #8
 80071d8:	9301      	str	r3, [sp, #4]
  }

  /* Size is converted in number of elementary allocation units.*/
  pages = MEM_ALIGN_NEXT(size, CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 80071da:	9b02      	ldr	r3, [sp, #8]
 80071dc:	3307      	adds	r3, #7
 80071de:	08db      	lsrs	r3, r3, #3
 80071e0:	9309      	str	r3, [sp, #36]	; 0x24

  /* Taking heap mutex.*/
  H_LOCK(heapp);
 80071e2:	9b03      	ldr	r3, [sp, #12]
 80071e4:	3314      	adds	r3, #20
 80071e6:	0018      	movs	r0, r3
 80071e8:	f7ff fcaa 	bl	8006b40 <chMtxLock>

  /* Start of the free blocks list.*/
  qp = &heapp->header;
 80071ec:	9b03      	ldr	r3, [sp, #12]
 80071ee:	330c      	adds	r3, #12
 80071f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80071f2:	e087      	b.n	8007304 <chHeapAllocAligned+0x184>
  while (H_FREE_NEXT(qp) != NULL) {

    /* Next free block.*/
    hp = H_FREE_NEXT(qp);
 80071f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	930a      	str	r3, [sp, #40]	; 0x28

    /* Pointer aligned to the requested alignment.*/
    ahp = (heap_header_t *)MEM_ALIGN_NEXT(H_BLOCK(hp), align) - 1U;
 80071fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071fc:	9b01      	ldr	r3, [sp, #4]
 80071fe:	18d3      	adds	r3, r2, r3
 8007200:	3307      	adds	r3, #7
 8007202:	9a01      	ldr	r2, [sp, #4]
 8007204:	4252      	negs	r2, r2
 8007206:	4013      	ands	r3, r2
 8007208:	3b08      	subs	r3, #8
 800720a:	9308      	str	r3, [sp, #32]

    if ((ahp < H_FREE_LIMIT(hp)) && (pages <= NPAGES(H_FREE_LIMIT(hp), ahp + 1U))) {
 800720c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	3301      	adds	r3, #1
 8007212:	00db      	lsls	r3, r3, #3
 8007214:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007216:	18d3      	adds	r3, r2, r3
 8007218:	9a08      	ldr	r2, [sp, #32]
 800721a:	429a      	cmp	r2, r3
 800721c:	d270      	bcs.n	8007300 <chHeapAllocAligned+0x180>
 800721e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	3301      	adds	r3, #1
 8007224:	00db      	lsls	r3, r3, #3
 8007226:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007228:	18d2      	adds	r2, r2, r3
 800722a:	9b08      	ldr	r3, [sp, #32]
 800722c:	3308      	adds	r3, #8
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	10db      	asrs	r3, r3, #3
 8007232:	001a      	movs	r2, r3
 8007234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007236:	4293      	cmp	r3, r2
 8007238:	d862      	bhi.n	8007300 <chHeapAllocAligned+0x180>
      /* The block is large enough to contain a correctly aligned area
         of sufficient size.*/

      if (ahp > hp) {
 800723a:	9a08      	ldr	r2, [sp, #32]
 800723c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800723e:	429a      	cmp	r2, r3
 8007240:	d92c      	bls.n	800729c <chHeapAllocAligned+0x11c>
        /* The block is not properly aligned, must split it.*/
        size_t bpages;

        bpages = NPAGES(H_FREE_LIMIT(hp), H_BLOCK(ahp));
 8007242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	3301      	adds	r3, #1
 8007248:	00db      	lsls	r3, r3, #3
 800724a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800724c:	18d2      	adds	r2, r2, r3
 800724e:	9b08      	ldr	r3, [sp, #32]
 8007250:	3308      	adds	r3, #8
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	10db      	asrs	r3, r3, #3
 8007256:	9306      	str	r3, [sp, #24]
        H_FREE_PAGES(hp) = NPAGES(ahp, H_BLOCK(hp));
 8007258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800725a:	3308      	adds	r3, #8
 800725c:	9a08      	ldr	r2, [sp, #32]
 800725e:	1ad3      	subs	r3, r2, r3
 8007260:	10db      	asrs	r3, r3, #3
 8007262:	001a      	movs	r2, r3
 8007264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007266:	605a      	str	r2, [r3, #4]
        if (bpages > pages) {
 8007268:	9a06      	ldr	r2, [sp, #24]
 800726a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800726c:	429a      	cmp	r2, r3
 800726e:	d912      	bls.n	8007296 <chHeapAllocAligned+0x116>
          /* The block is bigger than required, must split the excess.*/
          heap_header_t *fp;

          /* Creating the excess block.*/
          fp = H_BLOCK(ahp) + pages;
 8007270:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007272:	3301      	adds	r3, #1
 8007274:	00db      	lsls	r3, r3, #3
 8007276:	9a08      	ldr	r2, [sp, #32]
 8007278:	18d3      	adds	r3, r2, r3
 800727a:	9305      	str	r3, [sp, #20]
          H_FREE_PAGES(fp) = (bpages - pages) - 1U;
 800727c:	9a06      	ldr	r2, [sp, #24]
 800727e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	1e5a      	subs	r2, r3, #1
 8007284:	9b05      	ldr	r3, [sp, #20]
 8007286:	605a      	str	r2, [r3, #4]

          /* Linking the excess block.*/
          H_FREE_NEXT(fp) = H_FREE_NEXT(hp);
 8007288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	9b05      	ldr	r3, [sp, #20]
 800728e:	601a      	str	r2, [r3, #0]
          H_FREE_NEXT(hp) = fp;
 8007290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007292:	9a05      	ldr	r2, [sp, #20]
 8007294:	601a      	str	r2, [r3, #0]
        }

        hp = ahp;
 8007296:	9b08      	ldr	r3, [sp, #32]
 8007298:	930a      	str	r3, [sp, #40]	; 0x28
 800729a:	e023      	b.n	80072e4 <chHeapAllocAligned+0x164>
      }
      else {
        /* The block is already properly aligned.*/

        if (H_FREE_PAGES(hp) == pages) {
 800729c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d104      	bne.n	80072b0 <chHeapAllocAligned+0x130>
          /* Exact size, getting the whole block.*/
          H_FREE_NEXT(qp) = H_FREE_NEXT(hp);
 80072a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072ac:	601a      	str	r2, [r3, #0]
 80072ae:	e019      	b.n	80072e4 <chHeapAllocAligned+0x164>
        }
        else {
          /* The block is bigger than required, must split the excess.*/
          heap_header_t *fp;

          fp = H_BLOCK(hp) + pages;
 80072b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b2:	3301      	adds	r3, #1
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072b8:	18d3      	adds	r3, r2, r3
 80072ba:	9307      	str	r3, [sp, #28]
          H_FREE_NEXT(fp) = H_FREE_NEXT(hp);
 80072bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	9b07      	ldr	r3, [sp, #28]
 80072c2:	601a      	str	r2, [r3, #0]
          H_FREE_PAGES(fp) = NPAGES(H_FREE_LIMIT(hp), H_BLOCK(fp));
 80072c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	3301      	adds	r3, #1
 80072ca:	00db      	lsls	r3, r3, #3
 80072cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072ce:	18d2      	adds	r2, r2, r3
 80072d0:	9b07      	ldr	r3, [sp, #28]
 80072d2:	3308      	adds	r3, #8
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	10db      	asrs	r3, r3, #3
 80072d8:	001a      	movs	r2, r3
 80072da:	9b07      	ldr	r3, [sp, #28]
 80072dc:	605a      	str	r2, [r3, #4]
          H_FREE_NEXT(qp) = fp;
 80072de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072e0:	9a07      	ldr	r2, [sp, #28]
 80072e2:	601a      	str	r2, [r3, #0]
        }
      }

      /* Setting in the block owner heap and size.*/
      H_USED_SIZE(hp) = size;
 80072e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072e6:	9a02      	ldr	r2, [sp, #8]
 80072e8:	605a      	str	r2, [r3, #4]
      H_USED_HEAP(hp) = heapp;
 80072ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072ec:	9a03      	ldr	r2, [sp, #12]
 80072ee:	601a      	str	r2, [r3, #0]

      /* Releasing heap mutex.*/
      H_UNLOCK(heapp);
 80072f0:	9b03      	ldr	r3, [sp, #12]
 80072f2:	3314      	adds	r3, #20
 80072f4:	0018      	movs	r0, r3
 80072f6:	f7ff fccb 	bl	8006c90 <chMtxUnlock>

      /*lint -save -e9087 [11.3] Safe cast.*/
      return (void *)H_BLOCK(hp);
 80072fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072fc:	3308      	adds	r3, #8
 80072fe:	e027      	b.n	8007350 <chHeapAllocAligned+0x1d0>
      /*lint -restore*/
    }

    /* Next in the free blocks list.*/
    qp = hp;
 8007300:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007302:	930b      	str	r3, [sp, #44]	; 0x2c
  while (H_FREE_NEXT(qp) != NULL) {
 8007304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d000      	beq.n	800730e <chHeapAllocAligned+0x18e>
 800730c:	e772      	b.n	80071f4 <chHeapAllocAligned+0x74>
  }

  /* Releasing heap mutex.*/
  H_UNLOCK(heapp);
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	3314      	adds	r3, #20
 8007312:	0018      	movs	r0, r3
 8007314:	f7ff fcbc 	bl	8006c90 <chMtxUnlock>

  /* More memory is required, tries to get it from the associated provider
     else fails.*/
  if (heapp->provider != NULL) {
 8007318:	9b03      	ldr	r3, [sp, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d016      	beq.n	800734e <chHeapAllocAligned+0x1ce>
    ahp = heapp->provider(pages * CH_HEAP_ALIGNMENT,
 8007320:	9b03      	ldr	r3, [sp, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007326:	00d0      	lsls	r0, r2, #3
 8007328:	9901      	ldr	r1, [sp, #4]
 800732a:	2208      	movs	r2, #8
 800732c:	4798      	blx	r3
 800732e:	0003      	movs	r3, r0
 8007330:	9308      	str	r3, [sp, #32]
                          align,
                          sizeof (heap_header_t));
    if (ahp != NULL) {
 8007332:	9b08      	ldr	r3, [sp, #32]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00a      	beq.n	800734e <chHeapAllocAligned+0x1ce>
      hp = ahp - 1U;
 8007338:	9b08      	ldr	r3, [sp, #32]
 800733a:	3b08      	subs	r3, #8
 800733c:	930a      	str	r3, [sp, #40]	; 0x28
      H_USED_HEAP(hp) = heapp;
 800733e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007340:	9a03      	ldr	r2, [sp, #12]
 8007342:	601a      	str	r2, [r3, #0]
      H_USED_SIZE(hp) = size;
 8007344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007346:	9a02      	ldr	r2, [sp, #8]
 8007348:	605a      	str	r2, [r3, #4]

      /*lint -save -e9087 [11.3] Safe cast.*/
      return (void *)ahp;
 800734a:	9b08      	ldr	r3, [sp, #32]
 800734c:	e000      	b.n	8007350 <chHeapAllocAligned+0x1d0>
      /*lint -restore*/
    }
  }

  return NULL;
 800734e:	2300      	movs	r3, #0
}
 8007350:	0018      	movs	r0, r3
 8007352:	b00d      	add	sp, #52	; 0x34
 8007354:	bd00      	pop	{pc}
 8007356:	46c0      	nop			; (mov r8, r8)
 8007358:	0800aac0 	.word	0x0800aac0
 800735c:	20000ad8 	.word	0x20000ad8

08007360 <chHeapFree>:
 *
 * @param[in] p         pointer to the memory block to be freed
 *
 * @api
 */
void chHeapFree(void *p) {
 8007360:	b500      	push	{lr}
 8007362:	b087      	sub	sp, #28
 8007364:	9001      	str	r0, [sp, #4]
  heap_header_t *qp, *hp;
  memory_heap_t *heapp;

  chDbgCheck((p != NULL) && MEM_IS_ALIGNED(p, CH_HEAP_ALIGNMENT));
 8007366:	9b01      	ldr	r3, [sp, #4]
 8007368:	425a      	negs	r2, r3
 800736a:	4153      	adcs	r3, r2
 800736c:	b2db      	uxtb	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d107      	bne.n	8007382 <chHeapFree+0x22>
 8007372:	9b01      	ldr	r3, [sp, #4]
 8007374:	2207      	movs	r2, #7
 8007376:	4013      	ands	r3, r2
 8007378:	1e5a      	subs	r2, r3, #1
 800737a:	4193      	sbcs	r3, r2
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <chHeapFree+0x2a>
 8007382:	4b41      	ldr	r3, [pc, #260]	; (8007488 <chHeapFree+0x128>)
 8007384:	0018      	movs	r0, r3
 8007386:	f7fd fcc3 	bl	8004d10 <chSysHalt>

  /*lint -save -e9087 [11.3] Safe cast.*/
  hp = (heap_header_t *)p - 1U;
 800738a:	9b01      	ldr	r3, [sp, #4]
 800738c:	3b08      	subs	r3, #8
 800738e:	9304      	str	r3, [sp, #16]
  /*lint -restore*/
  heapp = H_USED_HEAP(hp);
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	9303      	str	r3, [sp, #12]
  qp = &heapp->header;
 8007396:	9b03      	ldr	r3, [sp, #12]
 8007398:	330c      	adds	r3, #12
 800739a:	9305      	str	r3, [sp, #20]
#if CH_CFG_HARDENING_LEVEL > 0
  memset((void *)p, 0, MEM_ALIGN_NEXT(H_USED_SIZE(hp), CH_HEAP_ALIGNMENT));
#endif

  /* Size is converted in number of elementary allocation units.*/
  H_FREE_PAGES(hp) = MEM_ALIGN_NEXT(H_USED_SIZE(hp),
 800739c:	9b04      	ldr	r3, [sp, #16]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	3307      	adds	r3, #7
                                    CH_HEAP_ALIGNMENT) / CH_HEAP_ALIGNMENT;
 80073a2:	08da      	lsrs	r2, r3, #3
  H_FREE_PAGES(hp) = MEM_ALIGN_NEXT(H_USED_SIZE(hp),
 80073a4:	9b04      	ldr	r3, [sp, #16]
 80073a6:	605a      	str	r2, [r3, #4]

  /* Taking heap mutex.*/
  H_LOCK(heapp);
 80073a8:	9b03      	ldr	r3, [sp, #12]
 80073aa:	3314      	adds	r3, #20
 80073ac:	0018      	movs	r0, r3
 80073ae:	f7ff fbc7 	bl	8006b40 <chMtxLock>

  while (true) {
    chDbgAssert((hp < qp) || (hp >= H_FREE_LIMIT(qp)), "within free block");
 80073b2:	9904      	ldr	r1, [sp, #16]
 80073b4:	9a05      	ldr	r2, [sp, #20]
 80073b6:	2300      	movs	r3, #0
 80073b8:	4291      	cmp	r1, r2
 80073ba:	415b      	adcs	r3, r3
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d010      	beq.n	80073e4 <chHeapFree+0x84>
 80073c2:	9b05      	ldr	r3, [sp, #20]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	3301      	adds	r3, #1
 80073c8:	00db      	lsls	r3, r3, #3
 80073ca:	9a05      	ldr	r2, [sp, #20]
 80073cc:	18d3      	adds	r3, r2, r3
 80073ce:	9a04      	ldr	r2, [sp, #16]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	419b      	sbcs	r3, r3
 80073d4:	425b      	negs	r3, r3
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <chHeapFree+0x84>
 80073dc:	4b2a      	ldr	r3, [pc, #168]	; (8007488 <chHeapFree+0x128>)
 80073de:	0018      	movs	r0, r3
 80073e0:	f7fd fc96 	bl	8004d10 <chSysHalt>

    if (((qp == &heapp->header) || (hp > qp)) &&
 80073e4:	9b03      	ldr	r3, [sp, #12]
 80073e6:	330c      	adds	r3, #12
 80073e8:	9a05      	ldr	r2, [sp, #20]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d003      	beq.n	80073f6 <chHeapFree+0x96>
 80073ee:	9a04      	ldr	r2, [sp, #16]
 80073f0:	9b05      	ldr	r3, [sp, #20]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d942      	bls.n	800747c <chHeapFree+0x11c>
        ((H_FREE_NEXT(qp) == NULL) || (hp < H_FREE_NEXT(qp)))) {
 80073f6:	9b05      	ldr	r3, [sp, #20]
 80073f8:	681b      	ldr	r3, [r3, #0]
    if (((qp == &heapp->header) || (hp > qp)) &&
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d004      	beq.n	8007408 <chHeapFree+0xa8>
        ((H_FREE_NEXT(qp) == NULL) || (hp < H_FREE_NEXT(qp)))) {
 80073fe:	9b05      	ldr	r3, [sp, #20]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	9a04      	ldr	r2, [sp, #16]
 8007404:	429a      	cmp	r2, r3
 8007406:	d239      	bcs.n	800747c <chHeapFree+0x11c>
      /* Insertion after qp.*/
      H_FREE_NEXT(hp) = H_FREE_NEXT(qp);
 8007408:	9b05      	ldr	r3, [sp, #20]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	9b04      	ldr	r3, [sp, #16]
 800740e:	601a      	str	r2, [r3, #0]
      H_FREE_NEXT(qp) = hp;
 8007410:	9b05      	ldr	r3, [sp, #20]
 8007412:	9a04      	ldr	r2, [sp, #16]
 8007414:	601a      	str	r2, [r3, #0]
      /* Verifies if the newly inserted block should be merged.*/
      if (H_FREE_LIMIT(hp) == H_FREE_NEXT(hp)) {
 8007416:	9b04      	ldr	r3, [sp, #16]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	3301      	adds	r3, #1
 800741c:	00db      	lsls	r3, r3, #3
 800741e:	9a04      	ldr	r2, [sp, #16]
 8007420:	18d2      	adds	r2, r2, r3
 8007422:	9b04      	ldr	r3, [sp, #16]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	429a      	cmp	r2, r3
 8007428:	d10d      	bne.n	8007446 <chHeapFree+0xe6>
        /* Merge with the next block.*/
        H_FREE_PAGES(hp) += H_FREE_PAGES(H_FREE_NEXT(hp)) + 1U;
 800742a:	9b04      	ldr	r3, [sp, #16]
 800742c:	685a      	ldr	r2, [r3, #4]
 800742e:	9b04      	ldr	r3, [sp, #16]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	18d3      	adds	r3, r2, r3
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	9b04      	ldr	r3, [sp, #16]
 800743a:	605a      	str	r2, [r3, #4]
        H_FREE_NEXT(hp) = H_FREE_NEXT(H_FREE_NEXT(hp));
 800743c:	9b04      	ldr	r3, [sp, #16]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	9b04      	ldr	r3, [sp, #16]
 8007444:	601a      	str	r2, [r3, #0]
      }
      if ((H_FREE_LIMIT(qp) == hp)) {
 8007446:	9b05      	ldr	r3, [sp, #20]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	3301      	adds	r3, #1
 800744c:	00db      	lsls	r3, r3, #3
 800744e:	9a05      	ldr	r2, [sp, #20]
 8007450:	18d3      	adds	r3, r2, r3
 8007452:	9a04      	ldr	r2, [sp, #16]
 8007454:	429a      	cmp	r2, r3
 8007456:	d10b      	bne.n	8007470 <chHeapFree+0x110>
        /* Merge with the previous block.*/
        H_FREE_PAGES(qp) += H_FREE_PAGES(hp) + 1U;
 8007458:	9b05      	ldr	r3, [sp, #20]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	9b04      	ldr	r3, [sp, #16]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	18d3      	adds	r3, r2, r3
 8007462:	1c5a      	adds	r2, r3, #1
 8007464:	9b05      	ldr	r3, [sp, #20]
 8007466:	605a      	str	r2, [r3, #4]
        H_FREE_NEXT(qp) = H_FREE_NEXT(hp);
 8007468:	9b04      	ldr	r3, [sp, #16]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	9b05      	ldr	r3, [sp, #20]
 800746e:	601a      	str	r2, [r3, #0]
    }
    qp = H_FREE_NEXT(qp);
  }

  /* Releasing heap mutex.*/
  H_UNLOCK(heapp);
 8007470:	9b03      	ldr	r3, [sp, #12]
 8007472:	3314      	adds	r3, #20
 8007474:	0018      	movs	r0, r3
 8007476:	f7ff fc0b 	bl	8006c90 <chMtxUnlock>
 800747a:	e003      	b.n	8007484 <chHeapFree+0x124>
    qp = H_FREE_NEXT(qp);
 800747c:	9b05      	ldr	r3, [sp, #20]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	9305      	str	r3, [sp, #20]
 8007482:	e796      	b.n	80073b2 <chHeapFree+0x52>

  return;
}
 8007484:	b007      	add	sp, #28
 8007486:	bd00      	pop	{pc}
 8007488:	0800aad4 	.word	0x0800aad4
 800748c:	00000000 	.word	0x00000000

08007490 <chHeapStatus>:
 *                      free free block found space or @p NULL
 * @return              The number of fragments in the heap.
 *
 * @api
 */
size_t chHeapStatus(memory_heap_t *heapp, size_t *totalp, size_t *largestp) {
 8007490:	b500      	push	{lr}
 8007492:	b08b      	sub	sp, #44	; 0x2c
 8007494:	9003      	str	r0, [sp, #12]
 8007496:	9102      	str	r1, [sp, #8]
 8007498:	9201      	str	r2, [sp, #4]
  heap_header_t *qp;
  size_t n, tpages, lpages;

  if (heapp == NULL) {
 800749a:	9b03      	ldr	r3, [sp, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d101      	bne.n	80074a4 <chHeapStatus+0x14>
    heapp = &default_heap;
 80074a0:	4b1f      	ldr	r3, [pc, #124]	; (8007520 <chHeapStatus+0x90>)
 80074a2:	9303      	str	r3, [sp, #12]
  }

  H_LOCK(heapp);
 80074a4:	9b03      	ldr	r3, [sp, #12]
 80074a6:	3314      	adds	r3, #20
 80074a8:	0018      	movs	r0, r3
 80074aa:	f7ff fb49 	bl	8006b40 <chMtxLock>
  tpages = 0U;
 80074ae:	2300      	movs	r3, #0
 80074b0:	9307      	str	r3, [sp, #28]
  lpages = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	9306      	str	r3, [sp, #24]
  n = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	9308      	str	r3, [sp, #32]
  qp = &heapp->header;
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	330c      	adds	r3, #12
 80074be:	9309      	str	r3, [sp, #36]	; 0x24
 80074c0:	e013      	b.n	80074ea <chHeapStatus+0x5a>
  while (H_FREE_NEXT(qp) != NULL) {
    size_t pages = H_FREE_PAGES(H_FREE_NEXT(qp));
 80074c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	9305      	str	r3, [sp, #20]

    /* Updating counters.*/
    n++;
 80074ca:	9b08      	ldr	r3, [sp, #32]
 80074cc:	3301      	adds	r3, #1
 80074ce:	9308      	str	r3, [sp, #32]
    tpages += pages;
 80074d0:	9a07      	ldr	r2, [sp, #28]
 80074d2:	9b05      	ldr	r3, [sp, #20]
 80074d4:	18d3      	adds	r3, r2, r3
 80074d6:	9307      	str	r3, [sp, #28]
    if (pages > lpages) {
 80074d8:	9a05      	ldr	r2, [sp, #20]
 80074da:	9b06      	ldr	r3, [sp, #24]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d901      	bls.n	80074e4 <chHeapStatus+0x54>
      lpages = pages;
 80074e0:	9b05      	ldr	r3, [sp, #20]
 80074e2:	9306      	str	r3, [sp, #24]
    }

    qp = H_FREE_NEXT(qp);
 80074e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	9309      	str	r3, [sp, #36]	; 0x24
  while (H_FREE_NEXT(qp) != NULL) {
 80074ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e7      	bne.n	80074c2 <chHeapStatus+0x32>
  }

  /* Writing out fragmented free memory.*/
  if (totalp != NULL) {
 80074f2:	9b02      	ldr	r3, [sp, #8]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d003      	beq.n	8007500 <chHeapStatus+0x70>
    *totalp = tpages * CH_HEAP_ALIGNMENT;
 80074f8:	9b07      	ldr	r3, [sp, #28]
 80074fa:	00da      	lsls	r2, r3, #3
 80074fc:	9b02      	ldr	r3, [sp, #8]
 80074fe:	601a      	str	r2, [r3, #0]
  }

  /* Writing out unfragmented free memory.*/
  if (largestp != NULL) {
 8007500:	9b01      	ldr	r3, [sp, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d003      	beq.n	800750e <chHeapStatus+0x7e>
    *largestp = lpages * CH_HEAP_ALIGNMENT;
 8007506:	9b06      	ldr	r3, [sp, #24]
 8007508:	00da      	lsls	r2, r3, #3
 800750a:	9b01      	ldr	r3, [sp, #4]
 800750c:	601a      	str	r2, [r3, #0]
  }
  H_UNLOCK(heapp);
 800750e:	9b03      	ldr	r3, [sp, #12]
 8007510:	3314      	adds	r3, #20
 8007512:	0018      	movs	r0, r3
 8007514:	f7ff fbbc 	bl	8006c90 <chMtxUnlock>

  return n;
 8007518:	9b08      	ldr	r3, [sp, #32]
}
 800751a:	0018      	movs	r0, r3
 800751c:	b00b      	add	sp, #44	; 0x2c
 800751e:	bd00      	pop	{pc}
 8007520:	20000ad8 	.word	0x20000ad8
	...

08007530 <port_lock.lto_priv.20>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007530:	b672      	cpsid	i
}
 8007532:	4770      	bx	lr
	...

08007540 <port_unlock.lto_priv.20>:
  __ASM volatile ("cpsie i" : : : "memory");
 8007540:	b662      	cpsie	i
}
 8007542:	4770      	bx	lr
	...

08007550 <chSysLock.lto_priv.15>:
static inline void chSysLock(void) {
 8007550:	b510      	push	{r4, lr}
  port_lock();
 8007552:	f7ff ffed 	bl	8007530 <port_lock.lto_priv.20>
  __dbg_check_lock();
 8007556:	f7fd fc4b 	bl	8004df0 <__dbg_check_lock>
}
 800755a:	bd10      	pop	{r4, pc}
 800755c:	0000      	movs	r0, r0
	...

08007560 <chSysUnlock.lto_priv.15>:
static inline void chSysUnlock(void) {
 8007560:	b510      	push	{r4, lr}
  __dbg_check_unlock();
 8007562:	f7fd fc6d 	bl	8004e40 <__dbg_check_unlock>
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
 8007566:	4b0e      	ldr	r3, [pc, #56]	; (80075a0 <chSysUnlock.lto_priv.15+0x40>)
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	4b0d      	ldr	r3, [pc, #52]	; (80075a0 <chSysUnlock.lto_priv.15+0x40>)
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	1e5a      	subs	r2, r3, #1
 8007570:	4193      	sbcs	r3, r2
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00f      	beq.n	8007598 <chSysUnlock.lto_priv.15+0x38>
 8007578:	4b09      	ldr	r3, [pc, #36]	; (80075a0 <chSysUnlock.lto_priv.15+0x40>)
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	689a      	ldr	r2, [r3, #8]
 800757e:	4b08      	ldr	r3, [pc, #32]	; (80075a0 <chSysUnlock.lto_priv.15+0x40>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	429a      	cmp	r2, r3
 8007586:	419b      	sbcs	r3, r3
 8007588:	425b      	negs	r3, r3
 800758a:	b2db      	uxtb	r3, r3
 800758c:	2b00      	cmp	r3, #0
 800758e:	d003      	beq.n	8007598 <chSysUnlock.lto_priv.15+0x38>
 8007590:	4b04      	ldr	r3, [pc, #16]	; (80075a4 <chSysUnlock.lto_priv.15+0x44>)
 8007592:	0018      	movs	r0, r3
 8007594:	f7fd fbbc 	bl	8004d10 <chSysHalt>
  port_unlock();
 8007598:	f7ff ffd2 	bl	8007540 <port_unlock.lto_priv.20>
}
 800759c:	bd10      	pop	{r4, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	20000958 	.word	0x20000958
 80075a4:	0800aaf8 	.word	0x0800aaf8
	...

080075b0 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80075b0:	b500      	push	{lr}
 80075b2:	b085      	sub	sp, #20
 80075b4:	9003      	str	r0, [sp, #12]
 80075b6:	9102      	str	r1, [sp, #8]
 80075b8:	9201      	str	r2, [sp, #4]
 80075ba:	9300      	str	r3, [sp, #0]

  chDbgCheck((mp != NULL) &&
 80075bc:	9b03      	ldr	r3, [sp, #12]
 80075be:	425a      	negs	r2, r3
 80075c0:	4153      	adcs	r3, r2
 80075c2:	b2db      	uxtb	r3, r3
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d107      	bne.n	80075d8 <chPoolObjectInitAligned+0x28>
 80075c8:	9a02      	ldr	r2, [sp, #8]
 80075ca:	2103      	movs	r1, #3
 80075cc:	2300      	movs	r3, #0
 80075ce:	4291      	cmp	r1, r2
 80075d0:	415b      	adcs	r3, r3
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d001      	beq.n	80075dc <chPoolObjectInitAligned+0x2c>
 80075d8:	2301      	movs	r3, #1
 80075da:	e000      	b.n	80075de <chPoolObjectInitAligned+0x2e>
 80075dc:	2300      	movs	r3, #0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d107      	bne.n	80075f2 <chPoolObjectInitAligned+0x42>
 80075e2:	9a01      	ldr	r2, [sp, #4]
 80075e4:	2103      	movs	r1, #3
 80075e6:	2300      	movs	r3, #0
 80075e8:	4291      	cmp	r1, r2
 80075ea:	415b      	adcs	r3, r3
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d001      	beq.n	80075f6 <chPoolObjectInitAligned+0x46>
 80075f2:	2301      	movs	r3, #1
 80075f4:	e000      	b.n	80075f8 <chPoolObjectInitAligned+0x48>
 80075f6:	2300      	movs	r3, #0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d113      	bne.n	8007624 <chPoolObjectInitAligned+0x74>
 80075fc:	9b01      	ldr	r3, [sp, #4]
 80075fe:	425a      	negs	r2, r3
 8007600:	4153      	adcs	r3, r2
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b00      	cmp	r3, #0
 8007606:	d108      	bne.n	800761a <chPoolObjectInitAligned+0x6a>
 8007608:	9b01      	ldr	r3, [sp, #4]
 800760a:	3b01      	subs	r3, #1
 800760c:	9a01      	ldr	r2, [sp, #4]
 800760e:	4013      	ands	r3, r2
 8007610:	1e5a      	subs	r2, r3, #1
 8007612:	4193      	sbcs	r3, r2
 8007614:	b2db      	uxtb	r3, r3
 8007616:	2b00      	cmp	r3, #0
 8007618:	d001      	beq.n	800761e <chPoolObjectInitAligned+0x6e>
 800761a:	2301      	movs	r3, #1
 800761c:	e000      	b.n	8007620 <chPoolObjectInitAligned+0x70>
 800761e:	2300      	movs	r3, #0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d003      	beq.n	800762c <chPoolObjectInitAligned+0x7c>
 8007624:	4b08      	ldr	r3, [pc, #32]	; (8007648 <chPoolObjectInitAligned+0x98>)
 8007626:	0018      	movs	r0, r3
 8007628:	f7fd fb72 	bl	8004d10 <chSysHalt>
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 800762c:	9b03      	ldr	r3, [sp, #12]
 800762e:	2200      	movs	r2, #0
 8007630:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 8007632:	9b03      	ldr	r3, [sp, #12]
 8007634:	9a02      	ldr	r2, [sp, #8]
 8007636:	605a      	str	r2, [r3, #4]
  mp->align = align;
 8007638:	9b03      	ldr	r3, [sp, #12]
 800763a:	9a01      	ldr	r2, [sp, #4]
 800763c:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 800763e:	9b03      	ldr	r3, [sp, #12]
 8007640:	9a00      	ldr	r2, [sp, #0]
 8007642:	60da      	str	r2, [r3, #12]
}
 8007644:	b005      	add	sp, #20
 8007646:	bd00      	pop	{pc}
 8007648:	0800aae0 	.word	0x0800aae0
 800764c:	00000000 	.word	0x00000000

08007650 <chPoolFreeI>:
 * @param[in] mp        pointer to a @p memory_pool_t structure
 * @param[in] objp      the pointer to the object to be released
 *
 * @iclass
 */
void chPoolFreeI(memory_pool_t *mp, void *objp) {
 8007650:	b500      	push	{lr}
 8007652:	b085      	sub	sp, #20
 8007654:	9001      	str	r0, [sp, #4]
 8007656:	9100      	str	r1, [sp, #0]
  struct pool_header *php = objp;
 8007658:	9b00      	ldr	r3, [sp, #0]
 800765a:	9303      	str	r3, [sp, #12]

  chDbgCheckClassI();
 800765c:	f7fd fcc0 	bl	8004fe0 <chDbgCheckClassI>
  chDbgCheck((mp != NULL) &&
 8007660:	9b01      	ldr	r3, [sp, #4]
 8007662:	425a      	negs	r2, r3
 8007664:	4153      	adcs	r3, r2
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b00      	cmp	r3, #0
 800766a:	d105      	bne.n	8007678 <chPoolFreeI+0x28>
 800766c:	9b00      	ldr	r3, [sp, #0]
 800766e:	425a      	negs	r2, r3
 8007670:	4153      	adcs	r3, r2
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d001      	beq.n	800767c <chPoolFreeI+0x2c>
 8007678:	2301      	movs	r3, #1
 800767a:	e000      	b.n	800767e <chPoolFreeI+0x2e>
 800767c:	2300      	movs	r3, #0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d109      	bne.n	8007696 <chPoolFreeI+0x46>
 8007682:	9b01      	ldr	r3, [sp, #4]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	3b01      	subs	r3, #1
 8007688:	9a00      	ldr	r2, [sp, #0]
 800768a:	4013      	ands	r3, r2
 800768c:	1e5a      	subs	r2, r3, #1
 800768e:	4193      	sbcs	r3, r2
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d003      	beq.n	800769e <chPoolFreeI+0x4e>
 8007696:	4b06      	ldr	r3, [pc, #24]	; (80076b0 <chPoolFreeI+0x60>)
 8007698:	0018      	movs	r0, r3
 800769a:	f7fd fb39 	bl	8004d10 <chSysHalt>
             (objp != NULL) &&
             MEM_IS_ALIGNED(objp, mp->align));

  php->next = mp->next;
 800769e:	9b01      	ldr	r3, [sp, #4]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	9b03      	ldr	r3, [sp, #12]
 80076a4:	601a      	str	r2, [r3, #0]
  mp->next = php;
 80076a6:	9b01      	ldr	r3, [sp, #4]
 80076a8:	9a03      	ldr	r2, [sp, #12]
 80076aa:	601a      	str	r2, [r3, #0]
}
 80076ac:	b005      	add	sp, #20
 80076ae:	bd00      	pop	{pc}
 80076b0:	0800ab04 	.word	0x0800ab04
	...

080076c0 <chPoolFree>:
 * @param[in] mp        pointer to a @p memory_pool_t structure
 * @param[in] objp      the pointer to the object to be released
 *
 * @api
 */
void chPoolFree(memory_pool_t *mp, void *objp) {
 80076c0:	b500      	push	{lr}
 80076c2:	b083      	sub	sp, #12
 80076c4:	9001      	str	r0, [sp, #4]
 80076c6:	9100      	str	r1, [sp, #0]

  chSysLock();
 80076c8:	f7ff ff42 	bl	8007550 <chSysLock.lto_priv.15>
  chPoolFreeI(mp, objp);
 80076cc:	9a00      	ldr	r2, [sp, #0]
 80076ce:	9b01      	ldr	r3, [sp, #4]
 80076d0:	0011      	movs	r1, r2
 80076d2:	0018      	movs	r0, r3
 80076d4:	f7ff ffbc 	bl	8007650 <chPoolFreeI>
  chSysUnlock();
 80076d8:	f7ff ff42 	bl	8007560 <chSysUnlock.lto_priv.15>
}
 80076dc:	b003      	add	sp, #12
 80076de:	bd00      	pop	{pc}

080076e0 <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 80076e0:	b500      	push	{lr}
 80076e2:	b083      	sub	sp, #12
 80076e4:	9001      	str	r0, [sp, #4]
 80076e6:	9100      	str	r1, [sp, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 80076e8:	9900      	ldr	r1, [sp, #0]
 80076ea:	9b01      	ldr	r3, [sp, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	0018      	movs	r0, r3
 80076f0:	f7ff fcb6 	bl	8007060 <chCoreAllocFromTopI>
 80076f4:	0003      	movs	r3, r0
}
 80076f6:	0018      	movs	r0, r3
 80076f8:	b003      	add	sp, #12
 80076fa:	bd00      	pop	{pc}
 80076fc:	0000      	movs	r0, r0
	...

08007700 <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 8007700:	b500      	push	{lr}
 8007702:	b085      	sub	sp, #20
 8007704:	9003      	str	r0, [sp, #12]
 8007706:	9102      	str	r1, [sp, #8]
 8007708:	9201      	str	r2, [sp, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 800770a:	9b01      	ldr	r3, [sp, #4]
 800770c:	9902      	ldr	r1, [sp, #8]
 800770e:	9803      	ldr	r0, [sp, #12]
 8007710:	2204      	movs	r2, #4
 8007712:	f7ff ff4d 	bl	80075b0 <chPoolObjectInitAligned>
}
 8007716:	b005      	add	sp, #20
 8007718:	bd00      	pop	{pc}
 800771a:	46c0      	nop			; (mov r8, r8)
 800771c:	0000      	movs	r0, r0
	...

08007720 <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 8007720:	b082      	sub	sp, #8
 8007722:	9001      	str	r0, [sp, #4]

  dlp->next = (dyn_element_t *)dlp;
 8007724:	9b01      	ldr	r3, [sp, #4]
 8007726:	9a01      	ldr	r2, [sp, #4]
 8007728:	601a      	str	r2, [r3, #0]
}
 800772a:	b002      	add	sp, #8
 800772c:	4770      	bx	lr
 800772e:	46c0      	nop			; (mov r8, r8)

08007730 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8007730:	b510      	push	{r4, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8007732:	4b12      	ldr	r3, [pc, #72]	; (800777c <__factory_init+0x4c>)
 8007734:	0018      	movs	r0, r3
 8007736:	f7ff f9eb 	bl	8006b10 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 800773a:	4b11      	ldr	r3, [pc, #68]	; (8007780 <__factory_init+0x50>)
 800773c:	0018      	movs	r0, r3
 800773e:	f7ff ffef 	bl	8007720 <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 8007742:	4a10      	ldr	r2, [pc, #64]	; (8007784 <__factory_init+0x54>)
 8007744:	4b10      	ldr	r3, [pc, #64]	; (8007788 <__factory_init+0x58>)
 8007746:	2114      	movs	r1, #20
 8007748:	0018      	movs	r0, r3
 800774a:	f7ff ffd9 	bl	8007700 <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 800774e:	4b0f      	ldr	r3, [pc, #60]	; (800778c <__factory_init+0x5c>)
 8007750:	0018      	movs	r0, r3
 8007752:	f7ff ffe5 	bl	8007720 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 8007756:	4b0e      	ldr	r3, [pc, #56]	; (8007790 <__factory_init+0x60>)
 8007758:	0018      	movs	r0, r3
 800775a:	f7ff ffe1 	bl	8007720 <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 800775e:	4a09      	ldr	r2, [pc, #36]	; (8007784 <__factory_init+0x54>)
 8007760:	4b0c      	ldr	r3, [pc, #48]	; (8007794 <__factory_init+0x64>)
 8007762:	211c      	movs	r1, #28
 8007764:	0018      	movs	r0, r3
 8007766:	f7ff ffcb 	bl	8007700 <chPoolObjectInit>
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 800776a:	4b0b      	ldr	r3, [pc, #44]	; (8007798 <__factory_init+0x68>)
 800776c:	0018      	movs	r0, r3
 800776e:	f7ff ffd7 	bl	8007720 <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8007772:	4b0a      	ldr	r3, [pc, #40]	; (800779c <__factory_init+0x6c>)
 8007774:	0018      	movs	r0, r3
 8007776:	f7ff ffd3 	bl	8007720 <dyn_list_init>
#endif
}
 800777a:	bd10      	pop	{r4, pc}
 800777c:	20000afc 	.word	0x20000afc
 8007780:	20000b0c 	.word	0x20000b0c
 8007784:	080076e1 	.word	0x080076e1
 8007788:	20000b10 	.word	0x20000b10
 800778c:	20000b20 	.word	0x20000b20
 8007790:	20000b24 	.word	0x20000b24
 8007794:	20000b28 	.word	0x20000b28
 8007798:	20000b38 	.word	0x20000b38
 800779c:	20000b3c 	.word	0x20000b3c

080077a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80077a0:	b510      	push	{r4, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	0002      	movs	r2, r0
 80077a6:	9100      	str	r1, [sp, #0]
 80077a8:	466b      	mov	r3, sp
 80077aa:	3307      	adds	r3, #7
 80077ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80077ae:	466b      	mov	r3, sp
 80077b0:	3307      	adds	r3, #7
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	2b7f      	cmp	r3, #127	; 0x7f
 80077b6:	d82c      	bhi.n	8007812 <__NVIC_SetPriority+0x72>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80077b8:	4a32      	ldr	r2, [pc, #200]	; (8007884 <__NVIC_SetPriority+0xe4>)
 80077ba:	466b      	mov	r3, sp
 80077bc:	3307      	adds	r3, #7
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	b25b      	sxtb	r3, r3
 80077c2:	089b      	lsrs	r3, r3, #2
 80077c4:	33c0      	adds	r3, #192	; 0xc0
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	589b      	ldr	r3, [r3, r2]
 80077ca:	466a      	mov	r2, sp
 80077cc:	3207      	adds	r2, #7
 80077ce:	7812      	ldrb	r2, [r2, #0]
 80077d0:	0011      	movs	r1, r2
 80077d2:	2203      	movs	r2, #3
 80077d4:	400a      	ands	r2, r1
 80077d6:	00d2      	lsls	r2, r2, #3
 80077d8:	21ff      	movs	r1, #255	; 0xff
 80077da:	4091      	lsls	r1, r2
 80077dc:	000a      	movs	r2, r1
 80077de:	43d2      	mvns	r2, r2
 80077e0:	401a      	ands	r2, r3
 80077e2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80077e4:	9b00      	ldr	r3, [sp, #0]
 80077e6:	019b      	lsls	r3, r3, #6
 80077e8:	22ff      	movs	r2, #255	; 0xff
 80077ea:	401a      	ands	r2, r3
 80077ec:	466b      	mov	r3, sp
 80077ee:	3307      	adds	r3, #7
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	0018      	movs	r0, r3
 80077f4:	2303      	movs	r3, #3
 80077f6:	4003      	ands	r3, r0
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80077fc:	4821      	ldr	r0, [pc, #132]	; (8007884 <__NVIC_SetPriority+0xe4>)
 80077fe:	466b      	mov	r3, sp
 8007800:	3307      	adds	r3, #7
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	b25b      	sxtb	r3, r3
 8007806:	089b      	lsrs	r3, r3, #2
 8007808:	430a      	orrs	r2, r1
 800780a:	33c0      	adds	r3, #192	; 0xc0
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	501a      	str	r2, [r3, r0]
 8007810:	e035      	b.n	800787e <__NVIC_SetPriority+0xde>
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007812:	4a1d      	ldr	r2, [pc, #116]	; (8007888 <__NVIC_SetPriority+0xe8>)
 8007814:	466b      	mov	r3, sp
 8007816:	3307      	adds	r3, #7
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	0019      	movs	r1, r3
 800781c:	230f      	movs	r3, #15
 800781e:	400b      	ands	r3, r1
 8007820:	3b08      	subs	r3, #8
 8007822:	089b      	lsrs	r3, r3, #2
 8007824:	3306      	adds	r3, #6
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	18d3      	adds	r3, r2, r3
 800782a:	3304      	adds	r3, #4
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	466a      	mov	r2, sp
 8007830:	3207      	adds	r2, #7
 8007832:	7812      	ldrb	r2, [r2, #0]
 8007834:	0011      	movs	r1, r2
 8007836:	2203      	movs	r2, #3
 8007838:	400a      	ands	r2, r1
 800783a:	00d2      	lsls	r2, r2, #3
 800783c:	21ff      	movs	r1, #255	; 0xff
 800783e:	4091      	lsls	r1, r2
 8007840:	000a      	movs	r2, r1
 8007842:	43d2      	mvns	r2, r2
 8007844:	401a      	ands	r2, r3
 8007846:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007848:	9b00      	ldr	r3, [sp, #0]
 800784a:	019b      	lsls	r3, r3, #6
 800784c:	22ff      	movs	r2, #255	; 0xff
 800784e:	401a      	ands	r2, r3
 8007850:	466b      	mov	r3, sp
 8007852:	3307      	adds	r3, #7
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	0018      	movs	r0, r3
 8007858:	2303      	movs	r3, #3
 800785a:	4003      	ands	r3, r0
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007860:	4809      	ldr	r0, [pc, #36]	; (8007888 <__NVIC_SetPriority+0xe8>)
 8007862:	466b      	mov	r3, sp
 8007864:	3307      	adds	r3, #7
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	001c      	movs	r4, r3
 800786a:	230f      	movs	r3, #15
 800786c:	4023      	ands	r3, r4
 800786e:	3b08      	subs	r3, #8
 8007870:	089b      	lsrs	r3, r3, #2
 8007872:	430a      	orrs	r2, r1
 8007874:	3306      	adds	r3, #6
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	18c3      	adds	r3, r0, r3
 800787a:	3304      	adds	r3, #4
 800787c:	601a      	str	r2, [r3, #0]
  }
}
 800787e:	b002      	add	sp, #8
 8007880:	bd10      	pop	{r4, pc}
 8007882:	46c0      	nop			; (mov r8, r8)
 8007884:	e000e100 	.word	0xe000e100
 8007888:	e000ed00 	.word	0xe000ed00
 800788c:	00000000 	.word	0x00000000

08007890 <port_lock.lto_priv.24>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007890:	b672      	cpsid	i
}
 8007892:	4770      	bx	lr
	...

080078a0 <port_unlock.lto_priv.24>:
  __ASM volatile ("cpsie i" : : : "memory");
 80078a0:	b662      	cpsie	i
}
 80078a2:	4770      	bx	lr
	...

080078b0 <port_lock_from_isr.lto_priv.6>:
static inline void port_lock_from_isr(void) {
 80078b0:	b510      	push	{r4, lr}
  port_lock();
 80078b2:	f7ff ffed 	bl	8007890 <port_lock.lto_priv.24>
}
 80078b6:	bd10      	pop	{r4, pc}
	...

080078c0 <port_unlock_from_isr.lto_priv.6>:
static inline void port_unlock_from_isr(void) {
 80078c0:	b510      	push	{r4, lr}
  port_unlock();
 80078c2:	f7ff ffed 	bl	80078a0 <port_unlock.lto_priv.24>
}
 80078c6:	bd10      	pop	{r4, pc}
	...

080078d0 <NMI_Handler>:
 * @brief   NMI vector.
 * @details The NMI vector is used for exception mode re-entering after a
 *          context switch.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void NMI_Handler(void) {
 80078d0:	b500      	push	{lr}
 80078d2:	b085      	sub	sp, #20
 */
__STATIC_FORCEINLINE uint32_t __get_PSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80078d4:	f3ef 8309 	mrs	r3, PSP
 80078d8:	9301      	str	r3, [sp, #4]
  return(result);
 80078da:	9b01      	ldr	r3, [sp, #4]
/*lint -restore*/

  /* The port_extctx structure is pointed by the PSP register.*/
  struct port_extctx *ctxp = (struct port_extctx *)__get_PSP();
 80078dc:	9303      	str	r3, [sp, #12]

  /* Discarding the current exception context and positioning the stack to
     point to the real one.*/
  ctxp++;
 80078de:	9b03      	ldr	r3, [sp, #12]
 80078e0:	3320      	adds	r3, #32
 80078e2:	9303      	str	r3, [sp, #12]

  /* Writing back the modified PSP value.*/
  __set_PSP((uint32_t)ctxp);
 80078e4:	9b03      	ldr	r3, [sp, #12]
 80078e6:	9302      	str	r3, [sp, #8]
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80078e8:	9b02      	ldr	r3, [sp, #8]
 80078ea:	f383 8809 	msr	PSP, r3

  /* Restoring the normal interrupts status.*/
  port_unlock_from_isr();
 80078ee:	f7ff ffe7 	bl	80078c0 <port_unlock_from_isr.lto_priv.6>
}
 80078f2:	b005      	add	sp, #20
 80078f4:	bd00      	pop	{pc}
 80078f6:	46c0      	nop			; (mov r8, r8)
	...

08007900 <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8007900:	b500      	push	{lr}
 8007902:	b083      	sub	sp, #12
 8007904:	9001      	str	r0, [sp, #4]

  (void)oip;

  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 8007906:	2302      	movs	r3, #2
 8007908:	425b      	negs	r3, r3
 800790a:	2100      	movs	r1, #0
 800790c:	0018      	movs	r0, r3
 800790e:	f7ff ff47 	bl	80077a0 <__NVIC_SetPriority>
}
 8007912:	b003      	add	sp, #12
 8007914:	bd00      	pop	{pc}
 8007916:	46c0      	nop			; (mov r8, r8)
	...

08007920 <__port_irq_epilogue>:
/**
 * @brief   IRQ epilogue code.
 *
 * @param[in] lr        value of the @p LR register on ISR entry
 */
void __port_irq_epilogue(uint32_t lr) {
 8007920:	b500      	push	{lr}
 8007922:	b087      	sub	sp, #28
 8007924:	9001      	str	r0, [sp, #4]

  if (lr != 0xFFFFFFF1U) {
 8007926:	9b01      	ldr	r3, [sp, #4]
 8007928:	330f      	adds	r3, #15
 800792a:	d01d      	beq.n	8007968 <__port_irq_epilogue+0x48>
    struct port_extctx *ectxp;

    port_lock_from_isr();
 800792c:	f7ff ffc0 	bl	80078b0 <port_lock_from_isr.lto_priv.6>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8007930:	f3ef 8309 	mrs	r3, PSP
 8007934:	9303      	str	r3, [sp, #12]
  return(result);
 8007936:	9b03      	ldr	r3, [sp, #12]

    /* The extctx structure is pointed by the PSP register.*/
    ectxp = (struct port_extctx *)__get_PSP();
 8007938:	9305      	str	r3, [sp, #20]

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ectxp--;
 800793a:	9b05      	ldr	r3, [sp, #20]
 800793c:	3b20      	subs	r3, #32
 800793e:	9305      	str	r3, [sp, #20]

    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ectxp);
 8007940:	9b05      	ldr	r3, [sp, #20]
 8007942:	9304      	str	r3, [sp, #16]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8007944:	9b04      	ldr	r3, [sp, #16]
 8007946:	f383 8809 	msr	PSP, r3

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800794a:	9b05      	ldr	r3, [sp, #20]
 800794c:	2280      	movs	r2, #128	; 0x80
 800794e:	0452      	lsls	r2, r2, #17
 8007950:	61da      	str	r2, [r3, #28]

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8007952:	f7fe fa15 	bl	8005d80 <chSchIsPreemptionRequired>
 8007956:	1e03      	subs	r3, r0, #0
 8007958:	d003      	beq.n	8007962 <__port_irq_epilogue+0x42>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800795a:	4a04      	ldr	r2, [pc, #16]	; (800796c <__port_irq_epilogue+0x4c>)
 800795c:	9b05      	ldr	r3, [sp, #20]
 800795e:	619a      	str	r2, [r3, #24]
 8007960:	e002      	b.n	8007968 <__port_irq_epilogue+0x48>
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8007962:	4a03      	ldr	r2, [pc, #12]	; (8007970 <__port_irq_epilogue+0x50>)
 8007964:	9b05      	ldr	r3, [sp, #20]
 8007966:	619a      	str	r2, [r3, #24]
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
  }
}
 8007968:	b007      	add	sp, #28
 800796a:	bd00      	pop	{pc}
 800796c:	080001cb 	.word	0x080001cb
 8007970:	080001d6 	.word	0x080001d6
	...

08007980 <port_lock.lto_priv.25>:
  __ASM volatile ("cpsid i" : : : "memory");
 8007980:	b672      	cpsid	i
}
 8007982:	4770      	bx	lr
	...

08007990 <chSysLock.lto_priv.19>:
static inline void chSysLock(void) {
 8007990:	b510      	push	{r4, lr}
  port_lock();
 8007992:	f7ff fff5 	bl	8007980 <port_lock.lto_priv.25>
  __dbg_check_lock();
 8007996:	f7fd fa2b 	bl	8004df0 <__dbg_check_lock>
}
 800799a:	bd10      	pop	{r4, pc}
 800799c:	0000      	movs	r0, r0
	...

080079a0 <chThdGetSelfX.lto_priv.6>:
  return __sch_get_currthread();
 80079a0:	4b01      	ldr	r3, [pc, #4]	; (80079a8 <chThdGetSelfX.lto_priv.6+0x8>)
 80079a2:	68db      	ldr	r3, [r3, #12]
}
 80079a4:	0018      	movs	r0, r3
 80079a6:	4770      	bx	lr
 80079a8:	20000958 	.word	0x20000958
 80079ac:	00000000 	.word	0x00000000

080079b0 <chThdShouldTerminateX>:
static inline bool chThdShouldTerminateX(void) {
 80079b0:	b510      	push	{r4, lr}
  return (bool)((chThdGetSelfX()->flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 80079b2:	f7ff fff5 	bl	80079a0 <chThdGetSelfX.lto_priv.6>
 80079b6:	0003      	movs	r3, r0
 80079b8:	2229      	movs	r2, #41	; 0x29
 80079ba:	5c9b      	ldrb	r3, [r3, r2]
 80079bc:	001a      	movs	r2, r3
 80079be:	2304      	movs	r3, #4
 80079c0:	4013      	ands	r3, r2
 80079c2:	1e5a      	subs	r2, r3, #1
 80079c4:	4193      	sbcs	r3, r2
 80079c6:	b2db      	uxtb	r3, r3
}
 80079c8:	0018      	movs	r0, r3
 80079ca:	bd10      	pop	{r4, pc}
 80079cc:	0000      	movs	r0, r0
	...

080079d0 <chRegSetThreadName.lto_priv.0>:
 *
 * @param[in] name      thread name as a zero terminated string
 *
 * @api
 */
static inline void chRegSetThreadName(const char *name) {
 80079d0:	b082      	sub	sp, #8
 80079d2:	9001      	str	r0, [sp, #4]

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 80079d4:	4b02      	ldr	r3, [pc, #8]	; (80079e0 <chRegSetThreadName.lto_priv.0+0x10>)
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	9a01      	ldr	r2, [sp, #4]
 80079da:	61da      	str	r2, [r3, #28]
#else
  (void)name;
#endif
}
 80079dc:	b002      	add	sp, #8
 80079de:	4770      	bx	lr
 80079e0:	20000958 	.word	0x20000958
	...

080079f0 <chEvtBroadcastI>:
 *
 * @param[in] esp       pointer to an @p event_source_t structure
 *
 * @iclass
 */
static inline void chEvtBroadcastI(event_source_t *esp) {
 80079f0:	b500      	push	{lr}
 80079f2:	b083      	sub	sp, #12
 80079f4:	9001      	str	r0, [sp, #4]

  chEvtBroadcastFlagsI(esp, (eventflags_t)0);
 80079f6:	9b01      	ldr	r3, [sp, #4]
 80079f8:	2100      	movs	r1, #0
 80079fa:	0018      	movs	r0, r3
 80079fc:	f7ff fa28 	bl	8006e50 <chEvtBroadcastFlagsI>
}
 8007a00:	b003      	add	sp, #12
 8007a02:	bd00      	pop	{pc}
	...

08007a10 <parse_arguments>:

/*===========================================================================*/
/* Module local functions.                                                   */
/*===========================================================================*/

static char *parse_arguments(char *str, char **saveptr) {
 8007a10:	b500      	push	{lr}
 8007a12:	b085      	sub	sp, #20
 8007a14:	9001      	str	r0, [sp, #4]
 8007a16:	9100      	str	r1, [sp, #0]
  char *p;

  if (str != NULL)
 8007a18:	9b01      	ldr	r3, [sp, #4]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d002      	beq.n	8007a24 <parse_arguments+0x14>
    *saveptr = str;
 8007a1e:	9b00      	ldr	r3, [sp, #0]
 8007a20:	9a01      	ldr	r2, [sp, #4]
 8007a22:	601a      	str	r2, [r3, #0]

  p = *saveptr;
 8007a24:	9b00      	ldr	r3, [sp, #0]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	9303      	str	r3, [sp, #12]
  if (!p) {
 8007a2a:	9b03      	ldr	r3, [sp, #12]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d101      	bne.n	8007a34 <parse_arguments+0x24>
    return NULL;
 8007a30:	2300      	movs	r3, #0
 8007a32:	e034      	b.n	8007a9e <parse_arguments+0x8e>
  }

  /* Skipping white space.*/
  p += strspn(p, " \t");
 8007a34:	4a1b      	ldr	r2, [pc, #108]	; (8007aa4 <parse_arguments+0x94>)
 8007a36:	9b03      	ldr	r3, [sp, #12]
 8007a38:	0011      	movs	r1, r2
 8007a3a:	0018      	movs	r0, r3
 8007a3c:	f002 fcc0 	bl	800a3c0 <strspn>
 8007a40:	0002      	movs	r2, r0
 8007a42:	9b03      	ldr	r3, [sp, #12]
 8007a44:	189b      	adds	r3, r3, r2
 8007a46:	9303      	str	r3, [sp, #12]

  if (*p == '"') {
 8007a48:	9b03      	ldr	r3, [sp, #12]
 8007a4a:	781b      	ldrb	r3, [r3, #0]
 8007a4c:	2b22      	cmp	r3, #34	; 0x22
 8007a4e:	d10b      	bne.n	8007a68 <parse_arguments+0x58>
    /* If an argument starts with a double quote then its delimiter is another
       quote.*/
    p++;
 8007a50:	9b03      	ldr	r3, [sp, #12]
 8007a52:	3301      	adds	r3, #1
 8007a54:	9303      	str	r3, [sp, #12]
    *saveptr = strpbrk(p, "\"");
 8007a56:	9b03      	ldr	r3, [sp, #12]
 8007a58:	2122      	movs	r1, #34	; 0x22
 8007a5a:	0018      	movs	r0, r3
 8007a5c:	f002 fc34 	bl	800a2c8 <strchr>
 8007a60:	0002      	movs	r2, r0
 8007a62:	9b00      	ldr	r3, [sp, #0]
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	e008      	b.n	8007a7a <parse_arguments+0x6a>
  }
  else {
    /* The delimiter is white space.*/
    *saveptr = strpbrk(p, " \t");
 8007a68:	4a0e      	ldr	r2, [pc, #56]	; (8007aa4 <parse_arguments+0x94>)
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	0011      	movs	r1, r2
 8007a6e:	0018      	movs	r0, r3
 8007a70:	f002 fc8a 	bl	800a388 <strpbrk>
 8007a74:	0002      	movs	r2, r0
 8007a76:	9b00      	ldr	r3, [sp, #0]
 8007a78:	601a      	str	r2, [r3, #0]
  }

  /* Replacing the delimiter with a zero.*/
  if (*saveptr != NULL) {
 8007a7a:	9b00      	ldr	r3, [sp, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d006      	beq.n	8007a90 <parse_arguments+0x80>
    *(*saveptr)++ = '\0';
 8007a82:	9b00      	ldr	r3, [sp, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	1c59      	adds	r1, r3, #1
 8007a88:	9a00      	ldr	r2, [sp, #0]
 8007a8a:	6011      	str	r1, [r2, #0]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	701a      	strb	r2, [r3, #0]
  }

  return *p != '\0' ? p : NULL;
 8007a90:	9b03      	ldr	r3, [sp, #12]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d001      	beq.n	8007a9c <parse_arguments+0x8c>
 8007a98:	9b03      	ldr	r3, [sp, #12]
 8007a9a:	e000      	b.n	8007a9e <parse_arguments+0x8e>
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	0018      	movs	r0, r3
 8007aa0:	b005      	add	sp, #20
 8007aa2:	bd00      	pop	{pc}
 8007aa4:	0800ab10 	.word	0x0800ab10
	...

08007ab0 <list_commands>:

static void list_commands(BaseSequentialStream *chp, const ShellCommand *scp) {
 8007ab0:	b500      	push	{lr}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	9001      	str	r0, [sp, #4]
 8007ab6:	9100      	str	r1, [sp, #0]
 8007ab8:	e009      	b.n	8007ace <list_commands+0x1e>

  while (scp->sc_name != NULL) {
    chprintf(chp, "%s ", scp->sc_name);
 8007aba:	9b00      	ldr	r3, [sp, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	4907      	ldr	r1, [pc, #28]	; (8007adc <list_commands+0x2c>)
 8007ac0:	9b01      	ldr	r3, [sp, #4]
 8007ac2:	0018      	movs	r0, r3
 8007ac4:	f000 fdec 	bl	80086a0 <chprintf>
    scp++;
 8007ac8:	9b00      	ldr	r3, [sp, #0]
 8007aca:	3308      	adds	r3, #8
 8007acc:	9300      	str	r3, [sp, #0]
  while (scp->sc_name != NULL) {
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1f1      	bne.n	8007aba <list_commands+0xa>
  }
}
 8007ad6:	b003      	add	sp, #12
 8007ad8:	bd00      	pop	{pc}
 8007ada:	46c0      	nop			; (mov r8, r8)
 8007adc:	0800ab14 	.word	0x0800ab14

08007ae0 <cmdexec>:

static bool cmdexec(const ShellCommand *scp, BaseSequentialStream *chp,
                      char *name, int argc, char *argv[]) {
 8007ae0:	b500      	push	{lr}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	9003      	str	r0, [sp, #12]
 8007ae6:	9102      	str	r1, [sp, #8]
 8007ae8:	9201      	str	r2, [sp, #4]
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	e013      	b.n	8007b16 <cmdexec+0x36>

  while (scp->sc_name != NULL) {
    if (strcmp(scp->sc_name, name) == 0) {
 8007aee:	9b03      	ldr	r3, [sp, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	9a01      	ldr	r2, [sp, #4]
 8007af4:	0011      	movs	r1, r2
 8007af6:	0018      	movs	r0, r3
 8007af8:	f7fb fa3e 	bl	8002f78 <strcmp>
 8007afc:	1e03      	subs	r3, r0, #0
 8007afe:	d107      	bne.n	8007b10 <cmdexec+0x30>
      scp->sc_function(chp, argc, argv);
 8007b00:	9b03      	ldr	r3, [sp, #12]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	9a06      	ldr	r2, [sp, #24]
 8007b06:	9900      	ldr	r1, [sp, #0]
 8007b08:	9802      	ldr	r0, [sp, #8]
 8007b0a:	4798      	blx	r3
      return false;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	e007      	b.n	8007b20 <cmdexec+0x40>
    }
    scp++;
 8007b10:	9b03      	ldr	r3, [sp, #12]
 8007b12:	3308      	adds	r3, #8
 8007b14:	9303      	str	r3, [sp, #12]
  while (scp->sc_name != NULL) {
 8007b16:	9b03      	ldr	r3, [sp, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e7      	bne.n	8007aee <cmdexec+0xe>
  }
  return true;
 8007b1e:	2301      	movs	r3, #1
}
 8007b20:	0018      	movs	r0, r3
 8007b22:	b005      	add	sp, #20
 8007b24:	bd00      	pop	{pc}
 8007b26:	46c0      	nop			; (mov r8, r8)
	...

08007b30 <shellThread>:
/**
 * @brief   Shell thread function.
 *
 * @param[in] p         pointer to a @p BaseSequentialStream object
 */
THD_FUNCTION(shellThread, p) {
 8007b30:	b510      	push	{r4, lr}
 8007b32:	b0a2      	sub	sp, #136	; 0x88
 8007b34:	9003      	str	r0, [sp, #12]
  int n;
  ShellConfig *scfg = p;
 8007b36:	9b03      	ldr	r3, [sp, #12]
 8007b38:	931f      	str	r3, [sp, #124]	; 0x7c
  BaseSequentialStream *chp = scfg->sc_channel;
 8007b3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	931e      	str	r3, [sp, #120]	; 0x78
  const ShellCommand *scp = scfg->sc_commands;
 8007b40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	931d      	str	r3, [sp, #116]	; 0x74
  char *lp, *cmd, *tokp, line[SHELL_MAX_LINE_LENGTH];
  char *args[SHELL_MAX_ARGUMENTS + 1];

#if !defined(__CHIBIOS_NIL__)
  chRegSetThreadName(SHELL_THREAD_NAME);
 8007b46:	4b61      	ldr	r3, [pc, #388]	; (8007ccc <shellThread+0x19c>)
 8007b48:	0018      	movs	r0, r3
 8007b4a:	f7ff ff41 	bl	80079d0 <chRegSetThreadName.lto_priv.0>
                       0,
                       0
  };
  ShellHistory *shp = &hist;
#else
  ShellHistory *shp = NULL;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	931c      	str	r3, [sp, #112]	; 0x70
#endif

  chprintf(chp, SHELL_NEWLINE_STR);
 8007b52:	4a5f      	ldr	r2, [pc, #380]	; (8007cd0 <shellThread+0x1a0>)
 8007b54:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007b56:	0011      	movs	r1, r2
 8007b58:	0018      	movs	r0, r3
 8007b5a:	f000 fda1 	bl	80086a0 <chprintf>
  chprintf(chp, "ChibiOS/RT Shell" SHELL_NEWLINE_STR);
 8007b5e:	4a5d      	ldr	r2, [pc, #372]	; (8007cd4 <shellThread+0x1a4>)
 8007b60:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007b62:	0011      	movs	r1, r2
 8007b64:	0018      	movs	r0, r3
 8007b66:	f000 fd9b 	bl	80086a0 <chprintf>
 8007b6a:	e09f      	b.n	8007cac <shellThread+0x17c>
#if !defined(__CHIBIOS_NIL__)
  while (!chThdShouldTerminateX()) {
#else
  while (true) {
#endif
    chprintf(chp, SHELL_PROMPT_STR);
 8007b6c:	4a5a      	ldr	r2, [pc, #360]	; (8007cd8 <shellThread+0x1a8>)
 8007b6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007b70:	0011      	movs	r1, r2
 8007b72:	0018      	movs	r0, r3
 8007b74:	f000 fd94 	bl	80086a0 <chprintf>
    if (shellGetLine(scfg, line, sizeof(line), shp)) {
 8007b78:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007b7a:	a90a      	add	r1, sp, #40	; 0x28
 8007b7c:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007b7e:	2240      	movs	r2, #64	; 0x40
 8007b80:	f000 f8de 	bl	8007d40 <shellGetLine>
 8007b84:	1e03      	subs	r3, r0, #0
 8007b86:	d00c      	beq.n	8007ba2 <shellThread+0x72>
#if (SHELL_CMD_EXIT_ENABLED == TRUE) && !defined(__CHIBIOS_NIL__)
      chprintf(chp, SHELL_NEWLINE_STR);
 8007b88:	4a51      	ldr	r2, [pc, #324]	; (8007cd0 <shellThread+0x1a0>)
 8007b8a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007b8c:	0011      	movs	r1, r2
 8007b8e:	0018      	movs	r0, r3
 8007b90:	f000 fd86 	bl	80086a0 <chprintf>
      chprintf(chp, "logout");
 8007b94:	4a51      	ldr	r2, [pc, #324]	; (8007cdc <shellThread+0x1ac>)
 8007b96:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007b98:	0011      	movs	r1, r2
 8007b9a:	0018      	movs	r0, r3
 8007b9c:	f000 fd80 	bl	80086a0 <chprintf>
 8007ba0:	e08e      	b.n	8007cc0 <shellThread+0x190>
         an unavailable stream.*/
      osalThreadSleepMilliseconds(100);
      continue;
#endif
    }
    lp = parse_arguments(line, &tokp);
 8007ba2:	aa1a      	add	r2, sp, #104	; 0x68
 8007ba4:	ab0a      	add	r3, sp, #40	; 0x28
 8007ba6:	0011      	movs	r1, r2
 8007ba8:	0018      	movs	r0, r3
 8007baa:	f7ff ff31 	bl	8007a10 <parse_arguments>
 8007bae:	0003      	movs	r3, r0
 8007bb0:	931b      	str	r3, [sp, #108]	; 0x6c
    cmd = lp;
 8007bb2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bb4:	9320      	str	r3, [sp, #128]	; 0x80
    n = 0;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	9321      	str	r3, [sp, #132]	; 0x84
 8007bba:	e012      	b.n	8007be2 <shellThread+0xb2>
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
      if (n >= SHELL_MAX_ARGUMENTS) {
 8007bbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bbe:	2b03      	cmp	r3, #3
 8007bc0:	dd08      	ble.n	8007bd4 <shellThread+0xa4>
        chprintf(chp, "too many arguments" SHELL_NEWLINE_STR);
 8007bc2:	4a47      	ldr	r2, [pc, #284]	; (8007ce0 <shellThread+0x1b0>)
 8007bc4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007bc6:	0011      	movs	r1, r2
 8007bc8:	0018      	movs	r0, r3
 8007bca:	f000 fd69 	bl	80086a0 <chprintf>
        cmd = NULL;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	9320      	str	r3, [sp, #128]	; 0x80
 8007bd2:	e010      	b.n	8007bf6 <shellThread+0xc6>
        break;
      }
      args[n++] = lp;
 8007bd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bd6:	1c5a      	adds	r2, r3, #1
 8007bd8:	9221      	str	r2, [sp, #132]	; 0x84
 8007bda:	aa05      	add	r2, sp, #20
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8007be0:	5099      	str	r1, [r3, r2]
    while ((lp = parse_arguments(NULL, &tokp)) != NULL) {
 8007be2:	ab1a      	add	r3, sp, #104	; 0x68
 8007be4:	0019      	movs	r1, r3
 8007be6:	2000      	movs	r0, #0
 8007be8:	f7ff ff12 	bl	8007a10 <parse_arguments>
 8007bec:	0003      	movs	r3, r0
 8007bee:	931b      	str	r3, [sp, #108]	; 0x6c
 8007bf0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1e2      	bne.n	8007bbc <shellThread+0x8c>
    }
    args[n] = NULL;
 8007bf6:	ab05      	add	r3, sp, #20
 8007bf8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007bfa:	0092      	lsls	r2, r2, #2
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	50d1      	str	r1, [r2, r3]
    if (cmd != NULL) {
 8007c00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d052      	beq.n	8007cac <shellThread+0x17c>
      if (strcmp(cmd, "help") == 0) {
 8007c06:	4a37      	ldr	r2, [pc, #220]	; (8007ce4 <shellThread+0x1b4>)
 8007c08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c0a:	0011      	movs	r1, r2
 8007c0c:	0018      	movs	r0, r3
 8007c0e:	f7fb f9b3 	bl	8002f78 <strcmp>
 8007c12:	1e03      	subs	r3, r0, #0
 8007c14:	d125      	bne.n	8007c62 <shellThread+0x132>
        if (n > 0) {
 8007c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	dd06      	ble.n	8007c2a <shellThread+0xfa>
          shellUsage(chp, "help");
 8007c1c:	4a31      	ldr	r2, [pc, #196]	; (8007ce4 <shellThread+0x1b4>)
 8007c1e:	4932      	ldr	r1, [pc, #200]	; (8007ce8 <shellThread+0x1b8>)
 8007c20:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c22:	0018      	movs	r0, r3
 8007c24:	f000 fd3c 	bl	80086a0 <chprintf>
 8007c28:	e040      	b.n	8007cac <shellThread+0x17c>
          continue;
        }
        chprintf(chp, "Commands: help ");
 8007c2a:	4a30      	ldr	r2, [pc, #192]	; (8007cec <shellThread+0x1bc>)
 8007c2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c2e:	0011      	movs	r1, r2
 8007c30:	0018      	movs	r0, r3
 8007c32:	f000 fd35 	bl	80086a0 <chprintf>
        list_commands(chp, shell_local_commands);
 8007c36:	4a2e      	ldr	r2, [pc, #184]	; (8007cf0 <shellThread+0x1c0>)
 8007c38:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c3a:	0011      	movs	r1, r2
 8007c3c:	0018      	movs	r0, r3
 8007c3e:	f7ff ff37 	bl	8007ab0 <list_commands>
        if (scp != NULL)
 8007c42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <shellThread+0x124>
          list_commands(chp, scp);
 8007c48:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007c4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c4c:	0011      	movs	r1, r2
 8007c4e:	0018      	movs	r0, r3
 8007c50:	f7ff ff2e 	bl	8007ab0 <list_commands>
        chprintf(chp, SHELL_NEWLINE_STR);
 8007c54:	4a1e      	ldr	r2, [pc, #120]	; (8007cd0 <shellThread+0x1a0>)
 8007c56:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c58:	0011      	movs	r1, r2
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	f000 fd20 	bl	80086a0 <chprintf>
 8007c60:	e024      	b.n	8007cac <shellThread+0x17c>
      }
      else if (cmdexec(shell_local_commands, chp, cmd, n, args) &&
 8007c62:	9c21      	ldr	r4, [sp, #132]	; 0x84
 8007c64:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c66:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007c68:	4821      	ldr	r0, [pc, #132]	; (8007cf0 <shellThread+0x1c0>)
 8007c6a:	ab05      	add	r3, sp, #20
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	0023      	movs	r3, r4
 8007c70:	f7ff ff36 	bl	8007ae0 <cmdexec>
 8007c74:	1e03      	subs	r3, r0, #0
 8007c76:	d019      	beq.n	8007cac <shellThread+0x17c>
 8007c78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00a      	beq.n	8007c94 <shellThread+0x164>
          ((scp == NULL) || cmdexec(scp, chp, cmd, n, args))) {
 8007c7e:	9c21      	ldr	r4, [sp, #132]	; 0x84
 8007c80:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c82:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007c84:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007c86:	ab05      	add	r3, sp, #20
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	0023      	movs	r3, r4
 8007c8c:	f7ff ff28 	bl	8007ae0 <cmdexec>
 8007c90:	1e03      	subs	r3, r0, #0
 8007c92:	d00b      	beq.n	8007cac <shellThread+0x17c>
        chprintf(chp, "%s", cmd);
 8007c94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c96:	4917      	ldr	r1, [pc, #92]	; (8007cf4 <shellThread+0x1c4>)
 8007c98:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c9a:	0018      	movs	r0, r3
 8007c9c:	f000 fd00 	bl	80086a0 <chprintf>
        chprintf(chp, " ?" SHELL_NEWLINE_STR);
 8007ca0:	4a15      	ldr	r2, [pc, #84]	; (8007cf8 <shellThread+0x1c8>)
 8007ca2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007ca4:	0011      	movs	r1, r2
 8007ca6:	0018      	movs	r0, r3
 8007ca8:	f000 fcfa 	bl	80086a0 <chprintf>
  while (!chThdShouldTerminateX()) {
 8007cac:	f7ff fe80 	bl	80079b0 <chThdShouldTerminateX>
 8007cb0:	0003      	movs	r3, r0
 8007cb2:	001a      	movs	r2, r3
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	4053      	eors	r3, r2
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d000      	beq.n	8007cc0 <shellThread+0x190>
 8007cbe:	e755      	b.n	8007b6c <shellThread+0x3c>
      }
    }
  }
#if !defined(__CHIBIOS_NIL__)
  shellExit(MSG_OK);
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	f000 f825 	bl	8007d10 <shellExit>
#endif
}
 8007cc6:	b022      	add	sp, #136	; 0x88
 8007cc8:	bd10      	pop	{r4, pc}
 8007cca:	46c0      	nop			; (mov r8, r8)
 8007ccc:	0800ab18 	.word	0x0800ab18
 8007cd0:	0800adf8 	.word	0x0800adf8
 8007cd4:	0800ab20 	.word	0x0800ab20
 8007cd8:	0800ab34 	.word	0x0800ab34
 8007cdc:	0800ab3c 	.word	0x0800ab3c
 8007ce0:	0800ab44 	.word	0x0800ab44
 8007ce4:	0800ab5c 	.word	0x0800ab5c
 8007ce8:	0800ab64 	.word	0x0800ab64
 8007cec:	0800ab70 	.word	0x0800ab70
 8007cf0:	0800ae28 	.word	0x0800ae28
 8007cf4:	0800ab80 	.word	0x0800ab80
 8007cf8:	0800ab84 	.word	0x0800ab84
 8007cfc:	00000000 	.word	0x00000000

08007d00 <shellInit>:
/**
 * @brief   Shell manager initialization.
 *
 * @api
 */
void shellInit(void) {
 8007d00:	b510      	push	{r4, lr}

#if !defined(__CHIBIOS_NIL__)
  chEvtObjectInit(&shell_terminated);
 8007d02:	4b02      	ldr	r3, [pc, #8]	; (8007d0c <shellInit+0xc>)
 8007d04:	0018      	movs	r0, r3
 8007d06:	f7ff f84b 	bl	8006da0 <chEvtObjectInit>
#endif
}
 8007d0a:	bd10      	pop	{r4, pc}
 8007d0c:	20000b40 	.word	0x20000b40

08007d10 <shellExit>:
 *
 * @param[in] msg       shell exit code
 *
 * @api
 */
void shellExit(msg_t msg) {
 8007d10:	b500      	push	{lr}
 8007d12:	b083      	sub	sp, #12
 8007d14:	9001      	str	r0, [sp, #4]

  /* Atomically broadcasting the event source and terminating the thread,
     there is not a chSysUnlock() because the thread terminates upon return.*/
  chSysLock();
 8007d16:	f7ff fe3b 	bl	8007990 <chSysLock.lto_priv.19>
  chEvtBroadcastI(&shell_terminated);
 8007d1a:	4b05      	ldr	r3, [pc, #20]	; (8007d30 <shellExit+0x20>)
 8007d1c:	0018      	movs	r0, r3
 8007d1e:	f7ff fe67 	bl	80079f0 <chEvtBroadcastI>
  chThdExitS(msg);
 8007d22:	9b01      	ldr	r3, [sp, #4]
 8007d24:	0018      	movs	r0, r3
 8007d26:	f7fe fca3 	bl	8006670 <chThdExitS>
}
 8007d2a:	b003      	add	sp, #12
 8007d2c:	bd00      	pop	{pc}
 8007d2e:	46c0      	nop			; (mov r8, r8)
 8007d30:	20000b40 	.word	0x20000b40
	...

08007d40 <shellGetLine>:
 * @retval true         the channel was reset or CTRL-D pressed.
 * @retval false        operation successful.
 *
 * @api
 */
bool shellGetLine(ShellConfig *scfg, char *line, unsigned size, ShellHistory *shp) {
 8007d40:	b500      	push	{lr}
 8007d42:	b089      	sub	sp, #36	; 0x24
 8007d44:	9003      	str	r0, [sp, #12]
 8007d46:	9102      	str	r1, [sp, #8]
 8007d48:	9201      	str	r2, [sp, #4]
 8007d4a:	9300      	str	r3, [sp, #0]
  char *p = line;
 8007d4c:	9b02      	ldr	r3, [sp, #8]
 8007d4e:	9307      	str	r3, [sp, #28]
  BaseSequentialStream *chp = scfg->sc_channel;
 8007d50:	9b03      	ldr	r3, [sp, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	9306      	str	r3, [sp, #24]
#endif

  while (true) {
    char c;

    if (streamRead(chp, (uint8_t *)&c, 1) == 0)
 8007d56:	9b06      	ldr	r3, [sp, #24]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	2117      	movs	r1, #23
 8007d5e:	4469      	add	r1, sp
 8007d60:	9806      	ldr	r0, [sp, #24]
 8007d62:	2201      	movs	r2, #1
 8007d64:	4798      	blx	r3
 8007d66:	1e03      	subs	r3, r0, #0
 8007d68:	d101      	bne.n	8007d6e <shellGetLine+0x2e>
      return true;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e064      	b.n	8007e38 <shellGetLine+0xf8>
      }
      continue;
    }
#endif
#if (SHELL_CMD_EXIT_ENABLED == TRUE) && !defined(__CHIBIOS_NIL__)
    if (c == 4) {
 8007d6e:	2317      	movs	r3, #23
 8007d70:	446b      	add	r3, sp
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	2b04      	cmp	r3, #4
 8007d76:	d107      	bne.n	8007d88 <shellGetLine+0x48>
      chprintf(chp, "^D");
 8007d78:	4a31      	ldr	r2, [pc, #196]	; (8007e40 <shellGetLine+0x100>)
 8007d7a:	9b06      	ldr	r3, [sp, #24]
 8007d7c:	0011      	movs	r1, r2
 8007d7e:	0018      	movs	r0, r3
 8007d80:	f000 fc8e 	bl	80086a0 <chprintf>
      return true;
 8007d84:	2301      	movs	r3, #1
      return true;
 8007d86:	e057      	b.n	8007e38 <shellGetLine+0xf8>
    }
#endif
    if ((c == 8) || (c == 127)) {
 8007d88:	2317      	movs	r3, #23
 8007d8a:	446b      	add	r3, sp
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	2b08      	cmp	r3, #8
 8007d90:	d004      	beq.n	8007d9c <shellGetLine+0x5c>
 8007d92:	2317      	movs	r3, #23
 8007d94:	446b      	add	r3, sp
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	2b7f      	cmp	r3, #127	; 0x7f
 8007d9a:	d11c      	bne.n	8007dd6 <shellGetLine+0x96>
      if (p != line) {
 8007d9c:	9a07      	ldr	r2, [sp, #28]
 8007d9e:	9b02      	ldr	r3, [sp, #8]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d045      	beq.n	8007e30 <shellGetLine+0xf0>
        streamPut(chp, 0x08);
 8007da4:	9b06      	ldr	r3, [sp, #24]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	9a06      	ldr	r2, [sp, #24]
 8007dac:	2108      	movs	r1, #8
 8007dae:	0010      	movs	r0, r2
 8007db0:	4798      	blx	r3
        streamPut(chp, 0x20);
 8007db2:	9b06      	ldr	r3, [sp, #24]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	9a06      	ldr	r2, [sp, #24]
 8007dba:	2120      	movs	r1, #32
 8007dbc:	0010      	movs	r0, r2
 8007dbe:	4798      	blx	r3
        streamPut(chp, 0x08);
 8007dc0:	9b06      	ldr	r3, [sp, #24]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	9a06      	ldr	r2, [sp, #24]
 8007dc8:	2108      	movs	r1, #8
 8007dca:	0010      	movs	r0, r2
 8007dcc:	4798      	blx	r3
        p--;
 8007dce:	9b07      	ldr	r3, [sp, #28]
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	9307      	str	r3, [sp, #28]
 8007dd4:	e7bf      	b.n	8007d56 <shellGetLine+0x16>
      }
      continue;
    }
    if (c == '\r') {
 8007dd6:	2317      	movs	r3, #23
 8007dd8:	446b      	add	r3, sp
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	2b0d      	cmp	r3, #13
 8007dde:	d10a      	bne.n	8007df6 <shellGetLine+0xb6>
      chprintf(chp, SHELL_NEWLINE_STR);
 8007de0:	4a18      	ldr	r2, [pc, #96]	; (8007e44 <shellGetLine+0x104>)
 8007de2:	9b06      	ldr	r3, [sp, #24]
 8007de4:	0011      	movs	r1, r2
 8007de6:	0018      	movs	r0, r3
 8007de8:	f000 fc5a 	bl	80086a0 <chprintf>
#if SHELL_USE_HISTORY == TRUE
      save_history(shp, line, p - line);
#endif
      *p = 0;
 8007dec:	9b07      	ldr	r3, [sp, #28]
 8007dee:	2200      	movs	r2, #0
 8007df0:	701a      	strb	r2, [r3, #0]
      return false;
 8007df2:	2300      	movs	r3, #0
      return true;
 8007df4:	e020      	b.n	8007e38 <shellGetLine+0xf8>
        p = line + len;
      }
      continue;
    }
#endif
    if (c < 0x20)
 8007df6:	2317      	movs	r3, #23
 8007df8:	446b      	add	r3, sp
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	2b1f      	cmp	r3, #31
 8007dfe:	d919      	bls.n	8007e34 <shellGetLine+0xf4>
      continue;
    if (p < line + size - 1) {
 8007e00:	9b01      	ldr	r3, [sp, #4]
 8007e02:	3b01      	subs	r3, #1
 8007e04:	9a02      	ldr	r2, [sp, #8]
 8007e06:	18d3      	adds	r3, r2, r3
 8007e08:	9a07      	ldr	r2, [sp, #28]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d2a3      	bcs.n	8007d56 <shellGetLine+0x16>
      streamPut(chp, c);
 8007e0e:	9b06      	ldr	r3, [sp, #24]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	2217      	movs	r2, #23
 8007e16:	446a      	add	r2, sp
 8007e18:	7811      	ldrb	r1, [r2, #0]
 8007e1a:	9a06      	ldr	r2, [sp, #24]
 8007e1c:	0010      	movs	r0, r2
 8007e1e:	4798      	blx	r3
      *p++ = (char)c;
 8007e20:	9b07      	ldr	r3, [sp, #28]
 8007e22:	1c5a      	adds	r2, r3, #1
 8007e24:	9207      	str	r2, [sp, #28]
 8007e26:	2217      	movs	r2, #23
 8007e28:	446a      	add	r2, sp
 8007e2a:	7812      	ldrb	r2, [r2, #0]
 8007e2c:	701a      	strb	r2, [r3, #0]
 8007e2e:	e792      	b.n	8007d56 <shellGetLine+0x16>
      continue;
 8007e30:	46c0      	nop			; (mov r8, r8)
 8007e32:	e790      	b.n	8007d56 <shellGetLine+0x16>
      continue;
 8007e34:	46c0      	nop			; (mov r8, r8)
 8007e36:	e78e      	b.n	8007d56 <shellGetLine+0x16>
    }
  }
}
 8007e38:	0018      	movs	r0, r3
 8007e3a:	b009      	add	sp, #36	; 0x24
 8007e3c:	bd00      	pop	{pc}
 8007e3e:	46c0      	nop			; (mov r8, r8)
 8007e40:	0800ab8c 	.word	0x0800ab8c
 8007e44:	0800adf8 	.word	0x0800adf8
	...

08007e50 <port_timer_get_time.lto_priv.3>:
static inline systime_t port_timer_get_time(void) {
 8007e50:	b510      	push	{r4, lr}
  return stGetCounter();
 8007e52:	f7fb f98d 	bl	8003170 <stGetCounter>
 8007e56:	0003      	movs	r3, r0
}
 8007e58:	0018      	movs	r0, r3
 8007e5a:	bd10      	pop	{r4, pc}
 8007e5c:	0000      	movs	r0, r0
	...

08007e60 <chVTGetSystemTimeX.lto_priv.3>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007e60:	b510      	push	{r4, lr}
  return port_timer_get_time();
 8007e62:	f7ff fff5 	bl	8007e50 <port_timer_get_time.lto_priv.3>
 8007e66:	0003      	movs	r3, r0
}
 8007e68:	0018      	movs	r0, r3
 8007e6a:	bd10      	pop	{r4, pc}
 8007e6c:	0000      	movs	r0, r0
	...

08007e70 <cmd_exit>:
/* Module local functions.                                                   */
/*===========================================================================*/

#if ((SHELL_CMD_EXIT_ENABLED == TRUE) && !defined(__CHIBIOS_NIL__)) ||        \
    defined(__DOXYGEN__)
static void cmd_exit(BaseSequentialStream *chp, int argc, char *argv[]) {
 8007e70:	b500      	push	{lr}
 8007e72:	b085      	sub	sp, #20
 8007e74:	9003      	str	r0, [sp, #12]
 8007e76:	9102      	str	r1, [sp, #8]
 8007e78:	9201      	str	r2, [sp, #4]

  (void)argv;
  if (argc > 0) {
 8007e7a:	9b02      	ldr	r3, [sp, #8]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	dd06      	ble.n	8007e8e <cmd_exit+0x1e>
    shellUsage(chp, "exit");
 8007e80:	4a05      	ldr	r2, [pc, #20]	; (8007e98 <cmd_exit+0x28>)
 8007e82:	4906      	ldr	r1, [pc, #24]	; (8007e9c <cmd_exit+0x2c>)
 8007e84:	9b03      	ldr	r3, [sp, #12]
 8007e86:	0018      	movs	r0, r3
 8007e88:	f000 fc0a 	bl	80086a0 <chprintf>
 8007e8c:	e002      	b.n	8007e94 <cmd_exit+0x24>
    return;
  }

  shellExit(MSG_OK);
 8007e8e:	2000      	movs	r0, #0
 8007e90:	f7ff ff3e 	bl	8007d10 <shellExit>
}
 8007e94:	b005      	add	sp, #20
 8007e96:	bd00      	pop	{pc}
 8007e98:	0800ab90 	.word	0x0800ab90
 8007e9c:	0800ab64 	.word	0x0800ab64

08007ea0 <cmd_info>:
#endif

#if (SHELL_CMD_INFO_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_info(BaseSequentialStream *chp, int argc, char *argv[]) {
 8007ea0:	b510      	push	{r4, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	9005      	str	r0, [sp, #20]
 8007ea6:	9104      	str	r1, [sp, #16]
 8007ea8:	9203      	str	r2, [sp, #12]

  (void)argv;
  if (argc > 0) {
 8007eaa:	9b04      	ldr	r3, [sp, #16]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	dd06      	ble.n	8007ebe <cmd_info+0x1e>
    shellUsage(chp, "info");
 8007eb0:	4a1d      	ldr	r2, [pc, #116]	; (8007f28 <cmd_info+0x88>)
 8007eb2:	491e      	ldr	r1, [pc, #120]	; (8007f2c <cmd_info+0x8c>)
 8007eb4:	9b05      	ldr	r3, [sp, #20]
 8007eb6:	0018      	movs	r0, r3
 8007eb8:	f000 fbf2 	bl	80086a0 <chprintf>
 8007ebc:	e032      	b.n	8007f24 <cmd_info+0x84>
    return;
  }

  chprintf(chp, "Kernel:       %s" SHELL_NEWLINE_STR, CH_KERNEL_VERSION);
 8007ebe:	4a1c      	ldr	r2, [pc, #112]	; (8007f30 <cmd_info+0x90>)
 8007ec0:	491c      	ldr	r1, [pc, #112]	; (8007f34 <cmd_info+0x94>)
 8007ec2:	9b05      	ldr	r3, [sp, #20]
 8007ec4:	0018      	movs	r0, r3
 8007ec6:	f000 fbeb 	bl	80086a0 <chprintf>
#ifdef PORT_COMPILER_NAME
  chprintf(chp, "Compiler:     %s" SHELL_NEWLINE_STR, PORT_COMPILER_NAME);
 8007eca:	4a1b      	ldr	r2, [pc, #108]	; (8007f38 <cmd_info+0x98>)
 8007ecc:	491b      	ldr	r1, [pc, #108]	; (8007f3c <cmd_info+0x9c>)
 8007ece:	9b05      	ldr	r3, [sp, #20]
 8007ed0:	0018      	movs	r0, r3
 8007ed2:	f000 fbe5 	bl	80086a0 <chprintf>
#endif
  chprintf(chp, "Architecture: %s" SHELL_NEWLINE_STR, PORT_ARCHITECTURE_NAME);
 8007ed6:	4a1a      	ldr	r2, [pc, #104]	; (8007f40 <cmd_info+0xa0>)
 8007ed8:	491a      	ldr	r1, [pc, #104]	; (8007f44 <cmd_info+0xa4>)
 8007eda:	9b05      	ldr	r3, [sp, #20]
 8007edc:	0018      	movs	r0, r3
 8007ede:	f000 fbdf 	bl	80086a0 <chprintf>
#ifdef PORT_CORE_VARIANT_NAME
  chprintf(chp, "Core Variant: %s" SHELL_NEWLINE_STR, PORT_CORE_VARIANT_NAME);
 8007ee2:	4a19      	ldr	r2, [pc, #100]	; (8007f48 <cmd_info+0xa8>)
 8007ee4:	4919      	ldr	r1, [pc, #100]	; (8007f4c <cmd_info+0xac>)
 8007ee6:	9b05      	ldr	r3, [sp, #20]
 8007ee8:	0018      	movs	r0, r3
 8007eea:	f000 fbd9 	bl	80086a0 <chprintf>
#endif
#ifdef PORT_INFO
  chprintf(chp, "Port Info:    %s" SHELL_NEWLINE_STR, PORT_INFO);
 8007eee:	4a18      	ldr	r2, [pc, #96]	; (8007f50 <cmd_info+0xb0>)
 8007ef0:	4918      	ldr	r1, [pc, #96]	; (8007f54 <cmd_info+0xb4>)
 8007ef2:	9b05      	ldr	r3, [sp, #20]
 8007ef4:	0018      	movs	r0, r3
 8007ef6:	f000 fbd3 	bl	80086a0 <chprintf>
#endif
#ifdef PLATFORM_NAME
  chprintf(chp, "Platform:     %s" SHELL_NEWLINE_STR, PLATFORM_NAME);
 8007efa:	4a17      	ldr	r2, [pc, #92]	; (8007f58 <cmd_info+0xb8>)
 8007efc:	4917      	ldr	r1, [pc, #92]	; (8007f5c <cmd_info+0xbc>)
 8007efe:	9b05      	ldr	r3, [sp, #20]
 8007f00:	0018      	movs	r0, r3
 8007f02:	f000 fbcd 	bl	80086a0 <chprintf>
#endif
#ifdef BOARD_NAME
  chprintf(chp, "Board:        %s" SHELL_NEWLINE_STR, BOARD_NAME);
 8007f06:	4a16      	ldr	r2, [pc, #88]	; (8007f60 <cmd_info+0xc0>)
 8007f08:	4916      	ldr	r1, [pc, #88]	; (8007f64 <cmd_info+0xc4>)
 8007f0a:	9b05      	ldr	r3, [sp, #20]
 8007f0c:	0018      	movs	r0, r3
 8007f0e:	f000 fbc7 	bl	80086a0 <chprintf>
#endif
#ifdef __DATE__
#ifdef __TIME__
  chprintf(chp, "Build time:   %s%s%s" SHELL_NEWLINE_STR, __DATE__, " - ", __TIME__);
 8007f12:	4c15      	ldr	r4, [pc, #84]	; (8007f68 <cmd_info+0xc8>)
 8007f14:	4a15      	ldr	r2, [pc, #84]	; (8007f6c <cmd_info+0xcc>)
 8007f16:	4916      	ldr	r1, [pc, #88]	; (8007f70 <cmd_info+0xd0>)
 8007f18:	9805      	ldr	r0, [sp, #20]
 8007f1a:	4b16      	ldr	r3, [pc, #88]	; (8007f74 <cmd_info+0xd4>)
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	0023      	movs	r3, r4
 8007f20:	f000 fbbe 	bl	80086a0 <chprintf>
#endif
#endif
}
 8007f24:	b006      	add	sp, #24
 8007f26:	bd10      	pop	{r4, pc}
 8007f28:	0800ab98 	.word	0x0800ab98
 8007f2c:	0800ab64 	.word	0x0800ab64
 8007f30:	0800aba0 	.word	0x0800aba0
 8007f34:	0800aba8 	.word	0x0800aba8
 8007f38:	0800abbc 	.word	0x0800abbc
 8007f3c:	0800abdc 	.word	0x0800abdc
 8007f40:	0800abf0 	.word	0x0800abf0
 8007f44:	0800abf8 	.word	0x0800abf8
 8007f48:	0800ac0c 	.word	0x0800ac0c
 8007f4c:	0800ac18 	.word	0x0800ac18
 8007f50:	0800ac2c 	.word	0x0800ac2c
 8007f54:	0800ac44 	.word	0x0800ac44
 8007f58:	0800ac58 	.word	0x0800ac58
 8007f5c:	0800ac84 	.word	0x0800ac84
 8007f60:	0800ac98 	.word	0x0800ac98
 8007f64:	0800acc4 	.word	0x0800acc4
 8007f68:	0800acd8 	.word	0x0800acd8
 8007f6c:	0800acdc 	.word	0x0800acdc
 8007f70:	0800ace8 	.word	0x0800ace8
 8007f74:	0800ad00 	.word	0x0800ad00
	...

08007f80 <cmd_echo>:
#endif

#if (SHELL_CMD_ECHO_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_echo(BaseSequentialStream *chp, int argc, char *argv[]) {
 8007f80:	b500      	push	{lr}
 8007f82:	b085      	sub	sp, #20
 8007f84:	9003      	str	r0, [sp, #12]
 8007f86:	9102      	str	r1, [sp, #8]
 8007f88:	9201      	str	r2, [sp, #4]

  (void)argv;
  if (argc != 1) {
 8007f8a:	9b02      	ldr	r3, [sp, #8]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d006      	beq.n	8007f9e <cmd_echo+0x1e>
    shellUsage(chp, "echo \"message\"");
 8007f90:	4a07      	ldr	r2, [pc, #28]	; (8007fb0 <cmd_echo+0x30>)
 8007f92:	4908      	ldr	r1, [pc, #32]	; (8007fb4 <cmd_echo+0x34>)
 8007f94:	9b03      	ldr	r3, [sp, #12]
 8007f96:	0018      	movs	r0, r3
 8007f98:	f000 fb82 	bl	80086a0 <chprintf>
 8007f9c:	e006      	b.n	8007fac <cmd_echo+0x2c>
    return;
  }
  chprintf(chp, "%s" SHELL_NEWLINE_STR, argv[0]);
 8007f9e:	9b01      	ldr	r3, [sp, #4]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	4905      	ldr	r1, [pc, #20]	; (8007fb8 <cmd_echo+0x38>)
 8007fa4:	9b03      	ldr	r3, [sp, #12]
 8007fa6:	0018      	movs	r0, r3
 8007fa8:	f000 fb7a 	bl	80086a0 <chprintf>
}
 8007fac:	b005      	add	sp, #20
 8007fae:	bd00      	pop	{pc}
 8007fb0:	0800ad0c 	.word	0x0800ad0c
 8007fb4:	0800ab64 	.word	0x0800ab64
 8007fb8:	0800ad1c 	.word	0x0800ad1c
 8007fbc:	00000000 	.word	0x00000000

08007fc0 <cmd_systime>:
#endif

#if (SHELL_CMD_SYSTIME_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_systime(BaseSequentialStream *chp, int argc, char *argv[]) {
 8007fc0:	b500      	push	{lr}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	9003      	str	r0, [sp, #12]
 8007fc6:	9102      	str	r1, [sp, #8]
 8007fc8:	9201      	str	r2, [sp, #4]

  (void)argv;
  if (argc > 0) {
 8007fca:	9b02      	ldr	r3, [sp, #8]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	dd06      	ble.n	8007fde <cmd_systime+0x1e>
    shellUsage(chp, "systime");
 8007fd0:	4a08      	ldr	r2, [pc, #32]	; (8007ff4 <cmd_systime+0x34>)
 8007fd2:	4909      	ldr	r1, [pc, #36]	; (8007ff8 <cmd_systime+0x38>)
 8007fd4:	9b03      	ldr	r3, [sp, #12]
 8007fd6:	0018      	movs	r0, r3
 8007fd8:	f000 fb62 	bl	80086a0 <chprintf>
 8007fdc:	e008      	b.n	8007ff0 <cmd_systime+0x30>
    return;
  }
  chprintf(chp, "%lu" SHELL_NEWLINE_STR, (unsigned long)chVTGetSystemTimeX());
 8007fde:	f7ff ff3f 	bl	8007e60 <chVTGetSystemTimeX.lto_priv.3>
 8007fe2:	0003      	movs	r3, r0
 8007fe4:	001a      	movs	r2, r3
 8007fe6:	4905      	ldr	r1, [pc, #20]	; (8007ffc <cmd_systime+0x3c>)
 8007fe8:	9b03      	ldr	r3, [sp, #12]
 8007fea:	0018      	movs	r0, r3
 8007fec:	f000 fb58 	bl	80086a0 <chprintf>
}
 8007ff0:	b005      	add	sp, #20
 8007ff2:	bd00      	pop	{pc}
 8007ff4:	0800ad24 	.word	0x0800ad24
 8007ff8:	0800ab64 	.word	0x0800ab64
 8007ffc:	0800ad2c 	.word	0x0800ad2c

08008000 <cmd_mem>:
#endif

#if (SHELL_CMD_MEM_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_mem(BaseSequentialStream *chp, int argc, char *argv[]) {
 8008000:	b500      	push	{lr}
 8008002:	b08b      	sub	sp, #44	; 0x2c
 8008004:	9003      	str	r0, [sp, #12]
 8008006:	9102      	str	r1, [sp, #8]
 8008008:	9201      	str	r2, [sp, #4]
  size_t n, total, largest;
  memory_area_t area;

  (void)argv;
  if (argc > 0) {
 800800a:	9b02      	ldr	r3, [sp, #8]
 800800c:	2b00      	cmp	r3, #0
 800800e:	dd06      	ble.n	800801e <cmd_mem+0x1e>
    shellUsage(chp, "mem");
 8008010:	4a16      	ldr	r2, [pc, #88]	; (800806c <cmd_mem+0x6c>)
 8008012:	4917      	ldr	r1, [pc, #92]	; (8008070 <cmd_mem+0x70>)
 8008014:	9b03      	ldr	r3, [sp, #12]
 8008016:	0018      	movs	r0, r3
 8008018:	f000 fb42 	bl	80086a0 <chprintf>
 800801c:	e024      	b.n	8008068 <cmd_mem+0x68>
    return;
  }
  n = chHeapStatus(NULL, &total, &largest);
 800801e:	aa07      	add	r2, sp, #28
 8008020:	ab08      	add	r3, sp, #32
 8008022:	0019      	movs	r1, r3
 8008024:	2000      	movs	r0, #0
 8008026:	f7ff fa33 	bl	8007490 <chHeapStatus>
 800802a:	0003      	movs	r3, r0
 800802c:	9309      	str	r3, [sp, #36]	; 0x24
  chCoreGetStatusX(&area);
 800802e:	ab05      	add	r3, sp, #20
 8008030:	0018      	movs	r0, r3
 8008032:	f7ff f86d 	bl	8007110 <chCoreGetStatusX>
  chprintf(chp, "core free memory : %u bytes" SHELL_NEWLINE_STR, area.size);
 8008036:	ab05      	add	r3, sp, #20
 8008038:	685a      	ldr	r2, [r3, #4]
 800803a:	490e      	ldr	r1, [pc, #56]	; (8008074 <cmd_mem+0x74>)
 800803c:	9b03      	ldr	r3, [sp, #12]
 800803e:	0018      	movs	r0, r3
 8008040:	f000 fb2e 	bl	80086a0 <chprintf>
  chprintf(chp, "heap fragments   : %u" SHELL_NEWLINE_STR, n);
 8008044:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008046:	490c      	ldr	r1, [pc, #48]	; (8008078 <cmd_mem+0x78>)
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	0018      	movs	r0, r3
 800804c:	f000 fb28 	bl	80086a0 <chprintf>
  chprintf(chp, "heap free total  : %u bytes" SHELL_NEWLINE_STR, total);
 8008050:	9a08      	ldr	r2, [sp, #32]
 8008052:	490a      	ldr	r1, [pc, #40]	; (800807c <cmd_mem+0x7c>)
 8008054:	9b03      	ldr	r3, [sp, #12]
 8008056:	0018      	movs	r0, r3
 8008058:	f000 fb22 	bl	80086a0 <chprintf>
  chprintf(chp, "heap free largest: %u bytes" SHELL_NEWLINE_STR, largest);
 800805c:	9a07      	ldr	r2, [sp, #28]
 800805e:	4908      	ldr	r1, [pc, #32]	; (8008080 <cmd_mem+0x80>)
 8008060:	9b03      	ldr	r3, [sp, #12]
 8008062:	0018      	movs	r0, r3
 8008064:	f000 fb1c 	bl	80086a0 <chprintf>
}
 8008068:	b00b      	add	sp, #44	; 0x2c
 800806a:	bd00      	pop	{pc}
 800806c:	0800ad34 	.word	0x0800ad34
 8008070:	0800ab64 	.word	0x0800ab64
 8008074:	0800ad38 	.word	0x0800ad38
 8008078:	0800ad58 	.word	0x0800ad58
 800807c:	0800ad70 	.word	0x0800ad70
 8008080:	0800ad90 	.word	0x0800ad90
	...

08008090 <cmd_threads>:
#endif

#if (SHELL_CMD_THREADS_ENABLED == TRUE) || defined(__DOXYGEN__)
static void cmd_threads(BaseSequentialStream *chp, int argc, char *argv[]) {
 8008090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008092:	46c6      	mov	lr, r8
 8008094:	b500      	push	{lr}
 8008096:	b08e      	sub	sp, #56	; 0x38
 8008098:	9009      	str	r0, [sp, #36]	; 0x24
 800809a:	9108      	str	r1, [sp, #32]
 800809c:	9207      	str	r2, [sp, #28]
  static const char *states[] = {CH_STATE_NAMES};
  thread_t *tp;

  (void)argv;
  if (argc > 0) {
 800809e:	9b08      	ldr	r3, [sp, #32]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	dd06      	ble.n	80080b2 <cmd_threads+0x22>
    shellUsage(chp, "threads");
 80080a4:	4a27      	ldr	r2, [pc, #156]	; (8008144 <cmd_threads+0xb4>)
 80080a6:	4928      	ldr	r1, [pc, #160]	; (8008148 <cmd_threads+0xb8>)
 80080a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080aa:	0018      	movs	r0, r3
 80080ac:	f000 faf8 	bl	80086a0 <chprintf>
 80080b0:	e044      	b.n	800813c <cmd_threads+0xac>
    return;
  }
  chprintf(chp, "core stklimit    stack     addr refs prio     state         name" SHELL_NEWLINE_STR);
 80080b2:	4a26      	ldr	r2, [pc, #152]	; (800814c <cmd_threads+0xbc>)
 80080b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b6:	0011      	movs	r1, r2
 80080b8:	0018      	movs	r0, r3
 80080ba:	f000 faf1 	bl	80086a0 <chprintf>
  tp = chRegFirstThread();
 80080be:	f7fe fbe7 	bl	8006890 <chRegFirstThread>
 80080c2:	0003      	movs	r3, r0
 80080c4:	930d      	str	r3, [sp, #52]	; 0x34
  do {
    core_id_t core_id;

#if !defined(__CHIBIOS_NIL__)
    core_id = tp->owner->core_id;
 80080c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080cc:	930c      	str	r3, [sp, #48]	; 0x30
#else
    core_id = 0U;
#endif
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
    uint32_t stklimit = (uint32_t)tp->wabase;
 80080ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080d0:	6a1b      	ldr	r3, [r3, #32]
 80080d2:	930b      	str	r3, [sp, #44]	; 0x2c
    uint32_t stklimit = 0U;
#endif
    chprintf(chp, "%4lu %08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
             core_id,
             stklimit,
             (uint32_t)tp->ctx.sp,
 80080d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080d6:	68db      	ldr	r3, [r3, #12]
    chprintf(chp, "%4lu %08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80080d8:	4698      	mov	r8, r3
 80080da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
             (uint32_t)tp,
             (uint32_t)tp->refs - 1,
 80080dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080de:	212a      	movs	r1, #42	; 0x2a
 80080e0:	5c5b      	ldrb	r3, [r3, r1]
    chprintf(chp, "%4lu %08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80080e2:	1e59      	subs	r1, r3, #1
             (uint32_t)tp->hdr.pqueue.prio,
 80080e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080e6:	6898      	ldr	r0, [r3, #8]
             states[tp->state],
 80080e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080ea:	2428      	movs	r4, #40	; 0x28
 80080ec:	5d1b      	ldrb	r3, [r3, r4]
 80080ee:	001c      	movs	r4, r3
    chprintf(chp, "%4lu %08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80080f0:	4b17      	ldr	r3, [pc, #92]	; (8008150 <cmd_threads+0xc0>)
 80080f2:	00a4      	lsls	r4, r4, #2
 80080f4:	58e4      	ldr	r4, [r4, r3]
             tp->name == NULL ? "" : tp->name);
 80080f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080f8:	69db      	ldr	r3, [r3, #28]
    chprintf(chp, "%4lu %08lx %08lx %08lx %4lu %4lu %9s %12s" SHELL_NEWLINE_STR,
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d002      	beq.n	8008104 <cmd_threads+0x74>
 80080fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008100:	69db      	ldr	r3, [r3, #28]
 8008102:	e000      	b.n	8008106 <cmd_threads+0x76>
 8008104:	4b13      	ldr	r3, [pc, #76]	; (8008154 <cmd_threads+0xc4>)
 8008106:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008108:	46ac      	mov	ip, r5
 800810a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800810c:	4e12      	ldr	r6, [pc, #72]	; (8008158 <cmd_threads+0xc8>)
 800810e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008110:	9305      	str	r3, [sp, #20]
 8008112:	9404      	str	r4, [sp, #16]
 8008114:	9003      	str	r0, [sp, #12]
 8008116:	9102      	str	r1, [sp, #8]
 8008118:	9201      	str	r2, [sp, #4]
 800811a:	4643      	mov	r3, r8
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	4663      	mov	r3, ip
 8008120:	003a      	movs	r2, r7
 8008122:	0031      	movs	r1, r6
 8008124:	0028      	movs	r0, r5
 8008126:	f000 fabb 	bl	80086a0 <chprintf>
    tp = chRegNextThread(tp);
 800812a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800812c:	0018      	movs	r0, r3
 800812e:	f7fe fbcf 	bl	80068d0 <chRegNextThread>
 8008132:	0003      	movs	r3, r0
 8008134:	930d      	str	r3, [sp, #52]	; 0x34
  } while (tp != NULL);
 8008136:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1c4      	bne.n	80080c6 <cmd_threads+0x36>
}
 800813c:	b00e      	add	sp, #56	; 0x38
 800813e:	bc80      	pop	{r7}
 8008140:	46b8      	mov	r8, r7
 8008142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008144:	0800adb0 	.word	0x0800adb0
 8008148:	0800ab64 	.word	0x0800ab64
 800814c:	0800adb8 	.word	0x0800adb8
 8008150:	20000400 	.word	0x20000400
 8008154:	0800ab88 	.word	0x0800ab88
 8008158:	0800adfc 	.word	0x0800adfc
 800815c:	00000000 	.word	0x00000000

08008160 <long_to_string_with_divisor>:
#define FLOAT_PRECISION 9

static char *long_to_string_with_divisor(char *p,
                                         long num,
                                         unsigned radix,
                                         long divisor) {
 8008160:	b500      	push	{lr}
 8008162:	b089      	sub	sp, #36	; 0x24
 8008164:	9003      	str	r0, [sp, #12]
 8008166:	9102      	str	r1, [sp, #8]
 8008168:	9201      	str	r2, [sp, #4]
 800816a:	9300      	str	r3, [sp, #0]
  int i;
  char *q;
  long l, ll;

  l = num;
 800816c:	9b02      	ldr	r3, [sp, #8]
 800816e:	9305      	str	r3, [sp, #20]
  if (divisor == 0) {
 8008170:	9b00      	ldr	r3, [sp, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d102      	bne.n	800817c <long_to_string_with_divisor+0x1c>
    ll = num;
 8008176:	9b02      	ldr	r3, [sp, #8]
 8008178:	9304      	str	r3, [sp, #16]
 800817a:	e001      	b.n	8008180 <long_to_string_with_divisor+0x20>
  } else {
    ll = divisor;
 800817c:	9b00      	ldr	r3, [sp, #0]
 800817e:	9304      	str	r3, [sp, #16]
  }

  q = p + MAX_FILLER;
 8008180:	9b03      	ldr	r3, [sp, #12]
 8008182:	330b      	adds	r3, #11
 8008184:	9306      	str	r3, [sp, #24]
  do {
    i = (int)(l % radix);
 8008186:	9b05      	ldr	r3, [sp, #20]
 8008188:	9901      	ldr	r1, [sp, #4]
 800818a:	0018      	movs	r0, r3
 800818c:	f7fa fca0 	bl	8002ad0 <__aeabi_uidivmod>
 8008190:	000b      	movs	r3, r1
 8008192:	9307      	str	r3, [sp, #28]
    i += '0';
 8008194:	9b07      	ldr	r3, [sp, #28]
 8008196:	3330      	adds	r3, #48	; 0x30
 8008198:	9307      	str	r3, [sp, #28]
    if (i > '9') {
 800819a:	9b07      	ldr	r3, [sp, #28]
 800819c:	2b39      	cmp	r3, #57	; 0x39
 800819e:	dd02      	ble.n	80081a6 <long_to_string_with_divisor+0x46>
      i += 'A' - '0' - 10;
 80081a0:	9b07      	ldr	r3, [sp, #28]
 80081a2:	3307      	adds	r3, #7
 80081a4:	9307      	str	r3, [sp, #28]
    }
    *--q = i;
 80081a6:	9b06      	ldr	r3, [sp, #24]
 80081a8:	3b01      	subs	r3, #1
 80081aa:	9306      	str	r3, [sp, #24]
 80081ac:	9b07      	ldr	r3, [sp, #28]
 80081ae:	b2da      	uxtb	r2, r3
 80081b0:	9b06      	ldr	r3, [sp, #24]
 80081b2:	701a      	strb	r2, [r3, #0]
    l /= radix;
 80081b4:	9b05      	ldr	r3, [sp, #20]
 80081b6:	9901      	ldr	r1, [sp, #4]
 80081b8:	0018      	movs	r0, r3
 80081ba:	f7fa fc03 	bl	80029c4 <__udivsi3>
 80081be:	0003      	movs	r3, r0
 80081c0:	9305      	str	r3, [sp, #20]
  } while ((ll /= radix) != 0);
 80081c2:	9b04      	ldr	r3, [sp, #16]
 80081c4:	9901      	ldr	r1, [sp, #4]
 80081c6:	0018      	movs	r0, r3
 80081c8:	f7fa fbfc 	bl	80029c4 <__udivsi3>
 80081cc:	0003      	movs	r3, r0
 80081ce:	9304      	str	r3, [sp, #16]
 80081d0:	9b04      	ldr	r3, [sp, #16]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1d7      	bne.n	8008186 <long_to_string_with_divisor+0x26>

  i = (int)(p + MAX_FILLER - q);
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	330b      	adds	r3, #11
 80081da:	001a      	movs	r2, r3
 80081dc:	9b06      	ldr	r3, [sp, #24]
 80081de:	1ad3      	subs	r3, r2, r3
 80081e0:	9307      	str	r3, [sp, #28]
  do
    *p++ = *q++;
 80081e2:	9a06      	ldr	r2, [sp, #24]
 80081e4:	1c53      	adds	r3, r2, #1
 80081e6:	9306      	str	r3, [sp, #24]
 80081e8:	9b03      	ldr	r3, [sp, #12]
 80081ea:	1c59      	adds	r1, r3, #1
 80081ec:	9103      	str	r1, [sp, #12]
 80081ee:	7812      	ldrb	r2, [r2, #0]
 80081f0:	701a      	strb	r2, [r3, #0]
  while (--i);
 80081f2:	9b07      	ldr	r3, [sp, #28]
 80081f4:	3b01      	subs	r3, #1
 80081f6:	9307      	str	r3, [sp, #28]
 80081f8:	9b07      	ldr	r3, [sp, #28]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1f1      	bne.n	80081e2 <long_to_string_with_divisor+0x82>

  return p;
 80081fe:	9b03      	ldr	r3, [sp, #12]
}
 8008200:	0018      	movs	r0, r3
 8008202:	b009      	add	sp, #36	; 0x24
 8008204:	bd00      	pop	{pc}
 8008206:	46c0      	nop			; (mov r8, r8)
	...

08008210 <ch_ltoa>:

static char *ch_ltoa(char *p, long num, unsigned radix) {
 8008210:	b500      	push	{lr}
 8008212:	b085      	sub	sp, #20
 8008214:	9003      	str	r0, [sp, #12]
 8008216:	9102      	str	r1, [sp, #8]
 8008218:	9201      	str	r2, [sp, #4]

  return long_to_string_with_divisor(p, num, radix, 0);
 800821a:	9a01      	ldr	r2, [sp, #4]
 800821c:	9902      	ldr	r1, [sp, #8]
 800821e:	9803      	ldr	r0, [sp, #12]
 8008220:	2300      	movs	r3, #0
 8008222:	f7ff ff9d 	bl	8008160 <long_to_string_with_divisor>
 8008226:	0003      	movs	r3, r0
}
 8008228:	0018      	movs	r0, r3
 800822a:	b005      	add	sp, #20
 800822c:	bd00      	pop	{pc}
 800822e:	46c0      	nop			; (mov r8, r8)

08008230 <chvprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chvprintf(BaseSequentialStream *chp, const char *fmt, va_list ap) {
 8008230:	b500      	push	{lr}
 8008232:	b091      	sub	sp, #68	; 0x44
 8008234:	9003      	str	r0, [sp, #12]
 8008236:	9102      	str	r1, [sp, #8]
 8008238:	9201      	str	r2, [sp, #4]
  char *p, *s, c, filler;
  int i, precision, width;
  int n = 0;
 800823a:	2300      	movs	r3, #0
 800823c:	9309      	str	r3, [sp, #36]	; 0x24
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 800823e:	9b02      	ldr	r3, [sp, #8]
 8008240:	1c5a      	adds	r2, r3, #1
 8008242:	9202      	str	r2, [sp, #8]
 8008244:	2237      	movs	r2, #55	; 0x37
 8008246:	446a      	add	r2, sp
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	7013      	strb	r3, [r2, #0]
    if (c == 0) {
 800824c:	2337      	movs	r3, #55	; 0x37
 800824e:	446b      	add	r3, sp
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d101      	bne.n	800825a <chvprintf+0x2a>
      return n;
 8008256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008258:	e213      	b.n	8008682 <chvprintf+0x452>
    }
    
    if (c != '%') {
 800825a:	2337      	movs	r3, #55	; 0x37
 800825c:	446b      	add	r3, sp
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	2b25      	cmp	r3, #37	; 0x25
 8008262:	d00c      	beq.n	800827e <chvprintf+0x4e>
      streamPut(chp, (uint8_t)c);
 8008264:	9b03      	ldr	r3, [sp, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	2237      	movs	r2, #55	; 0x37
 800826c:	446a      	add	r2, sp
 800826e:	7811      	ldrb	r1, [r2, #0]
 8008270:	9a03      	ldr	r2, [sp, #12]
 8008272:	0010      	movs	r0, r2
 8008274:	4798      	blx	r3
      n++;
 8008276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008278:	3301      	adds	r3, #1
 800827a:	9309      	str	r3, [sp, #36]	; 0x24
 800827c:	e7df      	b.n	800823e <chvprintf+0xe>
      continue;
    }
    
    p = tmpbuf;
 800827e:	ab04      	add	r3, sp, #16
 8008280:	930f      	str	r3, [sp, #60]	; 0x3c
    s = tmpbuf;
 8008282:	ab04      	add	r3, sp, #16
 8008284:	930e      	str	r3, [sp, #56]	; 0x38

    /* Alignment mode.*/
    left_align = false;
 8008286:	2322      	movs	r3, #34	; 0x22
 8008288:	446b      	add	r3, sp
 800828a:	2200      	movs	r2, #0
 800828c:	701a      	strb	r2, [r3, #0]
    if (*fmt == '-') {
 800828e:	9b02      	ldr	r3, [sp, #8]
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	2b2d      	cmp	r3, #45	; 0x2d
 8008294:	d106      	bne.n	80082a4 <chvprintf+0x74>
      fmt++;
 8008296:	9b02      	ldr	r3, [sp, #8]
 8008298:	3301      	adds	r3, #1
 800829a:	9302      	str	r3, [sp, #8]
      left_align = true;
 800829c:	2322      	movs	r3, #34	; 0x22
 800829e:	446b      	add	r3, sp
 80082a0:	2201      	movs	r2, #1
 80082a2:	701a      	strb	r2, [r3, #0]
    }

    /* Sign mode.*/
    do_sign = false;
 80082a4:	2321      	movs	r3, #33	; 0x21
 80082a6:	446b      	add	r3, sp
 80082a8:	2200      	movs	r2, #0
 80082aa:	701a      	strb	r2, [r3, #0]
    if (*fmt == '+') {
 80082ac:	9b02      	ldr	r3, [sp, #8]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	2b2b      	cmp	r3, #43	; 0x2b
 80082b2:	d106      	bne.n	80082c2 <chvprintf+0x92>
      fmt++;
 80082b4:	9b02      	ldr	r3, [sp, #8]
 80082b6:	3301      	adds	r3, #1
 80082b8:	9302      	str	r3, [sp, #8]
      do_sign = true;
 80082ba:	2321      	movs	r3, #33	; 0x21
 80082bc:	446b      	add	r3, sp
 80082be:	2201      	movs	r2, #1
 80082c0:	701a      	strb	r2, [r3, #0]
    }

    /* Filler mode.*/
    filler = ' ';
 80082c2:	2336      	movs	r3, #54	; 0x36
 80082c4:	446b      	add	r3, sp
 80082c6:	2220      	movs	r2, #32
 80082c8:	701a      	strb	r2, [r3, #0]
    if (*fmt == '0') {
 80082ca:	9b02      	ldr	r3, [sp, #8]
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	2b30      	cmp	r3, #48	; 0x30
 80082d0:	d106      	bne.n	80082e0 <chvprintf+0xb0>
      fmt++;
 80082d2:	9b02      	ldr	r3, [sp, #8]
 80082d4:	3301      	adds	r3, #1
 80082d6:	9302      	str	r3, [sp, #8]
      filler = '0';
 80082d8:	2336      	movs	r3, #54	; 0x36
 80082da:	446b      	add	r3, sp
 80082dc:	2230      	movs	r2, #48	; 0x30
 80082de:	701a      	strb	r2, [r3, #0]
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 80082e0:	9b02      	ldr	r3, [sp, #8]
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	2b2a      	cmp	r3, #42	; 0x2a
 80082e6:	d10f      	bne.n	8008308 <chvprintf+0xd8>
      width = va_arg(ap, int);
 80082e8:	9b01      	ldr	r3, [sp, #4]
 80082ea:	1d1a      	adds	r2, r3, #4
 80082ec:	9201      	str	r2, [sp, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	930a      	str	r3, [sp, #40]	; 0x28
      ++fmt;
 80082f2:	9b02      	ldr	r3, [sp, #8]
 80082f4:	3301      	adds	r3, #1
 80082f6:	9302      	str	r3, [sp, #8]
      c = *fmt++;
 80082f8:	9b02      	ldr	r3, [sp, #8]
 80082fa:	1c5a      	adds	r2, r3, #1
 80082fc:	9202      	str	r2, [sp, #8]
 80082fe:	2237      	movs	r2, #55	; 0x37
 8008300:	446a      	add	r2, sp
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	7013      	strb	r3, [r2, #0]
 8008306:	e02c      	b.n	8008362 <chvprintf+0x132>
    }
    else {
      width = 0;
 8008308:	2300      	movs	r3, #0
 800830a:	930a      	str	r3, [sp, #40]	; 0x28
      while (true) {
        c = *fmt++;
 800830c:	9b02      	ldr	r3, [sp, #8]
 800830e:	1c5a      	adds	r2, r3, #1
 8008310:	9202      	str	r2, [sp, #8]
 8008312:	2237      	movs	r2, #55	; 0x37
 8008314:	446a      	add	r2, sp
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	7013      	strb	r3, [r2, #0]
        if (c == 0) {
 800831a:	2337      	movs	r3, #55	; 0x37
 800831c:	446b      	add	r3, sp
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d101      	bne.n	8008328 <chvprintf+0xf8>
          return n;
 8008324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008326:	e1ac      	b.n	8008682 <chvprintf+0x452>
        }
        if (c >= '0' && c <= '9') {
 8008328:	2337      	movs	r3, #55	; 0x37
 800832a:	446b      	add	r3, sp
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	2b2f      	cmp	r3, #47	; 0x2f
 8008330:	d917      	bls.n	8008362 <chvprintf+0x132>
 8008332:	2337      	movs	r3, #55	; 0x37
 8008334:	446b      	add	r3, sp
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	2b39      	cmp	r3, #57	; 0x39
 800833a:	d812      	bhi.n	8008362 <chvprintf+0x132>
          c -= '0';
 800833c:	2337      	movs	r3, #55	; 0x37
 800833e:	446b      	add	r3, sp
 8008340:	2237      	movs	r2, #55	; 0x37
 8008342:	446a      	add	r2, sp
 8008344:	7812      	ldrb	r2, [r2, #0]
 8008346:	3a30      	subs	r2, #48	; 0x30
 8008348:	701a      	strb	r2, [r3, #0]
          width = width * 10 + c;
 800834a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800834c:	0013      	movs	r3, r2
 800834e:	009b      	lsls	r3, r3, #2
 8008350:	189b      	adds	r3, r3, r2
 8008352:	005b      	lsls	r3, r3, #1
 8008354:	001a      	movs	r2, r3
 8008356:	2337      	movs	r3, #55	; 0x37
 8008358:	446b      	add	r3, sp
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	18d3      	adds	r3, r2, r3
 800835e:	930a      	str	r3, [sp, #40]	; 0x28
 8008360:	e7d4      	b.n	800830c <chvprintf+0xdc>
        }
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
 8008362:	2300      	movs	r3, #0
 8008364:	930b      	str	r3, [sp, #44]	; 0x2c
    if (c == '.') {
 8008366:	2337      	movs	r3, #55	; 0x37
 8008368:	446b      	add	r3, sp
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	2b2e      	cmp	r3, #46	; 0x2e
 800836e:	d149      	bne.n	8008404 <chvprintf+0x1d4>
      c = *fmt++;
 8008370:	9b02      	ldr	r3, [sp, #8]
 8008372:	1c5a      	adds	r2, r3, #1
 8008374:	9202      	str	r2, [sp, #8]
 8008376:	2237      	movs	r2, #55	; 0x37
 8008378:	446a      	add	r2, sp
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	7013      	strb	r3, [r2, #0]
      if (c == 0) {
 800837e:	2337      	movs	r3, #55	; 0x37
 8008380:	446b      	add	r3, sp
 8008382:	781b      	ldrb	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d101      	bne.n	800838c <chvprintf+0x15c>
        return n;
 8008388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800838a:	e17a      	b.n	8008682 <chvprintf+0x452>
      }
      if (c == '*') {
 800838c:	2337      	movs	r3, #55	; 0x37
 800838e:	446b      	add	r3, sp
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	2b2a      	cmp	r3, #42	; 0x2a
 8008394:	d12c      	bne.n	80083f0 <chvprintf+0x1c0>
        precision = va_arg(ap, int);
 8008396:	9b01      	ldr	r3, [sp, #4]
 8008398:	1d1a      	adds	r2, r3, #4
 800839a:	9201      	str	r2, [sp, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	930b      	str	r3, [sp, #44]	; 0x2c
        c = *fmt++;
 80083a0:	9b02      	ldr	r3, [sp, #8]
 80083a2:	1c5a      	adds	r2, r3, #1
 80083a4:	9202      	str	r2, [sp, #8]
 80083a6:	2237      	movs	r2, #55	; 0x37
 80083a8:	446a      	add	r2, sp
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	7013      	strb	r3, [r2, #0]
 80083ae:	e029      	b.n	8008404 <chvprintf+0x1d4>
      }
      else {
        while (c >= '0' && c <= '9') {
          c -= '0';
 80083b0:	2337      	movs	r3, #55	; 0x37
 80083b2:	446b      	add	r3, sp
 80083b4:	2237      	movs	r2, #55	; 0x37
 80083b6:	446a      	add	r2, sp
 80083b8:	7812      	ldrb	r2, [r2, #0]
 80083ba:	3a30      	subs	r2, #48	; 0x30
 80083bc:	701a      	strb	r2, [r3, #0]
          precision = precision * 10 + c;
 80083be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083c0:	0013      	movs	r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	189b      	adds	r3, r3, r2
 80083c6:	005b      	lsls	r3, r3, #1
 80083c8:	001a      	movs	r2, r3
 80083ca:	2337      	movs	r3, #55	; 0x37
 80083cc:	446b      	add	r3, sp
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	18d3      	adds	r3, r2, r3
 80083d2:	930b      	str	r3, [sp, #44]	; 0x2c
          c = *fmt++;
 80083d4:	9b02      	ldr	r3, [sp, #8]
 80083d6:	1c5a      	adds	r2, r3, #1
 80083d8:	9202      	str	r2, [sp, #8]
 80083da:	2237      	movs	r2, #55	; 0x37
 80083dc:	446a      	add	r2, sp
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	7013      	strb	r3, [r2, #0]
          if (c == 0) {
 80083e2:	2337      	movs	r3, #55	; 0x37
 80083e4:	446b      	add	r3, sp
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <chvprintf+0x1c0>
            return n;
 80083ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083ee:	e148      	b.n	8008682 <chvprintf+0x452>
        while (c >= '0' && c <= '9') {
 80083f0:	2337      	movs	r3, #55	; 0x37
 80083f2:	446b      	add	r3, sp
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	2b2f      	cmp	r3, #47	; 0x2f
 80083f8:	d904      	bls.n	8008404 <chvprintf+0x1d4>
 80083fa:	2337      	movs	r3, #55	; 0x37
 80083fc:	446b      	add	r3, sp
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	2b39      	cmp	r3, #57	; 0x39
 8008402:	d9d5      	bls.n	80083b0 <chvprintf+0x180>
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 8008404:	2337      	movs	r3, #55	; 0x37
 8008406:	446b      	add	r3, sp
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	2b6c      	cmp	r3, #108	; 0x6c
 800840c:	d004      	beq.n	8008418 <chvprintf+0x1e8>
 800840e:	2337      	movs	r3, #55	; 0x37
 8008410:	446b      	add	r3, sp
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	2b4c      	cmp	r3, #76	; 0x4c
 8008416:	d111      	bne.n	800843c <chvprintf+0x20c>
      is_long = true;
 8008418:	2323      	movs	r3, #35	; 0x23
 800841a:	446b      	add	r3, sp
 800841c:	2201      	movs	r2, #1
 800841e:	701a      	strb	r2, [r3, #0]
      c = *fmt++;
 8008420:	9b02      	ldr	r3, [sp, #8]
 8008422:	1c5a      	adds	r2, r3, #1
 8008424:	9202      	str	r2, [sp, #8]
 8008426:	2237      	movs	r2, #55	; 0x37
 8008428:	446a      	add	r2, sp
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	7013      	strb	r3, [r2, #0]
      if (c == 0) {
 800842e:	2337      	movs	r3, #55	; 0x37
 8008430:	446b      	add	r3, sp
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d115      	bne.n	8008464 <chvprintf+0x234>
        return n;
 8008438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800843a:	e122      	b.n	8008682 <chvprintf+0x452>
      }
    }
    else {
      is_long = (c >= 'A') && (c <= 'Z');
 800843c:	2337      	movs	r3, #55	; 0x37
 800843e:	446b      	add	r3, sp
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	2b40      	cmp	r3, #64	; 0x40
 8008444:	d906      	bls.n	8008454 <chvprintf+0x224>
 8008446:	2337      	movs	r3, #55	; 0x37
 8008448:	446b      	add	r3, sp
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	2b5a      	cmp	r3, #90	; 0x5a
 800844e:	d801      	bhi.n	8008454 <chvprintf+0x224>
 8008450:	2201      	movs	r2, #1
 8008452:	e000      	b.n	8008456 <chvprintf+0x226>
 8008454:	2200      	movs	r2, #0
 8008456:	2323      	movs	r3, #35	; 0x23
 8008458:	446b      	add	r3, sp
 800845a:	701a      	strb	r2, [r3, #0]
 800845c:	781a      	ldrb	r2, [r3, #0]
 800845e:	2101      	movs	r1, #1
 8008460:	400a      	ands	r2, r1
 8008462:	701a      	strb	r2, [r3, #0]
    }

    /* Command decoding.*/
    switch (c) {
 8008464:	2337      	movs	r3, #55	; 0x37
 8008466:	446b      	add	r3, sp
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	3b44      	subs	r3, #68	; 0x44
 800846c:	2b34      	cmp	r3, #52	; 0x34
 800846e:	d900      	bls.n	8008472 <chvprintf+0x242>
 8008470:	e08e      	b.n	8008590 <chvprintf+0x360>
 8008472:	009a      	lsls	r2, r3, #2
 8008474:	4b84      	ldr	r3, [pc, #528]	; (8008688 <chvprintf+0x458>)
 8008476:	18d3      	adds	r3, r2, r3
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	469f      	mov	pc, r3
    case 'c':
      filler = ' ';
 800847c:	2336      	movs	r3, #54	; 0x36
 800847e:	446b      	add	r3, sp
 8008480:	2220      	movs	r2, #32
 8008482:	701a      	strb	r2, [r3, #0]
      *p++ = va_arg(ap, int);
 8008484:	9b01      	ldr	r3, [sp, #4]
 8008486:	1d1a      	adds	r2, r3, #4
 8008488:	9201      	str	r2, [sp, #4]
 800848a:	6819      	ldr	r1, [r3, #0]
 800848c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	920f      	str	r2, [sp, #60]	; 0x3c
 8008492:	b2ca      	uxtb	r2, r1
 8008494:	701a      	strb	r2, [r3, #0]
 8008496:	e082      	b.n	800859e <chvprintf+0x36e>
      break;
    case 's':
      filler = ' ';
 8008498:	2336      	movs	r3, #54	; 0x36
 800849a:	446b      	add	r3, sp
 800849c:	2220      	movs	r2, #32
 800849e:	701a      	strb	r2, [r3, #0]
      if ((s = va_arg(ap, char *)) == 0) {
 80084a0:	9b01      	ldr	r3, [sp, #4]
 80084a2:	1d1a      	adds	r2, r3, #4
 80084a4:	9201      	str	r2, [sp, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	930e      	str	r3, [sp, #56]	; 0x38
 80084aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <chvprintf+0x284>
        s = "(null)";
 80084b0:	4b76      	ldr	r3, [pc, #472]	; (800868c <chvprintf+0x45c>)
 80084b2:	930e      	str	r3, [sp, #56]	; 0x38
      }
      if (precision == 0) {
 80084b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d101      	bne.n	80084be <chvprintf+0x28e>
        precision = 32767;
 80084ba:	4b75      	ldr	r3, [pc, #468]	; (8008690 <chvprintf+0x460>)
 80084bc:	930b      	str	r3, [sp, #44]	; 0x2c
      }
      for (p = s; *p && (--precision >= 0); p++)
 80084be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80084c2:	e002      	b.n	80084ca <chvprintf+0x29a>
 80084c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084c6:	3301      	adds	r3, #1
 80084c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80084ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d065      	beq.n	800859e <chvprintf+0x36e>
 80084d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084d4:	3b01      	subs	r3, #1
 80084d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084da:	2b00      	cmp	r3, #0
 80084dc:	daf2      	bge.n	80084c4 <chvprintf+0x294>
 80084de:	e05e      	b.n	800859e <chvprintf+0x36e>
      break;
    case 'D':
    case 'd':
    case 'I':
    case 'i':
      if (is_long) {
 80084e0:	2323      	movs	r3, #35	; 0x23
 80084e2:	446b      	add	r3, sp
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d005      	beq.n	80084f6 <chvprintf+0x2c6>
        l = va_arg(ap, long);
 80084ea:	9b01      	ldr	r3, [sp, #4]
 80084ec:	1d1a      	adds	r2, r3, #4
 80084ee:	9201      	str	r2, [sp, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	9307      	str	r3, [sp, #28]
 80084f4:	e004      	b.n	8008500 <chvprintf+0x2d0>
      }
      else {
        l = va_arg(ap, int);
 80084f6:	9b01      	ldr	r3, [sp, #4]
 80084f8:	1d1a      	adds	r2, r3, #4
 80084fa:	9201      	str	r2, [sp, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	9307      	str	r3, [sp, #28]
      }
      if (l < 0) {
 8008500:	9b07      	ldr	r3, [sp, #28]
 8008502:	2b00      	cmp	r3, #0
 8008504:	da08      	bge.n	8008518 <chvprintf+0x2e8>
        *p++ = '-';
 8008506:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008508:	1c5a      	adds	r2, r3, #1
 800850a:	920f      	str	r2, [sp, #60]	; 0x3c
 800850c:	222d      	movs	r2, #45	; 0x2d
 800850e:	701a      	strb	r2, [r3, #0]
        l = -l;
 8008510:	9b07      	ldr	r3, [sp, #28]
 8008512:	425b      	negs	r3, r3
 8008514:	9307      	str	r3, [sp, #28]
 8008516:	e009      	b.n	800852c <chvprintf+0x2fc>
      }
      else
        if (do_sign) {
 8008518:	2321      	movs	r3, #33	; 0x21
 800851a:	446b      	add	r3, sp
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d004      	beq.n	800852c <chvprintf+0x2fc>
          *p++ = '+';
 8008522:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008524:	1c5a      	adds	r2, r3, #1
 8008526:	920f      	str	r2, [sp, #60]	; 0x3c
 8008528:	222b      	movs	r2, #43	; 0x2b
 800852a:	701a      	strb	r2, [r3, #0]
        }
      p = ch_ltoa(p, l, 10);
 800852c:	9907      	ldr	r1, [sp, #28]
 800852e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008530:	220a      	movs	r2, #10
 8008532:	0018      	movs	r0, r3
 8008534:	f7ff fe6c 	bl	8008210 <ch_ltoa>
 8008538:	0003      	movs	r3, r0
 800853a:	930f      	str	r3, [sp, #60]	; 0x3c
 800853c:	e02f      	b.n	800859e <chvprintf+0x36e>
#endif
    case 'X':
    case 'x':
    case 'P':
    case 'p':
      c = 16;
 800853e:	2337      	movs	r3, #55	; 0x37
 8008540:	446b      	add	r3, sp
 8008542:	2210      	movs	r2, #16
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e008      	b.n	800855a <chvprintf+0x32a>
      goto unsigned_common;
    case 'U':
    case 'u':
      c = 10;
 8008548:	2337      	movs	r3, #55	; 0x37
 800854a:	446b      	add	r3, sp
 800854c:	220a      	movs	r2, #10
 800854e:	701a      	strb	r2, [r3, #0]
 8008550:	e003      	b.n	800855a <chvprintf+0x32a>
      goto unsigned_common;
    case 'O':
    case 'o':
      c = 8;
 8008552:	2337      	movs	r3, #55	; 0x37
 8008554:	446b      	add	r3, sp
 8008556:	2208      	movs	r2, #8
 8008558:	701a      	strb	r2, [r3, #0]
unsigned_common:
      if (is_long) {
 800855a:	2323      	movs	r3, #35	; 0x23
 800855c:	446b      	add	r3, sp
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d005      	beq.n	8008570 <chvprintf+0x340>
        l = va_arg(ap, unsigned long);
 8008564:	9b01      	ldr	r3, [sp, #4]
 8008566:	1d1a      	adds	r2, r3, #4
 8008568:	9201      	str	r2, [sp, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	9307      	str	r3, [sp, #28]
 800856e:	e004      	b.n	800857a <chvprintf+0x34a>
      }
      else {
        l = va_arg(ap, unsigned int);
 8008570:	9b01      	ldr	r3, [sp, #4]
 8008572:	1d1a      	adds	r2, r3, #4
 8008574:	9201      	str	r2, [sp, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	9307      	str	r3, [sp, #28]
      }
      p = ch_ltoa(p, l, c);
 800857a:	2337      	movs	r3, #55	; 0x37
 800857c:	446b      	add	r3, sp
 800857e:	781a      	ldrb	r2, [r3, #0]
 8008580:	9907      	ldr	r1, [sp, #28]
 8008582:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008584:	0018      	movs	r0, r3
 8008586:	f7ff fe43 	bl	8008210 <ch_ltoa>
 800858a:	0003      	movs	r3, r0
 800858c:	930f      	str	r3, [sp, #60]	; 0x3c
 800858e:	e006      	b.n	800859e <chvprintf+0x36e>
      break;
    default:
      *p++ = c;
 8008590:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008592:	1c5a      	adds	r2, r3, #1
 8008594:	920f      	str	r2, [sp, #60]	; 0x3c
 8008596:	2237      	movs	r2, #55	; 0x37
 8008598:	446a      	add	r2, sp
 800859a:	7812      	ldrb	r2, [r2, #0]
 800859c:	701a      	strb	r2, [r3, #0]
      break;
    }
    i = (int)(p - s);
 800859e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80085a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	930c      	str	r3, [sp, #48]	; 0x30
    if ((width -= i) < 0) {
 80085a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085aa:	1ad3      	subs	r3, r2, r3
 80085ac:	930a      	str	r3, [sp, #40]	; 0x28
 80085ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	da01      	bge.n	80085b8 <chvprintf+0x388>
      width = 0;
 80085b4:	2300      	movs	r3, #0
 80085b6:	930a      	str	r3, [sp, #40]	; 0x28
    }
    if (left_align == false) {
 80085b8:	2322      	movs	r3, #34	; 0x22
 80085ba:	446b      	add	r3, sp
 80085bc:	781b      	ldrb	r3, [r3, #0]
 80085be:	2201      	movs	r2, #1
 80085c0:	4053      	eors	r3, r2
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <chvprintf+0x39e>
      width = -width;
 80085c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085ca:	425b      	negs	r3, r3
 80085cc:	930a      	str	r3, [sp, #40]	; 0x28
    }
    if (width < 0) {
 80085ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	da3c      	bge.n	800864e <chvprintf+0x41e>
      if ((*s == '-' || *s == '+') && filler == '0') {
 80085d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	2b2d      	cmp	r3, #45	; 0x2d
 80085da:	d003      	beq.n	80085e4 <chvprintf+0x3b4>
 80085dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	2b2b      	cmp	r3, #43	; 0x2b
 80085e2:	d114      	bne.n	800860e <chvprintf+0x3de>
 80085e4:	2336      	movs	r3, #54	; 0x36
 80085e6:	446b      	add	r3, sp
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	2b30      	cmp	r3, #48	; 0x30
 80085ec:	d10f      	bne.n	800860e <chvprintf+0x3de>
        streamPut(chp, (uint8_t)*s++);
 80085ee:	9b03      	ldr	r3, [sp, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085f6:	1c59      	adds	r1, r3, #1
 80085f8:	910e      	str	r1, [sp, #56]	; 0x38
 80085fa:	7819      	ldrb	r1, [r3, #0]
 80085fc:	9b03      	ldr	r3, [sp, #12]
 80085fe:	0018      	movs	r0, r3
 8008600:	4790      	blx	r2
        n++;
 8008602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008604:	3301      	adds	r3, #1
 8008606:	9309      	str	r3, [sp, #36]	; 0x24
        i--;
 8008608:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800860a:	3b01      	subs	r3, #1
 800860c:	930c      	str	r3, [sp, #48]	; 0x30
      }
      do {
        streamPut(chp, (uint8_t)filler);
 800860e:	9b03      	ldr	r3, [sp, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	2236      	movs	r2, #54	; 0x36
 8008616:	446a      	add	r2, sp
 8008618:	7811      	ldrb	r1, [r2, #0]
 800861a:	9a03      	ldr	r2, [sp, #12]
 800861c:	0010      	movs	r0, r2
 800861e:	4798      	blx	r3
        n++;
 8008620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008622:	3301      	adds	r3, #1
 8008624:	9309      	str	r3, [sp, #36]	; 0x24
      } while (++width != 0);
 8008626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008628:	3301      	adds	r3, #1
 800862a:	930a      	str	r3, [sp, #40]	; 0x28
 800862c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1ed      	bne.n	800860e <chvprintf+0x3de>
 8008632:	e00c      	b.n	800864e <chvprintf+0x41e>
    }
    while (--i >= 0) {
      streamPut(chp, (uint8_t)*s++);
 8008634:	9b03      	ldr	r3, [sp, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800863c:	1c59      	adds	r1, r3, #1
 800863e:	910e      	str	r1, [sp, #56]	; 0x38
 8008640:	7819      	ldrb	r1, [r3, #0]
 8008642:	9b03      	ldr	r3, [sp, #12]
 8008644:	0018      	movs	r0, r3
 8008646:	4790      	blx	r2
      n++;
 8008648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800864a:	3301      	adds	r3, #1
 800864c:	9309      	str	r3, [sp, #36]	; 0x24
    while (--i >= 0) {
 800864e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008650:	3b01      	subs	r3, #1
 8008652:	930c      	str	r3, [sp, #48]	; 0x30
 8008654:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008656:	2b00      	cmp	r3, #0
 8008658:	daec      	bge.n	8008634 <chvprintf+0x404>
 800865a:	e00e      	b.n	800867a <chvprintf+0x44a>
    }

    while (width) {
      streamPut(chp, (uint8_t)filler);
 800865c:	9b03      	ldr	r3, [sp, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68db      	ldr	r3, [r3, #12]
 8008662:	2236      	movs	r2, #54	; 0x36
 8008664:	446a      	add	r2, sp
 8008666:	7811      	ldrb	r1, [r2, #0]
 8008668:	9a03      	ldr	r2, [sp, #12]
 800866a:	0010      	movs	r0, r2
 800866c:	4798      	blx	r3
      n++;
 800866e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008670:	3301      	adds	r3, #1
 8008672:	9309      	str	r3, [sp, #36]	; 0x24
      width--;
 8008674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008676:	3b01      	subs	r3, #1
 8008678:	930a      	str	r3, [sp, #40]	; 0x28
    while (width) {
 800867a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800867c:	2b00      	cmp	r3, #0
 800867e:	d1ed      	bne.n	800865c <chvprintf+0x42c>
 8008680:	e5dd      	b.n	800823e <chvprintf+0xe>
    }
  }
}
 8008682:	0018      	movs	r0, r3
 8008684:	b011      	add	sp, #68	; 0x44
 8008686:	bd00      	pop	{pc}
 8008688:	0800ae68 	.word	0x0800ae68
 800868c:	0800ae60 	.word	0x0800ae60
 8008690:	00007fff 	.word	0x00007fff
	...

080086a0 <chprintf>:
 * @return              The number of bytes that would have been
 *                      written to @p chp if no stream error occurs
 *
 * @api
 */
int chprintf(BaseSequentialStream *chp, const char *fmt, ...) {
 80086a0:	b40e      	push	{r1, r2, r3}
 80086a2:	b500      	push	{lr}
 80086a4:	b084      	sub	sp, #16
 80086a6:	9001      	str	r0, [sp, #4]
  va_list ap;
  int formatted_bytes;

  va_start(ap, fmt);
 80086a8:	ab06      	add	r3, sp, #24
 80086aa:	9302      	str	r3, [sp, #8]
  formatted_bytes = chvprintf(chp, fmt, ap);
 80086ac:	9a02      	ldr	r2, [sp, #8]
 80086ae:	9905      	ldr	r1, [sp, #20]
 80086b0:	9b01      	ldr	r3, [sp, #4]
 80086b2:	0018      	movs	r0, r3
 80086b4:	f7ff fdbc 	bl	8008230 <chvprintf>
 80086b8:	0003      	movs	r3, r0
 80086ba:	9303      	str	r3, [sp, #12]
  va_end(ap);

  return formatted_bytes;
 80086bc:	9b03      	ldr	r3, [sp, #12]
}
 80086be:	0018      	movs	r0, r3
 80086c0:	b004      	add	sp, #16
 80086c2:	bc08      	pop	{r3}
 80086c4:	b003      	add	sp, #12
 80086c6:	4718      	bx	r3
	...

080086d0 <probe>:
#include "chprintf.h"

#include "serial_interface.h"
#include "core_defines.h"

void probe(BaseSequentialStream *chp, int argc, char *argv[]) {
 80086d0:	b500      	push	{lr}
 80086d2:	b085      	sub	sp, #20
 80086d4:	9003      	str	r0, [sp, #12]
 80086d6:	9102      	str	r1, [sp, #8]
 80086d8:	9201      	str	r2, [sp, #4]
    UNUSED_PARAM(chp);
    UNUSED_PARAM(argc);
    UNUSED_PARAM(argv);
    chprintf(chp, "Echo\n");
 80086da:	4a04      	ldr	r2, [pc, #16]	; (80086ec <probe+0x1c>)
 80086dc:	9b03      	ldr	r3, [sp, #12]
 80086de:	0011      	movs	r1, r2
 80086e0:	0018      	movs	r0, r3
 80086e2:	f7ff ffdd 	bl	80086a0 <chprintf>
}
 80086e6:	b005      	add	sp, #20
 80086e8:	bd00      	pop	{pc}
 80086ea:	46c0      	nop			; (mov r8, r8)
 80086ec:	0800af3c 	.word	0x0800af3c

080086f0 <communicationThreads_init>:
    while (true) {
        _communicationInputMainloop();
    }
}

void communicationThreads_init(void) {
 80086f0:	b500      	push	{lr}
 80086f2:	b085      	sub	sp, #20
    shellInit();
 80086f4:	f7ff fb04 	bl	8007d00 <shellInit>
    sdStart(&SD2, NULL);
 80086f8:	4b09      	ldr	r3, [pc, #36]	; (8008720 <communicationThreads_init+0x30>)
 80086fa:	2100      	movs	r1, #0
 80086fc:	0018      	movs	r0, r3
 80086fe:	f7fb fb57 	bl	8003db0 <sdStart>

    thread_t *shelltp = chThdCreateFromHeap(NULL, SHELL_WA_SIZE, "shell", NORMALPRIO + 1, shellThread, (void *)&shell_cfg1);
 8008702:	4a08      	ldr	r2, [pc, #32]	; (8008724 <communicationThreads_init+0x34>)
 8008704:	239a      	movs	r3, #154	; 0x9a
 8008706:	00d9      	lsls	r1, r3, #3
 8008708:	4b07      	ldr	r3, [pc, #28]	; (8008728 <communicationThreads_init+0x38>)
 800870a:	9301      	str	r3, [sp, #4]
 800870c:	4b07      	ldr	r3, [pc, #28]	; (800872c <communicationThreads_init+0x3c>)
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	2381      	movs	r3, #129	; 0x81
 8008712:	2000      	movs	r0, #0
 8008714:	f7fe fc14 	bl	8006f40 <chThdCreateFromHeap>
 8008718:	0003      	movs	r3, r0
 800871a:	9303      	str	r3, [sp, #12]
    //chThdWait(shelltp);               /* Waiting termination.             */

    //_initializeMailbox();
    //chThdCreateStatic(communicationOutputThread, sizeof(communicationOutputThread), NORMALPRIO, communicationOutput, NULL);
    //chThdCreateStatic(communicationInputThread, sizeof(communicationInputThread), NORMALPRIO + 1, communicationInput, NULL);
 800871c:	b005      	add	sp, #20
 800871e:	bd00      	pop	{pc}
 8008720:	200008d0 	.word	0x200008d0
 8008724:	0800ab18 	.word	0x0800ab18
 8008728:	20000440 	.word	0x20000440
 800872c:	08007b31 	.word	0x08007b31

08008730 <_compressor>:
#include "wabering.h"
#include "math.h"

float _compressor(float input, float smoothness) {
 8008730:	b500      	push	{lr}
 8008732:	b085      	sub	sp, #20
 8008734:	9001      	str	r0, [sp, #4]
 8008736:	9100      	str	r1, [sp, #0]
    float numerator = exp(input * smoothness) - 1;
 8008738:	9900      	ldr	r1, [sp, #0]
 800873a:	9801      	ldr	r0, [sp, #4]
 800873c:	f7f8 f826 	bl	800078c <__aeabi_fmul>
 8008740:	1c03      	adds	r3, r0, #0
 8008742:	1c18      	adds	r0, r3, #0
 8008744:	f7fa fb48 	bl	8002dd8 <__aeabi_f2d>
 8008748:	0002      	movs	r2, r0
 800874a:	000b      	movs	r3, r1
 800874c:	0010      	movs	r0, r2
 800874e:	0019      	movs	r1, r3
 8008750:	f000 fc1e 	bl	8008f90 <exp>
 8008754:	2200      	movs	r2, #0
 8008756:	4b14      	ldr	r3, [pc, #80]	; (80087a8 <_compressor+0x78>)
 8008758:	f7f9 fd3c 	bl	80021d4 <__aeabi_dsub>
 800875c:	0002      	movs	r2, r0
 800875e:	000b      	movs	r3, r1
 8008760:	0010      	movs	r0, r2
 8008762:	0019      	movs	r1, r3
 8008764:	f7fa fb80 	bl	8002e68 <__aeabi_d2f>
 8008768:	1c03      	adds	r3, r0, #0
 800876a:	9303      	str	r3, [sp, #12]
    float denominator = exp(smoothness) - 1;
 800876c:	9800      	ldr	r0, [sp, #0]
 800876e:	f7fa fb33 	bl	8002dd8 <__aeabi_f2d>
 8008772:	0002      	movs	r2, r0
 8008774:	000b      	movs	r3, r1
 8008776:	0010      	movs	r0, r2
 8008778:	0019      	movs	r1, r3
 800877a:	f000 fc09 	bl	8008f90 <exp>
 800877e:	2200      	movs	r2, #0
 8008780:	4b09      	ldr	r3, [pc, #36]	; (80087a8 <_compressor+0x78>)
 8008782:	f7f9 fd27 	bl	80021d4 <__aeabi_dsub>
 8008786:	0002      	movs	r2, r0
 8008788:	000b      	movs	r3, r1
 800878a:	0010      	movs	r0, r2
 800878c:	0019      	movs	r1, r3
 800878e:	f7fa fb6b 	bl	8002e68 <__aeabi_d2f>
 8008792:	1c03      	adds	r3, r0, #0
 8008794:	9302      	str	r3, [sp, #8]
    return numerator / denominator;
 8008796:	9902      	ldr	r1, [sp, #8]
 8008798:	9803      	ldr	r0, [sp, #12]
 800879a:	f7fa f9d5 	bl	8002b48 <__aeabi_fdiv>
 800879e:	1c03      	adds	r3, r0, #0
}
 80087a0:	1c18      	adds	r0, r3, #0
 80087a2:	b005      	add	sp, #20
 80087a4:	bd00      	pop	{pc}
 80087a6:	46c0      	nop			; (mov r8, r8)
 80087a8:	3ff00000 	.word	0x3ff00000
 80087ac:	00000000 	.word	0x00000000

080087b0 <_sine>:

float _sine(float tick, float frequency, float phase) {
 80087b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087b2:	b087      	sub	sp, #28
 80087b4:	9003      	str	r0, [sp, #12]
 80087b6:	9102      	str	r1, [sp, #8]
 80087b8:	9201      	str	r2, [sp, #4]
    float in_sine = phase + 2 * M_PI * frequency * tick / WABER_TICKS_PER_S;
 80087ba:	9801      	ldr	r0, [sp, #4]
 80087bc:	f7fa fb0c 	bl	8002dd8 <__aeabi_f2d>
 80087c0:	0004      	movs	r4, r0
 80087c2:	000d      	movs	r5, r1
 80087c4:	9802      	ldr	r0, [sp, #8]
 80087c6:	f7fa fb07 	bl	8002dd8 <__aeabi_f2d>
 80087ca:	4a22      	ldr	r2, [pc, #136]	; (8008854 <_sine+0xa4>)
 80087cc:	4b22      	ldr	r3, [pc, #136]	; (8008858 <_sine+0xa8>)
 80087ce:	f7f9 fa95 	bl	8001cfc <__aeabi_dmul>
 80087d2:	0002      	movs	r2, r0
 80087d4:	000b      	movs	r3, r1
 80087d6:	0016      	movs	r6, r2
 80087d8:	001f      	movs	r7, r3
 80087da:	9803      	ldr	r0, [sp, #12]
 80087dc:	f7fa fafc 	bl	8002dd8 <__aeabi_f2d>
 80087e0:	0002      	movs	r2, r0
 80087e2:	000b      	movs	r3, r1
 80087e4:	0030      	movs	r0, r6
 80087e6:	0039      	movs	r1, r7
 80087e8:	f7f9 fa88 	bl	8001cfc <__aeabi_dmul>
 80087ec:	0002      	movs	r2, r0
 80087ee:	000b      	movs	r3, r1
 80087f0:	0010      	movs	r0, r2
 80087f2:	0019      	movs	r1, r3
 80087f4:	2200      	movs	r2, #0
 80087f6:	4b19      	ldr	r3, [pc, #100]	; (800885c <_sine+0xac>)
 80087f8:	f7f8 fe7a 	bl	80014f0 <__aeabi_ddiv>
 80087fc:	0002      	movs	r2, r0
 80087fe:	000b      	movs	r3, r1
 8008800:	0020      	movs	r0, r4
 8008802:	0029      	movs	r1, r5
 8008804:	f7f8 fb0a 	bl	8000e1c <__aeabi_dadd>
 8008808:	0002      	movs	r2, r0
 800880a:	000b      	movs	r3, r1
 800880c:	0010      	movs	r0, r2
 800880e:	0019      	movs	r1, r3
 8008810:	f7fa fb2a 	bl	8002e68 <__aeabi_d2f>
 8008814:	1c03      	adds	r3, r0, #0
 8008816:	9305      	str	r3, [sp, #20]
    return 0.5 * sinf(in_sine) + 0.5;
 8008818:	9b05      	ldr	r3, [sp, #20]
 800881a:	1c18      	adds	r0, r3, #0
 800881c:	f000 fb7a 	bl	8008f14 <sinf>
 8008820:	1c03      	adds	r3, r0, #0
 8008822:	1c18      	adds	r0, r3, #0
 8008824:	f7fa fad8 	bl	8002dd8 <__aeabi_f2d>
 8008828:	2200      	movs	r2, #0
 800882a:	4b0d      	ldr	r3, [pc, #52]	; (8008860 <_sine+0xb0>)
 800882c:	f7f9 fa66 	bl	8001cfc <__aeabi_dmul>
 8008830:	0002      	movs	r2, r0
 8008832:	000b      	movs	r3, r1
 8008834:	0010      	movs	r0, r2
 8008836:	0019      	movs	r1, r3
 8008838:	2200      	movs	r2, #0
 800883a:	4b09      	ldr	r3, [pc, #36]	; (8008860 <_sine+0xb0>)
 800883c:	f7f8 faee 	bl	8000e1c <__aeabi_dadd>
 8008840:	0002      	movs	r2, r0
 8008842:	000b      	movs	r3, r1
 8008844:	0010      	movs	r0, r2
 8008846:	0019      	movs	r1, r3
 8008848:	f7fa fb0e 	bl	8002e68 <__aeabi_d2f>
 800884c:	1c03      	adds	r3, r0, #0
}
 800884e:	1c18      	adds	r0, r3, #0
 8008850:	b007      	add	sp, #28
 8008852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008854:	54442d18 	.word	0x54442d18
 8008858:	401921fb 	.word	0x401921fb
 800885c:	40490000 	.word	0x40490000
 8008860:	3fe00000 	.word	0x3fe00000
	...

08008870 <_compressed_sine>:

float _compressed_sine(float tick_f, float frequency, float phase, float smoothness) {
 8008870:	b500      	push	{lr}
 8008872:	b087      	sub	sp, #28
 8008874:	9003      	str	r0, [sp, #12]
 8008876:	9102      	str	r1, [sp, #8]
 8008878:	9201      	str	r2, [sp, #4]
 800887a:	9300      	str	r3, [sp, #0]
    float sine = _sine(tick_f, frequency, phase);
 800887c:	9a01      	ldr	r2, [sp, #4]
 800887e:	9902      	ldr	r1, [sp, #8]
 8008880:	9b03      	ldr	r3, [sp, #12]
 8008882:	1c18      	adds	r0, r3, #0
 8008884:	f7ff ff94 	bl	80087b0 <_sine>
 8008888:	1c03      	adds	r3, r0, #0
 800888a:	9305      	str	r3, [sp, #20]
    return _compressor(sine, smoothness);
 800888c:	9a00      	ldr	r2, [sp, #0]
 800888e:	9b05      	ldr	r3, [sp, #20]
 8008890:	1c11      	adds	r1, r2, #0
 8008892:	1c18      	adds	r0, r3, #0
 8008894:	f7ff ff4c 	bl	8008730 <_compressor>
 8008898:	1c03      	adds	r3, r0, #0
}
 800889a:	1c18      	adds	r0, r3, #0
 800889c:	b007      	add	sp, #28
 800889e:	bd00      	pop	{pc}

080088a0 <waber>:

float waber(uint32_t tick, wabercfg_t* cfg) {
 80088a0:	b500      	push	{lr}
 80088a2:	b08b      	sub	sp, #44	; 0x2c
 80088a4:	9001      	str	r0, [sp, #4]
 80088a6:	9100      	str	r1, [sp, #0]
    float phase = cfg->phase;
 80088a8:	9b00      	ldr	r3, [sp, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	9309      	str	r3, [sp, #36]	; 0x24
    float depth = cfg->depth;
 80088ae:	9b00      	ldr	r3, [sp, #0]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	9308      	str	r3, [sp, #32]
    float frequency = cfg->frequency;
 80088b4:	9b00      	ldr	r3, [sp, #0]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	9307      	str	r3, [sp, #28]
    float brightness = cfg->brightness;
 80088ba:	9b00      	ldr	r3, [sp, #0]
 80088bc:	68db      	ldr	r3, [r3, #12]
 80088be:	9306      	str	r3, [sp, #24]
    float smoothness = cfg->smoothness;
 80088c0:	9b00      	ldr	r3, [sp, #0]
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	9305      	str	r3, [sp, #20]
    float tick_f = (float) tick;
 80088c6:	9801      	ldr	r0, [sp, #4]
 80088c8:	f7fa fa4a 	bl	8002d60 <__aeabi_ui2f>
 80088cc:	1c03      	adds	r3, r0, #0
 80088ce:	9304      	str	r3, [sp, #16]


    float compressed_sine = _compressed_sine(tick_f, frequency, phase, smoothness);
 80088d0:	9b05      	ldr	r3, [sp, #20]
 80088d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088d4:	9907      	ldr	r1, [sp, #28]
 80088d6:	9804      	ldr	r0, [sp, #16]
 80088d8:	f7ff ffca 	bl	8008870 <_compressed_sine>
 80088dc:	1c03      	adds	r3, r0, #0
 80088de:	9303      	str	r3, [sp, #12]
    float waber = brightness * (1 + depth * (compressed_sine - 1));
 80088e0:	21fe      	movs	r1, #254	; 0xfe
 80088e2:	0589      	lsls	r1, r1, #22
 80088e4:	9803      	ldr	r0, [sp, #12]
 80088e6:	f7f8 f86b 	bl	80009c0 <__aeabi_fsub>
 80088ea:	1c03      	adds	r3, r0, #0
 80088ec:	9908      	ldr	r1, [sp, #32]
 80088ee:	1c18      	adds	r0, r3, #0
 80088f0:	f7f7 ff4c 	bl	800078c <__aeabi_fmul>
 80088f4:	1c03      	adds	r3, r0, #0
 80088f6:	21fe      	movs	r1, #254	; 0xfe
 80088f8:	0589      	lsls	r1, r1, #22
 80088fa:	1c18      	adds	r0, r3, #0
 80088fc:	f7f7 fcec 	bl	80002d8 <__aeabi_fadd>
 8008900:	1c03      	adds	r3, r0, #0
 8008902:	1c19      	adds	r1, r3, #0
 8008904:	9806      	ldr	r0, [sp, #24]
 8008906:	f7f7 ff41 	bl	800078c <__aeabi_fmul>
 800890a:	1c03      	adds	r3, r0, #0
 800890c:	9302      	str	r3, [sp, #8]
    return waber;
 800890e:	9b02      	ldr	r3, [sp, #8]
 8008910:	1c18      	adds	r0, r3, #0
 8008912:	b00b      	add	sp, #44	; 0x2c
 8008914:	bd00      	pop	{pc}
 8008916:	46c0      	nop			; (mov r8, r8)
	...

08008920 <port_timer_get_time.lto_priv.4>:
static inline systime_t port_timer_get_time(void) {
 8008920:	b510      	push	{r4, lr}
  return stGetCounter();
 8008922:	f7fa fc25 	bl	8003170 <stGetCounter>
 8008926:	0003      	movs	r3, r0
}
 8008928:	0018      	movs	r0, r3
 800892a:	bd10      	pop	{r4, pc}
 800892c:	0000      	movs	r0, r0
	...

08008930 <chVTGetSystemTimeX.lto_priv.4>:
static inline systime_t chVTGetSystemTimeX(void) {
 8008930:	b510      	push	{r4, lr}
  return port_timer_get_time();
 8008932:	f7ff fff5 	bl	8008920 <port_timer_get_time.lto_priv.4>
 8008936:	0003      	movs	r3, r0
}
 8008938:	0018      	movs	r0, r3
 800893a:	bd10      	pop	{r4, pc}
 800893c:	0000      	movs	r0, r0
	...

08008940 <chRegSetThreadName.lto_priv.2>:
static inline void chRegSetThreadName(const char *name) {
 8008940:	b082      	sub	sp, #8
 8008942:	9001      	str	r0, [sp, #4]
  __sch_get_currthread()->name = name;
 8008944:	4b02      	ldr	r3, [pc, #8]	; (8008950 <chRegSetThreadName.lto_priv.2+0x10>)
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	9a01      	ldr	r2, [sp, #4]
 800894a:	61da      	str	r2, [r3, #28]
}
 800894c:	b002      	add	sp, #8
 800894e:	4770      	bx	lr
 8008950:	20000958 	.word	0x20000958
	...

08008960 <waberThread1>:
void led_setBrightness(uint16_t dutycycle) {
    chprintf((BaseSequentialStream*) &SD2, "Waber: %ld\n\r", dutycycle);
}

static THD_WORKING_AREA(waberThread, 1024);
static THD_FUNCTION(waberThread1, arg) {
 8008960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008962:	46ce      	mov	lr, r9
 8008964:	4647      	mov	r7, r8
 8008966:	b580      	push	{r7, lr}
 8008968:	b0c5      	sub	sp, #276	; 0x114
 800896a:	9013      	str	r0, [sp, #76]	; 0x4c
    (void)arg;
    chRegSetThreadName("waberthread1");
 800896c:	4be2      	ldr	r3, [pc, #904]	; (8008cf8 <waberThread1+0x398>)
 800896e:	0018      	movs	r0, r3
 8008970:	f7ff ffe6 	bl	8008940 <chRegSetThreadName.lto_priv.2>
    systime_t time = chVTGetSystemTimeX();
 8008974:	24f6      	movs	r4, #246	; 0xf6
 8008976:	ab06      	add	r3, sp, #24
 8008978:	469c      	mov	ip, r3
 800897a:	4464      	add	r4, ip
 800897c:	f7ff ffd8 	bl	8008930 <chVTGetSystemTimeX.lto_priv.4>
 8008980:	0003      	movs	r3, r0
 8008982:	8023      	strh	r3, [r4, #0]
    float brightness[6] = {0};
 8008984:	ab39      	add	r3, sp, #228	; 0xe4
 8008986:	0018      	movs	r0, r3
 8008988:	2318      	movs	r3, #24
 800898a:	001a      	movs	r2, r3
 800898c:	2100      	movs	r1, #0
 800898e:	f001 fc47 	bl	800a220 <memset>
    uint32_t tick = 0;
 8008992:	2300      	movs	r3, #0
 8008994:	9342      	str	r3, [sp, #264]	; 0x108
    wabercfg_t cfg[6];
    cfg[0].phase = 0;
 8008996:	ab1b      	add	r3, sp, #108	; 0x6c
 8008998:	2200      	movs	r2, #0
 800899a:	601a      	str	r2, [r3, #0]
    cfg[0].depth = 1;
 800899c:	ab1b      	add	r3, sp, #108	; 0x6c
 800899e:	22fe      	movs	r2, #254	; 0xfe
 80089a0:	0592      	lsls	r2, r2, #22
 80089a2:	605a      	str	r2, [r3, #4]
    cfg[0].frequency = 1;
 80089a4:	ab1b      	add	r3, sp, #108	; 0x6c
 80089a6:	22fe      	movs	r2, #254	; 0xfe
 80089a8:	0592      	lsls	r2, r2, #22
 80089aa:	609a      	str	r2, [r3, #8]
    cfg[0].brightness = 1;
 80089ac:	ab1b      	add	r3, sp, #108	; 0x6c
 80089ae:	22fe      	movs	r2, #254	; 0xfe
 80089b0:	0592      	lsls	r2, r2, #22
 80089b2:	60da      	str	r2, [r3, #12]
    cfg[0].smoothness = 4;
 80089b4:	ab1b      	add	r3, sp, #108	; 0x6c
 80089b6:	2281      	movs	r2, #129	; 0x81
 80089b8:	05d2      	lsls	r2, r2, #23
 80089ba:	611a      	str	r2, [r3, #16]

    cfg[1].phase = 0;
 80089bc:	ab1b      	add	r3, sp, #108	; 0x6c
 80089be:	2200      	movs	r2, #0
 80089c0:	615a      	str	r2, [r3, #20]
    cfg[1].depth = 1;
 80089c2:	ab1b      	add	r3, sp, #108	; 0x6c
 80089c4:	22fe      	movs	r2, #254	; 0xfe
 80089c6:	0592      	lsls	r2, r2, #22
 80089c8:	619a      	str	r2, [r3, #24]
    cfg[1].frequency = 0.2;
 80089ca:	ab1b      	add	r3, sp, #108	; 0x6c
 80089cc:	4acb      	ldr	r2, [pc, #812]	; (8008cfc <waberThread1+0x39c>)
 80089ce:	61da      	str	r2, [r3, #28]
    cfg[1].brightness = 1;
 80089d0:	ab1b      	add	r3, sp, #108	; 0x6c
 80089d2:	22fe      	movs	r2, #254	; 0xfe
 80089d4:	0592      	lsls	r2, r2, #22
 80089d6:	621a      	str	r2, [r3, #32]
    cfg[1].smoothness = 2;
 80089d8:	ab1b      	add	r3, sp, #108	; 0x6c
 80089da:	2280      	movs	r2, #128	; 0x80
 80089dc:	05d2      	lsls	r2, r2, #23
 80089de:	625a      	str	r2, [r3, #36]	; 0x24

    cfg[2].phase = 2;
 80089e0:	ab1b      	add	r3, sp, #108	; 0x6c
 80089e2:	2280      	movs	r2, #128	; 0x80
 80089e4:	05d2      	lsls	r2, r2, #23
 80089e6:	629a      	str	r2, [r3, #40]	; 0x28
    cfg[2].depth = 1;
 80089e8:	ab1b      	add	r3, sp, #108	; 0x6c
 80089ea:	22fe      	movs	r2, #254	; 0xfe
 80089ec:	0592      	lsls	r2, r2, #22
 80089ee:	62da      	str	r2, [r3, #44]	; 0x2c
    cfg[2].frequency = 0.2;
 80089f0:	ab1b      	add	r3, sp, #108	; 0x6c
 80089f2:	4ac2      	ldr	r2, [pc, #776]	; (8008cfc <waberThread1+0x39c>)
 80089f4:	631a      	str	r2, [r3, #48]	; 0x30
    cfg[2].brightness = 1;
 80089f6:	ab1b      	add	r3, sp, #108	; 0x6c
 80089f8:	22fe      	movs	r2, #254	; 0xfe
 80089fa:	0592      	lsls	r2, r2, #22
 80089fc:	635a      	str	r2, [r3, #52]	; 0x34
    cfg[2].smoothness = 2;
 80089fe:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a00:	2280      	movs	r2, #128	; 0x80
 8008a02:	05d2      	lsls	r2, r2, #23
 8008a04:	639a      	str	r2, [r3, #56]	; 0x38

    cfg[3].phase = 0;
 8008a06:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a08:	2200      	movs	r2, #0
 8008a0a:	63da      	str	r2, [r3, #60]	; 0x3c
    cfg[3].depth = 0.1;
 8008a0c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a0e:	4abc      	ldr	r2, [pc, #752]	; (8008d00 <waberThread1+0x3a0>)
 8008a10:	641a      	str	r2, [r3, #64]	; 0x40
    cfg[3].frequency = 0.2;
 8008a12:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a14:	4ab9      	ldr	r2, [pc, #740]	; (8008cfc <waberThread1+0x39c>)
 8008a16:	645a      	str	r2, [r3, #68]	; 0x44
    cfg[3].brightness = 1;
 8008a18:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a1a:	22fe      	movs	r2, #254	; 0xfe
 8008a1c:	0592      	lsls	r2, r2, #22
 8008a1e:	649a      	str	r2, [r3, #72]	; 0x48
    cfg[3].smoothness = 2;
 8008a20:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a22:	2280      	movs	r2, #128	; 0x80
 8008a24:	05d2      	lsls	r2, r2, #23
 8008a26:	64da      	str	r2, [r3, #76]	; 0x4c

    cfg[4].phase = 0;
 8008a28:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	651a      	str	r2, [r3, #80]	; 0x50
    cfg[4].depth = 1;
 8008a2e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a30:	22fe      	movs	r2, #254	; 0xfe
 8008a32:	0592      	lsls	r2, r2, #22
 8008a34:	655a      	str	r2, [r3, #84]	; 0x54
    cfg[4].frequency = 1;
 8008a36:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a38:	22fe      	movs	r2, #254	; 0xfe
 8008a3a:	0592      	lsls	r2, r2, #22
 8008a3c:	659a      	str	r2, [r3, #88]	; 0x58
    cfg[4].brightness = 1;
 8008a3e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a40:	22fe      	movs	r2, #254	; 0xfe
 8008a42:	0592      	lsls	r2, r2, #22
 8008a44:	65da      	str	r2, [r3, #92]	; 0x5c
    cfg[4].smoothness = 2;
 8008a46:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a48:	2280      	movs	r2, #128	; 0x80
 8008a4a:	05d2      	lsls	r2, r2, #23
 8008a4c:	661a      	str	r2, [r3, #96]	; 0x60

    cfg[5].phase = 0;
 8008a4e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a50:	2200      	movs	r2, #0
 8008a52:	665a      	str	r2, [r3, #100]	; 0x64
    cfg[5].depth = 1;
 8008a54:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a56:	22fe      	movs	r2, #254	; 0xfe
 8008a58:	0592      	lsls	r2, r2, #22
 8008a5a:	669a      	str	r2, [r3, #104]	; 0x68
    cfg[5].frequency = 0.5;
 8008a5c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a5e:	22fc      	movs	r2, #252	; 0xfc
 8008a60:	0592      	lsls	r2, r2, #22
 8008a62:	66da      	str	r2, [r3, #108]	; 0x6c
    cfg[5].brightness = 0.5;
 8008a64:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a66:	22fc      	movs	r2, #252	; 0xfc
 8008a68:	0592      	lsls	r2, r2, #22
 8008a6a:	671a      	str	r2, [r3, #112]	; 0x70
    cfg[5].smoothness = 2;
 8008a6c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a6e:	2280      	movs	r2, #128	; 0x80
 8008a70:	05d2      	lsls	r2, r2, #23
 8008a72:	675a      	str	r2, [r3, #116]	; 0x74

    systime_t time_start = 0;
 8008a74:	23ea      	movs	r3, #234	; 0xea
 8008a76:	aa06      	add	r2, sp, #24
 8008a78:	4694      	mov	ip, r2
 8008a7a:	4463      	add	r3, ip
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	801a      	strh	r2, [r3, #0]
    systime_t time_needed = 0;
 8008a80:	ab40      	add	r3, sp, #256	; 0x100
 8008a82:	2200      	movs	r2, #0
 8008a84:	801a      	strh	r2, [r3, #0]
    systime_t time_available = TIME_MS2I(WABER_TICK_MS);
 8008a86:	23e6      	movs	r3, #230	; 0xe6
 8008a88:	aa06      	add	r2, sp, #24
 8008a8a:	4694      	mov	ip, r2
 8008a8c:	4463      	add	r3, ip
 8008a8e:	22c8      	movs	r2, #200	; 0xc8
 8008a90:	801a      	strh	r2, [r3, #0]
    systime_t time_max = 0;
 8008a92:	23ee      	movs	r3, #238	; 0xee
 8008a94:	aa06      	add	r2, sp, #24
 8008a96:	4694      	mov	ip, r2
 8008a98:	4463      	add	r3, ip
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	801a      	strh	r2, [r3, #0]
    float brightness_max[6] = {0};  // just to use the dc
 8008a9e:	ab15      	add	r3, sp, #84	; 0x54
 8008aa0:	0018      	movs	r0, r3
 8008aa2:	2318      	movs	r3, #24
 8008aa4:	001a      	movs	r2, r3
 8008aa6:	2100      	movs	r1, #0
 8008aa8:	f001 fbba 	bl	800a220 <memset>
    while (true) {
        led_string_setBrightness(1, brightness[0]);
 8008aac:	ab39      	add	r3, sp, #228	; 0xe4
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	1c19      	adds	r1, r3, #0
 8008ab2:	2001      	movs	r0, #1
 8008ab4:	f000 f954 	bl	8008d60 <led_string_setBrightness>
        led_string_setBrightness(2, brightness[1]);
 8008ab8:	ab39      	add	r3, sp, #228	; 0xe4
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	1c19      	adds	r1, r3, #0
 8008abe:	2002      	movs	r0, #2
 8008ac0:	f000 f94e 	bl	8008d60 <led_string_setBrightness>
        led_string_setBrightness(3, brightness[2]);
 8008ac4:	ab39      	add	r3, sp, #228	; 0xe4
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	1c19      	adds	r1, r3, #0
 8008aca:	2003      	movs	r0, #3
 8008acc:	f000 f948 	bl	8008d60 <led_string_setBrightness>
        led_string_setBrightness(4, brightness[3]);
 8008ad0:	ab39      	add	r3, sp, #228	; 0xe4
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	1c19      	adds	r1, r3, #0
 8008ad6:	2004      	movs	r0, #4
 8008ad8:	f000 f942 	bl	8008d60 <led_string_setBrightness>
        time_start = chVTGetSystemTimeX();
 8008adc:	24ea      	movs	r4, #234	; 0xea
 8008ade:	ab06      	add	r3, sp, #24
 8008ae0:	469c      	mov	ip, r3
 8008ae2:	4464      	add	r4, ip
 8008ae4:	f7ff ff24 	bl	8008930 <chVTGetSystemTimeX.lto_priv.4>
 8008ae8:	0003      	movs	r3, r0
 8008aea:	8023      	strh	r3, [r4, #0]
        time += TIME_MS2I(WABER_TICK_MS);
 8008aec:	23f6      	movs	r3, #246	; 0xf6
 8008aee:	aa06      	add	r2, sp, #24
 8008af0:	4694      	mov	ip, r2
 8008af2:	4463      	add	r3, ip
 8008af4:	22f6      	movs	r2, #246	; 0xf6
 8008af6:	a906      	add	r1, sp, #24
 8008af8:	468c      	mov	ip, r1
 8008afa:	4462      	add	r2, ip
 8008afc:	8812      	ldrh	r2, [r2, #0]
 8008afe:	32c8      	adds	r2, #200	; 0xc8
 8008b00:	801a      	strh	r2, [r3, #0]
        //led_setBrightness(brightness);
        brightness[0] = waber(tick, &cfg[0]);
 8008b02:	aa1b      	add	r2, sp, #108	; 0x6c
 8008b04:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b06:	0011      	movs	r1, r2
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7ff fec9 	bl	80088a0 <waber>
 8008b0e:	1c02      	adds	r2, r0, #0
 8008b10:	ab39      	add	r3, sp, #228	; 0xe4
 8008b12:	601a      	str	r2, [r3, #0]
        brightness[1] = waber(tick, &cfg[1]);
 8008b14:	ab1b      	add	r3, sp, #108	; 0x6c
 8008b16:	3314      	adds	r3, #20
 8008b18:	001a      	movs	r2, r3
 8008b1a:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b1c:	0011      	movs	r1, r2
 8008b1e:	0018      	movs	r0, r3
 8008b20:	f7ff febe 	bl	80088a0 <waber>
 8008b24:	1c02      	adds	r2, r0, #0
 8008b26:	ab39      	add	r3, sp, #228	; 0xe4
 8008b28:	605a      	str	r2, [r3, #4]
        brightness[2] = waber(tick, &cfg[2]);
 8008b2a:	ab1b      	add	r3, sp, #108	; 0x6c
 8008b2c:	3328      	adds	r3, #40	; 0x28
 8008b2e:	001a      	movs	r2, r3
 8008b30:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b32:	0011      	movs	r1, r2
 8008b34:	0018      	movs	r0, r3
 8008b36:	f7ff feb3 	bl	80088a0 <waber>
 8008b3a:	1c02      	adds	r2, r0, #0
 8008b3c:	ab39      	add	r3, sp, #228	; 0xe4
 8008b3e:	609a      	str	r2, [r3, #8]
        brightness[3] = waber(tick, &cfg[3]);
 8008b40:	ab1b      	add	r3, sp, #108	; 0x6c
 8008b42:	333c      	adds	r3, #60	; 0x3c
 8008b44:	001a      	movs	r2, r3
 8008b46:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b48:	0011      	movs	r1, r2
 8008b4a:	0018      	movs	r0, r3
 8008b4c:	f7ff fea8 	bl	80088a0 <waber>
 8008b50:	1c02      	adds	r2, r0, #0
 8008b52:	ab39      	add	r3, sp, #228	; 0xe4
 8008b54:	60da      	str	r2, [r3, #12]
        brightness[4] = waber(tick, &cfg[4]);
 8008b56:	ab1b      	add	r3, sp, #108	; 0x6c
 8008b58:	3350      	adds	r3, #80	; 0x50
 8008b5a:	001a      	movs	r2, r3
 8008b5c:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b5e:	0011      	movs	r1, r2
 8008b60:	0018      	movs	r0, r3
 8008b62:	f7ff fe9d 	bl	80088a0 <waber>
 8008b66:	1c02      	adds	r2, r0, #0
 8008b68:	ab39      	add	r3, sp, #228	; 0xe4
 8008b6a:	611a      	str	r2, [r3, #16]
        brightness[5] = waber(tick, &cfg[5]);
 8008b6c:	ab1b      	add	r3, sp, #108	; 0x6c
 8008b6e:	3364      	adds	r3, #100	; 0x64
 8008b70:	001a      	movs	r2, r3
 8008b72:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b74:	0011      	movs	r1, r2
 8008b76:	0018      	movs	r0, r3
 8008b78:	f7ff fe92 	bl	80088a0 <waber>
 8008b7c:	1c02      	adds	r2, r0, #0
 8008b7e:	ab39      	add	r3, sp, #228	; 0xe4
 8008b80:	615a      	str	r2, [r3, #20]
        tick++;
 8008b82:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008b84:	3301      	adds	r3, #1
 8008b86:	9342      	str	r3, [sp, #264]	; 0x108
        time_needed = chVTGetSystemTimeX() - time_start;
 8008b88:	f7ff fed2 	bl	8008930 <chVTGetSystemTimeX.lto_priv.4>
 8008b8c:	0003      	movs	r3, r0
 8008b8e:	0019      	movs	r1, r3
 8008b90:	ab40      	add	r3, sp, #256	; 0x100
 8008b92:	22ea      	movs	r2, #234	; 0xea
 8008b94:	a806      	add	r0, sp, #24
 8008b96:	4684      	mov	ip, r0
 8008b98:	4462      	add	r2, ip
 8008b9a:	8812      	ldrh	r2, [r2, #0]
 8008b9c:	1a8a      	subs	r2, r1, r2
 8008b9e:	801a      	strh	r2, [r3, #0]
        if (time_needed > time_max) {
 8008ba0:	aa40      	add	r2, sp, #256	; 0x100
 8008ba2:	23ee      	movs	r3, #238	; 0xee
 8008ba4:	a906      	add	r1, sp, #24
 8008ba6:	468c      	mov	ip, r1
 8008ba8:	4463      	add	r3, ip
 8008baa:	8812      	ldrh	r2, [r2, #0]
 8008bac:	881b      	ldrh	r3, [r3, #0]
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d906      	bls.n	8008bc0 <waberThread1+0x260>
            time_max = time_needed;
 8008bb2:	23ee      	movs	r3, #238	; 0xee
 8008bb4:	aa06      	add	r2, sp, #24
 8008bb6:	4694      	mov	ip, r2
 8008bb8:	4463      	add	r3, ip
 8008bba:	aa40      	add	r2, sp, #256	; 0x100
 8008bbc:	8812      	ldrh	r2, [r2, #0]
 8008bbe:	801a      	strh	r2, [r3, #0]
        }
        for (uint8_t c = 0; c < 6; c++) {
 8008bc0:	23ed      	movs	r3, #237	; 0xed
 8008bc2:	aa06      	add	r2, sp, #24
 8008bc4:	4694      	mov	ip, r2
 8008bc6:	4463      	add	r3, ip
 8008bc8:	2200      	movs	r2, #0
 8008bca:	701a      	strb	r2, [r3, #0]
 8008bcc:	e02f      	b.n	8008c2e <waberThread1+0x2ce>
            if (brightness[c] > brightness_max[c]) {
 8008bce:	23ed      	movs	r3, #237	; 0xed
 8008bd0:	aa06      	add	r2, sp, #24
 8008bd2:	4694      	mov	ip, r2
 8008bd4:	4463      	add	r3, ip
 8008bd6:	781a      	ldrb	r2, [r3, #0]
 8008bd8:	ab39      	add	r3, sp, #228	; 0xe4
 8008bda:	0092      	lsls	r2, r2, #2
 8008bdc:	58d0      	ldr	r0, [r2, r3]
 8008bde:	23ed      	movs	r3, #237	; 0xed
 8008be0:	aa06      	add	r2, sp, #24
 8008be2:	4694      	mov	ip, r2
 8008be4:	4463      	add	r3, ip
 8008be6:	781a      	ldrb	r2, [r3, #0]
 8008be8:	ab15      	add	r3, sp, #84	; 0x54
 8008bea:	0092      	lsls	r2, r2, #2
 8008bec:	58d3      	ldr	r3, [r2, r3]
 8008bee:	1c19      	adds	r1, r3, #0
 8008bf0:	f7f7 fb5e 	bl	80002b0 <__aeabi_fcmpgt>
 8008bf4:	1e03      	subs	r3, r0, #0
 8008bf6:	d00f      	beq.n	8008c18 <waberThread1+0x2b8>
                brightness_max[c] = brightness[c];
 8008bf8:	23ed      	movs	r3, #237	; 0xed
 8008bfa:	aa06      	add	r2, sp, #24
 8008bfc:	4694      	mov	ip, r2
 8008bfe:	4463      	add	r3, ip
 8008c00:	7819      	ldrb	r1, [r3, #0]
 8008c02:	23ed      	movs	r3, #237	; 0xed
 8008c04:	aa06      	add	r2, sp, #24
 8008c06:	4694      	mov	ip, r2
 8008c08:	4463      	add	r3, ip
 8008c0a:	781a      	ldrb	r2, [r3, #0]
 8008c0c:	ab39      	add	r3, sp, #228	; 0xe4
 8008c0e:	0089      	lsls	r1, r1, #2
 8008c10:	58c9      	ldr	r1, [r1, r3]
 8008c12:	ab15      	add	r3, sp, #84	; 0x54
 8008c14:	0092      	lsls	r2, r2, #2
 8008c16:	50d1      	str	r1, [r2, r3]
        for (uint8_t c = 0; c < 6; c++) {
 8008c18:	23ed      	movs	r3, #237	; 0xed
 8008c1a:	aa06      	add	r2, sp, #24
 8008c1c:	4694      	mov	ip, r2
 8008c1e:	4463      	add	r3, ip
 8008c20:	781a      	ldrb	r2, [r3, #0]
 8008c22:	23ed      	movs	r3, #237	; 0xed
 8008c24:	a906      	add	r1, sp, #24
 8008c26:	468c      	mov	ip, r1
 8008c28:	4463      	add	r3, ip
 8008c2a:	3201      	adds	r2, #1
 8008c2c:	701a      	strb	r2, [r3, #0]
 8008c2e:	23ed      	movs	r3, #237	; 0xed
 8008c30:	aa06      	add	r2, sp, #24
 8008c32:	4694      	mov	ip, r2
 8008c34:	4463      	add	r3, ip
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	2b05      	cmp	r3, #5
 8008c3a:	d9c8      	bls.n	8008bce <waberThread1+0x26e>
            }
        }
        if (tick % 50 == 0) {
 8008c3c:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8008c3e:	2132      	movs	r1, #50	; 0x32
 8008c40:	0018      	movs	r0, r3
 8008c42:	f7f9 ff45 	bl	8002ad0 <__aeabi_uidivmod>
 8008c46:	1e0b      	subs	r3, r1, #0
 8008c48:	d14d      	bne.n	8008ce6 <waberThread1+0x386>
            chprintf((BaseSequentialStream*) &SD2, "Maximum Time needed: %d of %d: [%f, %f, %f, %f, %f, %f]\n\r", time_max, time_available, brightness[0], brightness[1], brightness[2], brightness[3], brightness[4], brightness[5]);
 8008c4a:	23ee      	movs	r3, #238	; 0xee
 8008c4c:	aa06      	add	r2, sp, #24
 8008c4e:	4694      	mov	ip, r2
 8008c50:	4463      	add	r3, ip
 8008c52:	881b      	ldrh	r3, [r3, #0]
 8008c54:	4698      	mov	r8, r3
 8008c56:	23e6      	movs	r3, #230	; 0xe6
 8008c58:	aa06      	add	r2, sp, #24
 8008c5a:	4694      	mov	ip, r2
 8008c5c:	4463      	add	r3, ip
 8008c5e:	881b      	ldrh	r3, [r3, #0]
 8008c60:	4699      	mov	r9, r3
 8008c62:	ab39      	add	r3, sp, #228	; 0xe4
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	1c18      	adds	r0, r3, #0
 8008c68:	f7fa f8b6 	bl	8002dd8 <__aeabi_f2d>
 8008c6c:	0004      	movs	r4, r0
 8008c6e:	000d      	movs	r5, r1
 8008c70:	ab39      	add	r3, sp, #228	; 0xe4
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	1c18      	adds	r0, r3, #0
 8008c76:	f7fa f8af 	bl	8002dd8 <__aeabi_f2d>
 8008c7a:	0006      	movs	r6, r0
 8008c7c:	000f      	movs	r7, r1
 8008c7e:	ab39      	add	r3, sp, #228	; 0xe4
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	1c18      	adds	r0, r3, #0
 8008c84:	f7fa f8a8 	bl	8002dd8 <__aeabi_f2d>
 8008c88:	900c      	str	r0, [sp, #48]	; 0x30
 8008c8a:	910d      	str	r1, [sp, #52]	; 0x34
 8008c8c:	ab39      	add	r3, sp, #228	; 0xe4
 8008c8e:	68db      	ldr	r3, [r3, #12]
 8008c90:	1c18      	adds	r0, r3, #0
 8008c92:	f7fa f8a1 	bl	8002dd8 <__aeabi_f2d>
 8008c96:	900e      	str	r0, [sp, #56]	; 0x38
 8008c98:	910f      	str	r1, [sp, #60]	; 0x3c
 8008c9a:	ab39      	add	r3, sp, #228	; 0xe4
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	1c18      	adds	r0, r3, #0
 8008ca0:	f7fa f89a 	bl	8002dd8 <__aeabi_f2d>
 8008ca4:	9010      	str	r0, [sp, #64]	; 0x40
 8008ca6:	9111      	str	r1, [sp, #68]	; 0x44
 8008ca8:	ab39      	add	r3, sp, #228	; 0xe4
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	1c18      	adds	r0, r3, #0
 8008cae:	f7fa f893 	bl	8002dd8 <__aeabi_f2d>
 8008cb2:	0002      	movs	r2, r0
 8008cb4:	000b      	movs	r3, r1
 8008cb6:	4913      	ldr	r1, [pc, #76]	; (8008d04 <waberThread1+0x3a4>)
 8008cb8:	4813      	ldr	r0, [pc, #76]	; (8008d08 <waberThread1+0x3a8>)
 8008cba:	920a      	str	r2, [sp, #40]	; 0x28
 8008cbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cbe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008cc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008cc2:	9208      	str	r2, [sp, #32]
 8008cc4:	9309      	str	r3, [sp, #36]	; 0x24
 8008cc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cca:	9206      	str	r2, [sp, #24]
 8008ccc:	9307      	str	r3, [sp, #28]
 8008cce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008cd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cd2:	9204      	str	r2, [sp, #16]
 8008cd4:	9305      	str	r3, [sp, #20]
 8008cd6:	9602      	str	r6, [sp, #8]
 8008cd8:	9703      	str	r7, [sp, #12]
 8008cda:	9400      	str	r4, [sp, #0]
 8008cdc:	9501      	str	r5, [sp, #4]
 8008cde:	464b      	mov	r3, r9
 8008ce0:	4642      	mov	r2, r8
 8008ce2:	f7ff fcdd 	bl	80086a0 <chprintf>
        }
        chThdSleepUntil(time);
 8008ce6:	23f6      	movs	r3, #246	; 0xf6
 8008ce8:	aa06      	add	r2, sp, #24
 8008cea:	4694      	mov	ip, r2
 8008cec:	4463      	add	r3, ip
 8008cee:	881b      	ldrh	r3, [r3, #0]
 8008cf0:	0018      	movs	r0, r3
 8008cf2:	f7fd fd0d 	bl	8006710 <chThdSleepUntil>
 8008cf6:	e6d9      	b.n	8008aac <waberThread1+0x14c>
 8008cf8:	0800af54 	.word	0x0800af54
 8008cfc:	3e4ccccd 	.word	0x3e4ccccd
 8008d00:	3dcccccd 	.word	0x3dcccccd
 8008d04:	0800af64 	.word	0x0800af64
 8008d08:	200008d0 	.word	0x200008d0
 8008d0c:	00000000 	.word	0x00000000

08008d10 <waberthread_init>:
    }
}

void waberthread_init(void) {
 8008d10:	b500      	push	{lr}
 8008d12:	b083      	sub	sp, #12
    chThdCreateStatic(waberThread, sizeof(waberThread), HIGHPRIO, waberThread1, NULL);
 8008d14:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <waberthread_init+0x1c>)
 8008d16:	229a      	movs	r2, #154	; 0x9a
 8008d18:	00d1      	lsls	r1, r2, #3
 8008d1a:	4805      	ldr	r0, [pc, #20]	; (8008d30 <waberthread_init+0x20>)
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	9200      	str	r2, [sp, #0]
 8008d20:	22ff      	movs	r2, #255	; 0xff
 8008d22:	f7fd fbad 	bl	8006480 <chThdCreateStatic>
}
 8008d26:	b003      	add	sp, #12
 8008d28:	bd00      	pop	{pc}
 8008d2a:	46c0      	nop			; (mov r8, r8)
 8008d2c:	08008961 	.word	0x08008961
 8008d30:	20000b48 	.word	0x20000b48
	...

08008d40 <led_string_init>:
        0,
        0
};


void led_string_init(void) {
 8008d40:	b510      	push	{r4, lr}
    pwmStart(&PWMD1, &pwm1_cfg);
 8008d42:	4a03      	ldr	r2, [pc, #12]	; (8008d50 <led_string_init+0x10>)
 8008d44:	4b03      	ldr	r3, [pc, #12]	; (8008d54 <led_string_init+0x14>)
 8008d46:	0011      	movs	r1, r2
 8008d48:	0018      	movs	r0, r3
 8008d4a:	f7fa fe29 	bl	80039a0 <pwmStart>
}
 8008d4e:	bd10      	pop	{r4, pc}
 8008d50:	20000448 	.word	0x20000448
 8008d54:	200008b0 	.word	0x200008b0
	...

08008d60 <led_string_setBrightness>:

int led_string_setBrightness(uint8_t channel, float brightness) {
 8008d60:	b510      	push	{r4, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	0002      	movs	r2, r0
 8008d66:	9100      	str	r1, [sp, #0]
 8008d68:	466b      	mov	r3, sp
 8008d6a:	3307      	adds	r3, #7
 8008d6c:	701a      	strb	r2, [r3, #0]
    if (brightness > 1.0f || brightness < 0.0f) {
 8008d6e:	21fe      	movs	r1, #254	; 0xfe
 8008d70:	0589      	lsls	r1, r1, #22
 8008d72:	9800      	ldr	r0, [sp, #0]
 8008d74:	f7f7 fa9c 	bl	80002b0 <__aeabi_fcmpgt>
 8008d78:	1e03      	subs	r3, r0, #0
 8008d7a:	d105      	bne.n	8008d88 <led_string_setBrightness+0x28>
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	9800      	ldr	r0, [sp, #0]
 8008d80:	f7f7 fa82 	bl	8000288 <__aeabi_fcmplt>
 8008d84:	1e03      	subs	r3, r0, #0
 8008d86:	d002      	beq.n	8008d8e <led_string_setBrightness+0x2e>
        return -1;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	425b      	negs	r3, r3
 8008d8c:	e065      	b.n	8008e5a <led_string_setBrightness+0xfa>
    }
    uint16_t dutycycle = (uint16_t) (brightness * (float) UINT16_MAX);
 8008d8e:	4934      	ldr	r1, [pc, #208]	; (8008e60 <led_string_setBrightness+0x100>)
 8008d90:	9800      	ldr	r0, [sp, #0]
 8008d92:	f7f7 fcfb 	bl	800078c <__aeabi_fmul>
 8008d96:	1c03      	adds	r3, r0, #0
 8008d98:	240e      	movs	r4, #14
 8008d9a:	446c      	add	r4, sp
 8008d9c:	1c18      	adds	r0, r3, #0
 8008d9e:	f7f9 febb 	bl	8002b18 <__aeabi_f2uiz>
 8008da2:	0003      	movs	r3, r0
 8008da4:	8023      	strh	r3, [r4, #0]
    switch (channel) {
 8008da6:	466b      	mov	r3, sp
 8008da8:	3307      	adds	r3, #7
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	2b04      	cmp	r3, #4
 8008dae:	d03e      	beq.n	8008e2e <led_string_setBrightness+0xce>
 8008db0:	dc4f      	bgt.n	8008e52 <led_string_setBrightness+0xf2>
 8008db2:	2b03      	cmp	r3, #3
 8008db4:	d029      	beq.n	8008e0a <led_string_setBrightness+0xaa>
 8008db6:	dc4c      	bgt.n	8008e52 <led_string_setBrightness+0xf2>
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d002      	beq.n	8008dc2 <led_string_setBrightness+0x62>
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	d012      	beq.n	8008de6 <led_string_setBrightness+0x86>
 8008dc0:	e047      	b.n	8008e52 <led_string_setBrightness+0xf2>
        case 1:
            pwmEnableChannel(&PWMD1, 0, PWM_PERCENTAGE_TO_WIDTH(&PWMD1, dutycycle));
 8008dc2:	4b28      	ldr	r3, [pc, #160]	; (8008e64 <led_string_setBrightness+0x104>)
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	220e      	movs	r2, #14
 8008dc8:	446a      	add	r2, sp
 8008dca:	8812      	ldrh	r2, [r2, #0]
 8008dcc:	4353      	muls	r3, r2
 8008dce:	4926      	ldr	r1, [pc, #152]	; (8008e68 <led_string_setBrightness+0x108>)
 8008dd0:	0018      	movs	r0, r3
 8008dd2:	f7f9 fdf7 	bl	80029c4 <__udivsi3>
 8008dd6:	0003      	movs	r3, r0
 8008dd8:	001a      	movs	r2, r3
 8008dda:	4b22      	ldr	r3, [pc, #136]	; (8008e64 <led_string_setBrightness+0x104>)
 8008ddc:	2100      	movs	r1, #0
 8008dde:	0018      	movs	r0, r3
 8008de0:	f7fa fe2e 	bl	8003a40 <pwmEnableChannel>
 8008de4:	e038      	b.n	8008e58 <led_string_setBrightness+0xf8>
            break;
        case 2:
            pwmEnableChannel(&PWMD1, 1, PWM_PERCENTAGE_TO_WIDTH(&PWMD1, dutycycle));
 8008de6:	4b1f      	ldr	r3, [pc, #124]	; (8008e64 <led_string_setBrightness+0x104>)
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	220e      	movs	r2, #14
 8008dec:	446a      	add	r2, sp
 8008dee:	8812      	ldrh	r2, [r2, #0]
 8008df0:	4353      	muls	r3, r2
 8008df2:	491d      	ldr	r1, [pc, #116]	; (8008e68 <led_string_setBrightness+0x108>)
 8008df4:	0018      	movs	r0, r3
 8008df6:	f7f9 fde5 	bl	80029c4 <__udivsi3>
 8008dfa:	0003      	movs	r3, r0
 8008dfc:	001a      	movs	r2, r3
 8008dfe:	4b19      	ldr	r3, [pc, #100]	; (8008e64 <led_string_setBrightness+0x104>)
 8008e00:	2101      	movs	r1, #1
 8008e02:	0018      	movs	r0, r3
 8008e04:	f7fa fe1c 	bl	8003a40 <pwmEnableChannel>
 8008e08:	e026      	b.n	8008e58 <led_string_setBrightness+0xf8>
            break;
        case 3:
            pwmEnableChannel(&PWMD1, 2, PWM_PERCENTAGE_TO_WIDTH(&PWMD1, dutycycle));
 8008e0a:	4b16      	ldr	r3, [pc, #88]	; (8008e64 <led_string_setBrightness+0x104>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	220e      	movs	r2, #14
 8008e10:	446a      	add	r2, sp
 8008e12:	8812      	ldrh	r2, [r2, #0]
 8008e14:	4353      	muls	r3, r2
 8008e16:	4914      	ldr	r1, [pc, #80]	; (8008e68 <led_string_setBrightness+0x108>)
 8008e18:	0018      	movs	r0, r3
 8008e1a:	f7f9 fdd3 	bl	80029c4 <__udivsi3>
 8008e1e:	0003      	movs	r3, r0
 8008e20:	001a      	movs	r2, r3
 8008e22:	4b10      	ldr	r3, [pc, #64]	; (8008e64 <led_string_setBrightness+0x104>)
 8008e24:	2102      	movs	r1, #2
 8008e26:	0018      	movs	r0, r3
 8008e28:	f7fa fe0a 	bl	8003a40 <pwmEnableChannel>
 8008e2c:	e014      	b.n	8008e58 <led_string_setBrightness+0xf8>
            break;
        case 4:
            pwmEnableChannel(&PWMD1, 3, PWM_PERCENTAGE_TO_WIDTH(&PWMD1, dutycycle));
 8008e2e:	4b0d      	ldr	r3, [pc, #52]	; (8008e64 <led_string_setBrightness+0x104>)
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	220e      	movs	r2, #14
 8008e34:	446a      	add	r2, sp
 8008e36:	8812      	ldrh	r2, [r2, #0]
 8008e38:	4353      	muls	r3, r2
 8008e3a:	490b      	ldr	r1, [pc, #44]	; (8008e68 <led_string_setBrightness+0x108>)
 8008e3c:	0018      	movs	r0, r3
 8008e3e:	f7f9 fdc1 	bl	80029c4 <__udivsi3>
 8008e42:	0003      	movs	r3, r0
 8008e44:	001a      	movs	r2, r3
 8008e46:	4b07      	ldr	r3, [pc, #28]	; (8008e64 <led_string_setBrightness+0x104>)
 8008e48:	2103      	movs	r1, #3
 8008e4a:	0018      	movs	r0, r3
 8008e4c:	f7fa fdf8 	bl	8003a40 <pwmEnableChannel>
 8008e50:	e002      	b.n	8008e58 <led_string_setBrightness+0xf8>
            break;
        default:
            return -1;  // invalid channel
 8008e52:	2301      	movs	r3, #1
 8008e54:	425b      	negs	r3, r3
 8008e56:	e000      	b.n	8008e5a <led_string_setBrightness+0xfa>
    }
    return 0;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	0018      	movs	r0, r3
 8008e5c:	b004      	add	sp, #16
 8008e5e:	bd10      	pop	{r4, pc}
 8008e60:	477fff00 	.word	0x477fff00
 8008e64:	200008b0 	.word	0x200008b0
 8008e68:	00002710 	.word	0x00002710
 8008e6c:	00000000 	.word	0x00000000

08008e70 <chRegSetThreadName.lto_priv.3>:
static inline void chRegSetThreadName(const char *name) {
 8008e70:	b082      	sub	sp, #8
 8008e72:	9001      	str	r0, [sp, #4]
  __sch_get_currthread()->name = name;
 8008e74:	4b02      	ldr	r3, [pc, #8]	; (8008e80 <chRegSetThreadName.lto_priv.3+0x10>)
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	9a01      	ldr	r2, [sp, #4]
 8008e7a:	61da      	str	r2, [r3, #28]
}
 8008e7c:	b002      	add	sp, #8
 8008e7e:	4770      	bx	lr
 8008e80:	20000958 	.word	0x20000958
	...

08008e90 <Thread1>:

/*
 * Green LED blinker thread, times are in milliseconds.
 */
static THD_WORKING_AREA(waThread1, 128);
static THD_FUNCTION(Thread1, arg) {
 8008e90:	b500      	push	{lr}
 8008e92:	b083      	sub	sp, #12
 8008e94:	9001      	str	r0, [sp, #4]

  (void)arg;
  chRegSetThreadName("blinker");
 8008e96:	4b0b      	ldr	r3, [pc, #44]	; (8008ec4 <Thread1+0x34>)
 8008e98:	0018      	movs	r0, r3
 8008e9a:	f7ff ffe9 	bl	8008e70 <chRegSetThreadName.lto_priv.3>
  while (true) {
    palClearPad(GPIOA, GPIOA_LED_GREEN);
 8008e9e:	2390      	movs	r3, #144	; 0x90
 8008ea0:	05db      	lsls	r3, r3, #23
 8008ea2:	2220      	movs	r2, #32
 8008ea4:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(200);
 8008ea6:	23fa      	movs	r3, #250	; 0xfa
 8008ea8:	00db      	lsls	r3, r3, #3
 8008eaa:	0018      	movs	r0, r3
 8008eac:	f7fd fc20 	bl	80066f0 <chThdSleep>
    palSetPad(GPIOA, GPIOA_LED_GREEN);
 8008eb0:	2390      	movs	r3, #144	; 0x90
 8008eb2:	05db      	lsls	r3, r3, #23
 8008eb4:	2220      	movs	r2, #32
 8008eb6:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(200);
 8008eb8:	23fa      	movs	r3, #250	; 0xfa
 8008eba:	00db      	lsls	r3, r3, #3
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f7fd fc17 	bl	80066f0 <chThdSleep>
 8008ec2:	e7ec      	b.n	8008e9e <Thread1+0xe>
 8008ec4:	0800afa0 	.word	0x0800afa0
	...

08008ed0 <main>:


/*
 * Application entry point.
 */
int main(void) {
 8008ed0:	b500      	push	{lr}
 8008ed2:	b085      	sub	sp, #20
   * - HAL initialization, this also initializes the configured device drivers
   *   and performs the board-specific initializations.
   * - Kernel initialization, the main() function becomes a thread and the
   *   RTOS is active.
   */
  halInit();
 8008ed4:	f7fa f8ec 	bl	80030b0 <halInit>
  chSysInit();
 8008ed8:	f7fb feea 	bl	8004cb0 <chSysInit>
   */

  /*
   * Creates the blinker thread.
   */
  chThdCreateStatic(waThread1, sizeof(waThread1), NORMALPRIO, Thread1, NULL);
 8008edc:	4b0b      	ldr	r3, [pc, #44]	; (8008f0c <main+0x3c>)
 8008ede:	22a8      	movs	r2, #168	; 0xa8
 8008ee0:	0051      	lsls	r1, r2, #1
 8008ee2:	480b      	ldr	r0, [pc, #44]	; (8008f10 <main+0x40>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	9200      	str	r2, [sp, #0]
 8008ee8:	2280      	movs	r2, #128	; 0x80
 8008eea:	f7fd fac9 	bl	8006480 <chThdCreateStatic>

    /*
     * Normal main() thread activity, in this demo it does nothing except
     * sleeping in a loop and check the button state.
     */
    led_string_init();
 8008eee:	f7ff ff27 	bl	8008d40 <led_string_init>
    waberthread_init();
 8008ef2:	f7ff ff0d 	bl	8008d10 <waberthread_init>
    communicationThreads_init();
 8008ef6:	f7ff fbfb 	bl	80086f0 <communicationThreads_init>
    uint16_t brightness = 0;
 8008efa:	230e      	movs	r3, #14
 8008efc:	446b      	add	r3, sp
 8008efe:	2200      	movs	r2, #0
 8008f00:	801a      	strh	r2, [r3, #0]
    while (true) {
        chThdSleepMilliseconds(1);
 8008f02:	200a      	movs	r0, #10
 8008f04:	f7fd fbf4 	bl	80066f0 <chThdSleep>
 8008f08:	e7fb      	b.n	8008f02 <main+0x32>
 8008f0a:	46c0      	nop			; (mov r8, r8)
 8008f0c:	08008e91 	.word	0x08008e91
 8008f10:	20001018 	.word	0x20001018

08008f14 <sinf>:
 8008f14:	b500      	push	{lr}
 8008f16:	4a1d      	ldr	r2, [pc, #116]	; (8008f8c <sinf+0x78>)
 8008f18:	0043      	lsls	r3, r0, #1
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	085b      	lsrs	r3, r3, #1
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	dd1c      	ble.n	8008f5c <sinf+0x48>
 8008f22:	22ff      	movs	r2, #255	; 0xff
 8008f24:	05d2      	lsls	r2, r2, #23
 8008f26:	4293      	cmp	r3, r2
 8008f28:	db04      	blt.n	8008f34 <sinf+0x20>
 8008f2a:	1c01      	adds	r1, r0, #0
 8008f2c:	f7f7 fd48 	bl	80009c0 <__aeabi_fsub>
 8008f30:	b003      	add	sp, #12
 8008f32:	bd00      	pop	{pc}
 8008f34:	4669      	mov	r1, sp
 8008f36:	f000 fa19 	bl	800936c <__ieee754_rem_pio2f>
 8008f3a:	2303      	movs	r3, #3
 8008f3c:	9901      	ldr	r1, [sp, #4]
 8008f3e:	4018      	ands	r0, r3
 8008f40:	2801      	cmp	r0, #1
 8008f42:	d010      	beq.n	8008f66 <sinf+0x52>
 8008f44:	2802      	cmp	r0, #2
 8008f46:	d017      	beq.n	8008f78 <sinf+0x64>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d010      	beq.n	8008f6e <sinf+0x5a>
 8008f4c:	9800      	ldr	r0, [sp, #0]
 8008f4e:	f000 fb87 	bl	8009660 <__kernel_cosf>
 8008f52:	2380      	movs	r3, #128	; 0x80
 8008f54:	061b      	lsls	r3, r3, #24
 8008f56:	469c      	mov	ip, r3
 8008f58:	4460      	add	r0, ip
 8008f5a:	e7e9      	b.n	8008f30 <sinf+0x1c>
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	2100      	movs	r1, #0
 8008f60:	f000 ffe0 	bl	8009f24 <__kernel_sinf>
 8008f64:	e7e4      	b.n	8008f30 <sinf+0x1c>
 8008f66:	9800      	ldr	r0, [sp, #0]
 8008f68:	f000 fb7a 	bl	8009660 <__kernel_cosf>
 8008f6c:	e7e0      	b.n	8008f30 <sinf+0x1c>
 8008f6e:	2201      	movs	r2, #1
 8008f70:	9800      	ldr	r0, [sp, #0]
 8008f72:	f000 ffd7 	bl	8009f24 <__kernel_sinf>
 8008f76:	e7db      	b.n	8008f30 <sinf+0x1c>
 8008f78:	2201      	movs	r2, #1
 8008f7a:	9800      	ldr	r0, [sp, #0]
 8008f7c:	f000 ffd2 	bl	8009f24 <__kernel_sinf>
 8008f80:	2380      	movs	r3, #128	; 0x80
 8008f82:	061b      	lsls	r3, r3, #24
 8008f84:	469c      	mov	ip, r3
 8008f86:	4460      	add	r0, ip
 8008f88:	e7d2      	b.n	8008f30 <sinf+0x1c>
 8008f8a:	46c0      	nop			; (mov r8, r8)
 8008f8c:	3f490fd8 	.word	0x3f490fd8

08008f90 <exp>:
 8008f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f92:	0004      	movs	r4, r0
 8008f94:	000d      	movs	r5, r1
 8008f96:	f000 f83b 	bl	8009010 <__ieee754_exp>
 8008f9a:	4b17      	ldr	r3, [pc, #92]	; (8008ff8 <exp+0x68>)
 8008f9c:	0006      	movs	r6, r0
 8008f9e:	781b      	ldrb	r3, [r3, #0]
 8008fa0:	000f      	movs	r7, r1
 8008fa2:	b25b      	sxtb	r3, r3
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	d015      	beq.n	8008fd4 <exp+0x44>
 8008fa8:	0020      	movs	r0, r4
 8008faa:	0029      	movs	r1, r5
 8008fac:	f001 f832 	bl	800a014 <finite>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d00f      	beq.n	8008fd4 <exp+0x44>
 8008fb4:	0020      	movs	r0, r4
 8008fb6:	0029      	movs	r1, r5
 8008fb8:	4a10      	ldr	r2, [pc, #64]	; (8008ffc <exp+0x6c>)
 8008fba:	4b11      	ldr	r3, [pc, #68]	; (8009000 <exp+0x70>)
 8008fbc:	f7f7 f93e 	bl	800023c <__aeabi_dcmpgt>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	d111      	bne.n	8008fe8 <exp+0x58>
 8008fc4:	0020      	movs	r0, r4
 8008fc6:	0029      	movs	r1, r5
 8008fc8:	4a0e      	ldr	r2, [pc, #56]	; (8009004 <exp+0x74>)
 8008fca:	4b0f      	ldr	r3, [pc, #60]	; (8009008 <exp+0x78>)
 8008fcc:	f7f7 f922 	bl	8000214 <__aeabi_dcmplt>
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	d102      	bne.n	8008fda <exp+0x4a>
 8008fd4:	0030      	movs	r0, r6
 8008fd6:	0039      	movs	r1, r7
 8008fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fda:	f001 f8c9 	bl	800a170 <__errno>
 8008fde:	2322      	movs	r3, #34	; 0x22
 8008fe0:	2600      	movs	r6, #0
 8008fe2:	2700      	movs	r7, #0
 8008fe4:	6003      	str	r3, [r0, #0]
 8008fe6:	e7f5      	b.n	8008fd4 <exp+0x44>
 8008fe8:	f001 f8c2 	bl	800a170 <__errno>
 8008fec:	2322      	movs	r3, #34	; 0x22
 8008fee:	2600      	movs	r6, #0
 8008ff0:	4f06      	ldr	r7, [pc, #24]	; (800900c <exp+0x7c>)
 8008ff2:	6003      	str	r3, [r0, #0]
 8008ff4:	e7ee      	b.n	8008fd4 <exp+0x44>
 8008ff6:	46c0      	nop			; (mov r8, r8)
 8008ff8:	20000480 	.word	0x20000480
 8008ffc:	fefa39ef 	.word	0xfefa39ef
 8009000:	40862e42 	.word	0x40862e42
 8009004:	d52d3051 	.word	0xd52d3051
 8009008:	c0874910 	.word	0xc0874910
 800900c:	7ff00000 	.word	0x7ff00000

08009010 <__ieee754_exp>:
 8009010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009012:	46d6      	mov	lr, sl
 8009014:	b500      	push	{lr}
 8009016:	004b      	lsls	r3, r1, #1
 8009018:	000e      	movs	r6, r1
 800901a:	0fcc      	lsrs	r4, r1, #31
 800901c:	49b3      	ldr	r1, [pc, #716]	; (80092ec <__ieee754_exp+0x2dc>)
 800901e:	0007      	movs	r7, r0
 8009020:	b088      	sub	sp, #32
 8009022:	085b      	lsrs	r3, r3, #1
 8009024:	428b      	cmp	r3, r1
 8009026:	d90d      	bls.n	8009044 <__ieee754_exp+0x34>
 8009028:	49b1      	ldr	r1, [pc, #708]	; (80092f0 <__ieee754_exp+0x2e0>)
 800902a:	428b      	cmp	r3, r1
 800902c:	d926      	bls.n	800907c <__ieee754_exp+0x6c>
 800902e:	0332      	lsls	r2, r6, #12
 8009030:	0b12      	lsrs	r2, r2, #12
 8009032:	4302      	orrs	r2, r0
 8009034:	d000      	beq.n	8009038 <__ieee754_exp+0x28>
 8009036:	e13c      	b.n	80092b2 <__ieee754_exp+0x2a2>
 8009038:	2c00      	cmp	r4, #0
 800903a:	d000      	beq.n	800903e <__ieee754_exp+0x2e>
 800903c:	e153      	b.n	80092e6 <__ieee754_exp+0x2d6>
 800903e:	0004      	movs	r4, r0
 8009040:	0033      	movs	r3, r6
 8009042:	e0da      	b.n	80091fa <__ieee754_exp+0x1ea>
 8009044:	4aab      	ldr	r2, [pc, #684]	; (80092f4 <__ieee754_exp+0x2e4>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d852      	bhi.n	80090f0 <__ieee754_exp+0xe0>
 800904a:	4aab      	ldr	r2, [pc, #684]	; (80092f8 <__ieee754_exp+0x2e8>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d900      	bls.n	8009052 <__ieee754_exp+0x42>
 8009050:	e0d9      	b.n	8009206 <__ieee754_exp+0x1f6>
 8009052:	4aaa      	ldr	r2, [pc, #680]	; (80092fc <__ieee754_exp+0x2ec>)
 8009054:	4baa      	ldr	r3, [pc, #680]	; (8009300 <__ieee754_exp+0x2f0>)
 8009056:	0031      	movs	r1, r6
 8009058:	f7f7 fee0 	bl	8000e1c <__aeabi_dadd>
 800905c:	2200      	movs	r2, #0
 800905e:	4ba9      	ldr	r3, [pc, #676]	; (8009304 <__ieee754_exp+0x2f4>)
 8009060:	f7f7 f8ec 	bl	800023c <__aeabi_dcmpgt>
 8009064:	2800      	cmp	r0, #0
 8009066:	d100      	bne.n	800906a <__ieee754_exp+0x5a>
 8009068:	e0cd      	b.n	8009206 <__ieee754_exp+0x1f6>
 800906a:	2200      	movs	r2, #0
 800906c:	4ba5      	ldr	r3, [pc, #660]	; (8009304 <__ieee754_exp+0x2f4>)
 800906e:	0038      	movs	r0, r7
 8009070:	0031      	movs	r1, r6
 8009072:	f7f7 fed3 	bl	8000e1c <__aeabi_dadd>
 8009076:	0004      	movs	r4, r0
 8009078:	000b      	movs	r3, r1
 800907a:	e0be      	b.n	80091fa <__ieee754_exp+0x1ea>
 800907c:	0031      	movs	r1, r6
 800907e:	4aa2      	ldr	r2, [pc, #648]	; (8009308 <__ieee754_exp+0x2f8>)
 8009080:	4ba2      	ldr	r3, [pc, #648]	; (800930c <__ieee754_exp+0x2fc>)
 8009082:	f7f7 f8db 	bl	800023c <__aeabi_dcmpgt>
 8009086:	2800      	cmp	r0, #0
 8009088:	d000      	beq.n	800908c <__ieee754_exp+0x7c>
 800908a:	e115      	b.n	80092b8 <__ieee754_exp+0x2a8>
 800908c:	0038      	movs	r0, r7
 800908e:	0031      	movs	r1, r6
 8009090:	4a9f      	ldr	r2, [pc, #636]	; (8009310 <__ieee754_exp+0x300>)
 8009092:	4ba0      	ldr	r3, [pc, #640]	; (8009314 <__ieee754_exp+0x304>)
 8009094:	f7f7 f8be 	bl	8000214 <__aeabi_dcmplt>
 8009098:	2800      	cmp	r0, #0
 800909a:	d000      	beq.n	800909e <__ieee754_exp+0x8e>
 800909c:	e123      	b.n	80092e6 <__ieee754_exp+0x2d6>
 800909e:	489e      	ldr	r0, [pc, #632]	; (8009318 <__ieee754_exp+0x308>)
 80090a0:	00e4      	lsls	r4, r4, #3
 80090a2:	1904      	adds	r4, r0, r4
 80090a4:	4a9d      	ldr	r2, [pc, #628]	; (800931c <__ieee754_exp+0x30c>)
 80090a6:	4b9e      	ldr	r3, [pc, #632]	; (8009320 <__ieee754_exp+0x310>)
 80090a8:	0038      	movs	r0, r7
 80090aa:	0031      	movs	r1, r6
 80090ac:	f7f8 fe26 	bl	8001cfc <__aeabi_dmul>
 80090b0:	6822      	ldr	r2, [r4, #0]
 80090b2:	6863      	ldr	r3, [r4, #4]
 80090b4:	f7f7 feb2 	bl	8000e1c <__aeabi_dadd>
 80090b8:	f7f9 fc1e 	bl	80028f8 <__aeabi_d2iz>
 80090bc:	4682      	mov	sl, r0
 80090be:	f7f9 fc51 	bl	8002964 <__aeabi_i2d>
 80090c2:	4a98      	ldr	r2, [pc, #608]	; (8009324 <__ieee754_exp+0x314>)
 80090c4:	4b98      	ldr	r3, [pc, #608]	; (8009328 <__ieee754_exp+0x318>)
 80090c6:	0004      	movs	r4, r0
 80090c8:	000d      	movs	r5, r1
 80090ca:	f7f8 fe17 	bl	8001cfc <__aeabi_dmul>
 80090ce:	0002      	movs	r2, r0
 80090d0:	000b      	movs	r3, r1
 80090d2:	0038      	movs	r0, r7
 80090d4:	0031      	movs	r1, r6
 80090d6:	f7f9 f87d 	bl	80021d4 <__aeabi_dsub>
 80090da:	4a94      	ldr	r2, [pc, #592]	; (800932c <__ieee754_exp+0x31c>)
 80090dc:	9002      	str	r0, [sp, #8]
 80090de:	9103      	str	r1, [sp, #12]
 80090e0:	4b93      	ldr	r3, [pc, #588]	; (8009330 <__ieee754_exp+0x320>)
 80090e2:	0020      	movs	r0, r4
 80090e4:	0029      	movs	r1, r5
 80090e6:	f7f8 fe09 	bl	8001cfc <__aeabi_dmul>
 80090ea:	9004      	str	r0, [sp, #16]
 80090ec:	9105      	str	r1, [sp, #20]
 80090ee:	e016      	b.n	800911e <__ieee754_exp+0x10e>
 80090f0:	4a90      	ldr	r2, [pc, #576]	; (8009334 <__ieee754_exp+0x324>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d8d3      	bhi.n	800909e <__ieee754_exp+0x8e>
 80090f6:	4b90      	ldr	r3, [pc, #576]	; (8009338 <__ieee754_exp+0x328>)
 80090f8:	00e5      	lsls	r5, r4, #3
 80090fa:	195b      	adds	r3, r3, r5
 80090fc:	681a      	ldr	r2, [r3, #0]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	0031      	movs	r1, r6
 8009102:	f7f9 f867 	bl	80021d4 <__aeabi_dsub>
 8009106:	9002      	str	r0, [sp, #8]
 8009108:	9103      	str	r1, [sp, #12]
 800910a:	2001      	movs	r0, #1
 800910c:	4b8b      	ldr	r3, [pc, #556]	; (800933c <__ieee754_exp+0x32c>)
 800910e:	1b00      	subs	r0, r0, r4
 8009110:	195b      	adds	r3, r3, r5
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	9204      	str	r2, [sp, #16]
 8009118:	9305      	str	r3, [sp, #20]
 800911a:	1b03      	subs	r3, r0, r4
 800911c:	469a      	mov	sl, r3
 800911e:	9a04      	ldr	r2, [sp, #16]
 8009120:	9b05      	ldr	r3, [sp, #20]
 8009122:	9802      	ldr	r0, [sp, #8]
 8009124:	9903      	ldr	r1, [sp, #12]
 8009126:	f7f9 f855 	bl	80021d4 <__aeabi_dsub>
 800912a:	0002      	movs	r2, r0
 800912c:	000b      	movs	r3, r1
 800912e:	0007      	movs	r7, r0
 8009130:	000e      	movs	r6, r1
 8009132:	9000      	str	r0, [sp, #0]
 8009134:	9101      	str	r1, [sp, #4]
 8009136:	f7f8 fde1 	bl	8001cfc <__aeabi_dmul>
 800913a:	0004      	movs	r4, r0
 800913c:	000d      	movs	r5, r1
 800913e:	4a80      	ldr	r2, [pc, #512]	; (8009340 <__ieee754_exp+0x330>)
 8009140:	4b80      	ldr	r3, [pc, #512]	; (8009344 <__ieee754_exp+0x334>)
 8009142:	f7f8 fddb 	bl	8001cfc <__aeabi_dmul>
 8009146:	4a80      	ldr	r2, [pc, #512]	; (8009348 <__ieee754_exp+0x338>)
 8009148:	4b80      	ldr	r3, [pc, #512]	; (800934c <__ieee754_exp+0x33c>)
 800914a:	f7f9 f843 	bl	80021d4 <__aeabi_dsub>
 800914e:	0022      	movs	r2, r4
 8009150:	002b      	movs	r3, r5
 8009152:	f7f8 fdd3 	bl	8001cfc <__aeabi_dmul>
 8009156:	4a7e      	ldr	r2, [pc, #504]	; (8009350 <__ieee754_exp+0x340>)
 8009158:	4b7e      	ldr	r3, [pc, #504]	; (8009354 <__ieee754_exp+0x344>)
 800915a:	f7f7 fe5f 	bl	8000e1c <__aeabi_dadd>
 800915e:	0022      	movs	r2, r4
 8009160:	002b      	movs	r3, r5
 8009162:	f7f8 fdcb 	bl	8001cfc <__aeabi_dmul>
 8009166:	4a7c      	ldr	r2, [pc, #496]	; (8009358 <__ieee754_exp+0x348>)
 8009168:	4b7c      	ldr	r3, [pc, #496]	; (800935c <__ieee754_exp+0x34c>)
 800916a:	f7f9 f833 	bl	80021d4 <__aeabi_dsub>
 800916e:	0022      	movs	r2, r4
 8009170:	002b      	movs	r3, r5
 8009172:	f7f8 fdc3 	bl	8001cfc <__aeabi_dmul>
 8009176:	4a7a      	ldr	r2, [pc, #488]	; (8009360 <__ieee754_exp+0x350>)
 8009178:	4b7a      	ldr	r3, [pc, #488]	; (8009364 <__ieee754_exp+0x354>)
 800917a:	f7f7 fe4f 	bl	8000e1c <__aeabi_dadd>
 800917e:	0022      	movs	r2, r4
 8009180:	002b      	movs	r3, r5
 8009182:	f7f8 fdbb 	bl	8001cfc <__aeabi_dmul>
 8009186:	000b      	movs	r3, r1
 8009188:	0002      	movs	r2, r0
 800918a:	9800      	ldr	r0, [sp, #0]
 800918c:	9901      	ldr	r1, [sp, #4]
 800918e:	f7f9 f821 	bl	80021d4 <__aeabi_dsub>
 8009192:	4653      	mov	r3, sl
 8009194:	0004      	movs	r4, r0
 8009196:	000d      	movs	r5, r1
 8009198:	9406      	str	r4, [sp, #24]
 800919a:	9507      	str	r5, [sp, #28]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d066      	beq.n	800926e <__ieee754_exp+0x25e>
 80091a0:	0002      	movs	r2, r0
 80091a2:	000b      	movs	r3, r1
 80091a4:	9800      	ldr	r0, [sp, #0]
 80091a6:	9901      	ldr	r1, [sp, #4]
 80091a8:	f7f8 fda8 	bl	8001cfc <__aeabi_dmul>
 80091ac:	000f      	movs	r7, r1
 80091ae:	2180      	movs	r1, #128	; 0x80
 80091b0:	0006      	movs	r6, r0
 80091b2:	0022      	movs	r2, r4
 80091b4:	002b      	movs	r3, r5
 80091b6:	2000      	movs	r0, #0
 80091b8:	05c9      	lsls	r1, r1, #23
 80091ba:	f7f9 f80b 	bl	80021d4 <__aeabi_dsub>
 80091be:	0002      	movs	r2, r0
 80091c0:	000b      	movs	r3, r1
 80091c2:	0030      	movs	r0, r6
 80091c4:	0039      	movs	r1, r7
 80091c6:	f7f8 f993 	bl	80014f0 <__aeabi_ddiv>
 80091ca:	0002      	movs	r2, r0
 80091cc:	000b      	movs	r3, r1
 80091ce:	9804      	ldr	r0, [sp, #16]
 80091d0:	9905      	ldr	r1, [sp, #20]
 80091d2:	f7f8 ffff 	bl	80021d4 <__aeabi_dsub>
 80091d6:	9a02      	ldr	r2, [sp, #8]
 80091d8:	9b03      	ldr	r3, [sp, #12]
 80091da:	f7f8 fffb 	bl	80021d4 <__aeabi_dsub>
 80091de:	000b      	movs	r3, r1
 80091e0:	0002      	movs	r2, r0
 80091e2:	4948      	ldr	r1, [pc, #288]	; (8009304 <__ieee754_exp+0x2f4>)
 80091e4:	2000      	movs	r0, #0
 80091e6:	f7f8 fff5 	bl	80021d4 <__aeabi_dsub>
 80091ea:	4b5f      	ldr	r3, [pc, #380]	; (8009368 <__ieee754_exp+0x358>)
 80091ec:	459a      	cmp	sl, r3
 80091ee:	da00      	bge.n	80091f2 <__ieee754_exp+0x1e2>
 80091f0:	e06b      	b.n	80092ca <__ieee754_exp+0x2ba>
 80091f2:	4654      	mov	r4, sl
 80091f4:	0524      	lsls	r4, r4, #20
 80091f6:	1863      	adds	r3, r4, r1
 80091f8:	0004      	movs	r4, r0
 80091fa:	0020      	movs	r0, r4
 80091fc:	0019      	movs	r1, r3
 80091fe:	b008      	add	sp, #32
 8009200:	bc80      	pop	{r7}
 8009202:	46ba      	mov	sl, r7
 8009204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009206:	003a      	movs	r2, r7
 8009208:	0033      	movs	r3, r6
 800920a:	0038      	movs	r0, r7
 800920c:	0031      	movs	r1, r6
 800920e:	f7f8 fd75 	bl	8001cfc <__aeabi_dmul>
 8009212:	0004      	movs	r4, r0
 8009214:	000d      	movs	r5, r1
 8009216:	4a4a      	ldr	r2, [pc, #296]	; (8009340 <__ieee754_exp+0x330>)
 8009218:	4b4a      	ldr	r3, [pc, #296]	; (8009344 <__ieee754_exp+0x334>)
 800921a:	f7f8 fd6f 	bl	8001cfc <__aeabi_dmul>
 800921e:	4a4a      	ldr	r2, [pc, #296]	; (8009348 <__ieee754_exp+0x338>)
 8009220:	4b4a      	ldr	r3, [pc, #296]	; (800934c <__ieee754_exp+0x33c>)
 8009222:	f7f8 ffd7 	bl	80021d4 <__aeabi_dsub>
 8009226:	0022      	movs	r2, r4
 8009228:	002b      	movs	r3, r5
 800922a:	f7f8 fd67 	bl	8001cfc <__aeabi_dmul>
 800922e:	4a48      	ldr	r2, [pc, #288]	; (8009350 <__ieee754_exp+0x340>)
 8009230:	4b48      	ldr	r3, [pc, #288]	; (8009354 <__ieee754_exp+0x344>)
 8009232:	f7f7 fdf3 	bl	8000e1c <__aeabi_dadd>
 8009236:	0022      	movs	r2, r4
 8009238:	002b      	movs	r3, r5
 800923a:	f7f8 fd5f 	bl	8001cfc <__aeabi_dmul>
 800923e:	4a46      	ldr	r2, [pc, #280]	; (8009358 <__ieee754_exp+0x348>)
 8009240:	4b46      	ldr	r3, [pc, #280]	; (800935c <__ieee754_exp+0x34c>)
 8009242:	f7f8 ffc7 	bl	80021d4 <__aeabi_dsub>
 8009246:	0022      	movs	r2, r4
 8009248:	002b      	movs	r3, r5
 800924a:	f7f8 fd57 	bl	8001cfc <__aeabi_dmul>
 800924e:	4a44      	ldr	r2, [pc, #272]	; (8009360 <__ieee754_exp+0x350>)
 8009250:	4b44      	ldr	r3, [pc, #272]	; (8009364 <__ieee754_exp+0x354>)
 8009252:	f7f7 fde3 	bl	8000e1c <__aeabi_dadd>
 8009256:	0022      	movs	r2, r4
 8009258:	002b      	movs	r3, r5
 800925a:	f7f8 fd4f 	bl	8001cfc <__aeabi_dmul>
 800925e:	0002      	movs	r2, r0
 8009260:	000b      	movs	r3, r1
 8009262:	0038      	movs	r0, r7
 8009264:	0031      	movs	r1, r6
 8009266:	f7f8 ffb5 	bl	80021d4 <__aeabi_dsub>
 800926a:	9006      	str	r0, [sp, #24]
 800926c:	9107      	str	r1, [sp, #28]
 800926e:	9a06      	ldr	r2, [sp, #24]
 8009270:	9b07      	ldr	r3, [sp, #28]
 8009272:	0038      	movs	r0, r7
 8009274:	0031      	movs	r1, r6
 8009276:	f7f8 fd41 	bl	8001cfc <__aeabi_dmul>
 800927a:	2380      	movs	r3, #128	; 0x80
 800927c:	0004      	movs	r4, r0
 800927e:	000d      	movs	r5, r1
 8009280:	9806      	ldr	r0, [sp, #24]
 8009282:	9907      	ldr	r1, [sp, #28]
 8009284:	2200      	movs	r2, #0
 8009286:	05db      	lsls	r3, r3, #23
 8009288:	f7f8 ffa4 	bl	80021d4 <__aeabi_dsub>
 800928c:	0002      	movs	r2, r0
 800928e:	000b      	movs	r3, r1
 8009290:	0020      	movs	r0, r4
 8009292:	0029      	movs	r1, r5
 8009294:	f7f8 f92c 	bl	80014f0 <__aeabi_ddiv>
 8009298:	003a      	movs	r2, r7
 800929a:	0033      	movs	r3, r6
 800929c:	f7f8 ff9a 	bl	80021d4 <__aeabi_dsub>
 80092a0:	000b      	movs	r3, r1
 80092a2:	0002      	movs	r2, r0
 80092a4:	4917      	ldr	r1, [pc, #92]	; (8009304 <__ieee754_exp+0x2f4>)
 80092a6:	2000      	movs	r0, #0
 80092a8:	f7f8 ff94 	bl	80021d4 <__aeabi_dsub>
 80092ac:	0004      	movs	r4, r0
 80092ae:	000b      	movs	r3, r1
 80092b0:	e7a3      	b.n	80091fa <__ieee754_exp+0x1ea>
 80092b2:	0002      	movs	r2, r0
 80092b4:	0033      	movs	r3, r6
 80092b6:	e6da      	b.n	800906e <__ieee754_exp+0x5e>
 80092b8:	4b11      	ldr	r3, [pc, #68]	; (8009300 <__ieee754_exp+0x2f0>)
 80092ba:	4a10      	ldr	r2, [pc, #64]	; (80092fc <__ieee754_exp+0x2ec>)
 80092bc:	0019      	movs	r1, r3
 80092be:	0010      	movs	r0, r2
 80092c0:	f7f8 fd1c 	bl	8001cfc <__aeabi_dmul>
 80092c4:	0004      	movs	r4, r0
 80092c6:	000b      	movs	r3, r1
 80092c8:	e797      	b.n	80091fa <__ieee754_exp+0x1ea>
 80092ca:	24fa      	movs	r4, #250	; 0xfa
 80092cc:	00a4      	lsls	r4, r4, #2
 80092ce:	4454      	add	r4, sl
 80092d0:	0524      	lsls	r4, r4, #20
 80092d2:	1863      	adds	r3, r4, r1
 80092d4:	0019      	movs	r1, r3
 80092d6:	23b8      	movs	r3, #184	; 0xb8
 80092d8:	2200      	movs	r2, #0
 80092da:	045b      	lsls	r3, r3, #17
 80092dc:	f7f8 fd0e 	bl	8001cfc <__aeabi_dmul>
 80092e0:	0004      	movs	r4, r0
 80092e2:	000b      	movs	r3, r1
 80092e4:	e789      	b.n	80091fa <__ieee754_exp+0x1ea>
 80092e6:	2400      	movs	r4, #0
 80092e8:	2300      	movs	r3, #0
 80092ea:	e786      	b.n	80091fa <__ieee754_exp+0x1ea>
 80092ec:	40862e41 	.word	0x40862e41
 80092f0:	7fefffff 	.word	0x7fefffff
 80092f4:	3fd62e42 	.word	0x3fd62e42
 80092f8:	3e2fffff 	.word	0x3e2fffff
 80092fc:	8800759c 	.word	0x8800759c
 8009300:	7e37e43c 	.word	0x7e37e43c
 8009304:	3ff00000 	.word	0x3ff00000
 8009308:	fefa39ef 	.word	0xfefa39ef
 800930c:	40862e42 	.word	0x40862e42
 8009310:	d52d3051 	.word	0xd52d3051
 8009314:	c0874910 	.word	0xc0874910
 8009318:	0800afa8 	.word	0x0800afa8
 800931c:	652b82fe 	.word	0x652b82fe
 8009320:	3ff71547 	.word	0x3ff71547
 8009324:	fee00000 	.word	0xfee00000
 8009328:	3fe62e42 	.word	0x3fe62e42
 800932c:	35793c76 	.word	0x35793c76
 8009330:	3dea39ef 	.word	0x3dea39ef
 8009334:	3ff0a2b1 	.word	0x3ff0a2b1
 8009338:	0800afb8 	.word	0x0800afb8
 800933c:	0800afc8 	.word	0x0800afc8
 8009340:	72bea4d0 	.word	0x72bea4d0
 8009344:	3e663769 	.word	0x3e663769
 8009348:	c5d26bf1 	.word	0xc5d26bf1
 800934c:	3ebbbd41 	.word	0x3ebbbd41
 8009350:	af25de2c 	.word	0xaf25de2c
 8009354:	3f11566a 	.word	0x3f11566a
 8009358:	16bebd93 	.word	0x16bebd93
 800935c:	3f66c16c 	.word	0x3f66c16c
 8009360:	5555553e 	.word	0x5555553e
 8009364:	3fc55555 	.word	0x3fc55555
 8009368:	fffffc03 	.word	0xfffffc03

0800936c <__ieee754_rem_pio2f>:
 800936c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800936e:	464e      	mov	r6, r9
 8009370:	46de      	mov	lr, fp
 8009372:	4657      	mov	r7, sl
 8009374:	4645      	mov	r5, r8
 8009376:	b5e0      	push	{r5, r6, r7, lr}
 8009378:	4bac      	ldr	r3, [pc, #688]	; (800962c <__ieee754_rem_pio2f+0x2c0>)
 800937a:	b089      	sub	sp, #36	; 0x24
 800937c:	0046      	lsls	r6, r0, #1
 800937e:	000c      	movs	r4, r1
 8009380:	9003      	str	r0, [sp, #12]
 8009382:	0876      	lsrs	r6, r6, #1
 8009384:	429e      	cmp	r6, r3
 8009386:	dc00      	bgt.n	800938a <__ieee754_rem_pio2f+0x1e>
 8009388:	e071      	b.n	800946e <__ieee754_rem_pio2f+0x102>
 800938a:	4ba9      	ldr	r3, [pc, #676]	; (8009630 <__ieee754_rem_pio2f+0x2c4>)
 800938c:	429e      	cmp	r6, r3
 800938e:	dc20      	bgt.n	80093d2 <__ieee754_rem_pio2f+0x66>
 8009390:	49a8      	ldr	r1, [pc, #672]	; (8009634 <__ieee754_rem_pio2f+0x2c8>)
 8009392:	2800      	cmp	r0, #0
 8009394:	dc00      	bgt.n	8009398 <__ieee754_rem_pio2f+0x2c>
 8009396:	e11f      	b.n	80095d8 <__ieee754_rem_pio2f+0x26c>
 8009398:	f7f7 fb12 	bl	80009c0 <__aeabi_fsub>
 800939c:	230f      	movs	r3, #15
 800939e:	439e      	bics	r6, r3
 80093a0:	4ba5      	ldr	r3, [pc, #660]	; (8009638 <__ieee754_rem_pio2f+0x2cc>)
 80093a2:	1c05      	adds	r5, r0, #0
 80093a4:	429e      	cmp	r6, r3
 80093a6:	d06e      	beq.n	8009486 <__ieee754_rem_pio2f+0x11a>
 80093a8:	49a4      	ldr	r1, [pc, #656]	; (800963c <__ieee754_rem_pio2f+0x2d0>)
 80093aa:	f7f7 fb09 	bl	80009c0 <__aeabi_fsub>
 80093ae:	1c01      	adds	r1, r0, #0
 80093b0:	6020      	str	r0, [r4, #0]
 80093b2:	1c28      	adds	r0, r5, #0
 80093b4:	f7f7 fb04 	bl	80009c0 <__aeabi_fsub>
 80093b8:	49a0      	ldr	r1, [pc, #640]	; (800963c <__ieee754_rem_pio2f+0x2d0>)
 80093ba:	f7f7 fb01 	bl	80009c0 <__aeabi_fsub>
 80093be:	2501      	movs	r5, #1
 80093c0:	6060      	str	r0, [r4, #4]
 80093c2:	0028      	movs	r0, r5
 80093c4:	b009      	add	sp, #36	; 0x24
 80093c6:	bcf0      	pop	{r4, r5, r6, r7}
 80093c8:	46bb      	mov	fp, r7
 80093ca:	46b2      	mov	sl, r6
 80093cc:	46a9      	mov	r9, r5
 80093ce:	46a0      	mov	r8, r4
 80093d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093d2:	4b9b      	ldr	r3, [pc, #620]	; (8009640 <__ieee754_rem_pio2f+0x2d4>)
 80093d4:	429e      	cmp	r6, r3
 80093d6:	dd68      	ble.n	80094aa <__ieee754_rem_pio2f+0x13e>
 80093d8:	23ff      	movs	r3, #255	; 0xff
 80093da:	05db      	lsls	r3, r3, #23
 80093dc:	429e      	cmp	r6, r3
 80093de:	da4b      	bge.n	8009478 <__ieee754_rem_pio2f+0x10c>
 80093e0:	15f7      	asrs	r7, r6, #23
 80093e2:	3f86      	subs	r7, #134	; 0x86
 80093e4:	05fd      	lsls	r5, r7, #23
 80093e6:	1b75      	subs	r5, r6, r5
 80093e8:	1c28      	adds	r0, r5, #0
 80093ea:	f7f7 fcb1 	bl	8000d50 <__aeabi_f2iz>
 80093ee:	f7f7 fccf 	bl	8000d90 <__aeabi_i2f>
 80093f2:	1c01      	adds	r1, r0, #0
 80093f4:	9005      	str	r0, [sp, #20]
 80093f6:	1c28      	adds	r0, r5, #0
 80093f8:	f7f7 fae2 	bl	80009c0 <__aeabi_fsub>
 80093fc:	2187      	movs	r1, #135	; 0x87
 80093fe:	05c9      	lsls	r1, r1, #23
 8009400:	f7f7 f9c4 	bl	800078c <__aeabi_fmul>
 8009404:	4680      	mov	r8, r0
 8009406:	f7f7 fca3 	bl	8000d50 <__aeabi_f2iz>
 800940a:	f7f7 fcc1 	bl	8000d90 <__aeabi_i2f>
 800940e:	1c01      	adds	r1, r0, #0
 8009410:	9006      	str	r0, [sp, #24]
 8009412:	1c05      	adds	r5, r0, #0
 8009414:	4640      	mov	r0, r8
 8009416:	f7f7 fad3 	bl	80009c0 <__aeabi_fsub>
 800941a:	2187      	movs	r1, #135	; 0x87
 800941c:	05c9      	lsls	r1, r1, #23
 800941e:	f7f7 f9b5 	bl	800078c <__aeabi_fmul>
 8009422:	2100      	movs	r1, #0
 8009424:	9007      	str	r0, [sp, #28]
 8009426:	f7f6 ff29 	bl	800027c <__aeabi_fcmpeq>
 800942a:	2800      	cmp	r0, #0
 800942c:	d100      	bne.n	8009430 <__ieee754_rem_pio2f+0xc4>
 800942e:	e0b6      	b.n	800959e <__ieee754_rem_pio2f+0x232>
 8009430:	2100      	movs	r1, #0
 8009432:	1c28      	adds	r0, r5, #0
 8009434:	f7f6 ff22 	bl	800027c <__aeabi_fcmpeq>
 8009438:	4243      	negs	r3, r0
 800943a:	4143      	adcs	r3, r0
 800943c:	3301      	adds	r3, #1
 800943e:	4a81      	ldr	r2, [pc, #516]	; (8009644 <__ieee754_rem_pio2f+0x2d8>)
 8009440:	0021      	movs	r1, r4
 8009442:	9201      	str	r2, [sp, #4]
 8009444:	2202      	movs	r2, #2
 8009446:	a805      	add	r0, sp, #20
 8009448:	9200      	str	r2, [sp, #0]
 800944a:	003a      	movs	r2, r7
 800944c:	f000 f9d0 	bl	80097f0 <__kernel_rem_pio2f>
 8009450:	9b03      	ldr	r3, [sp, #12]
 8009452:	0005      	movs	r5, r0
 8009454:	2b00      	cmp	r3, #0
 8009456:	dab4      	bge.n	80093c2 <__ieee754_rem_pio2f+0x56>
 8009458:	2280      	movs	r2, #128	; 0x80
 800945a:	0612      	lsls	r2, r2, #24
 800945c:	4694      	mov	ip, r2
 800945e:	6823      	ldr	r3, [r4, #0]
 8009460:	4245      	negs	r5, r0
 8009462:	4463      	add	r3, ip
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	6863      	ldr	r3, [r4, #4]
 8009468:	4463      	add	r3, ip
 800946a:	6063      	str	r3, [r4, #4]
 800946c:	e7a9      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 800946e:	2300      	movs	r3, #0
 8009470:	2500      	movs	r5, #0
 8009472:	6008      	str	r0, [r1, #0]
 8009474:	604b      	str	r3, [r1, #4]
 8009476:	e7a4      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 8009478:	1c01      	adds	r1, r0, #0
 800947a:	f7f7 faa1 	bl	80009c0 <__aeabi_fsub>
 800947e:	2500      	movs	r5, #0
 8009480:	6060      	str	r0, [r4, #4]
 8009482:	6020      	str	r0, [r4, #0]
 8009484:	e79d      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 8009486:	4970      	ldr	r1, [pc, #448]	; (8009648 <__ieee754_rem_pio2f+0x2dc>)
 8009488:	f7f7 fa9a 	bl	80009c0 <__aeabi_fsub>
 800948c:	496f      	ldr	r1, [pc, #444]	; (800964c <__ieee754_rem_pio2f+0x2e0>)
 800948e:	1c05      	adds	r5, r0, #0
 8009490:	f7f7 fa96 	bl	80009c0 <__aeabi_fsub>
 8009494:	1c01      	adds	r1, r0, #0
 8009496:	6020      	str	r0, [r4, #0]
 8009498:	1c28      	adds	r0, r5, #0
 800949a:	f7f7 fa91 	bl	80009c0 <__aeabi_fsub>
 800949e:	496b      	ldr	r1, [pc, #428]	; (800964c <__ieee754_rem_pio2f+0x2e0>)
 80094a0:	f7f7 fa8e 	bl	80009c0 <__aeabi_fsub>
 80094a4:	2501      	movs	r5, #1
 80094a6:	6060      	str	r0, [r4, #4]
 80094a8:	e78b      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 80094aa:	f000 fdbd 	bl	800a028 <fabsf>
 80094ae:	4968      	ldr	r1, [pc, #416]	; (8009650 <__ieee754_rem_pio2f+0x2e4>)
 80094b0:	1c07      	adds	r7, r0, #0
 80094b2:	f7f7 f96b 	bl	800078c <__aeabi_fmul>
 80094b6:	21fc      	movs	r1, #252	; 0xfc
 80094b8:	0589      	lsls	r1, r1, #22
 80094ba:	f7f6 ff0d 	bl	80002d8 <__aeabi_fadd>
 80094be:	f7f7 fc47 	bl	8000d50 <__aeabi_f2iz>
 80094c2:	0005      	movs	r5, r0
 80094c4:	f7f7 fc64 	bl	8000d90 <__aeabi_i2f>
 80094c8:	495a      	ldr	r1, [pc, #360]	; (8009634 <__ieee754_rem_pio2f+0x2c8>)
 80094ca:	4682      	mov	sl, r0
 80094cc:	f7f7 f95e 	bl	800078c <__aeabi_fmul>
 80094d0:	1c01      	adds	r1, r0, #0
 80094d2:	1c38      	adds	r0, r7, #0
 80094d4:	f7f7 fa74 	bl	80009c0 <__aeabi_fsub>
 80094d8:	4958      	ldr	r1, [pc, #352]	; (800963c <__ieee754_rem_pio2f+0x2d0>)
 80094da:	4681      	mov	r9, r0
 80094dc:	4650      	mov	r0, sl
 80094de:	f7f7 f955 	bl	800078c <__aeabi_fmul>
 80094e2:	4680      	mov	r8, r0
 80094e4:	2d1f      	cmp	r5, #31
 80094e6:	dc23      	bgt.n	8009530 <__ieee754_rem_pio2f+0x1c4>
 80094e8:	23ff      	movs	r3, #255	; 0xff
 80094ea:	0032      	movs	r2, r6
 80094ec:	4959      	ldr	r1, [pc, #356]	; (8009654 <__ieee754_rem_pio2f+0x2e8>)
 80094ee:	439a      	bics	r2, r3
 80094f0:	1e6b      	subs	r3, r5, #1
 80094f2:	009b      	lsls	r3, r3, #2
 80094f4:	585b      	ldr	r3, [r3, r1]
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d01a      	beq.n	8009530 <__ieee754_rem_pio2f+0x1c4>
 80094fa:	4641      	mov	r1, r8
 80094fc:	4648      	mov	r0, r9
 80094fe:	f7f7 fa5f 	bl	80009c0 <__aeabi_fsub>
 8009502:	1c07      	adds	r7, r0, #0
 8009504:	6027      	str	r7, [r4, #0]
 8009506:	1c39      	adds	r1, r7, #0
 8009508:	4648      	mov	r0, r9
 800950a:	f7f7 fa59 	bl	80009c0 <__aeabi_fsub>
 800950e:	4641      	mov	r1, r8
 8009510:	f7f7 fa56 	bl	80009c0 <__aeabi_fsub>
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	6060      	str	r0, [r4, #4]
 8009518:	2b00      	cmp	r3, #0
 800951a:	db00      	blt.n	800951e <__ieee754_rem_pio2f+0x1b2>
 800951c:	e751      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 800951e:	2380      	movs	r3, #128	; 0x80
 8009520:	061b      	lsls	r3, r3, #24
 8009522:	469c      	mov	ip, r3
 8009524:	4467      	add	r7, ip
 8009526:	4460      	add	r0, ip
 8009528:	6027      	str	r7, [r4, #0]
 800952a:	6060      	str	r0, [r4, #4]
 800952c:	426d      	negs	r5, r5
 800952e:	e748      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 8009530:	4641      	mov	r1, r8
 8009532:	4648      	mov	r0, r9
 8009534:	f7f7 fa44 	bl	80009c0 <__aeabi_fsub>
 8009538:	15f3      	asrs	r3, r6, #23
 800953a:	469b      	mov	fp, r3
 800953c:	22ff      	movs	r2, #255	; 0xff
 800953e:	0dc3      	lsrs	r3, r0, #23
 8009540:	4013      	ands	r3, r2
 8009542:	465a      	mov	r2, fp
 8009544:	1c07      	adds	r7, r0, #0
 8009546:	1ad3      	subs	r3, r2, r3
 8009548:	2b08      	cmp	r3, #8
 800954a:	dddb      	ble.n	8009504 <__ieee754_rem_pio2f+0x198>
 800954c:	493e      	ldr	r1, [pc, #248]	; (8009648 <__ieee754_rem_pio2f+0x2dc>)
 800954e:	4650      	mov	r0, sl
 8009550:	f7f7 f91c 	bl	800078c <__aeabi_fmul>
 8009554:	1c07      	adds	r7, r0, #0
 8009556:	1c01      	adds	r1, r0, #0
 8009558:	4648      	mov	r0, r9
 800955a:	f7f7 fa31 	bl	80009c0 <__aeabi_fsub>
 800955e:	1c01      	adds	r1, r0, #0
 8009560:	1c06      	adds	r6, r0, #0
 8009562:	4648      	mov	r0, r9
 8009564:	f7f7 fa2c 	bl	80009c0 <__aeabi_fsub>
 8009568:	1c39      	adds	r1, r7, #0
 800956a:	f7f7 fa29 	bl	80009c0 <__aeabi_fsub>
 800956e:	4937      	ldr	r1, [pc, #220]	; (800964c <__ieee754_rem_pio2f+0x2e0>)
 8009570:	1c07      	adds	r7, r0, #0
 8009572:	4650      	mov	r0, sl
 8009574:	f7f7 f90a 	bl	800078c <__aeabi_fmul>
 8009578:	1c39      	adds	r1, r7, #0
 800957a:	f7f7 fa21 	bl	80009c0 <__aeabi_fsub>
 800957e:	1c01      	adds	r1, r0, #0
 8009580:	4680      	mov	r8, r0
 8009582:	1c30      	adds	r0, r6, #0
 8009584:	f7f7 fa1c 	bl	80009c0 <__aeabi_fsub>
 8009588:	22ff      	movs	r2, #255	; 0xff
 800958a:	0dc3      	lsrs	r3, r0, #23
 800958c:	4013      	ands	r3, r2
 800958e:	465a      	mov	r2, fp
 8009590:	1c07      	adds	r7, r0, #0
 8009592:	1ad3      	subs	r3, r2, r3
 8009594:	2b19      	cmp	r3, #25
 8009596:	dc04      	bgt.n	80095a2 <__ieee754_rem_pio2f+0x236>
 8009598:	46b1      	mov	r9, r6
 800959a:	6020      	str	r0, [r4, #0]
 800959c:	e7b3      	b.n	8009506 <__ieee754_rem_pio2f+0x19a>
 800959e:	2303      	movs	r3, #3
 80095a0:	e74d      	b.n	800943e <__ieee754_rem_pio2f+0xd2>
 80095a2:	492d      	ldr	r1, [pc, #180]	; (8009658 <__ieee754_rem_pio2f+0x2ec>)
 80095a4:	4650      	mov	r0, sl
 80095a6:	f7f7 f8f1 	bl	800078c <__aeabi_fmul>
 80095aa:	1c07      	adds	r7, r0, #0
 80095ac:	1c01      	adds	r1, r0, #0
 80095ae:	1c30      	adds	r0, r6, #0
 80095b0:	f7f7 fa06 	bl	80009c0 <__aeabi_fsub>
 80095b4:	1c01      	adds	r1, r0, #0
 80095b6:	4681      	mov	r9, r0
 80095b8:	1c30      	adds	r0, r6, #0
 80095ba:	f7f7 fa01 	bl	80009c0 <__aeabi_fsub>
 80095be:	1c39      	adds	r1, r7, #0
 80095c0:	f7f7 f9fe 	bl	80009c0 <__aeabi_fsub>
 80095c4:	4925      	ldr	r1, [pc, #148]	; (800965c <__ieee754_rem_pio2f+0x2f0>)
 80095c6:	1c07      	adds	r7, r0, #0
 80095c8:	4650      	mov	r0, sl
 80095ca:	f7f7 f8df 	bl	800078c <__aeabi_fmul>
 80095ce:	1c39      	adds	r1, r7, #0
 80095d0:	f7f7 f9f6 	bl	80009c0 <__aeabi_fsub>
 80095d4:	4680      	mov	r8, r0
 80095d6:	e790      	b.n	80094fa <__ieee754_rem_pio2f+0x18e>
 80095d8:	f7f6 fe7e 	bl	80002d8 <__aeabi_fadd>
 80095dc:	230f      	movs	r3, #15
 80095de:	439e      	bics	r6, r3
 80095e0:	4b15      	ldr	r3, [pc, #84]	; (8009638 <__ieee754_rem_pio2f+0x2cc>)
 80095e2:	1c05      	adds	r5, r0, #0
 80095e4:	429e      	cmp	r6, r3
 80095e6:	d00e      	beq.n	8009606 <__ieee754_rem_pio2f+0x29a>
 80095e8:	4914      	ldr	r1, [pc, #80]	; (800963c <__ieee754_rem_pio2f+0x2d0>)
 80095ea:	f7f6 fe75 	bl	80002d8 <__aeabi_fadd>
 80095ee:	1c01      	adds	r1, r0, #0
 80095f0:	6020      	str	r0, [r4, #0]
 80095f2:	1c28      	adds	r0, r5, #0
 80095f4:	f7f7 f9e4 	bl	80009c0 <__aeabi_fsub>
 80095f8:	4910      	ldr	r1, [pc, #64]	; (800963c <__ieee754_rem_pio2f+0x2d0>)
 80095fa:	f7f6 fe6d 	bl	80002d8 <__aeabi_fadd>
 80095fe:	2501      	movs	r5, #1
 8009600:	6060      	str	r0, [r4, #4]
 8009602:	426d      	negs	r5, r5
 8009604:	e6dd      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 8009606:	4910      	ldr	r1, [pc, #64]	; (8009648 <__ieee754_rem_pio2f+0x2dc>)
 8009608:	f7f6 fe66 	bl	80002d8 <__aeabi_fadd>
 800960c:	490f      	ldr	r1, [pc, #60]	; (800964c <__ieee754_rem_pio2f+0x2e0>)
 800960e:	1c05      	adds	r5, r0, #0
 8009610:	f7f6 fe62 	bl	80002d8 <__aeabi_fadd>
 8009614:	1c01      	adds	r1, r0, #0
 8009616:	6020      	str	r0, [r4, #0]
 8009618:	1c28      	adds	r0, r5, #0
 800961a:	f7f7 f9d1 	bl	80009c0 <__aeabi_fsub>
 800961e:	490b      	ldr	r1, [pc, #44]	; (800964c <__ieee754_rem_pio2f+0x2e0>)
 8009620:	f7f6 fe5a 	bl	80002d8 <__aeabi_fadd>
 8009624:	2501      	movs	r5, #1
 8009626:	6060      	str	r0, [r4, #4]
 8009628:	426d      	negs	r5, r5
 800962a:	e6ca      	b.n	80093c2 <__ieee754_rem_pio2f+0x56>
 800962c:	3f490fd8 	.word	0x3f490fd8
 8009630:	4016cbe3 	.word	0x4016cbe3
 8009634:	3fc90f80 	.word	0x3fc90f80
 8009638:	3fc90fd0 	.word	0x3fc90fd0
 800963c:	37354443 	.word	0x37354443
 8009640:	43490f80 	.word	0x43490f80
 8009644:	0800b058 	.word	0x0800b058
 8009648:	37354400 	.word	0x37354400
 800964c:	2e85a308 	.word	0x2e85a308
 8009650:	3f22f984 	.word	0x3f22f984
 8009654:	0800afd8 	.word	0x0800afd8
 8009658:	2e85a300 	.word	0x2e85a300
 800965c:	248d3132 	.word	0x248d3132

08009660 <__kernel_cosf>:
 8009660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009662:	4647      	mov	r7, r8
 8009664:	46ce      	mov	lr, r9
 8009666:	23c8      	movs	r3, #200	; 0xc8
 8009668:	0046      	lsls	r6, r0, #1
 800966a:	b580      	push	{r7, lr}
 800966c:	1c05      	adds	r5, r0, #0
 800966e:	1c0f      	adds	r7, r1, #0
 8009670:	0876      	lsrs	r6, r6, #1
 8009672:	059b      	lsls	r3, r3, #22
 8009674:	429e      	cmp	r6, r3
 8009676:	da48      	bge.n	800970a <__kernel_cosf+0xaa>
 8009678:	f7f7 fb6a 	bl	8000d50 <__aeabi_f2iz>
 800967c:	2800      	cmp	r0, #0
 800967e:	d100      	bne.n	8009682 <__kernel_cosf+0x22>
 8009680:	e09f      	b.n	80097c2 <__kernel_cosf+0x162>
 8009682:	1c29      	adds	r1, r5, #0
 8009684:	1c28      	adds	r0, r5, #0
 8009686:	f7f7 f881 	bl	800078c <__aeabi_fmul>
 800968a:	494f      	ldr	r1, [pc, #316]	; (80097c8 <__kernel_cosf+0x168>)
 800968c:	1c04      	adds	r4, r0, #0
 800968e:	f7f7 f87d 	bl	800078c <__aeabi_fmul>
 8009692:	494e      	ldr	r1, [pc, #312]	; (80097cc <__kernel_cosf+0x16c>)
 8009694:	f7f6 fe20 	bl	80002d8 <__aeabi_fadd>
 8009698:	1c21      	adds	r1, r4, #0
 800969a:	f7f7 f877 	bl	800078c <__aeabi_fmul>
 800969e:	494c      	ldr	r1, [pc, #304]	; (80097d0 <__kernel_cosf+0x170>)
 80096a0:	f7f7 f98e 	bl	80009c0 <__aeabi_fsub>
 80096a4:	1c21      	adds	r1, r4, #0
 80096a6:	f7f7 f871 	bl	800078c <__aeabi_fmul>
 80096aa:	494a      	ldr	r1, [pc, #296]	; (80097d4 <__kernel_cosf+0x174>)
 80096ac:	f7f6 fe14 	bl	80002d8 <__aeabi_fadd>
 80096b0:	1c21      	adds	r1, r4, #0
 80096b2:	f7f7 f86b 	bl	800078c <__aeabi_fmul>
 80096b6:	4948      	ldr	r1, [pc, #288]	; (80097d8 <__kernel_cosf+0x178>)
 80096b8:	f7f7 f982 	bl	80009c0 <__aeabi_fsub>
 80096bc:	1c21      	adds	r1, r4, #0
 80096be:	f7f7 f865 	bl	800078c <__aeabi_fmul>
 80096c2:	4946      	ldr	r1, [pc, #280]	; (80097dc <__kernel_cosf+0x17c>)
 80096c4:	f7f6 fe08 	bl	80002d8 <__aeabi_fadd>
 80096c8:	1c21      	adds	r1, r4, #0
 80096ca:	f7f7 f85f 	bl	800078c <__aeabi_fmul>
 80096ce:	4680      	mov	r8, r0
 80096d0:	21fc      	movs	r1, #252	; 0xfc
 80096d2:	1c20      	adds	r0, r4, #0
 80096d4:	0589      	lsls	r1, r1, #22
 80096d6:	f7f7 f859 	bl	800078c <__aeabi_fmul>
 80096da:	4641      	mov	r1, r8
 80096dc:	1c06      	adds	r6, r0, #0
 80096de:	1c20      	adds	r0, r4, #0
 80096e0:	f7f7 f854 	bl	800078c <__aeabi_fmul>
 80096e4:	1c39      	adds	r1, r7, #0
 80096e6:	1c04      	adds	r4, r0, #0
 80096e8:	1c28      	adds	r0, r5, #0
 80096ea:	f7f7 f84f 	bl	800078c <__aeabi_fmul>
 80096ee:	1c01      	adds	r1, r0, #0
 80096f0:	1c20      	adds	r0, r4, #0
 80096f2:	f7f7 f965 	bl	80009c0 <__aeabi_fsub>
 80096f6:	1c01      	adds	r1, r0, #0
 80096f8:	1c30      	adds	r0, r6, #0
 80096fa:	f7f7 f961 	bl	80009c0 <__aeabi_fsub>
 80096fe:	1c01      	adds	r1, r0, #0
 8009700:	20fe      	movs	r0, #254	; 0xfe
 8009702:	0580      	lsls	r0, r0, #22
 8009704:	f7f7 f95c 	bl	80009c0 <__aeabi_fsub>
 8009708:	e053      	b.n	80097b2 <__kernel_cosf+0x152>
 800970a:	1c01      	adds	r1, r0, #0
 800970c:	f7f7 f83e 	bl	800078c <__aeabi_fmul>
 8009710:	492d      	ldr	r1, [pc, #180]	; (80097c8 <__kernel_cosf+0x168>)
 8009712:	1c04      	adds	r4, r0, #0
 8009714:	f7f7 f83a 	bl	800078c <__aeabi_fmul>
 8009718:	492c      	ldr	r1, [pc, #176]	; (80097cc <__kernel_cosf+0x16c>)
 800971a:	f7f6 fddd 	bl	80002d8 <__aeabi_fadd>
 800971e:	1c21      	adds	r1, r4, #0
 8009720:	f7f7 f834 	bl	800078c <__aeabi_fmul>
 8009724:	492a      	ldr	r1, [pc, #168]	; (80097d0 <__kernel_cosf+0x170>)
 8009726:	f7f7 f94b 	bl	80009c0 <__aeabi_fsub>
 800972a:	1c21      	adds	r1, r4, #0
 800972c:	f7f7 f82e 	bl	800078c <__aeabi_fmul>
 8009730:	4928      	ldr	r1, [pc, #160]	; (80097d4 <__kernel_cosf+0x174>)
 8009732:	f7f6 fdd1 	bl	80002d8 <__aeabi_fadd>
 8009736:	1c21      	adds	r1, r4, #0
 8009738:	f7f7 f828 	bl	800078c <__aeabi_fmul>
 800973c:	4926      	ldr	r1, [pc, #152]	; (80097d8 <__kernel_cosf+0x178>)
 800973e:	f7f7 f93f 	bl	80009c0 <__aeabi_fsub>
 8009742:	1c21      	adds	r1, r4, #0
 8009744:	f7f7 f822 	bl	800078c <__aeabi_fmul>
 8009748:	4924      	ldr	r1, [pc, #144]	; (80097dc <__kernel_cosf+0x17c>)
 800974a:	f7f6 fdc5 	bl	80002d8 <__aeabi_fadd>
 800974e:	1c21      	adds	r1, r4, #0
 8009750:	f7f7 f81c 	bl	800078c <__aeabi_fmul>
 8009754:	4b22      	ldr	r3, [pc, #136]	; (80097e0 <__kernel_cosf+0x180>)
 8009756:	4680      	mov	r8, r0
 8009758:	429e      	cmp	r6, r3
 800975a:	ddb9      	ble.n	80096d0 <__kernel_cosf+0x70>
 800975c:	4b21      	ldr	r3, [pc, #132]	; (80097e4 <__kernel_cosf+0x184>)
 800975e:	429e      	cmp	r6, r3
 8009760:	dc2b      	bgt.n	80097ba <__kernel_cosf+0x15a>
 8009762:	23ff      	movs	r3, #255	; 0xff
 8009764:	061b      	lsls	r3, r3, #24
 8009766:	469c      	mov	ip, r3
 8009768:	20fe      	movs	r0, #254	; 0xfe
 800976a:	4466      	add	r6, ip
 800976c:	1c31      	adds	r1, r6, #0
 800976e:	0580      	lsls	r0, r0, #22
 8009770:	f7f7 f926 	bl	80009c0 <__aeabi_fsub>
 8009774:	4681      	mov	r9, r0
 8009776:	21fc      	movs	r1, #252	; 0xfc
 8009778:	1c20      	adds	r0, r4, #0
 800977a:	0589      	lsls	r1, r1, #22
 800977c:	f7f7 f806 	bl	800078c <__aeabi_fmul>
 8009780:	1c31      	adds	r1, r6, #0
 8009782:	f7f7 f91d 	bl	80009c0 <__aeabi_fsub>
 8009786:	4641      	mov	r1, r8
 8009788:	1c06      	adds	r6, r0, #0
 800978a:	1c20      	adds	r0, r4, #0
 800978c:	f7f6 fffe 	bl	800078c <__aeabi_fmul>
 8009790:	1c39      	adds	r1, r7, #0
 8009792:	1c04      	adds	r4, r0, #0
 8009794:	1c28      	adds	r0, r5, #0
 8009796:	f7f6 fff9 	bl	800078c <__aeabi_fmul>
 800979a:	1c01      	adds	r1, r0, #0
 800979c:	1c20      	adds	r0, r4, #0
 800979e:	f7f7 f90f 	bl	80009c0 <__aeabi_fsub>
 80097a2:	1c01      	adds	r1, r0, #0
 80097a4:	1c30      	adds	r0, r6, #0
 80097a6:	f7f7 f90b 	bl	80009c0 <__aeabi_fsub>
 80097aa:	1c01      	adds	r1, r0, #0
 80097ac:	4648      	mov	r0, r9
 80097ae:	f7f7 f907 	bl	80009c0 <__aeabi_fsub>
 80097b2:	bcc0      	pop	{r6, r7}
 80097b4:	46b9      	mov	r9, r7
 80097b6:	46b0      	mov	r8, r6
 80097b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097ba:	4b0b      	ldr	r3, [pc, #44]	; (80097e8 <__kernel_cosf+0x188>)
 80097bc:	4e0b      	ldr	r6, [pc, #44]	; (80097ec <__kernel_cosf+0x18c>)
 80097be:	4699      	mov	r9, r3
 80097c0:	e7d9      	b.n	8009776 <__kernel_cosf+0x116>
 80097c2:	20fe      	movs	r0, #254	; 0xfe
 80097c4:	0580      	lsls	r0, r0, #22
 80097c6:	e7f4      	b.n	80097b2 <__kernel_cosf+0x152>
 80097c8:	ad47d74e 	.word	0xad47d74e
 80097cc:	310f74f6 	.word	0x310f74f6
 80097d0:	3493f27c 	.word	0x3493f27c
 80097d4:	37d00d01 	.word	0x37d00d01
 80097d8:	3ab60b61 	.word	0x3ab60b61
 80097dc:	3d2aaaab 	.word	0x3d2aaaab
 80097e0:	3e999999 	.word	0x3e999999
 80097e4:	3f480000 	.word	0x3f480000
 80097e8:	3f380000 	.word	0x3f380000
 80097ec:	3e900000 	.word	0x3e900000

080097f0 <__kernel_rem_pio2f>:
 80097f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097f2:	46de      	mov	lr, fp
 80097f4:	4657      	mov	r7, sl
 80097f6:	464e      	mov	r6, r9
 80097f8:	4645      	mov	r5, r8
 80097fa:	b5e0      	push	{r5, r6, r7, lr}
 80097fc:	b0df      	sub	sp, #380	; 0x17c
 80097fe:	9003      	str	r0, [sp, #12]
 8009800:	0018      	movs	r0, r3
 8009802:	910b      	str	r1, [sp, #44]	; 0x2c
 8009804:	9968      	ldr	r1, [sp, #416]	; 0x1a0
 8009806:	9308      	str	r3, [sp, #32]
 8009808:	4bbe      	ldr	r3, [pc, #760]	; (8009b04 <__kernel_rem_pio2f+0x314>)
 800980a:	0014      	movs	r4, r2
 800980c:	920d      	str	r2, [sp, #52]	; 0x34
 800980e:	008a      	lsls	r2, r1, #2
 8009810:	58d1      	ldr	r1, [r2, r3]
 8009812:	9106      	str	r1, [sp, #24]
 8009814:	0001      	movs	r1, r0
 8009816:	3901      	subs	r1, #1
 8009818:	9101      	str	r1, [sp, #4]
 800981a:	1d22      	adds	r2, r4, #4
 800981c:	da00      	bge.n	8009820 <__kernel_rem_pio2f+0x30>
 800981e:	e2fa      	b.n	8009e16 <__kernel_rem_pio2f+0x626>
 8009820:	2307      	movs	r3, #7
 8009822:	1ee2      	subs	r2, r4, #3
 8009824:	17d1      	asrs	r1, r2, #31
 8009826:	400b      	ands	r3, r1
 8009828:	189b      	adds	r3, r3, r2
 800982a:	10db      	asrs	r3, r3, #3
 800982c:	1c59      	adds	r1, r3, #1
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	00cb      	lsls	r3, r1, #3
 8009832:	930c      	str	r3, [sp, #48]	; 0x30
 8009834:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009836:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009838:	1a9b      	subs	r3, r3, r2
 800983a:	9305      	str	r3, [sp, #20]
 800983c:	9a00      	ldr	r2, [sp, #0]
 800983e:	9b01      	ldr	r3, [sp, #4]
 8009840:	1ad4      	subs	r4, r2, r3
 8009842:	9a06      	ldr	r2, [sp, #24]
 8009844:	18d6      	adds	r6, r2, r3
 8009846:	d40e      	bmi.n	8009866 <__kernel_rem_pio2f+0x76>
 8009848:	3601      	adds	r6, #1
 800984a:	9f69      	ldr	r7, [sp, #420]	; 0x1a4
 800984c:	ad22      	add	r5, sp, #136	; 0x88
 800984e:	1936      	adds	r6, r6, r4
 8009850:	2000      	movs	r0, #0
 8009852:	2c00      	cmp	r4, #0
 8009854:	db03      	blt.n	800985e <__kernel_rem_pio2f+0x6e>
 8009856:	00a3      	lsls	r3, r4, #2
 8009858:	58f8      	ldr	r0, [r7, r3]
 800985a:	f7f7 fa99 	bl	8000d90 <__aeabi_i2f>
 800985e:	3401      	adds	r4, #1
 8009860:	c501      	stmia	r5!, {r0}
 8009862:	42b4      	cmp	r4, r6
 8009864:	d1f4      	bne.n	8009850 <__kernel_rem_pio2f+0x60>
 8009866:	9b06      	ldr	r3, [sp, #24]
 8009868:	2b00      	cmp	r3, #0
 800986a:	da00      	bge.n	800986e <__kernel_rem_pio2f+0x7e>
 800986c:	e339      	b.n	8009ee2 <__kernel_rem_pio2f+0x6f2>
 800986e:	9a08      	ldr	r2, [sp, #32]
 8009870:	ab4a      	add	r3, sp, #296	; 0x128
 8009872:	4694      	mov	ip, r2
 8009874:	469a      	mov	sl, r3
 8009876:	9307      	str	r3, [sp, #28]
 8009878:	9b01      	ldr	r3, [sp, #4]
 800987a:	009f      	lsls	r7, r3, #2
 800987c:	4699      	mov	r9, r3
 800987e:	ab22      	add	r3, sp, #136	; 0x88
 8009880:	4698      	mov	r8, r3
 8009882:	9b06      	ldr	r3, [sp, #24]
 8009884:	44b8      	add	r8, r7
 8009886:	4463      	add	r3, ip
 8009888:	469b      	mov	fp, r3
 800988a:	9b03      	ldr	r3, [sp, #12]
 800988c:	3704      	adds	r7, #4
 800988e:	469c      	mov	ip, r3
 8009890:	4467      	add	r7, ip
 8009892:	9b01      	ldr	r3, [sp, #4]
 8009894:	2400      	movs	r4, #0
 8009896:	2b00      	cmp	r3, #0
 8009898:	db0e      	blt.n	80098b8 <__kernel_rem_pio2f+0xc8>
 800989a:	4646      	mov	r6, r8
 800989c:	2400      	movs	r4, #0
 800989e:	9d03      	ldr	r5, [sp, #12]
 80098a0:	6831      	ldr	r1, [r6, #0]
 80098a2:	cd01      	ldmia	r5!, {r0}
 80098a4:	f7f6 ff72 	bl	800078c <__aeabi_fmul>
 80098a8:	1c01      	adds	r1, r0, #0
 80098aa:	1c20      	adds	r0, r4, #0
 80098ac:	f7f6 fd14 	bl	80002d8 <__aeabi_fadd>
 80098b0:	3e04      	subs	r6, #4
 80098b2:	1c04      	adds	r4, r0, #0
 80098b4:	42bd      	cmp	r5, r7
 80098b6:	d1f3      	bne.n	80098a0 <__kernel_rem_pio2f+0xb0>
 80098b8:	4653      	mov	r3, sl
 80098ba:	c310      	stmia	r3!, {r4}
 80098bc:	469a      	mov	sl, r3
 80098be:	2304      	movs	r3, #4
 80098c0:	469c      	mov	ip, r3
 80098c2:	3b03      	subs	r3, #3
 80098c4:	44e0      	add	r8, ip
 80098c6:	469c      	mov	ip, r3
 80098c8:	44e1      	add	r9, ip
 80098ca:	45d9      	cmp	r9, fp
 80098cc:	d1e1      	bne.n	8009892 <__kernel_rem_pio2f+0xa2>
 80098ce:	ab0e      	add	r3, sp, #56	; 0x38
 80098d0:	2104      	movs	r1, #4
 80098d2:	469a      	mov	sl, r3
 80098d4:	4249      	negs	r1, r1
 80098d6:	4451      	add	r1, sl
 80098d8:	468c      	mov	ip, r1
 80098da:	9a06      	ldr	r2, [sp, #24]
 80098dc:	0093      	lsls	r3, r2, #2
 80098de:	449c      	add	ip, r3
 80098e0:	4661      	mov	r1, ip
 80098e2:	910a      	str	r1, [sp, #40]	; 0x28
 80098e4:	9969      	ldr	r1, [sp, #420]	; 0x1a4
 80098e6:	3b08      	subs	r3, #8
 80098e8:	468c      	mov	ip, r1
 80098ea:	4453      	add	r3, sl
 80098ec:	9309      	str	r3, [sp, #36]	; 0x24
 80098ee:	9b00      	ldr	r3, [sp, #0]
 80098f0:	9908      	ldr	r1, [sp, #32]
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	4463      	add	r3, ip
 80098f6:	9302      	str	r3, [sp, #8]
 80098f8:	9b03      	ldr	r3, [sp, #12]
 80098fa:	008f      	lsls	r7, r1, #2
 80098fc:	3b04      	subs	r3, #4
 80098fe:	19df      	adds	r7, r3, r7
 8009900:	9204      	str	r2, [sp, #16]
 8009902:	9b04      	ldr	r3, [sp, #16]
 8009904:	009a      	lsls	r2, r3, #2
 8009906:	4693      	mov	fp, r2
 8009908:	4659      	mov	r1, fp
 800990a:	9a07      	ldr	r2, [sp, #28]
 800990c:	5854      	ldr	r4, [r2, r1]
 800990e:	2b00      	cmp	r3, #0
 8009910:	dd26      	ble.n	8009960 <__kernel_rem_pio2f+0x170>
 8009912:	497d      	ldr	r1, [pc, #500]	; (8009b08 <__kernel_rem_pio2f+0x318>)
 8009914:	46b9      	mov	r9, r7
 8009916:	468c      	mov	ip, r1
 8009918:	4690      	mov	r8, r2
 800991a:	4657      	mov	r7, sl
 800991c:	4463      	add	r3, ip
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	18d6      	adds	r6, r2, r3
 8009922:	21ee      	movs	r1, #238	; 0xee
 8009924:	1c20      	adds	r0, r4, #0
 8009926:	0589      	lsls	r1, r1, #22
 8009928:	f7f6 ff30 	bl	800078c <__aeabi_fmul>
 800992c:	f7f7 fa10 	bl	8000d50 <__aeabi_f2iz>
 8009930:	f7f7 fa2e 	bl	8000d90 <__aeabi_i2f>
 8009934:	2187      	movs	r1, #135	; 0x87
 8009936:	05c9      	lsls	r1, r1, #23
 8009938:	1c05      	adds	r5, r0, #0
 800993a:	f7f6 ff27 	bl	800078c <__aeabi_fmul>
 800993e:	1c01      	adds	r1, r0, #0
 8009940:	1c20      	adds	r0, r4, #0
 8009942:	f7f7 f83d 	bl	80009c0 <__aeabi_fsub>
 8009946:	f7f7 fa03 	bl	8000d50 <__aeabi_f2iz>
 800994a:	6831      	ldr	r1, [r6, #0]
 800994c:	c701      	stmia	r7!, {r0}
 800994e:	1c28      	adds	r0, r5, #0
 8009950:	f7f6 fcc2 	bl	80002d8 <__aeabi_fadd>
 8009954:	0033      	movs	r3, r6
 8009956:	1c04      	adds	r4, r0, #0
 8009958:	3e04      	subs	r6, #4
 800995a:	4598      	cmp	r8, r3
 800995c:	d1e1      	bne.n	8009922 <__kernel_rem_pio2f+0x132>
 800995e:	464f      	mov	r7, r9
 8009960:	9e05      	ldr	r6, [sp, #20]
 8009962:	1c20      	adds	r0, r4, #0
 8009964:	0031      	movs	r1, r6
 8009966:	f000 fba5 	bl	800a0b4 <scalbnf>
 800996a:	21f8      	movs	r1, #248	; 0xf8
 800996c:	0589      	lsls	r1, r1, #22
 800996e:	1c04      	adds	r4, r0, #0
 8009970:	f7f6 ff0c 	bl	800078c <__aeabi_fmul>
 8009974:	f000 fb5c 	bl	800a030 <floorf>
 8009978:	2182      	movs	r1, #130	; 0x82
 800997a:	05c9      	lsls	r1, r1, #23
 800997c:	f7f6 ff06 	bl	800078c <__aeabi_fmul>
 8009980:	1c01      	adds	r1, r0, #0
 8009982:	1c20      	adds	r0, r4, #0
 8009984:	f7f7 f81c 	bl	80009c0 <__aeabi_fsub>
 8009988:	1c04      	adds	r4, r0, #0
 800998a:	f7f7 f9e1 	bl	8000d50 <__aeabi_f2iz>
 800998e:	4681      	mov	r9, r0
 8009990:	f7f7 f9fe 	bl	8000d90 <__aeabi_i2f>
 8009994:	1c01      	adds	r1, r0, #0
 8009996:	1c20      	adds	r0, r4, #0
 8009998:	f7f7 f812 	bl	80009c0 <__aeabi_fsub>
 800999c:	1c05      	adds	r5, r0, #0
 800999e:	2e00      	cmp	r6, #0
 80099a0:	dd7b      	ble.n	8009a9a <__kernel_rem_pio2f+0x2aa>
 80099a2:	9b04      	ldr	r3, [sp, #16]
 80099a4:	2008      	movs	r0, #8
 80099a6:	1e5a      	subs	r2, r3, #1
 80099a8:	4653      	mov	r3, sl
 80099aa:	0092      	lsls	r2, r2, #2
 80099ac:	589b      	ldr	r3, [r3, r2]
 80099ae:	1b80      	subs	r0, r0, r6
 80099b0:	0019      	movs	r1, r3
 80099b2:	4101      	asrs	r1, r0
 80099b4:	4489      	add	r9, r1
 80099b6:	4081      	lsls	r1, r0
 80099b8:	1a5b      	subs	r3, r3, r1
 80099ba:	4651      	mov	r1, sl
 80099bc:	508b      	str	r3, [r1, r2]
 80099be:	2207      	movs	r2, #7
 80099c0:	1b92      	subs	r2, r2, r6
 80099c2:	4113      	asrs	r3, r2
 80099c4:	4698      	mov	r8, r3
 80099c6:	4643      	mov	r3, r8
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	dc74      	bgt.n	8009ab6 <__kernel_rem_pio2f+0x2c6>
 80099cc:	2100      	movs	r1, #0
 80099ce:	1c28      	adds	r0, r5, #0
 80099d0:	f7f6 fc54 	bl	800027c <__aeabi_fcmpeq>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d100      	bne.n	80099da <__kernel_rem_pio2f+0x1ea>
 80099d8:	e0cd      	b.n	8009b76 <__kernel_rem_pio2f+0x386>
 80099da:	9b04      	ldr	r3, [sp, #16]
 80099dc:	9a06      	ldr	r2, [sp, #24]
 80099de:	1e59      	subs	r1, r3, #1
 80099e0:	428a      	cmp	r2, r1
 80099e2:	dc0e      	bgt.n	8009a02 <__kernel_rem_pio2f+0x212>
 80099e4:	4a48      	ldr	r2, [pc, #288]	; (8009b08 <__kernel_rem_pio2f+0x318>)
 80099e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80099e8:	4694      	mov	ip, r2
 80099ea:	2200      	movs	r2, #0
 80099ec:	4463      	add	r3, ip
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	4453      	add	r3, sl
 80099f2:	681c      	ldr	r4, [r3, #0]
 80099f4:	3b04      	subs	r3, #4
 80099f6:	4322      	orrs	r2, r4
 80099f8:	4283      	cmp	r3, r0
 80099fa:	d1fa      	bne.n	80099f2 <__kernel_rem_pio2f+0x202>
 80099fc:	2a00      	cmp	r2, #0
 80099fe:	d000      	beq.n	8009a02 <__kernel_rem_pio2f+0x212>
 8009a00:	e10b      	b.n	8009c1a <__kernel_rem_pio2f+0x42a>
 8009a02:	4652      	mov	r2, sl
 8009a04:	9b06      	ldr	r3, [sp, #24]
 8009a06:	3b01      	subs	r3, #1
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	58d1      	ldr	r1, [r2, r3]
 8009a0c:	2201      	movs	r2, #1
 8009a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a10:	2900      	cmp	r1, #0
 8009a12:	d000      	beq.n	8009a16 <__kernel_rem_pio2f+0x226>
 8009a14:	e0fc      	b.n	8009c10 <__kernel_rem_pio2f+0x420>
 8009a16:	6819      	ldr	r1, [r3, #0]
 8009a18:	3b04      	subs	r3, #4
 8009a1a:	3201      	adds	r2, #1
 8009a1c:	2900      	cmp	r1, #0
 8009a1e:	d0fa      	beq.n	8009a16 <__kernel_rem_pio2f+0x226>
 8009a20:	9b04      	ldr	r3, [sp, #16]
 8009a22:	469c      	mov	ip, r3
 8009a24:	1c59      	adds	r1, r3, #1
 8009a26:	4689      	mov	r9, r1
 8009a28:	4462      	add	r2, ip
 8009a2a:	9200      	str	r2, [sp, #0]
 8009a2c:	9a08      	ldr	r2, [sp, #32]
 8009a2e:	9b04      	ldr	r3, [sp, #16]
 8009a30:	4694      	mov	ip, r2
 8009a32:	4463      	add	r3, ip
 8009a34:	009e      	lsls	r6, r3, #2
 8009a36:	ab22      	add	r3, sp, #136	; 0x88
 8009a38:	4698      	mov	r8, r3
 8009a3a:	9b07      	ldr	r3, [sp, #28]
 8009a3c:	44b0      	add	r8, r6
 8009a3e:	469c      	mov	ip, r3
 8009a40:	44e3      	add	fp, ip
 8009a42:	464b      	mov	r3, r9
 8009a44:	9a02      	ldr	r2, [sp, #8]
 8009a46:	009b      	lsls	r3, r3, #2
 8009a48:	58d0      	ldr	r0, [r2, r3]
 8009a4a:	f7f7 f9a1 	bl	8000d90 <__aeabi_i2f>
 8009a4e:	4643      	mov	r3, r8
 8009a50:	6018      	str	r0, [r3, #0]
 8009a52:	9b01      	ldr	r3, [sp, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	db1e      	blt.n	8009a96 <__kernel_rem_pio2f+0x2a6>
 8009a58:	4646      	mov	r6, r8
 8009a5a:	2400      	movs	r4, #0
 8009a5c:	9d03      	ldr	r5, [sp, #12]
 8009a5e:	e001      	b.n	8009a64 <__kernel_rem_pio2f+0x274>
 8009a60:	6830      	ldr	r0, [r6, #0]
 8009a62:	3504      	adds	r5, #4
 8009a64:	6829      	ldr	r1, [r5, #0]
 8009a66:	f7f6 fe91 	bl	800078c <__aeabi_fmul>
 8009a6a:	1c01      	adds	r1, r0, #0
 8009a6c:	1c20      	adds	r0, r4, #0
 8009a6e:	f7f6 fc33 	bl	80002d8 <__aeabi_fadd>
 8009a72:	3e04      	subs	r6, #4
 8009a74:	1c04      	adds	r4, r0, #0
 8009a76:	42bd      	cmp	r5, r7
 8009a78:	d1f2      	bne.n	8009a60 <__kernel_rem_pio2f+0x270>
 8009a7a:	465b      	mov	r3, fp
 8009a7c:	605c      	str	r4, [r3, #4]
 8009a7e:	2301      	movs	r3, #1
 8009a80:	469c      	mov	ip, r3
 8009a82:	3303      	adds	r3, #3
 8009a84:	44e1      	add	r9, ip
 8009a86:	469c      	mov	ip, r3
 8009a88:	9b00      	ldr	r3, [sp, #0]
 8009a8a:	44e0      	add	r8, ip
 8009a8c:	44e3      	add	fp, ip
 8009a8e:	4599      	cmp	r9, r3
 8009a90:	ddd7      	ble.n	8009a42 <__kernel_rem_pio2f+0x252>
 8009a92:	9304      	str	r3, [sp, #16]
 8009a94:	e735      	b.n	8009902 <__kernel_rem_pio2f+0x112>
 8009a96:	2400      	movs	r4, #0
 8009a98:	e7ef      	b.n	8009a7a <__kernel_rem_pio2f+0x28a>
 8009a9a:	9b05      	ldr	r3, [sp, #20]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d000      	beq.n	8009aa2 <__kernel_rem_pio2f+0x2b2>
 8009aa0:	e0ac      	b.n	8009bfc <__kernel_rem_pio2f+0x40c>
 8009aa2:	4652      	mov	r2, sl
 8009aa4:	9b04      	ldr	r3, [sp, #16]
 8009aa6:	3b01      	subs	r3, #1
 8009aa8:	009b      	lsls	r3, r3, #2
 8009aaa:	58d3      	ldr	r3, [r2, r3]
 8009aac:	121b      	asrs	r3, r3, #8
 8009aae:	4698      	mov	r8, r3
 8009ab0:	4643      	mov	r3, r8
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	dd8a      	ble.n	80099cc <__kernel_rem_pio2f+0x1dc>
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	469c      	mov	ip, r3
 8009aba:	9b04      	ldr	r3, [sp, #16]
 8009abc:	44e1      	add	r9, ip
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	dc00      	bgt.n	8009ac4 <__kernel_rem_pio2f+0x2d4>
 8009ac2:	e1bd      	b.n	8009e40 <__kernel_rem_pio2f+0x650>
 8009ac4:	4653      	mov	r3, sl
 8009ac6:	681c      	ldr	r4, [r3, #0]
 8009ac8:	2c00      	cmp	r4, #0
 8009aca:	d000      	beq.n	8009ace <__kernel_rem_pio2f+0x2de>
 8009acc:	e08c      	b.n	8009be8 <__kernel_rem_pio2f+0x3f8>
 8009ace:	9b04      	ldr	r3, [sp, #16]
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d021      	beq.n	8009b18 <__kernel_rem_pio2f+0x328>
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	ab0f      	add	r3, sp, #60	; 0x3c
 8009ad8:	681c      	ldr	r4, [r3, #0]
 8009ada:	2c00      	cmp	r4, #0
 8009adc:	d100      	bne.n	8009ae0 <__kernel_rem_pio2f+0x2f0>
 8009ade:	e086      	b.n	8009bee <__kernel_rem_pio2f+0x3fe>
 8009ae0:	1c53      	adds	r3, r2, #1
 8009ae2:	2180      	movs	r1, #128	; 0x80
 8009ae4:	0049      	lsls	r1, r1, #1
 8009ae6:	1b0c      	subs	r4, r1, r4
 8009ae8:	4651      	mov	r1, sl
 8009aea:	0092      	lsls	r2, r2, #2
 8009aec:	508c      	str	r4, [r1, r2]
 8009aee:	9a04      	ldr	r2, [sp, #16]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	dd10      	ble.n	8009b16 <__kernel_rem_pio2f+0x326>
 8009af4:	4650      	mov	r0, sl
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	58ca      	ldr	r2, [r1, r3]
 8009afa:	4458      	add	r0, fp
 8009afc:	21ff      	movs	r1, #255	; 0xff
 8009afe:	4453      	add	r3, sl
 8009b00:	e005      	b.n	8009b0e <__kernel_rem_pio2f+0x31e>
 8009b02:	46c0      	nop			; (mov r8, r8)
 8009b04:	0800b39c 	.word	0x0800b39c
 8009b08:	3fffffff 	.word	0x3fffffff
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	1a8a      	subs	r2, r1, r2
 8009b10:	c304      	stmia	r3!, {r2}
 8009b12:	4283      	cmp	r3, r0
 8009b14:	d1fa      	bne.n	8009b0c <__kernel_rem_pio2f+0x31c>
 8009b16:	2401      	movs	r4, #1
 8009b18:	9b05      	ldr	r3, [sp, #20]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	dd0d      	ble.n	8009b3a <__kernel_rem_pio2f+0x34a>
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d100      	bne.n	8009b24 <__kernel_rem_pio2f+0x334>
 8009b22:	e173      	b.n	8009e0c <__kernel_rem_pio2f+0x61c>
 8009b24:	2b02      	cmp	r3, #2
 8009b26:	d108      	bne.n	8009b3a <__kernel_rem_pio2f+0x34a>
 8009b28:	223f      	movs	r2, #63	; 0x3f
 8009b2a:	9b04      	ldr	r3, [sp, #16]
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	4651      	mov	r1, sl
 8009b32:	58c9      	ldr	r1, [r1, r3]
 8009b34:	400a      	ands	r2, r1
 8009b36:	4651      	mov	r1, sl
 8009b38:	50ca      	str	r2, [r1, r3]
 8009b3a:	4643      	mov	r3, r8
 8009b3c:	2b02      	cmp	r3, #2
 8009b3e:	d000      	beq.n	8009b42 <__kernel_rem_pio2f+0x352>
 8009b40:	e744      	b.n	80099cc <__kernel_rem_pio2f+0x1dc>
 8009b42:	20fe      	movs	r0, #254	; 0xfe
 8009b44:	1c29      	adds	r1, r5, #0
 8009b46:	0580      	lsls	r0, r0, #22
 8009b48:	f7f6 ff3a 	bl	80009c0 <__aeabi_fsub>
 8009b4c:	1c05      	adds	r5, r0, #0
 8009b4e:	2c00      	cmp	r4, #0
 8009b50:	d100      	bne.n	8009b54 <__kernel_rem_pio2f+0x364>
 8009b52:	e73b      	b.n	80099cc <__kernel_rem_pio2f+0x1dc>
 8009b54:	20fe      	movs	r0, #254	; 0xfe
 8009b56:	9905      	ldr	r1, [sp, #20]
 8009b58:	0580      	lsls	r0, r0, #22
 8009b5a:	f000 faab 	bl	800a0b4 <scalbnf>
 8009b5e:	1c01      	adds	r1, r0, #0
 8009b60:	1c28      	adds	r0, r5, #0
 8009b62:	f7f6 ff2d 	bl	80009c0 <__aeabi_fsub>
 8009b66:	1c05      	adds	r5, r0, #0
 8009b68:	2100      	movs	r1, #0
 8009b6a:	1c28      	adds	r0, r5, #0
 8009b6c:	f7f6 fb86 	bl	800027c <__aeabi_fcmpeq>
 8009b70:	2800      	cmp	r0, #0
 8009b72:	d000      	beq.n	8009b76 <__kernel_rem_pio2f+0x386>
 8009b74:	e731      	b.n	80099da <__kernel_rem_pio2f+0x1ea>
 8009b76:	464b      	mov	r3, r9
 8009b78:	9303      	str	r3, [sp, #12]
 8009b7a:	4643      	mov	r3, r8
 8009b7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b7e:	9301      	str	r3, [sp, #4]
 8009b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b82:	1c28      	adds	r0, r5, #0
 8009b84:	1a99      	subs	r1, r3, r2
 8009b86:	f000 fa95 	bl	800a0b4 <scalbnf>
 8009b8a:	2187      	movs	r1, #135	; 0x87
 8009b8c:	05c9      	lsls	r1, r1, #23
 8009b8e:	1c05      	adds	r5, r0, #0
 8009b90:	f7f6 fb98 	bl	80002c4 <__aeabi_fcmpge>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d100      	bne.n	8009b9a <__kernel_rem_pio2f+0x3aa>
 8009b98:	e17f      	b.n	8009e9a <__kernel_rem_pio2f+0x6aa>
 8009b9a:	21ee      	movs	r1, #238	; 0xee
 8009b9c:	1c28      	adds	r0, r5, #0
 8009b9e:	0589      	lsls	r1, r1, #22
 8009ba0:	f7f6 fdf4 	bl	800078c <__aeabi_fmul>
 8009ba4:	f7f7 f8d4 	bl	8000d50 <__aeabi_f2iz>
 8009ba8:	f7f7 f8f2 	bl	8000d90 <__aeabi_i2f>
 8009bac:	2187      	movs	r1, #135	; 0x87
 8009bae:	05c9      	lsls	r1, r1, #23
 8009bb0:	1c04      	adds	r4, r0, #0
 8009bb2:	f7f6 fdeb 	bl	800078c <__aeabi_fmul>
 8009bb6:	1c01      	adds	r1, r0, #0
 8009bb8:	1c28      	adds	r0, r5, #0
 8009bba:	f7f6 ff01 	bl	80009c0 <__aeabi_fsub>
 8009bbe:	f7f7 f8c7 	bl	8000d50 <__aeabi_f2iz>
 8009bc2:	4653      	mov	r3, sl
 8009bc4:	465a      	mov	r2, fp
 8009bc6:	5098      	str	r0, [r3, r2]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	4694      	mov	ip, r2
 8009bcc:	9b04      	ldr	r3, [sp, #16]
 8009bce:	1c20      	adds	r0, r4, #0
 8009bd0:	4463      	add	r3, ip
 8009bd2:	4698      	mov	r8, r3
 8009bd4:	9b05      	ldr	r3, [sp, #20]
 8009bd6:	3308      	adds	r3, #8
 8009bd8:	9305      	str	r3, [sp, #20]
 8009bda:	4643      	mov	r3, r8
 8009bdc:	009d      	lsls	r5, r3, #2
 8009bde:	f7f7 f8b7 	bl	8000d50 <__aeabi_f2iz>
 8009be2:	4653      	mov	r3, sl
 8009be4:	5158      	str	r0, [r3, r5]
 8009be6:	e035      	b.n	8009c54 <__kernel_rem_pio2f+0x464>
 8009be8:	2301      	movs	r3, #1
 8009bea:	2200      	movs	r2, #0
 8009bec:	e779      	b.n	8009ae2 <__kernel_rem_pio2f+0x2f2>
 8009bee:	9904      	ldr	r1, [sp, #16]
 8009bf0:	3201      	adds	r2, #1
 8009bf2:	3304      	adds	r3, #4
 8009bf4:	428a      	cmp	r2, r1
 8009bf6:	d000      	beq.n	8009bfa <__kernel_rem_pio2f+0x40a>
 8009bf8:	e76e      	b.n	8009ad8 <__kernel_rem_pio2f+0x2e8>
 8009bfa:	e78d      	b.n	8009b18 <__kernel_rem_pio2f+0x328>
 8009bfc:	21fc      	movs	r1, #252	; 0xfc
 8009bfe:	0589      	lsls	r1, r1, #22
 8009c00:	f7f6 fb60 	bl	80002c4 <__aeabi_fcmpge>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d000      	beq.n	8009c0a <__kernel_rem_pio2f+0x41a>
 8009c08:	e10a      	b.n	8009e20 <__kernel_rem_pio2f+0x630>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	4698      	mov	r8, r3
 8009c0e:	e6dd      	b.n	80099cc <__kernel_rem_pio2f+0x1dc>
 8009c10:	9b04      	ldr	r3, [sp, #16]
 8009c12:	3301      	adds	r3, #1
 8009c14:	4699      	mov	r9, r3
 8009c16:	9300      	str	r3, [sp, #0]
 8009c18:	e708      	b.n	8009a2c <__kernel_rem_pio2f+0x23c>
 8009c1a:	464b      	mov	r3, r9
 8009c1c:	9303      	str	r3, [sp, #12]
 8009c1e:	4643      	mov	r3, r8
 8009c20:	4688      	mov	r8, r1
 8009c22:	9301      	str	r3, [sp, #4]
 8009c24:	4643      	mov	r3, r8
 8009c26:	4652      	mov	r2, sl
 8009c28:	9905      	ldr	r1, [sp, #20]
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	58d3      	ldr	r3, [r2, r3]
 8009c2e:	3908      	subs	r1, #8
 8009c30:	9105      	str	r1, [sp, #20]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10e      	bne.n	8009c54 <__kernel_rem_pio2f+0x464>
 8009c36:	4ab7      	ldr	r2, [pc, #732]	; (8009f14 <__kernel_rem_pio2f+0x724>)
 8009c38:	9b04      	ldr	r3, [sp, #16]
 8009c3a:	4694      	mov	ip, r2
 8009c3c:	4642      	mov	r2, r8
 8009c3e:	4463      	add	r3, ip
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	4453      	add	r3, sl
 8009c44:	6818      	ldr	r0, [r3, #0]
 8009c46:	3b04      	subs	r3, #4
 8009c48:	3a01      	subs	r2, #1
 8009c4a:	3908      	subs	r1, #8
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d0f9      	beq.n	8009c44 <__kernel_rem_pio2f+0x454>
 8009c50:	4690      	mov	r8, r2
 8009c52:	9105      	str	r1, [sp, #20]
 8009c54:	20fe      	movs	r0, #254	; 0xfe
 8009c56:	9905      	ldr	r1, [sp, #20]
 8009c58:	0580      	lsls	r0, r0, #22
 8009c5a:	f000 fa2b 	bl	800a0b4 <scalbnf>
 8009c5e:	4643      	mov	r3, r8
 8009c60:	1c04      	adds	r4, r0, #0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	da00      	bge.n	8009c68 <__kernel_rem_pio2f+0x478>
 8009c66:	e13f      	b.n	8009ee8 <__kernel_rem_pio2f+0x6f8>
 8009c68:	009b      	lsls	r3, r3, #2
 8009c6a:	469c      	mov	ip, r3
 8009c6c:	9a07      	ldr	r2, [sp, #28]
 8009c6e:	001d      	movs	r5, r3
 8009c70:	4462      	add	r2, ip
 8009c72:	4691      	mov	r9, r2
 8009c74:	0016      	movs	r6, r2
 8009c76:	9302      	str	r3, [sp, #8]
 8009c78:	4455      	add	r5, sl
 8009c7a:	6828      	ldr	r0, [r5, #0]
 8009c7c:	f7f7 f888 	bl	8000d90 <__aeabi_i2f>
 8009c80:	1c21      	adds	r1, r4, #0
 8009c82:	f7f6 fd83 	bl	800078c <__aeabi_fmul>
 8009c86:	21ee      	movs	r1, #238	; 0xee
 8009c88:	6030      	str	r0, [r6, #0]
 8009c8a:	0589      	lsls	r1, r1, #22
 8009c8c:	1c20      	adds	r0, r4, #0
 8009c8e:	f7f6 fd7d 	bl	800078c <__aeabi_fmul>
 8009c92:	3e04      	subs	r6, #4
 8009c94:	002b      	movs	r3, r5
 8009c96:	1c04      	adds	r4, r0, #0
 8009c98:	3d04      	subs	r5, #4
 8009c9a:	459a      	cmp	sl, r3
 8009c9c:	d1ed      	bne.n	8009c7a <__kernel_rem_pio2f+0x48a>
 8009c9e:	ab36      	add	r3, sp, #216	; 0xd8
 8009ca0:	469b      	mov	fp, r3
 8009ca2:	4b9d      	ldr	r3, [pc, #628]	; (8009f18 <__kernel_rem_pio2f+0x728>)
 8009ca4:	2700      	movs	r7, #0
 8009ca6:	469a      	mov	sl, r3
 8009ca8:	4643      	mov	r3, r8
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	9b06      	ldr	r3, [sp, #24]
 8009cae:	4698      	mov	r8, r3
 8009cb0:	4643      	mov	r3, r8
 8009cb2:	2400      	movs	r4, #0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	db1a      	blt.n	8009cee <__kernel_rem_pio2f+0x4fe>
 8009cb8:	003b      	movs	r3, r7
 8009cba:	2600      	movs	r6, #0
 8009cbc:	464f      	mov	r7, r9
 8009cbe:	2400      	movs	r4, #0
 8009cc0:	2500      	movs	r5, #0
 8009cc2:	4699      	mov	r9, r3
 8009cc4:	4895      	ldr	r0, [pc, #596]	; (8009f1c <__kernel_rem_pio2f+0x72c>)
 8009cc6:	e004      	b.n	8009cd2 <__kernel_rem_pio2f+0x4e2>
 8009cc8:	3604      	adds	r6, #4
 8009cca:	45a9      	cmp	r9, r5
 8009ccc:	db0c      	blt.n	8009ce8 <__kernel_rem_pio2f+0x4f8>
 8009cce:	4653      	mov	r3, sl
 8009cd0:	58f0      	ldr	r0, [r6, r3]
 8009cd2:	59b9      	ldr	r1, [r7, r6]
 8009cd4:	f7f6 fd5a 	bl	800078c <__aeabi_fmul>
 8009cd8:	1c01      	adds	r1, r0, #0
 8009cda:	1c20      	adds	r0, r4, #0
 8009cdc:	f7f6 fafc 	bl	80002d8 <__aeabi_fadd>
 8009ce0:	3501      	adds	r5, #1
 8009ce2:	1c04      	adds	r4, r0, #0
 8009ce4:	45a8      	cmp	r8, r5
 8009ce6:	daef      	bge.n	8009cc8 <__kernel_rem_pio2f+0x4d8>
 8009ce8:	464b      	mov	r3, r9
 8009cea:	46b9      	mov	r9, r7
 8009cec:	001f      	movs	r7, r3
 8009cee:	465a      	mov	r2, fp
 8009cf0:	00bb      	lsls	r3, r7, #2
 8009cf2:	50d4      	str	r4, [r2, r3]
 8009cf4:	2204      	movs	r2, #4
 8009cf6:	4252      	negs	r2, r2
 8009cf8:	4694      	mov	ip, r2
 8009cfa:	9a00      	ldr	r2, [sp, #0]
 8009cfc:	1c7b      	adds	r3, r7, #1
 8009cfe:	44e1      	add	r9, ip
 8009d00:	4297      	cmp	r7, r2
 8009d02:	d001      	beq.n	8009d08 <__kernel_rem_pio2f+0x518>
 8009d04:	001f      	movs	r7, r3
 8009d06:	e7d3      	b.n	8009cb0 <__kernel_rem_pio2f+0x4c0>
 8009d08:	9b00      	ldr	r3, [sp, #0]
 8009d0a:	4698      	mov	r8, r3
 8009d0c:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8009d0e:	2b02      	cmp	r3, #2
 8009d10:	dc22      	bgt.n	8009d58 <__kernel_rem_pio2f+0x568>
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	dd00      	ble.n	8009d18 <__kernel_rem_pio2f+0x528>
 8009d16:	e095      	b.n	8009e44 <__kernel_rem_pio2f+0x654>
 8009d18:	d114      	bne.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009d1a:	9b02      	ldr	r3, [sp, #8]
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	445b      	add	r3, fp
 8009d20:	001c      	movs	r4, r3
 8009d22:	465d      	mov	r5, fp
 8009d24:	6821      	ldr	r1, [r4, #0]
 8009d26:	f7f6 fad7 	bl	80002d8 <__aeabi_fadd>
 8009d2a:	0023      	movs	r3, r4
 8009d2c:	3c04      	subs	r4, #4
 8009d2e:	429d      	cmp	r5, r3
 8009d30:	d1f8      	bne.n	8009d24 <__kernel_rem_pio2f+0x534>
 8009d32:	9b01      	ldr	r3, [sp, #4]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d003      	beq.n	8009d40 <__kernel_rem_pio2f+0x550>
 8009d38:	2380      	movs	r3, #128	; 0x80
 8009d3a:	061b      	lsls	r3, r3, #24
 8009d3c:	469c      	mov	ip, r3
 8009d3e:	4460      	add	r0, ip
 8009d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d42:	6018      	str	r0, [r3, #0]
 8009d44:	2007      	movs	r0, #7
 8009d46:	9b03      	ldr	r3, [sp, #12]
 8009d48:	4018      	ands	r0, r3
 8009d4a:	b05f      	add	sp, #380	; 0x17c
 8009d4c:	bcf0      	pop	{r4, r5, r6, r7}
 8009d4e:	46bb      	mov	fp, r7
 8009d50:	46b2      	mov	sl, r6
 8009d52:	46a9      	mov	r9, r5
 8009d54:	46a0      	mov	r8, r4
 8009d56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d58:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8009d5a:	2b03      	cmp	r3, #3
 8009d5c:	d1f2      	bne.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009d5e:	4643      	mov	r3, r8
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d100      	bne.n	8009d66 <__kernel_rem_pio2f+0x576>
 8009d64:	e0d4      	b.n	8009f10 <__kernel_rem_pio2f+0x720>
 8009d66:	465b      	mov	r3, fp
 8009d68:	9a02      	ldr	r2, [sp, #8]
 8009d6a:	589e      	ldr	r6, [r3, r2]
 8009d6c:	4b6c      	ldr	r3, [pc, #432]	; (8009f20 <__kernel_rem_pio2f+0x730>)
 8009d6e:	4443      	add	r3, r8
 8009d70:	4699      	mov	r9, r3
 8009d72:	009d      	lsls	r5, r3, #2
 8009d74:	445d      	add	r5, fp
 8009d76:	682b      	ldr	r3, [r5, #0]
 8009d78:	1c30      	adds	r0, r6, #0
 8009d7a:	1c19      	adds	r1, r3, #0
 8009d7c:	469a      	mov	sl, r3
 8009d7e:	f7f6 faab 	bl	80002d8 <__aeabi_fadd>
 8009d82:	1c34      	adds	r4, r6, #0
 8009d84:	1c01      	adds	r1, r0, #0
 8009d86:	1c06      	adds	r6, r0, #0
 8009d88:	4650      	mov	r0, sl
 8009d8a:	f7f6 fe19 	bl	80009c0 <__aeabi_fsub>
 8009d8e:	1c21      	adds	r1, r4, #0
 8009d90:	f7f6 faa2 	bl	80002d8 <__aeabi_fadd>
 8009d94:	002f      	movs	r7, r5
 8009d96:	6068      	str	r0, [r5, #4]
 8009d98:	602e      	str	r6, [r5, #0]
 8009d9a:	3d04      	subs	r5, #4
 8009d9c:	45bb      	cmp	fp, r7
 8009d9e:	d1ea      	bne.n	8009d76 <__kernel_rem_pio2f+0x586>
 8009da0:	4643      	mov	r3, r8
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	dc00      	bgt.n	8009da8 <__kernel_rem_pio2f+0x5b8>
 8009da6:	e0b3      	b.n	8009f10 <__kernel_rem_pio2f+0x720>
 8009da8:	465b      	mov	r3, fp
 8009daa:	9a02      	ldr	r2, [sp, #8]
 8009dac:	465d      	mov	r5, fp
 8009dae:	589e      	ldr	r6, [r3, r2]
 8009db0:	464b      	mov	r3, r9
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4698      	mov	r8, r3
 8009db6:	4445      	add	r5, r8
 8009db8:	682f      	ldr	r7, [r5, #0]
 8009dba:	1c30      	adds	r0, r6, #0
 8009dbc:	1c39      	adds	r1, r7, #0
 8009dbe:	f7f6 fa8b 	bl	80002d8 <__aeabi_fadd>
 8009dc2:	1c34      	adds	r4, r6, #0
 8009dc4:	1c01      	adds	r1, r0, #0
 8009dc6:	1c06      	adds	r6, r0, #0
 8009dc8:	1c38      	adds	r0, r7, #0
 8009dca:	f7f6 fdf9 	bl	80009c0 <__aeabi_fsub>
 8009dce:	1c21      	adds	r1, r4, #0
 8009dd0:	f7f6 fa82 	bl	80002d8 <__aeabi_fadd>
 8009dd4:	002f      	movs	r7, r5
 8009dd6:	6068      	str	r0, [r5, #4]
 8009dd8:	602e      	str	r6, [r5, #0]
 8009dda:	3d04      	subs	r5, #4
 8009ddc:	45ab      	cmp	fp, r5
 8009dde:	d1eb      	bne.n	8009db8 <__kernel_rem_pio2f+0x5c8>
 8009de0:	4644      	mov	r4, r8
 8009de2:	2000      	movs	r0, #0
 8009de4:	3404      	adds	r4, #4
 8009de6:	445c      	add	r4, fp
 8009de8:	6821      	ldr	r1, [r4, #0]
 8009dea:	3c04      	subs	r4, #4
 8009dec:	f7f6 fa74 	bl	80002d8 <__aeabi_fadd>
 8009df0:	42a7      	cmp	r7, r4
 8009df2:	d1f9      	bne.n	8009de8 <__kernel_rem_pio2f+0x5f8>
 8009df4:	9b01      	ldr	r3, [sp, #4]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d158      	bne.n	8009eac <__kernel_rem_pio2f+0x6bc>
 8009dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dfc:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8009dfe:	6098      	str	r0, [r3, #8]
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	465a      	mov	r2, fp
 8009e04:	6852      	ldr	r2, [r2, #4]
 8009e06:	9200      	str	r2, [sp, #0]
 8009e08:	605a      	str	r2, [r3, #4]
 8009e0a:	e79b      	b.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009e0c:	9b04      	ldr	r3, [sp, #16]
 8009e0e:	227f      	movs	r2, #127	; 0x7f
 8009e10:	3b01      	subs	r3, #1
 8009e12:	009b      	lsls	r3, r3, #2
 8009e14:	e68c      	b.n	8009b30 <__kernel_rem_pio2f+0x340>
 8009e16:	2308      	movs	r3, #8
 8009e18:	930c      	str	r3, [sp, #48]	; 0x30
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	e509      	b.n	8009834 <__kernel_rem_pio2f+0x44>
 8009e20:	2301      	movs	r3, #1
 8009e22:	469c      	mov	ip, r3
 8009e24:	3301      	adds	r3, #1
 8009e26:	4698      	mov	r8, r3
 8009e28:	9b04      	ldr	r3, [sp, #16]
 8009e2a:	44e1      	add	r9, ip
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	dd00      	ble.n	8009e32 <__kernel_rem_pio2f+0x642>
 8009e30:	e648      	b.n	8009ac4 <__kernel_rem_pio2f+0x2d4>
 8009e32:	20fe      	movs	r0, #254	; 0xfe
 8009e34:	1c29      	adds	r1, r5, #0
 8009e36:	0580      	lsls	r0, r0, #22
 8009e38:	f7f6 fdc2 	bl	80009c0 <__aeabi_fsub>
 8009e3c:	1c05      	adds	r5, r0, #0
 8009e3e:	e5c5      	b.n	80099cc <__kernel_rem_pio2f+0x1dc>
 8009e40:	2400      	movs	r4, #0
 8009e42:	e669      	b.n	8009b18 <__kernel_rem_pio2f+0x328>
 8009e44:	9b02      	ldr	r3, [sp, #8]
 8009e46:	2000      	movs	r0, #0
 8009e48:	445b      	add	r3, fp
 8009e4a:	001c      	movs	r4, r3
 8009e4c:	465d      	mov	r5, fp
 8009e4e:	6821      	ldr	r1, [r4, #0]
 8009e50:	f7f6 fa42 	bl	80002d8 <__aeabi_fadd>
 8009e54:	0023      	movs	r3, r4
 8009e56:	3c04      	subs	r4, #4
 8009e58:	429d      	cmp	r5, r3
 8009e5a:	d1f8      	bne.n	8009e4e <__kernel_rem_pio2f+0x65e>
 8009e5c:	9b01      	ldr	r3, [sp, #4]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d132      	bne.n	8009ec8 <__kernel_rem_pio2f+0x6d8>
 8009e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e64:	1c01      	adds	r1, r0, #0
 8009e66:	6018      	str	r0, [r3, #0]
 8009e68:	9836      	ldr	r0, [sp, #216]	; 0xd8
 8009e6a:	f7f6 fda9 	bl	80009c0 <__aeabi_fsub>
 8009e6e:	4643      	mov	r3, r8
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	dd0f      	ble.n	8009e94 <__kernel_rem_pio2f+0x6a4>
 8009e74:	2401      	movs	r4, #1
 8009e76:	4646      	mov	r6, r8
 8009e78:	ad37      	add	r5, sp, #220	; 0xdc
 8009e7a:	cd02      	ldmia	r5!, {r1}
 8009e7c:	3401      	adds	r4, #1
 8009e7e:	f7f6 fa2b 	bl	80002d8 <__aeabi_fadd>
 8009e82:	42a6      	cmp	r6, r4
 8009e84:	daf9      	bge.n	8009e7a <__kernel_rem_pio2f+0x68a>
 8009e86:	9b01      	ldr	r3, [sp, #4]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d003      	beq.n	8009e94 <__kernel_rem_pio2f+0x6a4>
 8009e8c:	2380      	movs	r3, #128	; 0x80
 8009e8e:	061b      	lsls	r3, r3, #24
 8009e90:	469c      	mov	ip, r3
 8009e92:	4460      	add	r0, ip
 8009e94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e96:	6058      	str	r0, [r3, #4]
 8009e98:	e754      	b.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009e9a:	1c28      	adds	r0, r5, #0
 8009e9c:	f7f6 ff58 	bl	8000d50 <__aeabi_f2iz>
 8009ea0:	4653      	mov	r3, sl
 8009ea2:	465a      	mov	r2, fp
 8009ea4:	5098      	str	r0, [r3, r2]
 8009ea6:	9b04      	ldr	r3, [sp, #16]
 8009ea8:	4698      	mov	r8, r3
 8009eaa:	e6d3      	b.n	8009c54 <__kernel_rem_pio2f+0x464>
 8009eac:	2280      	movs	r2, #128	; 0x80
 8009eae:	0612      	lsls	r2, r2, #24
 8009eb0:	4694      	mov	ip, r2
 8009eb2:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8009eb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009eb6:	4463      	add	r3, ip
 8009eb8:	6013      	str	r3, [r2, #0]
 8009eba:	465b      	mov	r3, fp
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	4460      	add	r0, ip
 8009ec0:	4463      	add	r3, ip
 8009ec2:	6053      	str	r3, [r2, #4]
 8009ec4:	6090      	str	r0, [r2, #8]
 8009ec6:	e73d      	b.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009ec8:	2380      	movs	r3, #128	; 0x80
 8009eca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ecc:	061b      	lsls	r3, r3, #24
 8009ece:	18c3      	adds	r3, r0, r3
 8009ed0:	6013      	str	r3, [r2, #0]
 8009ed2:	1c01      	adds	r1, r0, #0
 8009ed4:	9836      	ldr	r0, [sp, #216]	; 0xd8
 8009ed6:	f7f6 fd73 	bl	80009c0 <__aeabi_fsub>
 8009eda:	4643      	mov	r3, r8
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	dcc9      	bgt.n	8009e74 <__kernel_rem_pio2f+0x684>
 8009ee0:	e7d4      	b.n	8009e8c <__kernel_rem_pio2f+0x69c>
 8009ee2:	ab4a      	add	r3, sp, #296	; 0x128
 8009ee4:	9307      	str	r3, [sp, #28]
 8009ee6:	e4f2      	b.n	80098ce <__kernel_rem_pio2f+0xde>
 8009ee8:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	dc06      	bgt.n	8009efc <__kernel_rem_pio2f+0x70c>
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	dc0c      	bgt.n	8009f0c <__kernel_rem_pio2f+0x71c>
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d100      	bne.n	8009efa <__kernel_rem_pio2f+0x70a>
 8009ef8:	e71b      	b.n	8009d32 <__kernel_rem_pio2f+0x542>
 8009efa:	e723      	b.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009efc:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8009efe:	2b03      	cmp	r3, #3
 8009f00:	d000      	beq.n	8009f04 <__kernel_rem_pio2f+0x714>
 8009f02:	e71f      	b.n	8009d44 <__kernel_rem_pio2f+0x554>
 8009f04:	ab36      	add	r3, sp, #216	; 0xd8
 8009f06:	2000      	movs	r0, #0
 8009f08:	469b      	mov	fp, r3
 8009f0a:	e773      	b.n	8009df4 <__kernel_rem_pio2f+0x604>
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	e7a5      	b.n	8009e5c <__kernel_rem_pio2f+0x66c>
 8009f10:	2000      	movs	r0, #0
 8009f12:	e76f      	b.n	8009df4 <__kernel_rem_pio2f+0x604>
 8009f14:	3ffffffe 	.word	0x3ffffffe
 8009f18:	0800b370 	.word	0x0800b370
 8009f1c:	3fc90000 	.word	0x3fc90000
 8009f20:	3fffffff 	.word	0x3fffffff

08009f24 <__kernel_sinf>:
 8009f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f26:	4647      	mov	r7, r8
 8009f28:	46ce      	mov	lr, r9
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	0017      	movs	r7, r2
 8009f2e:	22c8      	movs	r2, #200	; 0xc8
 8009f30:	0043      	lsls	r3, r0, #1
 8009f32:	1c04      	adds	r4, r0, #0
 8009f34:	1c0e      	adds	r6, r1, #0
 8009f36:	085b      	lsrs	r3, r3, #1
 8009f38:	0592      	lsls	r2, r2, #22
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	da03      	bge.n	8009f46 <__kernel_sinf+0x22>
 8009f3e:	f7f6 ff07 	bl	8000d50 <__aeabi_f2iz>
 8009f42:	2800      	cmp	r0, #0
 8009f44:	d058      	beq.n	8009ff8 <__kernel_sinf+0xd4>
 8009f46:	1c21      	adds	r1, r4, #0
 8009f48:	1c20      	adds	r0, r4, #0
 8009f4a:	f7f6 fc1f 	bl	800078c <__aeabi_fmul>
 8009f4e:	1c05      	adds	r5, r0, #0
 8009f50:	1c01      	adds	r1, r0, #0
 8009f52:	1c20      	adds	r0, r4, #0
 8009f54:	f7f6 fc1a 	bl	800078c <__aeabi_fmul>
 8009f58:	4928      	ldr	r1, [pc, #160]	; (8009ffc <__kernel_sinf+0xd8>)
 8009f5a:	4680      	mov	r8, r0
 8009f5c:	1c28      	adds	r0, r5, #0
 8009f5e:	f7f6 fc15 	bl	800078c <__aeabi_fmul>
 8009f62:	4927      	ldr	r1, [pc, #156]	; (800a000 <__kernel_sinf+0xdc>)
 8009f64:	f7f6 fd2c 	bl	80009c0 <__aeabi_fsub>
 8009f68:	1c29      	adds	r1, r5, #0
 8009f6a:	f7f6 fc0f 	bl	800078c <__aeabi_fmul>
 8009f6e:	4925      	ldr	r1, [pc, #148]	; (800a004 <__kernel_sinf+0xe0>)
 8009f70:	f7f6 f9b2 	bl	80002d8 <__aeabi_fadd>
 8009f74:	1c29      	adds	r1, r5, #0
 8009f76:	f7f6 fc09 	bl	800078c <__aeabi_fmul>
 8009f7a:	4923      	ldr	r1, [pc, #140]	; (800a008 <__kernel_sinf+0xe4>)
 8009f7c:	f7f6 fd20 	bl	80009c0 <__aeabi_fsub>
 8009f80:	1c29      	adds	r1, r5, #0
 8009f82:	f7f6 fc03 	bl	800078c <__aeabi_fmul>
 8009f86:	4921      	ldr	r1, [pc, #132]	; (800a00c <__kernel_sinf+0xe8>)
 8009f88:	f7f6 f9a6 	bl	80002d8 <__aeabi_fadd>
 8009f8c:	4681      	mov	r9, r0
 8009f8e:	2f00      	cmp	r7, #0
 8009f90:	d024      	beq.n	8009fdc <__kernel_sinf+0xb8>
 8009f92:	21fc      	movs	r1, #252	; 0xfc
 8009f94:	1c30      	adds	r0, r6, #0
 8009f96:	0589      	lsls	r1, r1, #22
 8009f98:	f7f6 fbf8 	bl	800078c <__aeabi_fmul>
 8009f9c:	4649      	mov	r1, r9
 8009f9e:	1c07      	adds	r7, r0, #0
 8009fa0:	4640      	mov	r0, r8
 8009fa2:	f7f6 fbf3 	bl	800078c <__aeabi_fmul>
 8009fa6:	1c01      	adds	r1, r0, #0
 8009fa8:	1c38      	adds	r0, r7, #0
 8009faa:	f7f6 fd09 	bl	80009c0 <__aeabi_fsub>
 8009fae:	1c29      	adds	r1, r5, #0
 8009fb0:	f7f6 fbec 	bl	800078c <__aeabi_fmul>
 8009fb4:	1c31      	adds	r1, r6, #0
 8009fb6:	f7f6 fd03 	bl	80009c0 <__aeabi_fsub>
 8009fba:	4915      	ldr	r1, [pc, #84]	; (800a010 <__kernel_sinf+0xec>)
 8009fbc:	1c05      	adds	r5, r0, #0
 8009fbe:	4640      	mov	r0, r8
 8009fc0:	f7f6 fbe4 	bl	800078c <__aeabi_fmul>
 8009fc4:	1c01      	adds	r1, r0, #0
 8009fc6:	1c28      	adds	r0, r5, #0
 8009fc8:	f7f6 f986 	bl	80002d8 <__aeabi_fadd>
 8009fcc:	1c01      	adds	r1, r0, #0
 8009fce:	1c20      	adds	r0, r4, #0
 8009fd0:	f7f6 fcf6 	bl	80009c0 <__aeabi_fsub>
 8009fd4:	bcc0      	pop	{r6, r7}
 8009fd6:	46b9      	mov	r9, r7
 8009fd8:	46b0      	mov	r8, r6
 8009fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fdc:	1c01      	adds	r1, r0, #0
 8009fde:	1c28      	adds	r0, r5, #0
 8009fe0:	f7f6 fbd4 	bl	800078c <__aeabi_fmul>
 8009fe4:	490a      	ldr	r1, [pc, #40]	; (800a010 <__kernel_sinf+0xec>)
 8009fe6:	f7f6 fceb 	bl	80009c0 <__aeabi_fsub>
 8009fea:	4641      	mov	r1, r8
 8009fec:	f7f6 fbce 	bl	800078c <__aeabi_fmul>
 8009ff0:	1c21      	adds	r1, r4, #0
 8009ff2:	f7f6 f971 	bl	80002d8 <__aeabi_fadd>
 8009ff6:	e7ed      	b.n	8009fd4 <__kernel_sinf+0xb0>
 8009ff8:	1c20      	adds	r0, r4, #0
 8009ffa:	e7eb      	b.n	8009fd4 <__kernel_sinf+0xb0>
 8009ffc:	2f2ec9d3 	.word	0x2f2ec9d3
 800a000:	32d72f34 	.word	0x32d72f34
 800a004:	3638ef1b 	.word	0x3638ef1b
 800a008:	39500d01 	.word	0x39500d01
 800a00c:	3c088889 	.word	0x3c088889
 800a010:	3e2aaaab 	.word	0x3e2aaaab

0800a014 <finite>:
 800a014:	4b03      	ldr	r3, [pc, #12]	; (800a024 <finite+0x10>)
 800a016:	0048      	lsls	r0, r1, #1
 800a018:	469c      	mov	ip, r3
 800a01a:	0840      	lsrs	r0, r0, #1
 800a01c:	4460      	add	r0, ip
 800a01e:	0fc0      	lsrs	r0, r0, #31
 800a020:	4770      	bx	lr
 800a022:	46c0      	nop			; (mov r8, r8)
 800a024:	80100000 	.word	0x80100000

0800a028 <fabsf>:
 800a028:	0040      	lsls	r0, r0, #1
 800a02a:	0840      	lsrs	r0, r0, #1
 800a02c:	4770      	bx	lr
 800a02e:	46c0      	nop			; (mov r8, r8)

0800a030 <floorf>:
 800a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a032:	0043      	lsls	r3, r0, #1
 800a034:	085f      	lsrs	r7, r3, #1
 800a036:	0e1b      	lsrs	r3, r3, #24
 800a038:	3b7f      	subs	r3, #127	; 0x7f
 800a03a:	0006      	movs	r6, r0
 800a03c:	001d      	movs	r5, r3
 800a03e:	1c04      	adds	r4, r0, #0
 800a040:	2b16      	cmp	r3, #22
 800a042:	dc16      	bgt.n	800a072 <floorf+0x42>
 800a044:	2b00      	cmp	r3, #0
 800a046:	db1c      	blt.n	800a082 <floorf+0x52>
 800a048:	4f17      	ldr	r7, [pc, #92]	; (800a0a8 <floorf+0x78>)
 800a04a:	411f      	asrs	r7, r3
 800a04c:	4207      	tst	r7, r0
 800a04e:	d028      	beq.n	800a0a2 <floorf+0x72>
 800a050:	4916      	ldr	r1, [pc, #88]	; (800a0ac <floorf+0x7c>)
 800a052:	f7f6 f941 	bl	80002d8 <__aeabi_fadd>
 800a056:	2100      	movs	r1, #0
 800a058:	f7f6 f92a 	bl	80002b0 <__aeabi_fcmpgt>
 800a05c:	2800      	cmp	r0, #0
 800a05e:	d020      	beq.n	800a0a2 <floorf+0x72>
 800a060:	2c00      	cmp	r4, #0
 800a062:	da03      	bge.n	800a06c <floorf+0x3c>
 800a064:	2080      	movs	r0, #128	; 0x80
 800a066:	0400      	lsls	r0, r0, #16
 800a068:	4128      	asrs	r0, r5
 800a06a:	1906      	adds	r6, r0, r4
 800a06c:	43be      	bics	r6, r7
 800a06e:	0030      	movs	r0, r6
 800a070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a072:	23ff      	movs	r3, #255	; 0xff
 800a074:	05db      	lsls	r3, r3, #23
 800a076:	429f      	cmp	r7, r3
 800a078:	d3fa      	bcc.n	800a070 <floorf+0x40>
 800a07a:	1c01      	adds	r1, r0, #0
 800a07c:	f7f6 f92c 	bl	80002d8 <__aeabi_fadd>
 800a080:	e7f6      	b.n	800a070 <floorf+0x40>
 800a082:	490a      	ldr	r1, [pc, #40]	; (800a0ac <floorf+0x7c>)
 800a084:	f7f6 f928 	bl	80002d8 <__aeabi_fadd>
 800a088:	2100      	movs	r1, #0
 800a08a:	f7f6 f911 	bl	80002b0 <__aeabi_fcmpgt>
 800a08e:	2800      	cmp	r0, #0
 800a090:	d007      	beq.n	800a0a2 <floorf+0x72>
 800a092:	2000      	movs	r0, #0
 800a094:	2c00      	cmp	r4, #0
 800a096:	daeb      	bge.n	800a070 <floorf+0x40>
 800a098:	1c20      	adds	r0, r4, #0
 800a09a:	2f00      	cmp	r7, #0
 800a09c:	d0e8      	beq.n	800a070 <floorf+0x40>
 800a09e:	4804      	ldr	r0, [pc, #16]	; (800a0b0 <floorf+0x80>)
 800a0a0:	e7e6      	b.n	800a070 <floorf+0x40>
 800a0a2:	1c20      	adds	r0, r4, #0
 800a0a4:	e7e4      	b.n	800a070 <floorf+0x40>
 800a0a6:	46c0      	nop			; (mov r8, r8)
 800a0a8:	007fffff 	.word	0x007fffff
 800a0ac:	7149f2ca 	.word	0x7149f2ca
 800a0b0:	bf800000 	.word	0xbf800000

0800a0b4 <scalbnf>:
 800a0b4:	0043      	lsls	r3, r0, #1
 800a0b6:	b570      	push	{r4, r5, r6, lr}
 800a0b8:	0002      	movs	r2, r0
 800a0ba:	000c      	movs	r4, r1
 800a0bc:	085d      	lsrs	r5, r3, #1
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d01b      	beq.n	800a0fa <scalbnf+0x46>
 800a0c2:	21ff      	movs	r1, #255	; 0xff
 800a0c4:	05c9      	lsls	r1, r1, #23
 800a0c6:	428d      	cmp	r5, r1
 800a0c8:	d218      	bcs.n	800a0fc <scalbnf+0x48>
 800a0ca:	4208      	tst	r0, r1
 800a0cc:	d11a      	bne.n	800a104 <scalbnf+0x50>
 800a0ce:	2198      	movs	r1, #152	; 0x98
 800a0d0:	05c9      	lsls	r1, r1, #23
 800a0d2:	f7f6 fb5b 	bl	800078c <__aeabi_fmul>
 800a0d6:	4b1f      	ldr	r3, [pc, #124]	; (800a154 <scalbnf+0xa0>)
 800a0d8:	429c      	cmp	r4, r3
 800a0da:	db2d      	blt.n	800a138 <scalbnf+0x84>
 800a0dc:	0043      	lsls	r3, r0, #1
 800a0de:	0e1b      	lsrs	r3, r3, #24
 800a0e0:	3b19      	subs	r3, #25
 800a0e2:	191b      	adds	r3, r3, r4
 800a0e4:	0002      	movs	r2, r0
 800a0e6:	2bfe      	cmp	r3, #254	; 0xfe
 800a0e8:	dd10      	ble.n	800a10c <scalbnf+0x58>
 800a0ea:	4b1b      	ldr	r3, [pc, #108]	; (800a158 <scalbnf+0xa4>)
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	da00      	bge.n	800a0f2 <scalbnf+0x3e>
 800a0f0:	4b1a      	ldr	r3, [pc, #104]	; (800a15c <scalbnf+0xa8>)
 800a0f2:	4919      	ldr	r1, [pc, #100]	; (800a158 <scalbnf+0xa4>)
 800a0f4:	1c18      	adds	r0, r3, #0
 800a0f6:	f7f6 fb49 	bl	800078c <__aeabi_fmul>
 800a0fa:	bd70      	pop	{r4, r5, r6, pc}
 800a0fc:	1c01      	adds	r1, r0, #0
 800a0fe:	f7f6 f8eb 	bl	80002d8 <__aeabi_fadd>
 800a102:	e7fa      	b.n	800a0fa <scalbnf+0x46>
 800a104:	0e1b      	lsrs	r3, r3, #24
 800a106:	191b      	adds	r3, r3, r4
 800a108:	2bfe      	cmp	r3, #254	; 0xfe
 800a10a:	dcee      	bgt.n	800a0ea <scalbnf+0x36>
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	dc0e      	bgt.n	800a12e <scalbnf+0x7a>
 800a110:	0019      	movs	r1, r3
 800a112:	3116      	adds	r1, #22
 800a114:	da14      	bge.n	800a140 <scalbnf+0x8c>
 800a116:	4b12      	ldr	r3, [pc, #72]	; (800a160 <scalbnf+0xac>)
 800a118:	429c      	cmp	r4, r3
 800a11a:	dce6      	bgt.n	800a0ea <scalbnf+0x36>
 800a11c:	4b11      	ldr	r3, [pc, #68]	; (800a164 <scalbnf+0xb0>)
 800a11e:	2800      	cmp	r0, #0
 800a120:	da00      	bge.n	800a124 <scalbnf+0x70>
 800a122:	4b11      	ldr	r3, [pc, #68]	; (800a168 <scalbnf+0xb4>)
 800a124:	490f      	ldr	r1, [pc, #60]	; (800a164 <scalbnf+0xb0>)
 800a126:	1c18      	adds	r0, r3, #0
 800a128:	f7f6 fb30 	bl	800078c <__aeabi_fmul>
 800a12c:	e7e5      	b.n	800a0fa <scalbnf+0x46>
 800a12e:	480f      	ldr	r0, [pc, #60]	; (800a16c <scalbnf+0xb8>)
 800a130:	4002      	ands	r2, r0
 800a132:	05d8      	lsls	r0, r3, #23
 800a134:	4310      	orrs	r0, r2
 800a136:	e7e0      	b.n	800a0fa <scalbnf+0x46>
 800a138:	490a      	ldr	r1, [pc, #40]	; (800a164 <scalbnf+0xb0>)
 800a13a:	f7f6 fb27 	bl	800078c <__aeabi_fmul>
 800a13e:	e7dc      	b.n	800a0fa <scalbnf+0x46>
 800a140:	21cc      	movs	r1, #204	; 0xcc
 800a142:	480a      	ldr	r0, [pc, #40]	; (800a16c <scalbnf+0xb8>)
 800a144:	3319      	adds	r3, #25
 800a146:	05db      	lsls	r3, r3, #23
 800a148:	4010      	ands	r0, r2
 800a14a:	4318      	orrs	r0, r3
 800a14c:	0589      	lsls	r1, r1, #22
 800a14e:	f7f6 fb1d 	bl	800078c <__aeabi_fmul>
 800a152:	e7d2      	b.n	800a0fa <scalbnf+0x46>
 800a154:	ffff3cb0 	.word	0xffff3cb0
 800a158:	7149f2ca 	.word	0x7149f2ca
 800a15c:	f149f2ca 	.word	0xf149f2ca
 800a160:	0000c350 	.word	0x0000c350
 800a164:	0da24260 	.word	0x0da24260
 800a168:	8da24260 	.word	0x8da24260
 800a16c:	807fffff 	.word	0x807fffff

0800a170 <__errno>:
 800a170:	4b01      	ldr	r3, [pc, #4]	; (800a178 <__errno+0x8>)
 800a172:	6818      	ldr	r0, [r3, #0]
 800a174:	4770      	bx	lr
 800a176:	46c0      	nop			; (mov r8, r8)
 800a178:	20000484 	.word	0x20000484

0800a17c <memcpy>:
 800a17c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a17e:	46c6      	mov	lr, r8
 800a180:	b500      	push	{lr}
 800a182:	2a0f      	cmp	r2, #15
 800a184:	d941      	bls.n	800a20a <memcpy+0x8e>
 800a186:	2703      	movs	r7, #3
 800a188:	000d      	movs	r5, r1
 800a18a:	003e      	movs	r6, r7
 800a18c:	4305      	orrs	r5, r0
 800a18e:	000c      	movs	r4, r1
 800a190:	0003      	movs	r3, r0
 800a192:	402e      	ands	r6, r5
 800a194:	422f      	tst	r7, r5
 800a196:	d13d      	bne.n	800a214 <memcpy+0x98>
 800a198:	0015      	movs	r5, r2
 800a19a:	3d10      	subs	r5, #16
 800a19c:	092d      	lsrs	r5, r5, #4
 800a19e:	46ac      	mov	ip, r5
 800a1a0:	012d      	lsls	r5, r5, #4
 800a1a2:	46a8      	mov	r8, r5
 800a1a4:	4480      	add	r8, r0
 800a1a6:	6825      	ldr	r5, [r4, #0]
 800a1a8:	6867      	ldr	r7, [r4, #4]
 800a1aa:	601d      	str	r5, [r3, #0]
 800a1ac:	605f      	str	r7, [r3, #4]
 800a1ae:	68a5      	ldr	r5, [r4, #8]
 800a1b0:	68e7      	ldr	r7, [r4, #12]
 800a1b2:	609d      	str	r5, [r3, #8]
 800a1b4:	60df      	str	r7, [r3, #12]
 800a1b6:	3410      	adds	r4, #16
 800a1b8:	001f      	movs	r7, r3
 800a1ba:	3310      	adds	r3, #16
 800a1bc:	4547      	cmp	r7, r8
 800a1be:	d1f2      	bne.n	800a1a6 <memcpy+0x2a>
 800a1c0:	4665      	mov	r5, ip
 800a1c2:	230f      	movs	r3, #15
 800a1c4:	240c      	movs	r4, #12
 800a1c6:	3501      	adds	r5, #1
 800a1c8:	012d      	lsls	r5, r5, #4
 800a1ca:	1949      	adds	r1, r1, r5
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	1945      	adds	r5, r0, r5
 800a1d0:	4214      	tst	r4, r2
 800a1d2:	d022      	beq.n	800a21a <memcpy+0x9e>
 800a1d4:	598c      	ldr	r4, [r1, r6]
 800a1d6:	51ac      	str	r4, [r5, r6]
 800a1d8:	3604      	adds	r6, #4
 800a1da:	1b9c      	subs	r4, r3, r6
 800a1dc:	2c03      	cmp	r4, #3
 800a1de:	d8f9      	bhi.n	800a1d4 <memcpy+0x58>
 800a1e0:	2403      	movs	r4, #3
 800a1e2:	3b04      	subs	r3, #4
 800a1e4:	089b      	lsrs	r3, r3, #2
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	4022      	ands	r2, r4
 800a1ec:	18ed      	adds	r5, r5, r3
 800a1ee:	18c9      	adds	r1, r1, r3
 800a1f0:	1e56      	subs	r6, r2, #1
 800a1f2:	2a00      	cmp	r2, #0
 800a1f4:	d006      	beq.n	800a204 <memcpy+0x88>
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	5ccc      	ldrb	r4, [r1, r3]
 800a1fa:	001a      	movs	r2, r3
 800a1fc:	54ec      	strb	r4, [r5, r3]
 800a1fe:	3301      	adds	r3, #1
 800a200:	4296      	cmp	r6, r2
 800a202:	d1f9      	bne.n	800a1f8 <memcpy+0x7c>
 800a204:	bc80      	pop	{r7}
 800a206:	46b8      	mov	r8, r7
 800a208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a20a:	0005      	movs	r5, r0
 800a20c:	1e56      	subs	r6, r2, #1
 800a20e:	2a00      	cmp	r2, #0
 800a210:	d1f1      	bne.n	800a1f6 <memcpy+0x7a>
 800a212:	e7f7      	b.n	800a204 <memcpy+0x88>
 800a214:	0005      	movs	r5, r0
 800a216:	1e56      	subs	r6, r2, #1
 800a218:	e7ed      	b.n	800a1f6 <memcpy+0x7a>
 800a21a:	001a      	movs	r2, r3
 800a21c:	e7f6      	b.n	800a20c <memcpy+0x90>
 800a21e:	46c0      	nop			; (mov r8, r8)

0800a220 <memset>:
 800a220:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a222:	0005      	movs	r5, r0
 800a224:	0783      	lsls	r3, r0, #30
 800a226:	d04a      	beq.n	800a2be <memset+0x9e>
 800a228:	1e54      	subs	r4, r2, #1
 800a22a:	2a00      	cmp	r2, #0
 800a22c:	d044      	beq.n	800a2b8 <memset+0x98>
 800a22e:	0003      	movs	r3, r0
 800a230:	2203      	movs	r2, #3
 800a232:	b2ce      	uxtb	r6, r1
 800a234:	e002      	b.n	800a23c <memset+0x1c>
 800a236:	3501      	adds	r5, #1
 800a238:	3c01      	subs	r4, #1
 800a23a:	d33d      	bcc.n	800a2b8 <memset+0x98>
 800a23c:	3301      	adds	r3, #1
 800a23e:	702e      	strb	r6, [r5, #0]
 800a240:	4213      	tst	r3, r2
 800a242:	d1f8      	bne.n	800a236 <memset+0x16>
 800a244:	2c03      	cmp	r4, #3
 800a246:	d92f      	bls.n	800a2a8 <memset+0x88>
 800a248:	22ff      	movs	r2, #255	; 0xff
 800a24a:	400a      	ands	r2, r1
 800a24c:	0215      	lsls	r5, r2, #8
 800a24e:	4315      	orrs	r5, r2
 800a250:	042a      	lsls	r2, r5, #16
 800a252:	4315      	orrs	r5, r2
 800a254:	2c0f      	cmp	r4, #15
 800a256:	d935      	bls.n	800a2c4 <memset+0xa4>
 800a258:	0027      	movs	r7, r4
 800a25a:	3f10      	subs	r7, #16
 800a25c:	093f      	lsrs	r7, r7, #4
 800a25e:	013e      	lsls	r6, r7, #4
 800a260:	46b4      	mov	ip, r6
 800a262:	001e      	movs	r6, r3
 800a264:	001a      	movs	r2, r3
 800a266:	3610      	adds	r6, #16
 800a268:	4466      	add	r6, ip
 800a26a:	6015      	str	r5, [r2, #0]
 800a26c:	6055      	str	r5, [r2, #4]
 800a26e:	6095      	str	r5, [r2, #8]
 800a270:	60d5      	str	r5, [r2, #12]
 800a272:	3210      	adds	r2, #16
 800a274:	42b2      	cmp	r2, r6
 800a276:	d1f8      	bne.n	800a26a <memset+0x4a>
 800a278:	260f      	movs	r6, #15
 800a27a:	220c      	movs	r2, #12
 800a27c:	3701      	adds	r7, #1
 800a27e:	013f      	lsls	r7, r7, #4
 800a280:	4026      	ands	r6, r4
 800a282:	19db      	adds	r3, r3, r7
 800a284:	0037      	movs	r7, r6
 800a286:	4222      	tst	r2, r4
 800a288:	d017      	beq.n	800a2ba <memset+0x9a>
 800a28a:	1f3e      	subs	r6, r7, #4
 800a28c:	08b6      	lsrs	r6, r6, #2
 800a28e:	00b4      	lsls	r4, r6, #2
 800a290:	46a4      	mov	ip, r4
 800a292:	001a      	movs	r2, r3
 800a294:	1d1c      	adds	r4, r3, #4
 800a296:	4464      	add	r4, ip
 800a298:	c220      	stmia	r2!, {r5}
 800a29a:	42a2      	cmp	r2, r4
 800a29c:	d1fc      	bne.n	800a298 <memset+0x78>
 800a29e:	2403      	movs	r4, #3
 800a2a0:	3601      	adds	r6, #1
 800a2a2:	00b6      	lsls	r6, r6, #2
 800a2a4:	199b      	adds	r3, r3, r6
 800a2a6:	403c      	ands	r4, r7
 800a2a8:	2c00      	cmp	r4, #0
 800a2aa:	d005      	beq.n	800a2b8 <memset+0x98>
 800a2ac:	b2c9      	uxtb	r1, r1
 800a2ae:	191c      	adds	r4, r3, r4
 800a2b0:	7019      	strb	r1, [r3, #0]
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	429c      	cmp	r4, r3
 800a2b6:	d1fb      	bne.n	800a2b0 <memset+0x90>
 800a2b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2ba:	0034      	movs	r4, r6
 800a2bc:	e7f4      	b.n	800a2a8 <memset+0x88>
 800a2be:	0014      	movs	r4, r2
 800a2c0:	0003      	movs	r3, r0
 800a2c2:	e7bf      	b.n	800a244 <memset+0x24>
 800a2c4:	0027      	movs	r7, r4
 800a2c6:	e7e0      	b.n	800a28a <memset+0x6a>

0800a2c8 <strchr>:
 800a2c8:	b2ca      	uxtb	r2, r1
 800a2ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2cc:	2a00      	cmp	r2, #0
 800a2ce:	d035      	beq.n	800a33c <strchr+0x74>
 800a2d0:	2403      	movs	r4, #3
 800a2d2:	0783      	lsls	r3, r0, #30
 800a2d4:	d12d      	bne.n	800a332 <strchr+0x6a>
 800a2d6:	25ff      	movs	r5, #255	; 0xff
 800a2d8:	4029      	ands	r1, r5
 800a2da:	020d      	lsls	r5, r1, #8
 800a2dc:	4329      	orrs	r1, r5
 800a2de:	040d      	lsls	r5, r1, #16
 800a2e0:	430d      	orrs	r5, r1
 800a2e2:	0029      	movs	r1, r5
 800a2e4:	6804      	ldr	r4, [r0, #0]
 800a2e6:	4e26      	ldr	r6, [pc, #152]	; (800a380 <strchr+0xb8>)
 800a2e8:	4061      	eors	r1, r4
 800a2ea:	198b      	adds	r3, r1, r6
 800a2ec:	438b      	bics	r3, r1
 800a2ee:	19a1      	adds	r1, r4, r6
 800a2f0:	43a1      	bics	r1, r4
 800a2f2:	4e24      	ldr	r6, [pc, #144]	; (800a384 <strchr+0xbc>)
 800a2f4:	430b      	orrs	r3, r1
 800a2f6:	4233      	tst	r3, r6
 800a2f8:	d111      	bne.n	800a31e <strchr+0x56>
 800a2fa:	6841      	ldr	r1, [r0, #4]
 800a2fc:	4f20      	ldr	r7, [pc, #128]	; (800a380 <strchr+0xb8>)
 800a2fe:	000c      	movs	r4, r1
 800a300:	19cb      	adds	r3, r1, r7
 800a302:	406c      	eors	r4, r5
 800a304:	438b      	bics	r3, r1
 800a306:	19e1      	adds	r1, r4, r7
 800a308:	43a1      	bics	r1, r4
 800a30a:	430b      	orrs	r3, r1
 800a30c:	3004      	adds	r0, #4
 800a30e:	4233      	tst	r3, r6
 800a310:	d0f3      	beq.n	800a2fa <strchr+0x32>
 800a312:	7803      	ldrb	r3, [r0, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d005      	beq.n	800a324 <strchr+0x5c>
 800a318:	429a      	cmp	r2, r3
 800a31a:	d004      	beq.n	800a326 <strchr+0x5e>
 800a31c:	3001      	adds	r0, #1
 800a31e:	7803      	ldrb	r3, [r0, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1f9      	bne.n	800a318 <strchr+0x50>
 800a324:	2000      	movs	r0, #0
 800a326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a328:	4293      	cmp	r3, r2
 800a32a:	d0fc      	beq.n	800a326 <strchr+0x5e>
 800a32c:	3001      	adds	r0, #1
 800a32e:	4220      	tst	r0, r4
 800a330:	d0d1      	beq.n	800a2d6 <strchr+0xe>
 800a332:	7803      	ldrb	r3, [r0, #0]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1f7      	bne.n	800a328 <strchr+0x60>
 800a338:	2000      	movs	r0, #0
 800a33a:	e7f4      	b.n	800a326 <strchr+0x5e>
 800a33c:	0783      	lsls	r3, r0, #30
 800a33e:	d008      	beq.n	800a352 <strchr+0x8a>
 800a340:	2203      	movs	r2, #3
 800a342:	e002      	b.n	800a34a <strchr+0x82>
 800a344:	3001      	adds	r0, #1
 800a346:	4210      	tst	r0, r2
 800a348:	d003      	beq.n	800a352 <strchr+0x8a>
 800a34a:	7803      	ldrb	r3, [r0, #0]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d1f9      	bne.n	800a344 <strchr+0x7c>
 800a350:	e7e9      	b.n	800a326 <strchr+0x5e>
 800a352:	6802      	ldr	r2, [r0, #0]
 800a354:	4b0a      	ldr	r3, [pc, #40]	; (800a380 <strchr+0xb8>)
 800a356:	490b      	ldr	r1, [pc, #44]	; (800a384 <strchr+0xbc>)
 800a358:	18d3      	adds	r3, r2, r3
 800a35a:	4393      	bics	r3, r2
 800a35c:	420b      	tst	r3, r1
 800a35e:	d106      	bne.n	800a36e <strchr+0xa6>
 800a360:	6842      	ldr	r2, [r0, #4]
 800a362:	4b07      	ldr	r3, [pc, #28]	; (800a380 <strchr+0xb8>)
 800a364:	3004      	adds	r0, #4
 800a366:	18d3      	adds	r3, r2, r3
 800a368:	4393      	bics	r3, r2
 800a36a:	420b      	tst	r3, r1
 800a36c:	d0f8      	beq.n	800a360 <strchr+0x98>
 800a36e:	7803      	ldrb	r3, [r0, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d0d8      	beq.n	800a326 <strchr+0x5e>
 800a374:	7843      	ldrb	r3, [r0, #1]
 800a376:	3001      	adds	r0, #1
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d1fb      	bne.n	800a374 <strchr+0xac>
 800a37c:	e7d3      	b.n	800a326 <strchr+0x5e>
 800a37e:	46c0      	nop			; (mov r8, r8)
 800a380:	fefefeff 	.word	0xfefefeff
 800a384:	80808080 	.word	0x80808080

0800a388 <strpbrk>:
 800a388:	b530      	push	{r4, r5, lr}
 800a38a:	7804      	ldrb	r4, [r0, #0]
 800a38c:	2c00      	cmp	r4, #0
 800a38e:	d015      	beq.n	800a3bc <strpbrk+0x34>
 800a390:	780d      	ldrb	r5, [r1, #0]
 800a392:	000a      	movs	r2, r1
 800a394:	1e2b      	subs	r3, r5, #0
 800a396:	d104      	bne.n	800a3a2 <strpbrk+0x1a>
 800a398:	e009      	b.n	800a3ae <strpbrk+0x26>
 800a39a:	7853      	ldrb	r3, [r2, #1]
 800a39c:	3201      	adds	r2, #1
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d005      	beq.n	800a3ae <strpbrk+0x26>
 800a3a2:	429c      	cmp	r4, r3
 800a3a4:	d1f9      	bne.n	800a39a <strpbrk+0x12>
 800a3a6:	7813      	ldrb	r3, [r2, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d007      	beq.n	800a3bc <strpbrk+0x34>
 800a3ac:	bd30      	pop	{r4, r5, pc}
 800a3ae:	7844      	ldrb	r4, [r0, #1]
 800a3b0:	3001      	adds	r0, #1
 800a3b2:	2c00      	cmp	r4, #0
 800a3b4:	d1ed      	bne.n	800a392 <strpbrk+0xa>
 800a3b6:	7813      	ldrb	r3, [r2, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1f7      	bne.n	800a3ac <strpbrk+0x24>
 800a3bc:	2000      	movs	r0, #0
 800a3be:	e7f5      	b.n	800a3ac <strpbrk+0x24>

0800a3c0 <strspn>:
 800a3c0:	b570      	push	{r4, r5, r6, lr}
 800a3c2:	7804      	ldrb	r4, [r0, #0]
 800a3c4:	2c00      	cmp	r4, #0
 800a3c6:	d012      	beq.n	800a3ee <strspn+0x2e>
 800a3c8:	0005      	movs	r5, r0
 800a3ca:	780e      	ldrb	r6, [r1, #0]
 800a3cc:	2e00      	cmp	r6, #0
 800a3ce:	d00c      	beq.n	800a3ea <strspn+0x2a>
 800a3d0:	000a      	movs	r2, r1
 800a3d2:	0033      	movs	r3, r6
 800a3d4:	e003      	b.n	800a3de <strspn+0x1e>
 800a3d6:	7853      	ldrb	r3, [r2, #1]
 800a3d8:	3201      	adds	r2, #1
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d005      	beq.n	800a3ea <strspn+0x2a>
 800a3de:	42a3      	cmp	r3, r4
 800a3e0:	d1f9      	bne.n	800a3d6 <strspn+0x16>
 800a3e2:	786c      	ldrb	r4, [r5, #1]
 800a3e4:	3501      	adds	r5, #1
 800a3e6:	2c00      	cmp	r4, #0
 800a3e8:	d1f0      	bne.n	800a3cc <strspn+0xc>
 800a3ea:	1a28      	subs	r0, r5, r0
 800a3ec:	bd70      	pop	{r4, r5, r6, pc}
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	e7fc      	b.n	800a3ec <strspn+0x2c>
 800a3f2:	46c0      	nop			; (mov r8, r8)
