

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       1.9968MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
b8e22fd65d4cb3802c4b383a693718ba  /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.8/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.8/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_gddr0.8/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_Rr4g7V
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_difyzT"
Running: cat _ptx_difyzT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HuhR1Q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HuhR1Q --output-file  /dev/null 2> _ptx_difyzTinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_difyzT _ptx2_HuhR1Q _ptx_difyzTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 92832
gpu_sim_insn = 1245376
gpu_ipc =      13.4154
gpu_tot_sim_cycle = 317518
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2772
partiton_reqs_in_parallel = 2042304
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4321
partiton_reqs_in_parallel_util = 2042304
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 92832
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2667 GB/Sec
L2_BW_total  =       0.6627 GB/Sec
gpu_total_sim_rate=9293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 513
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16008	W0_Idle:139729	W0_Scoreboard:624094	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 72 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 8185 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 317517 
mrq_lat_table:166 	40 	49 	64 	73 	154 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	103 	24 	20 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	482 	1013 	617 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      4581      4580      4581      4585     11505     11508     36565         0         0         0         0         0         0         0         0         0 
dram[1]:      4580      4584     68221      4598     11513     11515         0         0     49316         0         0         0         0         0         0         0 
dram[2]:      4580      4584      4582      4587     11529     11531     46035         0         0         0         0         0         0         0         0         0 
dram[3]:      4580      4584      4592      4603     11535     11538         0         0     54275         0         0         0         0     92819         0         0 
dram[4]:      4580      4584      4582      4587     11531     11533         0         0         0         0         0         0         0         0       228       789 
dram[5]:      4580      4584      4592      4605     11527     11530         0     64579         0     54277     14050         0         0         0     14313      4839 
dram[6]:      4581      4585      4580     68228     11507     11517         0         0     51680         0         0         0         0         0         0         0 
dram[7]:      4580      4584      4588      4596     11524     11528     64576         0         0         0     84579         0         0         0         0         0 
dram[8]:      4580      4582      4612      4615     11512     11514         0         0         0         0         0     46748         0         0         0         0 
dram[9]:      4580      4581      4617      4620     11516     11518         0         0     50172         0     84581         0         0         0         0         0 
dram[10]:      4580      4581      4605      4607     11528     11530         0     47604     48460     50926         0         0         0     84582         0         0 
average row accesses per activate:
dram[0]:  5.000000  4.000000 16.000000 16.000000  3.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  9.000000 16.000000  3.000000  3.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000 16.000000 16.000000  3.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000 16.000000 16.000000  5.000000  3.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[4]:  4.000000  4.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[5]:  4.000000  4.000000 16.000000 16.000000  3.000000  3.000000      -nan  2.000000      -nan  2.000000  1.000000      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:  4.000000  4.000000 16.000000  9.000000  5.000000  3.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  5.000000 16.000000 16.000000  3.000000  7.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  5.000000 16.000000 16.000000  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[9]:  5.000000  5.000000 16.000000 16.000000  5.000000  3.000000      -nan      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  5.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
average row locality = 560/91 = 6.153846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        16        16         3         3         1         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4        17        16         3         3         0         0         1         0         0         0         0         0         0         0 
dram[2]:         4         4        16        16         3         3         1         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4        16        16         4         3         0         0         1         0         0         0         0         1         0         0 
dram[4]:         4         4        16        16         3         3         0         0         0         0         0         0         0         0         1         1 
dram[5]:         4         4        16        16         3         3         0         1         0         1         2         0         0         0         1         1 
dram[6]:         4         4        16        17         4         3         0         0         1         0         0         0         0         0         0         0 
dram[7]:         5         5        16        16         3         5         1         0         0         0         1         0         0         0         0         0 
dram[8]:         5         5        16        16         4         3         0         0         0         0         0         1         0         0         0         0 
dram[9]:         5         5        16        16         4         3         0         0         1         0         1         0         0         0         0         0 
dram[10]:         5         5        16        16         2         2         0         1         1         1         0         0         0         1         0         0 
total reads: 544
min_bank_accesses = 0!
chip skew: 52/47 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         1         0         0         0         0         1         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0 
dram[6]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         2         1         0         0         0         1         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13393     15069     38809     38951     26084     26178     11647    none      none      none      none      none      none      none      none      none  
dram[1]:      15016     15070     35857     38914     26050     26026    none      none         352    none      none      none      none      none      none      none  
dram[2]:      15010     15058     38799     38900     26298     26298     10367    none      none      none      none      none      none      none      none      none  
dram[3]:      15003     15064     38797     38889     18286     26206    none      none        3246    none      none      none      none       20857    none      none  
dram[4]:      15001     15051     38781     38925     26087     26158    none      none      none      none      none      none      none      none           0         0
dram[5]:      14991     15050     40561     40677     26085     26109    none        8818    none        4103     11484    none      none      none           0         0
dram[6]:      15026     15069     40566     37588     18589     26364    none      none         250    none      none      none      none      none      none      none  
dram[7]:      15035     15078     40565     40694     26035     14558      7961    none      none      none       16360    none      none      none      none      none  
dram[8]:      14994     15075     40579     40700     17989     26172    none      none      none      none      none         352    none      none      none      none  
dram[9]:      15010     15094     40566     40703     18746     26254    none      none         352    none       17115    none      none      none      none      none  
dram[10]:      15004     15099     40528     40674     26265     26288    none         352       352       250    none      none      none       17543    none      none  
maximum mf latency per bank:
dram[0]:       3789      3787     10638     10684      6574      6615     11647         0         0         0         0         0         0         0         0         0
dram[1]:       3782      3800     24177     10684      6603      6609         0         0       352         0         0         0         0         0         0         0
dram[2]:       3773      3788     10640     10682      6629      6633      9457         0         0         0         0         0         0         0         0         0
dram[3]:       3780      3796     10627     10672     12695      6603         0         0      6492         0         0         0         0     41714         0         0
dram[4]:       3770      3785     10629     10683      6601      6626         0         0         0         0         0         0         0         0         0         0
dram[5]:       3777      3793     10647     10688      6598      6609         0     17637         0      8206     10421         0         0         0         0         0
dram[6]:       3775      3790     10669     25891     14201      6630         0         0       250         0         0         0         0         0         0         0
dram[7]:       3780      3800     10670     10710      6570     13452     15923         0         0         0     32720         0         0         0         0         0
dram[8]:       3788      3808     10668     10713     11618      6620         0         0         0         0         0       352         0         0         0         0
dram[9]:       3784      3808     10684     10728     15060      6626         0         0       352         0     34230         0         0         0         0         0
dram[10]:       3786      3811     10637     10699      6604      6622         0       352       352       250         0         0         0     35087         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172173 n_act=8 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.002228
n_activity=480 dram_eff=0.8
bk0: 20a 172300i bk1: 16a 172300i bk2: 64a 172174i bk3: 64a 172060i bk4: 12a 172238i bk5: 12a 172218i bk6: 4a 172353i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172374i bk14: 0a 172375i bk15: 0a 172377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0100827
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172172 n_act=8 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002239
n_activity=492 dram_eff=0.7846
bk0: 16a 172333i bk1: 16a 172307i bk2: 68a 172150i bk3: 64a 172082i bk4: 12a 172251i bk5: 12a 172231i bk6: 0a 172372i bk7: 0a 172373i bk8: 4a 172353i bk9: 0a 172371i bk10: 0a 172372i bk11: 0a 172372i bk12: 0a 172374i bk13: 0a 172375i bk14: 0a 172376i bk15: 0a 172376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00980426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172179 n_act=7 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 16a 172329i bk1: 16a 172305i bk2: 64a 172180i bk3: 64a 172064i bk4: 12a 172282i bk5: 12a 172262i bk6: 4a 172353i bk7: 0a 172372i bk8: 0a 172372i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172374i bk14: 0a 172374i bk15: 0a 172375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00945038
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x804d3280, atomic=0 1 entries : 0x7f1e1f034d30 :  mf: uid= 50823, sid01:w00, part=3, addr=0x804d32a0, load , size=32, unknown  status = IN_PARTITION_DRAM (317517), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172168 n_act=8 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.002297
n_activity=492 dram_eff=0.8049
bk0: 16a 172331i bk1: 16a 172307i bk2: 64a 172195i bk3: 64a 172093i bk4: 16a 172276i bk5: 12a 172275i bk6: 0a 172374i bk7: 0a 172374i bk8: 4a 172348i bk9: 0a 172372i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172373i bk13: 3a 172350i bk14: 0a 172372i bk15: 0a 172373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00900368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172174 n_act=8 n_pre=0 n_req=48 n_rd=192 n_write=0 bw_util=0.002228
n_activity=480 dram_eff=0.8
bk0: 16a 172328i bk1: 16a 172304i bk2: 64a 172179i bk3: 64a 172064i bk4: 12a 172285i bk5: 12a 172265i bk6: 0a 172372i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 4a 172355i bk15: 4a 172355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00994349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172151 n_act=12 n_pre=1 n_req=54 n_rd=208 n_write=2 bw_util=0.002437
n_activity=652 dram_eff=0.6442
bk0: 16a 172328i bk1: 16a 172302i bk2: 64a 172188i bk3: 64a 172091i bk4: 12a 172263i bk5: 12a 172245i bk6: 0a 172375i bk7: 4a 172350i bk8: 0a 172377i bk9: 4a 172351i bk10: 8a 172323i bk11: 0a 172371i bk12: 0a 172374i bk13: 0a 172374i bk14: 4a 172354i bk15: 4a 172352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0122814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172167 n_act=8 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.002297
n_activity=522 dram_eff=0.7586
bk0: 16a 172317i bk1: 16a 172293i bk2: 64a 172230i bk3: 68a 172073i bk4: 16a 172206i bk5: 12a 172219i bk6: 0a 172371i bk7: 0a 172372i bk8: 4a 172353i bk9: 0a 172372i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172375i bk13: 0a 172375i bk14: 0a 172376i bk15: 0a 172376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.012061
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172154 n_act=8 n_pre=0 n_req=56 n_rd=208 n_write=4 bw_util=0.00246
n_activity=531 dram_eff=0.7985
bk0: 20a 172324i bk1: 20a 172291i bk2: 64a 172164i bk3: 64a 172065i bk4: 12a 172257i bk5: 20a 172197i bk6: 4a 172339i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 4a 172348i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172374i bk14: 0a 172374i bk15: 0a 172375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0105816
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172166 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=485 dram_eff=0.8289
bk0: 20a 172324i bk1: 20a 172287i bk2: 64a 172215i bk3: 64a 172098i bk4: 16a 172210i bk5: 12a 172213i bk6: 0a 172371i bk7: 0a 172372i bk8: 0a 172375i bk9: 0a 172375i bk10: 0a 172375i bk11: 4a 172355i bk12: 0a 172373i bk13: 0a 172373i bk14: 0a 172374i bk15: 0a 172374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112488
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172160 n_act=8 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=525 dram_eff=0.7848
bk0: 20a 172324i bk1: 20a 172284i bk2: 64a 172226i bk3: 64a 172109i bk4: 16a 172224i bk5: 12a 172221i bk6: 0a 172372i bk7: 0a 172373i bk8: 4a 172354i bk9: 0a 172373i bk10: 4a 172348i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172375i bk14: 0a 172375i bk15: 0a 172375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0129138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172163 n_act=10 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=560 dram_eff=0.7179
bk0: 20a 172323i bk1: 20a 172286i bk2: 64a 172198i bk3: 64a 172084i bk4: 8a 172272i bk5: 8a 172260i bk6: 0a 172372i bk7: 4a 172354i bk8: 4a 172353i bk9: 4a 172353i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172373i bk13: 4a 172349i bk14: 0a 172374i bk15: 0a 172375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0108137

========= L2 cache stats =========
L2_cache_bank[0]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 119, Miss = 26, Miss_rate = 0.218, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[12]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[16]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[17]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[18]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.5939
	minimum = 6
	maximum = 96
Network latency average = 20.1723
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 17.7367
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Accepted packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Injected flit rate average = 0.000747914
	minimum = 0.000366255 (at node 0)
	maximum = 0.00175587 (at node 39)
Accepted flit rate average= 0.000747914
	minimum = 0.000495521 (at node 29)
	maximum = 0.0013573 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5939 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 20.1723 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 17.7367 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Accepted packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Injected flit rate average = 0.000747914 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.00175587 (1 samples)
Accepted flit rate average = 0.000747914 (1 samples)
	minimum = 0.000495521 (1 samples)
	maximum = 0.0013573 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 9293 (inst/sec)
gpgpu_simulation_rate = 2369 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2029
gpu_sim_insn = 1114192
gpu_ipc =     549.1335
gpu_tot_sim_cycle = 541697
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3559
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8266
partiton_reqs_in_parallel = 44436
partiton_reqs_in_parallel_total    = 2042304
partiton_level_parallism =      21.9004
partiton_level_parallism_total  =       3.8522
partiton_reqs_in_parallel_util = 44436
partiton_reqs_in_parallel_util_total    = 2042304
gpu_sim_cycle_parition_util = 2029
gpu_tot_sim_cycle_parition_util    = 92832
partiton_level_parallism_util =      21.9004
partiton_level_parallism_util_total  =      21.9979
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =      99.7825 GB/Sec
L2_BW_total  =       0.7622 GB/Sec
gpu_total_sim_rate=15836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.1267
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
65, 65, 64, 65, 64, 65, 64, 65, 65, 65, 65, 65, 65, 65, 65, 65, 44, 44, 44, 44, 44, 44, 44, 44, 59, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20456	W0_Idle:162399	W0_Scoreboard:652806	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 41714 
averagemflatency = 4329 
max_icnt2mem_latency = 41479 
max_icnt2sh_latency = 541696 
mrq_lat_table:386 	77 	81 	101 	132 	229 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293 	1846 	8 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	472 	131 	92 	3 	1559 	31 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	775 	1578 	1617 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	3 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[6]:         0         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      4581      4580      4581      4585     11505     11508     36565       991         0         0         0         0         0         0         0         0 
dram[1]:      4580      4584     68221      4598     11513     11515       968       973     49316         0         0         0         0         0         0         0 
dram[2]:      4580      4584      4582      4587     11529     11531     46035       982         0         0         0         0         0         0         0         0 
dram[3]:      4580      4584      4592      4603     11535     11538      1015      1017     54275         0         0         0         0     92819         0         0 
dram[4]:      4580      4584      4582      4587     11531     11533      1017      1023         0         0         0         0         0         0       228       789 
dram[5]:      4580      4584      4592      4605     11527     11530      1018     64579         0     54277     14050         0         0         0     14313      4839 
dram[6]:      4581      4585      4580     68228     11507     11517      1021      1026     51680         0         0         0         0         0       292      1127 
dram[7]:      4580      4584      4588      4596     11524     11528     64576      1023         0         0     84579         0         0         0         0         0 
dram[8]:      4580      4582      4612      4615     11512     11514      1021      1026         0         0         0     46748      1556         0         0         0 
dram[9]:      4580      4581      4617      4620     11516     11518      1018      1002     50172         0     84581         0         0         0         0         0 
dram[10]:      4580      4581      4605      4607     11528     11530       983     47604     48460     50926         0         0         0     84582         0         0 
average row accesses per activate:
dram[0]:  5.000000  4.000000 16.000000 16.000000 16.000000 16.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  9.000000 16.000000 16.000000 16.000000 11.000000 11.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000 16.000000 16.000000 16.000000 16.000000  5.500000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000 16.000000 16.000000 17.000000 16.000000 10.000000 10.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[4]:  4.000000  4.000000 16.000000 16.000000 16.000000 16.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[5]:  4.000000  4.000000 16.000000 16.000000 16.000000 16.000000 10.000000 11.000000      -nan  2.000000  1.000000      -nan      -nan      -nan  1.000000  1.000000 
dram[6]:  4.000000  4.000000 16.000000  9.000000 17.000000 16.000000 10.000000 10.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[7]:  5.000000  5.000000 16.000000 16.000000 16.000000 18.000000 11.000000 10.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  5.000000 16.000000 16.000000 17.000000 16.000000 10.000000 10.000000      -nan      -nan      -nan  1.000000  7.000000      -nan      -nan      -nan 
dram[9]:  5.000000  5.000000 16.000000 16.000000 17.000000 16.000000 10.000000 10.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  5.000000 16.000000 16.000000 16.000000 16.000000 10.000000 11.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
average row locality = 1073/112 = 9.580358
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        16        16        16        16        12        11         0         0         0         0         0         0         0         0 
dram[1]:         4         4        17        16        16        16        11        11         1         0         0         0         0         0         0         0 
dram[2]:         4         4        16        16        16        16        11        10         0         0         0         0         0         0         0         0 
dram[3]:         4         4        16        16        16        16        10        10         1         0         0         0         0         1         0         0 
dram[4]:         4         4        16        16        16        16        10        10         0         0         0         0         0         0         1         1 
dram[5]:         4         4        16        16        16        16        10        10         0         1         2         0         0         0         1         1 
dram[6]:         4         4        16        17        16        16        10        10         1         0         0         0         0         0         1         1 
dram[7]:         5         5        16        16        16        16        10        10         0         0         1         0         0         0         0         0 
dram[8]:         5         5        16        16        16        16        10        10         0         0         0         1         1         0         0         0 
dram[9]:         5         5        16        16        16        16        10        10         1         0         1         0         0         0         0         0 
dram[10]:         5         5        16        16        16        16        10        11         1         1         0         0         0         1         0         0 
total reads: 1051
min_bank_accesses = 0!
chip skew: 98/93 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         1         0         0         0         0         1         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0 
dram[6]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         2         1         0         0         0         1         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13393     15069     38824     38951      6119      6161      2299      1480    none      none      none      none      none      none      none      none  
dram[1]:      15016     15070     35857     38914      5981      6059      1399      1558       584    none      none      none      none      none      none      none  
dram[2]:      15010     15058     38799     38900      5983      6066      2262      1575    none      none      none      none      none      none      none      none  
dram[3]:      15003     15064     38811     38889      6419      6040      1472      1581      3246    none      none      none      none       20857    none      none  
dram[4]:      15001     15109     38781     38940      6043      5960      1564      1543    none      none      none      none      none      none           0         0
dram[5]:      14991     15050     40576     40677      5932      5936      1389      2913    none        4103     11484    none      none      none           0         0
dram[6]:      15026     15069     40580     37588      6499      6037      1381      1428       482    none      none      none      none      none           0         0
dram[7]:      15035     15078     40565     40694      6088      6587      2737      1336    none      none       16360    none      none      none      none      none  
dram[8]:      14994     15075     40579     40700      6328      6124      1443      1544    none      none      none         584       239    none      none      none  
dram[9]:      15010     15094     40566     40703      6509      6043      1498      1467       584    none       17115    none      none      none      none      none  
dram[10]:      15004     15099     40528     40674      4446      4578      1375      1303       482       482    none      none      none       17543    none      none  
maximum mf latency per bank:
dram[0]:       3789      3787     10638     10684      6574      6615     11647       502         0         0         0         0         0         0         0         0
dram[1]:       3782      3800     24177     10684      6603      6609       484       525       352         0         0         0         0         0         0         0
dram[2]:       3773      3788     10640     10682      6629      6633      9457       504         0         0         0         0         0         0         0         0
dram[3]:       3780      3796     10627     10672     12695      6603       468       516      6492         0         0         0         0     41714         0         0
dram[4]:       3770      3785     10629     10683      6601      6626       501       503         0         0         0         0         0         0         0         0
dram[5]:       3777      3793     10647     10688      6598      6609       463     17637         0      8206     10421         0         0         0         0         0
dram[6]:       3775      3790     10669     25891     14201      6630       469       477       250         0         0         0         0         0         0         0
dram[7]:       3780      3800     10670     10710      6570     13452     15923       440         0         0     32720         0         0         0         0         0
dram[8]:       3788      3808     10668     10713     11618      6620       462       510         0         0         0       352       239         0         0         0
dram[9]:       3784      3808     10684     10728     15060      6626       468       477       352         0     34230         0         0         0         0         0
dram[10]:       3786      3811     10637     10699      6604      6622       462       490       352       250         0         0         0     35087         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175746 n_act=9 n_pre=1 n_req=96 n_rd=384 n_write=0 bw_util=0.00436
n_activity=906 dram_eff=0.8477
bk0: 20a 176066i bk1: 16a 176066i bk2: 64a 175940i bk3: 64a 175826i bk4: 64a 175880i bk5: 64a 175769i bk6: 48a 175843i bk7: 44a 175797i bk8: 0a 176138i bk9: 0a 176138i bk10: 0a 176138i bk11: 0a 176140i bk12: 0a 176140i bk13: 0a 176140i bk14: 0a 176141i bk15: 0a 176143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0213012
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175744 n_act=10 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.004372
n_activity=947 dram_eff=0.8131
bk0: 16a 176099i bk1: 16a 176073i bk2: 68a 175916i bk3: 64a 175848i bk4: 64a 175913i bk5: 64a 175793i bk6: 44a 175834i bk7: 44a 175774i bk8: 4a 176118i bk9: 0a 176137i bk10: 0a 176138i bk11: 0a 176138i bk12: 0a 176140i bk13: 0a 176141i bk14: 0a 176142i bk15: 0a 176142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0192915
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175758 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.004224
n_activity=856 dram_eff=0.8692
bk0: 16a 176095i bk1: 16a 176071i bk2: 64a 175946i bk3: 64a 175830i bk4: 64a 175936i bk5: 64a 175825i bk6: 44a 175809i bk7: 40a 175823i bk8: 0a 176137i bk9: 0a 176138i bk10: 0a 176139i bk11: 0a 176139i bk12: 0a 176140i bk13: 0a 176140i bk14: 0a 176140i bk15: 0a 176141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0198365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175751 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004303
n_activity=914 dram_eff=0.8293
bk0: 16a 176097i bk1: 16a 176073i bk2: 64a 175961i bk3: 64a 175859i bk4: 64a 175940i bk5: 64a 175859i bk6: 40a 175896i bk7: 40a 175842i bk8: 4a 176114i bk9: 0a 176138i bk10: 0a 176139i bk11: 0a 176139i bk12: 0a 176139i bk13: 4a 176114i bk14: 0a 176138i bk15: 0a 176139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175754 n_act=10 n_pre=0 n_req=94 n_rd=376 n_write=0 bw_util=0.004269
n_activity=908 dram_eff=0.8282
bk0: 16a 176094i bk1: 16a 176070i bk2: 64a 175945i bk3: 64a 175830i bk4: 64a 175932i bk5: 64a 175835i bk6: 40a 175896i bk7: 40a 175863i bk8: 0a 176138i bk9: 0a 176140i bk10: 0a 176140i bk11: 0a 176140i bk12: 0a 176140i bk13: 0a 176141i bk14: 4a 176121i bk15: 4a 176121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0180765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175736 n_act=13 n_pre=1 n_req=99 n_rd=388 n_write=2 bw_util=0.004428
n_activity=1053 dram_eff=0.7407
bk0: 16a 176094i bk1: 16a 176068i bk2: 64a 175954i bk3: 64a 175857i bk4: 64a 175923i bk5: 64a 175815i bk6: 40a 175927i bk7: 40a 175871i bk8: 0a 176142i bk9: 4a 176117i bk10: 8a 176089i bk11: 0a 176137i bk12: 0a 176140i bk13: 0a 176140i bk14: 4a 176120i bk15: 4a 176118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0181447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175741 n_act=12 n_pre=1 n_req=98 n_rd=384 n_write=2 bw_util=0.004383
n_activity=981 dram_eff=0.787
bk0: 16a 176081i bk1: 16a 176057i bk2: 64a 175995i bk3: 68a 175839i bk4: 64a 175872i bk5: 64a 175797i bk6: 40a 175930i bk7: 40a 175876i bk8: 4a 176118i bk9: 0a 176138i bk10: 0a 176138i bk11: 0a 176140i bk12: 0a 176142i bk13: 0a 176142i bk14: 4a 176124i bk15: 4a 176097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171171
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175747 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.00436
n_activity=907 dram_eff=0.8467
bk0: 20a 176090i bk1: 20a 176057i bk2: 64a 175930i bk3: 64a 175831i bk4: 64a 175903i bk5: 64a 175797i bk6: 40a 175895i bk7: 40a 175856i bk8: 0a 176138i bk9: 0a 176138i bk10: 4a 176114i bk11: 0a 176139i bk12: 0a 176140i bk13: 0a 176140i bk14: 0a 176140i bk15: 0a 176141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0165607
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175739 n_act=10 n_pre=0 n_req=103 n_rd=384 n_write=7 bw_util=0.00444
n_activity=952 dram_eff=0.8214
bk0: 20a 176089i bk1: 20a 176052i bk2: 64a 175981i bk3: 64a 175864i bk4: 64a 175883i bk5: 64a 175766i bk6: 40a 175871i bk7: 40a 175837i bk8: 0a 176140i bk9: 0a 176141i bk10: 0a 176142i bk11: 4a 176122i bk12: 4a 176109i bk13: 0a 176138i bk14: 0a 176139i bk15: 0a 176139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0257693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175744 n_act=10 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004383
n_activity=974 dram_eff=0.7926
bk0: 20a 176090i bk1: 20a 176051i bk2: 64a 175993i bk3: 64a 175876i bk4: 64a 175880i bk5: 64a 175795i bk6: 40a 175886i bk7: 40a 175832i bk8: 4a 176118i bk9: 0a 176138i bk10: 4a 176113i bk11: 0a 176138i bk12: 0a 176139i bk13: 0a 176140i bk14: 0a 176140i bk15: 0a 176141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0235778
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176140 n_nop=175736 n_act=11 n_pre=0 n_req=99 n_rd=392 n_write=1 bw_util=0.004462
n_activity=992 dram_eff=0.7923
bk0: 20a 176089i bk1: 20a 176052i bk2: 64a 175965i bk3: 64a 175851i bk4: 64a 175916i bk5: 64a 175790i bk6: 40a 175836i bk7: 44a 175788i bk8: 4a 176118i bk9: 4a 176118i bk10: 0a 176137i bk11: 0a 176138i bk12: 0a 176139i bk13: 4a 176115i bk14: 0a 176140i bk15: 0a 176141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0228341

========= L2 cache stats =========
L2_cache_bank[0]: Access = 219, Miss = 49, Miss_rate = 0.224, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 214, Miss = 47, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 212, Miss = 49, Miss_rate = 0.231, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 215, Miss = 48, Miss_rate = 0.223, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[13]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 48, Miss_rate = 0.242, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 190, Miss = 48, Miss_rate = 0.253, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3163
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.5433
	minimum = 6
	maximum = 94
Network latency average = 16.4656
	minimum = 6
	maximum = 66
Slowest packet = 4441
Flit latency average = 17.2071
	minimum = 6
	maximum = 65
Slowest flit = 13279
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0210651
	minimum = 0.0162722 (at node 6)
	maximum = 0.0303254 (at node 40)
Accepted packet rate average = 0.0210651
	minimum = 0.0162722 (at node 6)
	maximum = 0.0303254 (at node 40)
Injected flit rate average = 0.032426
	minimum = 0.0162722 (at node 6)
	maximum = 0.0806213 (at node 40)
Accepted flit rate average= 0.032426
	minimum = 0.0226824 (at node 32)
	maximum = 0.050789 (at node 1)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0686 (2 samples)
	minimum = 6 (2 samples)
	maximum = 95 (2 samples)
Network latency average = 18.3189 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63 (2 samples)
Flit latency average = 17.4719 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0107717 (2 samples)
	minimum = 0.00831922 (2 samples)
	maximum = 0.0155074 (2 samples)
Accepted packet rate average = 0.0107717 (2 samples)
	minimum = 0.00831922 (2 samples)
	maximum = 0.0155074 (2 samples)
Injected flit rate average = 0.016587 (2 samples)
	minimum = 0.00831922 (2 samples)
	maximum = 0.0411886 (2 samples)
Accepted flit rate average = 0.016587 (2 samples)
	minimum = 0.011589 (2 samples)
	maximum = 0.0260731 (2 samples)
Injected packet size average = 1.53987 (2 samples)
Accepted packet size average = 1.53987 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 15836 (inst/sec)
gpgpu_simulation_rate = 3635 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 196363
gpu_sim_insn = 1246472
gpu_ipc =       6.3478
gpu_tot_sim_cycle = 965282
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7357
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8266
partiton_reqs_in_parallel = 4319986
partiton_reqs_in_parallel_total    = 2086740
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6372
partiton_reqs_in_parallel_util = 4319986
partiton_reqs_in_parallel_util_total    = 2086740
gpu_sim_cycle_parition_util = 196363
gpu_tot_sim_cycle_parition_util    = 94861
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.1734 GB/Sec
L2_BW_total  =       0.6664 GB/Sec
gpu_total_sim_rate=10574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0824
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 185, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26454	W0_Idle:1259235	W0_Scoreboard:1752815	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 128037 
averagemflatency = 2974 
max_icnt2mem_latency = 127791 
max_icnt2sh_latency = 965281 
mrq_lat_table:501 	83 	91 	126 	132 	229 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2615 	1932 	8 	0 	512 	258 	1293 	7 	7 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1665 	141 	92 	3 	2771 	31 	0 	0 	0 	513 	258 	1292 	7 	7 	7 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2947 	1726 	1617 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	11 	0 	0 	3 	3 	6 	6 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0        11         0         2         0         0         0         0         0         0 
dram[1]:         0         0        16        16         0         0         0        11         0         0         0         0         0         0         2         0 
dram[2]:         4         4         0         0         0         0         1         0         0         0         0         4         0         0         0         0 
dram[3]:         5         4         0         0         0         0         0         0         2         0         0         0         0         0         0         2 
dram[4]:         0         4         0        16        16         0         0         0         0         0         0         0         0         0         1         0 
dram[5]:         0         4         0         0         0         0         0         0         0         2         1         0         0         0         1         1 
dram[6]:         0         0        16        16         0        16        10         0         2         0         2         0         0         0         1         0 
dram[7]:         5         5        16         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[8]:         0         5         0        16         0         0        10         0         2         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0         0 
dram[10]:         5         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     66937      4580      4581      4585     11505     11508     36565     30300     69699    131581         0    187506         0         0    192979    187287 
dram[1]:      4580      4584     68221     69908     11513     11515       968    127194     49316     70999         0         0     97343    191253    118965     11086 
dram[2]:    189190     94465      4582      4587     11529     11531     46035       982    193251    101722    189892     85478         0         0         0         0 
dram[3]:     93613     90904      4592      4603     11535     11538      1015      1017     54275         0    191212    189553         0     92819     61544     82997 
dram[4]:      4580     82453      4582    125295    110450     11533      1017      1023         0     98530         0         0         0         0    127050       789 
dram[5]:      4580    126147      4592      4605     11527     11530      1018     64579     82477     54277     14050         0         0         0    177928     98253 
dram[6]:      4581      4585    187152     68228     11507     57806     81120      1026     51680         0     70218     73972         0         0    101194      1127 
dram[7]:    191764    118401    183438      4596     11524     11528     64576      1023     71855     80825     84579     83861      4675         0    129018    194621 
dram[8]:      4580    186294      4612    104909     11512     11514    125728      1026    105386         0    186421     46748      1556         0         0         0 
dram[9]:      4580      4581      4617      4620     11516     11518      1018      1002     50172    111274     84581         0         0         0         0         0 
dram[10]:     80137      4581      4605      4607     11528     11530       983     47604     48460    137778         0    123835         0     84582         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000 16.000000 16.000000 16.000000 16.000000 12.000000  6.000000  2.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000 
dram[1]:  4.000000  4.000000  9.000000  9.000000 16.000000 16.000000 11.000000  6.500000  2.000000  1.000000      -nan      -nan  2.000000  2.000000  1.500000  1.000000 
dram[2]:  3.000000  4.000000 16.000000 16.000000 16.000000 16.000000  6.000000 10.000000  1.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  2.500000 16.000000 16.000000 17.000000 16.000000 10.000000 11.000000  2.000000      -nan  1.000000  2.000000      -nan  2.000000  1.000000  1.666667 
dram[4]:  4.000000  2.333333 16.000000  9.000000  8.500000 16.000000 10.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[5]:  4.000000  2.333333 16.000000 16.000000 16.000000 16.000000 10.000000 12.000000  2.000000  2.000000  1.000000      -nan      -nan      -nan  1.500000  1.500000 
dram[6]:  4.000000  4.000000  9.000000  9.000000 17.000000  8.500000  6.000000 11.000000  2.000000      -nan  1.500000  4.000000      -nan      -nan  1.500000  1.000000 
dram[7]:  3.500000  3.500000  9.000000 16.000000 16.000000 18.000000 13.000000 11.000000  2.000000  1.500000  2.000000  4.000000  1.000000      -nan  2.000000  2.000000 
dram[8]:  5.000000  3.500000 16.000000  6.333333 17.000000 16.000000  4.333333 12.000000  1.500000      -nan  2.000000  1.000000  7.000000      -nan      -nan      -nan 
dram[9]:  5.000000  5.000000 16.000000 16.000000 17.000000 16.000000 12.000000 10.000000  2.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.500000  5.000000 16.000000 16.000000 16.000000 16.000000 10.000000 11.000000  4.000000  1.500000      -nan  2.000000      -nan  4.000000      -nan      -nan 
average row locality = 1229/189 = 6.502645
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4        16        16        16        16        12        12         2         3         0         1         0         0         1         1 
dram[1]:         4         4        17        17        16        16        11        12         2         1         0         0         1         1         2         1 
dram[2]:         5         6        16        16        16        16        12        10         1         2         1         4         0         0         0         0 
dram[3]:         6         5        16        16        16        16        10        11         3         0         1         1         0         1         1         3 
dram[4]:         4         6        16        17        17        16        10        10         0         1         0         0         0         0         2         1 
dram[5]:         4         6        16        16        16        16        10        11         2         3         2         0         0         0         2         2 
dram[6]:         4         4        17        17        16        17        11        11         5         0         2         2         0         0         2         1 
dram[7]:         6         6        17        16        16        16        12        11         2         3         1         2         1         0         1         1 
dram[8]:         5         6        16        18        16        16        12        12         2         0         1         1         1         0         0         0 
dram[9]:         5         5        16        16        16        16        12        10         2         3         1         0         0         0         0         0 
dram[10]:         6         5        16        16        16        16        10        11         4         2         0         1         0         2         0         0 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/100 = 1.11
number of total write accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         1         0         0         0         0         1         0 
dram[1]:         0         0         1         1         0         0         0         1         0         0         0         0         1         1         1         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[3]:         1         0         0         0         1         0         0         0         1         0         0         1         0         1         0         2 
dram[4]:         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         1         0         1         0         0         0         0         1         1 
dram[6]:         0         0         1         1         1         0         1         0         1         0         1         2         0         0         1         0 
dram[7]:         1         1         1         0         0         2         1         0         0         0         1         2         0         0         1         1 
dram[8]:         0         1         0         1         1         0         1         0         1         0         1         0         6         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         1         1         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         1         0         1         0         2         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:      10123     15859     39573     39675      6263      6299      2329      4044       349       261    none         250    none      none         170    125960
dram[1]:      15901     15853     36566     35253      6091      6169      1399      1363       465       250    none      none         170       170       242     12224
dram[2]:      10640      8012     39526     39617      6126      6228      2243      1588       250       297    128817       215    none      none      none      none  
dram[3]:      18018     28017     39543     39607      6567      6190      1544      1468      1994    none         352       170    none       21168     62505     19057
dram[4]:      15890     12289     39523     35294     11886      6119      1611      1566    none         352    none      none      none      none         453         0
dram[5]:      15877     26716     41320     41389      6081      6094      1402      2710       348      2448     11484    none      none      none         115       115
dram[6]:      15894     15857     36757     38284      6648      9650      1218      1341       296    none         310       169    none      none         115         0
dram[7]:      11432     11395     36731     41404      6253      6696      2389      1246       465     23603     17061       169      5859    none         170       170
dram[8]:      15870     11372     41309     35965      6445      6249      5921      1357       233    none         170       584       239    none      none      none  
dram[9]:      15907     15911     41298     41425      6633      6154      1306      1480       464       261     17361    none      none      none      none      none  
dram[10]:      11376     15873     41257     41391      4550      4669      1388      1357       412       276    none         170    none        9076    none      none  
maximum mf latency per bank:
dram[0]:       3789      3787     10638     10684      6574      6615     11647     30560       352       358         0       250         0         0       341    125440
dram[1]:       3782      3800     24177     10684      6603      6609       484       525       352       250         0         0       341       341       341     10531
dram[2]:       3773      3788     10640     10682      6629      6633      9457       504       250       345    128037       359         0         0         0         0
dram[3]:      60533     75391     10627     10672     12695      6603       468       516      6492         0       352       341         0     41714     60551     94599
dram[4]:       3770     19214     10629     10683    101879      6626       501       503         0       352         0         0         0         0       256         0
dram[5]:       3777    122829     10647     10688      6598      6609       463     17637       352      8206     10421         0         0         0       347       347
dram[6]:       3775      3790     10669     25891     14201     64472       469       477       359         0       358       341         0         0       347         0
dram[7]:       3780      3800     10670     10710      6570     13452     15923       440       352     69429     32720       341      4165         0       341       341
dram[8]:       3788      3808     10668     19262     11618      6620     60791       510       358         0       341       352       239         0         0         0
dram[9]:       3784      3808     10684     10728     15060      6626       468       477       352       352     34230         0         0         0         0         0
dram[10]:       3786      3811     10637     10699      6604      6622       462       490       352       347         0       341         0     35087         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540308 n_act=17 n_pre=4 n_req=109 n_rd=424 n_write=3 bw_util=0.001579
n_activity=1298 dram_eff=0.6579
bk0: 24a 540642i bk1: 16a 540680i bk2: 64a 540554i bk3: 64a 540440i bk4: 64a 540495i bk5: 64a 540386i bk6: 48a 540460i bk7: 48a 540383i bk8: 8a 540730i bk9: 12a 540691i bk10: 0a 540753i bk11: 4a 540737i bk12: 0a 540756i bk13: 0a 540757i bk14: 4a 540732i bk15: 4a 540738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00699576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540308 n_act=18 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001576
n_activity=1321 dram_eff=0.645
bk0: 16a 540711i bk1: 16a 540687i bk2: 68a 540531i bk3: 68a 540427i bk4: 64a 540529i bk5: 64a 540409i bk6: 44a 540451i bk7: 48a 540355i bk8: 8a 540728i bk9: 4a 540735i bk10: 0a 540755i bk11: 0a 540756i bk12: 4a 540732i bk13: 4a 540731i bk14: 8a 540699i bk15: 4a 540733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0063855
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540309 n_act=17 n_pre=5 n_req=110 n_rd=420 n_write=5 bw_util=0.001572
n_activity=1318 dram_eff=0.6449
bk0: 20a 540673i bk1: 24a 540630i bk2: 64a 540558i bk3: 64a 540444i bk4: 64a 540551i bk5: 64a 540442i bk6: 48a 540421i bk7: 40a 540442i bk8: 4a 540738i bk9: 8a 540730i bk10: 4a 540737i bk11: 16a 540649i bk12: 0a 540751i bk13: 0a 540752i bk14: 0a 540756i bk15: 0a 540757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00653899
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540301 n_act=19 n_pre=5 n_req=113 n_rd=424 n_write=7 bw_util=0.001594
n_activity=1373 dram_eff=0.6278
bk0: 24a 540667i bk1: 20a 540655i bk2: 64a 540574i bk3: 64a 540475i bk4: 64a 540556i bk5: 64a 540476i bk6: 40a 540513i bk7: 44a 540452i bk8: 12a 540693i bk9: 0a 540754i bk10: 4a 540737i bk11: 4a 540729i bk12: 0a 540753i bk13: 4a 540729i bk14: 4a 540734i bk15: 12a 540662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00600086
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540333 n_act=16 n_pre=5 n_req=102 n_rd=400 n_write=2 bw_util=0.001487
n_activity=1208 dram_eff=0.6656
bk0: 16a 540711i bk1: 24a 540618i bk2: 64a 540559i bk3: 68a 540407i bk4: 68a 540514i bk5: 64a 540447i bk6: 40a 540510i bk7: 40a 540477i bk8: 0a 540755i bk9: 4a 540738i bk10: 0a 540756i bk11: 0a 540757i bk12: 0a 540758i bk13: 0a 540759i bk14: 8a 540707i bk15: 4a 540737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00595463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540302 n_act=19 n_pre=6 n_req=111 n_rd=424 n_write=5 bw_util=0.001587
n_activity=1407 dram_eff=0.6098
bk0: 16a 540709i bk1: 24a 540614i bk2: 64a 540567i bk3: 64a 540472i bk4: 64a 540539i bk5: 64a 540431i bk6: 40a 540543i bk7: 44a 540480i bk8: 8a 540732i bk9: 12a 540694i bk10: 8a 540705i bk11: 0a 540754i bk12: 0a 540757i bk13: 0a 540758i bk14: 8a 540700i bk15: 8a 540696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0060101
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540282 n_act=21 n_pre=8 n_req=118 n_rd=436 n_write=9 bw_util=0.001646
n_activity=1508 dram_eff=0.5902
bk0: 16a 540697i bk1: 16a 540676i bk2: 68a 540576i bk3: 68a 540457i bk4: 64a 540490i bk5: 68a 540384i bk6: 44a 540509i bk7: 44a 540485i bk8: 20a 540651i bk9: 0a 540751i bk10: 8a 540694i bk11: 8a 540710i bk12: 0a 540754i bk13: 0a 540756i bk14: 8a 540702i bk15: 4a 540712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00573087
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0x804eac00, atomic=0 1 entries : 0x7f1e27568830 :  mf: uid=132823, sid13:w08, part=7, addr=0x804eac60, load , size=32, unknown  status = IN_PARTITION_DRAM (965281), 

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540280 n_act=19 n_pre=4 n_req=122 n_rd=442 n_write=11 bw_util=0.001675
n_activity=1456 dram_eff=0.6223
bk0: 22a 540671i bk1: 24a 540633i bk2: 68a 540506i bk3: 64a 540443i bk4: 64a 540517i bk5: 64a 540411i bk6: 48a 540497i bk7: 44a 540465i bk8: 8a 540731i bk9: 12a 540698i bk10: 4a 540731i bk11: 8a 540714i bk12: 4a 540737i bk13: 0a 540756i bk14: 4a 540732i bk15: 4a 540731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00552745
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540296 n_act=18 n_pre=6 n_req=118 n_rd=424 n_write=12 bw_util=0.001613
n_activity=1380 dram_eff=0.6319
bk0: 20a 540708i bk1: 24a 540634i bk2: 64a 540599i bk3: 72a 540412i bk4: 64a 540498i bk5: 64a 540382i bk6: 48a 540418i bk7: 48a 540436i bk8: 8a 540696i bk9: 0a 540753i bk10: 4a 540730i bk11: 4a 540736i bk12: 4a 540723i bk13: 0a 540754i bk14: 0a 540757i bk15: 0a 540757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00851586
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540332 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.00152
n_activity=1138 dram_eff=0.7223
bk0: 20a 540706i bk1: 20a 540667i bk2: 64a 540609i bk3: 64a 540492i bk4: 64a 540496i bk5: 64a 540413i bk6: 48a 540490i bk7: 40a 540450i bk8: 8a 540729i bk9: 12a 540691i bk10: 4a 540727i bk11: 0a 540752i bk12: 0a 540753i bk13: 0a 540754i bk14: 0a 540754i bk15: 0a 540757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00771328
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540756 n_nop=540315 n_act=14 n_pre=2 n_req=110 n_rd=420 n_write=5 bw_util=0.001572
n_activity=1219 dram_eff=0.6973
bk0: 24a 540667i bk1: 20a 540666i bk2: 64a 540580i bk3: 64a 540466i bk4: 64a 540531i bk5: 64a 540406i bk6: 40a 540454i bk7: 44a 540406i bk8: 16a 540715i bk9: 8a 540698i bk10: 0a 540753i bk11: 4a 540728i bk12: 0a 540753i bk13: 8a 540713i bk14: 0a 540756i bk15: 0a 540757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0075154

========= L2 cache stats =========
L2_cache_bank[0]: Access = 319, Miss = 53, Miss_rate = 0.166, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 336, Miss = 51, Miss_rate = 0.152, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 316, Miss = 52, Miss_rate = 0.165, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 326, Miss = 54, Miss_rate = 0.166, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[13]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 310, Miss = 53, Miss_rate = 0.171, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 302, Miss = 53, Miss_rate = 0.175, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 288, Miss = 52, Miss_rate = 0.181, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3163
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.67174
	minimum = 6
	maximum = 25
Network latency average = 7.63636
	minimum = 6
	maximum = 23
Slowest packet = 9632
Flit latency average = 7.24419
	minimum = 6
	maximum = 22
Slowest flit = 14645
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000247604
	minimum = 0.000162964 (at node 6)
	maximum = 0.000397226 (at node 21)
Accepted packet rate average = 0.000247604
	minimum = 0.000162964 (at node 6)
	maximum = 0.000397226 (at node 21)
Injected flit rate average = 0.000372475
	minimum = 0.000162964 (at node 6)
	maximum = 0.000684959 (at node 34)
Accepted flit rate average= 0.000372475
	minimum = 0.000254632 (at node 48)
	maximum = 0.000748617 (at node 21)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.603 (3 samples)
	minimum = 6 (3 samples)
	maximum = 71.6667 (3 samples)
Network latency average = 14.7581 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49.6667 (3 samples)
Flit latency average = 14.0627 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00726366 (3 samples)
	minimum = 0.00560047 (3 samples)
	maximum = 0.0104707 (3 samples)
Accepted packet rate average = 0.00726366 (3 samples)
	minimum = 0.00560047 (3 samples)
	maximum = 0.0104707 (3 samples)
Injected flit rate average = 0.0111821 (3 samples)
	minimum = 0.00560047 (3 samples)
	maximum = 0.0276874 (3 samples)
Accepted flit rate average = 0.0111821 (3 samples)
	minimum = 0.00781087 (3 samples)
	maximum = 0.0176316 (3 samples)
Injected packet size average = 1.53946 (3 samples)
Accepted packet size average = 1.53946 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 41 sec (341 sec)
gpgpu_simulation_rate = 10574 (inst/sec)
gpgpu_simulation_rate = 2830 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1312
gpu_sim_insn = 1114592
gpu_ipc =     849.5366
gpu_tot_sim_cycle = 1188744
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.9711
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8296
partiton_reqs_in_parallel = 28864
partiton_reqs_in_parallel_total    = 6406726
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4138
partiton_reqs_in_parallel_util = 28864
partiton_reqs_in_parallel_util_total    = 6406726
gpu_sim_cycle_parition_util = 1312
gpu_tot_sim_cycle_parition_util    = 291224
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     161.2484 GB/Sec
L2_BW_total  =       0.7191 GB/Sec
gpu_total_sim_rate=13297

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0628
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81621
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
130, 130, 129, 145, 129, 130, 129, 130, 130, 130, 130, 130, 130, 130, 130, 130, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 206, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31102	W0_Idle:1266567	W0_Scoreboard:1766823	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 128037 
averagemflatency = 2297 
max_icnt2mem_latency = 127791 
max_icnt2sh_latency = 1188743 
mrq_lat_table:501 	83 	91 	126 	132 	229 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4843 	1936 	8 	0 	512 	258 	1293 	7 	7 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2673 	265 	95 	3 	3868 	31 	0 	0 	0 	513 	258 	1292 	7 	7 	7 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4480 	2199 	1659 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	11 	0 	0 	3 	3 	6 	6 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0        11         0         2         0         0         0         0         0         0 
dram[1]:         0         0        16        16         0         0         0        11         0         0         0         0         0         0         2         0 
dram[2]:         4         4         0         0         0         0         1         0         0         0         0         4         0         0         0         0 
dram[3]:         5         4         0         0         0         0         0         0         2         0         0         0         0         0         0         2 
dram[4]:         0         4         0        16        16         0         0         0         0         0         0         0         0         0         1         0 
dram[5]:         0         4         0         0         0         0         0         0         0         2         1         0         0         0         1         1 
dram[6]:         0         0        16        16         0        16        10         0         2         0         2         0         0         0         1         0 
dram[7]:         5         5        16         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[8]:         0         5         0        16         0         0        10         0         2         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0         0 
dram[10]:         5         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     66937      4580      4581      4585     11505     11508     36565     30300     69699    131581         0    187506         0         0    192979    187287 
dram[1]:      4580      4584     68221     69908     11513     11515       968    127194     49316     70999         0         0     97343    191253    118965     11086 
dram[2]:    189190     94465      4582      4587     11529     11531     46035       982    193251    101722    189892     85478         0         0         0         0 
dram[3]:     93613     90904      4592      4603     11535     11538      1015      1017     54275         0    191212    189553         0     92819     61544     82997 
dram[4]:      4580     82453      4582    125295    110450     11533      1017      1023         0     98530         0         0         0         0    127050       789 
dram[5]:      4580    126147      4592      4605     11527     11530      1018     64579     82477     54277     14050         0         0         0    177928     98253 
dram[6]:      4581      4585    187152     68228     11507     57806     81120      1026     51680         0     70218     73972         0         0    101194      1127 
dram[7]:    191764    118401    183438      4596     11524     11528     64576      1023     71855     80825     84579     83861      4675         0    129018    194621 
dram[8]:      4580    186294      4612    104909     11512     11514    125728      1026    105386         0    186421     46748      1556         0         0         0 
dram[9]:      4580      4581      4617      4620     11516     11518      1018      1002     50172    111274     84581         0         0         0         0         0 
dram[10]:     80137      4581      4605      4607     11528     11530       983     47604     48460    137778         0    123835         0     84582         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000 16.000000 16.000000 16.000000 16.000000 12.000000  6.000000  2.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000 
dram[1]:  4.000000  4.000000  9.000000  9.000000 16.000000 16.000000 11.000000  6.500000  2.000000  1.000000      -nan      -nan  2.000000  2.000000  1.500000  1.000000 
dram[2]:  3.000000  4.000000 16.000000 16.000000 16.000000 16.000000  6.000000 10.000000  1.000000  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[3]:  3.500000  2.500000 16.000000 16.000000 17.000000 16.000000 10.000000 11.000000  2.000000      -nan  1.000000  2.000000      -nan  2.000000  1.000000  1.666667 
dram[4]:  4.000000  2.333333 16.000000  9.000000  8.500000 16.000000 10.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan  1.000000  1.000000 
dram[5]:  4.000000  2.333333 16.000000 16.000000 16.000000 16.000000 10.000000 12.000000  2.000000  2.000000  1.000000      -nan      -nan      -nan  1.500000  1.500000 
dram[6]:  4.000000  4.000000  9.000000  9.000000 17.000000  8.500000  6.000000 11.000000  2.000000      -nan  1.500000  4.000000      -nan      -nan  1.500000  1.000000 
dram[7]:  3.500000  3.500000  9.000000 16.000000 16.000000 18.000000 13.000000 11.000000  2.000000  1.500000  2.000000  4.000000  1.000000      -nan  2.000000  2.000000 
dram[8]:  5.000000  3.500000 16.000000  6.333333 17.000000 16.000000  4.333333 12.000000  1.500000      -nan  2.000000  1.000000  7.000000      -nan      -nan      -nan 
dram[9]:  5.000000  5.000000 16.000000 16.000000 17.000000 16.000000 12.000000 10.000000  2.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.500000  5.000000 16.000000 16.000000 16.000000 16.000000 10.000000 11.000000  4.000000  1.500000      -nan  2.000000      -nan  4.000000      -nan      -nan 
average row locality = 1229/189 = 6.502645
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         4        16        16        16        16        12        12         2         3         0         1         0         0         1         1 
dram[1]:         4         4        17        17        16        16        11        12         2         1         0         0         1         1         2         1 
dram[2]:         5         6        16        16        16        16        12        10         1         2         1         4         0         0         0         0 
dram[3]:         6         5        16        16        16        16        10        11         3         0         1         1         0         1         1         3 
dram[4]:         4         6        16        17        17        16        10        10         0         1         0         0         0         0         2         1 
dram[5]:         4         6        16        16        16        16        10        11         2         3         2         0         0         0         2         2 
dram[6]:         4         4        17        17        16        17        11        11         5         0         2         2         0         0         2         1 
dram[7]:         6         6        17        16        16        16        12        11         2         3         1         2         1         0         1         1 
dram[8]:         5         6        16        18        16        16        12        12         2         0         1         1         1         0         0         0 
dram[9]:         5         5        16        16        16        16        12        10         2         3         1         0         0         0         0         0 
dram[10]:         6         5        16        16        16        16        10        11         4         2         0         1         0         2         0         0 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/100 = 1.11
number of total write accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         1         0         0         0         0         1         0 
dram[1]:         0         0         1         1         0         0         0         1         0         0         0         0         1         1         1         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[3]:         1         0         0         0         1         0         0         0         1         0         0         1         0         1         0         2 
dram[4]:         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         1         0         1         0         0         0         0         1         1 
dram[6]:         0         0         1         1         1         0         1         0         1         0         1         2         0         0         1         0 
dram[7]:         1         1         1         0         0         2         1         0         0         0         1         2         0         0         1         1 
dram[8]:         0         1         0         1         1         0         1         0         1         0         1         0         6         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         1         1         0         0         0         0         0 
dram[10]:         1         0         0         0         0         0         0         0         0         1         0         1         0         2         0         0 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:      10123     15892     39581     39675      6906      6900      3089      4756       530       351    none         482    none      none         170    125960
dram[1]:      15967     15853     36588     35274      6701      6770      2188      2037       581       482    none      none         170       170       242     12224
dram[2]:      10640      8028     39534     39625      6731      6841      2908      2351       482       529    128817       254    none      none      none      none  
dram[3]:      18037     28017     39551     39624      7161      6809      2273      2098      2110    none         584       170    none       21168     62505     19057
dram[4]:      15890     12289     39547     35294     12490      6730      2400      2301    none         584    none      none      none      none         453         0
dram[5]:      15877     26716     41336     41405      6673      6700      2164      3346       580      2564     11484    none      none      none         115       115
dram[6]:      15894     15857     36765     38284      7178     10174      1887      2040       412    none         353       169    none      none         115         0
dram[7]:      11432     11395     36731     41412      6867      7233      3037      1942       813     23759     17061       169      5859    none         170       170
dram[8]:      15870     11391     41325     35965      7021      6829      6525      2043       310    none         170       584      1097    none      none      none  
dram[9]:      15907     15911     41298     41433      7222      6759      1998      2287       529       377     17361    none      none      none      none      none  
dram[10]:      11376     15899     41273     41408      5192      5298      2237      2122       644       276    none         170    none        9076    none      none  
maximum mf latency per bank:
dram[0]:       3789      3787     10638     10684      6574      6615     11647     30560       352       358         0       250         0         0       341    125440
dram[1]:       3782      3800     24177     10684      6603      6609       484       525       352       250         0         0       341       341       341     10531
dram[2]:       3773      3788     10640     10682      6629      6633      9457       504       250       345    128037       359         0         0         0         0
dram[3]:      60533     75391     10627     10672     12695      6603       468       516      6492         0       352       341         0     41714     60551     94599
dram[4]:       3770     19214     10629     10683    101879      6626       501       503         0       352         0         0         0         0       256         0
dram[5]:       3777    122829     10647     10688      6598      6609       463     17637       352      8206     10421         0         0         0       347       347
dram[6]:       3775      3790     10669     25891     14201     64472       469       477       359         0       358       341         0         0       347         0
dram[7]:       3780      3800     10670     10710      6570     13452     15923       440       352     69429     32720       341      4165         0       341       341
dram[8]:       3788      3808     10668     19262     11618      6620     60791       510       358         0       341       352       239         0         0         0
dram[9]:       3784      3808     10684     10728     15060      6626       468       477       352       352     34230         0         0         0         0         0
dram[10]:       3786      3811     10637     10699      6604      6622       462       490       352       347         0       341         0     35087         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542743 n_act=17 n_pre=4 n_req=109 n_rd=424 n_write=3 bw_util=0.001572
n_activity=1298 dram_eff=0.6579
bk0: 24a 543077i bk1: 16a 543115i bk2: 64a 542989i bk3: 64a 542875i bk4: 64a 542930i bk5: 64a 542821i bk6: 48a 542895i bk7: 48a 542818i bk8: 8a 543165i bk9: 12a 543126i bk10: 0a 543188i bk11: 4a 543172i bk12: 0a 543191i bk13: 0a 543192i bk14: 4a 543167i bk15: 4a 543173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0069644
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542743 n_act=18 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001569
n_activity=1321 dram_eff=0.645
bk0: 16a 543146i bk1: 16a 543122i bk2: 68a 542966i bk3: 68a 542862i bk4: 64a 542964i bk5: 64a 542844i bk6: 44a 542886i bk7: 48a 542790i bk8: 8a 543163i bk9: 4a 543170i bk10: 0a 543190i bk11: 0a 543191i bk12: 4a 543167i bk13: 4a 543166i bk14: 8a 543134i bk15: 4a 543168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00635688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542744 n_act=17 n_pre=5 n_req=110 n_rd=420 n_write=5 bw_util=0.001565
n_activity=1318 dram_eff=0.6449
bk0: 20a 543108i bk1: 24a 543065i bk2: 64a 542993i bk3: 64a 542879i bk4: 64a 542986i bk5: 64a 542877i bk6: 48a 542856i bk7: 40a 542877i bk8: 4a 543173i bk9: 8a 543165i bk10: 4a 543172i bk11: 16a 543084i bk12: 0a 543186i bk13: 0a 543187i bk14: 0a 543191i bk15: 0a 543192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00650968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542736 n_act=19 n_pre=5 n_req=113 n_rd=424 n_write=7 bw_util=0.001587
n_activity=1373 dram_eff=0.6278
bk0: 24a 543102i bk1: 20a 543090i bk2: 64a 543009i bk3: 64a 542910i bk4: 64a 542991i bk5: 64a 542911i bk6: 40a 542948i bk7: 44a 542887i bk8: 12a 543128i bk9: 0a 543189i bk10: 4a 543172i bk11: 4a 543164i bk12: 0a 543188i bk13: 4a 543164i bk14: 4a 543169i bk15: 12a 543097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00597396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542768 n_act=16 n_pre=5 n_req=102 n_rd=400 n_write=2 bw_util=0.00148
n_activity=1208 dram_eff=0.6656
bk0: 16a 543146i bk1: 24a 543053i bk2: 64a 542994i bk3: 68a 542842i bk4: 68a 542949i bk5: 64a 542882i bk6: 40a 542945i bk7: 40a 542912i bk8: 0a 543190i bk9: 4a 543173i bk10: 0a 543191i bk11: 0a 543192i bk12: 0a 543193i bk13: 0a 543194i bk14: 8a 543142i bk15: 4a 543172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00592793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542737 n_act=19 n_pre=6 n_req=111 n_rd=424 n_write=5 bw_util=0.00158
n_activity=1407 dram_eff=0.6098
bk0: 16a 543144i bk1: 24a 543049i bk2: 64a 543002i bk3: 64a 542907i bk4: 64a 542974i bk5: 64a 542866i bk6: 40a 542978i bk7: 44a 542915i bk8: 8a 543167i bk9: 12a 543129i bk10: 8a 543140i bk11: 0a 543189i bk12: 0a 543192i bk13: 0a 543193i bk14: 8a 543135i bk15: 8a 543131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00598316
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542717 n_act=21 n_pre=8 n_req=118 n_rd=436 n_write=9 bw_util=0.001638
n_activity=1508 dram_eff=0.5902
bk0: 16a 543132i bk1: 16a 543111i bk2: 68a 543011i bk3: 68a 542892i bk4: 64a 542925i bk5: 68a 542819i bk6: 44a 542944i bk7: 44a 542920i bk8: 20a 543086i bk9: 0a 543186i bk10: 8a 543129i bk11: 8a 543145i bk12: 0a 543189i bk13: 0a 543191i bk14: 8a 543137i bk15: 4a 543147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00570518
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542713 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.001675
n_activity=1474 dram_eff=0.6174
bk0: 24a 543103i bk1: 24a 543068i bk2: 68a 542941i bk3: 64a 542878i bk4: 64a 542952i bk5: 64a 542846i bk6: 48a 542932i bk7: 44a 542900i bk8: 8a 543166i bk9: 12a 543133i bk10: 4a 543166i bk11: 8a 543149i bk12: 4a 543172i bk13: 0a 543191i bk14: 4a 543167i bk15: 4a 543166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00550267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542731 n_act=18 n_pre=6 n_req=118 n_rd=424 n_write=12 bw_util=0.001605
n_activity=1380 dram_eff=0.6319
bk0: 20a 543143i bk1: 24a 543069i bk2: 64a 543034i bk3: 72a 542847i bk4: 64a 542933i bk5: 64a 542817i bk6: 48a 542853i bk7: 48a 542871i bk8: 8a 543131i bk9: 0a 543188i bk10: 4a 543165i bk11: 4a 543171i bk12: 4a 543158i bk13: 0a 543189i bk14: 0a 543192i bk15: 0a 543192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00847768
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542767 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001513
n_activity=1138 dram_eff=0.7223
bk0: 20a 543141i bk1: 20a 543102i bk2: 64a 543044i bk3: 64a 542927i bk4: 64a 542931i bk5: 64a 542848i bk6: 48a 542925i bk7: 40a 542885i bk8: 8a 543164i bk9: 12a 543126i bk10: 4a 543162i bk11: 0a 543187i bk12: 0a 543188i bk13: 0a 543189i bk14: 0a 543189i bk15: 0a 543192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0076787
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=543191 n_nop=542750 n_act=14 n_pre=2 n_req=110 n_rd=420 n_write=5 bw_util=0.001565
n_activity=1219 dram_eff=0.6973
bk0: 24a 543102i bk1: 20a 543101i bk2: 64a 543015i bk3: 64a 542901i bk4: 64a 542966i bk5: 64a 542841i bk6: 40a 542889i bk7: 44a 542841i bk8: 16a 543150i bk9: 8a 543133i bk10: 0a 543188i bk11: 4a 543163i bk12: 0a 543188i bk13: 8a 543148i bk14: 0a 543191i bk15: 0a 543192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00748171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 424, Miss = 53, Miss_rate = 0.125, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[1]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[8]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 432, Miss = 51, Miss_rate = 0.118, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 413, Miss = 52, Miss_rate = 0.126, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 426, Miss = 54, Miss_rate = 0.127, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[13]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 454, Miss = 53, Miss_rate = 0.117, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 391, Miss = 52, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3163
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3014
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.52778
	minimum = 6
	maximum = 42
Network latency average = 9.20542
	minimum = 6
	maximum = 32
Slowest packet = 14067
Flit latency average = 9.00568
	minimum = 6
	maximum = 32
Slowest flit = 21338
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0340503
	minimum = 0.0244088 (at node 21)
	maximum = 0.0549199 (at node 44)
Accepted packet rate average = 0.0340503
	minimum = 0.0244088 (at node 21)
	maximum = 0.0549199 (at node 44)
Injected flit rate average = 0.0510755
	minimum = 0.0244088 (at node 21)
	maximum = 0.0900076 (at node 44)
Accepted flit rate average= 0.0510755
	minimum = 0.0381388 (at node 32)
	maximum = 0.0747521 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8342 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.25 (4 samples)
Network latency average = 13.3699 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45.25 (4 samples)
Flit latency average = 12.7984 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0139603 (4 samples)
	minimum = 0.0103026 (4 samples)
	maximum = 0.021583 (4 samples)
Accepted packet rate average = 0.0139603 (4 samples)
	minimum = 0.0103026 (4 samples)
	maximum = 0.021583 (4 samples)
Injected flit rate average = 0.0211555 (4 samples)
	minimum = 0.0103026 (4 samples)
	maximum = 0.0432674 (4 samples)
Accepted flit rate average = 0.0211555 (4 samples)
	minimum = 0.0153929 (4 samples)
	maximum = 0.0319117 (4 samples)
Injected packet size average = 1.5154 (4 samples)
Accepted packet size average = 1.5154 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 55 sec (355 sec)
gpgpu_simulation_rate = 13297 (inst/sec)
gpgpu_simulation_rate = 3348 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 60877
gpu_sim_insn = 1253132
gpu_ipc =      20.5847
gpu_tot_sim_cycle = 1476843
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0450
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8296
partiton_reqs_in_parallel = 1339294
partiton_reqs_in_parallel_total    = 6435590
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.2645
partiton_reqs_in_parallel_util = 1339294
partiton_reqs_in_parallel_util_total    = 6435590
gpu_sim_cycle_parition_util = 60877
gpu_tot_sim_cycle_parition_util    = 292536
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 4379
partiton_replys_in_parallel_total    = 9019
L2_BW  =       6.8180 GB/Sec
L2_BW_total  =       0.8599 GB/Sec
gpu_total_sim_rate=11759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5500
	L1I_total_cache_miss_rate = 0.0483
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108366
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
176, 176, 175, 191, 175, 176, 175, 176, 176, 176, 176, 176, 176, 176, 176, 176, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 229, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5441
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37141	W0_Idle:2179905	W0_Scoreboard:2447178	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 128037 
averagemflatency = 1653 
max_icnt2mem_latency = 127791 
max_icnt2sh_latency = 1476842 
mrq_lat_table:1202 	88 	101 	234 	136 	229 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8741 	2365 	8 	0 	513 	262 	1297 	18 	21 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5576 	267 	95 	3 	5308 	31 	0 	0 	0 	514 	262 	1296 	18 	21 	7 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8114 	2284 	1659 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	187 	16 	0 	3 	6 	8 	11 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        16        16         0        16         0        11         6         5         2         1         0         0         0         4 
dram[1]:         4         4        16        16         0         0        13        11         2         1         0         6         0         0         2         1 
dram[2]:         4         4        16        16        16         0         1        12         0         0         1         4         1         2         0         0 
dram[3]:         5         4        16        16        17         0         0        14         4         5         2         2         0         0         1         2 
dram[4]:         5         4        16        16        16         0         0        10         3         6         2         4         0         1         6         1 
dram[5]:         4         4        16        16        16         0        11         0         4         5         1         0         0         0         2         1 
dram[6]:         4         4        16        16        17        16        10         0         4         3         2         6         2         0         1         1 
dram[7]:         5         6        16        16         0        18        16        11         5         6        10         6         1         1         4         2 
dram[8]:         5         5         0        16        17         0        10        12         2         4         0         0         7         2         1         2 
dram[9]:         5         5        16        16         0         0        13        10         6         4         2         1         0         1         0         0 
dram[10]:         5         6         0        16        16         0         0        13         4         6         1         4         4        10         1         0 
maximum service time to same row:
dram[0]:     66937      4580      8583      4585     11505     11508     36565     30300     69699    131581     39678    187506       868      6744    192979    187287 
dram[1]:      4580      4584     68221     69908     11513     11515     23141    127194     49316     70999     15283     33667     97343    191253    118965     11086 
dram[2]:    189190     94465      4582      4587     11529     11531     46035     49946    193251    101722    189892     85478     42343     31417     26503     37317 
dram[3]:     93613     90904      4592     23283     11535     11538      1015     15091     54275     36503    191212    189553      2818     92819     61544     82997 
dram[4]:     13749     82453      6276    125295    110450     11533      1017      1023     31398     98530     22683     15252     19324      7234    127050      1690 
dram[5]:      4580    126147      4592      4605     11527     11530     42988     64579     82477     54277     14050         0     13554      9705    177928     98253 
dram[6]:      4581     54217    187152     68228     11507     57806     81120      1026     51680     14897     70218     73972     14047      4616    101194      1702 
dram[7]:    191764    118401    183438     13034     11524     11528     64576      6736     71855     80825     84579     83861      4675      2232    129018    194621 
dram[8]:      4580    186294      4612    104909     11512     11514    125728     26284    105386     20497    186421     46748      3416      5098     23624      4189 
dram[9]:      4580      4581      4617      4620     11516     11518     44700      4094     50172    111274     84581      3846      3756      4170      3047      2646 
dram[10]:     80137     32683      4605      6301     36795     11530       983     47604     48571    137778      3357    123835     24290     84582      2309      4941 
average row accesses per activate:
dram[0]:  3.750000  3.000000 10.000000 10.000000 16.000000  8.500000 15.000000  4.666667  2.800000  2.500000  1.500000  2.500000  1.000000  4.000000  7.000000  2.000000 
dram[1]:  3.000000  4.000000 10.000000 11.000000 16.000000 16.000000  5.333333  4.666667  2.600000  2.333333  6.000000  2.666667  2.000000 12.000000  1.750000  3.500000 
dram[2]:  3.750000  3.000000  9.000000 11.000000  8.500000 16.000000  6.000000  7.500000  5.000000  7.000000  1.333333  1.571429  1.000000  1.333333  2.000000  2.000000 
dram[3]:  5.500000  3.500000  9.000000 10.000000  6.333333 16.000000 14.000000  9.500000  3.000000  2.400000  4.000000  1.500000  4.000000  2.000000  2.666667  2.333333 
dram[4]:  3.500000  2.800000  9.000000  6.333333  8.500000 16.000000 12.000000  5.500000  2.250000  2.500000  1.400000  2.000000  2.000000  3.500000  1.833333  2.000000 
dram[5]:  8.000000  2.750000  8.500000  8.500000  8.500000 16.000000  7.500000 15.000000  2.200000  3.166667  4.000000      -nan  2.000000  4.000000  3.750000  2.500000 
dram[6]:  3.000000  2.500000  6.333333  5.500000  9.000000  8.500000  3.750000 13.000000  2.100000  2.400000  1.666667  3.500000  1.666667  4.000000  3.500000  3.333333 
dram[7]:  3.000000  4.000000  9.000000 11.000000 16.000000 10.000000  9.000000  3.400000  2.600000  2.666667  3.250000  3.500000  3.500000  2.500000  2.333333  1.500000 
dram[8]:  6.500000  8.000000 16.000000  6.333333  6.666667 16.000000  3.500000  4.750000  3.000000  2.000000  4.000000  1.000000  3.333333  1.666667  2.500000  1.666667 
dram[9]:  3.500000  6.500000  5.000000 10.000000 17.000000 16.000000  7.000000  4.000000  2.125000  2.333333  1.666667  1.500000  2.000000  4.500000  4.000000  6.000000 
dram[10]:  4.500000  2.750000 16.000000  9.000000  8.500000 16.000000 13.000000  7.500000  2.500000  2.600000  5.500000  2.500000  2.500000  5.500000  5.500000  6.000000 
average row locality = 2057/465 = 4.423656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         7        18        18        16        17        15        14        13        10         4         3         1         2         3         4 
dram[1]:         7         6        18        19        16        16        15        13        12         7         3         5         1         6         5         4 
dram[2]:        10         7        17        19        17        16        12        13         5         7         3         8         2         3         1         1 
dram[3]:         8        10        17        18        18        16        14        16         9        10         5         2         2         1         5         4 
dram[4]:         6        10        17        18        17        16        12        11         8         9         5         4         1         4         8         4 
dram[5]:        10         8        17        17        17        16        13        14        10        14         7         0         1         2         9         3 
dram[6]:         7         5        18        20        17        17        13        13        16        10         7         4         4         2         4         6 
dram[7]:         9         9        17        19        16        18        16        16        10         8         8         4         4         3         4         2 
dram[8]:         9        10        16        18        19        16        18        16        11        11         2         1         3         3         3         3 
dram[9]:         6         9        19        18        16        16        14        15        14        16         3         2         1         5         2         3 
dram[10]:         7         9        16        17        17        16        13        14        15        10         6         3         6         6         6         3 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/141 = 1.16
number of total write accesses:
dram[0]:         5         2         2         2         0         0         0         0         1         5         2         2         0         2         4         2 
dram[1]:         2         2         2         3         0         0         1         1         1         0         3         3         1         6         2         3 
dram[2]:         5         2         1         3         0         0         0         2         0         0         1         3         0         1         1         1 
dram[3]:         3         4         1         2         1         0         0         3         3         2         3         1         2         1         3         3 
dram[4]:         1         4         1         1         0         0         0         0         1         1         2         2         1         3         3         2 
dram[5]:         6         3         0         0         0         0         2         1         1         5         5         0         1         2         6         2 
dram[6]:         2         0         1         2         1         0         2         0         5         2         3         3         1         2         3         4 
dram[7]:         3         3         1         3         0         2         2         1         3         0         5         3         3         2         3         1 
dram[8]:         4         6         0         1         1         0         3         3         1         1         2         0         7         2         2         2 
dram[9]:         1         4         1         2         1         0         0         1         3         5         2         1         1         4         2         3 
dram[10]:         2         2         0         1         0         0         0         1         5         3         5         2         4         5         5         3 
total reads: 337
min_bank_accesses = 0!
chip skew: 38/20 = 1.90
average mf latency per bank:
dram[0]:       5263      7571     32242     32310      7112      6849      2678      4211       472       379       456       233      2306       227       267     27772
dram[1]:       7710      8404     33519     29471      6938      6905      2920      2120       578       478       152       194       677       190       729      1877
dram[2]:       4808      8046     35794     29353      6589      7028      3003      6012       424       406     32608       766     22501     11142       170       170
dram[3]:      11903     10391     35784     32283      6726      7042      1863      3351       928      4202       467       657       169     21284      8148     13935
dram[4]:       9906      6511     35801     34139     12694      6909      2170      2252      4135      2883      1946       754       170       419      3301       412
dram[5]:       4306     17354     39669     39742      6519      6896      1579      2807       523      1682      2085    none         119       227       650       246
dram[6]:       7964     13424     35525     31994      6979     10394      2947      1923      2847       295       904       336      4928       227       397       416
dram[7]:       7283      8501     37394     30644      7081      6769      2358      1469       395     13662      6301       415       982       540      1117       701
dram[8]:       6506      5344     42020     36577      6290      7037      6341      3541       662      2460       292      1670       903       275       702      1352
dram[9]:      11933      6489     33699     33723      7416      6913      5095      1618      1779       331      7044       623       170       291       169       169
dram[10]:       9334      8668     41954     37430      7793      5396      1835      1779       441      7293       189       420      2887      3578       316       169
maximum mf latency per bank:
dram[0]:       3789      3787     10638     10684      6574      6615     11647     30560       358       359       352       347       352       341       341    125440
dram[1]:       3782      3800     24177     10684      6603      6609     20942       525       358       359       337       359       341       341       358     10531
dram[2]:       3773      3788     10640     10682      6629      6633      9457     48697       346       346    128037       364     41521     41525       341       341
dram[3]:      60533     75391     10627     10672     12695      6603       468     31911      6492     46446       352       358       341     41714     60551     94599
dram[4]:       3770     19214     10629     10683    101879      6626       501       503     33737     23885     10661       352       341       352     28536       358
dram[5]:       3777    122829     10647     10688      6598      6609       463     17637       359     18153     10421         0       239       341       359       347
dram[6]:       3775      3790     10669     25891     14201     64472     19437       477     48992       359       359       358     18415       341       347       359
dram[7]:       3780     15848     10670     10710      6570     13452     15923       440       359     69429     32720       341      4165       352      5550       358
dram[8]:       3788      3808     10668     19262     11618      6620     60791     41576       359     23359       341       352       359       341       352      5551
dram[9]:       3784      3808     10684     10728     15060      6626     44100       477     23365       359     34230       352       341       352       341       343
dram[10]:       3786      8077     10637     10699     46701      6622       462       490       360     44899       355       341     25951     35087       352       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655512 n_act=42 n_pre=26 n_req=184 n_rd=620 n_write=29 bw_util=0.001978
n_activity=3119 dram_eff=0.4162
bk0: 40a 655998i bk1: 28a 656063i bk2: 72a 655967i bk3: 72a 655855i bk4: 64a 655967i bk5: 68a 655828i bk6: 60a 655914i bk7: 56a 655823i bk8: 52a 656028i bk9: 40a 655995i bk10: 16a 656097i bk11: 12a 656143i bk12: 4a 656207i bk13: 8a 656186i bk14: 12a 656170i bk15: 16a 656126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00612896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655529 n_act=37 n_pre=21 n_req=183 n_rd=612 n_write=30 bw_util=0.001957
n_activity=2944 dram_eff=0.4361
bk0: 28a 656097i bk1: 24a 656102i bk2: 72a 655986i bk3: 76a 655867i bk4: 64a 656004i bk5: 64a 655885i bk6: 60a 655844i bk7: 52a 655800i bk8: 48a 656028i bk9: 28a 656114i bk10: 12a 656164i bk11: 20a 656103i bk12: 4a 656201i bk13: 24a 656119i bk14: 20a 656096i bk15: 16a 656132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00546456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655587 n_act=37 n_pre=21 n_req=161 n_rd=564 n_write=20 bw_util=0.00178
n_activity=2532 dram_eff=0.4613
bk0: 40a 656025i bk1: 28a 656068i bk2: 68a 655989i bk3: 76a 655843i bk4: 68a 655988i bk5: 64a 655913i bk6: 48a 655893i bk7: 52a 655852i bk8: 20a 656187i bk9: 28a 656174i bk10: 12a 656147i bk11: 32a 655986i bk12: 8a 656170i bk13: 12a 656130i bk14: 4a 656201i bk15: 4a 656204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00564589
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655517 n_act=38 n_pre=22 n_req=187 n_rd=620 n_write=32 bw_util=0.001987
n_activity=3024 dram_eff=0.4312
bk0: 32a 656107i bk1: 40a 656010i bk2: 68a 656011i bk3: 72a 655894i bk4: 72a 655967i bk5: 64a 655947i bk6: 56a 655960i bk7: 64a 655840i bk8: 36a 656057i bk9: 40a 656032i bk10: 20a 656126i bk11: 8a 656165i bk12: 8a 656180i bk13: 4a 656200i bk14: 20a 656104i bk15: 16a 656116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00522531
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655531 n_act=46 n_pre=30 n_req=172 n_rd=600 n_write=22 bw_util=0.001896
n_activity=3095 dram_eff=0.4019
bk0: 24a 656131i bk1: 40a 655982i bk2: 68a 655989i bk3: 72a 655845i bk4: 68a 655985i bk5: 64a 655927i bk6: 48a 655979i bk7: 44a 655931i bk8: 32a 656089i bk9: 36a 656081i bk10: 20a 656073i bk11: 16a 656119i bk12: 4a 656199i bk13: 16a 656137i bk14: 32a 655998i bk15: 16a 656114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00522226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655502 n_act=38 n_pre=23 n_req=192 n_rd=632 n_write=34 bw_util=0.00203
n_activity=3150 dram_eff=0.4229
bk0: 40a 656049i bk1: 32a 656034i bk2: 68a 656011i bk3: 68a 655916i bk4: 68a 655983i bk5: 64a 655906i bk6: 52a 655957i bk7: 56a 655934i bk8: 40a 656048i bk9: 56a 655957i bk10: 28a 656066i bk11: 0a 656222i bk12: 4a 656202i bk13: 8a 656185i bk14: 36a 656025i bk15: 12a 656147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00519026
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655456 n_act=53 n_pre=37 n_req=194 n_rd=652 n_write=31 bw_util=0.002082
n_activity=3576 dram_eff=0.382
bk0: 28a 656084i bk1: 20a 656116i bk2: 72a 656019i bk3: 80a 655856i bk4: 68a 655933i bk5: 68a 655858i bk6: 52a 655919i bk7: 52a 655949i bk8: 64a 655855i bk9: 40a 656029i bk10: 28a 656010i bk11: 16a 656126i bk12: 16a 656128i bk13: 8a 656182i bk14: 16a 656136i bk15: 24a 656062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0050333
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655470 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.002094
n_activity=3366 dram_eff=0.4082
bk0: 36a 656050i bk1: 36a 656037i bk2: 68a 655976i bk3: 76a 655847i bk4: 64a 655994i bk5: 72a 655851i bk6: 64a 655919i bk7: 64a 655803i bk8: 40a 656024i bk9: 32a 656107i bk10: 32a 656037i bk11: 16a 656133i bk12: 16a 656138i bk13: 12a 656154i bk14: 16a 656116i bk15: 8a 656168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00480473
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655484 n_act=45 n_pre=29 n_req=194 n_rd=636 n_write=35 bw_util=0.002045
n_activity=3271 dram_eff=0.4103
bk0: 36a 656088i bk1: 40a 656036i bk2: 64a 656072i bk3: 72a 655888i bk4: 76a 655906i bk5: 64a 655857i bk6: 72a 655764i bk7: 64a 655783i bk8: 44a 656059i bk9: 44a 656005i bk10: 8a 656178i bk11: 4a 656203i bk12: 12a 656125i bk13: 12a 656111i bk14: 12a 656154i bk15: 12a 656131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00729166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655488 n_act=45 n_pre=29 n_req=190 n_rd=636 n_write=31 bw_util=0.002033
n_activity=3231 dram_eff=0.4129
bk0: 24a 656139i bk1: 36a 656047i bk2: 76a 655974i bk3: 72a 655910i bk4: 64a 655971i bk5: 64a 655889i bk6: 56a 655931i bk7: 60a 655813i bk8: 56a 655932i bk9: 64a 655871i bk10: 12a 656121i bk11: 8a 656161i bk12: 4a 656197i bk13: 20a 656118i bk14: 8a 656182i bk15: 12a 656165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00677355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=656229 n_nop=655469 n_act=41 n_pre=25 n_req=202 n_rd=656 n_write=38 bw_util=0.002115
n_activity=3302 dram_eff=0.4204
bk0: 28a 656121i bk1: 36a 656026i bk2: 64a 656050i bk3: 68a 655905i bk4: 68a 655977i bk5: 64a 655882i bk6: 52a 655912i bk7: 56a 655836i bk8: 60a 655902i bk9: 40a 656020i bk10: 24a 656078i bk11: 12a 656146i bk12: 24a 656061i bk13: 24a 656098i bk14: 24a 656099i bk15: 12a 656168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00660897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 637, Miss = 80, Miss_rate = 0.126, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 648, Miss = 76, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 658, Miss = 84, Miss_rate = 0.128, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 580, Miss = 74, Miss_rate = 0.128, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[15]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 679, Miss = 81, Miss_rate = 0.119, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 579, Miss = 78, Miss_rate = 0.135, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 578, Miss = 86, Miss_rate = 0.149, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3175
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.03437
	minimum = 6
	maximum = 26
Network latency average = 7.0258
	minimum = 6
	maximum = 24
Slowest packet = 19035
Flit latency average = 6.57216
	minimum = 6
	maximum = 23
Slowest flit = 28788
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00143865
	minimum = 0.000525654 (at node 5)
	maximum = 0.00237366 (at node 40)
Accepted packet rate average = 0.00143865
	minimum = 0.000525654 (at node 5)
	maximum = 0.00237366 (at node 40)
Injected flit rate average = 0.00217161
	minimum = 0.000525654 (at node 5)
	maximum = 0.00458305 (at node 40)
Accepted flit rate average= 0.00217161
	minimum = 0.00105131 (at node 5)
	maximum = 0.00407382 (at node 13)
Injected packet length average = 1.50948
Accepted packet length average = 1.50948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6742 (5 samples)
	minimum = 6 (5 samples)
	maximum = 56.6 (5 samples)
Network latency average = 12.1011 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41 (5 samples)
Flit latency average = 11.5532 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.011456 (5 samples)
	minimum = 0.00834718 (5 samples)
	maximum = 0.0177411 (5 samples)
Accepted packet rate average = 0.011456 (5 samples)
	minimum = 0.00834718 (5 samples)
	maximum = 0.0177411 (5 samples)
Injected flit rate average = 0.0173587 (5 samples)
	minimum = 0.00834718 (5 samples)
	maximum = 0.0355306 (5 samples)
Accepted flit rate average = 0.0173587 (5 samples)
	minimum = 0.0125245 (5 samples)
	maximum = 0.0263442 (5 samples)
Injected packet size average = 1.51525 (5 samples)
Accepted packet size average = 1.51525 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 28 sec (508 sec)
gpgpu_simulation_rate = 11759 (inst/sec)
gpgpu_simulation_rate = 2907 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1355
gpu_sim_insn = 1117092
gpu_ipc =     824.4221
gpu_tot_sim_cycle = 1700348
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.1702
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8299
partiton_reqs_in_parallel = 29810
partiton_reqs_in_parallel_total    = 7774884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5901
partiton_reqs_in_parallel_util = 29810
partiton_reqs_in_parallel_util_total    = 7774884
gpu_sim_cycle_parition_util = 1355
gpu_tot_sim_cycle_parition_util    = 353413
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9994
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     218.2480 GB/Sec
L2_BW_total  =       0.9208 GB/Sec
gpu_total_sim_rate=13558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5500
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130186
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5500
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
197, 197, 196, 212, 196, 197, 211, 197, 197, 212, 197, 212, 197, 197, 197, 197, 132, 132, 132, 132, 132, 132, 132, 132, 147, 147, 250, 132, 132, 132, 132, 132, 153, 153, 153, 153, 168, 153, 153, 153, 153, 153, 153, 168, 153, 153, 153, 168, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 796
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43199	W0_Idle:2191216	W0_Scoreboard:2461347	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 128037 
averagemflatency = 1407 
max_icnt2mem_latency = 127791 
max_icnt2sh_latency = 1700347 
mrq_lat_table:1202 	88 	101 	234 	136 	229 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11713 	2511 	10 	0 	513 	262 	1297 	18 	21 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7159 	404 	308 	377 	5971 	152 	29 	0 	0 	514 	262 	1296 	18 	21 	7 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9865 	2565 	1675 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	190 	16 	0 	3 	6 	8 	11 	8 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        16        16         0        16         0        11         6         5         2         1         0         0         0         4 
dram[1]:         4         4        16        16         0         0        13        11         2         1         0         6         0         0         2         1 
dram[2]:         4         4        16        16        16         0         1        12         0         0         1         4         1         2         0         0 
dram[3]:         5         4        16        16        17         0         0        14         4         5         2         2         0         0         1         2 
dram[4]:         5         4        16        16        16         0         0        10         3         6         2         4         0         1         6         1 
dram[5]:         4         4        16        16        16         0        11         0         4         5         1         0         0         0         2         1 
dram[6]:         4         4        16        16        17        16        10         0         4         3         2         6         2         0         1         1 
dram[7]:         5         6        16        16         0        18        16        11         5         6        10         6         1         1         4         2 
dram[8]:         5         5         0        16        17         0        10        12         2         4         0         0         7         2         1         2 
dram[9]:         5         5        16        16         0         0        13        10         6         4         2         1         0         1         0         0 
dram[10]:         5         6         0        16        16         0         0        13         4         6         1         4         4        10         1         0 
maximum service time to same row:
dram[0]:     66937      4580      8583      4585     11505     11508     36565     30300     69699    131581     39678    187506       868      6744    192979    187287 
dram[1]:      4580      4584     68221     69908     11513     11515     23141    127194     49316     70999     15283     33667     97343    191253    118965     11086 
dram[2]:    189190     94465      4582      4587     11529     11531     46035     49946    193251    101722    189892     85478     42343     31417     26503     37317 
dram[3]:     93613     90904      4592     23283     11535     11538      1015     15091     54275     36503    191212    189553      2818     92819     61544     82997 
dram[4]:     13749     82453      6276    125295    110450     11533      1017      1023     31398     98530     22683     15252     19324      7234    127050      1690 
dram[5]:      4580    126147      4592      4605     11527     11530     42988     64579     82477     54277     14050         0     13554      9705    177928     98253 
dram[6]:      4581     54217    187152     68228     11507     57806     81120      1026     51680     14897     70218     73972     14047      4616    101194      1702 
dram[7]:    191764    118401    183438     13034     11524     11528     64576      6736     71855     80825     84579     83861      4675      2232    129018    194621 
dram[8]:      4580    186294      4612    104909     11512     11514    125728     26284    105386     20497    186421     46748      3416      5098     23624      4189 
dram[9]:      4580      4581      4617      4620     11516     11518     44700      4094     50172    111274     84581      3846      3756      4170      3047      2646 
dram[10]:     80137     32683      4605      6301     36795     11530       983     47604     48571    137778      3357    123835     24290     84582      2309      4941 
average row accesses per activate:
dram[0]:  3.750000  3.000000 10.000000 10.000000 16.000000  8.500000 15.000000  4.666667  2.800000  2.500000  1.500000  2.500000  1.000000  4.000000  7.000000  2.000000 
dram[1]:  3.000000  4.000000 10.000000 11.000000 16.000000 16.000000  5.333333  4.666667  2.600000  2.333333  6.000000  2.666667  2.000000 12.000000  1.750000  3.500000 
dram[2]:  3.750000  3.000000  9.000000 11.000000  8.500000 16.000000  6.000000  7.500000  5.000000  7.000000  1.333333  1.571429  1.000000  1.333333  2.000000  2.000000 
dram[3]:  5.500000  3.500000  9.000000 10.000000  6.333333 16.000000 14.000000  9.500000  3.000000  2.400000  4.000000  1.500000  4.000000  2.000000  2.666667  2.333333 
dram[4]:  3.500000  2.800000  9.000000  6.333333  8.500000 16.000000 12.000000  5.500000  2.250000  2.500000  1.400000  2.000000  2.000000  3.500000  1.833333  2.000000 
dram[5]:  8.000000  2.750000  8.500000  8.500000  8.500000 16.000000  7.500000 15.000000  2.200000  3.166667  4.000000      -nan  2.000000  4.000000  3.750000  2.500000 
dram[6]:  3.000000  2.500000  6.333333  5.500000  9.000000  8.500000  3.750000 13.000000  2.100000  2.400000  1.666667  3.500000  1.666667  4.000000  3.500000  3.333333 
dram[7]:  3.000000  4.000000  9.000000 11.000000 16.000000 10.000000  9.000000  3.400000  2.600000  2.666667  3.250000  3.500000  3.500000  2.500000  2.333333  1.500000 
dram[8]:  6.500000  8.000000 16.000000  6.333333  6.666667 16.000000  3.500000  4.750000  3.000000  2.000000  4.000000  1.000000  3.333333  1.666667  2.500000  1.666667 
dram[9]:  3.500000  6.500000  5.000000 10.000000 17.000000 16.000000  7.000000  4.000000  2.125000  2.333333  1.666667  1.500000  2.000000  4.500000  4.000000  6.000000 
dram[10]:  4.500000  2.750000 16.000000  9.000000  8.500000 16.000000 13.000000  7.500000  2.500000  2.600000  5.500000  2.500000  2.500000  5.500000  5.500000  6.000000 
average row locality = 2057/465 = 4.423656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         7        18        18        16        17        15        14        13        10         4         3         1         2         3         4 
dram[1]:         7         6        18        19        16        16        15        13        12         7         3         5         1         6         5         4 
dram[2]:        10         7        17        19        17        16        12        13         5         7         3         8         2         3         1         1 
dram[3]:         8        10        17        18        18        16        14        16         9        10         5         2         2         1         5         4 
dram[4]:         6        10        17        18        17        16        12        11         8         9         5         4         1         4         8         4 
dram[5]:        10         8        17        17        17        16        13        14        10        14         7         0         1         2         9         3 
dram[6]:         7         5        18        20        17        17        13        13        16        10         7         4         4         2         4         6 
dram[7]:         9         9        17        19        16        18        16        16        10         8         8         4         4         3         4         2 
dram[8]:         9        10        16        18        19        16        18        16        11        11         2         1         3         3         3         3 
dram[9]:         6         9        19        18        16        16        14        15        14        16         3         2         1         5         2         3 
dram[10]:         7         9        16        17        17        16        13        14        15        10         6         3         6         6         6         3 
total reads: 1720
min_bank_accesses = 0!
chip skew: 164/141 = 1.16
number of total write accesses:
dram[0]:         5         2         2         2         0         0         0         0         1         5         2         2         0         2         4         2 
dram[1]:         2         2         2         3         0         0         1         1         1         0         3         3         1         6         2         3 
dram[2]:         5         2         1         3         0         0         0         2         0         0         1         3         0         1         1         1 
dram[3]:         3         4         1         2         1         0         0         3         3         2         3         1         2         1         3         3 
dram[4]:         1         4         1         1         0         0         0         0         1         1         2         2         1         3         3         2 
dram[5]:         6         3         0         0         0         0         2         1         1         5         5         0         1         2         6         2 
dram[6]:         2         0         1         2         1         0         2         0         5         2         3         3         1         2         3         4 
dram[7]:         3         3         1         3         0         2         2         1         3         0         5         3         3         2         3         1 
dram[8]:         4         6         0         1         1         0         3         3         1         1         2         0         7         2         2         2 
dram[9]:         1         4         1         2         1         0         0         1         3         5         2         1         1         4         2         3 
dram[10]:         2         2         0         1         0         0         0         1         5         3         5         2         4         5         5         3 
total reads: 337
min_bank_accesses = 0!
chip skew: 38/20 = 1.90
average mf latency per bank:
dram[0]:       5272      7630     32297     32399      7769      7406      3287      4826       640       491       477       233      2306       227       267     27772
dram[1]:       7747      8465     33565     29497      7582      7469      3412      2687       771       633       152       227       677       190       729      1877
dram[2]:       4829      8061     35882     29420      7107      7596      3609      6507       678       571     32608       778     22501     11142       170       170
dram[3]:      11953     10427     35872     32380      7197      7653      2493      3789      1046      4333       484       700       169     21284      8148     13935
dram[4]:       9948      6538     35892     34221     13254      7503      2836      2914      4309      3053      1965       754       170       419      3301       412
dram[5]:       4330     17378     39771     39817      7091      7494      2122      3394       697      1759      2085    none         119       227       650       246
dram[6]:       7993     13424     35633     32038      7526     11003      3511      2661      2928       423       917       355      4928       227       397       416
dram[7]:       7299      8512     37446     30699      7654      7239      2963      2052       499     13776      6311       433       982       540      1117       701
dram[8]:       6572      5372     42106     36646      6778      7618      6801      3951       868      2710       292      1670      5598       275       702      1352
dram[9]:      11972      6489     33767     33781      7969      7455      5745      2120      1888       450      7070       623       170       291       169       169
dram[10]:       9348      8718     42056     37498      8371      6004      2452      2335       535      7429       201       473      2887      3578       316       169
maximum mf latency per bank:
dram[0]:       3789      3787     10638     10684      6574      6615     11647     30560       477       475       352       347       352       341       341    125440
dram[1]:       3782      3800     24177     10684      6603      6609     20942       525       473       408       337       359       341       341       358     10531
dram[2]:       3773      3788     10640     10682      6629      6633      9457     48697       494       346    128037       364     41521     41525       341       341
dram[3]:      60533     75391     10627     10672     12695      6603       468     31911      6492     46446       352       358       341     41714     60551     94599
dram[4]:       3770     19214     10629     10683    101879      6626       501       503     33737     23885     10661       352       341       352     28536       358
dram[5]:       3777    122829     10647     10688      6598      6609       463     17637       361     18153     10421         0       239       341       359       347
dram[6]:       3775      3790     10669     25891     14201     64472     19437       477     48992       359       359       358     18415       341       347       359
dram[7]:       3780     15848     10670     10710      6570     13452     15923       489       359     69429     32720       341      4165       352      5550       358
dram[8]:       3788      3808     10668     19262     11618      6620     60791     41576       496     23359       341       352       359       341       352      5551
dram[9]:       3784      3808     10684     10728     15060      6626     44100       477     23365       359     34230       352       341       352       341       343
dram[10]:       3786      8077     10637     10699     46701      6622       468       490       360     44899       355       341     25951     35087       352       341
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658027 n_act=42 n_pre=26 n_req=184 n_rd=620 n_write=29 bw_util=0.00197
n_activity=3119 dram_eff=0.4162
bk0: 40a 658513i bk1: 28a 658578i bk2: 72a 658482i bk3: 72a 658370i bk4: 64a 658482i bk5: 68a 658343i bk6: 60a 658429i bk7: 56a 658338i bk8: 52a 658543i bk9: 40a 658510i bk10: 16a 658612i bk11: 12a 658658i bk12: 4a 658722i bk13: 8a 658701i bk14: 12a 658685i bk15: 16a 658641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00610556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658044 n_act=37 n_pre=21 n_req=183 n_rd=612 n_write=30 bw_util=0.001949
n_activity=2944 dram_eff=0.4361
bk0: 28a 658612i bk1: 24a 658617i bk2: 72a 658501i bk3: 76a 658382i bk4: 64a 658519i bk5: 64a 658400i bk6: 60a 658359i bk7: 52a 658315i bk8: 48a 658543i bk9: 28a 658629i bk10: 12a 658679i bk11: 20a 658618i bk12: 4a 658716i bk13: 24a 658634i bk14: 20a 658611i bk15: 16a 658647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00544369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658102 n_act=37 n_pre=21 n_req=161 n_rd=564 n_write=20 bw_util=0.001773
n_activity=2532 dram_eff=0.4613
bk0: 40a 658540i bk1: 28a 658583i bk2: 68a 658504i bk3: 76a 658358i bk4: 68a 658503i bk5: 64a 658428i bk6: 48a 658408i bk7: 52a 658367i bk8: 20a 658702i bk9: 28a 658689i bk10: 12a 658662i bk11: 32a 658501i bk12: 8a 658685i bk13: 12a 658645i bk14: 4a 658716i bk15: 4a 658719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00562434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658032 n_act=38 n_pre=22 n_req=187 n_rd=620 n_write=32 bw_util=0.00198
n_activity=3024 dram_eff=0.4312
bk0: 32a 658622i bk1: 40a 658525i bk2: 68a 658526i bk3: 72a 658409i bk4: 72a 658482i bk5: 64a 658462i bk6: 56a 658475i bk7: 64a 658355i bk8: 36a 658572i bk9: 40a 658547i bk10: 20a 658641i bk11: 8a 658680i bk12: 8a 658695i bk13: 4a 658715i bk14: 20a 658619i bk15: 16a 658631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00520536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658046 n_act=46 n_pre=30 n_req=172 n_rd=600 n_write=22 bw_util=0.001888
n_activity=3095 dram_eff=0.4019
bk0: 24a 658646i bk1: 40a 658497i bk2: 68a 658504i bk3: 72a 658360i bk4: 68a 658500i bk5: 64a 658442i bk6: 48a 658494i bk7: 44a 658446i bk8: 32a 658604i bk9: 36a 658596i bk10: 20a 658588i bk11: 16a 658634i bk12: 4a 658714i bk13: 16a 658652i bk14: 32a 658513i bk15: 16a 658629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00520232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658017 n_act=38 n_pre=23 n_req=192 n_rd=632 n_write=34 bw_util=0.002022
n_activity=3150 dram_eff=0.4229
bk0: 40a 658564i bk1: 32a 658549i bk2: 68a 658526i bk3: 68a 658431i bk4: 68a 658498i bk5: 64a 658421i bk6: 52a 658472i bk7: 56a 658449i bk8: 40a 658563i bk9: 56a 658472i bk10: 28a 658581i bk11: 0a 658737i bk12: 4a 658717i bk13: 8a 658700i bk14: 36a 658540i bk15: 12a 658662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00517045
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=657971 n_act=53 n_pre=37 n_req=194 n_rd=652 n_write=31 bw_util=0.002074
n_activity=3576 dram_eff=0.382
bk0: 28a 658599i bk1: 20a 658631i bk2: 72a 658534i bk3: 80a 658371i bk4: 68a 658448i bk5: 68a 658373i bk6: 52a 658434i bk7: 52a 658464i bk8: 64a 658370i bk9: 40a 658544i bk10: 28a 658525i bk11: 16a 658641i bk12: 16a 658643i bk13: 8a 658697i bk14: 16a 658651i bk15: 24a 658577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00501409
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=657985 n_act=44 n_pre=28 n_req=198 n_rd=652 n_write=35 bw_util=0.002086
n_activity=3366 dram_eff=0.4082
bk0: 36a 658565i bk1: 36a 658552i bk2: 68a 658491i bk3: 76a 658362i bk4: 64a 658509i bk5: 72a 658366i bk6: 64a 658434i bk7: 64a 658318i bk8: 40a 658539i bk9: 32a 658622i bk10: 32a 658552i bk11: 16a 658648i bk12: 16a 658653i bk13: 12a 658669i bk14: 16a 658631i bk15: 8a 658683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00478638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=657999 n_act=45 n_pre=29 n_req=194 n_rd=636 n_write=35 bw_util=0.002037
n_activity=3271 dram_eff=0.4103
bk0: 36a 658603i bk1: 40a 658551i bk2: 64a 658587i bk3: 72a 658403i bk4: 76a 658421i bk5: 64a 658372i bk6: 72a 658279i bk7: 64a 658298i bk8: 44a 658574i bk9: 44a 658520i bk10: 8a 658693i bk11: 4a 658718i bk12: 12a 658640i bk13: 12a 658626i bk14: 12a 658669i bk15: 12a 658646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00726382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=658003 n_act=45 n_pre=29 n_req=190 n_rd=636 n_write=31 bw_util=0.002025
n_activity=3231 dram_eff=0.4129
bk0: 24a 658654i bk1: 36a 658562i bk2: 76a 658489i bk3: 72a 658425i bk4: 64a 658486i bk5: 64a 658404i bk6: 56a 658446i bk7: 60a 658328i bk8: 56a 658447i bk9: 64a 658386i bk10: 12a 658636i bk11: 8a 658676i bk12: 4a 658712i bk13: 20a 658633i bk14: 8a 658697i bk15: 12a 658680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00674769
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658744 n_nop=657984 n_act=41 n_pre=25 n_req=202 n_rd=656 n_write=38 bw_util=0.002107
n_activity=3302 dram_eff=0.4204
bk0: 28a 658636i bk1: 36a 658541i bk2: 64a 658565i bk3: 68a 658420i bk4: 68a 658492i bk5: 64a 658397i bk6: 52a 658427i bk7: 56a 658351i bk8: 60a 658417i bk9: 40a 658535i bk10: 24a 658593i bk11: 12a 658661i bk12: 24a 658576i bk13: 24a 658613i bk14: 24a 658614i bk15: 12a 658683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00658374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 773, Miss = 80, Miss_rate = 0.103, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[2]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 76, Miss_rate = 0.098, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 788, Miss = 84, Miss_rate = 0.107, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 707, Miss = 74, Miss_rate = 0.105, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[15]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 1080, Miss = 81, Miss_rate = 0.075, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[17]: Access = 705, Miss = 78, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[20]: Access = 706, Miss = 86, Miss_rate = 0.122, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 142, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3175
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.6638
	minimum = 6
	maximum = 424
Network latency average = 17.3862
	minimum = 6
	maximum = 234
Slowest packet = 29282
Flit latency average = 18.1877
	minimum = 6
	maximum = 233
Slowest flit = 45711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0460857
	minimum = 0.0339734 (at node 7)
	maximum = 0.14808 (at node 44)
Accepted packet rate average = 0.0460857
	minimum = 0.0339734 (at node 7)
	maximum = 0.14808 (at node 44)
Injected flit rate average = 0.0691285
	minimum = 0.0384047 (at node 7)
	maximum = 0.182053 (at node 44)
Accepted flit rate average= 0.0691285
	minimum = 0.0546529 (at node 31)
	maximum = 0.262186 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1725 (6 samples)
	minimum = 6 (6 samples)
	maximum = 117.833 (6 samples)
Network latency average = 12.9819 (6 samples)
	minimum = 6 (6 samples)
	maximum = 73.1667 (6 samples)
Flit latency average = 12.6589 (6 samples)
	minimum = 6 (6 samples)
	maximum = 72.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0172276 (6 samples)
	minimum = 0.0126182 (6 samples)
	maximum = 0.0394642 (6 samples)
Accepted packet rate average = 0.0172276 (6 samples)
	minimum = 0.0126182 (6 samples)
	maximum = 0.0394642 (6 samples)
Injected flit rate average = 0.025987 (6 samples)
	minimum = 0.0133568 (6 samples)
	maximum = 0.059951 (6 samples)
Accepted flit rate average = 0.025987 (6 samples)
	minimum = 0.0195459 (6 samples)
	maximum = 0.0656512 (6 samples)
Injected packet size average = 1.50845 (6 samples)
Accepted packet size average = 1.50845 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 43 sec (523 sec)
gpgpu_simulation_rate = 13558 (inst/sec)
gpgpu_simulation_rate = 3251 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 303364
gpu_sim_insn = 1294722
gpu_ipc =       4.2679
gpu_tot_sim_cycle = 2230934
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.7588
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8299
partiton_reqs_in_parallel = 6674008
partiton_reqs_in_parallel_total    = 7804694
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4900
partiton_reqs_in_parallel_util = 6674008
partiton_reqs_in_parallel_util_total    = 7804694
gpu_sim_cycle_parition_util = 303364
gpu_tot_sim_cycle_parition_util    = 354768
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       5.0678 GB/Sec
L2_BW_total  =       1.3909 GB/Sec
gpu_total_sim_rate=5720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177811
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 235, 219, 220, 234, 220, 220, 235, 220, 235, 220, 376, 220, 220, 155, 155, 155, 155, 378, 378, 155, 155, 170, 170, 273, 155, 155, 155, 155, 155, 176, 176, 176, 176, 191, 347, 176, 176, 176, 176, 176, 399, 176, 176, 176, 191, 155, 155, 155, 155, 155, 155, 430, 262, 352, 155, 155, 170, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9530
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3848
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 796
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49478	W0_Idle:5408014	W0_Scoreboard:12295729	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 197788 
averagemflatency = 1867 
max_icnt2mem_latency = 197536 
max_icnt2sh_latency = 2230933 
mrq_lat_table:3706 	109 	140 	545 	179 	230 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26460 	3690 	10 	0 	518 	268 	1300 	31 	39 	113 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20836 	409 	308 	377 	8217 	152 	29 	0 	0 	519 	268 	1299 	31 	39 	113 	141 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22031 	2643 	1675 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	916 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	534 	20 	0 	5 	10 	16 	27 	31 	37 	19 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         4        16        16        16        16        15        11        12         6        12        12         6         4        16        16 
dram[1]:         6         4        16        16        16        16        13        11         8         6         6        16         8        12         2         6 
dram[2]:         8         4        16        16        16        16        15        12         9        12        10        10        19         6        13        16 
dram[3]:         6         8        16        16        17        16        14        14         8         5         8         8        12        18        12         4 
dram[4]:        22         4        16        16        16        16        12        10         6        10         8         4        18        17         6        12 
dram[5]:        12         4        16        16        16        16        11        15         5         5        10        10        16        14        10        14 
dram[6]:         4        19        16        16        17        16        10        13        12        16         4         6         2         4         6        16 
dram[7]:         5        12        16        16        16        18        16        11        12         6        12         6        14        10        12        10 
dram[8]:         8        11        16        16        17        16        10        12         8        10         6        18        16        15         8        12 
dram[9]:        17         8        16        16        17        16        13        10         6        12         6        16        12        10        16         6 
dram[10]:        14         6        16        16        16        16        13        13         4         6        10         4         8        14        10        13 
maximum service time to same row:
dram[0]:    243519      4580    247119      4585     51327     53784     62507     62893    226009    159862     39678    187506     90432      6744    192979    187287 
dram[1]:      4580      4584     68221     69908     11513    126864     23141    127194     49316    144372     15283    159896     97343    191253    118965     11086 
dram[2]:    189190     94465    160366      4587     11529    124269    220862     89934    218791    288456    189892    124470    154730     31417     94560    162238 
dram[3]:     93613     90904    260083     23283     11535    121888      1266     15091    116548    141215    191212    189553     39074     92819    258516     82997 
dram[4]:     32306     82453     35071    125295    110450     11533      2442    140103     65803     98530    275949     15252    115396    278789    127050    135584 
dram[5]:      4580    126147      4592      4605     11527    203255     94629    105198     82477    140570     67473    166473    195053    162913    177928    176022 
dram[6]:      5694     94913    232584    253258    202431     57806    127674      1418    205632     48061     70218     73972     14047      4616    105071    140673 
dram[7]:    191764    118401    183438     13034     72608     11528     64576     96049    253915    207367    132157     83861    175757    177894    162524    194621 
dram[8]:     76457    186294      4612    104909     11512     80166    125728     62642    240275    131421    186421    149695    180850     63533    143275    140671 
dram[9]:    115739      4581      4617     79357    116904     11518     44700      4094    135129    295699    131577    197650    236186     85965    188567     86642 
dram[10]:     80137     32683      4605      6301     36795     97325    197711    241689    145292    231403      3357    123835    141607    253278      3216     98989 
average row accesses per activate:
dram[0]:  3.300000  5.166667  5.000000  6.400000  5.500000  6.333333  5.000000  3.222222  2.846154  2.625000  2.555556  4.285714  2.777778  5.500000  4.714286  3.555556 
dram[1]:  2.545455  5.250000 15.000000  5.600000  8.500000  4.750000  4.000000  2.875000  2.375000  2.714286  4.200000  4.857143  3.500000  9.666667  4.333333  4.125000 
dram[2]:  5.142857  4.571429  4.125000  4.250000  6.000000  4.200000  4.000000  3.000000  3.800000  3.250000  3.333333  2.538461  4.166667  4.000000  4.250000  3.250000 
dram[3]:  5.666667  5.500000  3.375000  5.600000  5.250000  4.000000  5.400000  3.857143  3.000000  2.176471  4.333333  2.909091  3.800000  4.285714  3.125000  3.285714 
dram[4]:  5.500000  5.600000  4.666667  6.200000  3.500000  7.000000  4.285714  4.571429  2.214286  3.636364  1.909091  2.750000  3.750000  5.200000  3.600000  2.636364 
dram[5]:  7.750000  3.285714  6.500000  4.428571  9.000000  5.000000  3.625000  3.857143  3.636364  2.785714  3.375000  3.000000  4.333333  3.857143  3.857143  3.833333 
dram[6]:  3.142857  5.166667  3.857143  4.333333  4.200000  6.000000  3.125000  5.000000  2.421053  3.214286  2.181818  4.000000  5.200000  6.750000  3.428571  4.125000 
dram[7]:  4.500000  4.125000  4.714286  6.200000  8.500000 10.000000  5.000000  2.500000  3.636364  2.411765  3.444444  3.000000  4.833333  2.875000  3.000000  3.000000 
dram[8]:  4.833333  6.166667  8.333333  3.750000  6.666667  6.000000  2.700000  3.111111  2.692308  3.181818  2.714286  3.571429  4.142857  2.750000  2.500000  2.600000 
dram[9]:  4.500000  5.000000  4.833333  4.000000  9.000000  5.000000  4.800000  2.636364  2.055556  2.562500  2.300000  3.875000  3.142857  3.750000  4.333333  2.857143 
dram[10]:  4.666667  4.000000  6.500000  6.750000  4.400000  4.400000  2.416667  3.285714  2.150000  2.411765  4.333333  3.428571  2.583333  4.428571  3.714286  4.666667 
average row locality = 4976/1342 = 3.707899
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        22        19        28        25        22        19        18        25        27        30        15        18        17        12        18        20 
dram[1]:        19        13        23        23        17        19        21        21        28        30        12        20        12        15        15        21 
dram[2]:        22        21        27        28        18        21        19        20        29        29        26        21        15        19        19        16 
dram[3]:        22        20        24        23        20        20        23        23        31        29        15        19        11        17        15        14 
dram[4]:        21        17        24        25        21        21        25        27        26        29        14        13        18        14        23        19 
dram[5]:        19        15        23        27        18        20        24        23        30        28        16         9        16        16        16        14 
dram[6]:        15        19        23        23        20        18        21        25        33        32        16        18        15        15        14        20 
dram[7]:        17        21        26        25        17        18        24        23        29        32        20        15        17        16        14        15 
dram[8]:        18        22        21        25        19        18        24        23        28        26        12        15        14        21        19        16 
dram[9]:        23        19        24        24        17        20        21        25        28        29        16        18        13        19        15        12 
dram[10]:        19        19        23        22        22        22        25        21        33        30        15        14        21        19        15        15 
total reads: 3606
bank skew: 33/9 = 3.67
chip skew: 350/309 = 1.13
number of total write accesses:
dram[0]:        11        12         7         7         0         0         2         4        10        12         8        12         8        10        15        12 
dram[1]:         9         8         7         5         0         0         3         2        10         8         9        14         9        14        11        12 
dram[2]:        14        11         6         6         0         0         1         4         9        10        14        12        10        13        15        10 
dram[3]:        12        13         3         5         1         0         4         4        14         8        11        13         8        13        10         9 
dram[4]:        12        11         4         6         0         0         5         5         5        11         7         9        12        12        13        10 
dram[5]:        12         8         3         4         0         0         5         4        10        11        11         6        10        11        11         9 
dram[6]:         7        12         4         3         1         0         4         5        13        13         8        14        11        12        10        13 
dram[7]:        10        12         7         6         0         2         6         2        11         9        11         9        12         7        10         9 
dram[8]:        11        15         4         5         1         0         3         5         7         9         7        10        15        12        11        10 
dram[9]:        13        11         5         4         1         0         3         4         9        12         7        13         9        11        11         8 
dram[10]:         9         9         3         5         0         0         4         2        10        11        11        10        10        12        11        13 
total reads: 1370
min_bank_accesses = 0!
chip skew: 135/115 = 1.17
average mf latency per bank:
dram[0]:      20501      2543     20440     20822     21971      7240      6163      2847       741       700     16176     11226     20674     16648     19823     23972
dram[1]:       2954      3616     22856     24112      7595     28782      2655      6346       683      4673     17088     10233     17781     13220      6509     50612
dram[2]:      12198      8624     21664     19643      7325     18443      2604      4613      6338       539     31947     28056      8370     13829     23883     32775
dram[3]:      17024     15497     24612     23802      6992     13038      5152      3334      3869      6055       529      8420      3137      3831     28211     40652
dram[4]:      19724      3556     25760     21493     11384     22266      1749     12193      2976      6767      1232       453      8201       498     27723     19576
dram[5]:      22057     18302     26674     22525     18146      6641      5055     11284       682      2925      3985       326      2618      2975      9094     27290
dram[6]:      12122     27454     25619     27690     16301     10994      2481      1716      1874       582      1173     12117      1221       458     19675     24060
dram[7]:       3640     13654     20993     22500     12582      7658      3435     10833       650      3286     20158       601     15336     19243     20551     14616
dram[8]:       5895      7796     27523     24688      7155     11689     10267      3387      7032      1245     18332     21336      8370     21506     12196     26064
dram[9]:      23885      3279     23841     25197     15008     22803      3867      2784      1255       703     22764      6774       418      7341     19769      8646
dram[10]:      14424      3833     26646     25569      7313     15107      5095      2031      4414      2911       555       465     24837     13762       569     16034
maximum mf latency per bank:
dram[0]:     176584      3787     49178     10684    145428      6615     64752     30560       477       475    178857    158454    179183    179184    157048    157793
dram[1]:       3782      3800     24177     10684      6603    142717     20942     93733       473    147671    174000    173598    179303    184386    155304    193813
dram[2]:     176362     93223     49179     10682      6629    127007      9457     48697    106766       362    192207    192208    155462    192318    191342    163245
dram[3]:     108867    176584     10627     10672     12695    127020     91129     31911    145075    147672       358    168448     43974     56967    191351    196205
dram[4]:     155869     19214     28342     10683    101879    163456       501    129572     38770    109371     10661       352    186542       359    178755    163933
dram[5]:     108951    122829     10647     10688    197775      6609     98499    132153       361     62149     69957       360     54357     67353    114175    178787
dram[6]:      90740    179291     10669     25891    197788     64472     19437       477     48992       362      2966    184399     18415       360    153953    163241
dram[7]:       3780    116680     10670     10710     82948     13452     31211    121850       360     69429    194589       363    176200    158451    163241    155946
dram[8]:      72561     93335     10668     28373     11618     80352     93307     41576    109370     23359    197772    184508    181386    184398    156743    152770
dram[9]:     116681      3808     10684     10728    127012    135011     44100     28609     23365       359    171016    197773       364    139876    189099    148861
dram[10]:     152820      8077     10637     10699     46701    119262     98494       490    147651     44899       359       369    194818    184399       363    157231
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220345 n_act=123 n_pre=107 n_req=465 n_rd=1340 n_write=130 bw_util=0.002406
n_activity=8565 dram_eff=0.3433
bk0: 88a 1221464i bk1: 76a 1221581i bk2: 112a 1221514i bk3: 100a 1221481i bk4: 88a 1221660i bk5: 76a 1221612i bk6: 72a 1221631i bk7: 100a 1221349i bk8: 108a 1221446i bk9: 120a 1221348i bk10: 60a 1221628i bk11: 72a 1221588i bk12: 68a 1221621i bk13: 48a 1221752i bk14: 72a 1221606i bk15: 80a 1221547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0040244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x804c8b80, atomic=0 1 entries : 0x7f1e1e78dd40 :  mf: uid=326138, sid12:w37, part=1, addr=0x804c8b80, load , size=32, unknown  status = IN_PARTITION_DRAM (2230933), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220491 n_act=107 n_pre=91 n_req=430 n_rd=1235 n_write=121 bw_util=0.002219
n_activity=7797 dram_eff=0.3478
bk0: 76a 1221523i bk1: 52a 1221731i bk2: 92a 1221707i bk3: 92a 1221546i bk4: 68a 1221789i bk5: 76a 1221618i bk6: 84a 1221531i bk7: 84a 1221451i bk8: 112a 1221391i bk9: 120a 1221385i bk10: 48a 1221742i bk11: 79a 1221540i bk12: 48a 1221733i bk13: 60a 1221715i bk14: 60a 1221686i bk15: 84a 1221562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00346059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220270 n_act=128 n_pre=112 n_req=485 n_rd=1400 n_write=135 bw_util=0.002512
n_activity=8981 dram_eff=0.3418
bk0: 88a 1221554i bk1: 84a 1221553i bk2: 108a 1221539i bk3: 112a 1221419i bk4: 72a 1221776i bk5: 84a 1221597i bk6: 76a 1221587i bk7: 80a 1221459i bk8: 116a 1221505i bk9: 116a 1221449i bk10: 104a 1221392i bk11: 84a 1221422i bk12: 60a 1221668i bk13: 76a 1221560i bk14: 76a 1221576i bk15: 64a 1221651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0036799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220385 n_act=122 n_pre=106 n_req=454 n_rd=1304 n_write=128 bw_util=0.002344
n_activity=8469 dram_eff=0.3382
bk0: 88a 1221622i bk1: 80a 1221606i bk2: 96a 1221608i bk3: 92a 1221559i bk4: 80a 1221755i bk5: 80a 1221647i bk6: 92a 1221592i bk7: 92a 1221475i bk8: 124a 1221352i bk9: 116a 1221335i bk10: 60a 1221616i bk11: 76a 1221501i bk12: 44a 1221738i bk13: 68a 1221589i bk14: 60a 1221635i bk15: 56a 1221666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0034295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220345 n_act=123 n_pre=107 n_req=459 n_rd=1348 n_write=122 bw_util=0.002406
n_activity=8953 dram_eff=0.3284
bk0: 84a 1221558i bk1: 68a 1221668i bk2: 96a 1221631i bk3: 100a 1221508i bk4: 84a 1221678i bk5: 84a 1221663i bk6: 100a 1221525i bk7: 108a 1221457i bk8: 104a 1221472i bk9: 116a 1221455i bk10: 56a 1221610i bk11: 52a 1221672i bk12: 72a 1221596i bk13: 56a 1221695i bk14: 92a 1221470i bk15: 76a 1221542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00349087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220476 n_act=107 n_pre=91 n_req=429 n_rd=1256 n_write=115 bw_util=0.002244
n_activity=7886 dram_eff=0.3477
bk0: 76a 1221688i bk1: 60a 1221646i bk2: 92a 1221690i bk3: 108a 1221487i bk4: 72a 1221796i bk5: 80a 1221629i bk6: 96a 1221500i bk7: 92a 1221499i bk8: 120a 1221499i bk9: 112a 1221399i bk10: 64a 1221617i bk11: 36a 1221780i bk12: 64a 1221683i bk13: 64a 1221626i bk14: 64a 1221657i bk15: 56a 1221697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0032241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220375 n_act=124 n_pre=108 n_req=457 n_rd=1308 n_write=130 bw_util=0.002353
n_activity=8682 dram_eff=0.3313
bk0: 60a 1221689i bk1: 76a 1221567i bk2: 92a 1221675i bk3: 92a 1221595i bk4: 80a 1221654i bk5: 72a 1221646i bk6: 84a 1221565i bk7: 100a 1221501i bk8: 132a 1221230i bk9: 128a 1221276i bk10: 64a 1221551i bk11: 72a 1221551i bk12: 60a 1221702i bk13: 60a 1221725i bk14: 56a 1221675i bk15: 80a 1221548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00338531
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220380 n_act=121 n_pre=105 n_req=452 n_rd=1316 n_write=123 bw_util=0.002355
n_activity=8677 dram_eff=0.3317
bk0: 68a 1221669i bk1: 84a 1221533i bk2: 104a 1221536i bk3: 100a 1221508i bk4: 68a 1221776i bk5: 72a 1221675i bk6: 96a 1221552i bk7: 92a 1221439i bk8: 116a 1221485i bk9: 128a 1221343i bk10: 80a 1221553i bk11: 60a 1221661i bk12: 68a 1221674i bk13: 64a 1221629i bk14: 56a 1221663i bk15: 60a 1221648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00307272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220398 n_act=127 n_pre=111 n_req=446 n_rd=1284 n_write=125 bw_util=0.002306
n_activity=8900 dram_eff=0.3166
bk0: 72a 1221625i bk1: 88a 1221565i bk2: 84a 1221765i bk3: 100a 1221457i bk4: 76a 1221720i bk5: 72a 1221618i bk6: 96a 1221449i bk7: 92a 1221412i bk8: 112a 1221478i bk9: 104a 1221501i bk10: 48a 1221740i bk11: 60a 1221672i bk12: 56a 1221682i bk13: 84a 1221432i bk14: 76a 1221482i bk15: 64a 1221586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00445401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220390 n_act=129 n_pre=113 n_req=444 n_rd=1292 n_write=121 bw_util=0.002313
n_activity=8513 dram_eff=0.332
bk0: 92a 1221559i bk1: 76a 1221588i bk2: 96a 1221639i bk3: 96a 1221545i bk4: 68a 1221754i bk5: 80a 1221599i bk6: 84a 1221602i bk7: 100a 1221376i bk8: 112a 1221367i bk9: 116a 1221353i bk10: 64a 1221600i bk11: 72a 1221578i bk12: 52a 1221663i bk13: 76a 1221617i bk14: 60a 1221652i bk15: 48a 1221690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00415451
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1222045 n_nop=1220337 n_act=132 n_pre=116 n_req=455 n_rd=1340 n_write=120 bw_util=0.002389
n_activity=8855 dram_eff=0.3298
bk0: 76a 1221655i bk1: 76a 1221620i bk2: 92a 1221713i bk3: 88a 1221571i bk4: 88a 1221683i bk5: 88a 1221540i bk6: 100a 1221308i bk7: 84a 1221478i bk8: 132a 1221250i bk9: 120a 1221296i bk10: 60a 1221641i bk11: 56a 1221657i bk12: 84a 1221509i bk13: 76a 1221597i bk14: 60a 1221645i bk15: 60a 1221665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00414306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1576, Miss = 167, Miss_rate = 0.106, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 1535, Miss = 165, Miss_rate = 0.107, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1519, Miss = 162, Miss_rate = 0.107, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 1374, Miss = 152, Miss_rate = 0.111, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[13]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 1691, Miss = 155, Miss_rate = 0.092, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 1436, Miss = 166, Miss_rate = 0.116, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 1670, Miss = 173, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3207
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4655
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9246
	minimum = 6
	maximum = 24
Network latency average = 6.92253
	minimum = 6
	maximum = 24
Slowest packet = 34120
Flit latency average = 6.41044
	minimum = 6
	maximum = 23
Slowest flit = 51518
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00106935
	minimum = 0.000543903 (at node 24)
	maximum = 0.00158886 (at node 48)
Accepted packet rate average = 0.00106935
	minimum = 0.000543903 (at node 24)
	maximum = 0.00158886 (at node 48)
Injected flit rate average = 0.00162185
	minimum = 0.000649387 (at node 24)
	maximum = 0.00290741 (at node 48)
Accepted flit rate average= 0.00162185
	minimum = 0.000982322 (at node 24)
	maximum = 0.00264535 (at node 14)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.7085 (7 samples)
	minimum = 6 (7 samples)
	maximum = 104.429 (7 samples)
Network latency average = 12.1163 (7 samples)
	minimum = 6 (7 samples)
	maximum = 66.1429 (7 samples)
Flit latency average = 11.7663 (7 samples)
	minimum = 6 (7 samples)
	maximum = 65.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0149193 (7 samples)
	minimum = 0.0108933 (7 samples)
	maximum = 0.0340535 (7 samples)
Accepted packet rate average = 0.0149193 (7 samples)
	minimum = 0.0108933 (7 samples)
	maximum = 0.0340535 (7 samples)
Injected flit rate average = 0.0225063 (7 samples)
	minimum = 0.0115414 (7 samples)
	maximum = 0.0518019 (7 samples)
Accepted flit rate average = 0.0225063 (7 samples)
	minimum = 0.016894 (7 samples)
	maximum = 0.0566503 (7 samples)
Injected packet size average = 1.50854 (7 samples)
Accepted packet size average = 1.50854 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 26 sec (1466 sec)
gpgpu_simulation_rate = 5720 (inst/sec)
gpgpu_simulation_rate = 1521 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 42443
gpu_sim_insn = 1132352
gpu_ipc =      26.6794
gpu_tot_sim_cycle = 2495527
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.8140
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8313
partiton_reqs_in_parallel = 933746
partiton_reqs_in_parallel_total    = 14478702
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.1760
partiton_reqs_in_parallel_util = 933746
partiton_reqs_in_parallel_util_total    = 14478702
gpu_sim_cycle_parition_util = 42443
gpu_tot_sim_cycle_parition_util    = 658132
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =      15.2394 GB/Sec
L2_BW_total  =       1.5026 GB/Sec
gpu_total_sim_rate=5878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
277, 277, 276, 292, 261, 277, 291, 262, 277, 307, 292, 277, 292, 433, 277, 277, 191, 191, 191, 191, 399, 414, 191, 191, 206, 206, 309, 176, 191, 191, 176, 191, 197, 212, 212, 212, 227, 383, 212, 197, 197, 212, 197, 420, 197, 212, 212, 227, 191, 191, 191, 191, 176, 191, 466, 298, 373, 191, 191, 206, 176, 176, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 44567
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38885
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 796
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99076	W0_Idle:7407973	W0_Scoreboard:12312736	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 115 
maxdqlatency = 0 
maxmflatency = 197788 
averagemflatency = 2162 
max_icnt2mem_latency = 197536 
max_icnt2sh_latency = 2495526 
mrq_lat_table:3706 	109 	140 	545 	179 	230 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31385 	4395 	10 	14 	573 	415 	1521 	508 	319 	113 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22810 	759 	592 	827 	9946 	995 	29 	0 	17 	571 	415 	1520 	508 	319 	113 	141 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23787 	2926 	1684 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	5692 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	542 	20 	0 	5 	11 	18 	30 	37 	40 	19 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         4        16        16        16        16        15        11        12         6        12        12         6         4        16        16 
dram[1]:         6         4        16        16        16        16        13        11         8         6         6        16         8        12         2         6 
dram[2]:         8         4        16        16        16        16        15        12         9        12        10        10        19         6        13        16 
dram[3]:         6         8        16        16        17        16        14        14         8         5         8         8        12        18        12         4 
dram[4]:        22         4        16        16        16        16        12        10         6        10         8         4        18        17         6        12 
dram[5]:        12         4        16        16        16        16        11        15         5         5        10        10        16        14        10        14 
dram[6]:         4        19        16        16        17        16        10        13        12        16         4         6         2         4         6        16 
dram[7]:         5        12        16        16        16        18        16        11        12         6        12         6        14        10        12        10 
dram[8]:         8        11        16        16        17        16        10        12         8        10         6        18        16        15         8        12 
dram[9]:        17         8        16        16        17        16        13        10         6        12         6        16        12        10        16         6 
dram[10]:        14         6        16        16        16        16        13        13         4         6        10         4         8        14        10        13 
maximum service time to same row:
dram[0]:    243519      4580    247119      4585     51327     53784     62507     62893    226009    159862     39678    187506     90432      6744    192979    187287 
dram[1]:      4580      4584     68221     69908     11513    126864     23141    127194     49316    144372     15283    159896     97343    191253    118965     11086 
dram[2]:    189190     94465    160366      4587     11529    124269    220862     89934    218791    288456    189892    124470    154730     31417     94560    162238 
dram[3]:     93613     90904    260083     23283     11535    121888      1266     15091    116548    141215    191212    189553     39074     92819    258516     82997 
dram[4]:     32306     82453     35071    125295    110450     11533      2442    140103     65803     98530    275949     15252    115396    278789    127050    135584 
dram[5]:      4580    126147      4592      4605     11527    203255     94629    105198     82477    140570     67473    166473    195053    162913    177928    176022 
dram[6]:      5694     94913    232584    253258    202431     57806    127674      1418    205632     48061     70218     73972     14047      4616    105071    140673 
dram[7]:    191764    118401    183438     13034     72608     11528     64576     96049    253915    207367    132157     83861    175757    177894    162524    194621 
dram[8]:     76457    186294      4612    104909     11512     80166    125728     62642    240275    131421    186421    149695    180850     63533    143275    140671 
dram[9]:    115739      4581      4617     79357    116904     11518     44700      4094    135129    295699    131577    197650    236186     85965    188567     86642 
dram[10]:     80137     32683      4605      6301     36795     97325    197711    241689    145292    231403      3357    123835    141607    253278      3216     98989 
average row accesses per activate:
dram[0]:  3.300000  5.166667  5.000000  6.400000  5.500000  6.333333  5.000000  3.222222  2.846154  2.625000  2.555556  4.285714  2.777778  5.500000  4.714286  3.555556 
dram[1]:  2.545455  5.250000 15.000000  5.600000  8.500000  4.750000  4.000000  2.875000  2.375000  2.714286  4.200000  4.857143  3.500000  9.666667  4.333333  4.125000 
dram[2]:  5.142857  4.571429  4.125000  4.250000  6.000000  4.200000  4.000000  3.000000  3.800000  3.250000  3.333333  2.538461  4.166667  4.000000  4.250000  3.250000 
dram[3]:  5.666667  5.500000  3.375000  5.600000  5.250000  4.000000  5.400000  3.857143  3.000000  2.176471  4.333333  2.909091  3.800000  4.285714  3.125000  3.285714 
dram[4]:  5.500000  5.600000  4.666667  6.200000  3.500000  7.000000  4.285714  4.571429  2.214286  3.636364  1.909091  2.750000  3.750000  5.200000  3.600000  2.636364 
dram[5]:  7.750000  3.285714  6.500000  4.428571  9.000000  5.000000  3.625000  3.857143  3.636364  2.785714  3.375000  3.000000  4.333333  3.857143  3.857143  3.833333 
dram[6]:  3.142857  5.166667  3.857143  4.333333  4.200000  6.000000  3.125000  5.000000  2.421053  3.214286  2.181818  4.000000  5.200000  6.750000  3.428571  4.125000 
dram[7]:  4.500000  4.125000  4.714286  6.200000  8.500000 10.000000  5.000000  2.500000  3.636364  2.411765  3.444444  3.000000  4.833333  2.875000  3.000000  3.000000 
dram[8]:  4.833333  6.166667  8.333333  3.750000  6.666667  6.000000  2.700000  3.111111  2.692308  3.181818  2.714286  3.571429  4.142857  2.750000  2.500000  2.600000 
dram[9]:  4.500000  5.000000  4.833333  4.000000  9.000000  5.000000  4.800000  2.636364  2.055556  2.562500  2.300000  3.875000  3.142857  3.750000  4.333333  2.857143 
dram[10]:  4.666667  4.000000  6.500000  6.750000  4.400000  4.400000  2.416667  3.285714  2.150000  2.411765  4.333333  3.428571  2.583333  4.428571  3.714286  4.666667 
average row locality = 4976/1342 = 3.707899
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        22        19        28        25        22        19        18        25        27        30        15        18        17        12        18        20 
dram[1]:        19        13        23        23        17        19        21        21        28        30        12        20        12        15        15        21 
dram[2]:        22        21        27        28        18        21        19        20        29        29        26        21        15        19        19        16 
dram[3]:        22        20        24        23        20        20        23        23        31        29        15        19        11        17        15        14 
dram[4]:        21        17        24        25        21        21        25        27        26        29        14        13        18        14        23        19 
dram[5]:        19        15        23        27        18        20        24        23        30        28        16         9        16        16        16        14 
dram[6]:        15        19        23        23        20        18        21        25        33        32        16        18        15        15        14        20 
dram[7]:        17        21        26        25        17        18        24        23        29        32        20        15        17        16        14        15 
dram[8]:        18        22        21        25        19        18        24        23        28        26        12        15        14        21        19        16 
dram[9]:        23        19        24        24        17        20        21        25        28        29        16        18        13        19        15        12 
dram[10]:        19        19        23        22        22        22        25        21        33        30        15        14        21        19        15        15 
total reads: 3606
bank skew: 33/9 = 3.67
chip skew: 350/309 = 1.13
number of total write accesses:
dram[0]:        11        12         7         7         0         0         2         4        10        12         8        12         8        10        15        12 
dram[1]:         9         8         7         5         0         0         3         2        10         8         9        14         9        14        11        12 
dram[2]:        14        11         6         6         0         0         1         4         9        10        14        12        10        13        15        10 
dram[3]:        12        13         3         5         1         0         4         4        14         8        11        13         8        13        10         9 
dram[4]:        12        11         4         6         0         0         5         5         5        11         7         9        12        12        13        10 
dram[5]:        12         8         3         4         0         0         5         4        10        11        11         6        10        11        11         9 
dram[6]:         7        12         4         3         1         0         4         5        13        13         8        14        11        12        10        13 
dram[7]:        10        12         7         6         0         2         6         2        11         9        11         9        12         7        10         9 
dram[8]:        11        15         4         5         1         0         3         5         7         9         7        10        15        12        11        10 
dram[9]:        13        11         5         4         1         0         3         4         9        12         7        13         9        11        11         8 
dram[10]:         9         9         3         5         0         0         4         2        10        11        11        10        10        12        11        13 
total reads: 1370
min_bank_accesses = 0!
chip skew: 135/115 = 1.17
average mf latency per bank:
dram[0]:      22170      4745     42445     46596     34119     19430      6854      3374       979       909     16193     11249     20674     16648     19823     23972
dram[1]:       5912      6300     52231     60201     29643     44803      3224      6915       892      4906     17101     10248     17781     13220      6509     50612
dram[2]:      15134     11609     44914     38131     28232     31138      3307      5222      6563       706     31964     28074      8370     13829     23883     32775
dram[3]:      17970     18163     48728     50528     19700     29973      5625      3885      4060      6283       555      8446      3137      3831     28211     40652
dram[4]:      21892      5744     56814     53078     22364     38451      2222     12655      3228      6965      1265       479      8201       498     27723     19576
dram[5]:      23621     21683     58366     51225     33030     21837      5565     11751       877      3104      3985       345      2618      2975      9094     27290
dram[6]:      16036     30058     52218     62348     25500     23845      2980      2173      2038       744      1184     12131      1221       458     19675     24060
dram[7]:       7497     17099     45140     45267     30387     17414      3848     11348       864      3514     20173       619     15336     19243     20551     14616
dram[8]:       8668     11702     63826     54685     24204     28565     10794      3930      7295      1433     18364     21350     17656     21506     12196     26064
dram[9]:      26220      7380     53470     54141     31805     37985      4389      3254      1432       871     22776      6793       418      7341     19769      8646
dram[10]:      17716      6874     60218     57534     14608     22351      5501      2546      4596      3131       565       483     24837     13762       569     16034
maximum mf latency per bank:
dram[0]:     176584     12819     49178     36301    145428     36204     64752     30560       477       475    178857    158454    179183    179184    157048    157793
dram[1]:      13209     13233     36391     36391     36200    142717     20942     93733       473    147671    174000    173598    179303    184386    155304    193813
dram[2]:     176362     93223     49179     36392     36205    127007      9457     48697    106766       362    192207    192208    155462    192318    191342    163245
dram[3]:     108867    176584     36264     36225     36199    127020     91129     31911    145075    147672       358    168448     43974     56967    191351    196205
dram[4]:     155869     19214     36226     36227    101879    163456       501    129572     38770    109371     10661       352    186542       359    178755    163933
dram[5]:     108951    122829     36030     36298    197775     36207     98499    132153       361     62149     69957       360     54357     67353    114175    178787
dram[6]:      90740    179291     36299     36341    197788     64472     19437       477     48992       362      2966    184399     18415       360    153953    163241
dram[7]:      13244    116680     36176     36176     82948     36203     31211    121850       360     69429    194589       363    176200    158451    163241    155946
dram[8]:      72561     93335     36177     35930     36203     80352     93307     41576    109370     23359    197772    184508    181386    184398    156743    152770
dram[9]:     116681     13240     36172     35178    127012    135011     44100     28609     23365       359    171016    197773       364    139876    189099    148861
dram[10]:     152820     13240     35926     36338     46701    119262     98494       490    147651     44899       359       369    194818    184399       363    157231
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299154 n_act=123 n_pre=107 n_req=465 n_rd=1340 n_write=130 bw_util=0.00226
n_activity=8565 dram_eff=0.3433
bk0: 88a 1300273i bk1: 76a 1300390i bk2: 112a 1300323i bk3: 100a 1300290i bk4: 88a 1300469i bk5: 76a 1300421i bk6: 72a 1300440i bk7: 100a 1300158i bk8: 108a 1300255i bk9: 120a 1300157i bk10: 60a 1300437i bk11: 72a 1300397i bk12: 68a 1300430i bk13: 48a 1300561i bk14: 72a 1300415i bk15: 80a 1300356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00378059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299299 n_act=107 n_pre=91 n_req=430 n_rd=1236 n_write=121 bw_util=0.002086
n_activity=7810 dram_eff=0.3475
bk0: 76a 1300332i bk1: 52a 1300540i bk2: 92a 1300516i bk3: 92a 1300355i bk4: 68a 1300598i bk5: 76a 1300427i bk6: 84a 1300340i bk7: 84a 1300260i bk8: 112a 1300200i bk9: 120a 1300194i bk10: 48a 1300551i bk11: 80a 1300347i bk12: 48a 1300542i bk13: 60a 1300524i bk14: 60a 1300495i bk15: 84a 1300371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00325094
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299079 n_act=128 n_pre=112 n_req=485 n_rd=1400 n_write=135 bw_util=0.00236
n_activity=8981 dram_eff=0.3418
bk0: 88a 1300363i bk1: 84a 1300362i bk2: 108a 1300348i bk3: 112a 1300228i bk4: 72a 1300585i bk5: 84a 1300406i bk6: 76a 1300396i bk7: 80a 1300268i bk8: 116a 1300314i bk9: 116a 1300258i bk10: 104a 1300201i bk11: 84a 1300231i bk12: 60a 1300477i bk13: 76a 1300369i bk14: 76a 1300385i bk15: 64a 1300460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00345696
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299194 n_act=122 n_pre=106 n_req=454 n_rd=1304 n_write=128 bw_util=0.002202
n_activity=8469 dram_eff=0.3382
bk0: 88a 1300431i bk1: 80a 1300415i bk2: 96a 1300417i bk3: 92a 1300368i bk4: 80a 1300564i bk5: 80a 1300456i bk6: 92a 1300401i bk7: 92a 1300284i bk8: 124a 1300161i bk9: 116a 1300144i bk10: 60a 1300425i bk11: 76a 1300310i bk12: 44a 1300547i bk13: 68a 1300398i bk14: 60a 1300444i bk15: 56a 1300475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00322173
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299154 n_act=123 n_pre=107 n_req=459 n_rd=1348 n_write=122 bw_util=0.00226
n_activity=8953 dram_eff=0.3284
bk0: 84a 1300367i bk1: 68a 1300477i bk2: 96a 1300440i bk3: 100a 1300317i bk4: 84a 1300487i bk5: 84a 1300472i bk6: 100a 1300334i bk7: 108a 1300266i bk8: 104a 1300281i bk9: 116a 1300264i bk10: 56a 1300419i bk11: 52a 1300481i bk12: 72a 1300405i bk13: 56a 1300504i bk14: 92a 1300279i bk15: 76a 1300351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00327938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299285 n_act=107 n_pre=91 n_req=429 n_rd=1256 n_write=115 bw_util=0.002108
n_activity=7886 dram_eff=0.3477
bk0: 76a 1300497i bk1: 60a 1300455i bk2: 92a 1300499i bk3: 108a 1300296i bk4: 72a 1300605i bk5: 80a 1300438i bk6: 96a 1300309i bk7: 92a 1300308i bk8: 120a 1300308i bk9: 112a 1300208i bk10: 64a 1300426i bk11: 36a 1300589i bk12: 64a 1300492i bk13: 64a 1300435i bk14: 64a 1300466i bk15: 56a 1300506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00302878
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299184 n_act=124 n_pre=108 n_req=457 n_rd=1308 n_write=130 bw_util=0.002211
n_activity=8682 dram_eff=0.3313
bk0: 60a 1300498i bk1: 76a 1300376i bk2: 92a 1300484i bk3: 92a 1300404i bk4: 80a 1300463i bk5: 72a 1300455i bk6: 84a 1300374i bk7: 100a 1300310i bk8: 132a 1300039i bk9: 128a 1300085i bk10: 64a 1300360i bk11: 72a 1300360i bk12: 60a 1300511i bk13: 60a 1300534i bk14: 56a 1300484i bk15: 80a 1300357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00318022
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299189 n_act=121 n_pre=105 n_req=452 n_rd=1316 n_write=123 bw_util=0.002212
n_activity=8677 dram_eff=0.3317
bk0: 68a 1300478i bk1: 84a 1300342i bk2: 104a 1300345i bk3: 100a 1300317i bk4: 68a 1300585i bk5: 72a 1300484i bk6: 96a 1300361i bk7: 92a 1300248i bk8: 116a 1300294i bk9: 128a 1300152i bk10: 80a 1300362i bk11: 60a 1300470i bk12: 68a 1300483i bk13: 64a 1300438i bk14: 56a 1300472i bk15: 60a 1300457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00288657
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299207 n_act=127 n_pre=111 n_req=446 n_rd=1284 n_write=125 bw_util=0.002166
n_activity=8900 dram_eff=0.3166
bk0: 72a 1300434i bk1: 88a 1300374i bk2: 84a 1300574i bk3: 100a 1300266i bk4: 76a 1300529i bk5: 72a 1300427i bk6: 96a 1300258i bk7: 92a 1300221i bk8: 112a 1300287i bk9: 104a 1300310i bk10: 48a 1300549i bk11: 60a 1300481i bk12: 56a 1300491i bk13: 84a 1300241i bk14: 76a 1300291i bk15: 64a 1300395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00418417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299199 n_act=129 n_pre=113 n_req=444 n_rd=1292 n_write=121 bw_util=0.002172
n_activity=8513 dram_eff=0.332
bk0: 92a 1300368i bk1: 76a 1300397i bk2: 96a 1300448i bk3: 96a 1300354i bk4: 68a 1300563i bk5: 80a 1300408i bk6: 84a 1300411i bk7: 100a 1300185i bk8: 112a 1300176i bk9: 116a 1300162i bk10: 64a 1300409i bk11: 72a 1300387i bk12: 52a 1300472i bk13: 76a 1300426i bk14: 60a 1300461i bk15: 48a 1300499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00390282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1300854 n_nop=1299146 n_act=132 n_pre=116 n_req=455 n_rd=1340 n_write=120 bw_util=0.002245
n_activity=8855 dram_eff=0.3298
bk0: 76a 1300464i bk1: 76a 1300429i bk2: 92a 1300522i bk3: 88a 1300380i bk4: 88a 1300492i bk5: 88a 1300349i bk6: 100a 1300117i bk7: 84a 1300287i bk8: 132a 1300059i bk9: 120a 1300105i bk10: 60a 1300450i bk11: 56a 1300466i bk12: 84a 1300318i bk13: 76a 1300406i bk14: 60a 1300454i bk15: 60a 1300474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00389206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1835, Miss = 167, Miss_rate = 0.091, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[1]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[2]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[4]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[6]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[9]: Access = 1806, Miss = 165, Miss_rate = 0.091, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1773, Miss = 162, Miss_rate = 0.091, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 1622, Miss = 152, Miss_rate = 0.094, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[13]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[14]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[15]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 3144, Miss = 155, Miss_rate = 0.049, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[17]: Access = 1697, Miss = 166, Miss_rate = 0.098, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[19]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[20]: Access = 1930, Miss = 173, Miss_rate = 0.090, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[21]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3207
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23273
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.6843
	minimum = 6
	maximum = 505
Network latency average = 31.3016
	minimum = 6
	maximum = 338
Slowest packet = 68079
Flit latency average = 37.9502
	minimum = 6
	maximum = 337
Slowest flit = 106502
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00321568
	minimum = 0.00226191 (at node 15)
	maximum = 0.0171175 (at node 44)
Accepted packet rate average = 0.00321568
	minimum = 0.00226191 (at node 15)
	maximum = 0.0171175 (at node 44)
Injected flit rate average = 0.00482352
	minimum = 0.00376985 (at node 15)
	maximum = 0.0182013 (at node 44)
Accepted flit rate average= 0.00482352
	minimum = 0.00301588 (at node 15)
	maximum = 0.0331511 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7055 (8 samples)
	minimum = 6 (8 samples)
	maximum = 154.5 (8 samples)
Network latency average = 14.5145 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.125 (8 samples)
Flit latency average = 15.0393 (8 samples)
	minimum = 6 (8 samples)
	maximum = 99.375 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0134563 (8 samples)
	minimum = 0.00981439 (8 samples)
	maximum = 0.0319365 (8 samples)
Accepted packet rate average = 0.0134563 (8 samples)
	minimum = 0.00981439 (8 samples)
	maximum = 0.0319365 (8 samples)
Injected flit rate average = 0.0202959 (8 samples)
	minimum = 0.01057 (8 samples)
	maximum = 0.0476018 (8 samples)
Accepted flit rate average = 0.0202959 (8 samples)
	minimum = 0.0151592 (8 samples)
	maximum = 0.0537129 (8 samples)
Injected packet size average = 1.50828 (8 samples)
Accepted packet size average = 1.50828 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 59 sec (1619 sec)
gpgpu_simulation_rate = 5878 (inst/sec)
gpgpu_simulation_rate = 1541 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 830887
gpu_sim_insn = 1536501
gpu_ipc =       1.8492
gpu_tot_sim_cycle = 3553636
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.1107
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8387
partiton_reqs_in_parallel = 18279514
partiton_reqs_in_parallel_total    = 15412448
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.4810
partiton_reqs_in_parallel_util = 18279514
partiton_reqs_in_parallel_util_total    = 15412448
gpu_sim_cycle_parition_util = 830887
gpu_tot_sim_cycle_parition_util    = 700575
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =       8.9588 GB/Sec
L2_BW_total  =       3.1499 GB/Sec
gpu_total_sim_rate=2169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342437
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
534, 300, 495, 589, 284, 300, 641, 444, 534, 330, 315, 548, 538, 772, 300, 496, 838, 423, 655, 567, 679, 460, 786, 605, 252, 252, 355, 393, 657, 408, 222, 445, 365, 378, 510, 343, 250, 706, 357, 454, 364, 235, 469, 443, 220, 235, 235, 250, 359, 385, 214, 214, 199, 437, 489, 321, 515, 214, 214, 229, 199, 370, 463, 411, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 58603
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 796
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107364	W0_Idle:7558339	W0_Scoreboard:50697790	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 136 
maxdqlatency = 0 
maxmflatency = 481858 
averagemflatency = 6516 
max_icnt2mem_latency = 481606 
max_icnt2sh_latency = 3553598 
mrq_lat_table:7475 	173 	223 	970 	380 	367 	118 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105357 	6378 	10 	14 	581 	447 	1556 	564 	430 	382 	938 	1271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	94972 	2373 	690 	827 	12024 	997 	29 	0 	17 	579 	447 	1555 	564 	430 	382 	938 	1271 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	76423 	5973 	2038 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	28186 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1735 	20 	1 	8 	21 	43 	87 	108 	119 	68 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        12        16        16        16        16 
dram[1]:        10        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        10        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14         8        17         8         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        10        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        10        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        10        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        10        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    243519    247472    247119    221423    173954    224147    303739    276531    226009    463688    362094    225173    562674    318308    408990    416801 
dram[1]:    265131    182349    278678    244870    148483    221424    453268    273371    440267    700744    210220    231842    573101    323022    479317    309901 
dram[2]:    216215    190470    273524    164115    222203    174536    269754    294448    316293    448063    284407    224659    580912    229322    302185    525431 
dram[3]:    356882    234416    260083    362757    329756    259915    174864    327740    419410    437639    196964    189553    188067    476715    408986    419406 
dram[4]:    409827    184636    247475    349719    289155    206856    288450    166722    247478    209853    382932    201057    192646    278789    412139    231843 
dram[5]:    276130    143276    283463    224252    137523    211516    354281    128833    512613    419401    264496    224033    226636    162913    323023    323030 
dram[6]:    223256    380325    232584    253258    202431    184956    352632    544985    445456    560072    182141    202966    309996    296094    325623    328243 
dram[7]:    207160    312600    203195    257872    211000    259685    304786    434245    351116    442299    331716    336051    309996    231843    304791    307394 
dram[8]:    190166    213611    327174    250519     98989    189899    299577    307171    260504    530853    186421    218822    277265    191284    168193    385030 
dram[9]:    328677    256113    386192     83918    223061    187556    562680    258291    192355    425634    202628    228693    236186    282413    408990    170089 
dram[10]:    474390    317809    224026    112016    293037    207543    239659    424613    487550    269596    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  3.000000  3.235294  2.833333  3.571429  3.100000  2.769231  2.722222  2.937500  2.782609  3.043478  3.050000  3.470588  3.166667  3.615385  3.277778  2.518518 
dram[1]:  2.363636  3.388889  4.300000  3.071429  3.500000  3.700000  2.470588  2.764706  2.913043  3.285714  3.333333  3.647059  3.533333  3.933333  3.263158  3.000000 
dram[2]:  3.150000  3.000000  2.947368  2.850000  3.400000  2.750000  2.941176  2.933333  4.125000  3.300000  3.000000  2.521739  3.388889  3.045455  3.200000  2.650000 
dram[3]:  3.238095  3.157895  2.882353  3.153846  3.500000  3.555556  2.722222  2.823529  2.826087  2.708333  3.200000  2.695652  3.100000  4.000000  2.652174  3.055556 
dram[4]:  3.800000  3.333333  3.133333  3.176471  2.846154  3.166667  2.933333  3.333333  2.961539  3.200000  2.857143  3.000000  3.000000  3.100000  3.250000  2.000000 
dram[5]:  4.214286  2.708333  4.000000  3.642857  4.125000  2.642857  2.733333  2.687500  3.777778  3.000000  3.166667  3.105263  2.913043  3.117647  3.157895  3.333333 
dram[6]:  2.869565  3.588235  2.611111  2.833333  2.600000  3.090909  3.062500  3.538461  2.481482  3.150000  2.695652  2.625000  3.333333  3.235294  3.105263  3.045455 
dram[7]:  2.952381  2.952381  3.125000  3.833333  2.750000  3.600000  3.615385  2.315789  3.611111  2.708333  3.157895  2.681818  2.857143  3.250000  2.608696  2.608696 
dram[8]:  3.411765  3.533333  3.428571  2.736842  3.222222  2.571429  2.190476  2.578947  2.760000  3.238095  3.454545  3.150000  3.650000  2.555556  2.423077  2.107143 
dram[9]:  3.000000  3.210526  2.888889  3.312500  3.500000  3.090909  2.368421  2.705882  2.379310  2.782609  2.681818  3.050000  2.904762  2.652174  3.250000  2.407408 
dram[10]:  3.529412  2.909091  3.000000  3.461539  2.642857  2.615385  2.190476  2.588235  2.571429  2.560000  4.200000  2.772727  2.869565  2.950000  2.772727  3.375000 
average row locality = 9710/3239 = 2.997839
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        39        42        41        31        36        41        41        48        53        43        41        41        32        41        52 
dram[1]:        36        46        35        35        28        37        37        42        51        50        43        46        36        42        44        49 
dram[2]:        44        44        48        48        34        33        45        37        50        50        47        41        44        51        47        37 
dram[3]:        46        45        42        34        34        32        43        41        49        48        48        46        46        40        44        39 
dram[4]:        41        42        39        47        37        38        38        44        60        64        44        43        44        45        48        41 
dram[5]:        42        48        41        44        33        37        35        36        52        50        40        42        51        37        44        44 
dram[6]:        48        36        40        43        38        34        43        40        51        47        46        46        44        39        43        51 
dram[7]:        45        46        43        39        33        34        40        38        49        50        44        43        43        48        43        44 
dram[8]:        41        36        42        45        28        36        40        43        51        52        58        47        50        52        46        43 
dram[9]:        43        45        45        46        34        34        39        40        52        48        42        44        45        45        48        49 
dram[10]:        44        48        41        38        37        34        40        38        56        47        45        45        50        43        45        37 
total reads: 7564
bank skew: 64/28 = 2.29
chip skew: 715/657 = 1.09
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        15        18        16 
dram[1]:        16        15         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        15         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        15        16        16        17        17        17        16 
dram[8]:        17        17         6         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2146
min_bank_accesses = 0!
chip skew: 202/190 = 1.06
average mf latency per bank:
dram[0]:     110132    124590     70201     94908    244904    302199     49261     58839     23822     34054     54037     36789     71971     47181    102238     88564
dram[1]:      25336    121815     75936     86920    286438    256754     34062     91035      9902      9807     29077     53481     85402    125331     69111    103485
dram[2]:      76576     59072     65953    115446    331430    248231     94654     57827     42653     15355     32114     63371     66318     65710    111427     91180
dram[3]:      72518     67442     90161     70856    273734    312795     81359     28317     23964     24914     58401     40848     74555     85937     73456    106384
dram[4]:      95450    103486    101537    134237    217023    305045     58791     98326     28576     47370     18100     50979     62884     53153     56054     60818
dram[5]:      97178     91650    101744    122232    236826    214453     61997     44913     14486     17932     38458     54309     84422     28001     89282     69631
dram[6]:      66343     82000    106126    108875    214553    227979     72474     38712     19333     28106     22010     46596     75882     64249    102013     96600
dram[7]:      60679    106357    116931     80435    288538    189828     41158     16830     33886     30260     27397     48966     68475     69681     82318    105048
dram[8]:      45932     75480    170101    135360    232505    226790     38660     58443     39919     10630     34341     48532     76901     84939     68309     63019
dram[9]:      78206     83228    124063    103342    292808    275598     40986     17003     23882     36722     20783     37330     76895     81766     76595     60648
dram[10]:      52450     44030    129773    109450    144383    228844     56344     65676     38505     22318     21030     54708     53771     66032     86410     62492
maximum mf latency per bank:
dram[0]:     479020    479134    439008    456924    469926    469914    451961    454561    332875    338230    444228    479142    471273    423303    446775    400100
dram[1]:     476526    479133    379685    433869    469900    473925    291208    454565    151015    151015    358878    479136    420867    471314    426054    446848
dram[2]:     468675    476532    431174    457146    469336    469323    451965    449446    338349    314670    215775    481719    423389    473888    426055    413087
dram[3]:     397438    466075    457165    433796    469316    469296    449447    449447    332889    314676    481707    481708    473888    407944    348651    426065
dram[4]:     410503    468693    426761    438997    476500    473901    451955    451956    481725    374670    335500    479130    353831    402730    413073    351076
dram[5]:     408518    479145    431206    441663    468752    476515    413410    301745    262695    314677    479130    479114    471289    366850    426026    413098
dram[6]:     479145    394468    433811    441662    467712    467705    451977    317244    293850    374674    366682    481727    473902    423434    425651    415620
dram[7]:     463612    479130    439062    441659    473917    467675    452005    200531    374661    374663    479126    479127    473903    471290    415624    446803
dram[8]:     479117    463462    438830    441641    466684    473904    317291    454442    481727    171467    366702    481858    420822    471287    446845    379897
dram[9]:     410180    468672    441602    441653    476491    466643    413408    205379    332905    382320    348508    418280    471288    420815    426007    400136
dram[10]:     405943    476529    439018    457093    413930    463499    454559    454560    338232    293776    418280    444233    420871    471272    446800    400149
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840240 n_act=289 n_pre=273 n_req=873 n_rd=2684 n_write=202 bw_util=0.00203
n_activity=16848 dram_eff=0.3426
bk0: 196a 2842425i bk1: 156a 2842571i bk2: 168a 2842652i bk3: 164a 2842666i bk4: 124a 2843058i bk5: 144a 2842774i bk6: 164a 2842584i bk7: 164a 2842493i bk8: 192a 2842446i bk9: 212a 2842426i bk10: 172a 2842567i bk11: 164a 2842582i bk12: 164a 2842623i bk13: 128a 2842874i bk14: 164a 2842679i bk15: 208a 2842275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840350 n_act=266 n_pre=250 n_req=851 n_rd=2628 n_write=194 bw_util=0.001985
n_activity=16331 dram_eff=0.3456
bk0: 144a 2842649i bk1: 184a 2842637i bk2: 140a 2842976i bk3: 140a 2842737i bk4: 112a 2843151i bk5: 148a 2842914i bk6: 148a 2842671i bk7: 168a 2842644i bk8: 204a 2842563i bk9: 200a 2842552i bk10: 172a 2842672i bk11: 184a 2842631i bk12: 144a 2842703i bk13: 168a 2842674i bk14: 176a 2842652i bk15: 196a 2842503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00207055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840123 n_act=293 n_pre=277 n_req=895 n_rd=2800 n_write=195 bw_util=0.002106
n_activity=17242 dram_eff=0.3474
bk0: 176a 2842623i bk1: 176a 2842543i bk2: 192a 2842562i bk3: 192a 2842385i bk4: 136a 2843058i bk5: 132a 2842823i bk6: 180a 2842482i bk7: 148a 2842511i bk8: 200a 2842548i bk9: 200a 2842366i bk10: 188a 2842544i bk11: 164a 2842527i bk12: 176a 2842587i bk13: 204a 2842460i bk14: 188a 2842612i bk15: 148a 2842744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00264164
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840223 n_act=289 n_pre=273 n_req=872 n_rd=2708 n_write=195 bw_util=0.002042
n_activity=16610 dram_eff=0.3495
bk0: 184a 2842570i bk1: 180a 2842609i bk2: 168a 2842647i bk3: 136a 2842725i bk4: 136a 2842975i bk5: 128a 2842965i bk6: 172a 2842664i bk7: 164a 2842633i bk8: 196a 2842520i bk9: 192a 2842411i bk10: 192a 2842368i bk11: 184a 2842385i bk12: 184a 2842586i bk13: 160a 2842556i bk14: 176a 2842407i bk15: 156a 2842540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00264621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840048 n_act=301 n_pre=285 n_req=909 n_rd=2860 n_write=194 bw_util=0.002148
n_activity=18067 dram_eff=0.3381
bk0: 164a 2842687i bk1: 168a 2842657i bk2: 156a 2842725i bk3: 188a 2842491i bk4: 148a 2842898i bk5: 152a 2842817i bk6: 152a 2842671i bk7: 176a 2842634i bk8: 240a 2842149i bk9: 256a 2842285i bk10: 176a 2842464i bk11: 172a 2842514i bk12: 176a 2842538i bk13: 180a 2842302i bk14: 192a 2842462i bk15: 164a 2842391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00258537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840267 n_act=271 n_pre=255 n_req=867 n_rd=2704 n_write=191 bw_util=0.002036
n_activity=16529 dram_eff=0.3503
bk0: 168a 2842842i bk1: 192a 2842362i bk2: 164a 2842726i bk3: 176a 2842667i bk4: 132a 2842979i bk5: 148a 2842812i bk6: 140a 2842736i bk7: 144a 2842637i bk8: 208a 2842585i bk9: 200a 2842320i bk10: 160a 2842584i bk11: 168a 2842508i bk12: 204a 2842349i bk13: 148a 2842517i bk14: 176a 2842554i bk15: 176a 2842461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00285088
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840146 n_act=301 n_pre=285 n_req=889 n_rd=2756 n_write=200 bw_util=0.002079
n_activity=17375 dram_eff=0.3403
bk0: 192a 2842380i bk1: 144a 2842659i bk2: 160a 2842730i bk3: 172a 2842457i bk4: 152a 2842817i bk5: 136a 2842865i bk6: 172a 2842519i bk7: 160a 2842554i bk8: 204a 2842205i bk9: 188a 2842314i bk10: 184a 2842327i bk11: 184a 2842387i bk12: 176a 2842551i bk13: 156a 2842497i bk14: 172a 2842601i bk15: 204a 2842295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00301897
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840196 n_act=294 n_pre=278 n_req=874 n_rd=2728 n_write=192 bw_util=0.002054
n_activity=17134 dram_eff=0.3408
bk0: 180a 2842584i bk1: 184a 2842379i bk2: 172a 2842611i bk3: 156a 2842664i bk4: 132a 2842927i bk5: 136a 2842749i bk6: 160a 2842693i bk7: 152a 2842509i bk8: 196a 2842543i bk9: 200a 2842349i bk10: 176a 2842613i bk11: 172a 2842478i bk12: 172a 2842471i bk13: 192a 2842299i bk14: 172a 2842389i bk15: 176a 2842473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00240111
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840029 n_act=317 n_pre=301 n_req=911 n_rd=2840 n_write=201 bw_util=0.002139
n_activity=18382 dram_eff=0.3309
bk0: 164a 2842671i bk1: 144a 2842803i bk2: 168a 2842910i bk3: 180a 2842485i bk4: 112a 2843032i bk5: 144a 2842728i bk6: 160a 2842596i bk7: 172a 2842528i bk8: 204a 2842309i bk9: 208a 2842314i bk10: 232a 2842336i bk11: 188a 2842491i bk12: 200a 2842367i bk13: 208a 2842061i bk14: 184a 2842383i bk15: 172a 2842366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00325106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840086 n_act=315 n_pre=299 n_req=891 n_rd=2796 n_write=192 bw_util=0.002101
n_activity=17683 dram_eff=0.338
bk0: 172a 2842583i bk1: 180a 2842527i bk2: 180a 2842677i bk3: 184a 2842618i bk4: 136a 2842935i bk5: 136a 2842683i bk6: 156a 2842584i bk7: 160a 2842509i bk8: 208a 2842232i bk9: 192a 2842266i bk10: 168a 2842450i bk11: 176a 2842399i bk12: 180a 2842401i bk13: 180a 2842341i bk14: 192a 2842491i bk15: 196a 2842369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00364738
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843688 n_nop=2840154 n_act=304 n_pre=288 n_req=878 n_rd=2752 n_write=190 bw_util=0.002069
n_activity=17146 dram_eff=0.3432
bk0: 176a 2842583i bk1: 192a 2842450i bk2: 164a 2842742i bk3: 152a 2842666i bk4: 148a 2842849i bk5: 136a 2842704i bk6: 160a 2842402i bk7: 152a 2842524i bk8: 224a 2842288i bk9: 188a 2842342i bk10: 180a 2842659i bk11: 180a 2842455i bk12: 200a 2842292i bk13: 172a 2842431i bk14: 180a 2842448i bk15: 148a 2842604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00262265

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5319, Miss = 336, Miss_rate = 0.063, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 5502, Miss = 364, Miss_rate = 0.066, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 5465, Miss = 338, Miss_rate = 0.062, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 5011, Miss = 338, Miss_rate = 0.067, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[12]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[13]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[16]: Access = 6836, Miss = 356, Miss_rate = 0.052, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5294, Miss = 354, Miss_rate = 0.067, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[20]: Access = 5497, Miss = 358, Miss_rate = 0.065, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3282
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73268
	minimum = 6
	maximum = 64
Network latency average = 7.68673
	minimum = 6
	maximum = 64
Slowest packet = 188798
Flit latency average = 7.19666
	minimum = 6
	maximum = 63
Slowest flit = 292036
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00189037
	minimum = 0.00121376 (at node 11)
	maximum = 0.00232884 (at node 6)
Accepted packet rate average = 0.00189037
	minimum = 0.00121376 (at node 11)
	maximum = 0.00232884 (at node 6)
Injected flit rate average = 0.00297097
	minimum = 0.00155376 (at node 11)
	maximum = 0.00424126 (at node 47)
Accepted flit rate average= 0.00297097
	minimum = 0.00226866 (at node 11)
	maximum = 0.00432972 (at node 6)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2641 (9 samples)
	minimum = 6 (9 samples)
	maximum = 144.444 (9 samples)
Network latency average = 13.7558 (9 samples)
	minimum = 6 (9 samples)
	maximum = 96.1111 (9 samples)
Flit latency average = 14.1679 (9 samples)
	minimum = 6 (9 samples)
	maximum = 95.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0121712 (9 samples)
	minimum = 0.00885877 (9 samples)
	maximum = 0.0286467 (9 samples)
Accepted packet rate average = 0.0121712 (9 samples)
	minimum = 0.00885877 (9 samples)
	maximum = 0.0286467 (9 samples)
Injected flit rate average = 0.0183709 (9 samples)
	minimum = 0.00956818 (9 samples)
	maximum = 0.042784 (9 samples)
Accepted flit rate average = 0.0183709 (9 samples)
	minimum = 0.0137269 (9 samples)
	maximum = 0.0482259 (9 samples)
Injected packet size average = 1.50937 (9 samples)
Accepted packet size average = 1.50937 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 55 sec (5095 sec)
gpgpu_simulation_rate = 2169 (inst/sec)
gpgpu_simulation_rate = 697 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37244
gpu_sim_insn = 1211812
gpu_ipc =      32.5371
gpu_tot_sim_cycle = 3813030
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.2169
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 202
gpu_stall_icnt2sh    = 8388
partiton_reqs_in_parallel = 819368
partiton_reqs_in_parallel_total    = 33691962
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.0509
partiton_reqs_in_parallel_util = 819368
partiton_reqs_in_parallel_util_total    = 33691962
gpu_sim_cycle_parition_util = 37244
gpu_tot_sim_cycle_parition_util    = 1531462
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.8770 GB/Sec
L2_BW_total  =       3.1884 GB/Sec
gpu_total_sim_rate=2348

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373067
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
642, 408, 603, 697, 392, 408, 749, 552, 642, 438, 408, 656, 646, 880, 408, 604, 874, 459, 691, 603, 715, 496, 822, 641, 288, 288, 391, 429, 693, 444, 258, 481, 401, 414, 546, 379, 286, 742, 393, 490, 400, 271, 505, 479, 256, 271, 271, 286, 395, 421, 250, 250, 235, 473, 525, 357, 551, 250, 250, 265, 235, 406, 499, 447, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 122672
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116637
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1149
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:203754	W0_Idle:9277816	W0_Scoreboard:50714249	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 136 
maxdqlatency = 0 
maxmflatency = 481858 
averagemflatency = 6240 
max_icnt2mem_latency = 481606 
max_icnt2sh_latency = 3813029 
mrq_lat_table:7475 	173 	223 	970 	380 	367 	118 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112517 	7609 	10 	58 	696 	669 	1939 	1406 	601 	382 	938 	1271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	97238 	2866 	828 	1513 	15375 	2451 	32 	0 	64 	696 	664 	1938 	1429 	578 	382 	938 	1271 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78098 	6346 	2038 	199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	36306 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1744 	22 	1 	8 	21 	45 	90 	116 	119 	68 	44 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        12        16        16        16        16 
dram[1]:        10        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        10        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14         8        17         8         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        10        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        10        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        10        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        10        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    243519    247472    247119    221423    173954    224147    303739    276531    226009    463688    362094    225173    562674    318308    408990    416801 
dram[1]:    265131    182349    278678    244870    148483    221424    453268    273371    440267    700744    210220    231842    573101    323022    479317    309901 
dram[2]:    216215    190470    273524    164115    222203    174536    269754    294448    316293    448063    284407    224659    580912    229322    302185    525431 
dram[3]:    356882    234416    260083    362757    329756    259915    174864    327740    419410    437639    196964    189553    188067    476715    408986    419406 
dram[4]:    409827    184636    247475    349719    289155    206856    288450    166722    247478    209853    382932    201057    192646    278789    412139    231843 
dram[5]:    276130    143276    283463    224252    137523    211516    354281    128833    512613    419401    264496    224033    226636    162913    323023    323030 
dram[6]:    223256    380325    232584    253258    202431    184956    352632    544985    445456    560072    182141    202966    309996    296094    325623    328243 
dram[7]:    207160    312600    203195    257872    211000    259685    304786    434245    351116    442299    331716    336051    309996    231843    304791    307394 
dram[8]:    190166    213611    327174    250519     98989    189899    299577    307171    260504    530853    186421    218822    277265    191284    168193    385030 
dram[9]:    328677    256113    386192     83918    223061    187556    562680    258291    192355    425634    202628    228693    236186    282413    408990    170089 
dram[10]:    474390    317809    224026    112016    293037    207543    239659    424613    487550    269596    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  3.000000  3.235294  2.833333  3.571429  3.100000  2.769231  2.722222  2.937500  2.782609  3.043478  3.050000  3.470588  3.166667  3.615385  3.277778  2.518518 
dram[1]:  2.363636  3.388889  4.300000  3.071429  3.500000  3.700000  2.470588  2.764706  2.913043  3.285714  3.333333  3.647059  3.533333  3.933333  3.263158  3.000000 
dram[2]:  3.150000  3.000000  2.947368  2.850000  3.400000  2.750000  2.941176  2.933333  4.125000  3.300000  3.000000  2.521739  3.388889  3.045455  3.200000  2.650000 
dram[3]:  3.238095  3.157895  2.882353  3.153846  3.500000  3.555556  2.722222  2.823529  2.826087  2.708333  3.200000  2.695652  3.100000  4.000000  2.652174  3.055556 
dram[4]:  3.800000  3.333333  3.133333  3.176471  2.846154  3.166667  2.933333  3.333333  2.961539  3.200000  2.857143  3.000000  3.000000  3.100000  3.250000  2.000000 
dram[5]:  4.214286  2.708333  4.000000  3.642857  4.125000  2.642857  2.733333  2.687500  3.777778  3.000000  3.166667  3.105263  2.913043  3.117647  3.157895  3.333333 
dram[6]:  2.869565  3.588235  2.611111  2.833333  2.600000  3.090909  3.062500  3.538461  2.481482  3.150000  2.695652  2.625000  3.333333  3.235294  3.105263  3.045455 
dram[7]:  2.952381  2.952381  3.125000  3.833333  2.750000  3.600000  3.615385  2.315789  3.611111  2.708333  3.157895  2.681818  2.857143  3.250000  2.608696  2.608696 
dram[8]:  3.411765  3.533333  3.428571  2.736842  3.222222  2.571429  2.190476  2.578947  2.760000  3.238095  3.454545  3.150000  3.650000  2.555556  2.423077  2.107143 
dram[9]:  3.000000  3.210526  2.888889  3.312500  3.500000  3.090909  2.368421  2.705882  2.379310  2.782609  2.681818  3.050000  2.904762  2.652174  3.250000  2.407408 
dram[10]:  3.529412  2.909091  3.000000  3.461539  2.642857  2.615385  2.190476  2.588235  2.571429  2.560000  4.200000  2.772727  2.869565  2.950000  2.772727  3.375000 
average row locality = 9710/3239 = 2.997839
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        39        42        41        31        36        41        41        48        53        43        41        41        32        41        52 
dram[1]:        36        46        35        35        28        37        37        42        51        50        43        46        36        42        44        49 
dram[2]:        44        44        48        48        34        33        45        37        50        50        47        41        44        51        47        37 
dram[3]:        46        45        42        34        34        32        43        41        49        48        48        46        46        40        44        39 
dram[4]:        41        42        39        47        37        38        38        44        60        64        44        43        44        45        48        41 
dram[5]:        42        48        41        44        33        37        35        36        52        50        40        42        51        37        44        44 
dram[6]:        48        36        40        43        38        34        43        40        51        47        46        46        44        39        43        51 
dram[7]:        45        46        43        39        33        34        40        38        49        50        44        43        43        48        43        44 
dram[8]:        41        36        42        45        28        36        40        43        51        52        58        47        50        52        46        43 
dram[9]:        43        45        45        46        34        34        39        40        52        48        42        44        45        45        48        49 
dram[10]:        44        48        41        38        37        34        40        38        56        47        45        45        50        43        45        37 
total reads: 7564
bank skew: 64/28 = 2.29
chip skew: 715/657 = 1.09
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        15        18        16 
dram[1]:        16        15         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        15         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        15        16        16        17        17        17        16 
dram[8]:        17        17         6         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2146
min_bank_accesses = 0!
chip skew: 202/190 = 1.06
average mf latency per bank:
dram[0]:     111574    126738     96279    121354    245588    302794     49670     59269     24046     34272     54052     36807     71971     47181    102238     88564
dram[1]:      28638    124588    106601    117210    287212    257338     34524     91452     10108     10000     29095     53499     85402    125331     69111    103485
dram[2]:      79308     61886     90622    139503    332066    248880     95040     58270     42863     15549     32130     63389     66318     65710    111427     91180
dram[3]:      75053     70273    118045    104681    274338    313472     81752     28722     24179     25121     58417     40865     74555     85937     73456    106384
dram[4]:      98470    106318    131418    159875    217586    305587     59224     98718     28750     47531     18117     50996     62884     53153     56054     60818
dram[5]:     100084     94254    130814    149311    237520    215036     62496     45385     14676     18125     38467     54318     84422     28001     89282     69631
dram[6]:      68007     83788    134432    135147    215084    228589     72851     39135     19529     28318     22018     46604     75882     64249    102013     96600
dram[7]:      62791    108322    143578    108646    289180    190401     41573     17264     34079     30449     27406     48975     68475     69681     82318    105048
dram[8]:      48163     77883    197968    160923    233349    227454     39136     58881     40144     10840     34348     48541     83358     84939     68309     63019
dram[9]:      80409     85343    150463    128774    293439    276235     41428     17431     24071     36920     20790     37338     76895     81766     76595     60648
dram[10]:      54625     46011    157816    139661    144981    229478     56750     66107     38691     22515     21038     54717     53771     66032     86410     62492
maximum mf latency per bank:
dram[0]:     479020    479134    439008    456924    469926    469914    451961    454561    332875    338230    444228    479142    471273    423303    446775    400100
dram[1]:     476526    479133    379685    433869    469900    473925    291208    454565    151015    151015    358878    479136    420867    471314    426054    446848
dram[2]:     468675    476532    431174    457146    469336    469323    451965    449446    338349    314670    215775    481719    423389    473888    426055    413087
dram[3]:     397438    466075    457165    433796    469316    469296    449447    449447    332889    314676    481707    481708    473888    407944    348651    426065
dram[4]:     410503    468693    426761    438997    476500    473901    451955    451956    481725    374670    335500    479130    353831    402730    413073    351076
dram[5]:     408518    479145    431206    441663    468752    476515    413410    301745    262695    314677    479130    479114    471289    366850    426026    413098
dram[6]:     479145    394468    433811    441662    467712    467705    451977    317244    293850    374674    366682    481727    473902    423434    425651    415620
dram[7]:     463612    479130    439062    441659    473917    467675    452005    200531    374661    374663    479126    479127    473903    471290    415624    446803
dram[8]:     479117    463462    438830    441641    466684    473904    317291    454442    481727    171467    366702    481858    420822    471287    446845    379897
dram[9]:     410180    468672    441602    441653    476491    466643    413408    205379    332905    382320    348508    418280    471288    420815    426007    400136
dram[10]:     405943    476529    439018    457093    413930    463499    454559    454560    338232    293776    418280    444233    420871    471272    446800    400149
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909395 n_act=289 n_pre=273 n_req=873 n_rd=2684 n_write=202 bw_util=0.001982
n_activity=16848 dram_eff=0.3426
bk0: 196a 2911580i bk1: 156a 2911726i bk2: 168a 2911807i bk3: 164a 2911821i bk4: 124a 2912213i bk5: 144a 2911929i bk6: 164a 2911739i bk7: 164a 2911648i bk8: 192a 2911601i bk9: 212a 2911581i bk10: 172a 2911722i bk11: 164a 2911737i bk12: 164a 2911778i bk13: 128a 2912029i bk14: 164a 2911834i bk15: 208a 2911430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00287142
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909505 n_act=266 n_pre=250 n_req=851 n_rd=2628 n_write=194 bw_util=0.001938
n_activity=16331 dram_eff=0.3456
bk0: 144a 2911804i bk1: 184a 2911792i bk2: 140a 2912131i bk3: 140a 2911892i bk4: 112a 2912306i bk5: 148a 2912069i bk6: 148a 2911826i bk7: 168a 2911799i bk8: 204a 2911718i bk9: 200a 2911707i bk10: 172a 2911827i bk11: 184a 2911786i bk12: 144a 2911858i bk13: 168a 2911829i bk14: 176a 2911807i bk15: 196a 2911658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00202139
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909278 n_act=293 n_pre=277 n_req=895 n_rd=2800 n_write=195 bw_util=0.002056
n_activity=17242 dram_eff=0.3474
bk0: 176a 2911778i bk1: 176a 2911698i bk2: 192a 2911717i bk3: 192a 2911540i bk4: 136a 2912213i bk5: 132a 2911978i bk6: 180a 2911637i bk7: 148a 2911666i bk8: 200a 2911703i bk9: 200a 2911521i bk10: 188a 2911699i bk11: 164a 2911682i bk12: 176a 2911742i bk13: 204a 2911615i bk14: 188a 2911767i bk15: 148a 2911899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00257892
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909378 n_act=289 n_pre=273 n_req=872 n_rd=2708 n_write=195 bw_util=0.001993
n_activity=16610 dram_eff=0.3495
bk0: 184a 2911725i bk1: 180a 2911764i bk2: 168a 2911802i bk3: 136a 2911880i bk4: 136a 2912130i bk5: 128a 2912120i bk6: 172a 2911819i bk7: 164a 2911788i bk8: 196a 2911675i bk9: 192a 2911566i bk10: 192a 2911523i bk11: 184a 2911540i bk12: 184a 2911741i bk13: 160a 2911711i bk14: 176a 2911562i bk15: 156a 2911695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00258339
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909203 n_act=301 n_pre=285 n_req=909 n_rd=2860 n_write=194 bw_util=0.002097
n_activity=18067 dram_eff=0.3381
bk0: 164a 2911842i bk1: 168a 2911812i bk2: 156a 2911880i bk3: 188a 2911646i bk4: 148a 2912053i bk5: 152a 2911972i bk6: 152a 2911826i bk7: 176a 2911789i bk8: 240a 2911304i bk9: 256a 2911440i bk10: 176a 2911619i bk11: 172a 2911669i bk12: 176a 2911693i bk13: 180a 2911457i bk14: 192a 2911617i bk15: 164a 2911546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00252399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909422 n_act=271 n_pre=255 n_req=867 n_rd=2704 n_write=191 bw_util=0.001988
n_activity=16529 dram_eff=0.3503
bk0: 168a 2911997i bk1: 192a 2911517i bk2: 164a 2911881i bk3: 176a 2911822i bk4: 132a 2912134i bk5: 148a 2911967i bk6: 140a 2911891i bk7: 144a 2911792i bk8: 208a 2911740i bk9: 200a 2911475i bk10: 160a 2911739i bk11: 168a 2911663i bk12: 204a 2911504i bk13: 148a 2911672i bk14: 176a 2911709i bk15: 176a 2911616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00278319
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909301 n_act=301 n_pre=285 n_req=889 n_rd=2756 n_write=200 bw_util=0.00203
n_activity=17375 dram_eff=0.3403
bk0: 192a 2911535i bk1: 144a 2911814i bk2: 160a 2911885i bk3: 172a 2911612i bk4: 152a 2911972i bk5: 136a 2912020i bk6: 172a 2911674i bk7: 160a 2911709i bk8: 204a 2911360i bk9: 188a 2911469i bk10: 184a 2911482i bk11: 184a 2911542i bk12: 176a 2911706i bk13: 156a 2911652i bk14: 172a 2911756i bk15: 204a 2911450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00294729
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909351 n_act=294 n_pre=278 n_req=874 n_rd=2728 n_write=192 bw_util=0.002005
n_activity=17134 dram_eff=0.3408
bk0: 180a 2911739i bk1: 184a 2911534i bk2: 172a 2911766i bk3: 156a 2911819i bk4: 132a 2912082i bk5: 136a 2911904i bk6: 160a 2911848i bk7: 152a 2911664i bk8: 196a 2911698i bk9: 200a 2911504i bk10: 176a 2911768i bk11: 172a 2911633i bk12: 172a 2911626i bk13: 192a 2911454i bk14: 172a 2911544i bk15: 176a 2911628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0023441
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909184 n_act=317 n_pre=301 n_req=911 n_rd=2840 n_write=201 bw_util=0.002088
n_activity=18382 dram_eff=0.3309
bk0: 164a 2911826i bk1: 144a 2911958i bk2: 168a 2912065i bk3: 180a 2911640i bk4: 112a 2912187i bk5: 144a 2911883i bk6: 160a 2911751i bk7: 172a 2911683i bk8: 204a 2911464i bk9: 208a 2911469i bk10: 232a 2911491i bk11: 188a 2911646i bk12: 200a 2911522i bk13: 208a 2911216i bk14: 184a 2911538i bk15: 172a 2911521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00317388
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909241 n_act=315 n_pre=299 n_req=891 n_rd=2796 n_write=192 bw_util=0.002052
n_activity=17683 dram_eff=0.338
bk0: 172a 2911738i bk1: 180a 2911682i bk2: 180a 2911832i bk3: 184a 2911773i bk4: 136a 2912090i bk5: 136a 2911838i bk6: 156a 2911739i bk7: 160a 2911664i bk8: 208a 2911387i bk9: 192a 2911421i bk10: 168a 2911605i bk11: 176a 2911554i bk12: 180a 2911556i bk13: 180a 2911496i bk14: 192a 2911646i bk15: 196a 2911524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00356078
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2912843 n_nop=2909309 n_act=304 n_pre=288 n_req=878 n_rd=2752 n_write=190 bw_util=0.00202
n_activity=17146 dram_eff=0.3432
bk0: 176a 2911738i bk1: 192a 2911605i bk2: 164a 2911897i bk3: 152a 2911821i bk4: 148a 2912004i bk5: 136a 2911859i bk6: 160a 2911557i bk7: 152a 2911679i bk8: 224a 2911443i bk9: 188a 2911497i bk10: 180a 2911814i bk11: 180a 2911610i bk12: 200a 2911447i bk13: 172a 2911586i bk14: 180a 2911603i bk15: 148a 2911759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00256039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5692, Miss = 336, Miss_rate = 0.059, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[1]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[2]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[3]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[4]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 5869, Miss = 364, Miss_rate = 0.062, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 5831, Miss = 338, Miss_rate = 0.058, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 5379, Miss = 338, Miss_rate = 0.063, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[12]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[13]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[16]: Access = 9237, Miss = 356, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 5666, Miss = 354, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[18]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[19]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[20]: Access = 5871, Miss = 358, Miss_rate = 0.061, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[21]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3282
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.5741
	minimum = 6
	maximum = 589
Network latency average = 35.6471
	minimum = 6
	maximum = 338
Slowest packet = 238885
Flit latency average = 44.2573
	minimum = 6
	maximum = 337
Slowest flit = 371758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00546035
	minimum = 0.00413501 (at node 23)
	maximum = 0.0322342 (at node 44)
Accepted packet rate average = 0.00546035
	minimum = 0.00413501 (at node 23)
	maximum = 0.0322342 (at node 44)
Injected flit rate average = 0.00819053
	minimum = 0.00610853 (at node 40)
	maximum = 0.0334694 (at node 44)
Accepted flit rate average= 0.00819053
	minimum = 0.00499423 (at node 23)
	maximum = 0.0632334 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7951 (10 samples)
	minimum = 6 (10 samples)
	maximum = 188.9 (10 samples)
Network latency average = 15.945 (10 samples)
	minimum = 6 (10 samples)
	maximum = 120.3 (10 samples)
Flit latency average = 17.1768 (10 samples)
	minimum = 6 (10 samples)
	maximum = 119.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0115001 (10 samples)
	minimum = 0.00838639 (10 samples)
	maximum = 0.0290055 (10 samples)
Accepted packet rate average = 0.0115001 (10 samples)
	minimum = 0.00838639 (10 samples)
	maximum = 0.0290055 (10 samples)
Injected flit rate average = 0.0173529 (10 samples)
	minimum = 0.00922222 (10 samples)
	maximum = 0.0418525 (10 samples)
Accepted flit rate average = 0.0173529 (10 samples)
	minimum = 0.0128537 (10 samples)
	maximum = 0.0497266 (10 samples)
Injected packet size average = 1.50893 (10 samples)
Accepted packet size average = 1.50893 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 3 sec (5223 sec)
gpgpu_simulation_rate = 2348 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 950738
gpu_sim_insn = 2703696
gpu_ipc =       2.8438
gpu_tot_sim_cycle = 4990990
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       2.9994
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 46236
gpu_stall_icnt2sh    = 218298
partiton_reqs_in_parallel = 20870202
partiton_reqs_in_parallel_total    = 34511330
partiton_level_parallism =      21.9516
partiton_level_parallism_total  =      11.0963
partiton_reqs_in_parallel_util = 20870202
partiton_reqs_in_parallel_util_total    = 34511330
gpu_sim_cycle_parition_util = 950627
gpu_tot_sim_cycle_parition_util    = 1568706
partiton_level_parallism_util =      21.9541
partiton_level_parallism_util_total  =      21.9826
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      29.9916 GB/Sec
L2_BW_total  =       8.1490 GB/Sec
gpu_total_sim_rate=1499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 641995
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
745, 755, 896, 952, 625, 714, 1057, 859, 1017, 645, 704, 990, 943, 1361, 714, 832, 1203, 715, 942, 938, 931, 841, 1090, 844, 584, 543, 727, 620, 959, 683, 602, 747, 647, 632, 869, 639, 521, 1129, 716, 980, 683, 593, 777, 698, 643, 541, 294, 595, 714, 636, 647, 557, 492, 822, 886, 617, 771, 598, 465, 572, 455, 847, 725, 938, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 430765
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 423552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2327
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:386761	W0_Idle:9523909	W0_Scoreboard:95424034	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 7865 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 4990621 
mrq_lat_table:13829 	277 	374 	1313 	657 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388927 	21146 	1967 	119 	724 	744 	2031 	1755 	1547 	1512 	2804 	4271 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	288557 	40908 	33752 	12156 	25126 	10413 	1145 	198 	78 	723 	740 	2029 	1778 	1524 	1512 	2809 	4266 	1382 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	194505 	51602 	37938 	5432 	454 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	62845 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3005 	32 	8 	14 	35 	79 	155 	192 	216 	159 	86 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        12        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14         9        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        10        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        10        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        10        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        10        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    226009    463688    362094    225173    562674    318308    408990    416801 
dram[1]:    265131    182349    278678    244870    161512    221424    453268    273371    440267    700744    210220    231842    573101    375120    479317    309901 
dram[2]:    216215    190470    273524    164115    222203    250297    269754    294448    316293    448063    284407    224659    580912    229322    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    211022    327740    419410    437639    276123    189553    188067    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    169774    247478    244863    382932    201057    192646    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    169776    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    202431    184956    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    312600    268783    257872    211000    259685    304786    434245    351116    442299    331716    336051    309996    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    246389    189899    299577    307171    260504    530853    186421    218822    277265    213611    208404    385030 
dram[9]:    328677    256113    386192    173493    223061    187556    562680    258291    192355    425634    202628    271754    380338    312617    408990    170089 
dram[10]:    474390    317809    224026    190696    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.948718  3.027027  2.675676  2.969697  2.285714  2.531250  2.384615  2.636364  2.789474  3.028571  3.484848  3.818182  3.000000  2.813953  2.840909  2.530612 
dram[1]:  2.674419  2.666667  3.033333  2.628572  2.400000  2.600000  2.470588  2.416667  2.731707  3.333333  3.205882  3.176471  3.250000  3.903226  3.108108  2.906977 
dram[2]:  2.804878  2.634146  2.848485  2.527778  2.566667  2.333333  2.358974  2.527778  3.433333  3.323529  3.125000  3.050000  2.695652  2.931818  2.860465  2.720930 
dram[3]:  2.948718  2.972973  2.282051  2.933333  2.892857  2.531250  2.473684  2.263158  2.731707  2.648649  3.416667  2.975000  3.000000  3.243243  2.777778  3.081081 
dram[4]:  2.736842  3.105263  2.636364  2.606061  2.411765  2.333333  2.580645  2.750000  2.921053  3.054054  2.902439  3.236842  3.054054  2.878049  3.256410  2.408163 
dram[5]:  3.176471  2.650000  3.034483  2.696970  2.419355  2.352941  2.457143  2.571429  3.354839  3.176471  3.676471  3.545455  2.714286  3.500000  3.210526  3.243243 
dram[6]:  2.568182  3.054054  2.447368  2.309524  2.210526  2.081081  2.384615  3.000000  2.973684  3.343750  3.157895  2.953488  3.076923  3.000000  2.926829  2.695652 
dram[7]:  2.682927  2.775000  2.705882  2.750000  2.250000  2.758621  2.787879  2.540540  2.972973  2.829268  3.131579  3.076923  2.772727  2.930233  2.750000  2.974359 
dram[8]:  2.944444  3.058824  2.787879  2.394737  2.689655  2.171429  2.256410  2.324324  2.900000  3.114286  3.282051  3.175000  3.358974  2.551020  2.767442  2.446809 
dram[9]:  2.738095  3.142857  2.500000  2.702703  2.516129  2.312500  2.315789  2.432432  2.666667  3.138889  2.860465  2.868421  2.952381  2.795455  3.307692  2.673469 
dram[10]:  3.424242  2.642857  2.342105  2.647059  2.419355  2.052632  2.410256  2.617647  2.674419  3.081081  3.485714  3.189189  2.727273  2.400000  2.818182  3.216216 
average row locality = 18551/6599 = 2.811183
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        95        96        90        89        80        81        85        81        90        89        97       108       110       105       107       108 
dram[1]:        99        96        83        84        72        78        79        82        96        91        92        92       100       104        97       108 
dram[2]:        96        92        86        82        77        77        87        84        87        97       109       105       107       113       106       101 
dram[3]:        93        94        82        81        80        81        88        79        96        81       107       103       107       104       108        98 
dram[4]:        88       100        79        79        82        77        74        82        94        97       103       106        97       101       110       101 
dram[5]:        91        89        81        82        75        80        80        83        88        92       108       100        98        96       106       104 
dram[6]:        95        88        86        89        83        77        87        87        97        91       104       110       104        98       104       108 
dram[7]:        93        95        85        81        81        78        85        88        94       100       103       104       105       109       104       100 
dram[8]:        89        87        85        84        77        76        82        80        98        93       110       111       108       108       102        99 
dram[9]:        98        94        88        93        77        74        82        84        95        97       106        92       108       107       112       115 
dram[10]:        97        95        82        83        75        78        88        83        99        97       104       102       104       104       108       102 
total reads: 16400
bank skew: 115/72 = 1.60
chip skew: 1522/1453 = 1.05
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     178257    167946    162810    174288    250578    308351    154645    153204     96521    116218    219916    228827    177479    216569    161738    141191
dram[1]:     121881    157554    146917    193871    297389    316692    127548    179876     96825     91856    267903    258168    215956    206672    140958    173622
dram[2]:     166003    138760    167635    181453    361196    283129    214467    139924    108327    109233    260339    271588    220470    185508    168442    149300
dram[3]:     155941    153959    173780    188121    319312    311174    176904    126096    106772     99224    329235    304256    193436    211804    135321    144145
dram[4]:     166296    199734    190188    206247    238545    339960    135109    187300     96350    134474    209067    276857    187003    192715    128503    143646
dram[5]:     172414    186914    166395    174656    292123    318216    130394    136248     85087    108260    278257    256082    179473    149693    163241    152264
dram[6]:     150698    183284    174646    178591    276277    306907    139551    147698    107088     92171    202058    222681    204369    167200    162833    155614
dram[7]:     169190    189628    188779    156296    323369    253739    110861    124198    136647    120945    253857    268266    173452    180624    145476    164504
dram[8]:     152026    175543    202004    201951    266132    304918    125143    138159    128555    103639    198532    274138    172885    172272    143494    117214
dram[9]:     165484    157811    196811    157675    311565    340480    145521    134193    107468    114556    207907    237148    185929    190968    128780    136564
dram[10]:     124634    129881    197821    175761    211550    277262    149187    156501    118011    113207    235215    197442    147894    200322    159251    149228
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    478105    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    545787    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    545790    544031    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    545648    570190    606744    606752
dram[10]:     604148    604148    575246    502976    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670786 n_act=603 n_pre=587 n_req=1714 n_rd=6044 n_write=203 bw_util=0.002671
n_activity=32659 dram_eff=0.3826
bk0: 380a 4675759i bk1: 384a 4675328i bk2: 360a 4675269i bk3: 356a 4675166i bk4: 320a 4675450i bk5: 324a 4675477i bk6: 340a 4675265i bk7: 324a 4675507i bk8: 360a 4675359i bk9: 356a 4675756i bk10: 388a 4676023i bk11: 432a 4675295i bk12: 440a 4675006i bk13: 420a 4674888i bk14: 428a 4675162i bk15: 432a 4675072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00922209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4671094 n_act=569 n_pre=553 n_req=1648 n_rd=5812 n_write=195 bw_util=0.002568
n_activity=31574 dram_eff=0.3805
bk0: 396a 4675499i bk1: 384a 4675169i bk2: 332a 4675453i bk3: 336a 4675054i bk4: 288a 4675750i bk5: 312a 4675289i bk6: 316a 4675497i bk7: 328a 4675871i bk8: 384a 4675500i bk9: 364a 4675660i bk10: 368a 4675618i bk11: 368a 4675681i bk12: 400a 4675203i bk13: 416a 4675107i bk14: 388a 4675878i bk15: 432a 4675228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0100329
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670802 n_act=609 n_pre=593 n_req=1701 n_rd=6024 n_write=195 bw_util=0.002659
n_activity=32388 dram_eff=0.384
bk0: 384a 4675236i bk1: 368a 4674839i bk2: 344a 4675097i bk3: 328a 4675208i bk4: 308a 4675682i bk5: 308a 4675197i bk6: 348a 4675398i bk7: 336a 4675236i bk8: 348a 4675608i bk9: 388a 4675210i bk10: 436a 4675267i bk11: 420a 4674931i bk12: 428a 4674917i bk13: 452a 4674956i bk14: 424a 4675495i bk15: 404a 4675472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0104369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670925 n_act=595 n_pre=579 n_req=1678 n_rd=5928 n_write=196 bw_util=0.002618
n_activity=31856 dram_eff=0.3845
bk0: 372a 4675633i bk1: 376a 4675309i bk2: 328a 4675413i bk3: 324a 4675328i bk4: 320a 4675682i bk5: 324a 4675350i bk6: 352a 4675251i bk7: 316a 4675329i bk8: 384a 4675256i bk9: 324a 4675827i bk10: 428a 4675179i bk11: 412a 4675181i bk12: 428a 4675427i bk13: 416a 4675291i bk14: 432a 4675475i bk15: 392a 4675346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00793763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670981 n_act=592 n_pre=576 n_req=1664 n_rd=5880 n_write=194 bw_util=0.002597
n_activity=32723 dram_eff=0.3712
bk0: 352a 4675601i bk1: 400a 4675446i bk2: 316a 4675773i bk3: 316a 4675547i bk4: 328a 4675665i bk5: 308a 4676020i bk6: 296a 4675835i bk7: 328a 4675933i bk8: 376a 4676037i bk9: 388a 4675742i bk10: 412a 4675506i bk11: 424a 4675707i bk12: 388a 4675527i bk13: 404a 4675062i bk14: 440a 4675565i bk15: 404a 4675404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00594777
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4671132 n_act=552 n_pre=536 n_req=1644 n_rd=5812 n_write=191 bw_util=0.002566
n_activity=31228 dram_eff=0.3845
bk0: 364a 4675823i bk1: 356a 4675238i bk2: 324a 4675395i bk3: 328a 4675271i bk4: 300a 4675635i bk5: 320a 4675377i bk6: 320a 4675193i bk7: 332a 4675161i bk8: 352a 4675937i bk9: 368a 4675360i bk10: 432a 4675343i bk11: 400a 4675051i bk12: 392a 4674996i bk13: 384a 4674874i bk14: 424a 4675229i bk15: 416a 4674897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00959125
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670765 n_act=621 n_pre=605 n_req=1708 n_rd=6032 n_write=200 bw_util=0.002664
n_activity=32749 dram_eff=0.3806
bk0: 380a 4674965i bk1: 352a 4675142i bk2: 344a 4675137i bk3: 356a 4674585i bk4: 332a 4675180i bk5: 308a 4674923i bk6: 348a 4675154i bk7: 348a 4675144i bk8: 388a 4675462i bk9: 364a 4675103i bk10: 416a 4674977i bk11: 440a 4674960i bk12: 416a 4674847i bk13: 392a 4674436i bk14: 416a 4675216i bk15: 432a 4674783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0137843
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670812 n_act=607 n_pre=591 n_req=1698 n_rd=6020 n_write=193 bw_util=0.002656
n_activity=33041 dram_eff=0.3761
bk0: 372a 4675504i bk1: 380a 4675398i bk2: 340a 4675531i bk3: 324a 4675243i bk4: 324a 4675799i bk5: 312a 4675408i bk6: 340a 4675459i bk7: 352a 4674943i bk8: 376a 4675315i bk9: 400a 4675511i bk10: 412a 4675399i bk11: 416a 4675274i bk12: 420a 4674925i bk13: 436a 4674698i bk14: 416a 4675590i bk15: 400a 4675775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00898162
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670855 n_act=613 n_pre=597 n_req=1691 n_rd=5956 n_write=202 bw_util=0.002633
n_activity=32922 dram_eff=0.3741
bk0: 356a 4675343i bk1: 348a 4675243i bk2: 340a 4675434i bk3: 336a 4674932i bk4: 308a 4675537i bk5: 304a 4675120i bk6: 328a 4675191i bk7: 320a 4675168i bk8: 392a 4674802i bk9: 372a 4675209i bk10: 440a 4675059i bk11: 444a 4674963i bk12: 432a 4675029i bk13: 432a 4674515i bk14: 408a 4675561i bk15: 396a 4675458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0126185
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670713 n_act=623 n_pre=607 n_req=1714 n_rd=6088 n_write=192 bw_util=0.002685
n_activity=33611 dram_eff=0.3737
bk0: 392a 4675336i bk1: 376a 4675590i bk2: 352a 4675410i bk3: 372a 4675176i bk4: 308a 4675696i bk5: 296a 4675357i bk6: 328a 4675633i bk7: 336a 4675098i bk8: 380a 4675301i bk9: 388a 4675224i bk10: 424a 4675121i bk11: 368a 4675159i bk12: 432a 4674885i bk13: 428a 4674879i bk14: 448a 4675161i bk15: 460a 4675062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0100688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4678223 n_nop=4670813 n_act=616 n_pre=600 n_req=1691 n_rd=6004 n_write=190 bw_util=0.002648
n_activity=32641 dram_eff=0.3795
bk0: 388a 4675664i bk1: 380a 4675307i bk2: 328a 4675427i bk3: 332a 4675160i bk4: 300a 4675680i bk5: 312a 4675373i bk6: 352a 4675210i bk7: 332a 4675340i bk8: 396a 4675115i bk9: 388a 4675193i bk10: 416a 4675293i bk11: 408a 4675918i bk12: 416a 4674930i bk13: 416a 4674645i bk14: 432a 4675446i bk15: 408a 4675255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0081097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19219, Miss = 754, Miss_rate = 0.039, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[1]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[2]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[5]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 19866, Miss = 743, Miss_rate = 0.037, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19230, Miss = 727, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 19057, Miss = 726, Miss_rate = 0.038, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[13]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 22900, Miss = 751, Miss_rate = 0.033, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[17]: Access = 19231, Miss = 738, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 19644, Miss = 757, Miss_rate = 0.039, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[21]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3438
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.6861
	minimum = 6
	maximum = 826
Network latency average = 16.242
	minimum = 6
	maximum = 645
Slowest packet = 267232
Flit latency average = 15.0452
	minimum = 6
	maximum = 645
Slowest flit = 413950
Fragmentation average = 0.0145795
	minimum = 0
	maximum = 513
Injected packet rate average = 0.00632842
	minimum = 0.00455068 (at node 15)
	maximum = 0.00736113 (at node 37)
Accepted packet rate average = 0.00632842
	minimum = 0.00455068 (at node 15)
	maximum = 0.00736113 (at node 37)
Injected flit rate average = 0.0108249
	minimum = 0.00601796 (at node 15)
	maximum = 0.015722 (at node 37)
Accepted flit rate average= 0.0108249
	minimum = 0.00936063 (at node 38)
	maximum = 0.0138556 (at node 24)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6942 (11 samples)
	minimum = 6 (11 samples)
	maximum = 246.818 (11 samples)
Network latency average = 15.972 (11 samples)
	minimum = 6 (11 samples)
	maximum = 168 (11 samples)
Flit latency average = 16.983 (11 samples)
	minimum = 6 (11 samples)
	maximum = 167.273 (11 samples)
Fragmentation average = 0.00132541 (11 samples)
	minimum = 0 (11 samples)
	maximum = 46.6364 (11 samples)
Injected packet rate average = 0.01103 (11 samples)
	minimum = 0.00803769 (11 samples)
	maximum = 0.0270378 (11 samples)
Accepted packet rate average = 0.01103 (11 samples)
	minimum = 0.00803769 (11 samples)
	maximum = 0.0270378 (11 samples)
Injected flit rate average = 0.0167594 (11 samples)
	minimum = 0.00893092 (11 samples)
	maximum = 0.039477 (11 samples)
Accepted flit rate average = 0.0167594 (11 samples)
	minimum = 0.0125361 (11 samples)
	maximum = 0.0464656 (11 samples)
Injected packet size average = 1.51944 (11 samples)
Accepted packet size average = 1.51944 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 46 min, 25 sec (9985 sec)
gpgpu_simulation_rate = 1499 (inst/sec)
gpgpu_simulation_rate = 499 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37237
gpu_sim_insn = 1431682
gpu_ipc =      38.4478
gpu_tot_sim_cycle = 5250377
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.1239
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 46236
gpu_stall_icnt2sh    = 218298
partiton_reqs_in_parallel = 819214
partiton_reqs_in_parallel_total    = 55381532
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7041
partiton_reqs_in_parallel_util = 819214
partiton_reqs_in_parallel_util_total    = 55381532
gpu_sim_cycle_parition_util = 37237
gpu_tot_sim_cycle_parition_util    = 2519333
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9829
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      26.0652 GB/Sec
L2_BW_total  =       7.9313 GB/Sec
gpu_total_sim_rate=1619

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672715
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
781, 791, 932, 988, 661, 750, 1093, 895, 1053, 681, 740, 1026, 979, 1397, 750, 868, 1311, 823, 1050, 1046, 1039, 949, 1198, 952, 692, 651, 835, 728, 1067, 791, 710, 855, 683, 668, 905, 675, 557, 1165, 752, 1016, 719, 629, 813, 734, 679, 577, 330, 631, 750, 672, 683, 593, 528, 858, 922, 653, 807, 634, 501, 608, 491, 883, 761, 974, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 496049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2906
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:483920	W0_Idle:11179731	W0_Scoreboard:95440299	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 7753 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 5250376 
mrq_lat_table:13829 	277 	374 	1313 	657 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	396140 	22381 	1980 	170 	852 	936 	2415 	2608 	1718 	1512 	2804 	4271 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	290716 	41437 	34019 	12801 	28494 	11891 	1149 	224 	116 	849 	932 	2414 	2650 	1675 	1512 	2809 	4266 	1382 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	196161 	51988 	37944 	5432 	454 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	71037 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3014 	34 	8 	14 	35 	81 	158 	200 	216 	159 	86 	26 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        12        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14         9        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        10        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        10        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        10        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        10        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    226009    463688    362094    225173    562674    318308    408990    416801 
dram[1]:    265131    182349    278678    244870    161512    221424    453268    273371    440267    700744    210220    231842    573101    375120    479317    309901 
dram[2]:    216215    190470    273524    164115    222203    250297    269754    294448    316293    448063    284407    224659    580912    229322    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    211022    327740    419410    437639    276123    189553    188067    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    169774    247478    244863    382932    201057    192646    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    169776    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    202431    184956    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    312600    268783    257872    211000    259685    304786    434245    351116    442299    331716    336051    309996    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    246389    189899    299577    307171    260504    530853    186421    218822    277265    213611    208404    385030 
dram[9]:    328677    256113    386192    173493    223061    187556    562680    258291    192355    425634    202628    271754    380338    312617    408990    170089 
dram[10]:    474390    317809    224026    190696    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.948718  3.027027  2.675676  2.969697  2.285714  2.531250  2.384615  2.636364  2.789474  3.028571  3.484848  3.818182  3.000000  2.813953  2.840909  2.530612 
dram[1]:  2.674419  2.666667  3.033333  2.628572  2.400000  2.600000  2.470588  2.416667  2.731707  3.333333  3.205882  3.176471  3.250000  3.903226  3.108108  2.906977 
dram[2]:  2.804878  2.634146  2.848485  2.527778  2.566667  2.333333  2.358974  2.527778  3.433333  3.323529  3.125000  3.050000  2.695652  2.931818  2.860465  2.720930 
dram[3]:  2.948718  2.972973  2.282051  2.933333  2.892857  2.531250  2.473684  2.263158  2.731707  2.648649  3.416667  2.975000  3.000000  3.243243  2.777778  3.081081 
dram[4]:  2.736842  3.105263  2.636364  2.606061  2.411765  2.333333  2.580645  2.750000  2.921053  3.054054  2.902439  3.236842  3.054054  2.878049  3.256410  2.408163 
dram[5]:  3.176471  2.650000  3.034483  2.696970  2.419355  2.352941  2.457143  2.571429  3.354839  3.176471  3.676471  3.545455  2.714286  3.500000  3.210526  3.243243 
dram[6]:  2.568182  3.054054  2.447368  2.309524  2.210526  2.081081  2.384615  3.000000  2.973684  3.343750  3.157895  2.953488  3.076923  3.000000  2.926829  2.695652 
dram[7]:  2.682927  2.775000  2.705882  2.750000  2.250000  2.758621  2.787879  2.540540  2.972973  2.829268  3.131579  3.076923  2.772727  2.930233  2.750000  2.974359 
dram[8]:  2.944444  3.058824  2.787879  2.394737  2.689655  2.171429  2.256410  2.324324  2.900000  3.114286  3.282051  3.175000  3.358974  2.551020  2.767442  2.446809 
dram[9]:  2.738095  3.142857  2.500000  2.702703  2.516129  2.312500  2.315789  2.432432  2.666667  3.138889  2.860465  2.868421  2.952381  2.795455  3.307692  2.673469 
dram[10]:  3.424242  2.642857  2.342105  2.647059  2.419355  2.052632  2.410256  2.617647  2.674419  3.081081  3.485714  3.189189  2.727273  2.400000  2.818182  3.216216 
average row locality = 18551/6599 = 2.811183
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        95        96        90        89        80        81        85        81        90        89        97       108       110       105       107       108 
dram[1]:        99        96        83        84        72        78        79        82        96        91        92        92       100       104        97       108 
dram[2]:        96        92        86        82        77        77        87        84        87        97       109       105       107       113       106       101 
dram[3]:        93        94        82        81        80        81        88        79        96        81       107       103       107       104       108        98 
dram[4]:        88       100        79        79        82        77        74        82        94        97       103       106        97       101       110       101 
dram[5]:        91        89        81        82        75        80        80        83        88        92       108       100        98        96       106       104 
dram[6]:        95        88        86        89        83        77        87        87        97        91       104       110       104        98       104       108 
dram[7]:        93        95        85        81        81        78        85        88        94       100       103       104       105       109       104       100 
dram[8]:        89        87        85        84        77        76        82        80        98        93       110       111       108       108       102        99 
dram[9]:        98        94        88        93        77        74        82        84        95        97       106        92       108       107       112       115 
dram[10]:        97        95        82        83        75        78        88        83        99        97       104       102       104       104       108       102 
total reads: 16400
bank skew: 115/72 = 1.60
chip skew: 1522/1453 = 1.05
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     180026    169736    175954    187455    250845    308613    154860    153437     96658    116363    219926    228836    177479    216569    161738    141191
dram[1]:     123824    159528    160828    207543    297688    316961    127780    180107     96953     91975    267913    258178    215956    206672    140958    173622
dram[2]:     167951    140807    181198    195349    361473    283404    214681    140141    108463    109348    260347    271597    220470    185508    168442    149300
dram[3]:     157883    155962    188283    202641    319583    311438    177110    126325    106895     99365    329244    304265    193436    211804    135321    144145
dram[4]:     168446    201608    205276    221374    238804    340239    135348    187522     96469    134593    209076    276865    187003    192715    128503    143646
dram[5]:     174487    189010    180735    188731    292425    318482    130637    136468     85216    108381    278261    256087    179473    149693    163241    152264
dram[6]:     152313    184879    188296    191600    276526    307170    139756    147904    107205     92291    202062    222685    204369    167200    162833    155614
dram[7]:     171320    191719    203107    171125    323627    253994    111075    124408    136770    121059    253862    268270    173452    180624    145476    164504
dram[8]:     154230    177763    215636    215643    266437    305224    125393    138407    128694    103780    198536    274143    176534    172272    143494    117214
dram[9]:     167530    159929    210910    170937    311838    340760    145754    134414    107586    114668    207912    237153    185929    190968    128780    136564
dram[10]:     126712    131965    212927    190614    211846    277541    149389    156715    118124    113318    235219    197447    147894    200322    159251    149228
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    478105    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    545787    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    545790    544031    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    545648    570190    606744    606752
dram[10]:     604148    604148    575246    502976    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739928 n_act=603 n_pre=587 n_req=1714 n_rd=6044 n_write=203 bw_util=0.002632
n_activity=32659 dram_eff=0.3826
bk0: 380a 4744901i bk1: 384a 4744470i bk2: 360a 4744411i bk3: 356a 4744308i bk4: 320a 4744592i bk5: 324a 4744619i bk6: 340a 4744407i bk7: 324a 4744649i bk8: 360a 4744501i bk9: 356a 4744898i bk10: 388a 4745165i bk11: 432a 4744437i bk12: 440a 4744148i bk13: 420a 4744030i bk14: 428a 4744304i bk15: 432a 4744214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00908778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4740236 n_act=569 n_pre=553 n_req=1648 n_rd=5812 n_write=195 bw_util=0.002531
n_activity=31574 dram_eff=0.3805
bk0: 396a 4744641i bk1: 384a 4744311i bk2: 332a 4744595i bk3: 336a 4744196i bk4: 288a 4744892i bk5: 312a 4744431i bk6: 316a 4744639i bk7: 328a 4745013i bk8: 384a 4744642i bk9: 364a 4744802i bk10: 368a 4744760i bk11: 368a 4744823i bk12: 400a 4744345i bk13: 416a 4744249i bk14: 388a 4745020i bk15: 432a 4744370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00988675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739944 n_act=609 n_pre=593 n_req=1701 n_rd=6024 n_write=195 bw_util=0.00262
n_activity=32388 dram_eff=0.384
bk0: 384a 4744378i bk1: 368a 4743981i bk2: 344a 4744239i bk3: 328a 4744350i bk4: 308a 4744824i bk5: 308a 4744339i bk6: 348a 4744540i bk7: 336a 4744378i bk8: 348a 4744750i bk9: 388a 4744352i bk10: 436a 4744409i bk11: 420a 4744073i bk12: 428a 4744059i bk13: 452a 4744098i bk14: 424a 4744637i bk15: 404a 4744614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0102849
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4740067 n_act=595 n_pre=579 n_req=1678 n_rd=5928 n_write=196 bw_util=0.00258
n_activity=31856 dram_eff=0.3845
bk0: 372a 4744775i bk1: 376a 4744451i bk2: 328a 4744555i bk3: 324a 4744470i bk4: 320a 4744824i bk5: 324a 4744492i bk6: 352a 4744393i bk7: 316a 4744471i bk8: 384a 4744398i bk9: 324a 4744969i bk10: 428a 4744321i bk11: 412a 4744323i bk12: 428a 4744569i bk13: 416a 4744433i bk14: 432a 4744617i bk15: 392a 4744488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00782202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4740123 n_act=592 n_pre=576 n_req=1664 n_rd=5880 n_write=194 bw_util=0.002559
n_activity=32723 dram_eff=0.3712
bk0: 352a 4744743i bk1: 400a 4744588i bk2: 316a 4744915i bk3: 316a 4744689i bk4: 328a 4744807i bk5: 308a 4745162i bk6: 296a 4744977i bk7: 328a 4745075i bk8: 376a 4745179i bk9: 388a 4744884i bk10: 412a 4744648i bk11: 424a 4744849i bk12: 388a 4744669i bk13: 404a 4744204i bk14: 440a 4744707i bk15: 404a 4744546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00586115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4740274 n_act=552 n_pre=536 n_req=1644 n_rd=5812 n_write=191 bw_util=0.002529
n_activity=31228 dram_eff=0.3845
bk0: 364a 4744965i bk1: 356a 4744380i bk2: 324a 4744537i bk3: 328a 4744413i bk4: 300a 4744777i bk5: 320a 4744519i bk6: 320a 4744335i bk7: 332a 4744303i bk8: 352a 4745079i bk9: 368a 4744502i bk10: 432a 4744485i bk11: 400a 4744193i bk12: 392a 4744138i bk13: 384a 4744016i bk14: 424a 4744371i bk15: 416a 4744039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00945156
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739907 n_act=621 n_pre=605 n_req=1708 n_rd=6032 n_write=200 bw_util=0.002625
n_activity=32749 dram_eff=0.3806
bk0: 380a 4744107i bk1: 352a 4744284i bk2: 344a 4744279i bk3: 356a 4743727i bk4: 332a 4744322i bk5: 308a 4744065i bk6: 348a 4744296i bk7: 348a 4744286i bk8: 388a 4744604i bk9: 364a 4744245i bk10: 416a 4744119i bk11: 440a 4744102i bk12: 416a 4743989i bk13: 392a 4743578i bk14: 416a 4744358i bk15: 432a 4743925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0135835
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739954 n_act=607 n_pre=591 n_req=1698 n_rd=6020 n_write=193 bw_util=0.002617
n_activity=33041 dram_eff=0.3761
bk0: 372a 4744646i bk1: 380a 4744540i bk2: 340a 4744673i bk3: 324a 4744385i bk4: 324a 4744941i bk5: 312a 4744550i bk6: 340a 4744601i bk7: 352a 4744085i bk8: 376a 4744457i bk9: 400a 4744653i bk10: 412a 4744541i bk11: 416a 4744416i bk12: 420a 4744067i bk13: 436a 4743840i bk14: 416a 4744732i bk15: 400a 4744917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0088508
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739997 n_act=613 n_pre=597 n_req=1691 n_rd=5956 n_write=202 bw_util=0.002594
n_activity=32922 dram_eff=0.3741
bk0: 356a 4744485i bk1: 348a 4744385i bk2: 340a 4744576i bk3: 336a 4744074i bk4: 308a 4744679i bk5: 304a 4744262i bk6: 328a 4744333i bk7: 320a 4744310i bk8: 392a 4743944i bk9: 372a 4744351i bk10: 440a 4744201i bk11: 444a 4744105i bk12: 432a 4744171i bk13: 432a 4743657i bk14: 408a 4744703i bk15: 396a 4744600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0124347
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739855 n_act=623 n_pre=607 n_req=1714 n_rd=6088 n_write=192 bw_util=0.002646
n_activity=33611 dram_eff=0.3737
bk0: 392a 4744478i bk1: 376a 4744732i bk2: 352a 4744552i bk3: 372a 4744318i bk4: 308a 4744838i bk5: 296a 4744499i bk6: 328a 4744775i bk7: 336a 4744240i bk8: 380a 4744443i bk9: 388a 4744366i bk10: 424a 4744263i bk11: 368a 4744301i bk12: 432a 4744027i bk13: 428a 4744021i bk14: 448a 4744303i bk15: 460a 4744204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00992214
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4747365 n_nop=4739955 n_act=616 n_pre=600 n_req=1691 n_rd=6004 n_write=190 bw_util=0.002609
n_activity=32641 dram_eff=0.3795
bk0: 388a 4744806i bk1: 380a 4744449i bk2: 328a 4744569i bk3: 332a 4744302i bk4: 300a 4744822i bk5: 312a 4744515i bk6: 352a 4744352i bk7: 332a 4744482i bk8: 396a 4744257i bk9: 388a 4744335i bk10: 416a 4744435i bk11: 408a 4745060i bk12: 416a 4744072i bk13: 416a 4743787i bk14: 432a 4744588i bk15: 408a 4744397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00799159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19595, Miss = 754, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[1]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[2]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[5]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[6]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[7]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[8]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 20238, Miss = 743, Miss_rate = 0.037, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[10]: Access = 19598, Miss = 727, Miss_rate = 0.037, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[11]: Access = 19425, Miss = 726, Miss_rate = 0.037, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[12]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[13]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 25320, Miss = 751, Miss_rate = 0.030, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[17]: Access = 19603, Miss = 738, Miss_rate = 0.038, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[18]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[19]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[20]: Access = 20020, Miss = 757, Miss_rate = 0.038, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[21]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3438
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.184
	minimum = 6
	maximum = 582
Network latency average = 35.9214
	minimum = 6
	maximum = 346
Slowest packet = 860798
Flit latency average = 44.6278
	minimum = 6
	maximum = 345
Slowest flit = 1430011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00550005
	minimum = 0.00429692 (at node 4)
	maximum = 0.0324954 (at node 44)
Accepted packet rate average = 0.00550005
	minimum = 0.00429692 (at node 4)
	maximum = 0.0324954 (at node 44)
Injected flit rate average = 0.00825008
	minimum = 0.00617682 (at node 38)
	maximum = 0.0337308 (at node 44)
Accepted flit rate average= 0.00825008
	minimum = 0.0051563 (at node 4)
	maximum = 0.0637555 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.1517 (12 samples)
	minimum = 6 (12 samples)
	maximum = 274.75 (12 samples)
Network latency average = 17.6344 (12 samples)
	minimum = 6 (12 samples)
	maximum = 182.833 (12 samples)
Flit latency average = 19.2868 (12 samples)
	minimum = 6 (12 samples)
	maximum = 182.083 (12 samples)
Fragmentation average = 0.00121496 (12 samples)
	minimum = 0 (12 samples)
	maximum = 42.75 (12 samples)
Injected packet rate average = 0.0105692 (12 samples)
	minimum = 0.00772596 (12 samples)
	maximum = 0.0274926 (12 samples)
Accepted packet rate average = 0.0105692 (12 samples)
	minimum = 0.00772596 (12 samples)
	maximum = 0.0274926 (12 samples)
Injected flit rate average = 0.0160503 (12 samples)
	minimum = 0.00870141 (12 samples)
	maximum = 0.0389982 (12 samples)
Accepted flit rate average = 0.0160503 (12 samples)
	minimum = 0.0119211 (12 samples)
	maximum = 0.0479065 (12 samples)
Injected packet size average = 1.5186 (12 samples)
Accepted packet size average = 1.5186 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 48 sec (10128 sec)
gpgpu_simulation_rate = 1619 (inst/sec)
gpgpu_simulation_rate = 518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 779366
gpu_sim_insn = 4962251
gpu_ipc =       6.3670
gpu_tot_sim_cycle = 6256965
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.4144
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 295275
gpu_stall_icnt2sh    = 1132326
partiton_reqs_in_parallel = 16897013
partiton_reqs_in_parallel_total    = 56200746
partiton_level_parallism =      21.6805
partiton_level_parallism_total  =      11.6826
partiton_reqs_in_parallel_util = 16897013
partiton_reqs_in_parallel_util_total    = 56200746
gpu_sim_cycle_parition_util = 779242
gpu_tot_sim_cycle_parition_util    = 2556570
partiton_level_parallism_util =      21.6839
partiton_level_parallism_util_total  =      21.9130
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =      63.6880 GB/Sec
L2_BW_total  =      14.5883 GB/Sec
gpu_total_sim_rate=1488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1426, 1386, 1560, 1604, 1278, 1375, 1655, 1524, 1697, 1335, 1435, 1631, 1491, 1926, 1315, 1503, 1646, 1095, 1392, 1317, 1284, 1204, 1495, 1316, 978, 1067, 1199, 1085, 1272, 1137, 1027, 1242, 1024, 1006, 1233, 935, 914, 1436, 993, 1430, 1010, 931, 1118, 1000, 996, 930, 584, 941, 1040, 995, 1020, 925, 796, 1141, 1209, 1048, 1120, 913, 832, 932, 788, 1179, 994, 1340, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 1476487
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1460028
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11573
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1306052	W0_Idle:11534107	W0_Scoreboard:130467524	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6574 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 6255266 
mrq_lat_table:17308 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	835760 	91344 	3958 	1788 	1145 	1093 	3114 	4474 	2307 	2331 	4964 	7971 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	547519 	85670 	135881 	60112 	49503 	46541 	4827 	1784 	1270 	1067 	1084 	3159 	4469 	2264 	2331 	4969 	7966 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	303733 	163175 	168909 	37449 	10542 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	201027 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4098 	75 	34 	21 	43 	103 	215 	279 	339 	212 	97 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.465517 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.200000  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.490196  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.566038  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.490196  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.595238  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22121/8574 = 2.580009
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       127 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       127       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       111       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       111       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       111       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       102       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     284282    278110    298424    293312    356361    389861    337565    301721    208866    232394    276340    312483    275889    315070    288114    278786
dram[1]:     243226    278608    271015    314507    357250    383175    300010    321219    217312    206706    297099    282834    297387    297756    266021    311781
dram[2]:     276810    249738    279930    294917    430481    350296    346902    294408    231650    225715    334812    334690    309566    285221    287849    274384
dram[3]:     256010    257133    302354    322742    382323    380501    333768    260829    211212    204787    385560    352891    299200    299836    264325    261932
dram[4]:     264268    308721    320583    325701    328789    376573    268920    314050    214420    242833    277556    327829    265048    273155    250439    263550
dram[5]:     261996    275711    299900    317156    328175    380579    271734    266532    194931    225563    341077    305269    279909    221354    273825    270462
dram[6]:     252682    273478    323349    329753    345487    352248    306645    313021    224063    205359    264420    278150    303425    258003    291822    283330
dram[7]:     265737    280222    312062    275999    385863    314039    259326    281784    250227    236715    299654    314803    270303    271916    287969    289196
dram[8]:     243657    258738    321790    308462    316452    347791    284822    305723    246439    232679    274539    334286    261368    274282    268422    243019
dram[9]:     270799    252267    329477    287932    362103    384736    299990    291828    228777    231010    280201    274199    270167    272292    263374    280244
dram[10]:     234751    235823    326228    305876    277022    347821    307720    319157    231394    223022    292663    252570    243501    287223    310205    288341
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185543 n_act=773 n_pre=757 n_req=2017 n_rd=7256 n_write=203 bw_util=0.002408
n_activity=42000 dram_eff=0.3552
bk0: 452a 6191633i bk1: 448a 6191213i bk2: 416a 6191259i bk3: 416a 6191123i bk4: 384a 6191353i bk5: 384a 6191487i bk6: 404a 6191244i bk7: 404a 6191447i bk8: 448a 6191247i bk9: 448a 6191519i bk10: 504a 6191753i bk11: 504a 6191190i bk12: 512a 6190934i bk13: 512a 6190646i bk14: 512a 6191056i bk15: 508a 6191009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00698358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185565 n_act=768 n_pre=752 n_req=2008 n_rd=7252 n_write=195 bw_util=0.002404
n_activity=42274 dram_eff=0.3523
bk0: 448a 6191456i bk1: 448a 6191063i bk2: 416a 6191280i bk3: 416a 6190909i bk4: 384a 6191547i bk5: 384a 6191159i bk6: 404a 6191378i bk7: 404a 6191766i bk8: 448a 6191473i bk9: 448a 6191551i bk10: 504a 6191340i bk11: 504a 6191349i bk12: 512a 6190843i bk13: 508a 6190876i bk14: 512a 6191588i bk15: 512a 6191088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00759783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185531 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002408
n_activity=41592 dram_eff=0.3587
bk0: 448a 6191097i bk1: 448a 6190669i bk2: 416a 6191046i bk3: 416a 6191085i bk4: 384a 6191677i bk5: 384a 6191069i bk6: 408a 6191356i bk7: 408a 6191149i bk8: 448a 6191440i bk9: 448a 6191183i bk10: 504a 6191158i bk11: 504a 6190905i bk12: 512a 6190779i bk13: 512a 6190789i bk14: 512a 6191379i bk15: 512a 6191291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00789648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185554 n_act=773 n_pre=757 n_req=2009 n_rd=7252 n_write=196 bw_util=0.002405
n_activity=41454 dram_eff=0.3593
bk0: 448a 6191462i bk1: 448a 6191091i bk2: 412a 6191331i bk3: 412a 6191135i bk4: 384a 6191689i bk5: 384a 6191264i bk6: 408a 6191286i bk7: 408a 6191149i bk8: 444a 6191191i bk9: 448a 6191557i bk10: 504a 6191034i bk11: 504a 6191111i bk12: 512a 6191284i bk13: 512a 6191089i bk14: 512a 6191345i bk15: 512a 6191135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00602354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185530 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002408
n_activity=42966 dram_eff=0.3472
bk0: 448a 6191348i bk1: 448a 6191406i bk2: 412a 6191706i bk3: 412a 6191424i bk4: 384a 6191578i bk5: 384a 6191905i bk6: 408a 6191601i bk7: 408a 6191859i bk8: 448a 6192005i bk9: 448a 6191728i bk10: 504a 6191370i bk11: 504a 6191495i bk12: 512a 6191169i bk13: 512a 6190656i bk14: 516a 6191516i bk15: 516a 6191172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00452819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185579 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.00241
n_activity=41749 dram_eff=0.3575
bk0: 448a 6191637i bk1: 448a 6190986i bk2: 412a 6191258i bk3: 412a 6191100i bk4: 384a 6191428i bk5: 384a 6191221i bk6: 408a 6191040i bk7: 408a 6191017i bk8: 448a 6191847i bk9: 448a 6191242i bk10: 508a 6191239i bk11: 508a 6190732i bk12: 512a 6190737i bk13: 512a 6190569i bk14: 516a 6191068i bk15: 516a 6190655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00728449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185472 n_act=804 n_pre=788 n_req=2017 n_rd=7268 n_write=200 bw_util=0.002411
n_activity=42185 dram_eff=0.3541
bk0: 448a 6190864i bk1: 444a 6190867i bk2: 412a 6191114i bk3: 412a 6190606i bk4: 384a 6191198i bk5: 384a 6190719i bk6: 408a 6191127i bk7: 408a 6191105i bk8: 448a 6191380i bk9: 448a 6190909i bk10: 508a 6190864i bk11: 508a 6190814i bk12: 512a 6190615i bk13: 512a 6190152i bk14: 516a 6190964i bk15: 516a 6190617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0104392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185543 n_act=776 n_pre=760 n_req=2008 n_rd=7260 n_write=193 bw_util=0.002406
n_activity=42485 dram_eff=0.3509
bk0: 448a 6191369i bk1: 444a 6191301i bk2: 412a 6191406i bk3: 412a 6191169i bk4: 384a 6191791i bk5: 384a 6191402i bk6: 408a 6191438i bk7: 408a 6190866i bk8: 448a 6191209i bk9: 448a 6191534i bk10: 508a 6191191i bk11: 508a 6191117i bk12: 512a 6190690i bk13: 512a 6190557i bk14: 512a 6191466i bk15: 512a 6191574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00680148
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185482 n_act=800 n_pre=784 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002411
n_activity=42917 dram_eff=0.3479
bk0: 448a 6191137i bk1: 448a 6191021i bk2: 408a 6191367i bk3: 412a 6190836i bk4: 384a 6191402i bk5: 384a 6190969i bk6: 408a 6191074i bk7: 408a 6191046i bk8: 448a 6190756i bk9: 448a 6191062i bk10: 508a 6191020i bk11: 508a 6190917i bk12: 516a 6190857i bk13: 512a 6190268i bk14: 512a 6191365i bk15: 512a 6191154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00954697
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185522 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002407
n_activity=42388 dram_eff=0.3518
bk0: 448a 6191348i bk1: 448a 6191470i bk2: 412a 6191356i bk3: 412a 6191256i bk4: 384a 6191551i bk5: 384a 6191185i bk6: 408a 6191539i bk7: 408a 6190981i bk8: 448a 6191249i bk9: 448a 6191288i bk10: 508a 6191015i bk11: 508a 6190776i bk12: 512a 6190716i bk13: 512a 6190629i bk14: 512a 6191198i bk15: 512a 6191126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00761752
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6194532 n_nop=6185526 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002407
n_activity=42084 dram_eff=0.3542
bk0: 448a 6191608i bk1: 448a 6191263i bk2: 412a 6191333i bk3: 412a 6191085i bk4: 384a 6191502i bk5: 384a 6191263i bk6: 408a 6191216i bk7: 408a 6191266i bk8: 448a 6191166i bk9: 448a 6191171i bk10: 508a 6191165i bk11: 508a 6191741i bk12: 512a 6190730i bk13: 512a 6190412i bk14: 512a 6191333i bk15: 512a 6191091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00614752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43130, Miss = 908, Miss_rate = 0.021, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 44165, Miss = 908, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 42851, Miss = 909, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 43119, Miss = 909, Miss_rate = 0.021, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 48970, Miss = 908, Miss_rate = 0.019, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[17]: Access = 43241, Miss = 908, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 43734, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3652
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 42.1538
	minimum = 6
	maximum = 868
Network latency average = 27.1432
	minimum = 6
	maximum = 711
Slowest packet = 885494
Flit latency average = 24.7994
	minimum = 6
	maximum = 711
Slowest flit = 1474038
Fragmentation average = 0.0371832
	minimum = 0
	maximum = 504
Injected packet rate average = 0.0134386
	minimum = 0.0103097 (at node 21)
	maximum = 0.0156794 (at node 32)
Accepted packet rate average = 0.0134386
	minimum = 0.0103097 (at node 21)
	maximum = 0.0156794 (at node 32)
Injected flit rate average = 0.0239251
	minimum = 0.0128823 (at node 14)
	maximum = 0.0361602 (at node 32)
Accepted flit rate average= 0.0239251
	minimum = 0.0185407 (at node 38)
	maximum = 0.0318849 (at node 25)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.3057 (13 samples)
	minimum = 6 (13 samples)
	maximum = 320.385 (13 samples)
Network latency average = 18.3659 (13 samples)
	minimum = 6 (13 samples)
	maximum = 223.462 (13 samples)
Flit latency average = 19.7108 (13 samples)
	minimum = 6 (13 samples)
	maximum = 222.769 (13 samples)
Fragmentation average = 0.00398174 (13 samples)
	minimum = 0 (13 samples)
	maximum = 78.2308 (13 samples)
Injected packet rate average = 0.0107899 (13 samples)
	minimum = 0.00792471 (13 samples)
	maximum = 0.0265839 (13 samples)
Accepted packet rate average = 0.0107899 (13 samples)
	minimum = 0.00792471 (13 samples)
	maximum = 0.0265839 (13 samples)
Injected flit rate average = 0.0166561 (13 samples)
	minimum = 0.00902302 (13 samples)
	maximum = 0.0387799 (13 samples)
Accepted flit rate average = 0.0166561 (13 samples)
	minimum = 0.0124303 (13 samples)
	maximum = 0.046674 (13 samples)
Injected packet size average = 1.54368 (13 samples)
Accepted packet size average = 1.54368 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 59 min, 14 sec (14354 sec)
gpgpu_simulation_rate = 1488 (inst/sec)
gpgpu_simulation_rate = 435 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 37245
gpu_sim_insn = 1323702
gpu_ipc =      35.5404
gpu_tot_sim_cycle = 6516360
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       3.4816
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 295275
gpu_stall_icnt2sh    = 1132338
partiton_reqs_in_parallel = 819390
partiton_reqs_in_parallel_total    = 73097759
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3433
partiton_reqs_in_parallel_util = 819390
partiton_reqs_in_parallel_util_total    = 73097759
gpu_sim_cycle_parition_util = 37245
gpu_tot_sim_cycle_parition_util    = 3335812
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9140
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      26.0596 GB/Sec
L2_BW_total  =      14.1565 GB/Sec
gpu_total_sim_rate=1564

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997439
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1462, 1422, 1596, 1640, 1314, 1411, 1691, 1560, 1733, 1371, 1471, 1667, 1527, 1962, 1351, 1539, 1682, 1131, 1428, 1353, 1320, 1240, 1531, 1352, 1014, 1103, 1235, 1121, 1308, 1173, 1063, 1278, 1060, 1042, 1269, 971, 950, 1472, 1029, 1466, 1046, 967, 1154, 1036, 1032, 966, 620, 977, 1076, 1031, 1056, 961, 832, 1177, 1245, 1084, 1156, 949, 868, 968, 824, 1215, 1030, 1376, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 1541543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1524699
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 11958
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1403377	W0_Idle:13252548	W0_Scoreboard:130483968	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6537 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 6516359 
mrq_lat_table:17308 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	842932 	92620 	3961 	1832 	1290 	1285 	3510 	5319 	2474 	2331 	4964 	7971 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	549636 	86197 	136208 	60742 	52858 	48030 	4830 	1787 	1317 	1209 	1276 	3560 	5330 	2410 	2331 	4969 	7966 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	305393 	163547 	168925 	37449 	10542 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	209219 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4107 	77 	34 	21 	43 	105 	218 	287 	339 	212 	97 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.465517 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.200000  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.490196  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.566038  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.490196  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.595238  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22121/8574 = 2.580009
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       127 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       127       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       111       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       111       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       111       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       102       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     285347    279195    310848    305651    356579    390076    337746    301908    208979    232514    276347    312491    275889    315070    288114    278786
dram[1]:     244079    279446    283427    326810    357467    383393    300195    321408    217422    206808    297106    282842    297387    297756    266021    311781
dram[2]:     277643    250571    292220    306995    430698    350510    347081    294589    231759    225817    334819    334697    309566    285221    287849    274384
dram[3]:     256827    257964    314429    334766    382537    380716    333947    261006    211317    204893    385567    352899    299200    299836    264325    261932
dram[4]:     265117    309543    332481    337627    329010    376797    269092    314230    214525    242937    277563    327836    265048    273155    250439    263550
dram[5]:     262847    276549    311813    328995    328413    380805    271926    266715    195036    225666    341081    305273    279909    221354    273825    270462
dram[6]:     253850    274583    335079    341274    345702    352462    306821    313201    224166    205463    264424    278154    303425    258003    291822    283330
dram[7]:     267238    281726    324302    288149    386086    314260    259504    281966    250333    236818    299658    314807    270303    271916    287969    289196
dram[8]:     245148    260215    334351    320821    316699    348034    285020    305921    246561    232796    274542    334290    264513    274282    268422    243019
dram[9]:     272301    253760    342505    300861    362330    384955    300179    292013    228878    231110    280205    274203    270167    272292    263374    280244
dram[10]:     236252    237299    339731    319268    277251    348049    307898    319338    231496    223124    292667    252573    243501    287223    310205    288341
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254700 n_act=773 n_pre=757 n_req=2017 n_rd=7256 n_write=203 bw_util=0.002382
n_activity=42000 dram_eff=0.3552
bk0: 452a 6260790i bk1: 448a 6260370i bk2: 416a 6260416i bk3: 416a 6260280i bk4: 384a 6260510i bk5: 384a 6260644i bk6: 404a 6260401i bk7: 404a 6260604i bk8: 448a 6260404i bk9: 448a 6260676i bk10: 504a 6260910i bk11: 504a 6260347i bk12: 512a 6260091i bk13: 512a 6259803i bk14: 512a 6260213i bk15: 508a 6260166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00690647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254722 n_act=768 n_pre=752 n_req=2008 n_rd=7252 n_write=195 bw_util=0.002378
n_activity=42274 dram_eff=0.3523
bk0: 448a 6260613i bk1: 448a 6260220i bk2: 416a 6260437i bk3: 416a 6260066i bk4: 384a 6260704i bk5: 384a 6260316i bk6: 404a 6260535i bk7: 404a 6260923i bk8: 448a 6260630i bk9: 448a 6260708i bk10: 504a 6260497i bk11: 504a 6260506i bk12: 512a 6260000i bk13: 508a 6260033i bk14: 512a 6260745i bk15: 512a 6260245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00751394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254688 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002382
n_activity=41592 dram_eff=0.3587
bk0: 448a 6260254i bk1: 448a 6259826i bk2: 416a 6260203i bk3: 416a 6260242i bk4: 384a 6260834i bk5: 384a 6260226i bk6: 408a 6260513i bk7: 408a 6260306i bk8: 448a 6260597i bk9: 448a 6260340i bk10: 504a 6260315i bk11: 504a 6260062i bk12: 512a 6259936i bk13: 512a 6259946i bk14: 512a 6260536i bk15: 512a 6260448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0078093
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254711 n_act=773 n_pre=757 n_req=2009 n_rd=7252 n_write=196 bw_util=0.002378
n_activity=41454 dram_eff=0.3593
bk0: 448a 6260619i bk1: 448a 6260248i bk2: 412a 6260488i bk3: 412a 6260292i bk4: 384a 6260846i bk5: 384a 6260421i bk6: 408a 6260443i bk7: 408a 6260306i bk8: 444a 6260348i bk9: 448a 6260714i bk10: 504a 6260191i bk11: 504a 6260268i bk12: 512a 6260441i bk13: 512a 6260246i bk14: 512a 6260502i bk15: 512a 6260292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00595703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254687 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002381
n_activity=42966 dram_eff=0.3472
bk0: 448a 6260505i bk1: 448a 6260563i bk2: 412a 6260863i bk3: 412a 6260581i bk4: 384a 6260735i bk5: 384a 6261062i bk6: 408a 6260758i bk7: 408a 6261016i bk8: 448a 6261162i bk9: 448a 6260885i bk10: 504a 6260527i bk11: 504a 6260652i bk12: 512a 6260326i bk13: 512a 6259813i bk14: 516a 6260673i bk15: 516a 6260329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00447819
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254736 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002383
n_activity=41749 dram_eff=0.3575
bk0: 448a 6260794i bk1: 448a 6260143i bk2: 412a 6260415i bk3: 412a 6260257i bk4: 384a 6260585i bk5: 384a 6260378i bk6: 408a 6260197i bk7: 408a 6260174i bk8: 448a 6261004i bk9: 448a 6260399i bk10: 508a 6260396i bk11: 508a 6259889i bk12: 512a 6259894i bk13: 512a 6259726i bk14: 516a 6260225i bk15: 516a 6259812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00720406
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254629 n_act=804 n_pre=788 n_req=2017 n_rd=7268 n_write=200 bw_util=0.002385
n_activity=42185 dram_eff=0.3541
bk0: 448a 6260021i bk1: 444a 6260024i bk2: 412a 6260271i bk3: 412a 6259763i bk4: 384a 6260355i bk5: 384a 6259876i bk6: 408a 6260284i bk7: 408a 6260262i bk8: 448a 6260537i bk9: 448a 6260066i bk10: 508a 6260021i bk11: 508a 6259971i bk12: 512a 6259772i bk13: 512a 6259309i bk14: 516a 6260121i bk15: 516a 6259774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0103239
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254700 n_act=776 n_pre=760 n_req=2008 n_rd=7260 n_write=193 bw_util=0.00238
n_activity=42485 dram_eff=0.3509
bk0: 448a 6260526i bk1: 444a 6260458i bk2: 412a 6260563i bk3: 412a 6260326i bk4: 384a 6260948i bk5: 384a 6260559i bk6: 408a 6260595i bk7: 408a 6260023i bk8: 448a 6260366i bk9: 448a 6260691i bk10: 508a 6260348i bk11: 508a 6260274i bk12: 512a 6259847i bk13: 512a 6259714i bk14: 512a 6260623i bk15: 512a 6260731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00672639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254639 n_act=800 n_pre=784 n_req=2018 n_rd=7264 n_write=202 bw_util=0.002384
n_activity=42917 dram_eff=0.3479
bk0: 448a 6260294i bk1: 448a 6260178i bk2: 408a 6260524i bk3: 412a 6259993i bk4: 384a 6260559i bk5: 384a 6260126i bk6: 408a 6260231i bk7: 408a 6260203i bk8: 448a 6259913i bk9: 448a 6260219i bk10: 508a 6260177i bk11: 508a 6260074i bk12: 516a 6260014i bk13: 512a 6259425i bk14: 512a 6260522i bk15: 512a 6260311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00944156
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254679 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002381
n_activity=42388 dram_eff=0.3518
bk0: 448a 6260505i bk1: 448a 6260627i bk2: 412a 6260513i bk3: 412a 6260413i bk4: 384a 6260708i bk5: 384a 6260342i bk6: 408a 6260696i bk7: 408a 6260138i bk8: 448a 6260406i bk9: 448a 6260445i bk10: 508a 6260172i bk11: 508a 6259933i bk12: 512a 6259873i bk13: 512a 6259786i bk14: 512a 6260355i bk15: 512a 6260283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00753342
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6263689 n_nop=6254683 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.00238
n_activity=42084 dram_eff=0.3542
bk0: 448a 6260765i bk1: 448a 6260420i bk2: 412a 6260490i bk3: 412a 6260242i bk4: 384a 6260659i bk5: 384a 6260420i bk6: 408a 6260373i bk7: 408a 6260423i bk8: 448a 6260323i bk9: 448a 6260328i bk10: 508a 6260322i bk11: 508a 6260898i bk12: 512a 6259887i bk13: 512a 6259569i bk14: 512a 6260490i bk15: 512a 6260248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00607964

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43506, Miss = 908, Miss_rate = 0.021, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 44537, Miss = 908, Miss_rate = 0.020, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 43219, Miss = 909, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 43487, Miss = 909, Miss_rate = 0.021, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 51390, Miss = 908, Miss_rate = 0.018, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[17]: Access = 43613, Miss = 908, Miss_rate = 0.021, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 44110, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3652
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283212
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.1595
	minimum = 6
	maximum = 586
Network latency average = 35.9031
	minimum = 6
	maximum = 338
Slowest packet = 1928608
Flit latency average = 44.6219
	minimum = 6
	maximum = 337
Slowest flit = 3327080
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00549887
	minimum = 0.00429599 (at node 0)
	maximum = 0.0324885 (at node 44)
Accepted packet rate average = 0.00549887
	minimum = 0.00429599 (at node 0)
	maximum = 0.0324885 (at node 44)
Injected flit rate average = 0.00824831
	minimum = 0.00617549 (at node 38)
	maximum = 0.0337236 (at node 44)
Accepted flit rate average= 0.00824831
	minimum = 0.00515519 (at node 0)
	maximum = 0.0637418 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.9381 (14 samples)
	minimum = 6 (14 samples)
	maximum = 339.357 (14 samples)
Network latency average = 19.6185 (14 samples)
	minimum = 6 (14 samples)
	maximum = 231.643 (14 samples)
Flit latency average = 21.4902 (14 samples)
	minimum = 6 (14 samples)
	maximum = 230.929 (14 samples)
Fragmentation average = 0.00369733 (14 samples)
	minimum = 0 (14 samples)
	maximum = 72.6429 (14 samples)
Injected packet rate average = 0.010412 (14 samples)
	minimum = 0.00766551 (14 samples)
	maximum = 0.0270057 (14 samples)
Accepted packet rate average = 0.010412 (14 samples)
	minimum = 0.00766551 (14 samples)
	maximum = 0.0270057 (14 samples)
Injected flit rate average = 0.0160555 (14 samples)
	minimum = 0.00881962 (14 samples)
	maximum = 0.0384187 (14 samples)
Accepted flit rate average = 0.0160555 (14 samples)
	minimum = 0.0119107 (14 samples)
	maximum = 0.0478932 (14 samples)
Injected packet size average = 1.54203 (14 samples)
Accepted packet size average = 1.54203 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 1 min, 45 sec (14505 sec)
gpgpu_simulation_rate = 1564 (inst/sec)
gpgpu_simulation_rate = 449 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 459466
gpu_sim_insn = 2978170
gpu_ipc =       6.4818
gpu_tot_sim_cycle = 7203048
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       3.5632
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 452347
gpu_stall_icnt2sh    = 1547331
partiton_reqs_in_parallel = 9951180
partiton_reqs_in_parallel_total    = 73917149
partiton_level_parallism =      21.6581
partiton_level_parallism_total  =      11.6434
partiton_reqs_in_parallel_util = 9951180
partiton_reqs_in_parallel_util_total    = 73917149
gpu_sim_cycle_parition_util = 458671
gpu_tot_sim_cycle_parition_util    = 3373057
partiton_level_parallism_util =      21.6957
partiton_level_parallism_util_total  =      21.8879
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      40.0556 GB/Sec
L2_BW_total  =      15.3620 GB/Sec
gpu_total_sim_rate=1554

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184179
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1790, 1742, 1973, 1990, 1737, 1794, 1997, 1911, 2054, 1735, 1832, 2030, 1914, 2329, 1728, 1921, 1875, 1329, 1663, 1553, 1520, 1407, 1754, 1555, 1192, 1225, 1470, 1355, 1456, 1422, 1282, 1426, 1269, 1204, 1433, 1164, 1181, 1624, 1223, 1678, 1225, 1104, 1354, 1224, 1300, 1140, 835, 1140, 1243, 1194, 1209, 1129, 1025, 1356, 1454, 1236, 1349, 1113, 1036, 1150, 1017, 1367, 1224, 1589, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 1977818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1951565
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21367
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1638783	W0_Idle:13269989	W0_Scoreboard:148986691	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6237 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 7200350 
mrq_lat_table:17314 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	976429 	141159 	5759 	3902 	1783 	2591 	5321 	5540 	2874 	3029 	7200 	9072 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	627508 	88337 	173629 	88457 	66748 	67474 	9021 	3716 	2693 	1676 	2594 	5311 	5551 	2810 	3029 	7205 	9067 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	359053 	216294 	242560 	45004 	10757 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	215577 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4772 	92 	52 	23 	47 	109 	236 	318 	408 	265 	105 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.440678 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.152174  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.461539  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.537037  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.509804  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.619048  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22127/8578 = 2.579506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       103       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     340601    322047    332437    332000    408204    445020    359393    326083    242121    267868    320625    351947    311692    349495    350351    345009
dram[1]:     293374    332949    301438    353155    402436    433546    316184    351758    250286    236365    336309    325632    331763    333935    328495    371904
dram[2]:     333992    305349    315295    327486    477492    397035    369808    315392    263863    265455    385261    377537    351614    323063    351147    340429
dram[3]:     304272    304442    349483    354171    426274    435276    351473    285647    245636    238234    428184    394569    335337    338859    333841    330780
dram[4]:     321071    359888    362127    363432    371832    420739    288442    333427    244017    274335    329526    365092    299800    309483    319327    328497
dram[5]:     320397    329353    332750    359275    369617    424618    295382    294582    227116    259144    380354    341752    323441    253330    343641    342526
dram[6]:     304035    326740    363587    370756    388711    395229    329866    336278    255147    237139    306060    318784    344450    299923    347958    352790
dram[7]:     325542    338774    354265    315193    433750    357217    277707    304824    285868    268194    344500    365534    315309    309948    350617    354825
dram[8]:     297805    325320    355890    351130    372430    392705    300808    331294    280266    265780    307440    375906    295111    313648    338820    302792
dram[9]:     330592    306510    364973    329052    411049    426018    317952    309184    258114    264515    328443    314007    298316    306968    318413    344547
dram[10]:     287473    289146    360180    343584    327174    385549    332608    341538    265747    255296    335929    295320    276569    326585    366795    357213
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107854 n_act=774 n_pre=758 n_req=2018 n_rd=7260 n_write=203 bw_util=0.002097
n_activity=42052 dram_eff=0.3549
bk0: 452a 7113949i bk1: 448a 7113529i bk2: 416a 7113575i bk3: 416a 7113439i bk4: 384a 7113669i bk5: 384a 7113803i bk6: 404a 7113560i bk7: 404a 7113764i bk8: 448a 7113564i bk9: 448a 7113837i bk10: 504a 7114071i bk11: 504a 7113508i bk12: 512a 7113252i bk13: 512a 7112964i bk14: 512a 7113374i bk15: 512a 7113295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00607853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107876 n_act=769 n_pre=753 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002094
n_activity=42326 dram_eff=0.3521
bk0: 448a 7113772i bk1: 448a 7113379i bk2: 416a 7113596i bk3: 416a 7113225i bk4: 384a 7113863i bk5: 384a 7113476i bk6: 404a 7113695i bk7: 404a 7114084i bk8: 448a 7113791i bk9: 448a 7113869i bk10: 504a 7113658i bk11: 504a 7113667i bk12: 512a 7113161i bk13: 512a 7113162i bk14: 512a 7113904i bk15: 512a 7113404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00661318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107848 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002096
n_activity=41592 dram_eff=0.3587
bk0: 448a 7113414i bk1: 448a 7112986i bk2: 416a 7113363i bk3: 416a 7113402i bk4: 384a 7113994i bk5: 384a 7113386i bk6: 408a 7113673i bk7: 408a 7113466i bk8: 448a 7113757i bk9: 448a 7113500i bk10: 504a 7113475i bk11: 504a 7113222i bk12: 512a 7113096i bk13: 512a 7113106i bk14: 512a 7113696i bk15: 512a 7113608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00687313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107865 n_act=774 n_pre=758 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002094
n_activity=41506 dram_eff=0.3591
bk0: 448a 7113779i bk1: 448a 7113408i bk2: 412a 7113649i bk3: 412a 7113453i bk4: 384a 7114007i bk5: 384a 7113582i bk6: 408a 7113604i bk7: 408a 7113467i bk8: 448a 7113477i bk9: 448a 7113873i bk10: 504a 7113350i bk11: 504a 7113427i bk12: 512a 7113600i bk13: 512a 7113405i bk14: 512a 7113661i bk15: 512a 7113451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00524291
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107847 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002096
n_activity=42966 dram_eff=0.3472
bk0: 448a 7113665i bk1: 448a 7113723i bk2: 412a 7114023i bk3: 412a 7113741i bk4: 384a 7113895i bk5: 384a 7114222i bk6: 408a 7113918i bk7: 408a 7114176i bk8: 448a 7114322i bk9: 448a 7114045i bk10: 504a 7113687i bk11: 504a 7113812i bk12: 512a 7113486i bk13: 512a 7112973i bk14: 516a 7113833i bk15: 516a 7113489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00394135
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107896 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002097
n_activity=41749 dram_eff=0.3575
bk0: 448a 7113954i bk1: 448a 7113303i bk2: 412a 7113575i bk3: 412a 7113417i bk4: 384a 7113745i bk5: 384a 7113538i bk6: 408a 7113357i bk7: 408a 7113334i bk8: 448a 7114164i bk9: 448a 7113559i bk10: 508a 7113556i bk11: 508a 7113049i bk12: 512a 7113054i bk13: 512a 7112886i bk14: 516a 7113385i bk15: 516a 7112972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00634045
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107783 n_act=805 n_pre=789 n_req=2018 n_rd=7272 n_write=200 bw_util=0.0021
n_activity=42237 dram_eff=0.3538
bk0: 448a 7113182i bk1: 448a 7113153i bk2: 412a 7113430i bk3: 412a 7112922i bk4: 384a 7113514i bk5: 384a 7113035i bk6: 408a 7113444i bk7: 408a 7113422i bk8: 448a 7113697i bk9: 448a 7113226i bk10: 508a 7113181i bk11: 508a 7113131i bk12: 512a 7112932i bk13: 512a 7112469i bk14: 516a 7113282i bk15: 516a 7112935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00908632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107856 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002096
n_activity=42503 dram_eff=0.3509
bk0: 448a 7113686i bk1: 448a 7113611i bk2: 412a 7113723i bk3: 412a 7113486i bk4: 384a 7114108i bk5: 384a 7113719i bk6: 408a 7113755i bk7: 408a 7113183i bk8: 448a 7113526i bk9: 448a 7113851i bk10: 508a 7113508i bk11: 508a 7113434i bk12: 512a 7113007i bk13: 512a 7112874i bk14: 512a 7113783i bk15: 512a 7113891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00592004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107795 n_act=800 n_pre=784 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002099
n_activity=42935 dram_eff=0.348
bk0: 448a 7113454i bk1: 448a 7113338i bk2: 412a 7113677i bk3: 412a 7113153i bk4: 384a 7113719i bk5: 384a 7113286i bk6: 408a 7113391i bk7: 408a 7113363i bk8: 448a 7113073i bk9: 448a 7113379i bk10: 508a 7113337i bk11: 508a 7113234i bk12: 516a 7113174i bk13: 512a 7112585i bk14: 512a 7113682i bk15: 512a 7113471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00830972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107839 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002095
n_activity=42388 dram_eff=0.3518
bk0: 448a 7113665i bk1: 448a 7113787i bk2: 412a 7113673i bk3: 412a 7113573i bk4: 384a 7113868i bk5: 384a 7113502i bk6: 408a 7113856i bk7: 408a 7113298i bk8: 448a 7113566i bk9: 448a 7113605i bk10: 508a 7113332i bk11: 508a 7113093i bk12: 512a 7113033i bk13: 512a 7112946i bk14: 512a 7113515i bk15: 512a 7113443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00663032
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7116849 n_nop=7107843 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002095
n_activity=42084 dram_eff=0.3542
bk0: 448a 7113925i bk1: 448a 7113580i bk2: 412a 7113650i bk3: 412a 7113402i bk4: 384a 7113819i bk5: 384a 7113580i bk6: 408a 7113533i bk7: 408a 7113583i bk8: 448a 7113483i bk9: 448a 7113488i bk10: 508a 7113482i bk11: 508a 7114058i bk12: 512a 7113047i bk13: 512a 7112729i bk14: 512a 7113650i bk15: 512a 7113408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00535082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52353, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 53462, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 52121, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52376, Miss = 909, Miss_rate = 0.017, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 60180, Miss = 909, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 52501, Miss = 908, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 52840, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289570
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.4311
	minimum = 6
	maximum = 832
Network latency average = 30.4803
	minimum = 6
	maximum = 666
Slowest packet = 1956442
Flit latency average = 24.6883
	minimum = 6
	maximum = 666
Slowest flit = 3370015
Fragmentation average = 0.0143637
	minimum = 0
	maximum = 494
Injected packet rate average = 0.008452
	minimum = 0.00616369 (at node 16)
	maximum = 0.00977332 (at node 34)
Accepted packet rate average = 0.008452
	minimum = 0.00616369 (at node 16)
	maximum = 0.00977332 (at node 34)
Injected flit rate average = 0.0145429
	minimum = 0.00637916 (at node 16)
	maximum = 0.0236264 (at node 30)
Accepted flit rate average= 0.0145429
	minimum = 0.00965253 (at node 49)
	maximum = 0.021167 (at node 5)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.371 (15 samples)
	minimum = 6 (15 samples)
	maximum = 372.2 (15 samples)
Network latency average = 20.3426 (15 samples)
	minimum = 6 (15 samples)
	maximum = 260.6 (15 samples)
Flit latency average = 21.7034 (15 samples)
	minimum = 6 (15 samples)
	maximum = 259.933 (15 samples)
Fragmentation average = 0.00440842 (15 samples)
	minimum = 0 (15 samples)
	maximum = 100.733 (15 samples)
Injected packet rate average = 0.0102813 (15 samples)
	minimum = 0.00756539 (15 samples)
	maximum = 0.0258568 (15 samples)
Accepted packet rate average = 0.0102813 (15 samples)
	minimum = 0.00756539 (15 samples)
	maximum = 0.0258568 (15 samples)
Injected flit rate average = 0.0159547 (15 samples)
	minimum = 0.00865693 (15 samples)
	maximum = 0.0374326 (15 samples)
Accepted flit rate average = 0.0159547 (15 samples)
	minimum = 0.0117601 (15 samples)
	maximum = 0.0461114 (15 samples)
Injected packet size average = 1.55182 (15 samples)
Accepted packet size average = 1.55182 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 35 min, 7 sec (16507 sec)
gpgpu_simulation_rate = 1554 (inst/sec)
gpgpu_simulation_rate = 436 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 37220
gpu_sim_insn = 1122762
gpu_ipc =      30.1656
gpu_tot_sim_cycle = 7462418
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       3.5898
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 452347
gpu_stall_icnt2sh    = 1547336
partiton_reqs_in_parallel = 818840
partiton_reqs_in_parallel_total    = 83868329
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3485
partiton_reqs_in_parallel_util = 818840
partiton_reqs_in_parallel_util_total    = 83868329
gpu_sim_cycle_parition_util = 37220
gpu_tot_sim_cycle_parition_util    = 3831728
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8889
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      12.4375 GB/Sec
L2_BW_total  =      14.8901 GB/Sec
gpu_total_sim_rate=1609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1811, 1763, 1994, 2026, 1758, 1830, 2033, 1932, 2075, 1771, 1868, 2051, 1935, 2350, 1764, 1942, 1911, 1350, 1684, 1589, 1556, 1428, 1775, 1576, 1213, 1261, 1491, 1376, 1492, 1443, 1303, 1462, 1290, 1240, 1454, 1200, 1202, 1660, 1244, 1699, 1246, 1140, 1375, 1245, 1336, 1161, 856, 1161, 1264, 1215, 1245, 1150, 1061, 1377, 1490, 1257, 1385, 1134, 1057, 1171, 1038, 1388, 1260, 1610, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 1997072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1970819
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21367
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665087	W0_Idle:15065808	W0_Scoreboard:149004495	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6220 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 7462417 
mrq_lat_table:17314 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	980269 	141584 	5759 	3902 	1828 	2677 	5444 	5813 	2966 	3029 	7200 	9072 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	629761 	88446 	173688 	88725 	67830 	67968 	9021 	3716 	2697 	1717 	2680 	5434 	5824 	2902 	3029 	7205 	9067 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	360811 	216579 	242565 	45004 	10757 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	218413 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4779 	92 	52 	23 	48 	111 	239 	325 	409 	265 	105 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.440678 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.152174  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.461539  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.537037  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.509804  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.619048  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22127/8578 = 2.579506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       103       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     341077    322498    337256    335701    408326    445140    359499    326193    242160    267901    320627    351952    311692    349495    350351    345009
dram[1]:     293785    333382    306002    355178    402546    433674    316287    351869    250317    236399    336313    325634    331763    333935    328495    371904
dram[2]:     334389    305720    320312    332225    477617    397158    369901    315493    263907    265475    385267    377538    351614    323063    351147    340429
dram[3]:     304682    305281    353175    358461    426400    435406    351570    285739    245673    238275    428188    394571    335337    338859    333841    330780
dram[4]:     321318    360791    365573    367730    371960    420849    288541    333516    244057    274379    329528    365097    299800    309483    319327    328497
dram[5]:     320742    329985    338815    363211    369752    424737    295484    294682    227151    259178    380357    341754    323441    253330    343641    342526
dram[6]:     304400    327122    367717    375028    388825    395349    329958    336372    255189    237175    306061    318784    344450    299923    347958    352790
dram[7]:     325931    339536    358843    316993    433871    357351    277794    304915    285908    268211    344502    365536    315309    309948    350617    354825
dram[8]:     298723    326049    360729    356892    372556    392833    300914    331381    280313    265816    307440    375906    296123    313648    338820    302792
dram[9]:     331063    307306    369917    334090    411152    426150    318048    309277    258145    264548    328446    314010    298316    306968    318413    344547
dram[10]:     288437    290003    364649    348455    327308    385674    332701    341631    265776    255332    335930    295320    276569    326585    366795    357213
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176965 n_act=774 n_pre=758 n_req=2018 n_rd=7260 n_write=203 bw_util=0.002077
n_activity=42052 dram_eff=0.3549
bk0: 452a 7183060i bk1: 448a 7182640i bk2: 416a 7182686i bk3: 416a 7182550i bk4: 384a 7182780i bk5: 384a 7182914i bk6: 404a 7182671i bk7: 404a 7182875i bk8: 448a 7182675i bk9: 448a 7182948i bk10: 504a 7183182i bk11: 504a 7182619i bk12: 512a 7182363i bk13: 512a 7182075i bk14: 512a 7182485i bk15: 512a 7182406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00602007
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176987 n_act=769 n_pre=753 n_req=2009 n_rd=7256 n_write=195 bw_util=0.002074
n_activity=42326 dram_eff=0.3521
bk0: 448a 7182883i bk1: 448a 7182490i bk2: 416a 7182707i bk3: 416a 7182336i bk4: 384a 7182974i bk5: 384a 7182587i bk6: 404a 7182806i bk7: 404a 7183195i bk8: 448a 7182902i bk9: 448a 7182980i bk10: 504a 7182769i bk11: 504a 7182778i bk12: 512a 7182272i bk13: 512a 7182273i bk14: 512a 7183015i bk15: 512a 7182515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00654958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176959 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002076
n_activity=41592 dram_eff=0.3587
bk0: 448a 7182525i bk1: 448a 7182097i bk2: 416a 7182474i bk3: 416a 7182513i bk4: 384a 7183105i bk5: 384a 7182497i bk6: 408a 7182784i bk7: 408a 7182577i bk8: 448a 7182868i bk9: 448a 7182611i bk10: 504a 7182586i bk11: 504a 7182333i bk12: 512a 7182207i bk13: 512a 7182217i bk14: 512a 7182807i bk15: 512a 7182719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00680702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176976 n_act=774 n_pre=758 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002074
n_activity=41506 dram_eff=0.3591
bk0: 448a 7182890i bk1: 448a 7182519i bk2: 412a 7182760i bk3: 412a 7182564i bk4: 384a 7183118i bk5: 384a 7182693i bk6: 408a 7182715i bk7: 408a 7182578i bk8: 448a 7182588i bk9: 448a 7182984i bk10: 504a 7182461i bk11: 504a 7182538i bk12: 512a 7182711i bk13: 512a 7182516i bk14: 512a 7182772i bk15: 512a 7182562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00519249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176958 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002076
n_activity=42966 dram_eff=0.3472
bk0: 448a 7182776i bk1: 448a 7182834i bk2: 412a 7183134i bk3: 412a 7182852i bk4: 384a 7183006i bk5: 384a 7183333i bk6: 408a 7183029i bk7: 408a 7183287i bk8: 448a 7183433i bk9: 448a 7183156i bk10: 504a 7182798i bk11: 504a 7182923i bk12: 512a 7182597i bk13: 512a 7182084i bk14: 516a 7182944i bk15: 516a 7182600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00390345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7177007 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.002077
n_activity=41749 dram_eff=0.3575
bk0: 448a 7183065i bk1: 448a 7182414i bk2: 412a 7182686i bk3: 412a 7182528i bk4: 384a 7182856i bk5: 384a 7182649i bk6: 408a 7182468i bk7: 408a 7182445i bk8: 448a 7183275i bk9: 448a 7182670i bk10: 508a 7182667i bk11: 508a 7182160i bk12: 512a 7182165i bk13: 512a 7181997i bk14: 516a 7182496i bk15: 516a 7182083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00627947
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176894 n_act=805 n_pre=789 n_req=2018 n_rd=7272 n_write=200 bw_util=0.00208
n_activity=42237 dram_eff=0.3538
bk0: 448a 7182293i bk1: 448a 7182264i bk2: 412a 7182541i bk3: 412a 7182033i bk4: 384a 7182625i bk5: 384a 7182146i bk6: 408a 7182555i bk7: 408a 7182533i bk8: 448a 7182808i bk9: 448a 7182337i bk10: 508a 7182292i bk11: 508a 7182242i bk12: 512a 7182043i bk13: 512a 7181580i bk14: 516a 7182393i bk15: 516a 7182046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00899894
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176967 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.002075
n_activity=42503 dram_eff=0.3509
bk0: 448a 7182797i bk1: 448a 7182722i bk2: 412a 7182834i bk3: 412a 7182597i bk4: 384a 7183219i bk5: 384a 7182830i bk6: 408a 7182866i bk7: 408a 7182294i bk8: 448a 7182637i bk9: 448a 7182962i bk10: 508a 7182619i bk11: 508a 7182545i bk12: 512a 7182118i bk13: 512a 7181985i bk14: 512a 7182894i bk15: 512a 7183002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0058631
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176906 n_act=800 n_pre=784 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002079
n_activity=42935 dram_eff=0.348
bk0: 448a 7182565i bk1: 448a 7182449i bk2: 412a 7182788i bk3: 412a 7182264i bk4: 384a 7182830i bk5: 384a 7182397i bk6: 408a 7182502i bk7: 408a 7182474i bk8: 448a 7182184i bk9: 448a 7182490i bk10: 508a 7182448i bk11: 508a 7182345i bk12: 516a 7182285i bk13: 512a 7181696i bk14: 512a 7182793i bk15: 512a 7182582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0082298
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176950 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.002075
n_activity=42388 dram_eff=0.3518
bk0: 448a 7182776i bk1: 448a 7182898i bk2: 412a 7182784i bk3: 412a 7182684i bk4: 384a 7182979i bk5: 384a 7182613i bk6: 408a 7182967i bk7: 408a 7182409i bk8: 448a 7182677i bk9: 448a 7182716i bk10: 508a 7182443i bk11: 508a 7182204i bk12: 512a 7182144i bk13: 512a 7182057i bk14: 512a 7182626i bk15: 512a 7182554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00656655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7185960 n_nop=7176954 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.002075
n_activity=42084 dram_eff=0.3542
bk0: 448a 7183036i bk1: 448a 7182691i bk2: 412a 7182761i bk3: 412a 7182513i bk4: 384a 7182930i bk5: 384a 7182691i bk6: 408a 7182644i bk7: 408a 7182694i bk8: 448a 7182594i bk9: 448a 7182599i bk10: 508a 7182593i bk11: 508a 7183169i bk12: 512a 7182158i bk13: 512a 7181840i bk14: 512a 7182761i bk15: 512a 7182519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00529936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52554, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 53650, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 52314, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61083, Miss = 909, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 52694, Miss = 908, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53033, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.82
	minimum = 6
	maximum = 498
Network latency average = 26.9138
	minimum = 6
	maximum = 335
Slowest packet = 2337452
Flit latency average = 31.491
	minimum = 6
	maximum = 334
Slowest flit = 4024616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00262447
	minimum = 0.00177329 (at node 8)
	maximum = 0.0121309 (at node 44)
Accepted packet rate average = 0.00262447
	minimum = 0.00177329 (at node 8)
	maximum = 0.0121309 (at node 44)
Injected flit rate average = 0.0039367
	minimum = 0.0026868 (at node 8)
	maximum = 0.0133668 (at node 44)
Accepted flit rate average= 0.0039367
	minimum = 0.00263306 (at node 8)
	maximum = 0.0230259 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.2741 (16 samples)
	minimum = 6 (16 samples)
	maximum = 380.062 (16 samples)
Network latency average = 20.7533 (16 samples)
	minimum = 6 (16 samples)
	maximum = 265.25 (16 samples)
Flit latency average = 22.3151 (16 samples)
	minimum = 6 (16 samples)
	maximum = 264.562 (16 samples)
Fragmentation average = 0.0041329 (16 samples)
	minimum = 0 (16 samples)
	maximum = 94.4375 (16 samples)
Injected packet rate average = 0.00980274 (16 samples)
	minimum = 0.00720338 (16 samples)
	maximum = 0.024999 (16 samples)
Accepted packet rate average = 0.00980274 (16 samples)
	minimum = 0.00720338 (16 samples)
	maximum = 0.024999 (16 samples)
Injected flit rate average = 0.0152036 (16 samples)
	minimum = 0.00828379 (16 samples)
	maximum = 0.0359284 (16 samples)
Accepted flit rate average = 0.0152036 (16 samples)
	minimum = 0.0111897 (16 samples)
	maximum = 0.0446686 (16 samples)
Injected packet size average = 1.55095 (16 samples)
Accepted packet size average = 1.55095 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 37 min, 29 sec (16649 sec)
gpgpu_simulation_rate = 1609 (inst/sec)
gpgpu_simulation_rate = 448 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 257555
gpu_sim_insn = 1288129
gpu_ipc =       5.0014
gpu_tot_sim_cycle = 7947195
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       3.5329
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 452347
gpu_stall_icnt2sh    = 1547336
partiton_reqs_in_parallel = 5666210
partiton_reqs_in_parallel_total    = 84687169
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3692
partiton_reqs_in_parallel_util = 5666210
partiton_reqs_in_parallel_util_total    = 84687169
gpu_sim_cycle_parition_util = 257555
gpu_tot_sim_cycle_parition_util    = 3868948
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8959
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       3.2279 GB/Sec
L2_BW_total  =      14.0864 GB/Sec
gpu_total_sim_rate=1618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1834, 1786, 2017, 2118, 1851, 1908, 2111, 2025, 2098, 1794, 1891, 2074, 1958, 2373, 1842, 1965, 1974, 1413, 1807, 1667, 1579, 1451, 1868, 1654, 1236, 1284, 1514, 1399, 1515, 1466, 1326, 1485, 1398, 1263, 1517, 1223, 1225, 1683, 1322, 1722, 1269, 1163, 1398, 1308, 1414, 1184, 879, 1239, 1342, 1308, 1268, 1173, 1084, 1400, 1513, 1280, 1478, 1197, 1080, 1194, 1061, 1411, 1283, 1633, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 1997761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1971508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21367
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1671547	W0_Idle:15771024	W0_Scoreboard:156944093	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6199 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 7914877 
mrq_lat_table:17314 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	988758 	141584 	5759 	3902 	1834 	2688 	5461 	5847 	3021 	3087 	7301 	9072 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	636094 	88498 	173688 	88725 	69934 	67968 	9021 	3716 	2697 	1723 	2691 	5451 	5858 	2957 	3087 	7306 	9067 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368589 	216848 	242566 	45004 	10757 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	219136 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4953 	92 	52 	23 	49 	114 	244 	343 	441 	291 	119 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.440678 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.152174  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.461539  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.537037  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.509804  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.619048  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22127/8578 = 2.579506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       103       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     341328    328112    338841    338632    408367    445195    361715    326247    244564    268342    323058    352183    313055    349526    351683    345892
dram[1]:     296480    337926    306165    359442    402622    433724    317312    353723    250787    236890    336476    326457    332477    333967    329422    374432
dram[2]:     337734    306304    320826    335131    479780    398633    369967    318621    263985    266576    385346    378760    353915    323797    352078    340673
dram[3]:     306676    307884    354649    359243    427782    435448    352566    286611    246733    238372    428225    394605    335369    338938    334871    332252
dram[4]:     323424    361537    367394    371958    374113    420903    288986    335845    244516    276840    329658    365129    299826    309628    319803    330945
dram[5]:     322261    332202    340700    366014    369808    424810    295540    294722    227251    259273    381546    342516    323592    254851    343941    343561
dram[6]:     304455    329325    370237    376563    390968    395382    330427    338169    258171    237633    310368    322457    344785    300808    349118    355046
dram[7]:     328240    342583    360381    318042    433922    357393    280112    306550    285987    270826    345654    369153    315736    311355    351938    354845
dram[8]:     301633    326963    364855    357407    372607    396451    301384    333343    280393    269147    310905    378489    296147    314618    340218    303465
dram[9]:     335272    308588    372832    335615    411188    426213    319998    311095    258235    266150    328625    315170    298466    308369    318423    344798
dram[10]:     288788    291512    365795    348614    328115    385706    332750    344505    265862    258153    337259    297617    276756    327825    367695    357275
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655206 n_act=774 n_pre=758 n_req=2018 n_rd=7260 n_write=203 bw_util=0.001947
n_activity=42052 dram_eff=0.3549
bk0: 452a 7661301i bk1: 448a 7660881i bk2: 416a 7660927i bk3: 416a 7660791i bk4: 384a 7661021i bk5: 384a 7661155i bk6: 404a 7660912i bk7: 404a 7661116i bk8: 448a 7660916i bk9: 448a 7661189i bk10: 504a 7661423i bk11: 504a 7660860i bk12: 512a 7660604i bk13: 512a 7660316i bk14: 512a 7660726i bk15: 512a 7660647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00564442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655228 n_act=769 n_pre=753 n_req=2009 n_rd=7256 n_write=195 bw_util=0.001944
n_activity=42326 dram_eff=0.3521
bk0: 448a 7661124i bk1: 448a 7660731i bk2: 416a 7660948i bk3: 416a 7660577i bk4: 384a 7661215i bk5: 384a 7660828i bk6: 404a 7661047i bk7: 404a 7661436i bk8: 448a 7661143i bk9: 448a 7661221i bk10: 504a 7661010i bk11: 504a 7661019i bk12: 512a 7660513i bk13: 512a 7660514i bk14: 512a 7661256i bk15: 512a 7660756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00614089
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655200 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.001946
n_activity=41592 dram_eff=0.3587
bk0: 448a 7660766i bk1: 448a 7660338i bk2: 416a 7660715i bk3: 416a 7660754i bk4: 384a 7661346i bk5: 384a 7660738i bk6: 408a 7661025i bk7: 408a 7660818i bk8: 448a 7661109i bk9: 448a 7660852i bk10: 504a 7660827i bk11: 504a 7660574i bk12: 512a 7660448i bk13: 512a 7660458i bk14: 512a 7661048i bk15: 512a 7660960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00638227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655217 n_act=774 n_pre=758 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001945
n_activity=41506 dram_eff=0.3591
bk0: 448a 7661131i bk1: 448a 7660760i bk2: 412a 7661001i bk3: 412a 7660805i bk4: 384a 7661359i bk5: 384a 7660934i bk6: 408a 7660956i bk7: 408a 7660819i bk8: 448a 7660829i bk9: 448a 7661225i bk10: 504a 7660702i bk11: 504a 7660779i bk12: 512a 7660952i bk13: 512a 7660757i bk14: 512a 7661013i bk15: 512a 7660803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00486848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655199 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001946
n_activity=42966 dram_eff=0.3472
bk0: 448a 7661017i bk1: 448a 7661075i bk2: 412a 7661375i bk3: 412a 7661093i bk4: 384a 7661247i bk5: 384a 7661574i bk6: 408a 7661270i bk7: 408a 7661528i bk8: 448a 7661674i bk9: 448a 7661397i bk10: 504a 7661039i bk11: 504a 7661164i bk12: 512a 7660838i bk13: 512a 7660325i bk14: 516a 7661185i bk15: 516a 7660841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00365987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655248 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.001947
n_activity=41749 dram_eff=0.3575
bk0: 448a 7661306i bk1: 448a 7660655i bk2: 412a 7660927i bk3: 412a 7660769i bk4: 384a 7661097i bk5: 384a 7660890i bk6: 408a 7660709i bk7: 408a 7660686i bk8: 448a 7661516i bk9: 448a 7660911i bk10: 508a 7660908i bk11: 508a 7660401i bk12: 512a 7660406i bk13: 512a 7660238i bk14: 516a 7660737i bk15: 516a 7660324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00588763
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655135 n_act=805 n_pre=789 n_req=2018 n_rd=7272 n_write=200 bw_util=0.00195
n_activity=42237 dram_eff=0.3538
bk0: 448a 7660534i bk1: 448a 7660505i bk2: 412a 7660782i bk3: 412a 7660274i bk4: 384a 7660866i bk5: 384a 7660387i bk6: 408a 7660796i bk7: 408a 7660774i bk8: 448a 7661049i bk9: 448a 7660578i bk10: 508a 7660533i bk11: 508a 7660483i bk12: 512a 7660284i bk13: 512a 7659821i bk14: 516a 7660634i bk15: 516a 7660287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00843741
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655208 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.001946
n_activity=42503 dram_eff=0.3509
bk0: 448a 7661038i bk1: 448a 7660963i bk2: 412a 7661075i bk3: 412a 7660838i bk4: 384a 7661460i bk5: 384a 7661071i bk6: 408a 7661107i bk7: 408a 7660535i bk8: 448a 7660878i bk9: 448a 7661203i bk10: 508a 7660860i bk11: 508a 7660786i bk12: 512a 7660359i bk13: 512a 7660226i bk14: 512a 7661135i bk15: 512a 7661243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00549725
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655147 n_act=800 n_pre=784 n_req=2019 n_rd=7268 n_write=202 bw_util=0.001949
n_activity=42935 dram_eff=0.348
bk0: 448a 7660806i bk1: 448a 7660690i bk2: 412a 7661029i bk3: 412a 7660505i bk4: 384a 7661071i bk5: 384a 7660638i bk6: 408a 7660743i bk7: 408a 7660715i bk8: 448a 7660425i bk9: 448a 7660731i bk10: 508a 7660689i bk11: 508a 7660586i bk12: 516a 7660526i bk13: 512a 7659937i bk14: 512a 7661034i bk15: 512a 7660823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00771626
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655191 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.001946
n_activity=42388 dram_eff=0.3518
bk0: 448a 7661017i bk1: 448a 7661139i bk2: 412a 7661025i bk3: 412a 7660925i bk4: 384a 7661220i bk5: 384a 7660854i bk6: 408a 7661208i bk7: 408a 7660650i bk8: 448a 7660918i bk9: 448a 7660957i bk10: 508a 7660684i bk11: 508a 7660445i bk12: 512a 7660385i bk13: 512a 7660298i bk14: 512a 7660867i bk15: 512a 7660795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00615681
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7664201 n_nop=7655195 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.001945
n_activity=42084 dram_eff=0.3542
bk0: 448a 7661277i bk1: 448a 7660932i bk2: 412a 7661002i bk3: 412a 7660754i bk4: 384a 7661171i bk5: 384a 7660932i bk6: 408a 7660885i bk7: 408a 7660935i bk8: 448a 7660835i bk9: 448a 7660840i bk10: 508a 7660834i bk11: 508a 7661410i bk12: 512a 7660399i bk13: 512a 7660081i bk14: 512a 7661002i bk15: 512a 7660760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00496869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52946, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 54067, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 52702, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52976, Miss = 909, Miss_rate = 0.017, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61470, Miss = 909, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 53109, Miss = 908, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53437, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.33109
	minimum = 6
	maximum = 32
Network latency average = 7.31821
	minimum = 6
	maximum = 26
Slowest packet = 2349108
Flit latency average = 6.87046
	minimum = 6
	maximum = 25
Slowest flit = 4039609
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0006811
	minimum = 0.00046398 (at node 20)
	maximum = 0.000877486 (at node 30)
Accepted packet rate average = 0.0006811
	minimum = 0.00046398 (at node 20)
	maximum = 0.000877486 (at node 30)
Injected flit rate average = 0.00103854
	minimum = 0.000500866 (at node 20)
	maximum = 0.0017142 (at node 30)
Accepted flit rate average= 0.00103854
	minimum = 0.000761005 (at node 34)
	maximum = 0.00157054 (at node 24)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.748 (17 samples)
	minimum = 6 (17 samples)
	maximum = 359.588 (17 samples)
Network latency average = 19.963 (17 samples)
	minimum = 6 (17 samples)
	maximum = 251.176 (17 samples)
Flit latency average = 21.4066 (17 samples)
	minimum = 6 (17 samples)
	maximum = 250.471 (17 samples)
Fragmentation average = 0.00388979 (17 samples)
	minimum = 0 (17 samples)
	maximum = 88.8824 (17 samples)
Injected packet rate average = 0.00926617 (17 samples)
	minimum = 0.00680695 (17 samples)
	maximum = 0.0235801 (17 samples)
Accepted packet rate average = 0.00926617 (17 samples)
	minimum = 0.00680695 (17 samples)
	maximum = 0.0235801 (17 samples)
Injected flit rate average = 0.0143703 (17 samples)
	minimum = 0.00782597 (17 samples)
	maximum = 0.0339158 (17 samples)
Accepted flit rate average = 0.0143703 (17 samples)
	minimum = 0.0105762 (17 samples)
	maximum = 0.0421334 (17 samples)
Injected packet size average = 1.55084 (17 samples)
Accepted packet size average = 1.55084 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 49 min, 5 sec (17345 sec)
gpgpu_simulation_rate = 1618 (inst/sec)
gpgpu_simulation_rate = 458 (cycle/sec)
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1098
gpu_sim_insn = 1114172
gpu_ipc =    1014.7286
gpu_tot_sim_cycle = 8170443
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       3.5727
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 452347
gpu_stall_icnt2sh    = 1547344
partiton_reqs_in_parallel = 24156
partiton_reqs_in_parallel_total    = 90353379
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.0615
partiton_reqs_in_parallel_util = 24156
partiton_reqs_in_parallel_util_total    = 90353379
gpu_sim_cycle_parition_util = 1098
gpu_tot_sim_cycle_parition_util    = 4126503
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8959
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     178.8638 GB/Sec
L2_BW_total  =      13.7256 GB/Sec
gpu_total_sim_rate=1681

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1855, 1807, 2038, 2139, 1872, 1929, 2132, 2046, 2119, 1815, 1912, 2095, 1979, 2409, 1863, 1986, 1995, 1434, 1828, 1688, 1600, 1472, 1889, 1675, 1257, 1305, 1535, 1420, 1536, 1487, 1347, 1506, 1419, 1284, 1538, 1244, 1246, 1704, 1343, 1743, 1290, 1184, 1419, 1329, 1435, 1205, 900, 1260, 1363, 1329, 1289, 1194, 1105, 1421, 1534, 1301, 1499, 1218, 1101, 1215, 1082, 1432, 1304, 1654, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 1997761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1971508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21367
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1675887	W0_Idle:15774809	W0_Scoreboard:156955500	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6189 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 8170442 
mrq_lat_table:17314 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	990830 	141584 	5759 	3902 	1834 	2688 	5461 	5847 	3021 	3087 	7301 	9072 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	638105 	88558 	173688 	88725 	69935 	67968 	9021 	3716 	2697 	1723 	2691 	5451 	5858 	2957 	3087 	7306 	9067 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	370359 	217122 	242570 	45004 	10757 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	219160 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4956 	92 	52 	23 	49 	114 	244 	343 	441 	291 	119 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.440678 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.152174  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.461539  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.537037  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.509804  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.619048  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22127/8578 = 2.579506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       103       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     341328    328112    338841    338632    408439    445267    361768    326301    244564    268342    323058    352183    313055    349526    351683    345892
dram[1]:     296480    337927    306165    359442    402694    433796    317366    353778    250787    236890    336476    326457    332477    333967    329422    374432
dram[2]:     337734    306304    320828    335131    479852    398704    370017    318670    263986    266577    385346    378760    353915    323797    352078    340673
dram[3]:     306676    307884    354649    359243    427854    435521    352614    286659    246733    238372    428225    394605    335369    338938    334871    332252
dram[4]:     323424    361537    367394    371958    374185    420977    289035    335894    244516    276840    329658    365129    299826    309628    319803    330945
dram[5]:     322261    332202    340700    366014    369879    424882    295590    294771    227251    259273    381546    342516    323592    254851    343941    343561
dram[6]:     304455    329325    370237    376563    391039    395454    330477    338219    258171    237633    310368    322457    344785    300808    349118    355046
dram[7]:     328240    342583    360382    318043    433993    357463    280160    306600    285987    270826    345654    369153    315736    311355    351938    354845
dram[8]:     301633    326963    364855    357407    372677    396522    301433    333392    280394    269147    310905    378489    296152    314618    340218    303465
dram[9]:     335272    308588    372832    335615    411259    426285    320047    311144    258236    266151    328625    315170    298466    308369    318423    344798
dram[10]:     288788    291512    365795    348614    328195    385785    332798    344553    265862    258153    337259    297617    276756    327825    367695    357275
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657243 n_act=774 n_pre=758 n_req=2018 n_rd=7260 n_write=203 bw_util=0.001947
n_activity=42052 dram_eff=0.3549
bk0: 452a 7663338i bk1: 448a 7662918i bk2: 416a 7662964i bk3: 416a 7662828i bk4: 384a 7663058i bk5: 384a 7663192i bk6: 404a 7662949i bk7: 404a 7663153i bk8: 448a 7662953i bk9: 448a 7663226i bk10: 504a 7663460i bk11: 504a 7662897i bk12: 512a 7662641i bk13: 512a 7662353i bk14: 512a 7662763i bk15: 512a 7662684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00564292
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657265 n_act=769 n_pre=753 n_req=2009 n_rd=7256 n_write=195 bw_util=0.001944
n_activity=42326 dram_eff=0.3521
bk0: 448a 7663161i bk1: 448a 7662768i bk2: 416a 7662985i bk3: 416a 7662614i bk4: 384a 7663252i bk5: 384a 7662865i bk6: 404a 7663084i bk7: 404a 7663473i bk8: 448a 7663180i bk9: 448a 7663258i bk10: 504a 7663047i bk11: 504a 7663056i bk12: 512a 7662550i bk13: 512a 7662551i bk14: 512a 7663293i bk15: 512a 7662793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00613926
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657237 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.001946
n_activity=41592 dram_eff=0.3587
bk0: 448a 7662803i bk1: 448a 7662375i bk2: 416a 7662752i bk3: 416a 7662791i bk4: 384a 7663383i bk5: 384a 7662775i bk6: 408a 7663062i bk7: 408a 7662855i bk8: 448a 7663146i bk9: 448a 7662889i bk10: 504a 7662864i bk11: 504a 7662611i bk12: 512a 7662485i bk13: 512a 7662495i bk14: 512a 7663085i bk15: 512a 7662997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00638057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657254 n_act=774 n_pre=758 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001944
n_activity=41506 dram_eff=0.3591
bk0: 448a 7663168i bk1: 448a 7662797i bk2: 412a 7663038i bk3: 412a 7662842i bk4: 384a 7663396i bk5: 384a 7662971i bk6: 408a 7662993i bk7: 408a 7662856i bk8: 448a 7662866i bk9: 448a 7663262i bk10: 504a 7662739i bk11: 504a 7662816i bk12: 512a 7662989i bk13: 512a 7662794i bk14: 512a 7663050i bk15: 512a 7662840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00486719
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657236 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001946
n_activity=42966 dram_eff=0.3472
bk0: 448a 7663054i bk1: 448a 7663112i bk2: 412a 7663412i bk3: 412a 7663130i bk4: 384a 7663284i bk5: 384a 7663611i bk6: 408a 7663307i bk7: 408a 7663565i bk8: 448a 7663711i bk9: 448a 7663434i bk10: 504a 7663076i bk11: 504a 7663201i bk12: 512a 7662875i bk13: 512a 7662362i bk14: 516a 7663222i bk15: 516a 7662878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0036589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657285 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.001947
n_activity=41749 dram_eff=0.3575
bk0: 448a 7663343i bk1: 448a 7662692i bk2: 412a 7662964i bk3: 412a 7662806i bk4: 384a 7663134i bk5: 384a 7662927i bk6: 408a 7662746i bk7: 408a 7662723i bk8: 448a 7663553i bk9: 448a 7662948i bk10: 508a 7662945i bk11: 508a 7662438i bk12: 512a 7662443i bk13: 512a 7662275i bk14: 516a 7662774i bk15: 516a 7662361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00588607
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657172 n_act=805 n_pre=789 n_req=2018 n_rd=7272 n_write=200 bw_util=0.001949
n_activity=42237 dram_eff=0.3538
bk0: 448a 7662571i bk1: 448a 7662542i bk2: 412a 7662819i bk3: 412a 7662311i bk4: 384a 7662903i bk5: 384a 7662424i bk6: 408a 7662833i bk7: 408a 7662811i bk8: 448a 7663086i bk9: 448a 7662615i bk10: 508a 7662570i bk11: 508a 7662520i bk12: 512a 7662321i bk13: 512a 7661858i bk14: 516a 7662671i bk15: 516a 7662324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00843517
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657245 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.001945
n_activity=42503 dram_eff=0.3509
bk0: 448a 7663075i bk1: 448a 7663000i bk2: 412a 7663112i bk3: 412a 7662875i bk4: 384a 7663497i bk5: 384a 7663108i bk6: 408a 7663144i bk7: 408a 7662572i bk8: 448a 7662915i bk9: 448a 7663240i bk10: 508a 7662897i bk11: 508a 7662823i bk12: 512a 7662396i bk13: 512a 7662263i bk14: 512a 7663172i bk15: 512a 7663280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00549579
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657184 n_act=800 n_pre=784 n_req=2019 n_rd=7268 n_write=202 bw_util=0.001949
n_activity=42935 dram_eff=0.348
bk0: 448a 7662843i bk1: 448a 7662727i bk2: 412a 7663066i bk3: 412a 7662542i bk4: 384a 7663108i bk5: 384a 7662675i bk6: 408a 7662780i bk7: 408a 7662752i bk8: 448a 7662462i bk9: 448a 7662768i bk10: 508a 7662726i bk11: 508a 7662623i bk12: 516a 7662563i bk13: 512a 7661974i bk14: 512a 7663071i bk15: 512a 7662860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00771421
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657228 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.001945
n_activity=42388 dram_eff=0.3518
bk0: 448a 7663054i bk1: 448a 7663176i bk2: 412a 7663062i bk3: 412a 7662962i bk4: 384a 7663257i bk5: 384a 7662891i bk6: 408a 7663245i bk7: 408a 7662687i bk8: 448a 7662955i bk9: 448a 7662994i bk10: 508a 7662721i bk11: 508a 7662482i bk12: 512a 7662422i bk13: 512a 7662335i bk14: 512a 7662904i bk15: 512a 7662832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00615517
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7666238 n_nop=7657232 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.001945
n_activity=42084 dram_eff=0.3542
bk0: 448a 7663314i bk1: 448a 7662969i bk2: 412a 7663039i bk3: 412a 7662791i bk4: 384a 7663208i bk5: 384a 7662969i bk6: 408a 7662922i bk7: 408a 7662972i bk8: 448a 7662872i bk9: 448a 7662877i bk10: 508a 7662871i bk11: 508a 7663447i bk12: 512a 7662436i bk13: 512a 7662118i bk14: 512a 7663039i bk15: 512a 7662797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00496736

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53042, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 54160, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 52795, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53068, Miss = 909, Miss_rate = 0.017, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61569, Miss = 909, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 53201, Miss = 908, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53534, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27486
	minimum = 6
	maximum = 32
Network latency average = 8.16216
	minimum = 6
	maximum = 29
Slowest packet = 2362243
Flit latency average = 7.88063
	minimum = 6
	maximum = 28
Slowest flit = 4066383
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0377758
	minimum = 0.0291705 (at node 3)
	maximum = 0.0451231 (at node 44)
Accepted packet rate average = 0.0377758
	minimum = 0.0291705 (at node 3)
	maximum = 0.0451231 (at node 44)
Injected flit rate average = 0.0566636
	minimum = 0.0291705 (at node 3)
	maximum = 0.0879672 (at node 31)
Accepted flit rate average= 0.0566636
	minimum = 0.0419325 (at node 36)
	maximum = 0.0765725 (at node 25)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.4439 (18 samples)
	minimum = 6 (18 samples)
	maximum = 341.389 (18 samples)
Network latency average = 19.3074 (18 samples)
	minimum = 6 (18 samples)
	maximum = 238.833 (18 samples)
Flit latency average = 20.6552 (18 samples)
	minimum = 6 (18 samples)
	maximum = 238.111 (18 samples)
Fragmentation average = 0.00367369 (18 samples)
	minimum = 0 (18 samples)
	maximum = 83.9444 (18 samples)
Injected packet rate average = 0.01085 (18 samples)
	minimum = 0.00804937 (18 samples)
	maximum = 0.0247769 (18 samples)
Accepted packet rate average = 0.01085 (18 samples)
	minimum = 0.00804937 (18 samples)
	maximum = 0.0247769 (18 samples)
Injected flit rate average = 0.0167199 (18 samples)
	minimum = 0.00901178 (18 samples)
	maximum = 0.0369187 (18 samples)
Accepted flit rate average = 0.0167199 (18 samples)
	minimum = 0.0123183 (18 samples)
	maximum = 0.0440467 (18 samples)
Injected packet size average = 1.541 (18 samples)
Accepted packet size average = 1.541 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 49 min, 19 sec (17359 sec)
gpgpu_simulation_rate = 1681 (inst/sec)
gpgpu_simulation_rate = 470 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 3905
gpu_sim_insn = 1245371
gpu_ipc =     318.9170
gpu_tot_sim_cycle = 8401570
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       3.6227
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 452347
gpu_stall_icnt2sh    = 1547344
partiton_reqs_in_parallel = 85910
partiton_reqs_in_parallel_total    = 90377535
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.7674
partiton_reqs_in_parallel_util = 85910
partiton_reqs_in_parallel_util_total    = 90377535
gpu_sim_cycle_parition_util = 3905
gpu_tot_sim_cycle_parition_util    = 4127601
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8960
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      50.4867 GB/Sec
L2_BW_total  =      13.3714 GB/Sec
gpu_total_sim_rate=1751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295062
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1901, 1853, 2084, 2185, 1918, 1975, 2178, 2092, 2165, 1861, 1958, 2141, 2025, 2455, 1909, 2032, 2018, 1457, 1851, 1711, 1623, 1495, 1912, 1698, 1280, 1368, 1558, 1443, 1599, 1510, 1370, 1529, 1442, 1307, 1561, 1267, 1269, 1727, 1366, 1766, 1313, 1207, 1442, 1352, 1458, 1228, 923, 1283, 1386, 1352, 1312, 1217, 1128, 1444, 1557, 1324, 1522, 1241, 1124, 1238, 1105, 1455, 1327, 1677, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 1997761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1971508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21367
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1681923	W0_Idle:15784462	W0_Scoreboard:156971092	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6178 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 8398825 
mrq_lat_table:17314 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	992909 	141584 	5759 	3902 	1835 	2688 	5461 	5847 	3021 	3087 	7301 	9072 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	640040 	88575 	173688 	88725 	70062 	67968 	9021 	3716 	2697 	1724 	2691 	5451 	5858 	2957 	3087 	7306 	9067 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	372389 	217166 	242570 	45004 	10757 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	219160 	6 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4961 	92 	52 	23 	49 	114 	244 	343 	441 	291 	119 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.440678 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.152174  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.461539  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.537037  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.509804  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.619048  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22127/8578 = 2.579506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       103       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     341344    328128    338920    338711    408460    445285    361768    326301    244564    268343    323058    352184    313055    349526    351683    345892
dram[1]:     296500    337947    306245    359521    402712    433814    317366    353778    250787    236890    336476    326457    332477    333969    329422    374432
dram[2]:     337752    306322    320907    335208    479868    398721    370017    318670    263986    266577    385346    378760    353915    323797    352078    340673
dram[3]:     306691    307901    354729    359322    427871    435538    352614    286659    246733    238374    428225    394605    335369    338938    334871    332252
dram[4]:     323441    361553    367473    372038    374201    420993    289035    335894    244516    276840    329658    365130    299826    309628    319803    330945
dram[5]:     322278    332218    340779    366094    369896    424898    295590    294771    227251    259273    381546    342516    323592    254851    343941    343561
dram[6]:     304474    329344    370315    376640    391055    395470    330477    338219    258171    237633    310368    322457    344785    300810    349118    355047
dram[7]:     328266    342607    360461    318123    434011    357479    280160    306600    285987    270826    345654    369154    315736    311355    351940    354845
dram[8]:     301656    327006    364935    357487    372694    396539    301433    333392    280396    269149    310905    378489    296152    314618    340218    303465
dram[9]:     335295    308609    372912    335695    411275    426302    320047    311144    258236    266151    328625    315170    298466    308369    318423    344798
dram[10]:     288808    291533    365875    348694    328205    385796    332798    344553    265862    258153    337259    297617    276756    327825    367699    357275
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664493 n_act=774 n_pre=758 n_req=2018 n_rd=7260 n_write=203 bw_util=0.001945
n_activity=42052 dram_eff=0.3549
bk0: 452a 7670588i bk1: 448a 7670168i bk2: 416a 7670214i bk3: 416a 7670078i bk4: 384a 7670308i bk5: 384a 7670442i bk6: 404a 7670199i bk7: 404a 7670403i bk8: 448a 7670203i bk9: 448a 7670476i bk10: 504a 7670710i bk11: 504a 7670147i bk12: 512a 7669891i bk13: 512a 7669603i bk14: 512a 7670013i bk15: 512a 7669934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00563759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664515 n_act=769 n_pre=753 n_req=2009 n_rd=7256 n_write=195 bw_util=0.001942
n_activity=42326 dram_eff=0.3521
bk0: 448a 7670411i bk1: 448a 7670018i bk2: 416a 7670235i bk3: 416a 7669864i bk4: 384a 7670502i bk5: 384a 7670115i bk6: 404a 7670334i bk7: 404a 7670723i bk8: 448a 7670430i bk9: 448a 7670508i bk10: 504a 7670297i bk11: 504a 7670306i bk12: 512a 7669800i bk13: 512a 7669801i bk14: 512a 7670543i bk15: 512a 7670043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00613346
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664487 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.001944
n_activity=41592 dram_eff=0.3587
bk0: 448a 7670053i bk1: 448a 7669625i bk2: 416a 7670002i bk3: 416a 7670041i bk4: 384a 7670633i bk5: 384a 7670025i bk6: 408a 7670312i bk7: 408a 7670105i bk8: 448a 7670396i bk9: 448a 7670139i bk10: 504a 7670114i bk11: 504a 7669861i bk12: 512a 7669735i bk13: 512a 7669745i bk14: 512a 7670335i bk15: 512a 7670247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00637455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664504 n_act=774 n_pre=758 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001942
n_activity=41506 dram_eff=0.3591
bk0: 448a 7670418i bk1: 448a 7670047i bk2: 412a 7670288i bk3: 412a 7670092i bk4: 384a 7670646i bk5: 384a 7670221i bk6: 408a 7670243i bk7: 408a 7670106i bk8: 448a 7670116i bk9: 448a 7670512i bk10: 504a 7669989i bk11: 504a 7670066i bk12: 512a 7670239i bk13: 512a 7670044i bk14: 512a 7670300i bk15: 512a 7670090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00486259
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664486 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001944
n_activity=42966 dram_eff=0.3472
bk0: 448a 7670304i bk1: 448a 7670362i bk2: 412a 7670662i bk3: 412a 7670380i bk4: 384a 7670534i bk5: 384a 7670861i bk6: 408a 7670557i bk7: 408a 7670815i bk8: 448a 7670961i bk9: 448a 7670684i bk10: 504a 7670326i bk11: 504a 7670451i bk12: 512a 7670125i bk13: 512a 7669612i bk14: 516a 7670472i bk15: 516a 7670128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00365544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664535 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.001945
n_activity=41749 dram_eff=0.3575
bk0: 448a 7670593i bk1: 448a 7669942i bk2: 412a 7670214i bk3: 412a 7670056i bk4: 384a 7670384i bk5: 384a 7670177i bk6: 408a 7669996i bk7: 408a 7669973i bk8: 448a 7670803i bk9: 448a 7670198i bk10: 508a 7670195i bk11: 508a 7669688i bk12: 512a 7669693i bk13: 512a 7669525i bk14: 516a 7670024i bk15: 516a 7669611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00588051
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664422 n_act=805 n_pre=789 n_req=2018 n_rd=7272 n_write=200 bw_util=0.001947
n_activity=42237 dram_eff=0.3538
bk0: 448a 7669821i bk1: 448a 7669792i bk2: 412a 7670069i bk3: 412a 7669561i bk4: 384a 7670153i bk5: 384a 7669674i bk6: 408a 7670083i bk7: 408a 7670061i bk8: 448a 7670336i bk9: 448a 7669865i bk10: 508a 7669820i bk11: 508a 7669770i bk12: 512a 7669571i bk13: 512a 7669108i bk14: 516a 7669921i bk15: 516a 7669574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0084272
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664495 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.001944
n_activity=42503 dram_eff=0.3509
bk0: 448a 7670325i bk1: 448a 7670250i bk2: 412a 7670362i bk3: 412a 7670125i bk4: 384a 7670747i bk5: 384a 7670358i bk6: 408a 7670394i bk7: 408a 7669822i bk8: 448a 7670165i bk9: 448a 7670490i bk10: 508a 7670147i bk11: 508a 7670073i bk12: 512a 7669646i bk13: 512a 7669513i bk14: 512a 7670422i bk15: 512a 7670530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00549059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664434 n_act=800 n_pre=784 n_req=2019 n_rd=7268 n_write=202 bw_util=0.001947
n_activity=42935 dram_eff=0.348
bk0: 448a 7670093i bk1: 448a 7669977i bk2: 412a 7670316i bk3: 412a 7669792i bk4: 384a 7670358i bk5: 384a 7669925i bk6: 408a 7670030i bk7: 408a 7670002i bk8: 448a 7669712i bk9: 448a 7670018i bk10: 508a 7669976i bk11: 508a 7669873i bk12: 516a 7669813i bk13: 512a 7669224i bk14: 512a 7670321i bk15: 512a 7670110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00770693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664478 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.001943
n_activity=42388 dram_eff=0.3518
bk0: 448a 7670304i bk1: 448a 7670426i bk2: 412a 7670312i bk3: 412a 7670212i bk4: 384a 7670507i bk5: 384a 7670141i bk6: 408a 7670495i bk7: 408a 7669937i bk8: 448a 7670205i bk9: 448a 7670244i bk10: 508a 7669971i bk11: 508a 7669732i bk12: 512a 7669672i bk13: 512a 7669585i bk14: 512a 7670154i bk15: 512a 7670082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00614935
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7673488 n_nop=7664482 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.001943
n_activity=42084 dram_eff=0.3542
bk0: 448a 7670564i bk1: 448a 7670219i bk2: 412a 7670289i bk3: 412a 7670041i bk4: 384a 7670458i bk5: 384a 7670219i bk6: 408a 7670172i bk7: 408a 7670222i bk8: 448a 7670122i bk9: 448a 7670127i bk10: 508a 7670121i bk11: 508a 7670697i bk12: 512a 7669686i bk13: 512a 7669368i bk14: 512a 7670289i bk15: 512a 7670047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00496267

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53134, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 54253, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 52887, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53160, Miss = 909, Miss_rate = 0.017, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61667, Miss = 909, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 53300, Miss = 908, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53629, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.41442
	minimum = 6
	maximum = 20
Network latency average = 7.40962
	minimum = 6
	maximum = 19
Slowest packet = 2366443
Flit latency average = 7.01635
	minimum = 6
	maximum = 18
Slowest flit = 4071331
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106557
	minimum = 0.00819672 (at node 4)
	maximum = 0.0128074 (at node 42)
Accepted packet rate average = 0.0106557
	minimum = 0.00819672 (at node 4)
	maximum = 0.0128074 (at node 42)
Injected flit rate average = 0.0159836
	minimum = 0.00819672 (at node 4)
	maximum = 0.0254867 (at node 42)
Accepted flit rate average= 0.0159836
	minimum = 0.0117828 (at node 28)
	maximum = 0.0227971 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.2319 (19 samples)
	minimum = 6 (19 samples)
	maximum = 324.474 (19 samples)
Network latency average = 18.6812 (19 samples)
	minimum = 6 (19 samples)
	maximum = 227.263 (19 samples)
Flit latency average = 19.9373 (19 samples)
	minimum = 6 (19 samples)
	maximum = 226.526 (19 samples)
Fragmentation average = 0.00348034 (19 samples)
	minimum = 0 (19 samples)
	maximum = 79.5263 (19 samples)
Injected packet rate average = 0.0108398 (19 samples)
	minimum = 0.00805712 (19 samples)
	maximum = 0.0241469 (19 samples)
Accepted packet rate average = 0.0108398 (19 samples)
	minimum = 0.00805712 (19 samples)
	maximum = 0.0241469 (19 samples)
Injected flit rate average = 0.0166812 (19 samples)
	minimum = 0.00896888 (19 samples)
	maximum = 0.036317 (19 samples)
Accepted flit rate average = 0.0166812 (19 samples)
	minimum = 0.0122901 (19 samples)
	maximum = 0.0429283 (19 samples)
Injected packet size average = 1.53888 (19 samples)
Accepted packet size average = 1.53888 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 49 min, 36 sec (17376 sec)
gpgpu_simulation_rate = 1751 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 969
gpu_sim_insn = 1114112
gpu_ipc =    1149.7544
gpu_tot_sim_cycle = 8624689
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       3.6581
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 452347
gpu_stall_icnt2sh    = 1547347
partiton_reqs_in_parallel = 21318
partiton_reqs_in_parallel_total    = 90463445
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.4914
partiton_reqs_in_parallel_util = 21318
partiton_reqs_in_parallel_util_total    = 90463445
gpu_sim_cycle_parition_util = 969
gpu_tot_sim_cycle_parition_util    = 4131506
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8960
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.3278 GB/Sec
L2_BW_total  =      13.0480 GB/Sec
gpu_total_sim_rate=1814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5503
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15962
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315542
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15962
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1943, 1895, 2126, 2227, 1960, 2017, 2220, 2134, 2207, 1903, 2000, 2183, 2067, 2497, 1951, 2074, 2039, 1478, 1872, 1732, 1644, 1516, 1933, 1719, 1301, 1389, 1579, 1464, 1620, 1531, 1391, 1550, 1463, 1328, 1582, 1288, 1290, 1748, 1387, 1787, 1334, 1228, 1463, 1373, 1479, 1249, 944, 1304, 1407, 1373, 1333, 1238, 1149, 1465, 1578, 1345, 1543, 1262, 1145, 1259, 1126, 1476, 1348, 1698, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 1997761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1971508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 21367
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1686266	W0_Idle:15787626	W0_Scoreboard:156982527	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 472 
maxdqlatency = 0 
maxmflatency = 606770 
averagemflatency = 6175 
max_icnt2mem_latency = 606518 
max_icnt2sh_latency = 8398825 
mrq_lat_table:17314 	290 	395 	1353 	674 	689 	681 	607 	124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	994957 	141584 	5759 	3902 	1835 	2688 	5461 	5847 	3021 	3087 	7301 	9072 	2598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	642002 	88661 	173688 	88725 	70062 	67968 	9021 	3716 	2697 	1724 	2691 	5451 	5858 	2957 	3087 	7306 	9067 	2598 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	374067 	217531 	242575 	45004 	10757 	1868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	4956 	71035 	219160 	6 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4962 	92 	52 	24 	49 	114 	244 	343 	441 	291 	119 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        20        16        16        16        16        15        11        12        10        12        13        16        16        16        16 
dram[1]:        12        12        16        16        16        16        13        11        12        13        12        16        13        16        18        17 
dram[2]:        18        18        16        16        16        16        15        12        14        12        10        12        19        18        13        16 
dram[3]:        18        18        16        16        17        16        14        14        10        17        10         8        12        18        12        12 
dram[4]:        22        20        16        16        16        16        12        10        19        10        16        11        18        17        19        12 
dram[5]:        12        10        16        16        16        16        11        15        14        10        11        19        16        14        10        14 
dram[6]:        10        19        16        16        17        16        10        13        12        16        14        17        20        20        12        16 
dram[7]:        14        12        16        16        16        18        16        11        12        12        12        10        14        19        12        12 
dram[8]:         8        18        16        16        17        16        10        12        11        14        16        18        16        15        10        12 
dram[9]:        17        14        16        16        17        16        13        10         9        12        11        16        12        12        16        12 
dram[10]:        14        14        16        16        16        16        13        13        10        11        12        14         8        14        10        13 
maximum service time to same row:
dram[0]:    271212    247472    247119    221423    173954    244858    303739    276531    257406    463688    362094    307358    562674    318308    463916    416801 
dram[1]:    265131    182349    278678    244870    234436    250086    453268    278733    440267    700744    210220    231842    573101    375120    479317    315176 
dram[2]:    270953    190470    273524    213591    291770    307382    317812    359491    316293    448063    284407    313011    580912    323006    302185    525431 
dram[3]:    356882    282133    260083    362757    329756    259915    427213    327740    419410    437639    276123    205839    200550    476715    408986    419406 
dram[4]:    411592    188453    247475    349719    289155    244878    288450    286568    247478    252676    382932    258332    198000    317837    412139    231843 
dram[5]:    276130    238678    283463    224252    247487    211516    354281    182376    512613    419401    273506    276129    312603    383265    323023    323030 
dram[6]:    275521    380325    232584    253258    224015    221443    352632    544985    445456    560072    289164    273529    315208    296094    325623    328243 
dram[7]:    299567    392408    268783    257872    304803    259685    304786    434245    351116    443761    331716    617373    346129    312599    304791    307394 
dram[8]:    261549    320705    327174    250519    283941    221427    299577    307171    260504    530853    278721    266142    286581    213611    461083    385030 
dram[9]:    328677    256113    386192    208419    223061    205809    562680    258291    218829    438710    202628    271754    380338    312617    510889    458469 
dram[10]:    474390    317809    224026    229254    293037    207543    239659    424613    487550    320413    366206    398563    448697    580939    305398    336047 
average row accesses per activate:
dram[0]:  2.607843  2.723404  2.456522  2.627907  2.086957  2.461539  2.319149  2.547619  2.612245  2.580000  3.000000  3.348837  2.769231  2.526316  2.703704  2.440678 
dram[1]:  2.415094  2.370370  2.604651  2.382979  2.232558  2.341463  2.409091  2.255319  2.612245  2.977273  2.979167  2.840000  2.685185  3.152174  2.807692  2.685185 
dram[2]:  2.425926  2.370370  2.666667  2.456522  2.666667  2.133333  2.229167  2.369565  3.047619  3.047619  2.730769  2.979167  2.500000  2.482759  2.735849  2.618182 
dram[3]:  2.576923  2.461539  2.291667  2.558140  2.771429  2.232558  2.454545  2.137255  2.461539  2.580000  2.958333  2.958333  2.716981  2.880000  2.589286  2.938776 
dram[4]:  2.461539  2.765957  2.707317  2.619048  2.086957  2.181818  2.454545  2.700000  2.744681  2.782609  2.679245  2.698113  2.618182  2.377049  3.106383  2.354839 
dram[5]:  2.744681  2.388889  2.750000  2.444444  2.133333  2.086957  2.297872  2.319149  3.200000  2.844445  3.200000  2.938776  2.571429  3.063830  2.900000  2.900000 
dram[6]:  2.363636  2.537037  2.391304  2.265306  2.108696  1.846154  2.250000  2.700000  2.560000  2.844445  2.979167  2.571429  2.716981  2.823529  2.636364  2.543860 
dram[7]:  2.433962  2.509804  2.391304  2.750000  2.181818  2.722222  2.658537  2.250000  2.666667  2.666667  2.750000  2.860000  2.457627  2.636364  2.685185  2.823529 
dram[8]:  2.632653  2.744681  2.619048  2.291667  2.365854  2.042553  2.160000  2.250000  2.600000  2.723404  3.020833  2.918367  2.923077  2.230769  2.636364  2.322581 
dram[9]:  2.580000  2.723404  2.291667  2.558140  2.255814  2.181818  2.297872  2.297872  2.529412  3.121951  2.666667  2.618182  2.618182  2.400000  3.222222  2.618182 
dram[10]:  2.976744  2.509804  2.291667  2.558140  2.181818  1.959184  2.297872  2.454545  2.560000  2.804348  3.152174  2.918367  2.526316  2.250000  2.618182  3.020833 
average row locality = 22127/8578 = 2.579506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       113       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[1]:       112       112       104       104        96        96       101       101       112       112       126       126       128       128       128       128 
dram[2]:       112       112       104       104        96        96       102       102       112       112       126       126       128       128       128       128 
dram[3]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       128       128 
dram[4]:       112       112       103       103        96        96       102       102       112       112       126       126       128       128       129       129 
dram[5]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[6]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       129       129 
dram[7]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[8]:       112       112       103       103        96        96       102       102       112       112       127       127       129       128       128       128 
dram[9]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
dram[10]:       112       112       103       103        96        96       102       102       112       112       127       127       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        20        16         9         9         0         0         8         6        16        17        18        18        16        16        18        16 
dram[1]:        16        16         8         8         0         0         5         5        16        19        17        16        17        17        18        17 
dram[2]:        19        16         8         9         0         0         5         7        16        16        16        17        17        16        17        16 
dram[3]:        22        16         7         7         1         0         6         7        16        17        16        16        16        16        17        16 
dram[4]:        16        18         8         7         0         0         6         6        17        16        16        17        16        17        17        17 
dram[5]:        17        17         7         7         0         0         6         7        16        16        17        17        16        16        16        16 
dram[6]:        18        25         7         8         1         0         6         6        16        16        16        17        16        16        16        16 
dram[7]:        17        16         7         7         0         2         7         6        16        16        16        16        17        17        17        16 
dram[8]:        17        17         7         7         1         0         6         6        18        16        18        16        23        17        17        16 
dram[9]:        17        16         7         7         1         0         6         6        17        16        17        17        16        16        17        16 
dram[10]:        16        16         7         7         0         0         6         6        16        17        18        16        16        16        16        17 
total reads: 2151
min_bank_accesses = 0!
chip skew: 203/190 = 1.07
average mf latency per bank:
dram[0]:     341344    328128    338920    338711    408533    445357    361822    326355    244564    268343    323058    352184    313055    349526    351683    345892
dram[1]:     296500    337947    306245    359521    402784    433886    317421    353833    250787    236890    336476    326457    332477    333969    329422    374432
dram[2]:     337752    306322    320907    335208    479939    398792    370066    318718    263986    266577    385346    378760    353915    323797    352078    340673
dram[3]:     306691    307901    354729    359322    427942    435610    352663    286708    246733    238374    428225    394605    335369    338938    334871    332252
dram[4]:     323441    361553    367473    372038    374273    421064    289083    335943    244516    276840    329658    365130    299826    309628    319803    330945
dram[5]:     322278    332218    340779    366094    369968    424969    295639    294819    227251    259273    381546    342516    323592    254851    343941    343561
dram[6]:     304474    329344    370315    376640    391127    395542    330526    338268    258171    237633    310368    322457    344785    300810    349118    355047
dram[7]:     328266    342607    360461    318123    434083    357550    280208    306649    285987    270826    345654    369154    315736    311355    351940    354845
dram[8]:     301656    327006    364935    357487    372767    396611    301482    333440    280396    269149    310905    378489    296152    314618    340218    303465
dram[9]:     335295    308609    372912    335695    411347    426374    320095    311193    258236    266151    328625    315170    298466    308369    318423    344798
dram[10]:     288808    291533    365875    348694    328284    385874    332847    344603    265862    258153    337259    297617    276756    327825    367699    357275
maximum mf latency per bank:
dram[0]:     596350    601558    575251    575253    572908    573011    601527    598954    585931    585945    585669    585670    606490    606492    606754    606760
dram[1]:     601558    604151    575238    575239    573012    575492    598950    598950    583308    585927    572752    585378    606481    606482    606753    606767
dram[2]:     604152    604168    575233    564812    575484    535407    601528    598963    583312    585927    585653    585653    606186    572640    606768    606770
dram[3]:     601417    601532    564806    567473    575465    572733    601529    598960    583299    583290    572658    572658    606482    606483    606770    598986
dram[4]:     604036    604152    567460    567462    575479    575465    598963    601543    558477    585946    577853    577855    570159    570152    606753    606764
dram[5]:     601416    604134    567443    552048    575480    575487    585926    598943    585940    585928    577899    577900    570143    570017    606765    606765
dram[6]:     604136    604137    567488    567490    538005    575598    601412    601534    557817    585960    577859    577859    570143    570150    606744    606749
dram[7]:     604162    604138    567445    567447    575612    537962    585889    601546    585941    585927    577874    577876    559596    570189    598944    606744
dram[8]:     604164    604145    567479    567479    575599    575600    601546    601531    585941    585920    572674    577900    559612    559613    606762    606748
dram[9]:     604166    604147    575230    575231    572867    573010    601532    601526    585931    585919    572675    585402    559781    570190    606744    606752
dram[10]:     604148    604148    575246    552057    537653    572906    598961    601534    583294    585931    585649    585651    606222    572630    606754    606759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666291 n_act=774 n_pre=758 n_req=2018 n_rd=7260 n_write=203 bw_util=0.001945
n_activity=42052 dram_eff=0.3549
bk0: 452a 7672386i bk1: 448a 7671966i bk2: 416a 7672012i bk3: 416a 7671876i bk4: 384a 7672106i bk5: 384a 7672240i bk6: 404a 7671997i bk7: 404a 7672201i bk8: 448a 7672001i bk9: 448a 7672274i bk10: 504a 7672508i bk11: 504a 7671945i bk12: 512a 7671689i bk13: 512a 7671401i bk14: 512a 7671811i bk15: 512a 7671732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00563627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666313 n_act=769 n_pre=753 n_req=2009 n_rd=7256 n_write=195 bw_util=0.001942
n_activity=42326 dram_eff=0.3521
bk0: 448a 7672209i bk1: 448a 7671816i bk2: 416a 7672033i bk3: 416a 7671662i bk4: 384a 7672300i bk5: 384a 7671913i bk6: 404a 7672132i bk7: 404a 7672521i bk8: 448a 7672228i bk9: 448a 7672306i bk10: 504a 7672095i bk11: 504a 7672104i bk12: 512a 7671598i bk13: 512a 7671599i bk14: 512a 7672341i bk15: 512a 7671841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00613202
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666285 n_act=779 n_pre=763 n_req=2011 n_rd=7264 n_write=195 bw_util=0.001944
n_activity=41592 dram_eff=0.3587
bk0: 448a 7671851i bk1: 448a 7671423i bk2: 416a 7671800i bk3: 416a 7671839i bk4: 384a 7672431i bk5: 384a 7671823i bk6: 408a 7672110i bk7: 408a 7671903i bk8: 448a 7672194i bk9: 448a 7671937i bk10: 504a 7671912i bk11: 504a 7671659i bk12: 512a 7671533i bk13: 512a 7671543i bk14: 512a 7672133i bk15: 512a 7672045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00637305
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666302 n_act=774 n_pre=758 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001942
n_activity=41506 dram_eff=0.3591
bk0: 448a 7672216i bk1: 448a 7671845i bk2: 412a 7672086i bk3: 412a 7671890i bk4: 384a 7672444i bk5: 384a 7672019i bk6: 408a 7672041i bk7: 408a 7671904i bk8: 448a 7671914i bk9: 448a 7672310i bk10: 504a 7671787i bk11: 504a 7671864i bk12: 512a 7672037i bk13: 512a 7671842i bk14: 512a 7672098i bk15: 512a 7671888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00486145
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666284 n_act=780 n_pre=764 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001943
n_activity=42966 dram_eff=0.3472
bk0: 448a 7672102i bk1: 448a 7672160i bk2: 412a 7672460i bk3: 412a 7672178i bk4: 384a 7672332i bk5: 384a 7672659i bk6: 408a 7672355i bk7: 408a 7672613i bk8: 448a 7672759i bk9: 448a 7672482i bk10: 504a 7672124i bk11: 504a 7672249i bk12: 512a 7671923i bk13: 512a 7671410i bk14: 516a 7672270i bk15: 516a 7671926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.00365459
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666333 n_act=753 n_pre=737 n_req=2009 n_rd=7272 n_write=191 bw_util=0.001945
n_activity=41749 dram_eff=0.3575
bk0: 448a 7672391i bk1: 448a 7671740i bk2: 412a 7672012i bk3: 412a 7671854i bk4: 384a 7672182i bk5: 384a 7671975i bk6: 408a 7671794i bk7: 408a 7671771i bk8: 448a 7672601i bk9: 448a 7671996i bk10: 508a 7671993i bk11: 508a 7671486i bk12: 512a 7671491i bk13: 512a 7671323i bk14: 516a 7671822i bk15: 516a 7671409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00587913
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666220 n_act=805 n_pre=789 n_req=2018 n_rd=7272 n_write=200 bw_util=0.001947
n_activity=42237 dram_eff=0.3538
bk0: 448a 7671619i bk1: 448a 7671590i bk2: 412a 7671867i bk3: 412a 7671359i bk4: 384a 7671951i bk5: 384a 7671472i bk6: 408a 7671881i bk7: 408a 7671859i bk8: 448a 7672134i bk9: 448a 7671663i bk10: 508a 7671618i bk11: 508a 7671568i bk12: 512a 7671369i bk13: 512a 7670906i bk14: 516a 7671719i bk15: 516a 7671372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.00842522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666293 n_act=776 n_pre=760 n_req=2009 n_rd=7264 n_write=193 bw_util=0.001943
n_activity=42503 dram_eff=0.3509
bk0: 448a 7672123i bk1: 448a 7672048i bk2: 412a 7672160i bk3: 412a 7671923i bk4: 384a 7672545i bk5: 384a 7672156i bk6: 408a 7672192i bk7: 408a 7671620i bk8: 448a 7671963i bk9: 448a 7672288i bk10: 508a 7671945i bk11: 508a 7671871i bk12: 512a 7671444i bk13: 512a 7671311i bk14: 512a 7672220i bk15: 512a 7672328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00548931
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666232 n_act=800 n_pre=784 n_req=2019 n_rd=7268 n_write=202 bw_util=0.001947
n_activity=42935 dram_eff=0.348
bk0: 448a 7671891i bk1: 448a 7671775i bk2: 412a 7672114i bk3: 412a 7671590i bk4: 384a 7672156i bk5: 384a 7671723i bk6: 408a 7671828i bk7: 408a 7671800i bk8: 448a 7671510i bk9: 448a 7671816i bk10: 508a 7671774i bk11: 508a 7671671i bk12: 516a 7671611i bk13: 512a 7671022i bk14: 512a 7672119i bk15: 512a 7671908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00770512
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666276 n_act=785 n_pre=769 n_req=2008 n_rd=7264 n_write=192 bw_util=0.001943
n_activity=42388 dram_eff=0.3518
bk0: 448a 7672102i bk1: 448a 7672224i bk2: 412a 7672110i bk3: 412a 7672010i bk4: 384a 7672305i bk5: 384a 7671939i bk6: 408a 7672293i bk7: 408a 7671735i bk8: 448a 7672003i bk9: 448a 7672042i bk10: 508a 7671769i bk11: 508a 7671530i bk12: 512a 7671470i bk13: 512a 7671383i bk14: 512a 7671952i bk15: 512a 7671880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00614791
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7675286 n_nop=7666280 n_act=784 n_pre=768 n_req=2006 n_rd=7264 n_write=190 bw_util=0.001942
n_activity=42084 dram_eff=0.3542
bk0: 448a 7672362i bk1: 448a 7672017i bk2: 412a 7672087i bk3: 412a 7671839i bk4: 384a 7672256i bk5: 384a 7672017i bk6: 408a 7671970i bk7: 408a 7672020i bk8: 448a 7671920i bk9: 448a 7671925i bk10: 508a 7671919i bk11: 508a 7672495i bk12: 512a 7671484i bk13: 512a 7671166i bk14: 512a 7672087i bk15: 512a 7671845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00496151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53230, Miss = 908, Miss_rate = 0.017, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[1]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[2]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[3]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[4]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[5]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[6]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[7]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[8]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[9]: Access = 54345, Miss = 908, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[10]: Access = 52979, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53252, Miss = 909, Miss_rate = 0.017, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[12]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[14]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[16]: Access = 61759, Miss = 909, Miss_rate = 0.015, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[17]: Access = 53392, Miss = 908, Miss_rate = 0.017, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[18]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[19]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[20]: Access = 53725, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[21]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.88599
	minimum = 6
	maximum = 36
Network latency average = 8.68896
	minimum = 6
	maximum = 24
Slowest packet = 2371223
Flit latency average = 8.46582
	minimum = 6
	maximum = 23
Slowest flit = 4077081
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.042314
	minimum = 0.0330579 (at node 4)
	maximum = 0.0495868 (at node 28)
Accepted packet rate average = 0.042314
	minimum = 0.0330579 (at node 4)
	maximum = 0.0495868 (at node 28)
Injected flit rate average = 0.0634711
	minimum = 0.0330579 (at node 4)
	maximum = 0.0991736 (at node 28)
Accepted flit rate average= 0.0634711
	minimum = 0.0475207 (at node 32)
	maximum = 0.0826446 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2146 (20 samples)
	minimum = 6 (20 samples)
	maximum = 310.05 (20 samples)
Network latency average = 18.1816 (20 samples)
	minimum = 6 (20 samples)
	maximum = 217.1 (20 samples)
Flit latency average = 19.3638 (20 samples)
	minimum = 6 (20 samples)
	maximum = 216.35 (20 samples)
Fragmentation average = 0.00330632 (20 samples)
	minimum = 0 (20 samples)
	maximum = 75.55 (20 samples)
Injected packet rate average = 0.0124135 (20 samples)
	minimum = 0.00930716 (20 samples)
	maximum = 0.0254189 (20 samples)
Accepted packet rate average = 0.0124135 (20 samples)
	minimum = 0.00930716 (20 samples)
	maximum = 0.0254189 (20 samples)
Injected flit rate average = 0.0190207 (20 samples)
	minimum = 0.0101733 (20 samples)
	maximum = 0.0394598 (20 samples)
Accepted flit rate average = 0.0190207 (20 samples)
	minimum = 0.0140516 (20 samples)
	maximum = 0.0449141 (20 samples)
Injected packet size average = 1.53226 (20 samples)
Accepted packet size average = 1.53226 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 49 min, 50 sec (17390 sec)
gpgpu_simulation_rate = 1814 (inst/sec)
gpgpu_simulation_rate = 495 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 43227 Tlb_hit: 40774 Tlb_miss: 2453 Tlb_hit_rate: 0.943253
Shader1: Tlb_access: 45937 Tlb_hit: 43259 Tlb_miss: 2678 Tlb_hit_rate: 0.941703
Shader2: Tlb_access: 45992 Tlb_hit: 43092 Tlb_miss: 2900 Tlb_hit_rate: 0.936946
Shader3: Tlb_access: 44616 Tlb_hit: 41957 Tlb_miss: 2659 Tlb_hit_rate: 0.940403
Shader4: Tlb_access: 42958 Tlb_hit: 40534 Tlb_miss: 2424 Tlb_hit_rate: 0.943573
Shader5: Tlb_access: 43969 Tlb_hit: 41408 Tlb_miss: 2561 Tlb_hit_rate: 0.941754
Shader6: Tlb_access: 41016 Tlb_hit: 38464 Tlb_miss: 2552 Tlb_hit_rate: 0.937780
Shader7: Tlb_access: 39163 Tlb_hit: 36824 Tlb_miss: 2339 Tlb_hit_rate: 0.940275
Shader8: Tlb_access: 36935 Tlb_hit: 34796 Tlb_miss: 2139 Tlb_hit_rate: 0.942087
Shader9: Tlb_access: 46212 Tlb_hit: 43500 Tlb_miss: 2712 Tlb_hit_rate: 0.941314
Shader10: Tlb_access: 45533 Tlb_hit: 42802 Tlb_miss: 2731 Tlb_hit_rate: 0.940022
Shader11: Tlb_access: 43811 Tlb_hit: 41227 Tlb_miss: 2584 Tlb_hit_rate: 0.941019
Shader12: Tlb_access: 41924 Tlb_hit: 39564 Tlb_miss: 2360 Tlb_hit_rate: 0.943708
Shader13: Tlb_access: 42672 Tlb_hit: 40048 Tlb_miss: 2624 Tlb_hit_rate: 0.938508
Shader14: Tlb_access: 36680 Tlb_hit: 34425 Tlb_miss: 2255 Tlb_hit_rate: 0.938522
Shader15: Tlb_access: 41222 Tlb_hit: 38766 Tlb_miss: 2456 Tlb_hit_rate: 0.940420
Shader16: Tlb_access: 44141 Tlb_hit: 41577 Tlb_miss: 2564 Tlb_hit_rate: 0.941913
Shader17: Tlb_access: 37847 Tlb_hit: 35432 Tlb_miss: 2415 Tlb_hit_rate: 0.936190
Shader18: Tlb_access: 40074 Tlb_hit: 37681 Tlb_miss: 2393 Tlb_hit_rate: 0.940285
Shader19: Tlb_access: 44142 Tlb_hit: 41461 Tlb_miss: 2681 Tlb_hit_rate: 0.939264
Shader20: Tlb_access: 41193 Tlb_hit: 38666 Tlb_miss: 2527 Tlb_hit_rate: 0.938655
Shader21: Tlb_access: 38400 Tlb_hit: 36016 Tlb_miss: 2384 Tlb_hit_rate: 0.937917
Shader22: Tlb_access: 40855 Tlb_hit: 38435 Tlb_miss: 2420 Tlb_hit_rate: 0.940766
Shader23: Tlb_access: 39013 Tlb_hit: 36339 Tlb_miss: 2674 Tlb_hit_rate: 0.931459
Shader24: Tlb_access: 40551 Tlb_hit: 38080 Tlb_miss: 2471 Tlb_hit_rate: 0.939064
Shader25: Tlb_access: 46215 Tlb_hit: 43782 Tlb_miss: 2433 Tlb_hit_rate: 0.947355
Shader26: Tlb_access: 38402 Tlb_hit: 36060 Tlb_miss: 2342 Tlb_hit_rate: 0.939014
Shader27: Tlb_access: 46027 Tlb_hit: 43573 Tlb_miss: 2454 Tlb_hit_rate: 0.946683
Tlb_tot_access: 1178727 Tlb_tot_hit: 1108542, Tlb_tot_miss: 70185, Tlb_tot_hit_rate: 0.940457
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 272 Tlb_invalidate: 224 Tlb_evict: 0 Tlb_page_evict: 224
Shader1: Tlb_validate: 299 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader2: Tlb_validate: 295 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader3: Tlb_validate: 274 Tlb_invalidate: 239 Tlb_evict: 0 Tlb_page_evict: 239
Shader4: Tlb_validate: 268 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Shader5: Tlb_validate: 278 Tlb_invalidate: 233 Tlb_evict: 0 Tlb_page_evict: 233
Shader6: Tlb_validate: 286 Tlb_invalidate: 235 Tlb_evict: 0 Tlb_page_evict: 235
Shader7: Tlb_validate: 262 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader8: Tlb_validate: 262 Tlb_invalidate: 223 Tlb_evict: 0 Tlb_page_evict: 223
Shader9: Tlb_validate: 290 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader10: Tlb_validate: 301 Tlb_invalidate: 247 Tlb_evict: 0 Tlb_page_evict: 247
Shader11: Tlb_validate: 286 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader12: Tlb_validate: 271 Tlb_invalidate: 229 Tlb_evict: 0 Tlb_page_evict: 229
Shader13: Tlb_validate: 292 Tlb_invalidate: 253 Tlb_evict: 0 Tlb_page_evict: 253
Shader14: Tlb_validate: 266 Tlb_invalidate: 222 Tlb_evict: 0 Tlb_page_evict: 222
Shader15: Tlb_validate: 275 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader16: Tlb_validate: 286 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Shader17: Tlb_validate: 282 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader18: Tlb_validate: 282 Tlb_invalidate: 240 Tlb_evict: 0 Tlb_page_evict: 240
Shader19: Tlb_validate: 293 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader20: Tlb_validate: 292 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader21: Tlb_validate: 288 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader22: Tlb_validate: 279 Tlb_invalidate: 230 Tlb_evict: 0 Tlb_page_evict: 230
Shader23: Tlb_validate: 290 Tlb_invalidate: 236 Tlb_evict: 0 Tlb_page_evict: 236
Shader24: Tlb_validate: 276 Tlb_invalidate: 218 Tlb_evict: 0 Tlb_page_evict: 218
Shader25: Tlb_validate: 277 Tlb_invalidate: 230 Tlb_evict: 0 Tlb_page_evict: 230
Shader26: Tlb_validate: 271 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader27: Tlb_validate: 289 Tlb_invalidate: 241 Tlb_evict: 0 Tlb_page_evict: 241
Tlb_tot_valiate: 7882 Tlb_invalidate: 6595, Tlb_tot_evict: 0, Tlb_tot_evict page: 6595
========================================TLB statistics(threshing)==============================
Shader0: Page: 524814 Treshed: 1 | Page: 524863 Treshed: 1 | Page: 524922 Treshed: 1 | Page: 524928 Treshed: 2 | Page: 524929 Treshed: 3 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 3 | Page: 524935 Treshed: 2 | Page: 524936 Treshed: 3 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 3 | Page: 524942 Treshed: 3 | Page: 524943 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525342 Treshed: 1 | Page: 525343 Treshed: 1 | Page: 525344 Treshed: 1 | Page: 525512 Treshed: 1 | Total 49
Shader1: Page: 524808 Treshed: 1 | Page: 524815 Treshed: 1 | Page: 524836 Treshed: 1 | Page: 524867 Treshed: 1 | Page: 524895 Treshed: 1 | Page: 524911 Treshed: 1 | Page: 524928 Treshed: 2 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 3 | Page: 524935 Treshed: 2 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 3 | Page: 524942 Treshed: 3 | Page: 524943 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525084 Treshed: 1 | Page: 525085 Treshed: 1 | Page: 525086 Treshed: 1 | Page: 525312 Treshed: 1 | Page: 525488 Treshed: 1 | Page: 525495 Treshed: 1 | Page: 525512 Treshed: 1 | Total 59
Shader2: Page: 524800 Treshed: 1 | Page: 524856 Treshed: 1 | Page: 524858 Treshed: 1 | Page: 524865 Treshed: 1 | Page: 524884 Treshed: 1 | Page: 524921 Treshed: 1 | Page: 524925 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 3 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 3 | Page: 524933 Treshed: 2 | Page: 524934 Treshed: 2 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 3 | Page: 524940 Treshed: 2 | Page: 524941 Treshed: 2 | Page: 524942 Treshed: 3 | Page: 524943 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525095 Treshed: 1 | Page: 525339 Treshed: 1 | Page: 525340 Treshed: 1 | Page: 525341 Treshed: 1 | Page: 525342 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 59
Shader3: Page: 524801 Treshed: 1 | Page: 524810 Treshed: 1 | Page: 524831 Treshed: 1 | Page: 524857 Treshed: 1 | Page: 524885 Treshed: 1 | Page: 524916 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 2 | Page: 524933 Treshed: 2 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 2 | Page: 524940 Treshed: 2 | Page: 524941 Treshed: 1 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525017 Treshed: 1 | Page: 525148 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 52
Shader4: Page: 524802 Treshed: 1 | Page: 524811 Treshed: 1 | Page: 524832 Treshed: 1 | Page: 524842 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 3 | Page: 524932 Treshed: 2 | Page: 524933 Treshed: 3 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 3 | Page: 524939 Treshed: 2 | Page: 524940 Treshed: 3 | Page: 524941 Treshed: 1 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525159 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 47
Shader5: Page: 524812 Treshed: 1 | Page: 524819 Treshed: 1 | Page: 524859 Treshed: 1 | Page: 524887 Treshed: 1 | Page: 524899 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 3 | Page: 524932 Treshed: 2 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 3 | Page: 524939 Treshed: 2 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 1 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525014 Treshed: 1 | Page: 525034 Treshed: 1 | Page: 525153 Treshed: 1 | Page: 525154 Treshed: 1 | Page: 525512 Treshed: 1 | Total 52
Shader6: Page: 524804 Treshed: 1 | Page: 524806 Treshed: 1 | Page: 524862 Treshed: 1 | Page: 524888 Treshed: 1 | Page: 524890 Treshed: 1 | Page: 524900 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 3 | Page: 524930 Treshed: 2 | Page: 524931 Treshed: 2 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 3 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 3 | Page: 524937 Treshed: 2 | Page: 524938 Treshed: 2 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 3 | Page: 524941 Treshed: 1 | Page: 524942 Treshed: 1 | Page: 525023 Treshed: 1 | Page: 525073 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525158 Treshed: 1 | Page: 525162 Treshed: 1 | Page: 525164 Treshed: 1 | Page: 525247 Treshed: 1 | Page: 525512 Treshed: 1 | Total 53
Shader7: Page: 524861 Treshed: 1 | Page: 524870 Treshed: 1 | Page: 524889 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 2 | Page: 524930 Treshed: 2 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 2 | Page: 524937 Treshed: 2 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 1 | Page: 525026 Treshed: 1 | Page: 525187 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 43
Shader8: Page: 524815 Treshed: 1 | Page: 524822 Treshed: 1 | Page: 524871 Treshed: 1 | Page: 524928 Treshed: 3 | Page: 524929 Treshed: 2 | Page: 524930 Treshed: 3 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 3 | Page: 524936 Treshed: 2 | Page: 524937 Treshed: 3 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 1 | Page: 525022 Treshed: 1 | Page: 525043 Treshed: 1 | Page: 525164 Treshed: 1 | Page: 525190 Treshed: 1 | Page: 525191 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 46
Shader9: Page: 524816 Treshed: 1 | Page: 524823 Treshed: 1 | Page: 524835 Treshed: 1 | Page: 524844 Treshed: 1 | Page: 524863 Treshed: 1 | Page: 524891 Treshed: 1 | Page: 524926 Treshed: 1 | Page: 524928 Treshed: 3 | Page: 524929 Treshed: 2 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 1 | Page: 524935 Treshed: 3 | Page: 524936 Treshed: 2 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 1 | Page: 524942 Treshed: 1 | Page: 524943 Treshed: 2 | Page: 525024 Treshed: 1 | Page: 525025 Treshed: 1 | Page: 525047 Treshed: 1 | Page: 525108 Treshed: 1 | Page: 525109 Treshed: 1 | Page: 525110 Treshed: 1 | Page: 525256 Treshed: 1 | Page: 525512 Treshed: 1 | Total 56
Shader10: Page: 524810 Treshed: 1 | Page: 524845 Treshed: 1 | Page: 524848 Treshed: 1 | Page: 524864 Treshed: 1 | Page: 524892 Treshed: 1 | Page: 524908 Treshed: 1 | Page: 524920 Treshed: 1 | Page: 524928 Treshed: 2 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 3 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 3 | Page: 524934 Treshed: 2 | Page: 524935 Treshed: 2 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 3 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 3 | Page: 524941 Treshed: 2 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525111 Treshed: 1 | Page: 525112 Treshed: 1 | Page: 525113 Treshed: 1 | Page: 525336 Treshed: 1 | Page: 525337 Treshed: 1 | Page: 525338 Treshed: 1 | Page: 525339 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 58
Shader11: Page: 524818 Treshed: 1 | Page: 524837 Treshed: 1 | Page: 524846 Treshed: 1 | Page: 524893 Treshed: 1 | Page: 524909 Treshed: 1 | Page: 524916 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 2 | Page: 524934 Treshed: 2 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 2 | Page: 524941 Treshed: 2 | Page: 524943 Treshed: 1 | Page: 525030 Treshed: 1 | Page: 525031 Treshed: 1 | Page: 525032 Treshed: 1 | Page: 525086 Treshed: 1 | Page: 525113 Treshed: 1 | Page: 525172 Treshed: 1 | Page: 525173 Treshed: 1 | Page: 525324 Treshed: 1 | Page: 525325 Treshed: 1 | Page: 525326 Treshed: 1 | Page: 525345 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 56
Shader12: Page: 524826 Treshed: 1 | Page: 524875 Treshed: 1 | Page: 524882 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 3 | Page: 524933 Treshed: 2 | Page: 524934 Treshed: 3 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 3 | Page: 524940 Treshed: 2 | Page: 524941 Treshed: 3 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 1 | Page: 525223 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 45
Shader13: Page: 524823 Treshed: 1 | Page: 524827 Treshed: 1 | Page: 524839 Treshed: 1 | Page: 524867 Treshed: 1 | Page: 524883 Treshed: 1 | Page: 524895 Treshed: 1 | Page: 524904 Treshed: 1 | Page: 524911 Treshed: 1 | Page: 524924 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 1 | Page: 524932 Treshed: 3 | Page: 524933 Treshed: 2 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 1 | Page: 524939 Treshed: 3 | Page: 524940 Treshed: 2 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525225 Treshed: 1 | Page: 525226 Treshed: 1 | Page: 525348 Treshed: 1 | Page: 525349 Treshed: 1 | Page: 525350 Treshed: 1 | Page: 525351 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 59
Shader14: Page: 524849 Treshed: 1 | Page: 524905 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 3 | Page: 524931 Treshed: 2 | Page: 524932 Treshed: 2 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 3 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 3 | Page: 524938 Treshed: 2 | Page: 524939 Treshed: 2 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 3 | Page: 524942 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 525123 Treshed: 1 | Page: 525131 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 46
Shader15: Page: 524813 Treshed: 1 | Page: 524871 Treshed: 1 | Page: 524906 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 4 | Page: 524930 Treshed: 2 | Page: 524931 Treshed: 2 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 4 | Page: 524937 Treshed: 2 | Page: 524938 Treshed: 2 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 4 | Page: 524943 Treshed: 2 | Page: 525014 Treshed: 1 | Page: 525043 Treshed: 1 | Page: 525192 Treshed: 1 | Page: 525268 Treshed: 1 | Page: 525354 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 48
Shader16: Page: 524814 Treshed: 1 | Page: 524842 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524898 Treshed: 1 | Page: 524907 Treshed: 1 | Page: 524918 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 3 | Page: 524930 Treshed: 2 | Page: 524931 Treshed: 3 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 3 | Page: 524937 Treshed: 2 | Page: 524938 Treshed: 3 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 525331 Treshed: 1 | Page: 525332 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525529 Treshed: 1 | Page: 525541 Treshed: 1 | Total 49
Shader17: Page: 524824 Treshed: 1 | Page: 524843 Treshed: 1 | Page: 524852 Treshed: 1 | Page: 524873 Treshed: 1 | Page: 524899 Treshed: 1 | Page: 524920 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524929 Treshed: 3 | Page: 524930 Treshed: 2 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 1 | Page: 524936 Treshed: 3 | Page: 524937 Treshed: 2 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525049 Treshed: 1 | Page: 525132 Treshed: 1 | Page: 525134 Treshed: 1 | Page: 525197 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 53
Shader18: Page: 524800 Treshed: 1 | Page: 524825 Treshed: 1 | Page: 524853 Treshed: 1 | Page: 524900 Treshed: 1 | Page: 524909 Treshed: 1 | Page: 524919 Treshed: 1 | Page: 524923 Treshed: 2 | Page: 524928 Treshed: 2 | Page: 524929 Treshed: 2 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 3 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 3 | Page: 524935 Treshed: 2 | Page: 524936 Treshed: 2 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 3 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 3 | Page: 524942 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 525051 Treshed: 1 | Page: 525059 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525136 Treshed: 1 | Page: 525137 Treshed: 1 | Page: 525345 Treshed: 1 | Page: 525346 Treshed: 1 | Page: 525347 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525529 Treshed: 1 | Page: 525541 Treshed: 1 | Total 59
Shader19: Page: 524801 Treshed: 1 | Page: 524805 Treshed: 1 | Page: 524854 Treshed: 1 | Page: 524857 Treshed: 1 | Page: 524861 Treshed: 1 | Page: 524873 Treshed: 1 | Page: 524875 Treshed: 1 | Page: 524901 Treshed: 1 | Page: 524903 Treshed: 1 | Page: 524912 Treshed: 1 | Page: 524917 Treshed: 1 | Page: 524928 Treshed: 2 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 4 | Page: 524934 Treshed: 2 | Page: 524935 Treshed: 2 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 4 | Page: 524941 Treshed: 2 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525062 Treshed: 1 | Page: 525138 Treshed: 1 | Page: 525312 Treshed: 1 | Page: 525313 Treshed: 1 | Page: 525314 Treshed: 1 | Page: 525315 Treshed: 1 | Page: 525357 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 60
Shader20: Page: 524806 Treshed: 1 | Page: 524827 Treshed: 1 | Page: 524862 Treshed: 1 | Page: 524876 Treshed: 1 | Page: 524902 Treshed: 1 | Page: 524915 Treshed: 1 | Page: 524918 Treshed: 1 | Page: 524928 Treshed: 3 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 3 | Page: 524934 Treshed: 2 | Page: 524935 Treshed: 3 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 3 | Page: 524941 Treshed: 2 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525057 Treshed: 1 | Page: 525058 Treshed: 1 | Page: 525059 Treshed: 1 | Page: 525065 Treshed: 1 | Page: 525321 Treshed: 1 | Page: 525322 Treshed: 1 | Page: 525323 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525529 Treshed: 1 | Page: 525541 Treshed: 1 | Total 57
Shader21: Page: 524821 Treshed: 1 | Page: 524828 Treshed: 1 | Page: 524835 Treshed: 1 | Page: 524847 Treshed: 1 | Page: 524887 Treshed: 1 | Page: 524921 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 1 | Page: 524933 Treshed: 3 | Page: 524934 Treshed: 2 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 1 | Page: 524940 Treshed: 3 | Page: 524941 Treshed: 2 | Page: 524942 Treshed: 1 | Page: 524943 Treshed: 3 | Page: 525059 Treshed: 1 | Page: 525060 Treshed: 1 | Page: 525061 Treshed: 1 | Page: 525062 Treshed: 1 | Page: 525351 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 55
Shader22: Page: 524808 Treshed: 1 | Page: 524829 Treshed: 1 | Page: 524836 Treshed: 1 | Page: 524848 Treshed: 1 | Page: 524850 Treshed: 1 | Page: 524927 Treshed: 1 | Page: 524928 Treshed: 3 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 3 | Page: 524932 Treshed: 2 | Page: 524933 Treshed: 2 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 3 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 3 | Page: 524939 Treshed: 2 | Page: 524940 Treshed: 2 | Page: 524941 Treshed: 4 | Page: 524943 Treshed: 2 | Page: 525062 Treshed: 1 | Page: 525071 Treshed: 1 | Page: 525288 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525529 Treshed: 1 | Page: 525541 Treshed: 1 | Total 52
Shader23: Page: 524809 Treshed: 1 | Page: 524823 Treshed: 1 | Page: 524830 Treshed: 1 | Page: 524849 Treshed: 1 | Page: 524858 Treshed: 1 | Page: 524877 Treshed: 1 | Page: 524879 Treshed: 1 | Page: 524886 Treshed: 1 | Page: 524905 Treshed: 1 | Page: 524907 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 4 | Page: 524931 Treshed: 2 | Page: 524932 Treshed: 2 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 4 | Page: 524938 Treshed: 2 | Page: 524939 Treshed: 2 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 1 | Page: 525045 Treshed: 1 | Page: 525066 Treshed: 1 | Page: 525074 Treshed: 1 | Page: 525123 Treshed: 1 | Page: 525125 Treshed: 1 | Page: 525294 Treshed: 1 | Page: 525300 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 58
Shader24: Page: 524810 Treshed: 1 | Page: 524824 Treshed: 1 | Page: 524859 Treshed: 1 | Page: 524880 Treshed: 1 | Page: 524906 Treshed: 1 | Page: 524908 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 3 | Page: 524931 Treshed: 2 | Page: 524932 Treshed: 3 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 3 | Page: 524938 Treshed: 2 | Page: 524939 Treshed: 3 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525047 Treshed: 1 | Page: 525301 Treshed: 1 | Page: 525512 Treshed: 1 | Total 49
Shader25: Page: 524835 Treshed: 1 | Page: 524860 Treshed: 1 | Page: 524914 Treshed: 1 | Page: 524928 Treshed: 4 | Page: 524929 Treshed: 1 | Page: 524930 Treshed: 3 | Page: 524931 Treshed: 2 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 4 | Page: 524936 Treshed: 1 | Page: 524937 Treshed: 3 | Page: 524938 Treshed: 2 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 2 | Page: 524943 Treshed: 2 | Page: 525512 Treshed: 1 | Page: 525529 Treshed: 1 | Page: 525541 Treshed: 1 | Total 48
Shader26: Page: 524805 Treshed: 1 | Page: 524812 Treshed: 1 | Page: 524833 Treshed: 1 | Page: 524908 Treshed: 1 | Page: 524928 Treshed: 3 | Page: 524929 Treshed: 2 | Page: 524930 Treshed: 2 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 3 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 3 | Page: 524936 Treshed: 2 | Page: 524937 Treshed: 2 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 3 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 3 | Page: 524943 Treshed: 3 | Page: 524991 Treshed: 1 | Page: 524993 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525512 Treshed: 1 | Page: 525541 Treshed: 1 | Total 53
Shader27: Page: 524853 Treshed: 1 | Page: 524862 Treshed: 1 | Page: 524928 Treshed: 2 | Page: 524929 Treshed: 2 | Page: 524930 Treshed: 1 | Page: 524931 Treshed: 4 | Page: 524932 Treshed: 4 | Page: 524933 Treshed: 1 | Page: 524934 Treshed: 4 | Page: 524935 Treshed: 2 | Page: 524936 Treshed: 2 | Page: 524937 Treshed: 1 | Page: 524938 Treshed: 4 | Page: 524939 Treshed: 4 | Page: 524940 Treshed: 1 | Page: 524941 Treshed: 4 | Page: 524942 Treshed: 3 | Page: 524943 Treshed: 2 | Page: 525137 Treshed: 1 | Page: 525163 Treshed: 1 | Page: 525333 Treshed: 1 | Page: 525336 Treshed: 1 | Page: 525512 Treshed: 1 | Total 48
Tlb_tot_thresh: 1469
========================================Page fault statistics==============================
Shader0: Page_table_access:2453 Page_hit: 1319 Page_miss: 1134 Page_hit_rate: 0.537709 Page_fault: 59 Page_pending: 1075
Shader1: Page_table_access:2678 Page_hit: 1150 Page_miss: 1528 Page_hit_rate: 0.429425 Page_fault: 71 Page_pending: 1456
Shader2: Page_table_access:2900 Page_hit: 1227 Page_miss: 1673 Page_hit_rate: 0.423103 Page_fault: 61 Page_pending: 1612
Shader3: Page_table_access:2659 Page_hit: 1293 Page_miss: 1366 Page_hit_rate: 0.486273 Page_fault: 45 Page_pending: 1321
Shader4: Page_table_access:2424 Page_hit: 1246 Page_miss: 1178 Page_hit_rate: 0.514026 Page_fault: 50 Page_pending: 1128
Shader5: Page_table_access:2561 Page_hit: 1126 Page_miss: 1435 Page_hit_rate: 0.439672 Page_fault: 56 Page_pending: 1379
Shader6: Page_table_access:2552 Page_hit: 1111 Page_miss: 1441 Page_hit_rate: 0.435345 Page_fault: 58 Page_pending: 1383
Shader7: Page_table_access:2339 Page_hit: 1386 Page_miss: 953 Page_hit_rate: 0.592561 Page_fault: 31 Page_pending: 922
Shader8: Page_table_access:2139 Page_hit: 1389 Page_miss: 750 Page_hit_rate: 0.649369 Page_fault: 40 Page_pending: 710
Shader9: Page_table_access:2712 Page_hit: 1375 Page_miss: 1337 Page_hit_rate: 0.507006 Page_fault: 56 Page_pending: 1281
Shader10: Page_table_access:2731 Page_hit: 1253 Page_miss: 1478 Page_hit_rate: 0.458806 Page_fault: 63 Page_pending: 1415
Shader11: Page_table_access:2584 Page_hit: 1202 Page_miss: 1382 Page_hit_rate: 0.465170 Page_fault: 54 Page_pending: 1328
Shader12: Page_table_access:2360 Page_hit: 1195 Page_miss: 1165 Page_hit_rate: 0.506356 Page_fault: 52 Page_pending: 1113
Shader13: Page_table_access:2624 Page_hit: 1377 Page_miss: 1247 Page_hit_rate: 0.524771 Page_fault: 58 Page_pending: 1189
Shader14: Page_table_access:2255 Page_hit: 1435 Page_miss: 820 Page_hit_rate: 0.636364 Page_fault: 32 Page_pending: 788
Shader15: Page_table_access:2456 Page_hit: 1232 Page_miss: 1224 Page_hit_rate: 0.501629 Page_fault: 48 Page_pending: 1176
Shader16: Page_table_access:2564 Page_hit: 1267 Page_miss: 1297 Page_hit_rate: 0.494150 Page_fault: 51 Page_pending: 1247
Shader17: Page_table_access:2415 Page_hit: 1165 Page_miss: 1250 Page_hit_rate: 0.482402 Page_fault: 52 Page_pending: 1198
Shader18: Page_table_access:2393 Page_hit: 1198 Page_miss: 1195 Page_hit_rate: 0.500627 Page_fault: 58 Page_pending: 1136
Shader19: Page_table_access:2681 Page_hit: 1245 Page_miss: 1436 Page_hit_rate: 0.464379 Page_fault: 61 Page_pending: 1375
Shader20: Page_table_access:2528 Page_hit: 1356 Page_miss: 1172 Page_hit_rate: 0.536392 Page_fault: 50 Page_pending: 1121
Shader21: Page_table_access:2384 Page_hit: 1277 Page_miss: 1107 Page_hit_rate: 0.535654 Page_fault: 54 Page_pending: 1054
Shader22: Page_table_access:2420 Page_hit: 1105 Page_miss: 1315 Page_hit_rate: 0.456612 Page_fault: 54 Page_pending: 1261
Shader23: Page_table_access:2674 Page_hit: 1128 Page_miss: 1546 Page_hit_rate: 0.421840 Page_fault: 68 Page_pending: 1478
Shader24: Page_table_access:2471 Page_hit: 1230 Page_miss: 1241 Page_hit_rate: 0.497774 Page_fault: 49 Page_pending: 1192
Shader25: Page_table_access:2433 Page_hit: 1190 Page_miss: 1243 Page_hit_rate: 0.489108 Page_fault: 44 Page_pending: 1199
Shader26: Page_table_access:2342 Page_hit: 1270 Page_miss: 1072 Page_hit_rate: 0.542272 Page_fault: 45 Page_pending: 1027
Shader27: Page_table_access:2454 Page_hit: 1371 Page_miss: 1083 Page_hit_rate: 0.558680 Page_fault: 51 Page_pending: 1032
Page_talbe_tot_access: 70186 Page_tot_hit: 35118, Page_tot_miss 35068, Page_tot_hit_rate: 0.500356 Page_tot_fault: 1471 Page_tot_pending: 33596
Total_memory_access_page_fault: 15, Average_latency 4279860.000000
========================================Page threshing statistics==============================
Page_validate: 1952 Page_evict_diry: 89 Page_evict_not_diry: 1352
Page: 524800 Treshed: 4
Page: 524801 Treshed: 3
Page: 524802 Treshed: 2
Page: 524803 Treshed: 2
Page: 524804 Treshed: 2
Page: 524805 Treshed: 4
Page: 524806 Treshed: 3
Page: 524807 Treshed: 2
Page: 524808 Treshed: 3
Page: 524809 Treshed: 3
Page: 524810 Treshed: 3
Page: 524811 Treshed: 4
Page: 524812 Treshed: 3
Page: 524813 Treshed: 2
Page: 524814 Treshed: 2
Page: 524815 Treshed: 4
Page: 524816 Treshed: 3
Page: 524817 Treshed: 2
Page: 524818 Treshed: 2
Page: 524819 Treshed: 3
Page: 524820 Treshed: 2
Page: 524821 Treshed: 2
Page: 524822 Treshed: 2
Page: 524823 Treshed: 4
Page: 524824 Treshed: 2
Page: 524825 Treshed: 2
Page: 524826 Treshed: 2
Page: 524827 Treshed: 4
Page: 524828 Treshed: 3
Page: 524829 Treshed: 3
Page: 524830 Treshed: 3
Page: 524831 Treshed: 3
Page: 524832 Treshed: 3
Page: 524833 Treshed: 2
Page: 524834 Treshed: 2
Page: 524835 Treshed: 3
Page: 524836 Treshed: 2
Page: 524837 Treshed: 2
Page: 524838 Treshed: 2
Page: 524839 Treshed: 2
Page: 524840 Treshed: 1
Page: 524841 Treshed: 3
Page: 524842 Treshed: 2
Page: 524843 Treshed: 2
Page: 524844 Treshed: 2
Page: 524845 Treshed: 2
Page: 524846 Treshed: 1
Page: 524847 Treshed: 3
Page: 524848 Treshed: 2
Page: 524849 Treshed: 3
Page: 524850 Treshed: 2
Page: 524851 Treshed: 2
Page: 524852 Treshed: 2
Page: 524853 Treshed: 3
Page: 524854 Treshed: 2
Page: 524855 Treshed: 2
Page: 524856 Treshed: 1
Page: 524857 Treshed: 3
Page: 524858 Treshed: 2
Page: 524859 Treshed: 2
Page: 524860 Treshed: 1
Page: 524861 Treshed: 3
Page: 524862 Treshed: 3
Page: 524863 Treshed: 2
Page: 524864 Treshed: 1
Page: 524865 Treshed: 1
Page: 524866 Treshed: 1
Page: 524867 Treshed: 2
Page: 524868 Treshed: 1
Page: 524869 Treshed: 1
Page: 524870 Treshed: 2
Page: 524871 Treshed: 2
Page: 524872 Treshed: 2
Page: 524873 Treshed: 2
Page: 524875 Treshed: 2
Page: 524876 Treshed: 2
Page: 524877 Treshed: 1
Page: 524879 Treshed: 2
Page: 524880 Treshed: 1
Page: 524881 Treshed: 1
Page: 524882 Treshed: 2
Page: 524883 Treshed: 2
Page: 524884 Treshed: 1
Page: 524885 Treshed: 1
Page: 524886 Treshed: 1
Page: 524887 Treshed: 2
Page: 524888 Treshed: 1
Page: 524889 Treshed: 1
Page: 524890 Treshed: 1
Page: 524891 Treshed: 1
Page: 524892 Treshed: 1
Page: 524893 Treshed: 1
Page: 524895 Treshed: 2
Page: 524898 Treshed: 1
Page: 524899 Treshed: 2
Page: 524900 Treshed: 2
Page: 524901 Treshed: 1
Page: 524902 Treshed: 1
Page: 524903 Treshed: 1
Page: 524904 Treshed: 1
Page: 524905 Treshed: 2
Page: 524906 Treshed: 3
Page: 524907 Treshed: 2
Page: 524908 Treshed: 3
Page: 524909 Treshed: 2
Page: 524910 Treshed: 1
Page: 524911 Treshed: 2
Page: 524912 Treshed: 3
Page: 524913 Treshed: 3
Page: 524914 Treshed: 4
Page: 524915 Treshed: 3
Page: 524916 Treshed: 4
Page: 524917 Treshed: 4
Page: 524918 Treshed: 4
Page: 524919 Treshed: 4
Page: 524920 Treshed: 4
Page: 524921 Treshed: 4
Page: 524922 Treshed: 2
Page: 524923 Treshed: 4
Page: 524924 Treshed: 5
Page: 524925 Treshed: 4
Page: 524926 Treshed: 4
Page: 524927 Treshed: 4
Page: 524928 Treshed: 5
Page: 524929 Treshed: 5
Page: 524930 Treshed: 5
Page: 524931 Treshed: 5
Page: 524932 Treshed: 5
Page: 524933 Treshed: 5
Page: 524934 Treshed: 5
Page: 524935 Treshed: 5
Page: 524936 Treshed: 5
Page: 524937 Treshed: 5
Page: 524938 Treshed: 5
Page: 524939 Treshed: 5
Page: 524940 Treshed: 5
Page: 524941 Treshed: 5
Page: 524942 Treshed: 3
Page: 524943 Treshed: 3
Page: 524976 Treshed: 3
Page: 524977 Treshed: 2
Page: 524978 Treshed: 2
Page: 524979 Treshed: 2
Page: 524980 Treshed: 2
Page: 524981 Treshed: 2
Page: 524982 Treshed: 2
Page: 524983 Treshed: 2
Page: 524984 Treshed: 3
Page: 524985 Treshed: 2
Page: 524986 Treshed: 2
Page: 524987 Treshed: 2
Page: 524988 Treshed: 3
Page: 524989 Treshed: 2
Page: 524990 Treshed: 1
Page: 524991 Treshed: 3
Page: 524992 Treshed: 2
Page: 524993 Treshed: 3
Page: 524994 Treshed: 2
Page: 524995 Treshed: 2
Page: 524996 Treshed: 1
Page: 524997 Treshed: 2
Page: 524998 Treshed: 4
Page: 524999 Treshed: 2
Page: 525000 Treshed: 3
Page: 525001 Treshed: 2
Page: 525002 Treshed: 2
Page: 525003 Treshed: 2
Page: 525004 Treshed: 1
Page: 525005 Treshed: 3
Page: 525006 Treshed: 3
Page: 525007 Treshed: 3
Page: 525008 Treshed: 2
Page: 525009 Treshed: 2
Page: 525010 Treshed: 2
Page: 525011 Treshed: 3
Page: 525012 Treshed: 2
Page: 525013 Treshed: 1
Page: 525014 Treshed: 2
Page: 525015 Treshed: 2
Page: 525016 Treshed: 2
Page: 525017 Treshed: 3
Page: 525018 Treshed: 3
Page: 525019 Treshed: 1
Page: 525020 Treshed: 2
Page: 525021 Treshed: 1
Page: 525022 Treshed: 3
Page: 525023 Treshed: 2
Page: 525024 Treshed: 2
Page: 525025 Treshed: 3
Page: 525026 Treshed: 3
Page: 525027 Treshed: 3
Page: 525028 Treshed: 3
Page: 525029 Treshed: 1
Page: 525030 Treshed: 2
Page: 525031 Treshed: 2
Page: 525032 Treshed: 2
Page: 525033 Treshed: 4
Page: 525034 Treshed: 4
Page: 525035 Treshed: 1
Page: 525036 Treshed: 2
Page: 525037 Treshed: 3
Page: 525038 Treshed: 1
Page: 525039 Treshed: 3
Page: 525040 Treshed: 3
Page: 525041 Treshed: 2
Page: 525042 Treshed: 2
Page: 525043 Treshed: 3
Page: 525044 Treshed: 2
Page: 525045 Treshed: 2
Page: 525046 Treshed: 2
Page: 525047 Treshed: 3
Page: 525048 Treshed: 2
Page: 525049 Treshed: 2
Page: 525050 Treshed: 2
Page: 525051 Treshed: 3
Page: 525052 Treshed: 2
Page: 525053 Treshed: 1
Page: 525054 Treshed: 2
Page: 525055 Treshed: 3
Page: 525057 Treshed: 3
Page: 525058 Treshed: 2
Page: 525059 Treshed: 3
Page: 525060 Treshed: 3
Page: 525061 Treshed: 3
Page: 525062 Treshed: 3
Page: 525063 Treshed: 3
Page: 525064 Treshed: 3
Page: 525065 Treshed: 3
Page: 525066 Treshed: 3
Page: 525067 Treshed: 3
Page: 525068 Treshed: 3
Page: 525069 Treshed: 3
Page: 525070 Treshed: 4
Page: 525071 Treshed: 3
Page: 525072 Treshed: 3
Page: 525073 Treshed: 3
Page: 525074 Treshed: 2
Page: 525075 Treshed: 1
Page: 525076 Treshed: 1
Page: 525077 Treshed: 1
Page: 525078 Treshed: 1
Page: 525079 Treshed: 1
Page: 525080 Treshed: 2
Page: 525081 Treshed: 2
Page: 525082 Treshed: 2
Page: 525083 Treshed: 2
Page: 525084 Treshed: 2
Page: 525085 Treshed: 3
Page: 525086 Treshed: 2
Page: 525087 Treshed: 2
Page: 525088 Treshed: 3
Page: 525089 Treshed: 2
Page: 525090 Treshed: 2
Page: 525091 Treshed: 2
Page: 525092 Treshed: 2
Page: 525093 Treshed: 2
Page: 525094 Treshed: 3
Page: 525095 Treshed: 1
Page: 525096 Treshed: 2
Page: 525097 Treshed: 2
Page: 525098 Treshed: 2
Page: 525099 Treshed: 3
Page: 525100 Treshed: 2
Page: 525101 Treshed: 2
Page: 525102 Treshed: 1
Page: 525103 Treshed: 1
Page: 525104 Treshed: 1
Page: 525105 Treshed: 2
Page: 525106 Treshed: 2
Page: 525107 Treshed: 2
Page: 525108 Treshed: 3
Page: 525109 Treshed: 2
Page: 525110 Treshed: 2
Page: 525111 Treshed: 2
Page: 525112 Treshed: 2
Page: 525113 Treshed: 2
Page: 525114 Treshed: 2
Page: 525115 Treshed: 2
Page: 525116 Treshed: 2
Page: 525117 Treshed: 2
Page: 525118 Treshed: 3
Page: 525119 Treshed: 3
Page: 525120 Treshed: 3
Page: 525121 Treshed: 3
Page: 525122 Treshed: 3
Page: 525123 Treshed: 3
Page: 525124 Treshed: 3
Page: 525125 Treshed: 2
Page: 525126 Treshed: 2
Page: 525127 Treshed: 3
Page: 525128 Treshed: 2
Page: 525129 Treshed: 3
Page: 525130 Treshed: 2
Page: 525131 Treshed: 2
Page: 525132 Treshed: 2
Page: 525133 Treshed: 2
Page: 525134 Treshed: 2
Page: 525135 Treshed: 3
Page: 525136 Treshed: 3
Page: 525137 Treshed: 2
Page: 525138 Treshed: 2
Page: 525139 Treshed: 3
Page: 525141 Treshed: 2
Page: 525142 Treshed: 2
Page: 525143 Treshed: 2
Page: 525144 Treshed: 3
Page: 525145 Treshed: 2
Page: 525146 Treshed: 1
Page: 525147 Treshed: 1
Page: 525148 Treshed: 1
Page: 525149 Treshed: 1
Page: 525150 Treshed: 2
Page: 525151 Treshed: 3
Page: 525152 Treshed: 3
Page: 525154 Treshed: 1
Page: 525155 Treshed: 2
Page: 525156 Treshed: 1
Page: 525157 Treshed: 1
Page: 525158 Treshed: 1
Page: 525159 Treshed: 2
Page: 525160 Treshed: 2
Page: 525161 Treshed: 2
Page: 525162 Treshed: 2
Page: 525163 Treshed: 1
Page: 525164 Treshed: 2
Page: 525165 Treshed: 1
Page: 525166 Treshed: 2
Page: 525167 Treshed: 1
Page: 525168 Treshed: 2
Page: 525169 Treshed: 3
Page: 525170 Treshed: 2
Page: 525171 Treshed: 3
Page: 525172 Treshed: 2
Page: 525173 Treshed: 3
Page: 525174 Treshed: 2
Page: 525175 Treshed: 1
Page: 525176 Treshed: 1
Page: 525177 Treshed: 2
Page: 525178 Treshed: 3
Page: 525179 Treshed: 2
Page: 525180 Treshed: 2
Page: 525181 Treshed: 2
Page: 525182 Treshed: 2
Page: 525183 Treshed: 1
Page: 525184 Treshed: 2
Page: 525185 Treshed: 3
Page: 525186 Treshed: 3
Page: 525187 Treshed: 4
Page: 525188 Treshed: 3
Page: 525189 Treshed: 4
Page: 525190 Treshed: 3
Page: 525191 Treshed: 3
Page: 525192 Treshed: 2
Page: 525193 Treshed: 2
Page: 525194 Treshed: 1
Page: 525195 Treshed: 2
Page: 525196 Treshed: 3
Page: 525197 Treshed: 2
Page: 525198 Treshed: 2
Page: 525199 Treshed: 2
Page: 525200 Treshed: 3
Page: 525201 Treshed: 2
Page: 525202 Treshed: 3
Page: 525203 Treshed: 2
Page: 525204 Treshed: 2
Page: 525205 Treshed: 3
Page: 525206 Treshed: 4
Page: 525207 Treshed: 2
Page: 525208 Treshed: 2
Page: 525209 Treshed: 3
Page: 525210 Treshed: 1
Page: 525211 Treshed: 4
Page: 525212 Treshed: 4
Page: 525213 Treshed: 2
Page: 525214 Treshed: 2
Page: 525215 Treshed: 2
Page: 525216 Treshed: 3
Page: 525217 Treshed: 2
Page: 525218 Treshed: 3
Page: 525219 Treshed: 3
Page: 525220 Treshed: 3
Page: 525221 Treshed: 4
Page: 525222 Treshed: 2
Page: 525223 Treshed: 3
Page: 525224 Treshed: 2
Page: 525225 Treshed: 3
Page: 525226 Treshed: 3
Page: 525227 Treshed: 2
Page: 525228 Treshed: 3
Page: 525229 Treshed: 2
Page: 525230 Treshed: 2
Page: 525231 Treshed: 3
Page: 525232 Treshed: 3
Page: 525233 Treshed: 3
Page: 525234 Treshed: 3
Page: 525235 Treshed: 3
Page: 525236 Treshed: 3
Page: 525237 Treshed: 2
Page: 525238 Treshed: 1
Page: 525239 Treshed: 1
Page: 525240 Treshed: 2
Page: 525241 Treshed: 3
Page: 525242 Treshed: 2
Page: 525243 Treshed: 3
Page: 525244 Treshed: 2
Page: 525245 Treshed: 1
Page: 525246 Treshed: 2
Page: 525247 Treshed: 2
Page: 525248 Treshed: 2
Page: 525249 Treshed: 3
Page: 525250 Treshed: 3
Page: 525251 Treshed: 2
Page: 525252 Treshed: 2
Page: 525253 Treshed: 1
Page: 525254 Treshed: 1
Page: 525255 Treshed: 2
Page: 525256 Treshed: 1
Page: 525257 Treshed: 2
Page: 525258 Treshed: 3
Page: 525259 Treshed: 3
Page: 525260 Treshed: 1
Page: 525261 Treshed: 3
Page: 525262 Treshed: 3
Page: 525263 Treshed: 1
Page: 525264 Treshed: 2
Page: 525265 Treshed: 3
Page: 525266 Treshed: 3
Page: 525267 Treshed: 3
Page: 525268 Treshed: 2
Page: 525269 Treshed: 1
Page: 525270 Treshed: 2
Page: 525271 Treshed: 4
Page: 525272 Treshed: 2
Page: 525273 Treshed: 2
Page: 525274 Treshed: 3
Page: 525275 Treshed: 3
Page: 525276 Treshed: 2
Page: 525277 Treshed: 3
Page: 525278 Treshed: 2
Page: 525279 Treshed: 2
Page: 525280 Treshed: 3
Page: 525281 Treshed: 2
Page: 525282 Treshed: 1
Page: 525283 Treshed: 3
Page: 525284 Treshed: 3
Page: 525285 Treshed: 2
Page: 525286 Treshed: 3
Page: 525287 Treshed: 2
Page: 525288 Treshed: 2
Page: 525289 Treshed: 2
Page: 525290 Treshed: 3
Page: 525291 Treshed: 2
Page: 525292 Treshed: 2
Page: 525293 Treshed: 3
Page: 525294 Treshed: 4
Page: 525295 Treshed: 3
Page: 525296 Treshed: 3
Page: 525298 Treshed: 1
Page: 525299 Treshed: 2
Page: 525300 Treshed: 2
Page: 525301 Treshed: 1
Page: 525302 Treshed: 3
Page: 525303 Treshed: 2
Page: 525304 Treshed: 2
Page: 525305 Treshed: 3
Page: 525306 Treshed: 2
Page: 525307 Treshed: 2
Page: 525308 Treshed: 2
Page: 525309 Treshed: 2
Page: 525310 Treshed: 3
Page: 525311 Treshed: 3
Page: 525312 Treshed: 3
Page: 525313 Treshed: 3
Page: 525314 Treshed: 2
Page: 525315 Treshed: 2
Page: 525316 Treshed: 3
Page: 525317 Treshed: 3
Page: 525318 Treshed: 2
Page: 525319 Treshed: 3
Page: 525320 Treshed: 2
Page: 525321 Treshed: 2
Page: 525322 Treshed: 4
Page: 525323 Treshed: 2
Page: 525324 Treshed: 3
Page: 525325 Treshed: 2
Page: 525326 Treshed: 3
Page: 525327 Treshed: 1
Page: 525328 Treshed: 4
Page: 525329 Treshed: 3
Page: 525330 Treshed: 3
Page: 525331 Treshed: 4
Page: 525332 Treshed: 3
Page: 525333 Treshed: 3
Page: 525334 Treshed: 4
Page: 525335 Treshed: 3
Page: 525336 Treshed: 3
Page: 525337 Treshed: 2
Page: 525338 Treshed: 3
Page: 525339 Treshed: 3
Page: 525340 Treshed: 3
Page: 525341 Treshed: 3
Page: 525342 Treshed: 3
Page: 525343 Treshed: 2
Page: 525344 Treshed: 2
Page: 525345 Treshed: 4
Page: 525346 Treshed: 3
Page: 525347 Treshed: 4
Page: 525348 Treshed: 3
Page: 525349 Treshed: 5
Page: 525350 Treshed: 3
Page: 525351 Treshed: 4
Page: 525352 Treshed: 3
Page: 525353 Treshed: 3
Page: 525354 Treshed: 2
Page: 525355 Treshed: 3
Page: 525356 Treshed: 3
Page: 525357 Treshed: 3
Page: 525358 Treshed: 4
Page: 525359 Treshed: 3
Page: 525488 Treshed: 1
Page: 525495 Treshed: 1
Page: 525512 Treshed: 1
Page: 525529 Treshed: 1
Page: 525541 Treshed: 1
Page_tot_thresh: 1258
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.162000
[0-25]: 0.934846, [26-50]: 0.004843, [51-75]: 0.060311, [76-100]: 0.000000
Pcie_write_utilization: 0.135367
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317518 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.681973)
F:   225609----T:   229039 	 St: 80280000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 80284000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 80290000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 80294000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 804e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 804ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 804c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 804d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539668----T:   541697 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.370020)
F:   541697----T:   544232 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544233----T:   546768 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   768919----T:   965282 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(132.588120)
F:   769554----T:   773366 	 St: 80210000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   773366----T:   779778 	 St: 80215000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   779778----T:   788480 	 St: 80220000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   788480----T:   797182 	 St: 80230000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   797182----T:   799982 	 St: 80240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   799982----T:   830235 	 St: 80242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   830235----T:   838015 	 St: 802e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   838015----T:   840815 	 St: 802ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   840815----T:   849517 	 St: 802f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   849517----T:   858219 	 St: 80300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   858219----T:   864180 	 St: 80320000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   864180----T:   890672 	 St: 8032a000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F:   890672----T:   894891 	 St: 80370000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   894891----T:   953374 	 St: 80376000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:   953374----T:   955979 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955979----T:   958584 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187432----T:  1188744 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.885888)
F:  1188744----T:  1191279 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1191280----T:  1193815 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1415966----T:  1476843 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(41.105335)
F:  1417172----T:  1419777 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1417716----T:  1420321 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1419777----T:  1422382 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422382----T:  1424987 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424987----T:  1427592 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427592----T:  1430197 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430197----T:  1432802 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432802----T:  1435407 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435407----T:  1438012 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1438012----T:  1440617 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440617----T:  1443222 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443222----T:  1445827 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445827----T:  1448432 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448432----T:  1451037 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451037----T:  1453642 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453642----T:  1456247 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1456247----T:  1458852 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1458852----T:  1461457 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1461457----T:  1464062 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1464062----T:  1466667 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1466667----T:  1469272 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1698993----T:  1700348 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.914922)
F:  1700348----T:  1702883 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1702884----T:  1705419 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1927570----T:  2230934 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(204.837265)
F:  1928115----T:  1930720 	 St: 80200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928780----T:  1931385 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1930720----T:  1933325 	 St: 80214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931385----T:  1933990 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1933325----T:  1935930 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1933990----T:  1936595 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1935930----T:  1938535 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936595----T:  1939200 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1938535----T:  1941140 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939200----T:  1941805 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1941140----T:  1943745 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941805----T:  1944410 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1943745----T:  1946350 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944410----T:  1947015 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1946350----T:  1948955 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947015----T:  1949620 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1948955----T:  1951560 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949620----T:  1952225 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1951560----T:  1954165 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952225----T:  1954830 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1954165----T:  1956770 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954830----T:  1957435 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1956770----T:  1959375 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957435----T:  1960040 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1959375----T:  1961980 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960040----T:  1962645 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1961980----T:  1964585 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962645----T:  1965250 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1964585----T:  1967190 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965250----T:  1967855 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1967190----T:  1969795 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967855----T:  1970460 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1969795----T:  1972400 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970460----T:  1973065 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1972400----T:  1975005 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975005----T:  1977610 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1977610----T:  1980215 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1980215----T:  1982820 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1982820----T:  1985425 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1985425----T:  1988030 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988030----T:  1990635 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990635----T:  1993240 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1993240----T:  1995845 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1995845----T:  1998450 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1998450----T:  2001055 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001055----T:  2003660 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2003660----T:  2006265 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2006265----T:  2008870 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2008870----T:  2011475 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2011475----T:  2014080 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014080----T:  2016685 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2016685----T:  2019290 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2019290----T:  2021895 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2021895----T:  2024500 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2024500----T:  2027105 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027105----T:  2029710 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2029710----T:  2032315 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2032315----T:  2034920 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034920----T:  2037525 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2037525----T:  2040130 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040130----T:  2042735 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2042735----T:  2045340 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045340----T:  2047945 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047945----T:  2050550 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2050550----T:  2053155 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053155----T:  2055760 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2055760----T:  2058365 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058365----T:  2060970 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060970----T:  2063575 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2063575----T:  2066180 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066180----T:  2068785 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2068785----T:  2071390 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071390----T:  2073995 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073995----T:  2076600 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076600----T:  2079205 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2079205----T:  2081810 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2081810----T:  2084415 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084415----T:  2087020 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087020----T:  2089625 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2089625----T:  2092230 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092230----T:  2094835 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2094835----T:  2097440 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097440----T:  2100045 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100045----T:  2102650 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2102650----T:  2105255 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105255----T:  2107860 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2107860----T:  2110465 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110465----T:  2113070 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113070----T:  2115675 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2115675----T:  2118280 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118280----T:  2120885 	 St: 80216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2120885----T:  2123490 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123490----T:  2126095 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126095----T:  2128700 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2128700----T:  2131305 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131305----T:  2133910 	 St: 80209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133910----T:  2136515 	 St: 8020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136515----T:  2139120 	 St: 80208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139120----T:  2141725 	 St: 8020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141725----T:  2144330 	 St: 80206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144330----T:  2146935 	 St: 8021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146935----T:  2149540 	 St: 8020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149540----T:  2152145 	 St: 80205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152145----T:  2154750 	 St: 80223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154750----T:  2157355 	 St: 8020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157355----T:  2159960 	 St: 80224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159960----T:  2162565 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2162565----T:  2165170 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2165170----T:  2167775 	 St: 80213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2167775----T:  2170380 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170380----T:  2172985 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172985----T:  2175590 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2175590----T:  2178195 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2178195----T:  2180800 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2180800----T:  2183405 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2183405----T:  2186010 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186010----T:  2188615 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2188615----T:  2191220 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2191220----T:  2193825 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193825----T:  2196430 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196430----T:  2199035 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2199035----T:  2201640 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2201640----T:  2204245 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2204245----T:  2206850 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2206850----T:  2209455 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209455----T:  2212060 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2212060----T:  2214665 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214665----T:  2217270 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217270----T:  2219875 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219875----T:  2222480 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2222480----T:  2225085 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2225085----T:  2227690 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2453084----T:  2495527 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(28.658339)
F:  2453698----T:  2456303 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2456303----T:  2458908 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2458908----T:  2461513 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2461513----T:  2464118 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2464118----T:  2466723 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2466723----T:  2469328 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2469328----T:  2471933 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2471933----T:  2474538 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2474538----T:  2477143 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2477143----T:  2479748 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2479748----T:  2482353 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2482353----T:  2484958 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2484958----T:  2487563 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2487563----T:  2490168 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2490168----T:  2492773 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2492773----T:  2495378 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2495527----T:  2498062 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2498063----T:  2500598 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2722749----T:  3553636 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(561.031067)
F:  2723287----T:  2725892 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2724094----T:  2726699 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2725892----T:  2728497 	 St: 8020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726699----T:  2729304 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2728497----T:  2731102 	 St: 80222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729304----T:  2731909 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2731102----T:  2733707 	 St: 80232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731909----T:  2734514 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2733707----T:  2736312 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734514----T:  2737119 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2736312----T:  2738917 	 St: 80228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737119----T:  2739724 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2738917----T:  2741522 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739724----T:  2742329 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2741522----T:  2744127 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742329----T:  2744934 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2744127----T:  2746732 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744934----T:  2747539 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2746732----T:  2749337 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747539----T:  2750144 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2749337----T:  2751942 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750144----T:  2752749 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2751942----T:  2754547 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752749----T:  2755354 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2754547----T:  2757152 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755354----T:  2757959 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2757152----T:  2759757 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757959----T:  2760564 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2759757----T:  2762362 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760564----T:  2763169 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2762362----T:  2764967 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763169----T:  2765774 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2764967----T:  2767572 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765774----T:  2768379 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2767572----T:  2770177 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770177----T:  2772782 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2772782----T:  2775387 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775387----T:  2777992 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2777992----T:  2780597 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2780597----T:  2783202 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783202----T:  2785807 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2785807----T:  2788412 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788412----T:  2791017 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791017----T:  2793622 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2793622----T:  2796227 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796227----T:  2798832 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2798832----T:  2801437 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801437----T:  2804042 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804042----T:  2806647 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2806647----T:  2809252 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809252----T:  2811857 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2811857----T:  2814462 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814462----T:  2817067 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817067----T:  2819672 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2819672----T:  2822277 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822277----T:  2824882 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2824882----T:  2827487 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2827487----T:  2830092 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830092----T:  2832697 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2832697----T:  2835302 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835302----T:  2837907 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2837907----T:  2840512 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2840512----T:  2843117 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843117----T:  2845722 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2845722----T:  2848327 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848327----T:  2850932 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2850932----T:  2853537 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2853537----T:  2856142 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856142----T:  2858747 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2858747----T:  2861352 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861352----T:  2863957 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2863957----T:  2866562 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2866562----T:  2869167 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869167----T:  2871772 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2871772----T:  2874377 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2874377----T:  2876982 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2876982----T:  2879587 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2879587----T:  2882192 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882192----T:  2884797 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2884797----T:  2887402 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887402----T:  2890007 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890007----T:  2892612 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2892612----T:  2895217 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895217----T:  2897822 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2897822----T:  2900427 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2900427----T:  2903032 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903032----T:  2905637 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2905637----T:  2908242 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908242----T:  2910847 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2910847----T:  2913452 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2913452----T:  2916057 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916057----T:  2918662 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2918662----T:  2921267 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921267----T:  2923872 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2923872----T:  2926477 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2926477----T:  2929082 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929082----T:  2931687 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2931687----T:  2934292 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934292----T:  2936897 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2936897----T:  2939502 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2939502----T:  2942107 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942107----T:  2944712 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2944712----T:  2947317 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2947317----T:  2949922 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2949922----T:  2952527 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2952527----T:  2955132 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955132----T:  2957737 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2957737----T:  2960342 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2960342----T:  2962947 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2962947----T:  2965552 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2965552----T:  2968157 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968157----T:  2970762 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2970762----T:  2973367 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2973367----T:  2975972 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2975972----T:  2978577 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2978577----T:  2981182 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981182----T:  2983787 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2983787----T:  2986392 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2986392----T:  2988997 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2988997----T:  2991602 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2991602----T:  2994207 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994207----T:  2996812 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2996812----T:  2999417 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2999417----T:  3002022 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002022----T:  3004627 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3004627----T:  3007232 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3007232----T:  3009837 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3009837----T:  3012442 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3012442----T:  3015047 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015047----T:  3017652 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3017652----T:  3020257 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3020257----T:  3022862 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3022862----T:  3025467 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3025467----T:  3028072 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028072----T:  3030677 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030677----T:  3033282 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033282----T:  3035887 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3035887----T:  3038492 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038492----T:  3041097 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041097----T:  3043702 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043702----T:  3046307 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046307----T:  3048912 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3048912----T:  3051517 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051517----T:  3054122 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3054122----T:  3056727 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056727----T:  3059332 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059332----T:  3061937 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3061937----T:  3064542 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064542----T:  3067147 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067147----T:  3069752 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069752----T:  3072357 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072357----T:  3074962 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074962----T:  3077567 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077567----T:  3080172 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080172----T:  3082777 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082777----T:  3085382 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3085382----T:  3087987 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087987----T:  3090592 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3090592----T:  3093197 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3093197----T:  3095802 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095802----T:  3098407 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3098407----T:  3101012 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3101012----T:  3103617 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103617----T:  3106222 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3106222----T:  3108827 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108827----T:  3111432 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3111432----T:  3114037 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3114037----T:  3116642 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3116642----T:  3119247 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3119247----T:  3121852 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3121852----T:  3124457 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3124457----T:  3127062 	 St: 8020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3127062----T:  3129667 	 St: 8020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3129667----T:  3132272 	 St: 8020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3132272----T:  3134877 	 St: 80224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3134877----T:  3137482 	 St: 80219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3137482----T:  3140087 	 St: 8021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3140087----T:  3142692 	 St: 80205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3142692----T:  3145297 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3145297----T:  3147902 	 St: 80212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3147902----T:  3150507 	 St: 8021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3150507----T:  3153112 	 St: 8021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3153112----T:  3155717 	 St: 8022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3155717----T:  3158322 	 St: 80234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3158322----T:  3160927 	 St: 80236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3160927----T:  3163532 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3163532----T:  3166137 	 St: 8022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3166137----T:  3168742 	 St: 80208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3168742----T:  3171347 	 St: 80218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3171347----T:  3173952 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3173952----T:  3176557 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3176557----T:  3179162 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3179162----T:  3181767 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3181767----T:  3184372 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3184372----T:  3186977 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3186977----T:  3189582 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3189582----T:  3192187 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3192187----T:  3194792 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3194792----T:  3197397 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3197397----T:  3200002 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3200002----T:  3202607 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3202607----T:  3205212 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3205212----T:  3207817 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3207817----T:  3210422 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3210422----T:  3213027 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3213027----T:  3215632 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3215632----T:  3218237 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3218237----T:  3220842 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3220842----T:  3223447 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3223447----T:  3226052 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3226052----T:  3228657 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228657----T:  3231262 	 St: 8022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3231262----T:  3233867 	 St: 8023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3233867----T:  3236472 	 St: 80241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3236472----T:  3239077 	 St: 80221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3239077----T:  3241682 	 St: 8023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241682----T:  3244287 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3244287----T:  3246892 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3246892----T:  3249497 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3249497----T:  3252102 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3252102----T:  3254707 	 St: 8023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254707----T:  3257312 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3257312----T:  3259917 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3259917----T:  3262522 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3262522----T:  3265127 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3265127----T:  3267732 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3267732----T:  3270337 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3270337----T:  3272942 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3272942----T:  3275547 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3275547----T:  3278152 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278152----T:  3280757 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3280757----T:  3283362 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3283362----T:  3285967 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3285967----T:  3288572 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3288572----T:  3291177 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3291177----T:  3293782 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3293782----T:  3296387 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3296387----T:  3298992 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3298992----T:  3301597 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3301597----T:  3304202 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3304202----T:  3306807 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3306807----T:  3309412 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3309412----T:  3312017 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3312017----T:  3314622 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3314622----T:  3317227 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3317227----T:  3319832 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3319832----T:  3322437 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3322437----T:  3325042 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3325042----T:  3327647 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3327647----T:  3330252 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3330252----T:  3332857 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3332857----T:  3335462 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3335462----T:  3338067 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3338067----T:  3340672 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3340672----T:  3343277 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3343277----T:  3345882 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3345882----T:  3348487 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3348487----T:  3351092 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3351092----T:  3353697 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353697----T:  3356302 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3356302----T:  3358907 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3358907----T:  3361512 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3361512----T:  3364117 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3364117----T:  3366722 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3366722----T:  3369327 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3369327----T:  3371932 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3371932----T:  3374537 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3374537----T:  3377142 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3377142----T:  3379747 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3379747----T:  3382352 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3382352----T:  3384957 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3384957----T:  3387562 	 St: 8020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3387562----T:  3390167 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3390167----T:  3392772 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3392772----T:  3395377 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3395377----T:  3397982 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3397982----T:  3400587 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3400587----T:  3403192 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3403192----T:  3405797 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3405797----T:  3408402 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408402----T:  3411007 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3411007----T:  3413612 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3413612----T:  3416217 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3416217----T:  3418822 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3418822----T:  3421427 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3421427----T:  3424032 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3424032----T:  3426637 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426637----T:  3429242 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3429242----T:  3431847 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431847----T:  3434452 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3434452----T:  3437057 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3437057----T:  3439662 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3439662----T:  3442267 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3442267----T:  3444872 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3444872----T:  3447477 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447477----T:  3450082 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3450082----T:  3452687 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452687----T:  3455292 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3455292----T:  3457897 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3457897----T:  3460502 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460502----T:  3463107 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3463107----T:  3465712 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465712----T:  3468317 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3468317----T:  3470922 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470922----T:  3473527 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473527----T:  3476132 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476132----T:  3478737 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478737----T:  3481342 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3481342----T:  3483947 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483947----T:  3486552 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486552----T:  3489157 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3489157----T:  3491762 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491762----T:  3494367 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3494367----T:  3496972 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3496972----T:  3499577 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3499577----T:  3502182 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3502182----T:  3504787 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3504787----T:  3507392 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3507392----T:  3509997 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509997----T:  3512602 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3512602----T:  3515207 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3515207----T:  3517812 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517812----T:  3520417 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3520417----T:  3523022 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3523022----T:  3525627 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3525627----T:  3528232 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3528232----T:  3530837 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530837----T:  3533442 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3533442----T:  3536047 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3536047----T:  3538652 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3538652----T:  3541257 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3541257----T:  3543862 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3543862----T:  3546467 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3546467----T:  3549072 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3775786----T:  3813030 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.147873)
F:  3776406----T:  3779011 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779011----T:  3781616 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3781616----T:  3784221 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3784221----T:  3786826 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3786826----T:  3789431 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3789431----T:  3792036 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792036----T:  3794641 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3794641----T:  3797246 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797246----T:  3799851 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3799851----T:  3802456 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3802456----T:  3805061 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805061----T:  3807666 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3807666----T:  3810271 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3810271----T:  3812876 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3813030----T:  3815565 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3815566----T:  3818101 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4040252----T:  4990990 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(641.956787)
F:  4040857----T:  4043462 	 St: 8021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042344----T:  4044949 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4043462----T:  4046067 	 St: 80200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044949----T:  4047554 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4046067----T:  4048672 	 St: 80201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047554----T:  4050159 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4048672----T:  4051277 	 St: 80203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4050159----T:  4052764 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4051277----T:  4053882 	 St: 80214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052764----T:  4055369 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4053882----T:  4056487 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055369----T:  4057974 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4056487----T:  4059092 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4057974----T:  4060579 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4059092----T:  4061697 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4060579----T:  4063184 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4061697----T:  4064302 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4063184----T:  4065789 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4064302----T:  4066907 	 St: 80245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065789----T:  4068394 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4066907----T:  4069512 	 St: 80244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068394----T:  4070999 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4069512----T:  4072117 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4070999----T:  4073604 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4072117----T:  4074722 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073604----T:  4076209 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4074722----T:  4077327 	 St: 80242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076209----T:  4078814 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4077327----T:  4079932 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4078814----T:  4081419 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4079932----T:  4082537 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4081419----T:  4084024 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4082537----T:  4085142 	 St: 802f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084024----T:  4086629 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4085142----T:  4087747 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4087747----T:  4090352 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4090352----T:  4092957 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4092957----T:  4095562 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4095562----T:  4098167 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4098167----T:  4100772 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100772----T:  4103377 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4103377----T:  4105982 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4105982----T:  4108587 	 St: 802eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4108587----T:  4111192 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4111192----T:  4113797 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4113797----T:  4116402 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4116402----T:  4119007 	 St: 802f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4119007----T:  4121612 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4121612----T:  4124217 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4124217----T:  4126822 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126822----T:  4129427 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4129427----T:  4132032 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4132032----T:  4134637 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4134637----T:  4137242 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4137242----T:  4139847 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4139847----T:  4142452 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4142452----T:  4145057 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4145057----T:  4147662 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4147662----T:  4150267 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4150267----T:  4152872 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4152872----T:  4155477 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4155477----T:  4158082 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4158082----T:  4160687 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4160687----T:  4163292 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4163292----T:  4165897 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4165897----T:  4168502 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4168502----T:  4171107 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4171107----T:  4173712 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4173712----T:  4176317 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4176317----T:  4178922 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4178922----T:  4181527 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4181527----T:  4184132 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4184132----T:  4186737 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4186737----T:  4189342 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4189342----T:  4191947 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4191947----T:  4194552 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4194552----T:  4197157 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197157----T:  4199762 	 St: 802ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4199762----T:  4202367 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202367----T:  4204972 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4204972----T:  4207577 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4207577----T:  4210182 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210182----T:  4212787 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4212787----T:  4215392 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215392----T:  4217997 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4217997----T:  4220602 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4220602----T:  4223207 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223207----T:  4225812 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4225812----T:  4228417 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228417----T:  4231022 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231022----T:  4233627 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4233627----T:  4236232 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236232----T:  4238837 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4238837----T:  4241442 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241442----T:  4244047 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244047----T:  4246652 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4246652----T:  4249257 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249257----T:  4251862 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4251862----T:  4254467 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4254467----T:  4257072 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257072----T:  4259677 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4259677----T:  4262282 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262282----T:  4264887 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4264887----T:  4267492 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4267492----T:  4270097 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270097----T:  4272702 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4272702----T:  4275307 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275307----T:  4277912 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4277912----T:  4280517 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4280517----T:  4283122 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283122----T:  4285727 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4285727----T:  4288332 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4288332----T:  4290937 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4290937----T:  4293542 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4293542----T:  4296147 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296147----T:  4298752 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4298752----T:  4301357 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4301357----T:  4303962 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4303962----T:  4306567 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4306567----T:  4309172 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309172----T:  4311777 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4311777----T:  4314382 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314382----T:  4316987 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4316987----T:  4319592 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4319592----T:  4322197 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322197----T:  4324802 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4324802----T:  4327407 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327407----T:  4330012 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330012----T:  4332617 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4332617----T:  4335222 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335222----T:  4337827 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4337827----T:  4340432 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340432----T:  4343037 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343037----T:  4345642 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4345642----T:  4348247 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348247----T:  4350852 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4350852----T:  4353457 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353457----T:  4356062 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356062----T:  4358667 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4358667----T:  4361272 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361272----T:  4363877 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4363877----T:  4366482 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4366482----T:  4369087 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369087----T:  4371692 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4371692----T:  4374297 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4374297----T:  4376902 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4376902----T:  4379507 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4379507----T:  4382112 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382112----T:  4384717 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4384717----T:  4387322 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4387322----T:  4389927 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4389927----T:  4392532 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4392532----T:  4395137 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395137----T:  4397742 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4397742----T:  4400347 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4400347----T:  4402952 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4402952----T:  4405557 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4405557----T:  4408162 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408162----T:  4410767 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4410767----T:  4413372 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4413372----T:  4415977 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4415977----T:  4418582 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4418582----T:  4421187 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421187----T:  4423792 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4423792----T:  4426397 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4426397----T:  4429002 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429002----T:  4431607 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4431607----T:  4434212 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4434212----T:  4436817 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4436817----T:  4439422 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4439422----T:  4442027 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442027----T:  4444632 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4444632----T:  4447237 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4447237----T:  4449842 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4449842----T:  4452447 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4452447----T:  4455052 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4455052----T:  4457657 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4457657----T:  4460262 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4460262----T:  4462867 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4462867----T:  4465472 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4465472----T:  4468077 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4468077----T:  4470682 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4470682----T:  4473287 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4473287----T:  4475892 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4475892----T:  4478497 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4478497----T:  4481102 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4481102----T:  4483707 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4483707----T:  4486312 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4486312----T:  4488917 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4488917----T:  4491522 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4491522----T:  4494127 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4494127----T:  4496732 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4496732----T:  4499337 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4499337----T:  4501942 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4501942----T:  4504547 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4504547----T:  4507152 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4507152----T:  4509757 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4509757----T:  4512362 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4512362----T:  4514967 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4514967----T:  4517572 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4517572----T:  4520177 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4520177----T:  4522782 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4522782----T:  4525387 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4525387----T:  4527992 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4527992----T:  4530597 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4530597----T:  4533202 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4533202----T:  4535807 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4535807----T:  4538412 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4538412----T:  4541017 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4541017----T:  4543622 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4543622----T:  4546227 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4546227----T:  4548832 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4548832----T:  4551437 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4551437----T:  4554042 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4554042----T:  4556647 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4556647----T:  4559252 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4559252----T:  4561857 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4561857----T:  4564462 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4564462----T:  4567067 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4567067----T:  4569672 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4569672----T:  4572277 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4572277----T:  4574882 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4574882----T:  4577487 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4577487----T:  4580092 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4580092----T:  4582697 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4582697----T:  4585302 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4585302----T:  4587907 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4587907----T:  4590512 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4590512----T:  4593117 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4593117----T:  4595722 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4595722----T:  4598327 	 St: 804c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4598327----T:  4600932 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4600932----T:  4603537 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4603537----T:  4606142 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4606142----T:  4608747 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4608747----T:  4611352 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4611352----T:  4613957 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4613957----T:  4616562 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4616562----T:  4619167 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4619167----T:  4621772 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4621772----T:  4624377 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4624377----T:  4626982 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4626982----T:  4629587 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4629587----T:  4632192 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4632192----T:  4634797 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4634797----T:  4637402 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4637402----T:  4640007 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4640007----T:  4642612 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4642612----T:  4645217 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4645217----T:  4647822 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4647822----T:  4650427 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4650427----T:  4653032 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4653032----T:  4655637 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4655637----T:  4658242 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4658242----T:  4660847 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4660847----T:  4663452 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4663452----T:  4666057 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4666057----T:  4668662 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4668662----T:  4671267 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4671267----T:  4673872 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4673872----T:  4676477 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4676477----T:  4679082 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4679082----T:  4681687 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4681687----T:  4684292 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4684292----T:  4686897 	 St: 8020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4686897----T:  4689502 	 St: 80204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4689502----T:  4692107 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4692107----T:  4694712 	 St: 8020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4694712----T:  4697317 	 St: 8022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4697317----T:  4699922 	 St: 8022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4699922----T:  4702527 	 St: 80227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4702527----T:  4705132 	 St: 80223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4705132----T:  4707737 	 St: 80202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4707737----T:  4710342 	 St: 80238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4710342----T:  4712947 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4712947----T:  4715552 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4715552----T:  4718157 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4718157----T:  4720762 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4720762----T:  4723367 	 St: 80225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4723367----T:  4725972 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4725972----T:  4728577 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4728577----T:  4731182 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4731182----T:  4733787 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4733787----T:  4736392 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4736392----T:  4738997 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4738997----T:  4741602 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4741602----T:  4744207 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4744207----T:  4746812 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4746812----T:  4749417 	 St: 80243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4749417----T:  4752022 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4752022----T:  4754627 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4754627----T:  4757232 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4757232----T:  4759837 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4759837----T:  4762442 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4762442----T:  4765047 	 St: 8023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4765047----T:  4767652 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4767652----T:  4770257 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4770257----T:  4772862 	 St: 80269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4772862----T:  4775467 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4775467----T:  4778072 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4778072----T:  4780677 	 St: 8023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4780677----T:  4783282 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4783282----T:  4785887 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4785887----T:  4788492 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4788492----T:  4791097 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4791097----T:  4793702 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4793702----T:  4796307 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4796307----T:  4798912 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4798912----T:  4801517 	 St: 80200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4801517----T:  4804122 	 St: 80201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4804122----T:  4806727 	 St: 802d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4806727----T:  4809332 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4809332----T:  4811937 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4811937----T:  4814542 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4814542----T:  4817147 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4817147----T:  4819752 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4819752----T:  4822357 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4822357----T:  4824962 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4824962----T:  4827567 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4827567----T:  4830172 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4830172----T:  4832777 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4832777----T:  4835382 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4835382----T:  4837987 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4837987----T:  4840592 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4840592----T:  4843197 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4843197----T:  4845802 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4845802----T:  4848407 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848407----T:  4851012 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851012----T:  4853617 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4853617----T:  4856222 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4856222----T:  4858827 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4858827----T:  4861432 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4861432----T:  4864037 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864037----T:  4866642 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4866642----T:  4869247 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4869247----T:  4871852 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4871852----T:  4874457 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874457----T:  4877062 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4877062----T:  4879667 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4879667----T:  4882272 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4882272----T:  4884877 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4884877----T:  4887482 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4887482----T:  4890087 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4890087----T:  4892692 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4892692----T:  4895297 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895297----T:  4897902 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4897902----T:  4900507 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4900507----T:  4903112 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4903112----T:  4905717 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4905717----T:  4908322 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908322----T:  4910927 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4910927----T:  4913532 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4913532----T:  4916137 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4916137----T:  4918742 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4918742----T:  4921347 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4921347----T:  4923952 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4923952----T:  4926557 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4926557----T:  4929162 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4929162----T:  4931767 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4931767----T:  4934372 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4934372----T:  4936977 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4936977----T:  4939582 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4939582----T:  4942187 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4942187----T:  4944792 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4944792----T:  4947397 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4947397----T:  4950002 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950002----T:  4952607 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4952607----T:  4955212 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4955212----T:  4957817 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4957817----T:  4960422 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4960422----T:  4963027 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963027----T:  4965632 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4965632----T:  4968237 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4968237----T:  4970842 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4970842----T:  4973447 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4973447----T:  4976052 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4976052----T:  4978657 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4978657----T:  4981262 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213140----T:  5250377 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.143147)
F:  5213752----T:  5216357 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5216357----T:  5218962 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5218962----T:  5221567 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5221567----T:  5224172 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5224172----T:  5226777 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5226777----T:  5229382 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5229382----T:  5231987 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5231987----T:  5234592 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5234592----T:  5237197 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5237197----T:  5239802 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5239802----T:  5242407 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5242407----T:  5245012 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5245012----T:  5247617 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5247617----T:  5250222 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5250377----T:  5252912 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5252913----T:  5255448 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5477599----T:  6256965 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(526.243103)
F:  5478206----T:  5480811 	 St: 80207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5480811----T:  5483416 	 St: 80208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5483416----T:  5486021 	 St: 8020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486021----T:  5488626 	 St: 8020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5488626----T:  5491231 	 St: 80205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5491231----T:  5493836 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5493836----T:  5496441 	 St: 80206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5496441----T:  5499046 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499046----T:  5501651 	 St: 80209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5501651----T:  5504256 	 St: 8020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5504256----T:  5506861 	 St: 80213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5506861----T:  5509466 	 St: 80211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5509466----T:  5512071 	 St: 80212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512071----T:  5514676 	 St: 80216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512585----T:  5515190 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5514676----T:  5517281 	 St: 80219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515190----T:  5517795 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5517281----T:  5519886 	 St: 80222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5517795----T:  5520400 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5519886----T:  5522491 	 St: 8021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520400----T:  5523005 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5522491----T:  5525096 	 St: 8021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523005----T:  5525610 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5525096----T:  5527701 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5525610----T:  5528215 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5527701----T:  5530306 	 St: 80236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528215----T:  5530820 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5530306----T:  5532911 	 St: 8022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5530820----T:  5533425 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5532911----T:  5535516 	 St: 80221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533425----T:  5536030 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5535516----T:  5538121 	 St: 8022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536030----T:  5538635 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5538121----T:  5540726 	 St: 80234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538635----T:  5541240 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5540726----T:  5543331 	 St: 8021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541240----T:  5543845 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5543331----T:  5545936 	 St: 80233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5543845----T:  5546450 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5545936----T:  5548541 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546450----T:  5549055 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5548541----T:  5551146 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551146----T:  5553751 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5553751----T:  5556356 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5556356----T:  5558961 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5558961----T:  5561566 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5561566----T:  5564171 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564171----T:  5566776 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5566776----T:  5569381 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5569381----T:  5571986 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571986----T:  5574591 	 St: 802f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5574591----T:  5577196 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577196----T:  5579801 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5579801----T:  5582406 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5582406----T:  5585011 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585011----T:  5587616 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5587616----T:  5590221 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590221----T:  5592826 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5592826----T:  5595431 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5595431----T:  5598036 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598036----T:  5600641 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5600641----T:  5603246 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5603246----T:  5605851 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5605851----T:  5608456 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5608456----T:  5611061 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611061----T:  5613666 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5613666----T:  5616271 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5616271----T:  5618876 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5618876----T:  5621481 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5621481----T:  5624086 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624086----T:  5626691 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5626691----T:  5629296 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629296----T:  5631901 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5631901----T:  5634506 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5634506----T:  5637111 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637111----T:  5639716 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639716----T:  5642321 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642321----T:  5644926 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5644926----T:  5647531 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647531----T:  5650136 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650136----T:  5652741 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5652741----T:  5655346 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655346----T:  5657951 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657951----T:  5660556 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660556----T:  5663161 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663161----T:  5665766 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5665766----T:  5668371 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5668371----T:  5670976 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5670976----T:  5673581 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673581----T:  5676186 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676186----T:  5678791 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5678791----T:  5681396 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681396----T:  5684001 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684001----T:  5686606 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686606----T:  5689211 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689211----T:  5691816 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5691816----T:  5694421 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5694421----T:  5697026 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5697026----T:  5699631 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699631----T:  5702236 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5702236----T:  5704841 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704841----T:  5707446 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5707446----T:  5710051 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5710051----T:  5712656 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712656----T:  5715261 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5715261----T:  5717866 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717866----T:  5720471 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5720471----T:  5723076 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723076----T:  5725681 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725681----T:  5728286 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728286----T:  5730891 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730891----T:  5733496 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5733496----T:  5736101 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736101----T:  5738706 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5738706----T:  5741311 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5741311----T:  5743916 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743916----T:  5746521 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5746521----T:  5749126 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749126----T:  5751731 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751731----T:  5754336 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5754336----T:  5756941 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756941----T:  5759546 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759546----T:  5762151 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762151----T:  5764756 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5764756----T:  5767361 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5767361----T:  5769966 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769966----T:  5772571 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772571----T:  5775176 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775176----T:  5777781 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5777781----T:  5780386 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780386----T:  5782991 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782991----T:  5785596 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5785596----T:  5788201 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788201----T:  5790806 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5790806----T:  5793411 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5793411----T:  5796016 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5796016----T:  5798621 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5798621----T:  5801226 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801226----T:  5803831 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5803831----T:  5806436 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806436----T:  5809041 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809041----T:  5811646 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811646----T:  5814251 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814251----T:  5816856 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816856----T:  5819461 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5819461----T:  5822066 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822066----T:  5824671 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824671----T:  5827276 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827276----T:  5829881 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829881----T:  5832486 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832486----T:  5835091 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835091----T:  5837696 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837696----T:  5840301 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840301----T:  5842906 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842906----T:  5845511 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5845511----T:  5848116 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848116----T:  5850721 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5850721----T:  5853326 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853326----T:  5855931 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855931----T:  5858536 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5858536----T:  5861141 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5861141----T:  5863746 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5863746----T:  5866351 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5866351----T:  5868956 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868956----T:  5871561 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5871561----T:  5874166 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5874166----T:  5876771 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5876771----T:  5879376 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5879376----T:  5881981 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881981----T:  5884586 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5884586----T:  5887191 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5887191----T:  5889796 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5889796----T:  5892401 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5892401----T:  5895006 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5895006----T:  5897611 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5897611----T:  5900216 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5900216----T:  5902821 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5902821----T:  5905426 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5905426----T:  5908031 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5908031----T:  5910636 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5910636----T:  5913241 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5913241----T:  5915846 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915846----T:  5918451 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5918451----T:  5921056 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921056----T:  5923661 	 St: 802dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5923661----T:  5926266 	 St: 802dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5926266----T:  5928871 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928871----T:  5931476 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5931476----T:  5934081 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934081----T:  5936686 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5936686----T:  5939291 	 St: 802e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5939291----T:  5941896 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5941896----T:  5944501 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5944501----T:  5947106 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5947106----T:  5949711 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5949711----T:  5952316 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5952316----T:  5954921 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5954921----T:  5957526 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5957526----T:  5960131 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5960131----T:  5962736 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5962736----T:  5965341 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5965341----T:  5967946 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967946----T:  5970551 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5970551----T:  5973156 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5973156----T:  5975761 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5975761----T:  5978366 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5978366----T:  5980971 	 St: 802e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980971----T:  5983576 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5983576----T:  5986181 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5986181----T:  5988786 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988786----T:  5991391 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5991391----T:  5993996 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993996----T:  5996601 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5996601----T:  5999206 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5999206----T:  6001811 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001811----T:  6004416 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6004416----T:  6007021 	 St: 802e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6007021----T:  6009626 	 St: 802e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009626----T:  6012231 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6012231----T:  6014836 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014836----T:  6017441 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6017441----T:  6020046 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6020046----T:  6022651 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022651----T:  6025256 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6025256----T:  6027861 	 St: 802f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027861----T:  6030466 	 St: 802f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6030466----T:  6033071 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033071----T:  6035676 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6035676----T:  6038281 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6038281----T:  6040886 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040886----T:  6043491 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6043491----T:  6046096 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046096----T:  6048701 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6048701----T:  6051306 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6051306----T:  6053911 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053911----T:  6056516 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6056516----T:  6059121 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6059121----T:  6061726 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6061726----T:  6064331 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6064331----T:  6066936 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066936----T:  6069541 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6069541----T:  6072146 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6072146----T:  6074751 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074751----T:  6077356 	 St: 80337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077356----T:  6079961 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079961----T:  6082566 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082566----T:  6085171 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085171----T:  6087776 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087776----T:  6090381 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090381----T:  6092986 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092986----T:  6095591 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095591----T:  6098196 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098196----T:  6100801 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100801----T:  6103406 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103406----T:  6106011 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106011----T:  6108616 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108616----T:  6111221 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111221----T:  6113826 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113826----T:  6116431 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116431----T:  6119036 	 St: 8020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119036----T:  6121641 	 St: 80215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121641----T:  6124246 	 St: 80218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124246----T:  6126851 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6126851----T:  6129456 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6129456----T:  6132061 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6132061----T:  6134666 	 St: 80232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6134666----T:  6137271 	 St: 8023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137271----T:  6139876 	 St: 8023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6139876----T:  6142481 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6142481----T:  6145086 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145086----T:  6147691 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6147691----T:  6150296 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150296----T:  6152901 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6152901----T:  6155506 	 St: 80267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6155506----T:  6158111 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158111----T:  6160716 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6160716----T:  6163321 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6163321----T:  6165926 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6165926----T:  6168531 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6168531----T:  6171136 	 St: 80206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6171136----T:  6173741 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6173741----T:  6176346 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6176346----T:  6178951 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178951----T:  6181556 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181556----T:  6184161 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184161----T:  6186766 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6186766----T:  6189371 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189371----T:  6191976 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6191976----T:  6194581 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194581----T:  6197186 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197186----T:  6199791 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6199791----T:  6202396 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6202396----T:  6205001 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6205001----T:  6207606 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6207606----T:  6210211 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6210211----T:  6212816 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6212816----T:  6215421 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6215421----T:  6218026 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6218026----T:  6220631 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6220631----T:  6223236 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6223236----T:  6225841 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6225841----T:  6228446 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6228446----T:  6231051 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6231051----T:  6233656 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6233656----T:  6236261 	 St: 802f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236261----T:  6238866 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6238866----T:  6241471 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241471----T:  6244076 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6244076----T:  6246681 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6246681----T:  6249286 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6479115----T:  6516360 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(25.148548)
F:  6479735----T:  6482340 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6482340----T:  6484945 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484945----T:  6487550 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6487550----T:  6490155 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6490155----T:  6492760 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6492760----T:  6495365 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6495365----T:  6497970 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497970----T:  6500575 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6500575----T:  6503180 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6503180----T:  6505785 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6505785----T:  6508390 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6508390----T:  6510995 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510995----T:  6513600 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6513600----T:  6516205 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6516360----T:  6518895 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6518896----T:  6521431 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6743582----T:  7203048 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(310.240387)
F:  6744201----T:  6746806 	 St: 80202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6746806----T:  6749411 	 St: 80204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6749411----T:  6752016 	 St: 8020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752016----T:  6754621 	 St: 80203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6754621----T:  6757226 	 St: 80226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6757226----T:  6759831 	 St: 80227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6759831----T:  6762436 	 St: 8022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760424----T:  6763029 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6762436----T:  6765041 	 St: 80235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763029----T:  6765634 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6765041----T:  6767646 	 St: 80237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765634----T:  6768239 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6767646----T:  6770251 	 St: 8022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768239----T:  6770844 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6770251----T:  6772856 	 St: 80225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6770844----T:  6773449 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6772856----T:  6775461 	 St: 80231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773449----T:  6776054 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6775461----T:  6778066 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776054----T:  6778659 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6778066----T:  6780671 	 St: 8023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778659----T:  6781264 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6780671----T:  6783276 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781264----T:  6783869 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6783276----T:  6785881 	 St: 802ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6783869----T:  6786474 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6785881----T:  6788486 	 St: 802da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786474----T:  6789079 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6788486----T:  6791091 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789079----T:  6791684 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6791091----T:  6793696 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791684----T:  6794289 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6793696----T:  6796301 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794289----T:  6796894 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6796301----T:  6798906 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6798906----T:  6801511 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6801511----T:  6804116 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6804116----T:  6806721 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6806721----T:  6809326 	 St: 802db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6809326----T:  6811931 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6811931----T:  6814536 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6814536----T:  6817141 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6817141----T:  6819746 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6819746----T:  6822351 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6822351----T:  6824956 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6824956----T:  6827561 	 St: 802ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6827561----T:  6830166 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6830166----T:  6832771 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6832771----T:  6835376 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6835376----T:  6837981 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6837981----T:  6840586 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6840586----T:  6843191 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6843191----T:  6845796 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6845796----T:  6848401 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6848401----T:  6851006 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6851006----T:  6853611 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6853611----T:  6856216 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6856216----T:  6858821 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6858821----T:  6861426 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6861426----T:  6864031 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6864031----T:  6866636 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6866636----T:  6869241 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6869241----T:  6871846 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6871846----T:  6874451 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6874451----T:  6877056 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6877056----T:  6879661 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6879661----T:  6882266 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6882266----T:  6884871 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6884871----T:  6887476 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6887476----T:  6890081 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6890081----T:  6892686 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6892686----T:  6895291 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6895291----T:  6897896 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6897896----T:  6900501 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6900501----T:  6903106 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6903106----T:  6905711 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6905711----T:  6908316 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6908316----T:  6910921 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6910921----T:  6913526 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6913526----T:  6916131 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6916131----T:  6918736 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6918736----T:  6921341 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6921341----T:  6923946 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6923946----T:  6926551 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6926551----T:  6929156 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6929156----T:  6931761 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6931761----T:  6934366 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6934366----T:  6936971 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6936971----T:  6939576 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6939576----T:  6942181 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6942181----T:  6944786 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6944786----T:  6947391 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6947391----T:  6949996 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6949996----T:  6952601 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6952601----T:  6955206 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6955206----T:  6957811 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6957811----T:  6960416 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6960416----T:  6963021 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6963021----T:  6965626 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6965626----T:  6968231 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6968231----T:  6970836 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6970836----T:  6973441 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6973441----T:  6976046 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6976046----T:  6978651 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6978651----T:  6981256 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6981256----T:  6983861 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6983861----T:  6986466 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6986466----T:  6989071 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6989071----T:  6991676 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991676----T:  6994281 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6994281----T:  6996886 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6996886----T:  6999491 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6999491----T:  7002096 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7002096----T:  7004701 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7004701----T:  7007306 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7007306----T:  7009911 	 St: 802d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7009911----T:  7012516 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7012516----T:  7015121 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7015121----T:  7017726 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017726----T:  7020331 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7020331----T:  7022936 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7022936----T:  7025541 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025541----T:  7028146 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7028146----T:  7030751 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7030751----T:  7033356 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7033356----T:  7035961 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035961----T:  7038566 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038566----T:  7041171 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7041171----T:  7043776 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043776----T:  7046381 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7046381----T:  7048986 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048986----T:  7051591 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051591----T:  7054196 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7054196----T:  7056801 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056801----T:  7059406 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7059406----T:  7062011 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7062011----T:  7064616 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064616----T:  7067221 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7067221----T:  7069826 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069826----T:  7072431 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7072431----T:  7075036 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7075036----T:  7077641 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077641----T:  7080246 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7080246----T:  7082851 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082851----T:  7085456 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7085456----T:  7088061 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7088061----T:  7090666 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090666----T:  7093271 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7093271----T:  7095876 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095876----T:  7098481 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7098481----T:  7101086 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7101086----T:  7103691 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103691----T:  7106296 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7106296----T:  7108901 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108901----T:  7111506 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111506----T:  7114111 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7114111----T:  7116716 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116716----T:  7119321 	 St: 80200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7119321----T:  7121926 	 St: 8022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121926----T:  7124531 	 St: 80223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124531----T:  7127136 	 St: 80201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7127136----T:  7129741 	 St: 80217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129741----T:  7132346 	 St: 80230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7132346----T:  7134951 	 St: 80239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134951----T:  7137556 	 St: 80243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7137556----T:  7140161 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7140161----T:  7142766 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7142766----T:  7145371 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7145371----T:  7147976 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147976----T:  7150581 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7150581----T:  7153186 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7153186----T:  7155791 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7155791----T:  7158396 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7158396----T:  7161001 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7161001----T:  7163606 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7163606----T:  7166211 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7166211----T:  7168816 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7168816----T:  7171421 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7171421----T:  7174026 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7174026----T:  7176631 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7176631----T:  7179236 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7179236----T:  7181841 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7181841----T:  7184446 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7184446----T:  7187051 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7187051----T:  7189656 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7189656----T:  7192261 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7192261----T:  7194866 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7194866----T:  7197471 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7425198----T:  7462418 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(25.131668)
F:  7425803----T:  7428408 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7428408----T:  7431013 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7431013----T:  7433618 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7433618----T:  7436223 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7436223----T:  7438828 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7438828----T:  7441433 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7441433----T:  7444038 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7444038----T:  7446643 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7446643----T:  7449248 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7449248----T:  7451853 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7451853----T:  7454458 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7454458----T:  7457063 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457063----T:  7459668 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7459668----T:  7462273 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7462418----T:  7464953 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7464954----T:  7467489 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7689640----T:  7947195 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(173.906143)
F:  7690258----T:  7692863 	 St: 8021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7692863----T:  7695468 	 St: 80209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7695468----T:  7698073 	 St: 80213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7698073----T:  7700678 	 St: 80205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7700678----T:  7703283 	 St: 80207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7703283----T:  7705888 	 St: 80211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7705888----T:  7708493 	 St: 8020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7708493----T:  7711098 	 St: 80210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7711098----T:  7713703 	 St: 8020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7713703----T:  7716308 	 St: 80220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7716308----T:  7718913 	 St: 8021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7718913----T:  7721518 	 St: 8021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7721518----T:  7724123 	 St: 8021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7724123----T:  7726728 	 St: 80229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7726728----T:  7729333 	 St: 80233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7727150----T:  7729755 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7729333----T:  7731938 	 St: 8021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7729755----T:  7732360 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7731938----T:  7734543 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7732360----T:  7734965 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7734543----T:  7737148 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7734965----T:  7737570 	 St: 804d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7737148----T:  7739753 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7737570----T:  7740175 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7739753----T:  7742358 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7740175----T:  7742780 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7742358----T:  7744963 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7742780----T:  7745385 	 St: 804ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7744963----T:  7747568 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7745385----T:  7747990 	 St: 804d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7747568----T:  7750173 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7747990----T:  7750595 	 St: 804c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7750173----T:  7752778 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7752778----T:  7755383 	 St: 802ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7755383----T:  7757988 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7757988----T:  7760593 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7760593----T:  7763198 	 St: 802f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7763198----T:  7765803 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7765803----T:  7768408 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7768408----T:  7771013 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7771013----T:  7773618 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7773618----T:  7776223 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7776223----T:  7778828 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7778828----T:  7781433 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7781433----T:  7784038 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7784038----T:  7786643 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7786643----T:  7789248 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7789248----T:  7791853 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7791853----T:  7794458 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7794458----T:  7797063 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7797063----T:  7799668 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7799668----T:  7802273 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7802273----T:  7804878 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7804878----T:  7807483 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7807483----T:  7810088 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7810088----T:  7812693 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7812693----T:  7815298 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7815298----T:  7817903 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7817903----T:  7820508 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7820508----T:  7823113 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7823113----T:  7825718 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7825718----T:  7828323 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7828323----T:  7830928 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7830928----T:  7833533 	 St: 802e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7833533----T:  7836138 	 St: 802ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7836138----T:  7838743 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7838743----T:  7841348 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7841348----T:  7843953 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7843953----T:  7846558 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7846558----T:  7849163 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7849163----T:  7851768 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7851768----T:  7854373 	 St: 802e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7854373----T:  7856978 	 St: 802e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7856978----T:  7859583 	 St: 802de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7859583----T:  7862188 	 St: 802df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7862188----T:  7864793 	 St: 802e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7864793----T:  7867398 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7867398----T:  7870003 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7870003----T:  7872608 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7872608----T:  7875213 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7875213----T:  7877818 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7877818----T:  7880423 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7880423----T:  7883028 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7883028----T:  7885633 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7885633----T:  7888238 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7888238----T:  7890843 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7890843----T:  7893448 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7893448----T:  7896053 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7896053----T:  7898658 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7898658----T:  7901263 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7901263----T:  7903868 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7903868----T:  7906473 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7906473----T:  7909078 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7909078----T:  7911683 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7911683----T:  7914288 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7914288----T:  7916893 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7916893----T:  7919498 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919498----T:  7922103 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7922103----T:  7924708 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7924708----T:  7927313 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7927313----T:  7929918 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7929918----T:  7932523 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932523----T:  7935128 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7935128----T:  7937733 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7937733----T:  7940338 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7940338----T:  7942943 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7942943----T:  7945548 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8169345----T:  8170443 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.741391)
F:  8170443----T:  8172978 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8172979----T:  8175514 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8397665----T:  8401570 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2.636732)
F:  8398642----T:  8401247 	 St: 802d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8623720----T:  8624689 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.654288)
F:  8624689----T:  8627224 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8627225----T:  8629830 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8627225----T:  8635465 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8638070----T:  8640675 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8638070----T:  8646310 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8648915----T:  8651520 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8648915----T:  8664610 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8667215----T:  8669820 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8667215----T:  8686192 	 St: 0 Sz: 155648 	 Sm: 0 	 T: device_sync(12.813640)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4133505(cycle), 2791.022949(us)
Tot_kernel_exec_time_and_fault_time: 102168300(cycle), 68986.023438(us)
Tot_memcpy_h2d_time: 4093719(cycle), 2764.158691(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 4119069(cycle), 2781.275391(us)
Tot_devicesync_time: 61572(cycle), 41.574612(us)
Tot_writeback_time: 231845(cycle), 156.546249(us)
Tot_memcpy_d2h_sync_wb_time: 318767(cycle), 215.237671(us)
GPGPU-Sim: *** exit detected ***
