Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/ISE Project/Dovahfullsubstruct/fullsub_isim_beh.exe -prj C:/ISE Project/Dovahfullsubstruct/fullsub_beh.prj work.fullsub 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ISE Project/Dovahfullsubstruct/xorgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/Dovahfullsubstruct/notgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/Dovahfullsubstruct/andgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/Dovahfullsubstruct/orgate.vhd" into library work
Parsing VHDL file "C:/ISE Project/Dovahfullsubstruct/halfsub.vhd" into library work
Parsing VHDL file "C:/ISE Project/Dovahfullsubstruct/fullsub.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xorgate [xorgate_default]
Compiling architecture behavioral of entity andgate [andgate_default]
Compiling architecture behavioral of entity notgate [notgate_default]
Compiling architecture behavioral of entity halfsub [halfsub_default]
Compiling architecture behavioral of entity orgate [orgate_default]
Compiling architecture behavioral of entity fullsub
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/ISE Project/Dovahfullsubstruct/fullsub_isim_beh.exe
Fuse Memory Usage: 29740 KB
Fuse CPU Usage: 296 ms
