v 4
file . "ram_tb.vhdl" "8a447e99a77b1fa24bcc25c63f2b509aa1b8679e" "20241218143029.257":
  entity ram_tb at 33( 1869) + 0 on 397;
  architecture structure of ram_tb at 39( 1938) + 0 on 398;
file . "ram.vhdl" "df9927aed67654258880696ad4808a818902a289" "20241218143029.245":
  package ram_pack at 19( 1165) + 0 on 394;
  entity ram at 38( 2307) + 0 on 395;
  architecture ram_behave of ram at 47( 2817) + 0 on 396;
