// BMM LOC annotation file.
//
// SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
// Vivado v2017.2 (64-bit)
// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'test_phasegen_1_i_processing_system7_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP test_phasegen_1_i_processing_system7_0 ARM 100 test_phasegen_1_i/processing_system7_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'test_phasegen_1_i_processing_system7_0' address space 'test_phasegen_1_i_axi_bram_ctrl_0' 0x40000000:0x40000FFF (4 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE test_phasegen_1_i_axi_bram_ctrl_0 RAMB32 [0x40000000:0x40000FFF] test_phasegen_1_i/axi_bram_ctrl_0
        BUS_BLOCK
            test_phasegen_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:0] [0:1023] PLACED = X1Y12;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'test_phasegen_1_i_processing_system7_0' address space 'test_phasegen_1_i_axi_bram_ctrl_1' 0x42000000:0x42000FFF (4 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE test_phasegen_1_i_axi_bram_ctrl_1 RAMB32 [0x42000000:0x42000FFF] test_phasegen_1_i/axi_bram_ctrl_1
        BUS_BLOCK
            test_phasegen_1_i/axi_bram_ctrl_1_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:0] [0:1023] PLACED = X0Y10;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

