Vivado Simulator 2019.2
Time resolution is 1 fs
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       2
CLK_PERIOD       =    3125
CLKIN1_PERIOD    =   3.125
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =   781.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1562
CLKOUT1_PERIOD   =    3124
CLKOUT2_PERIOD   =   49984
CLKOUT3_PERIOD   =    6248
CLKOUT4_PERIOD   =    6248
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 640.000
MMCM_VCO_PERIOD       = 1562.500
#################################################

top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1562.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3125 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.20 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1642.76 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 900.85 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 581.39 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1482.24 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1482.24 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2214.43 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 875.60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 875.60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 768.80 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 138.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 138.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 138.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 11 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_100_10_inst.u_weights.weight2_bram_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_100_10_inst.u_weights.weight2_bram_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.img_rom_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PHY_INIT: Memory Initialization completed at           8168225000
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       2
CLK_PERIOD       =    3125
CLKIN1_PERIOD    =   3.125
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =   781.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1562
CLKOUT1_PERIOD   =    3124
CLKOUT2_PERIOD   =   49984
CLKOUT3_PERIOD   =    6248
CLKOUT4_PERIOD   =    6248
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 640.000
MMCM_VCO_PERIOD       = 1562.500
#################################################

top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1562.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3125 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.20 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1642.76 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 900.85 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 581.39 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1482.24 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1482.24 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2214.43 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 875.60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 875.60 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 768.80 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 138.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 138.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 138.00 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 11 
top_tb.u_top.ddr_rw_inst.u_axi_ddr.u_axi_ddr_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_inst.u_weights.weight1_bram_4.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_100_10_inst.u_weights.weight2_bram_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.MatrixMultiplier_100_10_inst.u_weights.weight2_bram_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.u_top.fcnn_top_inst.img_rom_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PHY_INIT: Memory Initialization completed at           8168225000
