

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_4_s'
================================================================
* Date:           Wed Apr  2 21:41:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.885 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       43|       43|  0.172 us|  0.172 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop_R_Group_loop  |       41|       41|        11|          1|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten286 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m287 = alloca i32 1"   --->   Operation 15 'alloca' 'm287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k288 = alloca i32 1"   --->   Operation 16 'alloca' 'k288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_ln368290 = alloca i32 1"   --->   Operation 17 'alloca' 'add_ln368290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 16, i9 %add_ln368290"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %k288"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m287"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten286"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc116.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%icmp_ln371289 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.55" [FFT.cpp:371]   --->   Operation 55 'phi' 'icmp_ln371289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten286_load = load i5 %indvar_flatten286" [FFT.cpp:368]   --->   Operation 56 'load' 'indvar_flatten286_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m287_load = load i9 %m287" [FFT.cpp:368]   --->   Operation 57 'load' 'm287_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%k288_load = load i4 %k288" [FFT.cpp:368]   --->   Operation 58 'load' 'k288_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln368290_load = load i9 %add_ln368290" [FFT.cpp:368]   --->   Operation 59 'load' 'add_ln368290_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.59ns)   --->   "%add_ln368_4 = add i5 %indvar_flatten286_load, i5 1" [FFT.cpp:368]   --->   Operation 60 'add' 'add_ln368_4' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.31ns)   --->   "%select_ln368 = select i1 %icmp_ln371289, i4 %k288_load, i4 0" [FFT.cpp:368]   --->   Operation 61 'select' 'select_ln368' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.32ns)   --->   "%m = select i1 %icmp_ln371289, i9 %m287_load, i9 %add_ln368290_load" [FFT.cpp:368]   --->   Operation 62 'select' 'm' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%empty = icmp_eq  i4 %select_ln368, i4 4" [FFT.cpp:368]   --->   Operation 63 'icmp' 'empty' <Predicate = true> <Delay = 0.42> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln378 = trunc i4 %select_ln368" [FFT.cpp:378]   --->   Operation 64 'trunc' 'trunc_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m, i32 3, i32 7" [FFT.cpp:381]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln368, i32 2" [FFT.cpp:381]   --->   Operation 66 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln381_1 = zext i5 %tmp" [FFT.cpp:381]   --->   Operation 67 'zext' 'zext_ln381_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %m, i32 4, i32 7" [FFT.cpp:381]   --->   Operation 68 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lshr_ln7_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_s, i1 1" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 69 'bitconcatenate' 'lshr_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i5 %lshr_ln7_1" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 70 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 71 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 72 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 73 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 74 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 76 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 78 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 80 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 82 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 83 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 84 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 85 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 86 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 88 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 90 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 92 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 94 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln368, i32 1, i32 2" [FFT.cpp:378]   --->   Operation 95 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_226, i1 1" [FFT.cpp:378]   --->   Operation 96 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 97 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 98 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 99 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 100 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 101 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 102 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 103 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 104 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln378_1 = trunc i4 %select_ln368" [FFT.cpp:378]   --->   Operation 105 'trunc' 'trunc_ln378_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 106 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 107 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 108 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 109 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 110 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 111 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 112 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 113 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 114 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 115 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 116 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 0, i64 %zext_ln381_1" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 117 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 118 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 119 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 0, i64 %zext_ln7_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 121 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 123 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr"   --->   Operation 124 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 125 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 126 [1/1] (0.36ns)   --->   "%icmp_ln10_1 = icmp_eq  i3 %or_ln, i3 5" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 126 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1"   --->   Operation 127 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 128 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1"   --->   Operation 129 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 130 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr"   --->   Operation 131 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 132 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr"   --->   Operation 133 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 134 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1"   --->   Operation 135 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 136 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1"   --->   Operation 137 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 138 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr"   --->   Operation 139 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 140 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr"   --->   Operation 141 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 142 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1"   --->   Operation 143 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 144 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1"   --->   Operation 145 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 146 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr"   --->   Operation 147 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 148 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr"   --->   Operation 149 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 150 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1"   --->   Operation 151 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 152 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1"   --->   Operation 153 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 154 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr"   --->   Operation 155 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 156 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr"   --->   Operation 157 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 158 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1"   --->   Operation 159 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 160 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1"   --->   Operation 161 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 162 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr"   --->   Operation 163 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 164 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr"   --->   Operation 165 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 166 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1"   --->   Operation 167 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 168 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1"   --->   Operation 169 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (0.43ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 170 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 171 [1/1] (0.59ns)   --->   "%k = add i4 %select_ln368, i4 4" [FFT.cpp:371]   --->   Operation 171 'add' 'k' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %k, i32 3" [FFT.cpp:371]   --->   Operation 172 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.24ns)   --->   "%xor_ln371 = xor i1 %tmp_6, i1 1" [FFT.cpp:371]   --->   Operation 173 'xor' 'xor_ln371' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.62ns)   --->   "%add_ln368 = add i9 %m, i9 16" [FFT.cpp:368]   --->   Operation 174 'add' 'add_ln368' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.48ns)   --->   "%icmp_ln368 = icmp_eq  i5 %indvar_flatten286_load, i5 31" [FFT.cpp:368]   --->   Operation 175 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.48> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %add_ln368, i9 %add_ln368290" [FFT.cpp:368]   --->   Operation 176 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln371 = store i4 %k, i4 %k288" [FFT.cpp:371]   --->   Operation 177 'store' 'store_ln371' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 178 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m287" [FFT.cpp:368]   --->   Operation 178 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln368 = store i5 %add_ln368_4, i5 %indvar_flatten286" [FFT.cpp:368]   --->   Operation 179 'store' 'store_ln368' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<4>.exit" [FFT.cpp:368]   --->   Operation 180 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.74>
ST_2 : Operation 181 [1/1] (0.37ns)   --->   "%c = select i1 %empty, i32 6.12323e-17, i32 1" [FFT.cpp:368]   --->   Operation 181 'select' 'c' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.37ns)   --->   "%d = select i1 %empty, i32 -1, i32 -0" [FFT.cpp:368]   --->   Operation 182 'select' 'd' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 183 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 184 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 184 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 185 [1/1] (0.36ns)   --->   "%icmp_ln10 = icmp_ne  i3 %trunc_ln378, i3 0" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 185 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.37ns)   --->   "%d0_real = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 186 'select' 'd0_real' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 187 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 188 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 188 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 189 [1/1] (0.37ns)   --->   "%d0_imag = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 189 'select' 'd0_imag' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 190 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 191 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 191 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 192 [1/1] (0.37ns)   --->   "%a = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 192 'select' 'a' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 193 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 194 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 194 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 195 [1/1] (0.37ns)   --->   "%d1_real_13 = select i1 %icmp_ln10, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 195 'select' 'd1_real_13' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.43ns)   --->   "%switch_ln13 = switch i3 %trunc_ln378, void %fpga_resource_hint.if.then4.i.57, i3 4, void %if.then.i.i, i3 0, void %fpga_resource_hint.for.inc113.55" [FFT.cpp:13->FFT.cpp:381]   --->   Operation 196 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln378_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_5, i1 1, i1 %trunc_ln378_1" [FFT.cpp:378]   --->   Operation 197 'bitconcatenate' 'or_ln378_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.37ns)   --->   "%tw_46_i = select i1 %empty, i32 -0.382683, i32 0.92388" [FFT.cpp:368]   --->   Operation 198 'select' 'tw_46_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.37ns)   --->   "%tw_48_i = select i1 %empty, i32 -0.707107, i32 0.707107" [FFT.cpp:368]   --->   Operation 199 'select' 'tw_48_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.37ns)   --->   "%tw = select i1 %empty, i32 -0.92388, i32 0.382683" [FFT.cpp:368]   --->   Operation 200 'select' 'tw' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.37ns)   --->   "%tw_47_i = select i1 %empty, i32 -0.92388, i32 -0.382683" [FFT.cpp:368]   --->   Operation 201 'select' 'tw_47_i' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.37ns)   --->   "%tw_21 = select i1 %empty, i32 -0.382683, i32 -0.92388" [FFT.cpp:368]   --->   Operation 202 'select' 'tw_21' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%or_ln378_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_5, i2 3" [FFT.cpp:378]   --->   Operation 203 'bitconcatenate' 'or_ln378_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 204 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 205 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 205 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 206 [1/1] (0.37ns)   --->   "%select_ln10 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 206 'select' 'select_ln10' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 207 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 208 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 208 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 209 [1/1] (0.37ns)   --->   "%select_ln11 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 209 'select' 'select_ln11' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 210 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 211 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 211 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 212 [1/1] (0.36ns)   --->   "%icmp_ln10_2 = icmp_eq  i3 %or_ln378_1, i3 6" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 212 'icmp' 'icmp_ln10_2' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.37ns)   --->   "%select_ln10_2 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 213 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 214 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 215 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 215 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 216 [1/1] (0.37ns)   --->   "%select_ln11_2 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 216 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 217 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 218 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 218 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 219 [1/1] (0.36ns)   --->   "%icmp_ln10_3 = icmp_eq  i3 %or_ln378_2, i3 7" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 219 'icmp' 'icmp_ln10_3' <Predicate = true> <Delay = 0.36> <CoreInst = "ICmp_EQ">   --->   Core 152 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.37ns)   --->   "%select_ln10_3 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 220 'select' 'select_ln10_3' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 221 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 221 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 222 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 222 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 223 [1/1] (0.37ns)   --->   "%d1 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 223 'select' 'd1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 224 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 225 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 225 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 226 [1/1] (0.37ns)   --->   "%select_ln10_4 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 226 'select' 'select_ln10_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 227 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 228 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 228 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 229 [1/1] (0.37ns)   --->   "%select_ln11_4 = select i1 %icmp_ln10_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 229 'select' 'select_ln11_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 230 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 231 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 231 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 232 [1/1] (0.37ns)   --->   "%select_ln10_5 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 232 'select' 'select_ln10_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 233 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 233 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 234 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 234 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 235 [1/1] (0.37ns)   --->   "%select_ln11_5 = select i1 %icmp_ln10_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 235 'select' 'select_ln11_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 236 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 237 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 237 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 238 [1/1] (0.37ns)   --->   "%select_ln10_6 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 238 'select' 'select_ln10_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 239 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 240 [1/2] ( I:0.06ns O:0.06ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 240 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 241 [1/1] (0.37ns)   --->   "%d1_22 = select i1 %icmp_ln10_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_load_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_load_1" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 241 'select' 'd1_22' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 242 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_real_13"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_bd' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 243 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd = muxlogic i32 %d"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_bd' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 244 [1/1] (2.13ns) (share mux size 8)   --->   "%bd = fmul i32 %d1_real_13, i32 %d" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 244 'fmul' 'bd' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc = muxlogic i32 %d1_real_13"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_bc' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 246 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc = muxlogic i32 %c"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_bc' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.70>
ST_3 : Operation 247 [1/1] (2.13ns) (share mux size 8)   --->   "%bc = fmul i32 %d1_real_13, i32 %c" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 247 'fmul' 'bc' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_13_i = muxlogic i32 %select_ln11_4"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_bd_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 249 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_13_i = muxlogic i32 %tw_47_i"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_bd_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 250 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_13_i = fmul i32 %select_ln11_4, i32 %tw_47_i" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 250 'fmul' 'bd_13_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_13_i = muxlogic i32 %select_ln11_4"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_bc_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 252 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_13_i = muxlogic i32 %tw_46_i"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_bc_13_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 253 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_13_i = fmul i32 %select_ln11_4, i32 %tw_46_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 253 'fmul' 'bc_13_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_2_i = muxlogic i32 %select_ln11_5"   --->   Operation 254 'muxlogic' 'muxLogicI0_to_bd_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 255 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_2_i = muxlogic i32 -0.707107"   --->   Operation 255 'muxlogic' 'muxLogicI1_to_bd_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 256 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_2_i = fmul i32 %select_ln11_5, i32 -0.707107" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 256 'fmul' 'bd_2_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_2_i = muxlogic i32 %select_ln11_5"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_bc_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 258 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_2_i = muxlogic i32 %tw_48_i"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_bc_2_i' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 259 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_2_i = fmul i32 %select_ln11_5, i32 %tw_48_i" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 259 'fmul' 'bc_2_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_5 = muxlogic i32 %d1_22"   --->   Operation 260 'muxlogic' 'muxLogicI0_to_bd_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 261 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_5 = muxlogic i32 %tw_21"   --->   Operation 261 'muxlogic' 'muxLogicI1_to_bd_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 262 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_5 = fmul i32 %d1_22, i32 %tw_21" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 262 'fmul' 'bd_5' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_5 = muxlogic i32 %d1_22"   --->   Operation 263 'muxlogic' 'muxLogicI0_to_bc_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 264 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_5 = muxlogic i32 %tw"   --->   Operation 264 'muxlogic' 'muxLogicI1_to_bc_5' <Predicate = true> <Delay = 0.70>
ST_3 : Operation 265 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_5 = fmul i32 %d1_22, i32 %tw" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 265 'fmul' 'bc_5' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.43>
ST_4 : Operation 266 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 267 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 268 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 268 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 269 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 269 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 270 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 270 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 271 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 271 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_4 : Operation 272 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_22_i = muxlogic i32 %select_ln11"   --->   Operation 272 'muxlogic' 'muxLogicI0_to_d1_real_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 273 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_22_i = muxlogic i32 %tw_46_i"   --->   Operation 273 'muxlogic' 'muxLogicI1_to_d1_real_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 274 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_22_i = muxlogic i32 %bd_13_i"   --->   Operation 274 'muxlogic' 'muxLogicI2_to_d1_real_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 275 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_22_i = muxlogic i32 %select_ln11"   --->   Operation 275 'muxlogic' 'muxLogicI0_to_d1_imag_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 276 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_22_i = muxlogic i32 %tw_47_i"   --->   Operation 276 'muxlogic' 'muxLogicI1_to_d1_imag_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 277 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_22_i = muxlogic i32 %bc_13_i"   --->   Operation 277 'muxlogic' 'muxLogicI2_to_d1_imag_22_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 278 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 278 'muxlogic' 'muxLogicI0_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 279 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_48_i"   --->   Operation 279 'muxlogic' 'muxLogicI1_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 280 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_2_i"   --->   Operation 280 'muxlogic' 'muxLogicI2_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 281 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 281 'muxlogic' 'muxLogicI0_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 282 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3_i = muxlogic i32 -0.707107"   --->   Operation 282 'muxlogic' 'muxLogicI1_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 283 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_2_i"   --->   Operation 283 'muxlogic' 'muxLogicI2_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 284 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_15 = muxlogic i32 %d1"   --->   Operation 284 'muxlogic' 'muxLogicI0_to_d1_real_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 285 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_15 = muxlogic i32 %tw"   --->   Operation 285 'muxlogic' 'muxLogicI1_to_d1_real_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 286 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_15 = muxlogic i32 %bd_5"   --->   Operation 286 'muxlogic' 'muxLogicI2_to_d1_real_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 287 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_15 = muxlogic i32 %d1"   --->   Operation 287 'muxlogic' 'muxLogicI0_to_d1_imag_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 288 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_15 = muxlogic i32 %tw_21"   --->   Operation 288 'muxlogic' 'muxLogicI1_to_d1_imag_15' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 289 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_15 = muxlogic i32 %bc_5"   --->   Operation 289 'muxlogic' 'muxLogicI2_to_d1_imag_15' <Predicate = true> <Delay = 0.43>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %a" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 290 'bitcast' 'bitcast_ln16' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 291 'bitselect' 'bit_sel' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.24ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 292 'xor' 'xor_ln16' <Predicate = (trunc_ln378 == 4)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 293 'trunc' 'trunc_ln16' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 294 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%d1_imag_13 = bitcast i32 %xor_ln" [FFT.cpp:16->FFT.cpp:381]   --->   Operation 295 'bitcast' 'd1_imag_13' <Predicate = (trunc_ln378 == 4)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.43ns)   --->   "%br_ln17 = br void %fpga_resource_hint.for.inc113.55" [FFT.cpp:17->FFT.cpp:381]   --->   Operation 296 'br' 'br_ln17' <Predicate = (trunc_ln378 == 4)> <Delay = 0.43>
ST_5 : Operation 297 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %a"   --->   Operation 297 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 298 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %c"   --->   Operation 298 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 299 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 299 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 300 'fmsub' 'd1_real' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 301 'specfucore' 'specfucore_ln19' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 302 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %a"   --->   Operation 302 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 303 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %d"   --->   Operation 303 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 304 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 304 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 305 'fmadd' 'd1_imag' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 306 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_5 : Operation 307 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_22_i = muxlogic i32 %select_ln11"   --->   Operation 307 'muxlogic' 'muxLogicI0_to_d1_real_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_22_i = muxlogic i32 %tw_46_i"   --->   Operation 308 'muxlogic' 'muxLogicI1_to_d1_real_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_22_i = muxlogic i32 %bd_13_i"   --->   Operation 309 'muxlogic' 'muxLogicI2_to_d1_real_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_22_i = fmsub i32 @_ssdm_op_FMSUB, i32 %select_ln11, i32 %tw_46_i, i32 %bd_13_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 310 'fmsub' 'd1_real_22_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_22_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 311 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_22_i = muxlogic i32 %select_ln11"   --->   Operation 312 'muxlogic' 'muxLogicI0_to_d1_imag_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_22_i = muxlogic i32 %tw_47_i"   --->   Operation 313 'muxlogic' 'muxLogicI1_to_d1_imag_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_22_i = muxlogic i32 %bc_13_i"   --->   Operation 314 'muxlogic' 'muxLogicI2_to_d1_imag_22_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_22_i = fmadd i32 @_ssdm_op_FMADD, i32 %select_ln11, i32 %tw_47_i, i32 %bc_13_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 315 'fmadd' 'd1_imag_22_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_22_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 316 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 317 'muxlogic' 'muxLogicI0_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_48_i"   --->   Operation 318 'muxlogic' 'muxLogicI1_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_2_i"   --->   Operation 319 'muxlogic' 'muxLogicI2_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_3_i = fmsub i32 @_ssdm_op_FMSUB, i32 %select_ln11_2, i32 %tw_48_i, i32 %bd_2_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 320 'fmsub' 'd1_real_3_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 321 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3_i = muxlogic i32 %select_ln11_2"   --->   Operation 322 'muxlogic' 'muxLogicI0_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3_i = muxlogic i32 -0.707107"   --->   Operation 323 'muxlogic' 'muxLogicI1_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_2_i"   --->   Operation 324 'muxlogic' 'muxLogicI2_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_3_i = fmadd i32 @_ssdm_op_FMADD, i32 %select_ln11_2, i32 -0.707107, i32 %bc_2_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 325 'fmadd' 'd1_imag_3_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 326 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_15 = muxlogic i32 %d1"   --->   Operation 327 'muxlogic' 'muxLogicI0_to_d1_real_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_15 = muxlogic i32 %tw"   --->   Operation 328 'muxlogic' 'muxLogicI1_to_d1_real_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_15 = muxlogic i32 %bd_5"   --->   Operation 329 'muxlogic' 'muxLogicI2_to_d1_real_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_15 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_5" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 330 'fmsub' 'd1_real_15' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_15, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 331 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_15 = muxlogic i32 %d1"   --->   Operation 332 'muxlogic' 'muxLogicI0_to_d1_imag_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_15 = muxlogic i32 %tw_21"   --->   Operation 333 'muxlogic' 'muxLogicI1_to_d1_imag_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_15 = muxlogic i32 %bc_5"   --->   Operation 334 'muxlogic' 'muxLogicI2_to_d1_imag_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_15 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_21, i32 %bc_5" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 335 'fmadd' 'd1_imag_15' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_15, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 336 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.22>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 337 'specregionbegin' 'rbegin21_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin21_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 338 'specregionend' 'rend22_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 339 'specregionbegin' 'rbegin19_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 340 'specregionend' 'rend20_i' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.43ns)   --->   "%br_ln30 = br void %fpga_resource_hint.for.inc113.55" [FFT.cpp:30->FFT.cpp:381]   --->   Operation 341 'br' 'br_ln30' <Predicate = (trunc_ln378 != 4 & trunc_ln378 != 0)> <Delay = 0.43>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%d1_real_14 = phi i32 %d1_real_13, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.57, i32 %a, void %for.inc116.i"   --->   Operation 342 'phi' 'd1_real_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%d1_imag_14 = phi i32 %d1_imag_13, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.57, i32 %d1_real_13, void %for.inc116.i"   --->   Operation 343 'phi' 'd1_imag_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 344 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 345 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_14"   --->   Operation 345 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 346 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 346 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 347 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_14"   --->   Operation 347 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 348 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 348 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 349 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_14"   --->   Operation 349 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 350 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 350 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 351 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_14"   --->   Operation 351 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 352 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 352 'muxlogic' 'muxLogicI0_to_d2_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 353 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 353 'muxlogic' 'muxLogicI1_to_d2_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 354 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 354 'muxlogic' 'muxLogicI0_to_d2_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 355 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 355 'muxlogic' 'muxLogicI1_to_d2_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 356 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 356 'muxlogic' 'muxLogicI0_to_d3_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 357 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 357 'muxlogic' 'muxLogicI1_to_d3_real_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 358 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 358 'muxlogic' 'muxLogicI0_to_d3_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 359 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 359 'muxlogic' 'muxLogicI1_to_d3_imag_13_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 360 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 360 'muxlogic' 'muxLogicI0_to_d2_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 361 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 361 'muxlogic' 'muxLogicI1_to_d2_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 362 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 362 'muxlogic' 'muxLogicI0_to_d2_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 363 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 363 'muxlogic' 'muxLogicI1_to_d2_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 364 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 364 'muxlogic' 'muxLogicI0_to_d3_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 365 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 365 'muxlogic' 'muxLogicI1_to_d3_real_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 366 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 366 'muxlogic' 'muxLogicI0_to_d3_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 367 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 367 'muxlogic' 'muxLogicI1_to_d3_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 368 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 368 'muxlogic' 'muxLogicI0_to_d2_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 369 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 369 'muxlogic' 'muxLogicI1_to_d2_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 370 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 370 'muxlogic' 'muxLogicI0_to_d2_imag_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 371 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 371 'muxlogic' 'muxLogicI1_to_d2_imag_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 372 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 372 'muxlogic' 'muxLogicI0_to_d3_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 373 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 373 'muxlogic' 'muxLogicI1_to_d3_real_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 374 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 374 'muxlogic' 'muxLogicI0_to_d3_imag_5' <Predicate = true> <Delay = 0.78>
ST_6 : Operation 375 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 375 'muxlogic' 'muxLogicI1_to_d3_imag_5' <Predicate = true> <Delay = 0.78>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 376 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0_real"   --->   Operation 376 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_14"   --->   Operation 377 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 378 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 380 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_14"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 381 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 381 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0_real"   --->   Operation 382 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 383 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_14"   --->   Operation 383 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 384 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag"   --->   Operation 385 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_14"   --->   Operation 386 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 387 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 387 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 388 'muxlogic' 'muxLogicI0_to_d2_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 389 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 389 'muxlogic' 'muxLogicI1_to_d2_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 390 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 391 'muxlogic' 'muxLogicI0_to_d2_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 392 'muxlogic' 'muxLogicI1_to_d2_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 393 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 393 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_13_i = muxlogic i32 %select_ln10"   --->   Operation 394 'muxlogic' 'muxLogicI0_to_d3_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_13_i = muxlogic i32 %d1_real_22_i"   --->   Operation 395 'muxlogic' 'muxLogicI1_to_d3_real_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 396 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_13_i = muxlogic i32 %select_ln10_4"   --->   Operation 397 'muxlogic' 'muxLogicI0_to_d3_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 398 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_13_i = muxlogic i32 %d1_imag_22_i"   --->   Operation 398 'muxlogic' 'muxLogicI1_to_d3_imag_13_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 399 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 399 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 400 'muxlogic' 'muxLogicI0_to_d2_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 401 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 401 'muxlogic' 'muxLogicI1_to_d2_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 402 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 403 'muxlogic' 'muxLogicI0_to_d2_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 404 'muxlogic' 'muxLogicI1_to_d2_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 405 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 405 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2_i = muxlogic i32 %select_ln10_2"   --->   Operation 406 'muxlogic' 'muxLogicI0_to_d3_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 407 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_3_i"   --->   Operation 407 'muxlogic' 'muxLogicI1_to_d3_real_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 408 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 408 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2_i = muxlogic i32 %select_ln10_5"   --->   Operation 409 'muxlogic' 'muxLogicI0_to_d3_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 410 'muxlogic' 'muxLogicI1_to_d3_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 411 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 411 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 412 'muxlogic' 'muxLogicI0_to_d2_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 413 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 413 'muxlogic' 'muxLogicI1_to_d2_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 414 'fadd' 'd2_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 415 'muxlogic' 'muxLogicI0_to_d2_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 416 'muxlogic' 'muxLogicI1_to_d2_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 417 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 417 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_5 = muxlogic i32 %select_ln10_3"   --->   Operation 418 'muxlogic' 'muxLogicI0_to_d3_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 419 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_5 = muxlogic i32 %d1_real_15"   --->   Operation 419 'muxlogic' 'muxLogicI1_to_d3_real_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 420 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 420 'fsub' 'd3_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_5 = muxlogic i32 %select_ln10_6"   --->   Operation 421 'muxlogic' 'muxLogicI0_to_d3_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_5 = muxlogic i32 %d1_imag_15"   --->   Operation 422 'muxlogic' 'muxLogicI1_to_d3_imag_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 423 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 423 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 424 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 424 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 425 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 426 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 427 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 427 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 428 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 429 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 430 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 431 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 432 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 432 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 433 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 433 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 434 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 434 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 435 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 436 'fadd' 'd2_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 437 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 438 'fsub' 'd3_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 439 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 439 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 440 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 440 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 441 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 442 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 443 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 444 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 445 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 446 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 446 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 447 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 448 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 448 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 449 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 450 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 450 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 451 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 451 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 452 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 452 'fadd' 'd2_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 453 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 453 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 454 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 454 'fsub' 'd3_real_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 455 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 455 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.48>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp, i1 %tmp_5" [FFT.cpp:381]   --->   Operation 456 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i6 %lshr_ln" [FFT.cpp:381]   --->   Operation 457 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 458 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0_real, i32 %d1_real_14" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 458 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 459 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 460 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 460 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 461 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 462 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0_real, i32 %d1_real_14" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 462 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 463 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 464 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_imag, i32 %d1_imag_14" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 464 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 465 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 466 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 467 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 468 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 469 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 470 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 471 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 472 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_13_i = fadd i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 472 'fadd' 'd2_real_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_13_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 473 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_13_i = fadd i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 474 'fadd' 'd2_imag_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_13_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 475 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 476 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_13_i = fsub i32 %select_ln10, i32 %d1_real_22_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 476 'fsub' 'd3_real_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_13_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 477 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 478 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_13_i = fsub i32 %select_ln10_4, i32 %d1_imag_22_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 478 'fsub' 'd3_imag_13_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_13_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 479 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 480 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 480 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 481 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 482 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 482 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 483 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 484 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %select_ln10_2, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 484 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 485 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 486 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %select_ln10_5, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 486 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 487 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 488 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_5 = fadd i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 488 'fadd' 'd2_real_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_5, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 489 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 490 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_5 = fadd i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 490 'fadd' 'd2_imag_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_5, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 491 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 492 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_5 = fsub i32 %select_ln10_3, i32 %d1_real_15" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 492 'fsub' 'd3_real_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_5, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 493 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 494 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_5 = fsub i32 %select_ln10_6, i32 %d1_imag_15" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 494 'fsub' 'd3_imag_5' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_5, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 495 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 496 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3, i64 0, i64 %zext_ln381" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 497 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 498 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr"   --->   Operation 499 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 500 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_13_i"   --->   Operation 501 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr"   --->   Operation 502 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 503 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 503 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 504 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_2_i"   --->   Operation 504 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr"   --->   Operation 505 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 506 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 506 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_5"   --->   Operation 507 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr"   --->   Operation 508 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 509 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 509 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 510 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr"   --->   Operation 511 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 512 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 512 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_13_i"   --->   Operation 513 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr"   --->   Operation 514 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 515 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 515 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_2_i"   --->   Operation 516 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr"   --->   Operation 517 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 518 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 518 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 519 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_5"   --->   Operation 519 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr"   --->   Operation 520 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 521 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 521 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.41>
ST_11 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str"   --->   Operation 522 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 523 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 524 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 525 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%lshr_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %tmp_s, i1 1, i1 %tmp_5" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 526 'bitconcatenate' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %lshr_ln7" [FFT.cpp:7->FFT.cpp:381]   --->   Operation 527 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 528 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin17_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 529 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 530 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin15_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 531 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 532 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin13_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 533 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 534 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin11_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 535 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 536 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 537 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 538 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 539 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 539 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 540 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 541 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 542 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 542 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 543 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 544 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 545 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 546 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 547 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 548 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 549 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 550 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 551 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 552 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 553 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 554 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 555 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 555 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 556 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2"   --->   Operation 557 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 558 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 558 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 559 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_13_i"   --->   Operation 559 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 560 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2"   --->   Operation 560 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 561 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 561 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_2_i"   --->   Operation 562 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2"   --->   Operation 563 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 564 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 564 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_5"   --->   Operation 565 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2"   --->   Operation 566 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 567 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 568 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2"   --->   Operation 569 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 570 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 570 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_13_i"   --->   Operation 571 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2"   --->   Operation 572 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 573 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_13_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 573 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 574 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_2_i"   --->   Operation 574 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 575 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2"   --->   Operation 575 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 576 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 576 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_5"   --->   Operation 577 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2"   --->   Operation 578 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 579 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_5, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_2" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 579 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 580 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 580 'ret' 'ret_ln0' <Predicate = (icmp_ln368)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('icmp_ln371289', FFT.cpp:371) with incoming values : ('xor_ln371', FFT.cpp:371) [67]  (0.382 ns)
	'phi' operation 1 bit ('icmp_ln371289', FFT.cpp:371) with incoming values : ('xor_ln371', FFT.cpp:371) [67]  (0.000 ns)
	'select' operation 9 bit ('m', FFT.cpp:368) [77]  (0.325 ns)
	'add' operation 9 bit ('add_ln368', FFT.cpp:368) [452]  (0.628 ns)
	'store' operation 0 bit ('store_ln368', FFT.cpp:368) of variable 'add_ln368', FFT.cpp:368 on local variable 'add_ln368290' [454]  (0.372 ns)

 <State 2>: 0.742ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln10', FFT.cpp:10->FFT.cpp:381) [101]  (0.365 ns)
	'select' operation 32 bit ('d0', FFT.cpp:10->FFT.cpp:381) [102]  (0.377 ns)

 <State 3>: 2.836ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_bd') [132]  (0.701 ns)
	'fmul' operation 32 bit ('bd', FFT.cpp:25->FFT.cpp:381) [134]  (2.135 ns)

 <State 4>: 0.439ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real') [139]  (0.439 ns)

 <State 5>: 2.885ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real') [139]  (0.000 ns)
	'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) [142]  (2.885 ns)

 <State 6>: 1.228ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:11->FFT.cpp:381) ('d1_real', FFT.cpp:28->FFT.cpp:381) [154]  (0.439 ns)
	'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:11->FFT.cpp:381) ('d1_real', FFT.cpp:28->FFT.cpp:381) [154]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_d2_real') [158]  (0.789 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [157]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [159]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [159]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [159]  (2.566 ns)

 <State 10>: 0.488ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:381) [159]  (0.070 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln46') [401]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', FFT.cpp:46->FFT.cpp:381) of variable 'd2_real', FFT.cpp:42->FFT.cpp:381 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0' [403]  (0.418 ns)

 <State 11>: 0.418ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_2', FFT.cpp:47->FFT.cpp:381) [182]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln47') [405]  (0.000 ns)
	'store' operation 0 bit ('store_ln47', FFT.cpp:47->FFT.cpp:381) of variable 'd3_real', FFT.cpp:44->FFT.cpp:381 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0' [406]  (0.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
