# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-6.10"
module \lut_map_or
  attribute \src "dut.sv:2.11-2.12"
  wire input 1 \a
  attribute \src "dut.sv:2.14-2.15"
  wire input 2 \b
  attribute \src "dut.sv:3.12-3.13"
  wire output 3 \y
  wire $auto$rtlil.cc:3387:Or$2
  cell $or $or$dut.sv:5$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3387:Or$2
  end
  connect \y $auto$rtlil.cc:3387:Or$2
end
