;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/4/2022 8:00:40 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x06C90000  	1737
0x0008	0x05290000  	1321
0x000C	0x05290000  	1321
0x0010	0x05290000  	1321
0x0014	0x05290000  	1321
0x0018	0x05290000  	1321
0x001C	0x05290000  	1321
0x0020	0x05290000  	1321
0x0024	0x05290000  	1321
0x0028	0x05290000  	1321
0x002C	0x05290000  	1321
0x0030	0x05290000  	1321
0x0034	0x05290000  	1321
0x0038	0x05290000  	1321
0x003C	0x05290000  	1321
0x0040	0x05290000  	1321
0x0044	0x05290000  	1321
0x0048	0x05290000  	1321
0x004C	0x05290000  	1321
0x0050	0x05290000  	1321
0x0054	0x05290000  	1321
0x0058	0x05290000  	1321
0x005C	0x05290000  	1321
0x0060	0x05290000  	1321
0x0064	0x05290000  	1321
0x0068	0x05290000  	1321
0x006C	0x05290000  	1321
0x0070	0x05290000  	1321
0x0074	0x05290000  	1321
0x0078	0x05290000  	1321
0x007C	0x05290000  	1321
0x0080	0x05290000  	1321
0x0084	0x05290000  	1321
0x0088	0x05290000  	1321
0x008C	0x05290000  	1321
0x0090	0x05290000  	1321
0x0094	0x05290000  	1321
0x0098	0x05290000  	1321
0x009C	0x05290000  	1321
0x00A0	0x05290000  	1321
0x00A4	0x05290000  	1321
0x00A8	0x05290000  	1321
0x00AC	0x05290000  	1321
0x00B0	0x05290000  	1321
0x00B4	0x05310000  	1329
0x00B8	0x05290000  	1321
0x00BC	0x05290000  	1321
0x00C0	0x05290000  	1321
0x00C4	0x05290000  	1321
0x00C8	0x05290000  	1321
0x00CC	0x05290000  	1321
0x00D0	0x05290000  	1321
0x00D4	0x05290000  	1321
0x00D8	0x05290000  	1321
0x00DC	0x05290000  	1321
0x00E0	0x05290000  	1321
0x00E4	0x05290000  	1321
0x00E8	0x05290000  	1321
0x00EC	0x05290000  	1321
0x00F0	0x05290000  	1321
0x00F4	0x05290000  	1321
0x00F8	0x05290000  	1321
0x00FC	0x05290000  	1321
0x0100	0x05290000  	1321
0x0104	0x05290000  	1321
0x0108	0x05290000  	1321
0x010C	0x05290000  	1321
0x0110	0x05290000  	1321
0x0114	0x05290000  	1321
0x0118	0x05290000  	1321
0x011C	0x05290000  	1321
0x0120	0x05290000  	1321
0x0124	0x05290000  	1321
0x0128	0x05290000  	1321
0x012C	0x05290000  	1321
0x0130	0x05290000  	1321
0x0134	0x05290000  	1321
0x0138	0x05290000  	1321
0x013C	0x05290000  	1321
0x0140	0x05290000  	1321
0x0144	0x05290000  	1321
0x0148	0x05290000  	1321
0x014C	0x05290000  	1321
; end of ____SysVT
_main:
;interupt_test.c, 27 :: 		void main () {
0x06C8	0xF7FFFF52  BL	1392
0x06CC	0xF000F81C  BL	1800
0x06D0	0xF7FFFF44  BL	1372
;interupt_test.c, 28 :: 		PinConfiguration();
0x06D4	0xF7FFFF12  BL	_PinConfiguration+0
;interupt_test.c, 29 :: 		Timer3IntConfiguration();
0x06D8	0xF7FFFEC8  BL	_Timer3IntConfiguration+0
;interupt_test.c, 31 :: 		GPIOD_ODR=0X0000;		// Initialize GPIOD LEDS as off
0x06DC	0x2100    MOVS	R1, #0
0x06DE	0x4804    LDR	R0, [PC, #16]
0x06E0	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 32 :: 		GPIOE_ODR=0XFFFF;		// Initialize GPIOE LEDs as on
0x06E2	0xF64F71FF  MOVW	R1, #65535
0x06E6	0x4803    LDR	R0, [PC, #12]
0x06E8	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 36 :: 		for(;;){
L_main0:
;interupt_test.c, 38 :: 		}
0x06EA	0xE7FE    B	L_main0
;interupt_test.c, 39 :: 		}
L_end_main:
L__main_end_loop:
0x06EC	0xE7FE    B	L__main_end_loop
0x06EE	0xBF00    NOP
0x06F0	0x140C4001  	GPIOD_ODR+0
0x06F4	0x180C4001  	GPIOE_ODR+0
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x04C0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x04C2	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x04C6	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x04CA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x04CE	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x04D0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x04D4	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x04D6	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x04D8	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x04DA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x04DE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x04E2	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x04E4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x04E8	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x04EA	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x04EC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x04F0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x04F4	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x04F6	0xB001    ADD	SP, SP, #4
0x04F8	0x4770    BX	LR
; end of ___FillZeros
_PinConfiguration:
;interupt_test.c, 42 :: 		void PinConfiguration() {
0x04FC	0xB081    SUB	SP, SP, #4
0x04FE	0xF8CDE000  STR	LR, [SP, #0]
;interupt_test.c, 43 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_ALL);
0x0502	0xF64F71FF  MOVW	R1, #65535
0x0506	0x4806    LDR	R0, [PC, #24]
0x0508	0xF7FFFF62  BL	_GPIO_Digital_Output+0
;interupt_test.c, 44 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_ALL);
0x050C	0xF64F71FF  MOVW	R1, #65535
0x0510	0x4804    LDR	R0, [PC, #16]
0x0512	0xF7FFFF5D  BL	_GPIO_Digital_Output+0
;interupt_test.c, 45 :: 		}
L_end_PinConfiguration:
0x0516	0xF8DDE000  LDR	LR, [SP, #0]
0x051A	0xB001    ADD	SP, SP, #4
0x051C	0x4770    BX	LR
0x051E	0xBF00    NOP
0x0520	0x14004001  	GPIOD_BASE+0
0x0524	0x18004001  	GPIOE_BASE+0
; end of _PinConfiguration
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x03D0	0xB081    SUB	SP, SP, #4
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x03D6	0x4A04    LDR	R2, [PC, #16]
0x03D8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x03DA	0xF7FFFEFF  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x03DE	0xF8DDE000  LDR	LR, [SP, #0]
0x03E2	0xB001    ADD	SP, SP, #4
0x03E4	0x4770    BX	LR
0x03E6	0xBF00    NOP
0x03E8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
0x01E2	0xB28C    UXTH	R4, R1
0x01E4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01E6	0x4B77    LDR	R3, [PC, #476]
0x01E8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01EC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01EE	0x4618    MOV	R0, R3
0x01F0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01F4	0xF1B40FFF  CMP	R4, #255
0x01F8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01FA	0x4B73    LDR	R3, [PC, #460]
0x01FC	0x429D    CMP	R5, R3
0x01FE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0200	0xF04F3333  MOV	R3, #858993459
0x0204	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0206	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0208	0x2D42    CMP	R5, #66
0x020A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x020C	0xF04F3344  MOV	R3, #1145324612
0x0210	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0212	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0214	0xF64F73FF  MOVW	R3, #65535
0x0218	0x429C    CMP	R4, R3
0x021A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x021C	0x4B6A    LDR	R3, [PC, #424]
0x021E	0x429D    CMP	R5, R3
0x0220	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0222	0xF04F3333  MOV	R3, #858993459
0x0226	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0228	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x022A	0xF04F3333  MOV	R3, #858993459
0x022E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0230	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0232	0x2D42    CMP	R5, #66
0x0234	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0236	0xF04F3344  MOV	R3, #1145324612
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3344  MOV	R3, #1145324612
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0244	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0246	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0248	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x024A	0xF0050301  AND	R3, R5, #1
0x024E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0250	0x2100    MOVS	R1, #0
0x0252	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0254	0xF0050302  AND	R3, R5, #2
0x0258	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x025A	0xF40573C0  AND	R3, R5, #384
0x025E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0260	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0262	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0264	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0266	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0268	0xF0050304  AND	R3, R5, #4
0x026C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x026E	0xF0050320  AND	R3, R5, #32
0x0272	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x027C	0xF0050308  AND	R3, R5, #8
0x0280	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x028E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x4B4E    LDR	R3, [PC, #312]
0x0292	0xEA050303  AND	R3, R5, R3, LSL #0
0x0296	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0298	0x2003    MOVS	R0, #3
0x029A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x029C	0xF4057300  AND	R3, R5, #512
0x02A0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02A2	0x2002    MOVS	R0, #2
0x02A4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02A6	0xF4056380  AND	R3, R5, #1024
0x02AA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02AC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02AE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02B0	0xF005030C  AND	R3, R5, #12
0x02B4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02B6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02B8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02BA	0xF00403FF  AND	R3, R4, #255
0x02BE	0xB29B    UXTH	R3, R3
0x02C0	0x2B00    CMP	R3, #0
0x02C2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02C4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02C6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02C8	0xFA1FF884  UXTH	R8, R4
0x02CC	0x4632    MOV	R2, R6
0x02CE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02D0	0x2808    CMP	R0, #8
0x02D2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02D4	0xF04F0301  MOV	R3, #1
0x02D8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02DC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02E0	0x42A3    CMP	R3, R4
0x02E2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02E4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02E6	0xF04F030F  MOV	R3, #15
0x02EA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02EC	0x43DB    MVN	R3, R3
0x02EE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02F2	0xFA01F305  LSL	R3, R1, R5
0x02F6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02FA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02FC	0xF4067381  AND	R3, R6, #258
0x0300	0xF5B37F81  CMP	R3, #258
0x0304	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0306	0xF2020414  ADDW	R4, R2, #20
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0x4083    LSLS	R3, R0
0x0310	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0312	0xF0060382  AND	R3, R6, #130
0x0316	0x2B82    CMP	R3, #130
0x0318	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x031A	0xF2020410  ADDW	R4, R2, #16
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0326	0x462F    MOV	R7, R5
0x0328	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x032A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x032C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x032E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0330	0xFA1FF088  UXTH	R0, R8
0x0334	0x460F    MOV	R7, R1
0x0336	0x4631    MOV	R1, R6
0x0338	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x033A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x033C	0x460F    MOV	R7, R1
0x033E	0x4629    MOV	R1, R5
0x0340	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0342	0xF1B00FFF  CMP	R0, #255
0x0346	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0348	0x1D33    ADDS	R3, R6, #4
0x034A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x034E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0350	0x2A08    CMP	R2, #8
0x0352	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0354	0xF2020408  ADDW	R4, R2, #8
0x0358	0xF04F0301  MOV	R3, #1
0x035C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0360	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0364	0x42A3    CMP	R3, R4
0x0366	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0368	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x036A	0xF04F030F  MOV	R3, #15
0x036E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0370	0x43DB    MVN	R3, R3
0x0372	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0376	0xFA07F305  LSL	R3, R7, R5
0x037A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x037E	0xF4017381  AND	R3, R1, #258
0x0382	0xF5B37F81  CMP	R3, #258
0x0386	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0388	0xF2060514  ADDW	R5, R6, #20
0x038C	0xF2020408  ADDW	R4, R2, #8
0x0390	0xF04F0301  MOV	R3, #1
0x0394	0x40A3    LSLS	R3, R4
0x0396	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0398	0xF0010382  AND	R3, R1, #130
0x039C	0x2B82    CMP	R3, #130
0x039E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03A0	0xF2060510  ADDW	R5, R6, #16
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03B0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03B2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03B4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03B6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03B8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03BC	0xF8DDE000  LDR	LR, [SP, #0]
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xFC00FFFF  	#-1024
0x03C8	0x00140008  	#524308
0x03CC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0152	0x4919    LDR	R1, [PC, #100]
0x0154	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0158	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x015A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x015C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x015E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0160	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0162	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0164	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0166	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0168	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x016A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x016C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x016E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0170	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0172	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0174	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0176	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x017A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x017C	0x490F    LDR	R1, [PC, #60]
0x017E	0x4288    CMP	R0, R1
0x0180	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0182	0x490F    LDR	R1, [PC, #60]
0x0184	0x4288    CMP	R0, R1
0x0186	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0188	0x490E    LDR	R1, [PC, #56]
0x018A	0x4288    CMP	R0, R1
0x018C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x018E	0x490E    LDR	R1, [PC, #56]
0x0190	0x4288    CMP	R0, R1
0x0192	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0194	0x490D    LDR	R1, [PC, #52]
0x0196	0x4288    CMP	R0, R1
0x0198	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x019A	0x490D    LDR	R1, [PC, #52]
0x019C	0x4288    CMP	R0, R1
0x019E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01A0	0x490C    LDR	R1, [PC, #48]
0x01A2	0x4288    CMP	R0, R1
0x01A4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01A6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01A8	0x490B    LDR	R1, [PC, #44]
0x01AA	0x6809    LDR	R1, [R1, #0]
0x01AC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01B0	0x4909    LDR	R1, [PC, #36]
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01B4	0xB001    ADD	SP, SP, #4
0x01B6	0x4770    BX	LR
0x01B8	0xFC00FFFF  	#-1024
0x01BC	0x08004001  	#1073809408
0x01C0	0x0C004001  	#1073810432
0x01C4	0x10004001  	#1073811456
0x01C8	0x14004001  	#1073812480
0x01CC	0x18004001  	#1073813504
0x01D0	0x1C004001  	#1073814528
0x01D4	0x20004001  	#1073815552
0x01D8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Timer3IntConfiguration:
;interupt_test.c, 47 :: 		void Timer3IntConfiguration(){
;interupt_test.c, 48 :: 		RCC_APB1ENR |= (1 << 1);// Enable TIMER3 clock. RCC: Clock Configuration Register
0x046C	0x480E    LDR	R0, [PC, #56]
0x046E	0x6800    LDR	R0, [R0, #0]
0x0470	0xF0400102  ORR	R1, R0, #2
0x0474	0x480C    LDR	R0, [PC, #48]
0x0476	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 49 :: 		TIM3_CR1 = 0x0000;  	// Disable timer until configuration is complete
0x0478	0x2100    MOVS	R1, #0
0x047A	0x480C    LDR	R0, [PC, #48]
0x047C	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 52 :: 		TIM3_PSC = 7999;    	// Clock to TIMx_CNT = 72000000 (clock applied to prescaler register) /
0x047E	0xF641713F  MOVW	R1, #7999
0x0482	0x480B    LDR	R0, [PC, #44]
0x0484	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 54 :: 		TIM3_ARR = 9000;		// Reload timer count register with this value when count register resets
0x0486	0xF2423128  MOVW	R1, #9000
0x048A	0x480A    LDR	R0, [PC, #40]
0x048C	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 60 :: 		NVIC_ISER0.B29 = 1;			// Access the board directly
0x048E	0x2201    MOVS	R2, #1
0x0490	0xB252    SXTB	R2, R2
0x0492	0x4909    LDR	R1, [PC, #36]
0x0494	0x6808    LDR	R0, [R1, #0]
0x0496	0xF362705D  BFI	R0, R2, #29, #1
0x049A	0x6008    STR	R0, [R1, #0]
;interupt_test.c, 67 :: 		TIM3_DIER.UIE = 1;  	// Update interrupt enable
0x049C	0x4807    LDR	R0, [PC, #28]
0x049E	0x6002    STR	R2, [R0, #0]
;interupt_test.c, 68 :: 		TIM3_CR1 = 0x0001; 		// Enable TIMER3
0x04A0	0x2101    MOVS	R1, #1
0x04A2	0x4802    LDR	R0, [PC, #8]
0x04A4	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 69 :: 		}
L_end_Timer3IntConfiguration:
0x04A6	0x4770    BX	LR
0x04A8	0x101C4002  	RCC_APB1ENR+0
0x04AC	0x04004000  	TIM3_CR1+0
0x04B0	0x04284000  	TIM3_PSC+0
0x04B4	0x042C4000  	TIM3_ARR+0
0x04B8	0xE100E000  	NVIC_ISER0+0
0x04BC	0x81804200  	TIM3_DIER+0
; end of _Timer3IntConfiguration
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x0458	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x045A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x045E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x0462	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x0466	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x0468	0xB001    ADD	SP, SP, #4
0x046A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x0570	0xB081    SUB	SP, SP, #4
0x0572	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0576	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0578	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x057A	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x057C	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x057E	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x0582	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x0584	0x484A    LDR	R0, [PC, #296]
0x0586	0x1840    ADDS	R0, R0, R1
0x0588	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x058A	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x058E	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x0590	0xF64B3080  MOVW	R0, #48000
0x0594	0x4281    CMP	R1, R0
0x0596	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x0598	0x4846    LDR	R0, [PC, #280]
0x059A	0x6800    LDR	R0, [R0, #0]
0x059C	0xF0400102  ORR	R1, R0, #2
0x05A0	0x4844    LDR	R0, [PC, #272]
0x05A2	0x6001    STR	R1, [R0, #0]
0x05A4	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x05A6	0xF64550C0  MOVW	R0, #24000
0x05AA	0x4285    CMP	R5, R0
0x05AC	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x05AE	0x4841    LDR	R0, [PC, #260]
0x05B0	0x6800    LDR	R0, [R0, #0]
0x05B2	0xF0400101  ORR	R1, R0, #1
0x05B6	0x483F    LDR	R0, [PC, #252]
0x05B8	0x6001    STR	R1, [R0, #0]
0x05BA	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x05BC	0x483D    LDR	R0, [PC, #244]
0x05BE	0x6801    LDR	R1, [R0, #0]
0x05C0	0xF06F0007  MVN	R0, #7
0x05C4	0x4001    ANDS	R1, R0
0x05C6	0x483B    LDR	R0, [PC, #236]
0x05C8	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x05CA	0xF7FFFF0F  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x05CE	0x483A    LDR	R0, [PC, #232]
0x05D0	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x05D2	0x483A    LDR	R0, [PC, #232]
0x05D4	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x05D6	0x483A    LDR	R0, [PC, #232]
0x05D8	0xEA020100  AND	R1, R2, R0, LSL #0
0x05DC	0x4839    LDR	R0, [PC, #228]
0x05DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x05E0	0xF0020001  AND	R0, R2, #1
0x05E4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x05E6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x05E8	0x4836    LDR	R0, [PC, #216]
0x05EA	0x6800    LDR	R0, [R0, #0]
0x05EC	0xF0000002  AND	R0, R0, #2
0x05F0	0x2800    CMP	R0, #0
0x05F2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x05F4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x05F6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x05F8	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x05FA	0xF4023080  AND	R0, R2, #65536
0x05FE	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x0600	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0602	0x4830    LDR	R0, [PC, #192]
0x0604	0x6800    LDR	R0, [R0, #0]
0x0606	0xF4003000  AND	R0, R0, #131072
0x060A	0x2800    CMP	R0, #0
0x060C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x060E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0610	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x0612	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x0614	0xF0025080  AND	R0, R2, #268435456
0x0618	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x061A	0x482A    LDR	R0, [PC, #168]
0x061C	0x6800    LDR	R0, [R0, #0]
0x061E	0xF0405180  ORR	R1, R0, #268435456
0x0622	0x4828    LDR	R0, [PC, #160]
0x0624	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0626	0x4827    LDR	R0, [PC, #156]
0x0628	0x6800    LDR	R0, [R0, #0]
0x062A	0xF0005000  AND	R0, R0, #536870912
0x062E	0x2800    CMP	R0, #0
0x0630	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x0632	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x0634	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x0636	0xF0026080  AND	R0, R2, #67108864
0x063A	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x063C	0x4821    LDR	R0, [PC, #132]
0x063E	0x6800    LDR	R0, [R0, #0]
0x0640	0xF0406180  ORR	R1, R0, #67108864
0x0644	0x481F    LDR	R0, [PC, #124]
0x0646	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0648	0x4611    MOV	R1, R2
0x064A	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x064C	0x481D    LDR	R0, [PC, #116]
0x064E	0x6800    LDR	R0, [R0, #0]
0x0650	0xF0006000  AND	R0, R0, #134217728
0x0654	0x2800    CMP	R0, #0
0x0656	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x0658	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x065A	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x065C	0x4611    MOV	R1, R2
0x065E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0660	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0664	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x0666	0x4817    LDR	R0, [PC, #92]
0x0668	0x6800    LDR	R0, [R0, #0]
0x066A	0xF0407180  ORR	R1, R0, #16777216
0x066E	0x4815    LDR	R0, [PC, #84]
0x0670	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0672	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x0674	0x4813    LDR	R0, [PC, #76]
0x0676	0x6800    LDR	R0, [R0, #0]
0x0678	0xF0007000  AND	R0, R0, #33554432
0x067C	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x067E	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x0680	0x460A    MOV	R2, R1
0x0682	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x0684	0x480C    LDR	R0, [PC, #48]
0x0686	0x6800    LDR	R0, [R0, #0]
0x0688	0xF000010C  AND	R1, R0, #12
0x068C	0x0090    LSLS	R0, R2, #2
0x068E	0xF000000C  AND	R0, R0, #12
0x0692	0x4281    CMP	R1, R0
0x0694	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0696	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x0698	0xF8DDE000  LDR	LR, [SP, #0]
0x069C	0xB001    ADD	SP, SP, #4
0x069E	0x4770    BX	LR
0x06A0	0x00811501  	#352387201
0x06A4	0x8402091D  	#152929282
0x06A8	0xF6440001  	#128580
0x06AC	0x19400001  	#72000
0x06B0	0x06F80000  	__Lib_System_105_107_APBAHBPrescTable+0
0x06B4	0x20004002  	FLASH_ACR+0
0x06B8	0x10044002  	RCC_CFGR+0
0x06BC	0x102C4002  	RCC_CFGR2+0
0x06C0	0xFFFF000F  	#1048575
0x06C4	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x03EC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x03EE	0x4815    LDR	R0, [PC, #84]
0x03F0	0x6800    LDR	R0, [R0, #0]
0x03F2	0xF0400101  ORR	R1, R0, #1
0x03F6	0x4813    LDR	R0, [PC, #76]
0x03F8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x03FA	0x4913    LDR	R1, [PC, #76]
0x03FC	0x4813    LDR	R0, [PC, #76]
0x03FE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x0400	0x4810    LDR	R0, [PC, #64]
0x0402	0x6801    LDR	R1, [R0, #0]
0x0404	0x4812    LDR	R0, [PC, #72]
0x0406	0x4001    ANDS	R1, R0
0x0408	0x480E    LDR	R0, [PC, #56]
0x040A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x040C	0x480D    LDR	R0, [PC, #52]
0x040E	0x6801    LDR	R1, [R0, #0]
0x0410	0xF46F2080  MVN	R0, #262144
0x0414	0x4001    ANDS	R1, R0
0x0416	0x480B    LDR	R0, [PC, #44]
0x0418	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x041A	0x480C    LDR	R0, [PC, #48]
0x041C	0x6801    LDR	R1, [R0, #0]
0x041E	0xF46F00FE  MVN	R0, #8323072
0x0422	0x4001    ANDS	R1, R0
0x0424	0x4809    LDR	R0, [PC, #36]
0x0426	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x0428	0x4806    LDR	R0, [PC, #24]
0x042A	0x6801    LDR	R1, [R0, #0]
0x042C	0xF06F50A0  MVN	R0, #335544320
0x0430	0x4001    ANDS	R1, R0
0x0432	0x4804    LDR	R0, [PC, #16]
0x0434	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x0436	0xF04F0100  MOV	R1, #0
0x043A	0x4806    LDR	R0, [PC, #24]
0x043C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x043E	0xB001    ADD	SP, SP, #4
0x0440	0x4770    BX	LR
0x0442	0xBF00    NOP
0x0444	0x10004002  	RCC_CR+0
0x0448	0x0000F0FF  	#-251723776
0x044C	0x10044002  	RCC_CFGR+0
0x0450	0xFFFFFEF6  	#-17367041
0x0454	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x055C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x055E	0x4902    LDR	R1, [PC, #8]
0x0560	0x4802    LDR	R0, [PC, #8]
0x0562	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x0564	0xB001    ADD	SP, SP, #4
0x0566	0x4770    BX	LR
0x0568	0x19400001  	#72000
0x056C	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x0528	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x052A	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x052C	0xB001    ADD	SP, SP, #4
0x052E	0x4770    BX	LR
; end of ___GenExcept
0x0708	0xB500    PUSH	(R14)
0x070A	0xF8DFB010  LDR	R11, [PC, #16]
0x070E	0xF8DFA010  LDR	R10, [PC, #16]
0x0712	0xF7FFFED5  BL	1216
0x0716	0xBD00    POP	(R15)
0x0718	0x4770    BX	LR
0x071A	0xBF00    NOP
0x071C	0x00002000  	#536870912
0x0720	0x00042000  	#536870916
_TIMER3_ISR:
;interupt_test.c, 13 :: 		void TIMER3_ISR () iv IVT_INT_TIM3 {
;interupt_test.c, 14 :: 		TIM3_SR.UIF = 0;  			// Reset UIF flag so next interrupt can be recognized when UIF is set
0x0530	0x2100    MOVS	R1, #0
0x0532	0xB249    SXTB	R1, R1
0x0534	0x4806    LDR	R0, [PC, #24]
0x0536	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 15 :: 		GPIOD_ODR = ~ GPIOD_ODR;	// Toggle PORTD LEDs
0x0538	0x4806    LDR	R0, [PC, #24]
0x053A	0x6800    LDR	R0, [R0, #0]
0x053C	0x43C1    MVN	R1, R0
0x053E	0x4805    LDR	R0, [PC, #20]
0x0540	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 16 :: 		GPIOE_ODR = ~ GPIOE_ODR;	// Toggle PORTE LEDs
0x0542	0x4805    LDR	R0, [PC, #20]
0x0544	0x6800    LDR	R0, [R0, #0]
0x0546	0x43C1    MVN	R1, R0
0x0548	0x4803    LDR	R0, [PC, #12]
0x054A	0x6001    STR	R1, [R0, #0]
;interupt_test.c, 17 :: 		}
L_end_TIMER3_ISR:
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x82004200  	TIM3_SR+0
0x0554	0x140C4001  	GPIOD_ODR+0
0x0558	0x180C4001  	GPIOE_ODR+0
; end of _TIMER3_ISR
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x06F8	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x06FC	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x0700	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x0704	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [140]    _GPIO_Clk_Enable
0x01DC     [500]    _GPIO_Config
0x03D0      [28]    _GPIO_Digital_Output
0x03EC     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0458      [20]    ___CC2DW
0x046C      [84]    _Timer3IntConfiguration
0x04C0      [58]    ___FillZeros
0x04FC      [44]    _PinConfiguration
0x0528       [8]    ___GenExcept
0x0530      [44]    _TIMER3_ISR
0x055C      [20]    __Lib_System_105_107_InitialSetUpFosc
0x0570     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x06C8      [48]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x06F8      [16]    __Lib_System_105_107_APBAHBPrescTable
