Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov  9 05:40:27 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab4-2/lab-caravel_fir/vivado/lab4_2/timing_report_10_4ns.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (66)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/arvalid_reg/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[0]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[10]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[11]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[1]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[2]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[3]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[4]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[5]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[6]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[7]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[8]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awaddr_reg[9]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: AXI_to_Stream_DUT/awvalid_reg/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_DUT/FSM_sequential_state_reg[0]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_DUT/FSM_sequential_state_reg[1]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_DUT/FSM_sequential_state_reg[2]/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_DUT/arready_reg_reg/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_DUT/last_rready_reg/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: fir_DUT/last_rvalid_reg/Q (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/G
fir_DUT/FSM_sequential_next_state_reg[1]/G
fir_DUT/FSM_sequential_next_state_reg[2]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

fir_DUT/FSM_sequential_next_state_reg[0]/CLR
fir_DUT/FSM_sequential_next_state_reg[0]/D
fir_DUT/FSM_sequential_next_state_reg[1]/CLR
fir_DUT/FSM_sequential_next_state_reg[1]/D
fir_DUT/FSM_sequential_next_state_reg[2]/CLR
fir_DUT/FSM_sequential_next_state_reg[2]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

la_data_in[65]
la_oenb[65]
wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
la_data_out[0]
la_data_out[10]
la_data_out[11]
la_data_out[12]
la_data_out[13]
la_data_out[14]
la_data_out[15]
la_data_out[16]
la_data_out[17]
la_data_out[18]
la_data_out[19]
la_data_out[1]
la_data_out[20]
la_data_out[21]
la_data_out[22]
la_data_out[23]
la_data_out[24]
la_data_out[25]
la_data_out[26]
la_data_out[27]
la_data_out[28]
la_data_out[29]
la_data_out[2]
la_data_out[30]
la_data_out[31]
la_data_out[3]
la_data_out[4]
la_data_out[5]
la_data_out[6]
la_data_out[7]
la_data_out[8]
la_data_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                 1263        0.152        0.000                      0                 1263        3.950        0.000                       0                   590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 5.200}      10.400          96.154          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.003        0.000                      0                 1263        0.152        0.000                      0                 1263        3.950        0.000                       0                   590  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 8.150ns (79.429%)  route 2.111ns (20.571%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  fir_DUT/U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.742    fir_DUT/U0_MAC/product_carry__0_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.073 r  fir_DUT/U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    11.702    fir_DUT/U0_MAC/product__3[27]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.009 r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.009    fir_DUT/U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.385 r  fir_DUT/U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.385    fir_DUT/U0_MAC/sum_out_carry__5_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.716 r  fir_DUT/U0_MAC/sum_out_carry__6/O[3]
                         net (fo=1, unplaced)         0.618    13.334    fir_DUT/U0_MAC/MAC_output[31]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[31]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.641 r  fir_DUT/U0_MAC/sm_tdata_reg[31]_i_2/O
                         net (fo=1, unplaced)         0.000    13.641    fir_DUT/sm_tdata_before_FF[31]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[31]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 8.033ns (79.192%)  route 2.111ns (20.808%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.956 r  fir_DUT/U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.585    fir_DUT/U0_MAC/product__3[23]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.892 r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    11.892    fir_DUT/U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.268 r  fir_DUT/U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.268    fir_DUT/U0_MAC/sum_out_carry__4_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.599 r  fir_DUT/U0_MAC/sum_out_carry__5/O[3]
                         net (fo=1, unplaced)         0.618    13.217    fir_DUT/U0_MAC/MAC_output[27]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[27]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.524 r  fir_DUT/U0_MAC/sm_tdata_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000    13.524    fir_DUT/sm_tdata_before_FF[27]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[27]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        10.014ns  (logic 8.069ns (80.579%)  route 1.945ns (19.421%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  fir_DUT/U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.742    fir_DUT/U0_MAC/product_carry__0_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.073 r  fir_DUT/U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    11.702    fir_DUT/U0_MAC/product__3[27]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.009 r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.009    fir_DUT/U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.385 r  fir_DUT/U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.385    fir_DUT/U0_MAC/sum_out_carry__5_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.641 r  fir_DUT/U0_MAC/sum_out_carry__6/O[2]
                         net (fo=1, unplaced)         0.452    13.093    fir_DUT/U0_MAC/MAC_output[30]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[30]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    13.394 r  fir_DUT/U0_MAC/sm_tdata_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000    13.394    fir_DUT/sm_tdata_before_FF[30]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[30]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 8.155ns (81.880%)  route 1.805ns (18.120%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  fir_DUT/U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.742    fir_DUT/U0_MAC/product_carry__0_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.073 r  fir_DUT/U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    11.702    fir_DUT/U0_MAC/product__3[27]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.009 r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.009    fir_DUT/U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.385 r  fir_DUT/U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.385    fir_DUT/U0_MAC/sum_out_carry__5_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.722 r  fir_DUT/U0_MAC/sum_out_carry__6/O[1]
                         net (fo=1, unplaced)         0.312    13.034    fir_DUT/U0_MAC/MAC_output[29]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[29]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    13.340 r  fir_DUT/U0_MAC/sm_tdata_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000    13.340    fir_DUT/sm_tdata_before_FF[29]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[29]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 7.812ns (78.800%)  route 2.102ns (21.200%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.726 r  fir_DUT/U0_MAC/product_carry/O[3]
                         net (fo=2, unplaced)         0.629    11.355    fir_DUT/U0_MAC/product__3[19]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.662 r  fir_DUT/U0_MAC/sum_out_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    11.662    fir_DUT/U0_MAC/sum_out_carry__3_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.038 r  fir_DUT/U0_MAC/sum_out_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    12.038    fir_DUT/U0_MAC/sum_out_carry__3_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.369 r  fir_DUT/U0_MAC/sum_out_carry__4/O[3]
                         net (fo=1, unplaced)         0.618    12.987    fir_DUT/U0_MAC/MAC_output[23]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[23]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.294 r  fir_DUT/U0_MAC/sm_tdata_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    13.294    fir_DUT/sm_tdata_before_FF[23]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[23]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 7.952ns (80.350%)  route 1.945ns (19.650%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.956 r  fir_DUT/U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.585    fir_DUT/U0_MAC/product__3[23]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.892 r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    11.892    fir_DUT/U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.268 r  fir_DUT/U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.268    fir_DUT/U0_MAC/sum_out_carry__4_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.524 r  fir_DUT/U0_MAC/sum_out_carry__5/O[2]
                         net (fo=1, unplaced)         0.452    12.976    fir_DUT/U0_MAC/MAC_output[26]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[26]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    13.277 r  fir_DUT/U0_MAC/sm_tdata_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000    13.277    fir_DUT/sm_tdata_before_FF[26]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[26]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 8.038ns (81.664%)  route 1.805ns (18.336%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.956 r  fir_DUT/U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.585    fir_DUT/U0_MAC/product__3[23]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.892 r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    11.892    fir_DUT/U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.268 r  fir_DUT/U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.268    fir_DUT/U0_MAC/sum_out_carry__4_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.605 r  fir_DUT/U0_MAC/sum_out_carry__5/O[1]
                         net (fo=1, unplaced)         0.312    12.917    fir_DUT/U0_MAC/MAC_output[25]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[25]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.306    13.223 r  fir_DUT/U0_MAC/sm_tdata_reg[25]_i_1/O
                         net (fo=1, unplaced)         0.000    13.223    fir_DUT/sm_tdata_before_FF[25]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[25]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 8.039ns (81.675%)  route 1.804ns (18.325%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.742 r  fir_DUT/U0_MAC/product_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.742    fir_DUT/U0_MAC/product_carry__0_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.073 r  fir_DUT/U0_MAC/product_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    11.702    fir_DUT/U0_MAC/product__3[27]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    12.009 r  fir_DUT/U0_MAC/sum_out_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    12.009    fir_DUT/U0_MAC/sum_out_carry__5_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.385 r  fir_DUT/U0_MAC/sum_out_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    12.385    fir_DUT/U0_MAC/sum_out_carry__5_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.617 r  fir_DUT/U0_MAC/sum_out_carry__6/O[0]
                         net (fo=1, unplaced)         0.311    12.928    fir_DUT/U0_MAC/MAC_output[28]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[28]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    13.223 r  fir_DUT/U0_MAC/sm_tdata_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000    13.223    fir_DUT/sm_tdata_before_FF[28]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[28]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 7.922ns (81.454%)  route 1.804ns (18.546%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.616 r  fir_DUT/U0_MAC/product_carry/CO[3]
                         net (fo=1, unplaced)         0.009    10.625    fir_DUT/U0_MAC/product_carry_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.956 r  fir_DUT/U0_MAC/product_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    11.585    fir_DUT/U0_MAC/product__3[23]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.892 r  fir_DUT/U0_MAC/sum_out_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    11.892    fir_DUT/U0_MAC/sum_out_carry__4_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.268 r  fir_DUT/U0_MAC/sum_out_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    12.268    fir_DUT/U0_MAC/sum_out_carry__4_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.500 r  fir_DUT/U0_MAC/sum_out_carry__5/O[0]
                         net (fo=1, unplaced)         0.311    12.811    fir_DUT/U0_MAC/MAC_output[24]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[24]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    13.106 r  fir_DUT/U0_MAC/sm_tdata_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000    13.106    fir_DUT/sm_tdata_before_FF[24]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[24]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 fir_DUT/U0_MAC/product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/sm_tdata_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.400ns  (wb_clk_i rise@10.400ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 7.731ns (79.975%)  route 1.936ns (20.025%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 13.388 - 10.400 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.586 r  fir_DUT/U0_MAC/product__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.641    fir_DUT/U0_MAC/product__0_n_106
                                                                      r  fir_DUT/U0_MAC/product__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.159 r  fir_DUT/U0_MAC/product__1/P[0]
                         net (fo=2, unplaced)         0.800     9.959    fir_DUT/U0_MAC/product__1_n_105
                                                                      r  fir_DUT/U0_MAC/product_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.083 r  fir_DUT/U0_MAC/product_carry_i_3/O
                         net (fo=1, unplaced)         0.000    10.083    fir_DUT/U0_MAC/product_carry_i_3_n_0
                                                                      r  fir_DUT/U0_MAC/product_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.726 r  fir_DUT/U0_MAC/product_carry/O[3]
                         net (fo=2, unplaced)         0.629    11.355    fir_DUT/U0_MAC/product__3[19]
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.662 r  fir_DUT/U0_MAC/sum_out_carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    11.662    fir_DUT/U0_MAC/sum_out_carry__3_i_1_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.038 r  fir_DUT/U0_MAC/sum_out_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    12.038    fir_DUT/U0_MAC/sum_out_carry__3_n_0
                                                                      r  fir_DUT/U0_MAC/sum_out_carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.294 r  fir_DUT/U0_MAC/sum_out_carry__4/O[2]
                         net (fo=1, unplaced)         0.452    12.746    fir_DUT/U0_MAC/MAC_output[22]
                                                                      r  fir_DUT/U0_MAC/sm_tdata_reg[22]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.301    13.047 r  fir_DUT/U0_MAC/sm_tdata_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000    13.047    fir_DUT/sm_tdata_before_FF[22]
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     10.400    10.400 r  
                                                      0.000    10.400 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    10.400    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.238 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.998    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100    12.098 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760    12.858    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.949 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439    13.388    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/sm_tdata_reg_reg[22]/C
                         clock pessimism              0.248    13.635    
                         clock uncertainty           -0.035    13.600    
                         FDCE (Setup_fdce_C_D)        0.044    13.644    fir_DUT/sm_tdata_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[0]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[0]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[10]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[10]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[10]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[11]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[11]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[11]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[12]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[12]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[12]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[13]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[13]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[13]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[14]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[14]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[14]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[15]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[15]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[15]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[16]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[16]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[16]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[17]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[17]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[17]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 AXI_to_Stream_DUT/output_y_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.060ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/output_y_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/output_y_buffer_reg[18]/Q
                         net (fo=1, unplaced)         0.141     1.347    AXI_to_Stream_DUT/output_y_buffer[18]
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[18]/C
                         clock pessimism             -0.238     1.205    
                         FDRE (Hold_fdre_C_D)        -0.009     1.196    AXI_to_Stream_DUT/wbs_dat_Stream_sm_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 5.200 }
Period(ns):         10.400
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.400      7.456                user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.400      7.456                user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.400      7.456                user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.400      7.456                user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.400      7.824                user_bram/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.400      7.824                user_bram/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.400      7.824                user_bram/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.400      7.824                user_bram/RAM_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.400      8.245                clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.400      9.400                delayed_count_reg[0]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.200       3.950                data_RAM/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[31]
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.513ns  (logic 4.102ns (54.604%)  route 3.410ns (45.396%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[31] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[31]
                                                                      f  wbs_adr_i_IBUF[31]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[31]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[23]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_8/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_8/O
                         net (fo=2, unplaced)         0.913     2.808    AXI_to_Stream_DUT_n_124
                                                                      f  wbs_ack_o_OBUF_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  wbs_ack_o_OBUF_inst_i_9/O
                         net (fo=1, unplaced)         0.449     3.381    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_1_0
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.505 r  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_4/O
                         net (fo=1, unplaced)         0.449     3.954    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_4_n_0
                                                                      r  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.078 r  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.878    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.513 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.513    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[25]
                            (input port)
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.978ns (53.073%)  route 3.517ns (46.927%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[25] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[25]
                                                                      f  wbs_adr_i_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[25]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    AXI_to_Stream_DUT/wbs_adr_i_IBUF[17]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_6/O
                         net (fo=4, unplaced)         0.926     2.821    AXI_to_Stream_DUT/wbs_adr_i[20]
                                                                      f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.945 f  AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3/O
                         net (fo=67, unplaced)        0.992     3.937    AXI_to_Stream_DUT/wbs_ack_o_OBUF_inst_i_3_n_0
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     4.861    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.496 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.496    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/FSM_sequential_next_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.386     0.969    fir_DUT/io_oeb_OBUF[0]
                         LDCE                                         f  fir_DUT/FSM_sequential_next_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/FSM_sequential_next_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.386     0.969    fir_DUT/io_oeb_OBUF[0]
                         LDCE                                         f  fir_DUT/FSM_sequential_next_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/FSM_sequential_next_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.245ns (25.339%)  route 0.723ns (74.661%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.386     0.969    fir_DUT/io_oeb_OBUF[0]
                         LDCE                                         f  fir_DUT/FSM_sequential_next_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.383ns (28.004%)  route 0.986ns (71.996%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.248     0.831    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_rdata[24]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.048     0.879 f  fir_DUT/last_rdata[24]_i_3/O
                         net (fo=13, unplaced)        0.198     1.077    fir_DUT/last_rdata[24]_i_3_n_0
                                                                      f  fir_DUT/FSM_onehot_state_Lite[2]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     1.122 f  fir_DUT/FSM_onehot_state_Lite[2]_i_3/O
                         net (fo=22, unplaced)        0.203     1.324    fir_DUT/rready_reg
                                                                      f  fir_DUT/FSM_sequential_next_state_reg[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     1.369 r  fir_DUT/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.369    fir_DUT/FSM_sequential_next_state_reg[1]_i_1_n_0
                         LDCE                                         r  fir_DUT/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.383ns (28.004%)  route 0.986ns (71.996%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.248     0.831    fir_DUT/io_oeb_OBUF[0]
                                                                      r  fir_DUT/last_rdata[24]_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.048     0.879 r  fir_DUT/last_rdata[24]_i_3/O
                         net (fo=13, unplaced)        0.198     1.077    fir_DUT/last_rdata[24]_i_3_n_0
                                                                      r  fir_DUT/FSM_onehot_state_Lite[2]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     1.122 r  fir_DUT/FSM_onehot_state_Lite[2]_i_3/O
                         net (fo=22, unplaced)        0.203     1.324    fir_DUT/rready_reg
                                                                      r  fir_DUT/FSM_sequential_next_state_reg[2]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     1.369 r  fir_DUT/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.369    fir_DUT/FSM_sequential_next_state_reg[2]_i_1_n_0
                         LDCE                                         r  fir_DUT/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      r  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 5.362ns (72.359%)  route 2.048ns (27.641%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[6]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[30]
                                                                      r  user_bram/wbs_dat_o_OBUF[30]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     6.784 f  user_bram/wbs_dat_o_OBUF[30]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.233    AXI_to_Stream_DUT/io_out[30]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.357 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.157    io_out_OBUF[30]
                                                                      r  io_out_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.791 r  io_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.791    io_out[30]
                                                                      r  io_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 5.362ns (72.359%)  route 2.048ns (27.641%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[6]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[30]
                                                                      r  user_bram/wbs_dat_o_OBUF[30]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     6.784 f  user_bram/wbs_dat_o_OBUF[30]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.233    AXI_to_Stream_DUT/io_out[30]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.357 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.157    io_out_OBUF[30]
                                                                      r  la_data_out_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.791 r  la_data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.791    la_data_out[30]
                                                                      r  la_data_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            wbs_dat_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 5.362ns (72.359%)  route 2.048ns (27.641%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[6]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[30]
                                                                      r  user_bram/wbs_dat_o_OBUF[30]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.150     6.784 f  user_bram/wbs_dat_o_OBUF[30]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.233    AXI_to_Stream_DUT/io_out[30]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.357 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.157    io_out_OBUF[30]
                                                                      r  wbs_dat_o_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.791 r  wbs_dat_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.791    wbs_dat_o[30]
                                                                      r  wbs_dat_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 5.360ns (72.352%)  route 2.048ns (27.648%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[3]
                                                                      r  user_bram/wbs_dat_o_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.148     6.782 f  user_bram/wbs_dat_o_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.231    AXI_to_Stream_DUT/io_out[3]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.155    io_out_OBUF[3]
                                                                      r  io_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.789 r  io_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.789    io_out[3]
                                                                      r  io_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 5.360ns (72.352%)  route 2.048ns (27.648%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[3]
                                                                      r  user_bram/wbs_dat_o_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.148     6.782 f  user_bram/wbs_dat_o_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.231    AXI_to_Stream_DUT/io_out[3]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.155    io_out_OBUF[3]
                                                                      r  la_data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.789 r  la_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.789    la_data_out[3]
                                                                      r  la_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            wbs_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 5.360ns (72.352%)  route 2.048ns (27.648%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.834 r  user_bram/RAM_reg_0/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[3]
                                                                      r  user_bram/wbs_dat_o_OBUF[3]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.148     6.782 f  user_bram/wbs_dat_o_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.231    AXI_to_Stream_DUT/io_out[3]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.355 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.155    io_out_OBUF[3]
                                                                      r  wbs_dat_o_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.789 r  wbs_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.789    wbs_dat_o[3]
                                                                      r  wbs_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[25]
                                                                      r  user_bram/wbs_dat_o_OBUF[25]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.758 f  user_bram/wbs_dat_o_OBUF[25]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.207    AXI_to_Stream_DUT/io_out[25]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.131    io_out_OBUF[25]
                                                                      r  io_out_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.765 r  io_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.765    io_out[25]
                                                                      r  io_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[27]
                                                                      r  user_bram/wbs_dat_o_OBUF[27]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.758 f  user_bram/wbs_dat_o_OBUF[27]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.207    AXI_to_Stream_DUT/io_out[27]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.131    io_out_OBUF[27]
                                                                      r  io_out_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.765 r  io_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.765    io_out[27]
                                                                      r  io_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[1]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[25]
                                                                      r  user_bram/wbs_dat_o_OBUF[25]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.758 f  user_bram/wbs_dat_o_OBUF[25]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.207    AXI_to_Stream_DUT/io_out[25]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.131    io_out_OBUF[25]
                                                                      r  la_data_out_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.765 r  la_data_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.765    la_data_out[25]
                                                                      r  la_data_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 5.336ns (72.262%)  route 2.048ns (27.738%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.584     3.380    user_bram/clk_BUFG
                         RAMB36E1                                     r  user_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.834 r  user_bram/RAM_reg_3/DOBDO[3]
                         net (fo=1, unplaced)         0.800     6.634    user_bram/output_data_BRAM[27]
                                                                      r  user_bram/wbs_dat_o_OBUF[27]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.758 f  user_bram/wbs_dat_o_OBUF[27]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     7.207    AXI_to_Stream_DUT/io_out[27]
                                                                      f  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     8.131    io_out_OBUF[27]
                                                                      r  la_data_out_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.765 r  la_data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.765    la_data_out[27]
                                                                      r  la_data_out[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_DUT/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.245ns (42.920%)  route 0.326ns (57.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir_DUT/FSM_sequential_state_reg[1]/Q
                         net (fo=135, unplaced)       0.326     1.532    fir_DUT/state[1]
                                                                      r  fir_DUT/FSM_sequential_next_state_reg[2]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.630 r  fir_DUT/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.630    fir_DUT/FSM_sequential_next_state_reg[2]_i_1_n_0
                         LDCE                                         r  fir_DUT/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.245ns (42.730%)  route 0.328ns (57.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 f  fir_DUT/FSM_sequential_state_reg[2]/Q
                         net (fo=173, unplaced)       0.328     1.535    fir_DUT/state[2]
                                                                      f  fir_DUT/FSM_sequential_next_state_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.633 r  fir_DUT/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.633    fir_DUT/FSM_sequential_next_state_reg[0]_i_1_n_0
                         LDCE                                         r  fir_DUT/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_DUT/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            fir_DUT/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.245ns (38.898%)  route 0.385ns (61.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.207 r  fir_DUT/FSM_sequential_state_reg[1]/Q
                         net (fo=135, unplaced)       0.385     1.591    fir_DUT/state[1]
                                                                      r  fir_DUT/FSM_sequential_next_state_reg[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.689 r  fir_DUT/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.689    fir_DUT/FSM_sequential_next_state_reg[1]_i_1_n_0
                         LDCE                                         r  fir_DUT/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[25]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[25]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[25]
                                                                      r  io_out_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  io_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.074    io_out[25]
                                                                      r  io_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[27]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[27]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[27]
                                                                      r  io_out_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  io_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.074    io_out[27]
                                                                      r  io_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[30]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[30]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[30]
                                                                      r  io_out_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  io_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.074    io_out[30]
                                                                      r  io_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            io_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[3]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[3]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[3]
                                                                      r  io_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  io_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.074    io_out[3]
                                                                      r  io_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[25]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[25]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[25]
                                                                      r  la_data_out_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  la_data_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.074    la_data_out[25]
                                                                      r  la_data_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[27]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[27]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[27]
                                                                      r  la_data_out_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  la_data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.074    la_data_out[27]
                                                                      r  la_data_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AXI_to_Stream_DUT/wbs_dat_Lite_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Destination:            la_data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.396ns (69.325%)  route 0.618ns (30.675%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     0.583 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.946 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.114     1.060    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.207 r  AXI_to_Stream_DUT/wbs_dat_Lite_reg[30]/Q
                         net (fo=1, unplaced)         0.281     1.487    AXI_to_Stream_DUT/wbs_dat_Lite[30]
                                                                      r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.585 r  AXI_to_Stream_DUT/wbs_dat_o_OBUF[30]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.922    io_out_OBUF[30]
                                                                      r  la_data_out_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.074 r  la_data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.074    la_data_out[30]
                                                                      r  la_data_out[30] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay          1655 Endpoints
Min Delay          1655 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_0_0/A1
                                                                      r  data_RAM/RAM_reg_0_15_0_0/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_0_0/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[0]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_10_10/A1
                                                                      r  data_RAM/RAM_reg_0_15_10_10/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_10_10/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[10]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_11_11/A1
                                                                      r  data_RAM/RAM_reg_0_15_11_11/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_11_11/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[11]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_12_12/A1
                                                                      r  data_RAM/RAM_reg_0_15_12_12/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_12_12/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[12]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_13_13/A1
                                                                      r  data_RAM/RAM_reg_0_15_13_13/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_13_13/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[13]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_14_14/A1
                                                                      r  data_RAM/RAM_reg_0_15_14_14/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_14_14/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[14]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_15_15/A1
                                                                      r  data_RAM/RAM_reg_0_15_15_15/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_15_15/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[15]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_16_16/A1
                                                                      r  data_RAM/RAM_reg_0_15_16_16/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_16_16/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[16]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_1_1/A1
                                                                      r  data_RAM/RAM_reg_0_15_1_1/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_1_1/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[1]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK

Slack:                    inf
  Source:                 la_data_in[65]
                            (input port)
  Destination:            fir_DUT/U0_MAC/product/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.617ns (28.081%)  route 4.140ns (71.919%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  la_data_in[65] (IN)
                         net (fo=0)                   0.000     0.000    la_data_in[65]
                                                                      f  la_data_in_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  la_data_in_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_DUT/U0_MAC/la_data_in_IBUF[0]
                                                                      f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 f  fir_DUT/U0_MAC/io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=708, unplaced)       0.589     2.484    fir_DUT/io_oeb_OBUF[0]
                                                                      f  fir_DUT/last_data_A[5]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.116     2.600 f  fir_DUT/last_data_A[5]_i_2/O
                         net (fo=4, unplaced)         0.926     3.526    fir_DUT/last_data_A[5]_i_2_n_0
                                                                      f  fir_DUT/last_data_A[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.650 r  fir_DUT/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.676    data_RAM/RAM_reg_0_15_2_2/A1
                                                                      r  data_RAM/RAM_reg_0_15_2_2/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     4.957 r  data_RAM/RAM_reg_0_15_2_2/SP/O
                         net (fo=2, unplaced)         0.800     5.757    fir_DUT/U0_MAC/rdo0__0[2]
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.100     1.698 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.760     2.458    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.549 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.439     2.988    fir_DUT/U0_MAC/clk_BUFG
                         DSP48E1                                      r  fir_DUT/U0_MAC/product/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_DUT/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            fir_DUT/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_DUT/FSM_sequential_next_state_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_DUT/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    fir_DUT/next_state[0]
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 fir_DUT/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fir_DUT/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_DUT/FSM_sequential_next_state_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_DUT/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    fir_DUT/next_state[1]
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 fir_DUT/FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            fir_DUT/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_DUT/FSM_sequential_next_state_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_DUT/FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.318    fir_DUT/next_state[2]
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    fir_DUT/clk_BUFG
                         FDCE                                         r  fir_DUT/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[0]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[10]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[10]
                                                                      r  wbs_adr_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[10]_inst/O
                         net (fo=10, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[10]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[11]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[11]
                                                                      r  wbs_adr_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[11]_inst/O
                         net (fo=10, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[11]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[1]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i[2]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[2] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[2]
                                                                      r  wbs_adr_i_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[2]_inst/O
                         net (fo=14, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[2]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i[3]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[3] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[3]
                                                                      r  wbs_adr_i_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[3]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i[4]
                            (input port)
  Destination:            AXI_to_Stream_DUT/awaddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@5.200ns period=10.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[4] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[4]
                                                                      r  wbs_adr_i_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[4]_inst/O
                         net (fo=10, unplaced)        0.337     0.538    AXI_to_Stream_DUT/wbs_adr_i_IBUF[4]
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  clk_BUFG_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.056     0.800 r  clk_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.355     1.155    clk
                                                                      r  clk_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     1.184 r  clk_BUFG_inst/O
                         net (fo=592, unplaced)       0.259     1.443    AXI_to_Stream_DUT/clk_BUFG
                         FDRE                                         r  AXI_to_Stream_DUT/awaddr_reg[4]/C





