library ieee;
use ieee.std_logic_1164.all;

entity register_4_bit is
end register_4_bit;

architecture rtl of register_4_bit is
end rtl;