Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul 29 17:05:01 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shift_register_SIPO_timing_summary_routed.rpt -pb shift_register_SIPO_timing_summary_routed.pb -rpx shift_register_SIPO_timing_summary_routed.rpx -warn_on_violation
| Design       : shift_register_SIPO
| Device       : 7a35tl-csg325
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.275ns  (logic 3.378ns (64.038%)  route 1.897ns (35.962%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF1/Q_reg/Q
                         net (fo=3, routed)           1.897     2.433    Q_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         2.842     5.275 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.275    Q[3]
    U12                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.268ns  (logic 3.385ns (64.257%)  route 1.883ns (35.743%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  FF3/Q_reg_lopt_replica/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF3/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.883     2.419    lopt
    V11                  OBUF (Prop_obuf_I_O)         2.849     5.268 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.268    Q[1]
    V11                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF4/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.258ns  (logic 3.413ns (64.898%)  route 1.846ns (35.102%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  FF4/Q_reg/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF4/Q_reg/Q
                         net (fo=1, routed)           1.846     2.382    Q_OBUF[0]
    U9                   OBUF (Prop_obuf_I_O)         2.877     5.258 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.258    Q[0]
    U9                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 3.384ns (64.578%)  route 1.856ns (35.422%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  FF2/Q_reg_lopt_replica/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  FF2/Q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.856     2.392    lopt_1
    U11                  OBUF (Prop_obuf_I_O)         2.848     5.240 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.240    Q[2]
    U11                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 1.039ns (49.949%)  route 1.041ns (50.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.041     2.080    FF2/reset_IBUF
    SLICE_X0Y2           FDCE                                         f  FF2/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 1.039ns (49.949%)  route 1.041ns (50.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.041     2.080    FF3/reset_IBUF
    SLICE_X0Y2           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 1.039ns (49.949%)  route 1.041ns (50.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.041     2.080    FF3/reset_IBUF
    SLICE_X0Y2           FDCE                                         f  FF3/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF4/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.080ns  (logic 1.039ns (49.949%)  route 1.041ns (50.051%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.041     2.080    FF4/reset_IBUF
    SLICE_X0Y2           FDCE                                         f  FF4/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.076ns  (logic 1.039ns (50.023%)  route 1.038ns (49.977%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.038     2.076    FF1/reset_IBUF
    SLICE_X1Y2           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.076ns  (logic 1.039ns (50.023%)  route 1.038ns (49.977%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         1.039     1.039 f  reset_IBUF_inst/O
                         net (fo=6, routed)           1.038     2.076    FF2/reset_IBUF
    SLICE_X1Y2           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.193ns (45.391%)  route 0.232ns (54.609%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF1/Q_reg/Q
                         net (fo=3, routed)           0.232     0.425    FF2/Q_reg_0[0]
    SLICE_X1Y2           FDCE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF2/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.193ns (44.876%)  route 0.237ns (55.124%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF1/Q_reg/Q
                         net (fo=3, routed)           0.237     0.430    FF2/Q_reg_0[0]
    SLICE_X0Y2           FDCE                                         r  FF2/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.193ns (43.002%)  route 0.256ns (56.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF2/Q_reg/Q
                         net (fo=2, routed)           0.256     0.449    FF3/Q_reg_0[0]
    SLICE_X0Y2           FDCE                                         r  FF3/Q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.193ns (37.330%)  route 0.324ns (62.670%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF2/Q_reg/Q
                         net (fo=2, routed)           0.324     0.517    FF3/Q_reg_0[0]
    SLICE_X0Y2           FDCE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FF4/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.193ns (30.830%)  route 0.433ns (69.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  FF3/Q_reg/Q
                         net (fo=1, routed)           0.433     0.626    FF4/Q_reg_0[0]
    SLICE_X0Y2           FDCE                                         r  FF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.424ns (49.199%)  route 0.438ns (50.801%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U10                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  D_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.862    FF1/D
    SLICE_X1Y2           FDCE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.449ns (47.537%)  route 0.496ns (52.463%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.496     0.945    FF1/reset_IBUF
    SLICE_X1Y2           FDCE                                         f  FF1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.449ns (47.537%)  route 0.496ns (52.463%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.496     0.945    FF2/reset_IBUF
    SLICE_X1Y2           FDCE                                         f  FF2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF2/Q_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.449ns (47.384%)  route 0.499ns (52.616%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.499     0.948    FF2/reset_IBUF
    SLICE_X0Y2           FDCE                                         f  FF2/Q_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FF3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.449ns (47.384%)  route 0.499ns (52.616%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.449     0.449 f  reset_IBUF_inst/O
                         net (fo=6, routed)           0.499     0.948    FF3/reset_IBUF
    SLICE_X0Y2           FDCE                                         f  FF3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





