{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645520706262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645520706266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:05:06 2022 " "Processing started: Tue Feb 22 17:05:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645520706266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645520706266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adda_vga -c adda_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off adda_vga -c adda_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645520706266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1645520706553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/i2c_adda/adda_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/i2c_adda/adda_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 adda_ctrl " "Found entity 1: adda_ctrl" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1645520706599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1645520706599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/i2c_adda/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/i2c_adda/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/adda_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/adda_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 adda_vga " "Found entity 1: adda_vga" {  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/key/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/key/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key/key_filter.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_filter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/key/key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/key/key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "../rtl/key/key_control.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg/seg_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg/seg_595_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/seg/hc595_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/hc595_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/seg/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/seg/bcd_8421.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/vga/vga_wave_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/vga/vga_wave_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_wave_pic " "Found entity 1: vga_wave_pic" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/my/adda_vga/rtl/vga/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/vga/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga/vga_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8 " "Found entity 1: rom_256x8" {  } { { "ipcore/rom_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ram_256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ram_256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Found entity 1: ram_256x8" {  } { { "ipcore/ram_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adda_vga " "Elaborating entity \"adda_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645520706701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/adda_vga.v" "clk_gen_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ipcore/clk_gen/clk_gen.v" "altpll_component" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520706755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706756 ""}  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520706756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520706825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520706825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartusll_13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../rtl/adda_vga.v" "vga_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_wave_pic vga_wave_pic:vga_wave_pic_inst " "Elaborating entity \"vga_wave_pic\" for hierarchy \"vga_wave_pic:vga_wave_pic_inst\"" {  } { { "../rtl/adda_vga.v" "vga_wave_pic_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adda_ctrl adda_ctrl:adda_ctrl_inst " "Elaborating entity \"adda_ctrl\" for hierarchy \"adda_ctrl:adda_ctrl_inst\"" {  } { { "../rtl/adda_vga.v" "adda_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706892 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adda_ctrl.v(80) " "Verilog HDL Case Statement information at adda_ctrl.v(80): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645520706897 "|adda_vga|adda_ctrl:adda_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst " "Elaborating entity \"ram_256x8\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "ram_256x8_inst" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram_256x8.v" "altsyncram_component" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520706956 ""}  } { { "ipcore/ram_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520706956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8k1 " "Found entity 1: altsyncram_e8k1" {  } { { "db/altsyncram_e8k1.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/altsyncram_e8k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520707074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520707074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8k1 adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_e8k1:auto_generated " "Elaborating entity \"altsyncram_e8k1\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|ram_256x8:ram_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_e8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusll_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8 adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst " "Elaborating entity \"rom_256x8\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "rom_256x8_inst" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_256x8.v" "altsyncram_component" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/wave_1920x8.mif " "Parameter \"init_file\" = \"../mif/wave_1920x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1920 " "Parameter \"numwords_a\" = \"1920\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707094 ""}  } { { "ipcore/rom_256x8.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520707094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipa1 " "Found entity 1: altsyncram_ipa1" {  } { { "db/altsyncram_ipa1.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/altsyncram_ipa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520707165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520707165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipa1 adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_ipa1:auto_generated " "Elaborating entity \"altsyncram_ipa1\" for hierarchy \"adda_ctrl:adda_ctrl_inst\|rom_256x8:rom_256x8_inst\|altsyncram:altsyncram_component\|altsyncram_ipa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartusll_13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/adda_vga.v" "i2c_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707172 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(232) " "Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(232) " "Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 232 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(293) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(270) " "Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(270) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(270) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(270)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(232) " "Inferred latch for \"ack\" at i2c_ctrl.v(232)" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1645520707174 "|adda_vga|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/adda_vga.v" "seg_595_dynamic_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg/seg_595_dynamic.v" "seg_dynamic_inst" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/seg/seg_dynamic.v" "bcd_8421_inst" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_inst " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_inst\"" {  } { { "../rtl/adda_vga.v" "key_control_inst" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707193 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_control.v(65) " "Verilog HDL Case Statement information at key_control.v(65): all case item expressions in this case statement are onehot" {  } { { "../rtl/key/key_control.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1645520707194 "|adda_vga|key_control:key_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 key_control.v(93) " "Verilog HDL assignment warning at key_control.v(93): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/key/key_control.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1645520707194 "|adda_vga|key_control:key_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_control:key_control_inst\|key_filter:key_filter_inst2 " "Elaborating entity \"key_filter\" for hierarchy \"key_control:key_control_inst\|key_filter:key_filter_inst2\"" {  } { { "../rtl/key/key_control.v" "key_filter_inst2" { Text "D:/Desktop/MY/adda_vga/rtl/key/key_control.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520707197 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_wave_pic:vga_wave_pic_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_wave_pic:vga_wave_pic_inst\|Div1\"" {  } { { "../rtl/vga/vga_wave_pic.v" "Div1" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520708771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_wave_pic:vga_wave_pic_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_wave_pic:vga_wave_pic_inst\|Div0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "Div0" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520708771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_wave_pic:vga_wave_pic_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_wave_pic:vga_wave_pic_inst\|Mod0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "Mod0" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 366 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520708771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "adda_ctrl:adda_ctrl_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"adda_ctrl:adda_ctrl_inst\|Div0\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "Div0" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520708771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1645520708771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1\"" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520708804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1 " "Instantiated megafunction \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520708804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520708804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520708804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520708804 ""}  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520708804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520708854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520708854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520708872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520708872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520708890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520708890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520708948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520708948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520708990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520708990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520709014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0 " "Instantiated megafunction \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709014 ""}  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 217 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520709014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\"" {  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 366 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520709030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709030 ""}  } { { "../rtl/vga/vga_wave_pic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v" 366 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520709030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uam " "Found entity 1: lpm_divide_uam" {  } { { "db/lpm_divide_uam.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_uam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520709081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520709081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520709100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520709100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_q6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520709121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520709121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 261 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520709136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0 " "Instantiated megafunction \"adda_ctrl:adda_ctrl_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645520709136 ""}  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 261 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1645520709136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520709186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520709186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520709206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520709206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645520709287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645520709287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[7\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709936 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[6\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709936 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[2\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709938 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[3\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709938 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[4\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709938 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[5\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709938 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[1\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709938 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[0\] " "Latch i2c_ctrl:i2c_ctrl_inst\|rd_data_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1645520709938 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1645520709938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 36 -1 0 } } { "../rtl/seg/seg_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 167 -1 0 } } { "../rtl/seg/seg_dynamic.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1645520709939 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1645520709948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1645520711294 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1645520712503 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_2_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 36 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_3_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_3_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_3_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_4_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_4_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_4_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_5_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Div0\|lpm_divide_hhm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_64f:divider\|add_sub_5_result_int\[0\]~6\"" {  } { { "db/alt_u_div_64f.tdf" "add_sub_5_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712509 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\|lpm_divide_uam:auto_generated\|sign_div_unsign_jlh:divider\|alt_u_div_q6f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"vga_wave_pic:vga_wave_pic_inst\|lpm_divide:Mod0\|lpm_divide_uam:auto_generated\|sign_div_unsign_jlh:divider\|alt_u_div_q6f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_q6f.tdf" "add_sub_2_result_int\[0\]~6" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_q6f.tdf" 36 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712509 ""} { "Info" "ISCL_SCL_CELL_NAME" "adda_ctrl:adda_ctrl_inst\|data_reg\[0\] " "Logic cell \"adda_ctrl:adda_ctrl_inst\|data_reg\[0\]\"" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "data_reg\[0\]" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712509 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1645520712509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.map.smsg " "Generated suppressed messages file D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1645520712616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1645520712807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645520712807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2351 " "Implemented 2351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1645520712976 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1645520712976 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1645520712976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2305 " "Implemented 2305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1645520712976 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1645520712976 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1645520712976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1645520712976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645520713007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:05:13 2022 " "Processing ended: Tue Feb 22 17:05:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645520713007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645520713007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645520713007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645520713007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645520714092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645520714093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:05:13 2022 " "Processing started: Tue Feb 22 17:05:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645520714093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645520714093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adda_vga -c adda_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adda_vga -c adda_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645520714094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645520714171 ""}
{ "Info" "0" "" "Project  = adda_vga" {  } {  } 0 0 "Project  = adda_vga" 0 0 "Fitter" 0 0 1645520714172 ""}
{ "Info" "0" "" "Revision = adda_vga" {  } {  } 0 0 "Revision = adda_vga" 0 0 "Fitter" 0 0 1645520714172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1645520714256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adda_vga EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"adda_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645520714289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645520714337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645520714338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645520714338 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1645520714393 ""}  } { { "db/clk_gen_altpll.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1645520714393 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645520714436 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1645520714612 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1645520714612 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1645520714612 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645520714612 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5044 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1645520714612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5046 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1645520714612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5048 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1645520714612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5050 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1645520714612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusll_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5052 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1645520714612 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645520714612 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645520714621 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645520714622 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1645520715537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adda_vga.sdc " "Synopsys Design Constraints File file not found: 'adda_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1645520715540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645520715540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645520715547 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1645520715558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645520715559 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1645520715560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""}  } { { "db/clk_gen_altpll.v" "" { Text "D:/Desktop/MY/adda_vga/quartus_prj/db/clk_gen_altpll.v" 92 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645520715652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""}  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 3 0 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5032 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645520715652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|cnt_bit\[0\] " "Destination node i2c_ctrl:i2c_ctrl_inst\|cnt_bit\[0\]" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 121 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|cnt_bit\[1\] " "Destination node i2c_ctrl:i2c_ctrl_inst\|cnt_bit\[1\]" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 121 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|cnt_bit\[2\] " "Destination node i2c_ctrl:i2c_ctrl_inst\|cnt_bit\[2\]" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 121 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[1\] " "Destination node i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[1\]" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 114 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|state.IDLE " "Destination node i2c_ctrl:i2c_ctrl_inst\|state.IDLE" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 74 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|state.IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 36 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|i2c_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 2279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715652 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1645520715652 ""}  } { { "../rtl/i2c_adda/i2c_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v" 36 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_ctrl:i2c_ctrl_inst|i2c_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645520715652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1645520715653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 29 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 1969 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adda_ctrl:adda_ctrl_inst\|ram_wr_en " "Destination node adda_ctrl:adda_ctrl_inst\|ram_wr_en" {  } { { "../rtl/i2c_adda/adda_ctrl.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v" 60 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adda_ctrl:adda_ctrl_inst|ram_wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715653 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oe~output " "Destination node oe~output" {  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 12 0 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5011 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1645520715653 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1645520715653 ""}  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 4 0 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 5031 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645520715653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1645520715654 ""}  } { { "../rtl/adda_vga.v" "" { Text "D:/Desktop/MY/adda_vga/rtl/adda_vga.v" 29 -1 0 } } { "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusll_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 0 { 0 ""} 0 1969 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645520715654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645520716118 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645520716118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645520716130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645520716133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645520716135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645520716137 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645520716137 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645520716138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645520716205 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1645520716205 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645520716205 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645520716258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645520716902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645520717335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645520717351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645520719981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645520719982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645520720526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Desktop/MY/adda_vga/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1645520722090 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645520722090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645520725994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1645520725996 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645520725996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.20 " "Total time spent on timing analysis during the Fitter is 3.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1645520726037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645520726087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645520726418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645520726485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645520726860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645520727537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.fit.smsg " "Generated suppressed messages file D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645520728174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5330 " "Peak virtual memory: 5330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645520728875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:05:28 2022 " "Processing ended: Tue Feb 22 17:05:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645520728875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645520728875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645520728875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645520728875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645520729788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645520729793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:05:29 2022 " "Processing started: Tue Feb 22 17:05:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645520729793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645520729793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adda_vga -c adda_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adda_vga -c adda_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645520729793 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1645520730504 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645520730519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645520730808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:05:30 2022 " "Processing ended: Tue Feb 22 17:05:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645520730808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645520730808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645520730808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645520730808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645520731424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645520732094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:05:31 2022 " "Processing started: Tue Feb 22 17:05:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645520732095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645520732095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adda_vga -c adda_vga " "Command: quartus_sta adda_vga -c adda_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645520732097 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1645520732215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1645520732415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1645520732415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1645520732468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1645520732468 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1645520732796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adda_vga.sdc " "Synopsys Design Constraints File file not found: 'adda_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1645520732901 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1645520732903 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732912 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732912 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1645520732913 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|i2c_clk i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|i2c_clk i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732915 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " "create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1645520732915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1645520733135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733138 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1645520733141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1645520733157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1645520733338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1645520733338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -136.513 " "Worst-case setup slack is -136.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -136.513     -1764.236 sys_clk  " " -136.513     -1764.236 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.331        -8.290 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "   -6.331        -8.290 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.664      -402.282 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -3.664      -402.282 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016        -0.016 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -0.016        -0.016 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.715         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.715         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520733345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.598 " "Worst-case hold slack is -1.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598        -9.195 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -1.598        -9.195 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133        -4.931 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "   -1.133        -4.931 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684        -4.538 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.684        -4.538 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 sys_clk  " "    0.174         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520733361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.189 " "Worst-case recovery slack is -3.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.189        -3.189 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -3.189        -3.189 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520733366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.286 " "Worst-case removal slack is 2.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.286         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    2.286         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520733370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -298.864 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -3.201      -298.864 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.323         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "    0.375         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.783         0.000 sys_clk  " "    9.783         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520733374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1645520734945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1645520734968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1645520735652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736067 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1645520736124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1645520736124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -124.058 " "Worst-case setup slack is -124.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -124.058     -1605.998 sys_clk  " " -124.058     -1605.998 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.801        -8.127 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "   -5.801        -8.127 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.358      -364.976 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -3.358      -364.976 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.042         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.895         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.895         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520736136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.469 " "Worst-case hold slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -8.084 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -1.469        -8.084 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035        -4.425 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "   -1.035        -4.425 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646        -4.396 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.646        -4.396 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 sys_clk  " "    0.163         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520736158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.701 " "Worst-case recovery slack is -2.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.701        -2.701 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -2.701        -2.701 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520736169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.961 " "Worst-case removal slack is 1.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.961         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    1.961         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520736177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -298.864 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -3.201      -298.864 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.158         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "    0.229         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772         0.000 sys_clk  " "    9.772         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.717         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.717         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520736187 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1645520737752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1645520738085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1645520738085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -60.284 " "Worst-case setup slack is -60.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -60.284      -774.731 sys_clk  " "  -60.284      -774.731 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.666        -2.666 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "   -2.666        -2.666 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038       -73.106 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.038       -73.106 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.242         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.401         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.401         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520738096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.685 " "Worst-case hold slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685        -4.250 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -0.685        -4.250 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491        -2.140 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "   -0.491        -2.140 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448        -3.620 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -0.448        -3.620 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -0.083 sys_clk  " "   -0.083        -0.083 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520738115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.328 " "Worst-case recovery slack is -1.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328        -1.328 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "   -1.328        -1.328 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520738126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.512 " "Worst-case removal slack is 1.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    1.512         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520738136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -186.000 i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "   -1.000      -186.000 i2c_ctrl:i2c_ctrl_inst\|i2c_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA  " "    0.359         0.000 i2c_ctrl:i2c_ctrl_inst\|state.RD_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]  " "    0.387         0.000 i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434         0.000 sys_clk  " "    9.434         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.736         0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1645520738147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1645520740010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1645520740010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645520740192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 22 17:05:40 2022 " "Processing ended: Tue Feb 22 17:05:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645520740192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645520740192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645520740192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645520740192 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645520741028 ""}
