verilog work "register_4bit_inc.v"
