/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_2z | celloutsig_0_3z);
  assign celloutsig_1_1z = ~(in_data[114] | celloutsig_1_0z);
  assign celloutsig_0_1z = ~(_01_ | in_data[46]);
  assign celloutsig_1_8z = ~(_00_ | celloutsig_1_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z | celloutsig_1_3z);
  assign celloutsig_1_12z = ~(celloutsig_1_5z | celloutsig_1_8z);
  reg [4:0] _10_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= in_data[5:1];
  assign { _01_, _03_[3:0] } = _10_;
  reg [4:0] _11_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= { in_data[21], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign out_data[4:0] = _11_;
  reg [3:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 4'h0;
    else _12_ <= { in_data[186], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _02_[3:2], _00_, _02_[0] } = _12_;
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_18z } >= { celloutsig_1_8z, celloutsig_1_16z, _02_[3:2], _00_, _02_[0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[67:64] >= { _03_[3:1], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[119:118], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, _02_[3:2], _00_, _02_[0] } >= { in_data[112:105], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[124:121], celloutsig_1_1z, celloutsig_1_4z } >= { in_data[183:182], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } >= { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_11z = in_data[136:124] >= { _02_[3:2], _00_, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_15z = in_data[111:97] >= { in_data[162:156], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_16z = { in_data[133:128], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_4z } >= { celloutsig_1_4z, celloutsig_1_3z, _02_[3:2], _00_, _02_[0], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_6z = { _03_[1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, _01_, _03_[3:0] } && { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, _01_, _03_[3:0], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[175:167] && in_data[107:99];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, _02_[3:2], _00_, _02_[0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, _02_[3:2], _00_, _02_[0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z } && { _02_[3:2], _00_, _02_[0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, _02_[3:2], _00_, _02_[0], _02_[3:2], _00_, _02_[0], _02_[3:2], _00_, _02_[0] };
  assign celloutsig_1_7z = { _00_, _02_[0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, _02_[3:2], _00_, _02_[0] } && { in_data[179:171], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_18z = { _02_[3:2], _02_[3:2], _00_, _02_[0], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_17z } && { in_data[106], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_2z & _03_[0]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & _02_[0]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_13z = ~((_02_[0] & celloutsig_1_3z) | (celloutsig_1_11z & celloutsig_1_9z));
  assign celloutsig_1_14z = ~((celloutsig_1_13z & celloutsig_1_3z) | (celloutsig_1_10z & celloutsig_1_4z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & _03_[3]) | (_03_[2] & _03_[3]));
  assign celloutsig_1_17z = ~((_02_[2] & celloutsig_1_14z) | (celloutsig_1_15z & _02_[2]));
  assign _02_[1] = _00_;
  assign _03_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
