strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcfd61244d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcfd6124210>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfd61aa110>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd6146550>",
		fillcolor=cadetblue,
		label="32:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd6146550>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "32:BS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd61aad10>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd61aad10>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "30:BS"	[cond="['x']",
		label=x,
		lineno=29];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98350>",
		fillcolor=cadetblue,
		label="34:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98350>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_23:AL"	[def_var="['next_state']",
		label="Leaf_23:AL"];
	"34:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98910>",
		fillcolor=cadetblue,
		label="38:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98910>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"32:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfd60cecd0>",
		fillcolor=firebrick,
		label="19:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfd60cecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_17:AL"	[def_var="['present_state']",
		label="Leaf_17:AL"];
	"19:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fcfd5d98b50>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fcfd5d98810>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"38:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fcfd5d98290>",
		fillcolor=lightcyan,
		label="38:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "38:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fcfd61aa150>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fcfd6127650>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fcfd6127f50>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd9ba5190>",
		fillcolor=cadetblue,
		label="28:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd9ba5190>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd6127350>",
		fillcolor=cadetblue,
		label="26:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd6127350>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"41:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fcfd5d98790>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="41:AS
z = (present_state == S101)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98890>",
		fillcolor=cadetblue,
		label="37:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98890>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:CA" -> "37:BS"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcfd613d6d0>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"Leaf_23:AL" -> "17:AL";
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfd6132150>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfd5d98d10>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "34:BS"	[cond="['x']",
		label=x,
		lineno=33];
	"36:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98bd0>",
		fillcolor=cadetblue,
		label="36:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcfd5d98bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:IF" -> "36:BS"	[cond="['x']",
		label="!(x)",
		lineno=33];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcfd6127d10>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:IF" -> "28:BS"	[cond="['x']",
		label="!(x)",
		lineno=25];
	"25:IF" -> "26:BS"	[cond="['x']",
		label=x,
		lineno=25];
	"30:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"38:CA" -> "38:BS"	[cond="[]",
		lineno=None];
	"37:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"36:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"33:CA" -> "33:IF"	[cond="[]",
		lineno=None];
	"25:CA" -> "25:IF"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:NS"	[cond="['reset']",
		label=reset,
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfd6132650>",
		fillcolor=firebrick,
		label="21:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcfd6132650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "21:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=18];
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcfd6132050>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"23:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "41:AS";
	"Leaf_17:AL" -> "23:AL";
	"21:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
