$date
	Fri Jun 21 20:10:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ op [2:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' op [2:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 (
b0 '
b11 &
b10 %
b0 $
b11 #
b10 "
b101 !
$end
#10000
b1000 !
b1000 (
b10 $
b10 '
b1100 #
b1100 &
b1010 "
b1010 %
#20000
b10 !
b10 (
b1 $
b1 '
b1000 #
b1000 &
#30000
b1110 !
b1110 (
b11 $
b11 '
b1100 #
b1100 &
#40000
