module clkdiv(
	clkin,
	k,
	clkout
	);
	
	parameter K_BIT = 16;
	
	input clkin;
	input [K_BIT-1:0] k;
	
	output clkout;
	
	reg [K_BIT-1:0] count;
	reg clkout;
	
	initial clkout = 1'b0;
	
	always @ (posedge clkin)
		if (count == 16'b0) begin
				clkout <= ~clkout;
				count <= k;
				end
			else
				count <= count - 1'b1;
				
endmodule
