v 20110619 2
N 42600 46500 42300 46500 4
{
T 42100 46600 5 10 1 1 0 0 1
netname=clk
}
N 44500 47200 44500 51200 4
N 42000 47200 44500 47200 4
N 42000 47200 42000 46100 4
N 42000 46100 42600 46100 4
N 42700 47900 42400 47900 4
{
T 42200 47600 5 10 1 1 0 0 1
netname=reset
}
N 42700 48700 42400 48700 4
{
T 42200 48800 5 10 1 1 0 0 1
netname=clk
}
N 42600 45300 42300 45300 4
{
T 42100 45000 5 10 1 1 0 0 1
netname=reset
}
N 54700 47900 55100 47900 4
N 55100 49400 42000 49400 4
N 42000 48300 42000 49400 4
N 42000 48300 42700 48300 4
N 54700 45900 54850 45900 4
N 54850 45900 54850 44200 4
N 54850 44200 46800 44200 4
N 46800 44200 46800 45300 4
N 46800 45300 47300 45300 4
N 54700 45100 56100 45100 4
T 44115 50195 8 10 0 0 0 0 1
architecture=arc
C 42400 47200 1 0 0 br8gen_arch.sym
{
T 44100 49120 5 10 1 1 0 6 1
refdes=BAUD
}
N 40700 48600 41000 48600 4
{
T 41400 48500 5 10 1 1 0 6 1
netname=clk
}
N 40700 47200 41000 47200 4
{
T 41500 47100 5 10 1 1 0 6 1
netname=reset
}
N 40700 45700 42600 45700 4
N 54700 45500 55700 45500 4
C 40900 48300 1 0 1 IPAD-STD_LOGIC.sym
{
T 40450 48750 5 10 1 1 0 6 1
refdes=CLK
}
C 55900 44800 1 0 0 IPAD-WBWS.sym
{
T 56250 45250 5 10 1 1 0 0 1
refdes=WBW
}
C 55900 45800 1 0 0 OPAD-WBRS.sym
{
T 56250 46250 5 10 1 1 0 0 1
refdes=WBR
}
C 55900 46800 1 0 0 OPAD-STD_LOGIC.sym
{
T 56250 47350 5 10 1 1 0 0 1
refdes=RDY
}
C 40900 46900 1 0 1 IPAD-STD_LOGIC.sym
{
T 40650 47350 5 10 1 1 0 6 1
refdes=RESET
}
C 40900 45400 1 0 1 IPAD-STD_LOGIC.sym
{
T 40450 45950 5 10 1 1 0 6 1
refdes=RX
}
T 55284 44195 8 10 1 0 0 0 1
id : device_id=?x"DEAD"
N 47300 46500 47000 46500 4
{
T 46800 46600 5 10 1 1 0 0 1
netname=clk
}
N 47300 45700 47000 45700 4
{
T 46700 45800 5 10 1 1 0 0 1
netname=reset
}
N 55700 45500 55700 46100 4
N 55700 46100 56100 46100 4
N 54700 47100 56100 47100 4
C 49100 45000 1 0 0 inv_inv_v.sym
{
T 50500 45895 5 10 1 1 0 6 1
refdes=NEG1
T 49700 46100 5 10 0 0 0 0 1
device=inv
}
N 51700 44900 51400 44900 4
{
T 51200 44600 5 10 1 1 0 0 1
netname=reset
}
N 49000 45700 49800 45700 4
N 50900 45700 51700 45700 4
N 49000 46500 51700 46500 4
N 44400 46100 47300 46100 4
N 44400 45700 46400 45700 4
N 46400 45700 46400 44900 4
N 46400 44900 47300 44900 4
N 51700 48100 51400 48100 4
{
T 51200 48200 5 10 1 1 0 0 1
netname=clk
}
N 44400 51600 47400 51600 4
N 46800 47700 51700 47700 4
N 51700 47300 47200 47300 4
N 47200 47300 47200 50800 4
N 47200 50800 47400 50800 4
N 51500 47100 47000 47100 4
N 47000 47100 47000 51200 4
N 46300 51200 47400 51200 4
N 51500 47100 51500 46900 4
N 51500 46900 51700 46900 4
N 49100 52000 49400 52000 4
{
T 49500 52100 5 10 1 1 0 6 1
netname=clk
}
N 44400 52000 44700 52000 4
{
T 44900 52100 5 10 1 1 0 6 1
netname=clk
}
N 44400 48300 44500 48300 4
N 44500 51200 44400 51200 4
C 46700 50100 1 0 1 inv_inv_v.sym
{
T 45300 50995 5 10 1 1 0 0 1
refdes=NEG2
T 46100 51200 5 10 0 0 0 6 1
device=inv
}
N 46300 51200 46300 50800 4
N 46000 50800 46300 50800 4
N 44400 50800 44900 50800 4
N 44400 50400 44700 50400 4
{
T 45050 50150 5 10 1 1 0 6 1
netname=reset
}
N 49100 51200 49400 51200 4
{
T 49650 51350 5 10 1 1 0 6 1
netname=reset
}
N 54700 46300 55500 46300 4
N 55500 46300 55500 51600 4
N 49100 51600 55500 51600 4
N 42600 51000 42400 51000 4
N 42400 51000 42400 52700 4
N 42400 52700 49800 52700 4
N 49800 52700 49800 50800 4
N 49800 50800 49100 50800 4
C 40900 51100 1 0 1 OPAD-STD_LOGIC.sym
{
T 40800 51900 5 10 0 0 0 6 1
device=OPAD
T 40350 51550 5 10 1 1 0 6 1
refdes=TX
}
N 40700 51400 42600 51400 4
T 47815 48395 8 10 1 1 0 0 1
entity=UART_TRANSCEIVER_MOD
C 47000 44200 1 0 0 cfifoc_arc.sym
{
T 48700 46920 5 10 1 1 0 6 1
refdes=RX_BUF
T 47600 46900 5 10 0 0 0 0 1
device=cfifoc
T 47600 44500 5 10 1 0 0 0 1
a : integer=a
}
N 49600 45300 49600 46100 4
N 49600 46100 51700 46100 4
N 49000 46100 49100 46100 4
N 49100 46100 49100 45200 4
N 49100 45200 50900 45200 4
N 50900 45200 50900 45300 4
N 49000 45300 49600 45300 4
N 50900 45300 51700 45300 4
C 49400 49700 1 0 1 cfifoc_arc.sym
{
T 47700 52420 5 10 1 1 0 0 1
refdes=TX_BUF
T 48800 52400 5 10 0 0 0 6 1
device=cfifoc
T 48800 50000 5 10 1 0 0 6 1
a : integer=a
}
N 46800 47700 46800 52000 4
N 46800 52000 47400 52000 4
N 54700 46700 55300 46700 4
N 55300 46700 55300 50400 4
N 49100 50400 55300 50400 4
C 51400 44200 1 0 0 wb_uart_transceiver_rtl.sym
{
T 54400 48520 5 10 1 1 0 6 1
refdes=WISHBONE
T 52000 48500 5 10 0 0 0 0 1
device=wb_uart_transceiver
T 52000 44500 5 10 1 0 0 0 1
id : device_id=id
T 52000 44800 5 10 1 0 0 0 1
a : integer=a
}
N 55100 49400 55100 47900 4
C 55900 47900 1 0 0 OPAD-STD_LOGIC.sym
{
T 56000 48700 5 10 0 0 0 0 1
device=OPAD
T 56450 48350 5 10 1 1 0 0 1
refdes=UART_ERROR
}
N 54700 47500 55700 47500 4
N 55700 47500 55700 48200 4
N 55700 48200 56100 48200 4
T 55284 44495 8 10 1 0 0 0 1
a : integer=?4
C 44700 49700 1 0 1 uart_tx_arch.sym
{
T 42900 52420 5 10 1 1 0 0 1
refdes=WRITER
T 44100 52400 5 10 0 0 0 6 1
device=uart_tx
T 44100 50000 5 10 1 0 0 6 1
dbit : integer=?8
T 44300 50200 5 10 1 0 0 6 1
sb_tick : integer=?16     
}
C 42300 44600 1 0 0 uart_rx_arch.sym
{
T 44100 46920 5 10 1 1 0 6 1
refdes=READER
T 42900 46900 5 10 0 0 0 0 1
device=uart_rx
T 42900 44900 5 10 1 0 0 0 1
dbit : integer=?8
T 42900 45200 5 10 1 0 0 0 1
sb_tick : integer=?16     
}
