{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683398788575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683398788575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  6 15:46:28 2023 " "Processing started: Sat May  6 15:46:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683398788575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398788575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398788575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683398788759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794633 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794634 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logDesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logDesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logDesvio-comportamento " "Found design unit 1: logDesvio-comportamento" {  } { { "logDesvio.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/logDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794634 ""} { "Info" "ISGN_ENTITY_NAME" "1 logDesvio " "Found entity 1: logDesvio" {  } { { "logDesvio.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/logDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-comportamento " "Found design unit 1: LEDs-comportamento" {  } { { "LEDs.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/LEDs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794634 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/LEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794635 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794635 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794635 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arquiteturaa " "Found design unit 1: processador-arquiteturaa" {  } { { "processador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794636 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2-comportamento " "Found design unit 1: muxGenerico4x2-comportamento" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico4x2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794636 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2 " "Found entity 1: muxGenerico4x2" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico4x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794636 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794637 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794639 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794639 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794640 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794640 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Segs7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Segs7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Segs7-comportamento " "Found design unit 1: Segs7-comportamento" {  } { { "Segs7.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Segs7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Segs7 " "Found entity 1: Segs7" {  } { { "Segs7.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Segs7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input-comportamento " "Found design unit 1: Input-comportamento" {  } { { "Input.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Input.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794641 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradoresArqRegMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794642 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794642 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico_e_Interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794642 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print-behavioral " "Found design unit 1: print-behavioral" {  } { { "print.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794643 ""} { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxBit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxBit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBit-comportamento " "Found design unit 1: muxBit-comportamento" {  } { { "muxBit.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxBit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794643 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxBit " "Found entity 1: muxBit" {  } { { "muxBit.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398794643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398794643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador " "Elaborating entity \"contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683398794688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Botoes contador.vhd(34) " "Verilog HDL or VHDL warning at contador.vhd(34): object \"Botoes\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683398794689 "|contador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_logica_desvio contador.vhd(43) " "Verilog HDL or VHDL warning at contador.vhd(43): object \"saida_logica_desvio\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683398794690 "|contador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_jmp contador.vhd(44) " "Verilog HDL or VHDL warning at contador.vhd(44): object \"flag_jmp\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683398794690 "|contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:Processador " "Elaborating entity \"processador\" for hierarchy \"processador:Processador\"" {  } { { "contador.vhd" "Processador" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:Processador\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:Processador\|muxGenerico2x1:MUX1\"" {  } { { "processador.vhd" "MUX1" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg\"" {  } { { "processador.vhd" "Banco_Reg" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:Processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:Processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:Processador\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:Processador\|somaConstante:incrementaPC\"" {  } { { "processador.vhd" "incrementaPC" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processador:Processador\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"processador:Processador\|ULASomaSub:ULA1\"" {  } { { "processador.vhd" "ULA1" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:Processador\|memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:Processador\|memoriaROM:ROM1\"" {  } { { "processador.vhd" "ROM1" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru processador:Processador\|decoderInstru:decoder " "Elaborating entity \"decoderInstru\" for hierarchy \"processador:Processador\|decoderInstru:decoder\"" {  } { { "processador.vhd" "decoder" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logDesvio processador:Processador\|logDesvio:Log_Desvio " "Elaborating entity \"logDesvio\" for hierarchy \"processador:Processador\|logDesvio:Log_Desvio\"" {  } { { "processador.vhd" "Log_Desvio" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop processador:Processador\|flipflop:flag_ula " "Elaborating entity \"flipflop\" for hierarchy \"processador:Processador\|flipflop:flag_ula\"" {  } { { "processador.vhd" "flag_ula" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2 processador:Processador\|muxGenerico4x2:MUX_JMP " "Elaborating entity \"muxGenerico4x2\" for hierarchy \"processador:Processador\|muxGenerico4x2:MUX_JMP\"" {  } { { "processador.vhd" "MUX_JMP" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/processador.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "contador.vhd" "RAM" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:Decoder678 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:Decoder678\"" {  } { { "contador.vhd" "Decoder678" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segs7 Segs7:BLOCO_7seg " "Elaborating entity \"Segs7\" for hierarchy \"Segs7:BLOCO_7seg\"" {  } { { "contador.vhd" "BLOCO_7seg" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print Segs7:BLOCO_7seg\|print:Conversor " "Elaborating entity \"print\" for hierarchy \"Segs7:BLOCO_7seg\|print:Conversor\"" {  } { { "Segs7.vhd" "Conversor" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Segs7.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Segs7:BLOCO_7seg\|registradorGenerico:REG_0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"Segs7:BLOCO_7seg\|registradorGenerico:REG_0\"" {  } { { "Segs7.vhd" "REG_0" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Segs7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg Segs7:BLOCO_7seg\|conversorHex7Seg:DEC_0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"Segs7:BLOCO_7seg\|conversorHex7Seg:DEC_0\"" {  } { { "Segs7.vhd" "DEC_0" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Segs7.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:BLOCO_LEDs " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:BLOCO_LEDs\"" {  } { { "contador.vhd" "BLOCO_LEDs" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LEDs:BLOCO_LEDs\|registradorGenerico:REG_07 " "Elaborating entity \"registradorGenerico\" for hierarchy \"LEDs:BLOCO_LEDs\|registradorGenerico:REG_07\"" {  } { { "LEDs.vhd" "REG_07" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/LEDs.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input Input:BLOCO_SW " "Elaborating entity \"Input\" for hierarchy \"Input:BLOCO_SW\"" {  } { { "contador.vhd" "BLOCO_SW" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas Input:BLOCO_SW\|buffer_3_state_8portas:Buffer_bloco " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"Input:BLOCO_SW\|buffer_3_state_8portas:Buffer_bloco\"" {  } { { "Input.vhd" "Buffer_bloco" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/Input.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:DetectorSub3 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:DetectorSub3\"" {  } { { "contador.vhd" "DetectorSub3" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo_1hz " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_1hz\"" {  } { { "contador.vhd" "interfaceBaseTempo_1hz" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico_e_Interface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo_rapida " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_rapida\"" {  } { { "contador.vhd" "interfaceBaseTempo_rapida" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico_e_Interface.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBit muxBit:MUX_tempo " "Elaborating entity \"muxBit\" for hierarchy \"muxBit:MUX_tempo\"" {  } { { "contador.vhd" "MUX_tempo" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398794725 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1683398794946 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg\|registrador " "RAM logic \"processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1683398794946 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683398794946 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[7\]\" " "Converted tri-state node \"BarramentoR\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[6\]\" " "Converted tri-state node \"BarramentoR\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[5\]\" " "Converted tri-state node \"BarramentoR\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[4\]\" " "Converted tri-state node \"BarramentoR\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[3\]\" " "Converted tri-state node \"BarramentoR\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[2\]\" " "Converted tri-state node \"BarramentoR\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[1\]\" " "Converted tri-state node \"BarramentoR\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"BarramentoR\[0\]\" " "Converted tri-state node \"BarramentoR\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|leituraUmSegundo " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|leituraUmSegundo\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683398794952 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|leituraUmSegundo " "Converted tri-state buffer \"divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|leituraUmSegundo\" feeding internal logic into a wire" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683398794952 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683398794952 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Segs7:BLOCO_7seg\|print:Conversor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Segs7:BLOCO_7seg\|print:Conversor\|Mod0\"" {  } { { "print.vhd" "Mod0" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683398795194 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Segs7:BLOCO_7seg\|print:Conversor\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Segs7:BLOCO_7seg\|print:Conversor\|Div0\"" {  } { { "print.vhd" "Div0" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683398795194 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683398795194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Mod0\"" {  } { { "print.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398795220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Mod0 " "Instantiated megafunction \"Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795220 ""}  } { { "print.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683398795220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398795247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398795247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398795249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398795248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398795253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398795253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Div0\"" {  } { { "print.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398795257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Div0 " "Instantiated megafunction \"Segs7:BLOCO_7seg\|print:Conversor\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683398795257 ""}  } { { "print.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/print.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683398795257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398795281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398795281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398795282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398795282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683398795286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398795286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683398795953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683398796519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683398796519 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683398796590 "|contador|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/relogio/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683398796590 "|contador|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683398796590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1332 " "Implemented 1332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683398796593 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683398796593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1255 " "Implemented 1255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683398796593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683398796593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683398796602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  6 15:46:36 2023 " "Processing ended: Sat May  6 15:46:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683398796602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683398796602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683398796602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683398796602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683398797198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683398797198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  6 15:46:36 2023 " "Processing started: Sat May  6 15:46:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683398797198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683398797198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683398797198 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683398797221 ""}
{ "Info" "0" "" "Project  = contador" {  } {  } 0 0 "Project  = contador" 0 0 "Fitter" 0 0 1683398797222 ""}
{ "Info" "0" "" "Revision = contador" {  } {  } 0 0 "Revision = contador" 0 0 "Fitter" 0 0 1683398797222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683398797325 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"contador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683398797331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683398797362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683398797362 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683398797559 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683398797574 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683398797624 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 77 " "No exact pin location assignment(s) for 9 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683398797743 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683398801211 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 642 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 642 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683398801312 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683398801312 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683398801313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683398801319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683398801323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683398801330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683398801334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683398801335 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683398801337 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683398801856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683398801856 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683398801867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683398801868 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683398801868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683398801928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683398801932 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683398801932 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683398801992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683398803945 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683398804204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683398806965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683398809027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683398810646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683398810646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683398811504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/relogio/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 12 { 0 ""} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683398814404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683398814404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683398819562 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683398819562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683398819563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683398821374 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683398821393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683398822058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683398822059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683398822716 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683398826140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1571 " "Peak virtual memory: 1571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683398826819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  6 15:47:06 2023 " "Processing ended: Sat May  6 15:47:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683398826819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683398826819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683398826819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683398826819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683398827507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683398827507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  6 15:47:07 2023 " "Processing started: Sat May  6 15:47:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683398827507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683398827507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683398827508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683398829852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683398830008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  6 15:47:10 2023 " "Processing ended: Sat May  6 15:47:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683398830008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683398830008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683398830008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683398830008 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683398830108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683398830596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683398830596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  6 15:47:10 2023 " "Processing started: Sat May  6 15:47:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683398830596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683398830596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683398830596 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683398830621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683398830995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831026 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683398831335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831335 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683398831339 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683398831339 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683398831339 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683398831339 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683398831339 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " "create_clock -period 1.000 -name divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683398831339 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683398831339 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683398831344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683398831345 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683398831346 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683398831349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683398831396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683398831396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.780 " "Worst-case setup slack is -12.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.780           -4488.790 CLOCK_50  " "  -12.780           -4488.790 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 CLOCK_50  " "    0.409               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.628 " "Worst-case recovery slack is -6.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.628              -6.628 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -6.628              -6.628 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.512              -6.512 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -6.512              -6.512 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869              -4.869 FPGA_RESET_N  " "   -4.869              -4.869 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.165              -4.165 KEY\[3\]  " "   -4.165              -4.165 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.929              -7.838 KEY\[2\]  " "   -3.929              -7.838 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.220 " "Worst-case removal slack is 1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 KEY\[2\]  " "    1.220               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.552               0.000 KEY\[3\]  " "    1.552               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.301               0.000 FPGA_RESET_N  " "    2.301               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.016               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    4.016               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.132               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    4.132               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.706 " "Worst-case minimum pulse width slack is -0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706            -583.302 CLOCK_50  " "   -0.706            -583.302 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.876 KEY\[2\]  " "   -0.538              -1.876 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.860 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.860 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.834 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.834 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.809 KEY\[3\]  " "   -0.538              -0.809 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.795 FPGA_RESET_N  " "   -0.538              -0.795 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398831405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398831405 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683398831416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683398831448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683398832493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683398832566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683398832576 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683398832576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.426 " "Worst-case setup slack is -13.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.426           -4425.943 CLOCK_50  " "  -13.426           -4425.943 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398832576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 CLOCK_50  " "    0.242               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398832580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.946 " "Worst-case recovery slack is -6.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.946              -6.946 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -6.946              -6.946 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.825              -6.825 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -6.825              -6.825 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.953              -4.953 FPGA_RESET_N  " "   -4.953              -4.953 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.287              -4.287 KEY\[3\]  " "   -4.287              -4.287 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021              -8.020 KEY\[2\]  " "   -4.021              -8.020 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398832582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.274 " "Worst-case removal slack is 1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.274               0.000 KEY\[2\]  " "    1.274               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.650               0.000 KEY\[3\]  " "    1.650               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.345               0.000 FPGA_RESET_N  " "    2.345               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.087               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    4.087               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.209               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    4.209               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398832584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.698 " "Worst-case minimum pulse width slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698            -519.591 CLOCK_50  " "   -0.698            -519.591 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.853 KEY\[2\]  " "   -0.538              -1.853 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.860 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.860 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.817 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -0.538              -0.817 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.804 KEY\[3\]  " "   -0.538              -0.804 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.791 FPGA_RESET_N  " "   -0.538              -0.791 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398832585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398832585 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683398832595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683398832708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683398833648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683398833721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683398833725 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683398833725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.866 " "Worst-case setup slack is -5.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.866           -2020.471 CLOCK_50  " "   -5.866           -2020.471 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 CLOCK_50  " "   -0.009              -0.009 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.959 " "Worst-case recovery slack is -2.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.959              -2.959 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -2.959              -2.959 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.919              -2.919 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -2.919              -2.919 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080              -2.080 FPGA_RESET_N  " "   -2.080              -2.080 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595              -1.595 KEY\[3\]  " "   -1.595              -1.595 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538              -3.068 KEY\[2\]  " "   -1.538              -3.068 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.187 " "Worst-case removal slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 KEY\[2\]  " "    0.187               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 KEY\[3\]  " "    0.305               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 FPGA_RESET_N  " "    0.795               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.743               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    1.743               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    1.781               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.762 " "Worst-case minimum pulse width slack is -0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762            -300.966 CLOCK_50  " "   -0.762            -300.966 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -1.030 FPGA_RESET_N  " "   -0.397              -1.030 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369              -1.509 KEY\[2\]  " "   -0.369              -1.509 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -1.100 KEY\[3\]  " "   -0.360              -1.100 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.026 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -0.026              -0.026 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    0.018               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833735 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683398833745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683398833880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683398833884 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683398833884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.220 " "Worst-case setup slack is -5.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.220           -1770.773 CLOCK_50  " "   -5.220           -1770.773 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.177 " "Worst-case hold slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.233 CLOCK_50  " "   -0.177              -0.233 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.768 " "Worst-case recovery slack is -2.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.768              -2.768 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "   -2.768              -2.768 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.732              -2.732 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "   -2.732              -2.732 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817              -1.817 FPGA_RESET_N  " "   -1.817              -1.817 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.406              -1.406 KEY\[3\]  " "   -1.406              -1.406 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323              -2.638 KEY\[2\]  " "   -1.323              -2.638 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.168 " "Worst-case removal slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 KEY\[2\]  " "    0.168               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 KEY\[3\]  " "    0.293               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 FPGA_RESET_N  " "    0.701               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    1.697               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    1.732               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.755 " "Worst-case minimum pulse width slack is -0.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.755            -359.242 CLOCK_50  " "   -0.755            -359.242 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -1.322 FPGA_RESET_N  " "   -0.466              -1.322 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -1.913 KEY\[2\]  " "   -0.438              -1.913 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -1.345 KEY\[3\]  " "   -0.423              -1.345 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick  " "    0.002               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_rapida\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick  " "    0.027               0.000 divisorGenerico_e_Interface:interfaceBaseTempo_1hz\|divisorGenerico:baseTempo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683398833893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683398833893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683398835167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683398835168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683398835201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  6 15:47:15 2023 " "Processing ended: Sat May  6 15:47:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683398835201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683398835201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683398835201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683398835201 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683398835337 ""}
