Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu May 30 18:52:14 2024
| Host         : insa-20929 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.561        0.000                      0                  117        0.174        0.000                      0                  117        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 2.561        0.000                      0                  117        0.174        0.000                      0                  117        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        2.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][1]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.670ns (34.346%)  route 1.281ns (65.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.633     6.592    Register_Bench/Tab_temp[0]_1
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512     9.276    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][1]/C  (IS_INVERTED)
                         clock pessimism              0.322     9.598    
                         clock uncertainty           -0.035     9.563    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.410     9.153    Register_Bench/Tab_temp_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][2]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.670ns (34.346%)  route 1.281ns (65.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.633     6.592    Register_Bench/Tab_temp[0]_1
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512     9.276    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.322     9.598    
                         clock uncertainty           -0.035     9.563    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.410     9.153    Register_Bench/Tab_temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][3]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.670ns (34.346%)  route 1.281ns (65.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 9.276 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.633     6.592    Register_Bench/Tab_temp[0]_1
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512     9.276    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][3]/C  (IS_INVERTED)
                         clock pessimism              0.322     9.598    
                         clock uncertainty           -0.035     9.563    
    SLICE_X4Y14          FDRE (Setup_fdre_C_CE)      -0.410     9.153    Register_Bench/Tab_temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][0]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.670ns (34.415%)  route 1.277ns (65.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.629     6.588    Register_Bench/Tab_temp[0]_1
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     9.277    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism              0.336     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.410     9.168    Register_Bench/Tab_temp_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][4]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.670ns (34.415%)  route 1.277ns (65.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.629     6.588    Register_Bench/Tab_temp[0]_1
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     9.277    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.336     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.410     9.168    Register_Bench/Tab_temp_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][5]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.670ns (34.415%)  route 1.277ns (65.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.629     6.588    Register_Bench/Tab_temp[0]_1
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     9.277    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.336     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.410     9.168    Register_Bench/Tab_temp_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][6]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.670ns (34.415%)  route 1.277ns (65.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.629     6.588    Register_Bench/Tab_temp[0]_1
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     9.277    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][6]/C  (IS_INVERTED)
                         clock pessimism              0.336     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.410     9.168    Register_Bench/Tab_temp_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[0][7]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.670ns (34.415%)  route 1.277ns (65.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 9.277 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 f  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.152     5.959 r  Register_Bench/Tab_temp[0][7]_i_1/O
                         net (fo=8, routed)           0.629     6.588    Register_Bench/Tab_temp[0]_1
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     9.277    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][7]/C  (IS_INVERTED)
                         clock pessimism              0.336     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.410     9.168    Register_Bench/Tab_temp_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[4][1]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.490%)  route 1.464ns (69.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 r  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124     5.931 r  Register_Bench/Tab_temp[4][7]_i_1/O
                         net (fo=8, routed)           0.815     6.746    Register_Bench/Tab_temp[4]_0
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     9.275    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.202     9.360    Register_Bench/Tab_temp_reg[4][1]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 A_Mem_Re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Register_Bench/Tab_temp_reg[4][2]/CE
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk fall@5.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.490%)  route 1.464ns (69.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_Mem_Re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.159 r  A_Mem_Re_reg[2]/Q
                         net (fo=2, routed)           0.648     5.807    Register_Bench/Tab_temp_reg[4][0]_0[1]
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124     5.931 r  Register_Bench/Tab_temp[4][7]_i_1/O
                         net (fo=8, routed)           0.815     6.746    Register_Bench/Tab_temp[4]_0
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     9.275    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.322     9.597    
                         clock uncertainty           -0.035     9.562    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.202     9.360    Register_Bench/Tab_temp_reg[4][2]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  2.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Instruction_Pointer/DTemp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Pointer/DTemp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.955%)  route 0.092ns (33.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.417    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Instruction_Pointer/DTemp_reg[4]/Q
                         net (fo=5, routed)           0.092     1.650    Instruction_Pointer/DTemp_reg_n_0_[4]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.695 r  Instruction_Pointer/DTemp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.695    Instruction_Pointer/p_2_in[5]
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.933    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[5]/C
                         clock pessimism             -0.503     1.430    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.091     1.521    Instruction_Pointer/DTemp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Instruction_Pointer/DTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_DI_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.619%)  route 0.096ns (31.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  Instruction_Pointer/DTemp_reg[2]/Q
                         net (fo=12, routed)          0.096     1.678    Instruction_Pointer/DTemp_reg_n_0_[2]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.045     1.723 r  Instruction_Pointer/OP_DI_EX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    Instruction_Pointer_n_3
    SLICE_X3Y12          FDRE                                         r  OP_DI_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.935    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  OP_DI_EX_reg[1]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.092     1.524    OP_DI_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 A_DI_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Pointer/DTemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.187ns (53.408%)  route 0.163ns (46.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  A_DI_EX_reg[1]/Q
                         net (fo=6, routed)           0.163     1.723    Instruction_Pointer/Q[0]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.046     1.769 r  Instruction_Pointer/DTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    Instruction_Pointer/p_2_in[1]
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.935    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[1]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.131     1.563    Instruction_Pointer/DTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 B_EX_Mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_Mem_Re_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.190ns (54.893%)  route 0.156ns (45.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  B_EX_Mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  B_EX_Mem_reg[4]/Q
                         net (fo=1, routed)           0.156     1.716    B_EX_Mem[4]
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.049     1.765 r  B_Mem_Re[4]_i_1/O
                         net (fo=2, routed)           0.000     1.765    B_Mem_Re[4]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  B_Mem_Re_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.932    Clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  B_Mem_Re_reg[4]/C
                         clock pessimism             -0.480     1.452    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.100     1.552    B_Mem_Re_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 A_DI_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Pointer/DTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.274%)  route 0.163ns (46.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  A_DI_EX_reg[1]/Q
                         net (fo=6, routed)           0.163     1.723    Instruction_Pointer/Q[0]
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.045     1.768 r  Instruction_Pointer/DTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Instruction_Pointer/p_2_in[0]
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.935    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120     1.552    Instruction_Pointer/DTemp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Instruction_Pointer/DTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_DI_EX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.164%)  route 0.130ns (37.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.583 f  Instruction_Pointer/DTemp_reg[0]/Q
                         net (fo=13, routed)          0.130     1.712    Instruction_Pointer/DTemp_reg_n_0_[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.049     1.761 r  Instruction_Pointer/A_DI_EX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    Instruction_Pointer_n_13
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.935    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[2]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.107     1.539    A_DI_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Instruction_Pointer/DTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_DI_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  Instruction_Pointer/DTemp_reg[0]/Q
                         net (fo=13, routed)          0.130     1.712    Instruction_Pointer/DTemp_reg_n_0_[0]
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.757 r  Instruction_Pointer/A_DI_EX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    Instruction_Pointer_n_14
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.935    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[1]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.092     1.524    A_DI_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Instruction_Pointer/DTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_Pointer/DTemp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.009%)  route 0.185ns (46.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  Instruction_Pointer/DTemp_reg[0]/Q
                         net (fo=13, routed)          0.185     1.768    Instruction_Pointer/DTemp_reg_n_0_[0]
    SLICE_X5Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  Instruction_Pointer/DTemp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Instruction_Pointer/p_2_in[4]
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.933    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[4]/C
                         clock pessimism             -0.480     1.453    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     1.545    Instruction_Pointer/DTemp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 A_DI_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_EX_Mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.131%)  route 0.210ns (59.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.419    Clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  A_DI_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  A_DI_EX_reg[1]/Q
                         net (fo=6, routed)           0.210     1.770    A_DI_EX[1]
    SLICE_X2Y11          FDRE                                         r  A_EX_Mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.937    Clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  A_EX_Mem_reg[1]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.059     1.495    A_EX_Mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 OP_DI_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_EX_Mem_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.131%)  route 0.200ns (51.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.420    Clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  OP_DI_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  OP_DI_EX_reg[3]/Q
                         net (fo=14, routed)          0.200     1.761    Aluminum/OP_DI_EX[2]
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  Aluminum/B_EX_Mem[6]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Aluminum_n_1
    SLICE_X1Y13          FDRE                                         r  B_EX_Mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     1.934    Clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  B_EX_Mem_reg[6]/C
                         clock pessimism             -0.501     1.433    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     1.525    B_EX_Mem_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    A_DI_EX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    A_DI_EX_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_EX_Mem_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_EX_Mem_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    A_Mem_Re_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     A_Mem_Re_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     A_Mem_Re_reg[1]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    A_Mem_Re_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     A_Mem_Re_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    A_Mem_Re_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    A_Mem_Re_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    A_DI_EX_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    A_EX_Mem_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    A_Mem_Re_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    A_Mem_Re_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Mem_Re_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.070ns (62.144%)  route 1.870ns (37.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     4.640    Clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  B_Mem_Re_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  B_Mem_Re_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.870     6.966    B_Mem_Re_reg[0]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.580 r  QB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.580    QB[0]
    V15                                                               r  QB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.896ns  (logic 3.196ns (65.276%)  route 1.700ns (34.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     4.639    Clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  B_Mem_Re_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419     5.058 r  B_Mem_Re_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.700     6.758    B_Mem_Re_reg[7]_lopt_replica_1
    T18                  OBUF (Prop_obuf_I_O)         2.777     9.534 r  QB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.534    QB[7]
    T18                                                               r  QB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.818ns  (logic 3.119ns (64.733%)  route 1.699ns (35.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     4.639    Clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  B_Mem_Re_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.157 r  B_Mem_Re_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.699     6.856    B_Mem_Re_reg[3]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.457 r  QB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.457    QB[3]
    V17                                                               r  QB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_Mem_Re_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.793ns  (logic 3.055ns (63.742%)  route 1.738ns (36.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     4.644    Clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_Mem_Re_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.100 r  A_Mem_Re_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.738     6.838    A_Mem_Re_reg[1]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         2.599     9.437 r  QA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.437    QA[0]
    U14                                                               r  QA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_Mem_Re_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.770ns  (logic 3.053ns (64.004%)  route 1.717ns (35.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     4.644    Clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_Mem_Re_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.100 r  A_Mem_Re_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.717     6.817    A_Mem_Re_reg[2]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         2.597     9.414 r  QA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.414    QA[2]
    V13                                                               r  QA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_Mem_Re_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.765ns  (logic 3.050ns (64.000%)  route 1.715ns (36.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     4.644    Clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_Mem_Re_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.100 r  A_Mem_Re_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           1.715     6.815    A_Mem_Re_reg[1]_lopt_replica_2_1
    V14                  OBUF (Prop_obuf_I_O)         2.594     9.409 r  QA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.409    QA[1]
    V14                                                               r  QA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 3.068ns (64.477%)  route 1.690ns (35.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  B_Mem_Re_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  B_Mem_Re_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.690     6.787    B_Mem_Re_reg[2]_lopt_replica_1
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.399 r  QB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.399    QB[2]
    W16                                                               r  QB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.761ns  (logic 3.065ns (64.373%)  route 1.696ns (35.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.630     4.636    Clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  B_Mem_Re_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.092 r  B_Mem_Re_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.696     6.788    B_Mem_Re_reg[4]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.397 r  QB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.397    QB[4]
    V16                                                               r  QB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.056ns (64.586%)  route 1.676ns (35.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     4.639    Clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  B_Mem_Re_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.095 r  B_Mem_Re_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.676     6.771    B_Mem_Re_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.371 r  QB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.371    QB[6]
    U17                                                               r  QB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.730ns  (logic 3.052ns (64.537%)  route 1.677ns (35.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     4.641    Clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  B_Mem_Re_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  B_Mem_Re_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.677     6.774    B_Mem_Re_reg[1]_lopt_replica_1
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.370 r  QB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.370    QB[1]
    W17                                                               r  QB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_Mem_Re_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.533ns  (logic 1.247ns (81.342%)  route 0.286ns (18.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.418    Clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  B_Mem_Re_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  B_Mem_Re_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.845    B_Mem_Re_reg[5]_lopt_replica_1
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.951 r  QB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.951    QB[5]
    U18                                                               r  QB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.585ns  (logic 1.258ns (79.383%)  route 0.327ns (20.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.418    Clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  B_Mem_Re_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  B_Mem_Re_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.886    B_Mem_Re_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.117     3.003 r  QB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.003    QB[6]
    U17                                                               r  QB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.267ns (79.171%)  route 0.333ns (20.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.416    Clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  B_Mem_Re_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  B_Mem_Re_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.333     1.890    B_Mem_Re_reg[4]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.126     3.016 r  QB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.016    QB[4]
    V16                                                               r  QB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.254ns (78.369%)  route 0.346ns (21.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.420    Clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  B_Mem_Re_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  B_Mem_Re_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.346     1.907    B_Mem_Re_reg[1]_lopt_replica_1
    W17                  OBUF (Prop_obuf_I_O)         1.113     3.021 r  QB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.021    QB[1]
    W17                                                               r  QB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_Mem_Re_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.252ns (77.692%)  route 0.359ns (22.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.422    Clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_Mem_Re_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  A_Mem_Re_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.359     1.922    A_Mem_Re_reg[1]_lopt_replica_2_1
    V14                  OBUF (Prop_obuf_I_O)         1.111     3.033 r  QA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.033    QA[1]
    V14                                                               r  QA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 1.270ns (78.676%)  route 0.344ns (21.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.420    Clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  B_Mem_Re_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  B_Mem_Re_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.905    B_Mem_Re_reg[2]_lopt_replica_1
    W16                  OBUF (Prop_obuf_I_O)         1.129     3.034 r  QB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.034    QB[2]
    W16                                                               r  QB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_Mem_Re_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.255ns (77.856%)  route 0.357ns (22.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.422    Clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_Mem_Re_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  A_Mem_Re_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.357     1.920    A_Mem_Re_reg[2]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         1.114     3.034 r  QA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.034    QA[2]
    V13                                                               r  QA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.282ns (78.549%)  route 0.350ns (21.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.418    Clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  B_Mem_Re_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  B_Mem_Re_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.350     1.932    B_Mem_Re_reg[3]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.118     3.050 r  QB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.050    QB[3]
    V17                                                               r  QB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_Mem_Re_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 1.257ns (77.177%)  route 0.372ns (22.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.422    Clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  A_Mem_Re_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  A_Mem_Re_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.372     1.935    A_Mem_Re_reg[1]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.116     3.051 r  QA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.051    QA[0]
    U14                                                               r  QA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_Mem_Re_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.649ns  (logic 1.301ns (78.895%)  route 0.348ns (21.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.418    Clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  B_Mem_Re_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  B_Mem_Re_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.348     1.894    B_Mem_Re_reg[7]_lopt_replica_1
    T18                  OBUF (Prop_obuf_I_O)         1.173     3.066 r  QB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.066    QB[7]
    T18                                                               r  QB[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.060ns (35.027%)  route 1.966ns (64.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          1.116     3.027    Instruction_Pointer/SR[0]
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     4.277    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[5]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.060ns (35.027%)  route 1.966ns (64.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          1.116     3.027    Instruction_Pointer/SR[0]
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     4.277    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[6]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 1.060ns (35.027%)  route 1.966ns (64.973%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          1.116     3.027    Instruction_Pointer/SR[0]
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     4.277    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.022ns  (logic 1.060ns (35.078%)  route 1.962ns (64.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          1.112     3.022    Instruction_Pointer/SR[0]
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     4.277    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[3]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.022ns  (logic 1.060ns (35.078%)  route 1.962ns (64.922%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          1.112     3.022    Instruction_Pointer/SR[0]
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.513     4.277    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[4]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 1.060ns (39.054%)  route 1.654ns (60.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.804     2.715    Instruction_Pointer/SR[0]
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515     4.279    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 1.060ns (39.054%)  route 1.654ns (60.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.804     2.715    Instruction_Pointer/SR[0]
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515     4.279    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[1]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 1.060ns (39.054%)  route 1.654ns (60.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.804     2.715    Instruction_Pointer/SR[0]
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515     4.279    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[4][1]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.714ns  (logic 1.060ns (39.062%)  route 1.654ns (60.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.804     2.714    Register_Bench/SR[0]
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     9.275    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[4][2]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.714ns  (logic 1.060ns (39.062%)  route 1.654ns (60.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 9.275 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.850     1.786    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.124     1.910 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.804     2.714    Register_Bench/SR[0]
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     9.275    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[4][2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][0]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.233%)  route 0.562ns (72.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 6.933 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.228     0.772    Register_Bench/SR[0]
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     6.933    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][4]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.233%)  route 0.562ns (72.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 6.933 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.228     0.772    Register_Bench/SR[0]
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     6.933    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][5]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.233%)  route 0.562ns (72.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 6.933 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.228     0.772    Register_Bench/SR[0]
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     6.933    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][6]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.233%)  route 0.562ns (72.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 6.933 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.228     0.772    Register_Bench/SR[0]
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     6.933    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][7]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.233%)  route 0.562ns (72.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 6.933 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.228     0.772    Register_Bench/SR[0]
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     6.933    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Register_Bench/Tab_temp_reg[0][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[4][0]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.210ns (26.587%)  route 0.581ns (73.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 6.934 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.246     0.791    Register_Bench/SR[0]
    SLICE_X3Y13          FDRE                                         r  Register_Bench/Tab_temp_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     6.934    Register_Bench/Clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Register_Bench/Tab_temp_reg[4][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][1]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.210ns (25.969%)  route 0.599ns (74.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 6.932 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.265     0.810    Register_Bench/SR[0]
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     6.932    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][2]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.210ns (25.969%)  route 0.599ns (74.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 6.932 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.265     0.810    Register_Bench/SR[0]
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     6.932    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Register_Bench/Tab_temp_reg[0][3]/R
                            (falling edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.210ns (25.969%)  route 0.599ns (74.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 6.932 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.265     0.810    Register_Bench/SR[0]
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk fall edge)        5.000     5.000 f  
    M18                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     5.356 f  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.073 f  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     6.932    Register_Bench/Clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Register_Bench/Tab_temp_reg[0][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            Instruction_Pointer/DTemp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.210ns (24.602%)  route 0.644ns (75.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  Rst_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.499    Register_Bench/Rst_IBUF
    SLICE_X1Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  Register_Bench/DTemp[7]_i_1/O
                         net (fo=24, routed)          0.310     0.855    Instruction_Pointer/SR[0]
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  Clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.935    Instruction_Pointer/Clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Instruction_Pointer/DTemp_reg[0]/C





