
![DATABASE](https://user-images.githubusercontent.com/36522521/165213229-85740b51-2a8a-4d0f-b2c6-5abbc8306b8b.gif)

Repository of Digital Systems Project at University, this course use SystemVerilog (a hardware description language-HDL) to create hardware projects.


