Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Jun  9 15:46:45 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.817        0.000                      0                  634        0.046        0.000                      0                  634        0.511        0.000                       0                   365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  CLKFBIN                       {0.000 5.000}        10.000          100.000         
  CLK_SPI_O                     {0.000 5.000}        10.000          100.000         
  clk_A                         {0.000 31.220}       62.439          16.016          
  clk_feedback                  {0.000 5.000}        10.000          100.000         
  clock_pixel_unbuffered        {0.000 6.667}        13.333          75.000          
    clk_feedback_1              {0.000 6.667}        13.333          75.000          
    clock_x5pixel_unbuffered_1  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                         8.751        0.000                       0                     2  
  CLK_SPI_O                           5.817        0.000                      0                   76        0.252        0.000                      0                   76        4.500        0.000                       0                    42  
  clk_A                              55.042        0.000                      0                  363        0.046        0.000                      0                  363       30.720        0.000                       0                   179  
  clk_feedback                                                                                                                                                                    8.751        0.000                       0                     2  
  clock_pixel_unbuffered              5.838        0.000                      0                  195        0.169        0.000                      0                  195        3.667        0.000                       0                   125  
    clk_feedback_1                                                                                                                                                               12.084        0.000                       0                     2  
    clock_x5pixel_unbuffered_1                                                                                                                                                    0.511        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  CLK_SPI_O

Setup :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.454ns (62.394%)  route 1.479ns (37.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[27]
                         net (fo=1, routed)           1.479    12.196    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[27]
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[27]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.109    18.013    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[27]
  -------------------------------------------------------------------
                         required time                         18.013    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.454ns (68.619%)  route 1.122ns (31.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[10]
                         net (fo=1, routed)           1.122    11.839    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[10]
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.103    18.019    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         18.019    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.454ns (69.538%)  route 1.075ns (30.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[8]
                         net (fo=1, routed)           1.075    11.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[8]
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.446    17.451    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/C
                         clock pessimism              0.730    18.181    
                         clock uncertainty           -0.073    18.109    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)       -0.013    18.096    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 2.454ns (70.920%)  route 1.006ns (29.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[30]
                         net (fo=1, routed)           1.006    11.723    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[30]
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.062    18.060    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]
  -------------------------------------------------------------------
                         required time                         18.060    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 2.454ns (71.362%)  route 0.985ns (28.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[25]
                         net (fo=1, routed)           0.985    11.702    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[25]
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[25]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.081    18.041    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[25]
  -------------------------------------------------------------------
                         required time                         18.041    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 2.454ns (70.898%)  route 1.007ns (29.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[26]
                         net (fo=1, routed)           1.007    11.724    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[26]
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.058    18.064    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[26]
  -------------------------------------------------------------------
                         required time                         18.064    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 2.454ns (72.249%)  route 0.943ns (27.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 17.451 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[13]
                         net (fo=1, routed)           0.943    11.660    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[13]
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.446    17.451    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/C
                         clock pessimism              0.730    18.181    
                         clock uncertainty           -0.073    18.109    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)       -0.045    18.064    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]
  -------------------------------------------------------------------
                         required time                         18.064    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 2.454ns (73.656%)  route 0.878ns (26.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[24]
                         net (fo=1, routed)           0.878    11.595    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[24]
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.061    18.061    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]
  -------------------------------------------------------------------
                         required time                         18.061    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 2.454ns (74.041%)  route 0.860ns (25.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           0.860    11.577    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[29]
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.058    18.064    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]
  -------------------------------------------------------------------
                         required time                         18.064    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 2.454ns (73.938%)  route 0.865ns (26.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 17.450 - 10.000 ) 
    Source Clock Delay      (SCD):    8.263ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.607     8.263    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454    10.717 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[28]
                         net (fo=1, routed)           0.865    11.582    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[28]
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    14.249    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.332 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.914    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.005 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.445    17.450    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y4           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[28]/C
                         clock pessimism              0.744    18.194    
                         clock uncertainty           -0.073    18.122    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)       -0.047    18.075    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[28]
  -------------------------------------------------------------------
                         required time                         18.075    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  6.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.559     2.786    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X14Y17         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     2.950 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/Q
                         net (fo=2, routed)           0.163     3.113    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.045     3.158 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     3.158    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_i_1_n_0
    SLICE_X14Y17         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.826     3.519    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X14Y17         FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg/C
                         clock pessimism             -0.732     2.786    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.120     2.906    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.207ns (48.050%)  route 0.224ns (51.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.224     3.180    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I1_O)        0.043     3.223 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.223    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[2]
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.734     2.792    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.131     2.923    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.207ns (48.050%)  route 0.224ns (51.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.224     3.180    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X10Y6          LUT5 (Prop_lut5_I2_O)        0.043     3.223 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     3.223    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[4]
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                         clock pessimism             -0.734     2.792    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.131     2.923    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.290%)  route 0.224ns (51.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.224     3.180    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.045     3.225 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.225    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[3]
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.734     2.792    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.121     2.913    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.290%)  route 0.224ns (51.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.224     3.180    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X10Y6          LUT2 (Prop_lut2_I1_O)        0.045     3.225 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.225    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[1]
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.734     2.792    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.120     2.912    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.588%)  route 0.260ns (55.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.564     2.791    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     2.955 f  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/Q
                         net (fo=15, routed)          0.260     3.215    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[0]
    SLICE_X10Y7          LUT1 (Prop_lut1_I0_O)        0.045     3.260 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.260    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[0]
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.833     3.526    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                         clock pessimism             -0.734     2.791    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.121     2.912    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.454%)  route 0.295ns (58.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/Q
                         net (fo=5, routed)           0.295     3.252    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[3]
    SLICE_X11Y5          LUT6 (Prop_lut6_I4_O)        0.045     3.297 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1/O
                         net (fo=1, routed)           0.000     3.297    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1_n_0
    SLICE_X11Y5          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X11Y5          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
                         clock pessimism             -0.718     2.808    
    SLICE_X11Y5          FDSE (Hold_fdse_C_D)         0.091     2.899    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.247ns (48.287%)  route 0.265ns (51.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.148     2.940 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.139     3.079    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.099     3.178 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0/O
                         net (fo=5, routed)           0.126     3.304    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0_n_0
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.833     3.526    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                         clock pessimism             -0.718     2.807    
    SLICE_X10Y7          FDRE (Hold_fdre_C_R)         0.009     2.816    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.247ns (44.031%)  route 0.314ns (55.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.148     2.940 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.130     3.070    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.099     3.169 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0/O
                         net (fo=32, routed)          0.184     3.353    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0_n_0
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/C
                         clock pessimism             -0.718     2.808    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.247ns (44.031%)  route 0.314ns (55.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.565     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y6          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.148     2.940 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.130     3.070    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.099     3.169 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0/O
                         net (fo=32, routed)          0.184     3.353    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data[31]_i_1__0_n_0
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.834     3.527    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X10Y5          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/C
                         clock pessimism             -0.718     2.808    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016     2.792    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.561    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SPI_O
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X11Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y7      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y0       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y0       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y1       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y5      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y7      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y7      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y6      FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       55.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.042ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.114ns (16.036%)  route 5.833ns (83.964%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.287ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.631     8.287    FPGA1_inst/QLINK1/CLK
    SLICE_X4Y3           FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.419     8.706 r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/Q
                         net (fo=10, routed)          1.476    10.182    FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg_n_0_[3]
    SLICE_X5Y2           LUT5 (Prop_lut5_I3_O)        0.297    10.479 r  FPGA1_inst/QLINK1/data32[31]_i_5/O
                         net (fo=1, routed)           0.667    11.146    FPGA1_inst/QLINK1/data32[31]_i_5_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124    11.270 r  FPGA1_inst/QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.932    13.203    FPGA1_inst/QLINK1/data32[31]_i_4_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.124    13.327 r  FPGA1_inst/QLINK1/data32[30]_i_2/O
                         net (fo=1, routed)           1.016    14.342    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_14
    SLICE_X5Y5           LUT3 (Prop_lut3_I2_O)        0.150    14.492 r  FPGA1_inst/QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=1, routed)           0.742    15.234    FPGA1_inst/QLINK1/DECODE_n_1
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)       -0.247    70.276    FPGA1_inst/QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         70.276    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                 55.042    

Slack (MET) :             55.085ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 0.978ns (14.202%)  route 5.909ns (85.798%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.245    14.144    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.150    14.294 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_2/O
                         net (fo=1, routed)           0.881    15.175    FPGA1_inst/QLINK1/DECODE_n_12
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)       -0.263    70.260    FPGA1_inst/QLINK1/data32_reg[19]
  -------------------------------------------------------------------
                         required time                         70.260    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                 55.085    

Slack (MET) :             55.283ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.952ns (14.035%)  route 5.831ns (85.965%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.145    14.044    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.124    14.168 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.904    15.071    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.169    70.354    FPGA1_inst/QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         70.354    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                 55.283    

Slack (MET) :             55.283ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.952ns (14.035%)  route 5.831ns (85.965%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.145    14.044    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I3_O)        0.124    14.168 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.904    15.071    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X8Y5           FDRE (Setup_fdre_C_CE)      -0.169    70.354    FPGA1_inst/QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         70.354    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                 55.283    

Slack (MET) :             55.296ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 0.952ns (14.136%)  route 5.783ns (85.864%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 69.890 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.046    13.945    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    14.069 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.954    15.023    FPGA1_inst/QLINK1/DECODE_n_64
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.446    69.890    FPGA1_inst/QLINK1/CLK
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
                         clock pessimism              0.730    70.620    
                         clock uncertainty           -0.096    70.524    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.205    70.319    FPGA1_inst/QLINK1/data32_reg[4]
  -------------------------------------------------------------------
                         required time                         70.319    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 55.296    

Slack (MET) :             55.296ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 0.952ns (14.136%)  route 5.783ns (85.864%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.451ns = ( 69.890 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.046    13.945    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    14.069 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.954    15.023    FPGA1_inst/QLINK1/DECODE_n_64
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.446    69.890    FPGA1_inst/QLINK1/CLK
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/C
                         clock pessimism              0.730    70.620    
                         clock uncertainty           -0.096    70.524    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.205    70.319    FPGA1_inst/QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         70.319    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 55.296    

Slack (MET) :             55.335ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.952ns (14.146%)  route 5.778ns (85.854%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 69.888 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.046    13.945    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124    14.069 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.949    15.018    FPGA1_inst/QLINK1/DECODE_n_64
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.444    69.888    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/C
                         clock pessimism              0.730    70.618    
                         clock uncertainty           -0.096    70.522    
    SLICE_X8Y7           FDRE (Setup_fdre_C_CE)      -0.169    70.353    FPGA1_inst/QLINK1/data32_reg[5]
  -------------------------------------------------------------------
                         required time                         70.353    
                         arrival time                         -15.018    
  -------------------------------------------------------------------
                         slack                                 55.335    

Slack (MET) :             55.364ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.952ns (14.283%)  route 5.713ns (85.717%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.509    14.408    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    14.532 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.422    14.954    FPGA1_inst/QLINK1/DECODE_n_61
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[16]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.205    70.318    FPGA1_inst/QLINK1/data32_reg[16]
  -------------------------------------------------------------------
                         required time                         70.318    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 55.364    

Slack (MET) :             55.364ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.952ns (14.283%)  route 5.713ns (85.717%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.509    14.408    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    14.532 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.422    14.954    FPGA1_inst/QLINK1/DECODE_n_61
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[17]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.205    70.318    FPGA1_inst/QLINK1/data32_reg[17]
  -------------------------------------------------------------------
                         required time                         70.318    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 55.364    

Slack (MET) :             55.364ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.952ns (14.283%)  route 5.713ns (85.717%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 69.889 - 62.439 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           3.373     4.812    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.900 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.660     6.560    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.656 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.632     8.288    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X0Y5           FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     8.744 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=18, routed)          1.444    10.188    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.124    10.312 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_14/O
                         net (fo=2, routed)           1.004    11.317    FPGA1_inst/QLINK1/DECODE/adr[5]_i_14_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=12, routed)          1.334    12.775    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.124    12.899 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          1.509    14.408    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    14.532 r  FPGA1_inst/QLINK1/DECODE/data32[19]_i_1/O
                         net (fo=4, routed)           0.422    14.954    FPGA1_inst/QLINK1/DECODE_n_61
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.881    66.689    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    66.772 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.581    68.353    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.444 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.445    69.889    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[18]/C
                         clock pessimism              0.730    70.619    
                         clock uncertainty           -0.096    70.523    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.205    70.318    FPGA1_inst/QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                         70.318    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 55.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.227%)  route 0.259ns (64.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     2.792    FPGA1_inst/QLINK1/CLK
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     2.933 r  FPGA1_inst/QLINK1/data32_reg[24]/Q
                         net (fo=4, routed)           0.259     3.193    FPGA1_inst/RAM_inst0/data32_reg[31]_0[24]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.876     3.569    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.718     2.851    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     3.147    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.699%)  route 0.295ns (64.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     2.819    FPGA1_inst/QLINK1/CLK
    SLICE_X6Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     2.983 r  FPGA1_inst/QLINK1/data32_reg[6]/Q
                         net (fo=6, routed)           0.295     3.279    FPGA1_inst/RAM_inst0/data32_reg[31]_0[6]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.876     3.569    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.699     2.870    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.166    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.493%)  route 0.341ns (67.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.564     2.791    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     2.955 r  FPGA1_inst/QLINK1/data32_reg[5]/Q
                         net (fo=6, routed)           0.341     3.296    FPGA1_inst/RAM_inst0/data32_reg[31]_0[5]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.876     3.569    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.718     2.851    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.147    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.059%)  route 0.348ns (67.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     2.792    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y6           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/QLINK1/data32_reg[26]/Q
                         net (fo=5, routed)           0.348     3.304    FPGA1_inst/RAM_inst0/data32_reg[31]_0[26]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.876     3.569    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.718     2.851    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     3.147    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.772%)  route 0.081ns (30.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.722ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     2.819    FPGA1_inst/QLINK1/CLK
    SLICE_X5Y4           FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     2.960 r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/Q
                         net (fo=7, routed)           0.081     3.041    FPGA1_inst/QLINK1/DECODE/out[7]
    SLICE_X4Y4           LUT5 (Prop_lut5_I0_O)        0.045     3.086 r  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[8]_i_1/O
                         net (fo=1, routed)           0.000     3.086    FPGA1_inst/QLINK1/DECODE_n_49
    SLICE_X4Y4           FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.862     3.555    FPGA1_inst/QLINK1/CLK
    SLICE_X4Y4           FDRE                                         r  FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/C
                         clock pessimism             -0.722     2.832    
    SLICE_X4Y4           FDRE (Hold_fdre_C_D)         0.092     2.924    FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     2.792    FPGA1_inst/QLINK1/CLK
    SLICE_X11Y3          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     2.933 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/Q
                         net (fo=1, routed)           0.110     3.043    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][0]
    SLICE_X11Y2          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.835     3.528    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X11Y2          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[0]/C
                         clock pessimism             -0.718     2.809    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.070     2.879    FPGA1_inst/QLINK1/ENCODE/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.405%)  route 0.374ns (72.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     2.819    FPGA1_inst/QLINK1/CLK
    SLICE_X5Y5           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     2.960 r  FPGA1_inst/QLINK1/data32_reg[10]/Q
                         net (fo=5, routed)           0.374     3.334    FPGA1_inst/RAM_inst0/data32_reg[31]_0[10]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.876     3.569    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.699     2.870    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     3.166    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.721ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     2.793    FPGA1_inst/QLINK1/CLK
    SLICE_X13Y2          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     2.934 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[6]/Q
                         net (fo=1, routed)           0.116     3.051    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][6]
    SLICE_X12Y2          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.835     3.528    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X12Y2          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[6]/C
                         clock pessimism             -0.721     2.806    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.064     2.870    FPGA1_inst/QLINK1/ENCODE/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.564     2.791    FPGA1_inst/QLINK1/CLK
    SLICE_X14Y7          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     2.955 r  FPGA1_inst/QLINK1/clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.110     3.065    FPGA1_inst/QLINK1/clk_cnt_reg[27]
    SLICE_X15Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.834     3.527    FPGA1_inst/QLINK1/CLK
    SLICE_X15Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[27]/C
                         clock pessimism             -0.718     2.808    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.072     2.880    FPGA1_inst/QLINK1/timestamp_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.348%)  route 0.376ns (69.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.459     1.666    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.716 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.486     2.202    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.228 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     2.792    FPGA1_inst/QLINK1/CLK
    SLICE_X8Y3           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     2.956 r  FPGA1_inst/QLINK1/data32_reg[14]/Q
                         net (fo=5, routed)           0.376     3.333    FPGA1_inst/RAM_inst0/data32_reg[31]_0[14]
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.687     2.081    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.134 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.530     2.664    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.693 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.876     3.569    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.718     2.851    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     3.147    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X0Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X0Y1      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y16   FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X4Y5       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X4Y4       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X4Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X4Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X4Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X3Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X5Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X2Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X5Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X10Y2      FPGA1_inst/QLINK1/nxt_char_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X15Y1      FPGA1_inst/QLINK1/timestamp_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X15Y1      FPGA1_inst/QLINK1/timestamp_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X15Y2      FPGA1_inst/QLINK1/timestamp_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X15Y2      FPGA1_inst/QLINK1/timestamp_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y5       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y5       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y4       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y4       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y2       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X4Y3       FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        5.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 4.518ns (61.329%)  route 2.849ns (38.671%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.447ns = ( 21.780 - 13.333 ) 
    Source Clock Delay      (SCD):    9.276ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.599     9.276    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X0Y2          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.730 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[1]
                         net (fo=4, routed)           1.002    12.732    FPGA2_inst/RAM_inst1/DOADO[1]
    SLICE_X11Y11         LUT1 (Prop_lut1_I0_O)        0.124    12.856 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_17/O
                         net (fo=1, routed)           0.000    12.856    FPGA2_inst/RAM_inst1/r_out1_carry_i_17_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.388 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.388    FPGA2_inst/RAM_inst1/r_out1_carry_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.502    FPGA2_inst/RAM_inst1/r_out1_carry_i_9_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.836 r  FPGA2_inst/RAM_inst1/r_out1_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.602    14.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I2_O)        0.303    14.741 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.741    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][11]_1[1]
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.274 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out1_carry__0/CO[3]
                         net (fo=1, routed)           1.245    16.519    FPGA2_inst/RAM_inst1/queue_reg[15][vCounter][11][0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.643 r  FPGA2_inst/RAM_inst1/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.643    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]_3
    SLICE_X11Y10         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.441    21.780    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X11Y10         FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.751    22.532    
                         clock uncertainty           -0.080    22.452    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.029    22.481    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.481    
                         arrival time                         -16.643    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.836ns (46.449%)  route 2.117ns (53.551%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.515ns = ( 21.848 - 13.333 ) 
    Source Clock Delay      (SCD):    9.301ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.624     9.301    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     9.819 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/Q
                         net (fo=9, routed)           0.843    10.662    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]
    SLICE_X5Y13          LUT2 (Prop_lut2_I1_O)        0.124    10.786 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    10.786    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/i__carry_i_7__1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.336 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.336    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__2/i__carry_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.607 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           0.637    12.244    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp1_in
    SLICE_X4Y14          LUT2 (Prop_lut2_I1_O)        0.373    12.617 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15_i_1/O
                         net (fo=1, routed)           0.637    13.254    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vSync]
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.509    21.848    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
                         clock pessimism              0.751    22.600    
                         clock uncertainty           -0.080    22.520    
    SLICE_X2Y10          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    22.476    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vSync]_srl15
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.437ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.400ns (37.346%)  route 2.349ns (62.654%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.515ns = ( 21.848 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.751ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           1.317    11.077    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124    11.201 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_6/O
                         net (fo=1, routed)           0.000    11.201    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    11.692 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_2/CO[1]
                         net (fo=1, routed)           0.407    12.099    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/ltOp0_in
    SLICE_X7Y12          LUT2 (Prop_lut2_I0_O)        0.329    12.428 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_1/O
                         net (fo=1, routed)           0.625    13.053    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15_i_1_n_0
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.509    21.848    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y10          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
                         clock pessimism              0.751    22.600    
                         clock uncertainty           -0.080    22.520    
    SLICE_X2Y10          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    22.490    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15
  -------------------------------------------------------------------
                         required time                         22.490    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  9.437    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.828ns (25.846%)  route 2.376ns (74.154%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.511ns = ( 21.844 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.500    12.508    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.505    21.844    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/C
                         clock pessimism              0.765    22.610    
                         clock uncertainty           -0.080    22.530    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.524    22.006    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.828ns (25.846%)  route 2.376ns (74.154%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.511ns = ( 21.844 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.500    12.508    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.505    21.844    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]/C
                         clock pessimism              0.765    22.610    
                         clock uncertainty           -0.080    22.530    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.524    22.006    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][5]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.828ns (25.846%)  route 2.376ns (74.154%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.511ns = ( 21.844 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.500    12.508    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.505    21.844    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]/C
                         clock pessimism              0.765    22.610    
                         clock uncertainty           -0.080    22.530    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.524    22.006    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][6]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.828ns (25.846%)  route 2.376ns (74.154%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.511ns = ( 21.844 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.500    12.508    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.505    21.844    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]/C
                         clock pessimism              0.765    22.610    
                         clock uncertainty           -0.080    22.530    
    SLICE_X6Y14          FDRE (Setup_fdre_C_R)       -0.524    22.006    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][7]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -12.508    
  -------------------------------------------------------------------
                         slack                                  9.498    

Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.828ns (25.888%)  route 2.370ns (74.112%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 21.843 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.494    12.503    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.504    21.843    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/C
                         clock pessimism              0.765    22.609    
                         clock uncertainty           -0.080    22.529    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.524    22.005    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  9.502    

Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.828ns (25.888%)  route 2.370ns (74.112%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 21.843 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.494    12.503    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.504    21.843    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
                         clock pessimism              0.765    22.609    
                         clock uncertainty           -0.080    22.529    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.524    22.005    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  9.502    

Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.828ns (25.888%)  route 2.370ns (74.112%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.510ns = ( 21.843 - 13.333 ) 
    Source Clock Delay      (SCD):    9.304ns
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.169    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.265 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.833    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.921 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.581    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.677 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.627     9.304    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X4Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     9.760 f  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]/Q
                         net (fo=9, routed)           0.840    10.600    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][11]
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.724 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.402    11.127    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X5Y9           LUT2 (Prop_lut2_I0_O)        0.124    11.251 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.634    11.884    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X6Y12          LUT6 (Prop_lut6_I0_O)        0.124    12.008 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.494    12.503    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X6Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.341    17.043    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.134 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.584    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.667 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.248    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.339 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.504    21.843    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X6Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/C
                         clock pessimism              0.765    22.609    
                         clock uncertainty           -0.080    22.529    
    SLICE_X6Y15          FDRE (Setup_fdre_C_R)       -0.524    22.005    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -12.503    
  -------------------------------------------------------------------
                         slack                                  9.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.024    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X1Y15          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     3.165 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/Q
                         net (fo=1, routed)           0.112     3.277    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_2
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.856     3.980    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/C
                         clock pessimism             -0.942     3.037    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.071     3.108    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.108    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.027    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X1Y9           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.141     3.168 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/Q
                         net (fo=1, routed)           0.110     3.278    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_1
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     3.985    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/C
                         clock pessimism             -0.941     3.043    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.066     3.109    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.027    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X1Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     3.168 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[0]/Q
                         net (fo=1, routed)           0.116     3.284    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_2
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     3.985    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]/C
                         clock pessimism             -0.941     3.043    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.070     3.113    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.024    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     3.165 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[9]/Q
                         net (fo=1, routed)           0.117     3.282    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_1
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.856     3.980    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]/C
                         clock pessimism             -0.955     3.024    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.072     3.096    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.982%)  route 0.172ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.589     3.026    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X0Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     3.167 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/Q
                         net (fo=1, routed)           0.172     3.340    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_0
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     3.985    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/C
                         clock pessimism             -0.941     3.043    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.070     3.113    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.589     3.026    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     3.167 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/Q
                         net (fo=1, routed)           0.179     3.347    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_2
    SLICE_X1Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.860     3.984    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X1Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/C
                         clock pessimism             -0.944     3.039    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.072     3.111    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.024    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X1Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     3.165 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/Q
                         net (fo=1, routed)           0.182     3.348    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_3
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.856     3.980    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/C
                         clock pessimism             -0.942     3.037    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075     3.112    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.588     3.025    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.128     3.153 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=8, routed)           0.107     3.260    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/Q[0]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.099     3.359 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.359    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.858     3.982    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.956     3.025    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.092     3.117    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.359    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.980ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.955ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.024    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     3.165 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/Q
                         net (fo=1, routed)           0.172     3.338    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_0
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.856     3.980    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/C
                         clock pessimism             -0.955     3.024    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.070     3.094    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vSync]__0/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.246ns (69.668%)  route 0.107ns (30.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.984ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.098     1.305    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.331 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.876    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.926 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.412    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.438 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.589     3.026    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X2Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vSync]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148     3.174 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[15][vSync]__0/Q
                         net (fo=1, routed)           0.107     3.282    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/queue_reg[15][vSync]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.098     3.380 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e[9]_i_1/O
                         net (fo=1, routed)           0.000     3.380    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e[9]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.671    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.700 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.512    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.565 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.095    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.124 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.860     3.984    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X0Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
                         clock pessimism             -0.941     3.042    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092     3.134    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y2      FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y14     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y14     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y14     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X10Y14     FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X8Y13      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][5]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1    FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/BUFG_pclockx5/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1



