###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 17:18:25 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Removal Check with Pin cb_data0/config_cb_reg_23_/CP 
Endpoint:   cb_data0/config_cb_reg_23_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_23_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_23_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin cb_data0/config_cb_reg_24_/CP 
Endpoint:   cb_data0/config_cb_reg_24_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_24_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_24_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin cb_data0/config_cb_reg_26_/CP 
Endpoint:   cb_data0/config_cb_reg_26_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_26_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_26_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin cb_data0/config_cb_reg_30_/CP 
Endpoint:   cb_data0/config_cb_reg_30_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_30_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_30_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin cb_data0/config_cb_reg_20_/CP 
Endpoint:   cb_data0/config_cb_reg_20_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_20_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_20_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin cb_data0/config_cb_reg_28_/CP 
Endpoint:   cb_data0/config_cb_reg_28_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_28_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_28_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin cb_data0/config_cb_reg_29_/CP 
Endpoint:   cb_data0/config_cb_reg_29_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_29_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.035 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_29_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin cb_data0/config_cb_reg_31_/CP 
Endpoint:   cb_data0/config_cb_reg_31_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_31_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_31_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin cb_data0/config_cb_reg_1_/CP 
Endpoint:   cb_data0/config_cb_reg_1_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.282
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_1_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.282 |    0.184 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_1_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.132 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin cb_data0/config_cb_reg_18_/CP 
Endpoint:   cb_data0/config_cb_reg_18_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_18_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_18_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin cb_data0/config_cb_reg_21_/CP 
Endpoint:   cb_data0/config_cb_reg_21_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_21_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_21_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin cb_data0/config_cb_reg_22_/CP 
Endpoint:   cb_data0/config_cb_reg_22_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_22_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_22_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin cb_data0/config_cb_reg_27_/CP 
Endpoint:   cb_data0/config_cb_reg_27_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_27_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_27_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin cb_data0/config_cb_reg_4_/CP 
Endpoint:   cb_data0/config_cb_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.282
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.066 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_4_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.282 |    0.185 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.029 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.131 | 
     | cb_data0/config_cb_reg_4_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.132 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin cb_data0/config_cb_reg_16_/CP 
Endpoint:   cb_data0/config_cb_reg_16_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.184 | 
     | cb_data0/config_cb_reg_16_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_16_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin cb_data0/config_cb_reg_15_/CP 
Endpoint:   cb_data0/config_cb_reg_15_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_15_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.184 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.031 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_15_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.132 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin cb_data0/config_cb_reg_19_/CP 
Endpoint:   cb_data0/config_cb_reg_19_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_19_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_19_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin cb_data0/config_cb_reg_8_/CP 
Endpoint:   cb_data0/config_cb_reg_8_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_8_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_8_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin cb_data0/config_cb_reg_13_/CP 
Endpoint:   cb_data0/config_cb_reg_13_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_13_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_13_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin cb_data0/config_cb_reg_10_/CP 
Endpoint:   cb_data0/config_cb_reg_10_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_10_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_10_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin cb_data0/config_cb_reg_25_/CP 
Endpoint:   cb_data0/config_cb_reg_25_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_25_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_25_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin cb_data0/config_cb_reg_7_/CP 
Endpoint:   cb_data0/config_cb_reg_7_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_7_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_7_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.035 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin cb_data0/config_cb_reg_12_/CP 
Endpoint:   cb_data0/config_cb_reg_12_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_12_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_12_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin cb_data0/config_cb_reg_6_/CP 
Endpoint:   cb_data0/config_cb_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_6_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_6_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin cb_data0/config_cb_reg_9_/CP 
Endpoint:   cb_data0/config_cb_reg_9_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.283
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_9_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.184 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_9_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin cb_data0/config_cb_reg_14_/CP 
Endpoint:   cb_data0/config_cb_reg_14_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.283
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_14_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.184 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_14_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin cb_data0/config_cb_reg_17_/CP 
Endpoint:   cb_data0/config_cb_reg_17_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.283
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_17_ |             | DFCNQD1BWP40               | 0.147 | 0.001 |   0.283 |    0.184 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_17_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin cb_data0/config_cb_reg_11_/CP 
Endpoint:   cb_data0/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.283
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                   | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.073 | 
     | cb_data0/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.073 | 
     | cb_data0/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_11_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_11_            |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin cb_data0/config_cb_reg_5_/CP 
Endpoint:   cb_data0/config_cb_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Removal                       0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.184
  Arrival Time                  0.283
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.065 | 
     | cb_data0                  | reset v     | pe_tile_new_unq1_cb_unq1_0 |       |       |   0.171 |    0.072 | 
     | cb_data0/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.171 |    0.072 | 
     | cb_data0/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.147 | 0.110 |   0.282 |    0.183 | 
     | cb_data0/config_cb_reg_5_ |             | DFCNQD1BWP40               | 0.147 | 0.002 |   0.283 |    0.184 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.030 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.030 | 
     | cb_data0                              | clk ^       | pe_tile_new_unq1_cb_unq1_0 |       |       |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.062 |    0.036 | 
     | cb_data0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.132 | 
     | cb_data0/config_cb_reg_5_             |             | DFCNQD1BWP40               | 0.097 | 0.001 |   0.034 |    0.133 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin cb_cg_en/config_cb_reg_13_/CP 
Endpoint:   cb_cg_en/config_cb_reg_13_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.289
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.064 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.072 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.072 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.188 | 
     | cb_cg_en/config_cb_reg_13_ |             | DFCNQD1BWP40               | 0.165 | 0.001 |   0.289 |    0.189 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.031 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.135 | 
     | cb_cg_en/config_cb_reg_13_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.035 |    0.135 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin cb_cg_en/config_cb_reg_10_/CP 
Endpoint:   cb_cg_en/config_cb_reg_10_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.290
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.063 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.071 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.071 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.188 | 
     | cb_cg_en/config_cb_reg_10_ |             | DFCNQD1BWP40               | 0.165 | 0.001 |   0.290 |    0.190 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.032 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.135 | 
     | cb_cg_en/config_cb_reg_10_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin cb_cg_en/config_cb_reg_15_/CP 
Endpoint:   cb_cg_en/config_cb_reg_15_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.290
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.063 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.071 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.071 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.188 | 
     | cb_cg_en/config_cb_reg_15_ |             | DFCNQD1BWP40               | 0.165 | 0.001 |   0.290 |    0.190 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.032 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.135 | 
     | cb_cg_en/config_cb_reg_15_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin cb_cg_en/config_cb_reg_11_/CP 
Endpoint:   cb_cg_en/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.189
  Arrival Time                  0.290
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.063 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.071 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.071 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.188 | 
     | cb_cg_en/config_cb_reg_11_ |             | DFCNQD1BWP40               | 0.165 | 0.001 |   0.290 |    0.189 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.029 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.032 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.135 | 
     | cb_cg_en/config_cb_reg_11_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.035 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin cb_cg_en/config_cb_reg_4_/CP 
Endpoint:   cb_cg_en/config_cb_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.290
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.063 | 
     | cb_cg_en                  | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.071 | 
     | cb_cg_en/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.071 | 
     | cb_cg_en/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.188 | 
     | cb_cg_en/config_cb_reg_4_ |             | DFCNQD1BWP40               | 0.165 | 0.002 |   0.290 |    0.190 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.028 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.032 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.037 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.135 | 
     | cb_cg_en/config_cb_reg_4_             |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.136 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin cb_cg_en/config_cb_reg_6_/CP 
Endpoint:   cb_cg_en/config_cb_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.291
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.062 | 
     | cb_cg_en                  | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.070 | 
     | cb_cg_en/U2               |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.070 | 
     | cb_cg_en/U2               | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.187 | 
     | cb_cg_en/config_cb_reg_6_ |             | DFCNQD1BWP40               | 0.165 | 0.003 |   0.291 |    0.190 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.026 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.033 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.038 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.038 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.136 | 
     | cb_cg_en/config_cb_reg_6_             |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.137 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin cb_cg_en/config_cb_reg_12_/CP 
Endpoint:   cb_cg_en/config_cb_reg_12_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.291
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.062 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.070 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.070 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.186 | 
     | cb_cg_en/config_cb_reg_12_ |             | DFCNQD1BWP40               | 0.165 | 0.003 |   0.291 |    0.190 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.026 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.033 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.039 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.039 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.137 | 
     | cb_cg_en/config_cb_reg_12_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.137 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin cb_bit2/config_cb_reg_19_/CP 
Endpoint:   cb_bit2/config_cb_reg_19_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.289
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.062 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.187 | 
     | cb_bit2/config_cb_reg_19_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.289 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.136 | 
     | cb_bit2/config_cb_reg_19_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin cb_bit2/config_cb_reg_22_/CP 
Endpoint:   cb_bit2/config_cb_reg_22_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.289
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_22_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.289 |    0.187 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.136 | 
     | cb_bit2/config_cb_reg_22_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin cb_bit2/config_cb_reg_23_/CP 
Endpoint:   cb_bit2/config_cb_reg_23_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_23_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.136 | 
     | cb_bit2/config_cb_reg_23_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin cb_cg_en/config_cb_reg_14_/CP 
Endpoint:   cb_cg_en/config_cb_reg_14_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.292
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.069 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.069 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.186 | 
     | cb_cg_en/config_cb_reg_14_ |             | DFCNQD1BWP40               | 0.165 | 0.004 |   0.292 |    0.190 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.027 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.039 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.039 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.137 | 
     | cb_cg_en/config_cb_reg_14_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.138 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin cb_bit2/config_cb_reg_24_/CP 
Endpoint:   cb_bit2/config_cb_reg_24_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_24_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_24_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin cb_bit2/config_cb_reg_25_/CP 
Endpoint:   cb_bit2/config_cb_reg_25_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_25_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_25_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin cb_bit2/config_cb_reg_26_/CP 
Endpoint:   cb_bit2/config_cb_reg_26_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_26_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_26_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin cb_bit2/config_cb_reg_29_/CP 
Endpoint:   cb_bit2/config_cb_reg_29_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.073 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.073 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_29_ |             | DFCNQD1BWP40               | 0.153 | 0.001 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.040 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_29_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin cb_bit2/config_cb_reg_27_/CP 
Endpoint:   cb_bit2/config_cb_reg_27_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.072 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.072 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_27_ |             | DFCNQD1BWP40               | 0.153 | 0.002 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_27_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.139 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin cb_bit2/config_cb_reg_28_/CP 
Endpoint:   cb_bit2/config_cb_reg_28_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.072 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.072 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_28_ |             | DFCNQD1BWP40               | 0.153 | 0.002 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_28_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.139 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin cb_bit2/config_cb_reg_30_/CP 
Endpoint:   cb_bit2/config_cb_reg_30_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.072 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.072 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_30_ |             | DFCNQD1BWP40               | 0.153 | 0.002 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_30_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.139 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin cb_bit2/config_cb_reg_31_/CP 
Endpoint:   cb_bit2/config_cb_reg_31_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.290
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.072 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.072 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_31_ |             | DFCNQD1BWP40               | 0.153 | 0.002 |   0.290 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_31_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.139 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin cb_bit2/config_cb_reg_11_/CP 
Endpoint:   cb_bit2/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.151
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.290
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_bit2                   | reset v     | pe_tile_new_unq1_cb_unq2_2 |       |       |   0.175 |    0.072 | 
     | cb_bit2/U2                |             | CKND3BWP40                 | 0.094 | 0.011 |   0.175 |    0.072 | 
     | cb_bit2/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.153 | 0.114 |   0.289 |    0.186 | 
     | cb_bit2/config_cb_reg_11_ |             | DFCNQD1BWP40               | 0.153 | 0.002 |   0.290 |    0.187 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_bit2                              | clk ^       | pe_tile_new_unq1_cb_unq2_2 |       |       |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.007 |  -0.062 |    0.041 | 
     | cb_bit2/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.097 | 0.096 |   0.034 |    0.137 | 
     | cb_bit2/config_cb_reg_11_            |             | DFCNQD1BWP40               | 0.097 | 0.002 |   0.036 |    0.139 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin cb_cg_en/config_cb_reg_17_/CP 
Endpoint:   cb_cg_en/config_cb_reg_17_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.036
+ Removal                       0.154
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.190
  Arrival Time                  0.293
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.164
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.088 |       |   0.164 |    0.061 | 
     | cb_cg_en                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.172 |    0.069 | 
     | cb_cg_en/U2                |             | CKND3BWP40                 | 0.094 | 0.008 |   0.172 |    0.069 | 
     | cb_cg_en/U2                | I v -> ZN ^ | CKND3BWP40                 | 0.164 | 0.117 |   0.288 |    0.185 | 
     | cb_cg_en/config_cb_reg_17_ |             | DFCNQD1BWP40               | 0.165 | 0.004 |   0.293 |    0.190 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.159
     = Beginpoint Arrival Time           -0.129
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.059 |       |  -0.129 |   -0.026 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.059 | 0.001 |  -0.127 |   -0.025 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.048 | 0.059 |  -0.068 |    0.034 | 
     | cb_cg_en                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.063 |    0.040 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch |             | CKLNQD5BWP40               | 0.049 | 0.006 |  -0.063 |    0.040 | 
     | cb_cg_en/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD5BWP40               | 0.098 | 0.098 |   0.035 |    0.138 | 
     | cb_cg_en/config_cb_reg_17_            |             | DFCNQD1BWP40               | 0.098 | 0.001 |   0.036 |    0.139 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

