[
  {
    "module_name": "mem_ext",
    "depth": 512,
    "width": 64,
    "masked": true,
    "read": false,
    "write": false,
    "readwrite": true,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "Arty100TDDRHarness.ram.srams.mem.mem_ext"
    ]
  }
]
