0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/liuzi/Lab5/Lab5.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/liuzi/Lab5/Lab5.srcs/sim_1/new/RCA_testbench.v,1555289139,verilog,,,,RCA_testbench,,,,,,,,
C:/Users/liuzi/Lab5/Lab5.srcs/sources_1/new/CLA_4bits.v,1555694719,verilog,,,,CLA_4bits;register_logic,,,,,,,,
