;redcode
;assert 1
	SPL 0, <-22
	MOV -17, <-32
	MOV -17, <-32
	MOV -47, <-20
	MOV -17, <-32
	ADD 130, 9
	ADD 130, 9
	SUB @121, @106
	MOV -41, <-20
	MOV -41, <-20
	DJN -1, @-20
	ADD 274, -60
	MOV -19, <-20
	SUB @129, @106
	MOV -41, <-20
	MOV -41, <-20
	ADD @504, @402
	SPL 300, 90
	JMN 0, <-2
	SPL 0, <-22
	SUB @121, @106
	SUB @129, @106
	JMN -41, @-20
	SUB @127, @106
	SUB @127, @106
	SUB <121, @106
	SUB @-125, @206
	SUB @-125, @206
	SPL 0, <-2
	SUB 12, @10
	MOV -130, 9
	SPL 0, <-704
	SUB 12, @10
	MOV -11, <-30
	SUB 12, @10
	MOV 815, <-920
	SUB @921, @106
	ADD 211, 60
	SPL 0, <-704
	SUB @121, @106
	SPL 0, <-704
	JMN -41, @-20
	SPL 0, <-22
	ADD #251, <60
	MOV 815, <-920
	SPL 0, <-704
	SPL 0, <-704
	SUB @921, @106
	SUB #13, 0
	MOV -11, <-20
	MOV -17, <-32
	MOV -11, <-20
	ADD 211, 60
