#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 17:10:50 2023
# Process ID: 10568
# Current directory: F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1
# Command line: vivado.exe -log VGA_source_inverter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_source_inverter_0_0.tcl
# Log file: F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1/VGA_source_inverter_0_0.vds
# Journal file: F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source VGA_source_inverter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/TP_DUBOIS/ip_repo/interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top VGA_source_inverter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.270 ; gain = 234.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_source_inverter_0_0' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ip/VGA_source_inverter_0_0/synth/VGA_source_inverter_0_0.vhd:86]
INFO: [Synth 8-3491] module 'inverter' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:11' bound to instance 'U0' of component 'inverter' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ip/VGA_source_inverter_0_0/synth/VGA_source_inverter_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'inverter' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:62]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_data_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:142]
INFO: [Synth 8-638] synthesizing module 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inverter_regslice_both' (1#1) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_keep_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:156]
INFO: [Synth 8-638] synthesizing module 'inverter_regslice_both__parameterized1' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inverter_regslice_both__parameterized1' (1#1) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:28]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_strb_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:170]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_user_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:184]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_last_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:198]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_id_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:212]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_s_axis_video_V_dest_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:226]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_data_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:240]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_keep_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:254]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_strb_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:268]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_user_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:282]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_last_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:296]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_id_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:310]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'inverter_regslice_both' declared at 'f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter_regslice_both.vhd:13' bound to instance 'regslice_both_m_axis_video_V_dest_V_U' of component 'inverter_regslice_both' [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'inverter' (2#1) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ipshared/c934/hdl/vhdl/inverter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'VGA_source_inverter_0_0' (3#1) [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ip/VGA_source_inverter_0_0/synth/VGA_source_inverter_0_0.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.500 ; gain = 312.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.500 ; gain = 312.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.500 ; gain = 312.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1077.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ip/VGA_source_inverter_0_0/constraints/inverter_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [f:/TP_DUBOIS/TP_Video chain/TP_Video chain.srcs/sources_1/bd/VGA_source/ip/VGA_source_inverter_0_0/constraints/inverter_ooc.xdc] for cell 'U0'
Parsing XDC File [F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1179.629 ; gain = 11.883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inverter_regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module inverter_regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module inverter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.629 ; gain = 414.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     7|
|3     |LUT3 |    32|
|4     |LUT4 |    22|
|5     |LUT5 |    28|
|6     |LUT6 |    28|
|7     |FDRE |   113|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------+------------------------------------------+------+
|      |Instance                                  |Module                                    |Cells |
+------+------------------------------------------+------------------------------------------+------+
|1     |top                                       |                                          |   232|
|2     |  U0                                      |inverter                                  |   232|
|3     |    regslice_both_m_axis_video_V_data_V_U |inverter_regslice_both                    |    37|
|4     |    regslice_both_m_axis_video_V_dest_V_U |inverter_regslice_both__parameterized1    |    12|
|5     |    regslice_both_m_axis_video_V_id_V_U   |inverter_regslice_both__parameterized1_0  |    12|
|6     |    regslice_both_m_axis_video_V_keep_V_U |inverter_regslice_both__parameterized1_1  |    12|
|7     |    regslice_both_m_axis_video_V_last_V_U |inverter_regslice_both__parameterized1_2  |    12|
|8     |    regslice_both_m_axis_video_V_strb_V_U |inverter_regslice_both__parameterized1_3  |    12|
|9     |    regslice_both_m_axis_video_V_user_V_U |inverter_regslice_both__parameterized1_4  |    12|
|10    |    regslice_both_s_axis_video_V_data_V_U |inverter_regslice_both_5                  |    36|
|11    |    regslice_both_s_axis_video_V_dest_V_U |inverter_regslice_both__parameterized1_6  |    14|
|12    |    regslice_both_s_axis_video_V_id_V_U   |inverter_regslice_both__parameterized1_7  |    14|
|13    |    regslice_both_s_axis_video_V_keep_V_U |inverter_regslice_both__parameterized1_8  |    14|
|14    |    regslice_both_s_axis_video_V_last_V_U |inverter_regslice_both__parameterized1_9  |    14|
|15    |    regslice_both_s_axis_video_V_strb_V_U |inverter_regslice_both__parameterized1_10 |    14|
|16    |    regslice_both_s_axis_video_V_user_V_U |inverter_regslice_both__parameterized1_11 |    14|
+------+------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.848 ; gain = 320.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1186.848 ; gain = 422.215
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1198.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1198.910 ; gain = 730.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1198.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1/VGA_source_inverter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP VGA_source_inverter_0_0, cache-ID = 017f58ecc8258fff
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/TP_DUBOIS/TP_Video chain/TP_Video chain.runs/VGA_source_inverter_0_0_synth_1/VGA_source_inverter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_source_inverter_0_0_utilization_synth.rpt -pb VGA_source_inverter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 17:11:30 2023...
