Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  8 16:48:16 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 363 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4909 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.085        0.000                      0                 1919        0.093        0.000                      0                 1919        3.000        0.000                       0                   862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1         {0.000 5.000}        10.000          100.000         
  clk_bili_wr_design_1_clk_wiz_0_0        {0.000 10.000}       20.000          50.000          
  clk_interpolation_design_1_clk_wiz_0_0  {0.000 80.000}       160.000         6.250           
  clk_vga_design_1_clk_wiz_0_0            {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                           3.000        0.000                       0                     1  
  clk_bili_wr_design_1_clk_wiz_0_0             10.085        0.000                      0                  471        0.265        0.000                      0                  471        9.500        0.000                       0                   173  
  clk_interpolation_design_1_clk_wiz_0_0      157.803        0.000                      0                    1        0.758        0.000                      0                    1       53.360        0.000                       0                   196  
  clk_vga_design_1_clk_wiz_0_0                 30.780        0.000                      0                 1141        0.093        0.000                      0                 1141       19.500        0.000                       0                   489  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_interpolation_design_1_clk_wiz_0_0  clk_bili_wr_design_1_clk_wiz_0_0             14.735        0.000                      0                  249        0.098        0.000                      0                  249  
clk_vga_design_1_clk_wiz_0_0            clk_interpolation_design_1_clk_wiz_0_0       29.148        0.000                      0                  192        0.125        0.000                      0                  192  
clk_interpolation_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0                 34.784        0.000                      0                  164        0.201        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_bili_wr_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[0])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[0]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_153
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[10])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[10]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_143
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[11])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[11]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_142
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[12])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[12]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_141
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[13])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[13]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_140
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[14])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[14]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_139
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[15])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[15]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_138
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[16])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[16]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_137
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[17])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[17]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_136
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    

Slack (MET) :             10.085ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 5.987ns (71.377%)  route 2.401ns (28.623%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/Q
                         net (fo=4, routed)           0.841    -1.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[1]
    SLICE_X41Y65         LUT2 (Prop_lut2_I0_O)        0.124    -0.911 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.911    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_i_3_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.361 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.361    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.247 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.247    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__0_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.133 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.133    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__2_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.220 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3/O[2]
                         net (fo=12, routed)          1.558     1.778    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig2_carry__3_n_5
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[18])
                                                      4.214     5.992 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1/PCOUT[18]
                         net (fo=1, routed)           0.002     5.994    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig1_n_135
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.417    17.570    
                         clock uncertainty           -0.091    17.479    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    16.079    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.079    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                 10.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.564    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[19]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.454 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.454    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[19]
    SLICE_X42Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]/C
                         clock pessimism              0.429    -0.854    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.134    -0.720    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[19]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y70         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.565    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[23]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.455 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.455    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[23]
    SLICE_X42Y70         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y70         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]/C
                         clock pessimism              0.429    -0.855    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.134    -0.721    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[23]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.566    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[27]
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.456 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.456    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[27]
    SLICE_X42Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.826    -1.285    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y71         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]/C
                         clock pessimism              0.429    -0.856    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.134    -0.722    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[27]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X39Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.594    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]
    SLICE_X39Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.549 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v[28]_i_3/O
                         net (fo=1, routed)           0.000    -0.549    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v[28]_i_3_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.483 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.483    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[28]_i_1_n_5
    SLICE_X39Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X39Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.105    -0.751    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.313ns (77.411%)  route 0.091ns (22.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.564    -0.850    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/Q
                         net (fo=5, routed)           0.091    -0.595    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[2]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.446 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.446    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[3]
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.832    -1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/C
                         clock pessimism              0.429    -0.850    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.134    -0.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.563    -0.851    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/Q
                         net (fo=4, routed)           0.139    -0.548    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[7]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.438 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.438    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[7]
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.831    -1.280    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
                         clock pessimism              0.429    -0.851    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.134    -0.717    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.561    -0.853    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.689 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/Q
                         net (fo=4, routed)           0.150    -0.539    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[15]
    SLICE_X42Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.429 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.429    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[15]
    SLICE_X42Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]/C
                         clock pessimism              0.429    -0.853    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.134    -0.719    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[15]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.593%)  route 0.150ns (35.407%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.562    -0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y67         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]/Q
                         net (fo=4, routed)           0.150    -0.538    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[11]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.428 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.428    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[11]
    SLICE_X42Y67         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y67         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]/C
                         clock pessimism              0.429    -0.852    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.134    -0.718    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[11]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.334ns (78.526%)  route 0.091ns (21.474%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.564    -0.850    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/Q
                         net (fo=5, routed)           0.091    -0.595    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg_n_0_[2]
    SLICE_X42Y65         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170    -0.425 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.425    design_1_i/BILINEAR_INTERPOLATI_0/U0/data0[4]
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.832    -1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]/C
                         clock pessimism              0.429    -0.850    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.134    -0.716    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.285ns (70.286%)  route 0.120ns (29.714%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X39Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]/Q
                         net (fo=2, routed)           0.120    -0.594    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[30]
    SLICE_X39Y72         LUT2 (Prop_lut2_I0_O)        0.045    -0.549 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v[28]_i_3/O
                         net (fo=1, routed)           0.000    -0.549    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v[28]_i_3_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.450 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.450    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[28]_i_1_n_4
    SLICE_X39Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.827    -1.284    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X39Y72         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[31]/C
                         clock pessimism              0.428    -0.856    
    SLICE_X39Y72         FDRE (Hold_fdre_C_D)         0.105    -0.751    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_v_reg[31]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_bili_wr_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y27      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y68     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y68     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y68     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y71     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y71     design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y69     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X71Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X70Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      157.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.803ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.164%)  route 1.462ns (73.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 157.064 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.462    -0.412    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.495   157.064    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.489   157.553    
                         clock uncertainty           -0.130   157.422    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)       -0.031   157.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                        157.391    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                157.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.164ns (19.458%)  route 0.679ns (80.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.679    -0.005    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.826    -1.285    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                         clock pessimism              0.463    -0.822    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.059    -0.763    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.758    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_interpolation_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X68Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X68Y82     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X71Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y78     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X65Y79     design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[111]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[0])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[0]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_153
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[10])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[10]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_143
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[11])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[11]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_142
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[12])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[12]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_141
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[13])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[13]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_140
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[14])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[14]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_139
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[15])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[15]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_138
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[16])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[16]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_137
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[17])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[17]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_136
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    

Slack (MET) :             30.780ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 5.815ns (74.956%)  route 1.943ns (25.044%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.628    -2.393    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/Q
                         net (fo=4, routed)           1.048    -0.828    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0_n_0
    SLICE_X57Y59         LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.704    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_i_2_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    -0.306 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.306    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.192 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.078 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__1_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.036 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.036    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__2_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.258 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3/O[0]
                         net (fo=14, routed)          0.893     1.151    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig2_carry__3_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[18])
                                                      4.211     5.362 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1/PCOUT[18]
                         net (fo=1, routed)           0.002     5.364    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig1_n_135
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.590    37.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.102    37.545    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    36.145    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                         36.145    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 30.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.251ns (54.282%)  route 0.211ns (45.718%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[1]/Q
                         net (fo=2, routed)           0.211    -0.497    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[1]
    SLICE_X52Y90         LUT4 (Prop_lut4_I3_O)        0.045    -0.452 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    -0.452    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry_i_7__1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.387 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry/O[1]
                         net (fo=1, routed)           0.000    -0.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[1]
    SLICE_X52Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y90         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]/C
                         clock pessimism              0.692    -0.586    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105    -0.481    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.251ns (54.282%)  route 0.211ns (45.718%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[5]/Q
                         net (fo=2, routed)           0.211    -0.497    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[5]
    SLICE_X52Y91         LUT4 (Prop_lut4_I3_O)        0.045    -0.452 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.452    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__0_i_7_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.387 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.387    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[5]
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y91         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]/C
                         clock pessimism              0.692    -0.586    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.252ns (53.766%)  route 0.217ns (46.234%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]/Q
                         net (fo=2, routed)           0.217    -0.492    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]
    SLICE_X52Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.447 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    -0.447    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_6_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.381 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.381    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[10]
    SLICE_X52Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]/C
                         clock pessimism              0.692    -0.586    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105    -0.481    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.252ns (53.766%)  route 0.217ns (46.234%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.565    -0.849    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[18]/Q
                         net (fo=2, routed)           0.217    -0.491    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[18]
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.045    -0.446 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000    -0.446    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__3_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.380 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.380    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[18]
    SLICE_X52Y94         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.834    -1.277    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[18]/C
                         clock pessimism              0.692    -0.585    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105    -0.480    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.887%)  route 0.139ns (27.113%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.565    -0.849    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.138    -0.547    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[6]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.391 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.390    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[4]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.337 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.337    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]_i_1_n_7
    SLICE_X54Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.828    -1.282    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.598    -0.816    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.245    -0.430    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[3]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.909    -1.201    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.738    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.555    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.428%)  route 0.246ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.598    -0.816    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y80         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.246    -0.429    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.909    -1.201    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.738    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.555    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.559%)  route 0.139ns (26.441%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.565    -0.849    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.138    -0.547    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[6]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.391 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.390    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[4]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.324 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.324    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]_i_1_n_5
    SLICE_X54Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.828    -1.282    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[10]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.285ns (56.807%)  route 0.217ns (43.193%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.564    -0.850    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X51Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]/Q
                         net (fo=2, routed)           0.217    -0.492    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/val_zoom_reg[10]
    SLICE_X52Y92         LUT4 (Prop_lut4_I3_O)        0.045    -0.447 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    -0.447    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/i__carry__1_i_6_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.348 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.348    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr[11]
    SLICE_X52Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/pix_clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]/C
                         clock pessimism              0.692    -0.586    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105    -0.481    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/pixel_renderer_inst/fr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.669%)  route 0.139ns (25.331%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.565    -0.849    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y99         FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[6]/Q
                         net (fo=6, routed)           0.138    -0.547    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt[6]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.391 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.390    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[4]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.301 r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.301    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[8]_i_1_n_6
    SLICE_X54Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.828    -1.282    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/pix_clk
    SLICE_X54Y100        FDRE                                         r  design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[9]/C
                         clock pessimism              0.697    -0.585    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.451    design_1_i/VGA_TOP_WITH_DATA_MUX/VGA_TOP_1/U0/vga_timing_inst/v_cnt_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y32     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y25      design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X70Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y62     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y62     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y62     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[14]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y62     design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y76     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y75     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y84     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y81     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y83     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y77     design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_bili_wr_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.735ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.642ns (14.316%)  route 3.842ns (85.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 17.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.712     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y72         LUT3 (Prop_lut3_I0_O)        0.124     0.947 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg_i_1/O
                         net (fo=32, routed)          1.131     2.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block0
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.585    17.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    DSP48_X1Y27          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg/CLK
                         clock pessimism              0.325    17.478    
                         clock uncertainty           -0.250    17.227    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_CEC)
                                                     -0.414    16.813    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_write_sig_reg
  -------------------------------------------------------------------
                         required time                         16.813    
                         arrival time                          -2.078    
  -------------------------------------------------------------------
                         slack                                 14.735    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.642ns (15.939%)  route 3.386ns (84.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.570     0.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.806 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1/O
                         net (fo=31, routed)          0.816     1.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.509    17.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]/C
                         clock pessimism              0.325    17.402    
                         clock uncertainty           -0.250    17.152    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    16.628    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.642ns (15.939%)  route 3.386ns (84.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.570     0.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.806 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1/O
                         net (fo=31, routed)          0.816     1.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.509    17.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]/C
                         clock pessimism              0.325    17.402    
                         clock uncertainty           -0.250    17.152    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    16.628    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.642ns (15.939%)  route 3.386ns (84.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.570     0.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.806 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1/O
                         net (fo=31, routed)          0.816     1.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.509    17.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]/C
                         clock pessimism              0.325    17.402    
                         clock uncertainty           -0.250    17.152    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    16.628    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.006ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.642ns (15.939%)  route 3.386ns (84.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.570     0.682    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     0.806 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1/O
                         net (fo=31, routed)          0.816     1.621    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_1_n_0
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.509    17.078    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y65         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]/C
                         clock pessimism              0.325    17.402    
                         clock uncertainty           -0.250    17.152    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    16.628    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 15.006    

Slack (MET) :             15.012ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.668ns (16.002%)  route 3.507ns (83.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 17.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.712     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150     0.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_2/O
                         net (fo=31, routed)          0.795     1.768    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block0
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.508    17.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]/C
                         clock pessimism              0.325    17.401    
                         clock uncertainty           -0.250    17.151    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.371    16.780    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 15.012    

Slack (MET) :             15.012ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.668ns (16.002%)  route 3.507ns (83.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 17.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.712     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150     0.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_2/O
                         net (fo=31, routed)          0.795     1.768    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block0
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.508    17.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[6]/C
                         clock pessimism              0.325    17.401    
                         clock uncertainty           -0.250    17.151    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.371    16.780    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[6]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 15.012    

Slack (MET) :             15.012ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.668ns (16.002%)  route 3.507ns (83.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 17.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.712     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150     0.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_2/O
                         net (fo=31, routed)          0.795     1.768    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block0
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.508    17.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]/C
                         clock pessimism              0.325    17.401    
                         clock uncertainty           -0.250    17.151    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.371    16.780    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[7]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 15.012    

Slack (MET) :             15.012ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.668ns (16.002%)  route 3.507ns (83.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 17.077 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.712     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150     0.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_2/O
                         net (fo=31, routed)          0.795     1.768    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block0
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.508    17.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y66         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[8]/C
                         clock pessimism              0.325    17.401    
                         clock uncertainty           -0.250    17.151    
    SLICE_X42Y66         FDRE (Setup_fdre_C_CE)      -0.371    16.780    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[8]
  -------------------------------------------------------------------
                         required time                         16.780    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                 15.012    

Slack (MET) :             15.044ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@20.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.668ns (16.142%)  route 3.470ns (83.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 17.073 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.615    -2.406    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X56Y68         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_d_reg/Q
                         net (fo=40, routed)          2.712     0.823    design_1_i/BILINEAR_INTERPOLATI_0/U0/write_enable
    SLICE_X43Y72         LUT4 (Prop_lut4_I0_O)        0.150     0.973 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]_i_2/O
                         net (fo=31, routed)          0.759     1.732    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block0
    SLICE_X42Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    21.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    13.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    15.477    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    15.568 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         1.504    17.073    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X42Y69         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[17]/C
                         clock pessimism              0.325    17.397    
                         clock uncertainty           -0.250    17.147    
    SLICE_X42Y69         FDRE (Setup_fdre_C_CE)      -0.371    16.776    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[17]
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                 15.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.276ns (36.184%)  route 0.487ns (63.816%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.555    -0.859    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[85]/Q
                         net (fo=1, routed)           0.224    -0.494    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[85]
    SLICE_X67Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.449 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_15/O
                         net (fo=2, routed)           0.093    -0.356    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_15_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.311 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_4/O
                         net (fo=1, routed)           0.170    -0.141    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_4_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.096 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_1_n_0
    SLICE_X69Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X69Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]/C
                         clock pessimism              0.745    -0.536    
                         clock uncertainty            0.250    -0.286    
    SLICE_X69Y80         FDRE (Hold_fdre_C_D)         0.092    -0.194    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.379ns (49.089%)  route 0.393ns (50.911%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/Q
                         net (fo=1, routed)           0.157    -0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[92]
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.513 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_24/O
                         net (fo=1, routed)           0.000    -0.513    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_24_n_0
    SLICE_X64Y77         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.451 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_17/O
                         net (fo=1, routed)           0.000    -0.451    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_17_n_0
    SLICE_X64Y77         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.432 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_5/O
                         net (fo=3, routed)           0.236    -0.196    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_5_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I0_O)        0.112    -0.084 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[4]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[4]/C
                         clock pessimism              0.745    -0.537    
                         clock uncertainty            0.250    -0.287    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.091    -0.196    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.394ns (50.896%)  route 0.380ns (49.104%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.122    -0.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[9]
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.045    -0.546 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_18/O
                         net (fo=1, routed)           0.000    -0.546    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[9]_i_18_n_0
    SLICE_X62Y80         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.473 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_10/O
                         net (fo=1, routed)           0.000    -0.473    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_10_n_0
    SLICE_X62Y80         MUXF8 (Prop_muxf8_I0_O)      0.022    -0.451 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_3/O
                         net (fo=3, routed)           0.258    -0.193    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[9]_i_3_n_0
    SLICE_X68Y81         LUT6 (Prop_lut6_I5_O)        0.113    -0.080 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.831    -1.280    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X68Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]/C
                         clock pessimism              0.745    -0.535    
                         clock uncertainty            0.250    -0.285    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.092    -0.193    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.299ns (38.337%)  route 0.481ns (61.663%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[133]/Q
                         net (fo=2, routed)           0.135    -0.557    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[133]
    SLICE_X67Y77         LUT5 (Prop_lut5_I2_O)        0.045    -0.512 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_3/O
                         net (fo=1, routed)           0.082    -0.429    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_3_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.384 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_2/O
                         net (fo=2, routed)           0.264    -0.121    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[5]_i_2_n_0
    SLICE_X69Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.076 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[1]_i_1_n_0
    SLICE_X69Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X69Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]/C
                         clock pessimism              0.745    -0.536    
                         clock uncertainty            0.250    -0.286    
    SLICE_X69Y80         FDRE (Hold_fdre_C_D)         0.091    -0.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.276ns (34.304%)  route 0.529ns (65.696%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/Q
                         net (fo=1, routed)           0.184    -0.529    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[114]
    SLICE_X66Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.484 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_8/O
                         net (fo=2, routed)           0.206    -0.277    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_8_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_2/O
                         net (fo=1, routed)           0.138    -0.094    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[2]_i_1_n_0
    SLICE_X71Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X71Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]/C
                         clock pessimism              0.745    -0.536    
                         clock uncertainty            0.250    -0.286    
    SLICE_X71Y80         FDRE (Hold_fdre_C_D)         0.091    -0.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.276ns (33.518%)  route 0.547ns (66.482%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.140    -0.575    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[4]
    SLICE_X65Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.530 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[4]_i_3/O
                         net (fo=1, routed)           0.152    -0.378    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[4]_i_3_n_0
    SLICE_X69Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[4]_i_2/O
                         net (fo=2, routed)           0.256    -0.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[4]_i_2_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.032 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[0]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]/C
                         clock pessimism              0.745    -0.537    
                         clock uncertainty            0.250    -0.287    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.092    -0.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.276ns (33.209%)  route 0.555ns (66.791%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[114]/Q
                         net (fo=1, routed)           0.184    -0.529    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[114]
    SLICE_X66Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.484 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_8/O
                         net (fo=2, routed)           0.205    -0.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_8_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_2/O
                         net (fo=2, routed)           0.166    -0.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_2_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I3_O)        0.045    -0.023 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[6]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]/C
                         clock pessimism              0.745    -0.537    
                         clock uncertainty            0.250    -0.287    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.092    -0.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.423ns (49.305%)  route 0.435ns (50.695%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.562    -0.852    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.724 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[190]/Q
                         net (fo=1, routed)           0.118    -0.606    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[190]
    SLICE_X64Y83         LUT5 (Prop_lut5_I2_O)        0.099    -0.507 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_25/O
                         net (fo=1, routed)           0.000    -0.507    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_25_n_0
    SLICE_X64Y83         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.442 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_17/O
                         net (fo=1, routed)           0.000    -0.442    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_17_n_0
    SLICE_X64Y83         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.423 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5/O
                         net (fo=3, routed)           0.317    -0.106    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]_i_5_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I5_O)        0.112     0.006 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.006    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[10]_i_1_n_0
    SLICE_X70Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X70Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]/C
                         clock pessimism              0.745    -0.537    
                         clock uncertainty            0.250    -0.287    
    SLICE_X70Y79         FDRE (Hold_fdre_C_D)         0.120    -0.167    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.276ns (32.898%)  route 0.563ns (67.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.564    -0.850    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X69Y85         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[147]/Q
                         net (fo=1, routed)           0.271    -0.438    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[147]
    SLICE_X68Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.393 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_9/O
                         net (fo=2, routed)           0.070    -0.323    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[11]_i_9_n_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[3]_i_2/O
                         net (fo=1, routed)           0.222    -0.056    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[3]_i_2_n_0
    SLICE_X67Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.011 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[3]_i_1_n_0
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.832    -1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X67Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]/C
                         clock pessimism              0.745    -0.534    
                         clock uncertainty            0.250    -0.284    
    SLICE_X67Y82         FDRE (Hold_fdre_C_D)         0.092    -0.192    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_bili_wr_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_bili_wr_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bili_wr_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.220%)  route 0.478ns (55.780%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[92]/Q
                         net (fo=1, routed)           0.157    -0.558    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[92]
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.045    -0.513 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_24/O
                         net (fo=1, routed)           0.000    -0.513    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_24_n_0
    SLICE_X64Y77         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.451 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_17/O
                         net (fo=1, routed)           0.000    -0.451    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_17_n_0
    SLICE_X64Y77         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.432 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_5/O
                         net (fo=3, routed)           0.321    -0.111    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]_i_5_n_0
    SLICE_X71Y79         LUT6 (Prop_lut6_I5_O)        0.112     0.001 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.001    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out[8]_i_1_n_0
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bili_wr_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_bili_wr_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=171, routed)         0.829    -1.282    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_in1
    SLICE_X71Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]/C
                         clock pessimism              0.745    -0.537    
                         clock uncertainty            0.250    -0.287    
    SLICE_X71Y79         FDRE (Hold_fdre_C_D)         0.092    -0.195    design_1_i/BILINEAR_INTERPOLATI_0/U0/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_interpolation_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.148ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.466ns  (logic 4.314ns (41.219%)  route 6.152ns (58.781%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 157.070 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 117.591 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.613   117.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518   118.109 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           2.732   120.842    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.124   120.966 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   120.966    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   121.606 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[3]
                         net (fo=5, routed)           1.338   122.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_4
    SLICE_X67Y79         LUT2 (Prop_lut2_I0_O)        0.306   123.250 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.800 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.134 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.443   125.577    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.303   125.880 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   125.880    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   126.488 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[3]
                         net (fo=1, routed)           0.639   127.126    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_4
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.307   127.433 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_2/O
                         net (fo=1, routed)           0.000   127.433    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_2_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.834 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.834    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   128.057 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1/O[0]
                         net (fo=1, routed)           0.000   128.057    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]_i_1_n_7
    SLICE_X59Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.501   157.070    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]/C
                         clock pessimism              0.325   157.394    
                         clock uncertainty           -0.250   157.144    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.062   157.206    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[59]
  -------------------------------------------------------------------
                         required time                        157.206    
                         arrival time                        -128.057    
  -------------------------------------------------------------------
                         slack                                 29.148    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.446ns  (logic 3.620ns (34.654%)  route 6.826ns (65.346%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 157.067 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 117.593 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.615   117.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456   118.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=13, routed)          3.241   121.290    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X64Y74         LUT2 (Prop_lut2_I1_O)        0.124   121.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_1/O
                         net (fo=1, routed)           0.000   121.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   121.662 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[3]
                         net (fo=5, routed)           1.656   123.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_4
    SLICE_X59Y75         LUT2 (Prop_lut2_I1_O)        0.306   123.624 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1/O
                         net (fo=1, routed)           0.000   123.624    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.025 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   124.025    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.359 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[1]
                         net (fo=2, routed)           1.040   125.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_6
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.303   125.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10/O
                         net (fo=1, routed)           0.000   125.702    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.249 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[2]
                         net (fo=1, routed)           0.890   127.139    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_5
    SLICE_X60Y79         LUT4 (Prop_lut4_I2_O)        0.302   127.441 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_3/O
                         net (fo=1, routed)           0.000   127.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_3_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   127.821 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.821    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   128.040 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1/O[0]
                         net (fo=1, routed)           0.000   128.040    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]_i_1_n_7
    SLICE_X60Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.498   157.067    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X60Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]/C
                         clock pessimism              0.325   157.391    
                         clock uncertainty           -0.250   157.141    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)        0.109   157.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[167]
  -------------------------------------------------------------------
                         required time                        157.250    
                         arrival time                        -128.040    
  -------------------------------------------------------------------
                         slack                                 29.210    

Slack (MET) :             29.347ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.265ns  (logic 3.928ns (38.264%)  route 6.337ns (61.736%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 157.068 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 117.591 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.613   117.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518   118.109 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           2.732   120.842    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.124   120.966 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   120.966    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   121.606 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[3]
                         net (fo=5, routed)           1.338   122.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_4
    SLICE_X67Y79         LUT2 (Prop_lut2_I0_O)        0.306   123.250 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.800 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.134 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.443   125.577    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.303   125.880 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   125.880    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[0]
                         net (fo=1, routed)           0.824   126.956    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_7
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.295   127.251 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5/O
                         net (fo=1, routed)           0.000   127.251    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   127.857 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000   127.857    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_4
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.499   157.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]/C
                         clock pessimism              0.325   157.392    
                         clock uncertainty           -0.250   157.142    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)        0.062   157.204    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]
  -------------------------------------------------------------------
                         required time                        157.204    
                         arrival time                        -127.857    
  -------------------------------------------------------------------
                         slack                                 29.347    

Slack (MET) :             29.354ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.256ns  (logic 3.694ns (36.017%)  route 6.562ns (63.983%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 157.068 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 117.593 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.615   117.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456   118.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=13, routed)          3.241   121.290    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.124   121.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_1/O
                         net (fo=1, routed)           0.000   121.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.815 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.009   121.824    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.046 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[0]
                         net (fo=5, routed)           1.118   123.164    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_7
    SLICE_X66Y74         LUT2 (Prop_lut2_I1_O)        0.299   123.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_4/O
                         net (fo=1, routed)           0.000   123.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_4_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   123.715 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[0]
                         net (fo=2, routed)           1.205   124.920    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_7
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.295   125.215 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_7/O
                         net (fo=1, routed)           0.000   125.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_7_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.591 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6/CO[3]
                         net (fo=1, routed)           0.000   125.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   125.810 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           0.990   126.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.295   127.095 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   127.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   127.627 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.627    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   127.850 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000   127.850    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]_i_1_n_7
    SLICE_X63Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.499   157.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]/C
                         clock pessimism              0.325   157.392    
                         clock uncertainty           -0.250   157.142    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.062   157.204    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[95]
  -------------------------------------------------------------------
                         required time                        157.204    
                         arrival time                        -127.850    
  -------------------------------------------------------------------
                         slack                                 29.354    

Slack (MET) :             29.406ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.206ns  (logic 3.869ns (37.908%)  route 6.337ns (62.092%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 157.068 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 117.591 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.613   117.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518   118.109 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           2.732   120.842    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.124   120.966 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   120.966    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   121.606 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[3]
                         net (fo=5, routed)           1.338   122.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_4
    SLICE_X67Y79         LUT2 (Prop_lut2_I0_O)        0.306   123.250 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.800 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.134 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1/O[1]
                         net (fo=2, routed)           1.443   125.577    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__1_n_6
    SLICE_X58Y81         LUT1 (Prop_lut1_I0_O)        0.303   125.880 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10/O
                         net (fo=1, routed)           0.000   125.880    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_10_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   126.132 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6/O[0]
                         net (fo=1, routed)           0.824   126.956    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_6_n_7
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.295   127.251 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5/O
                         net (fo=1, routed)           0.000   127.251    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_5_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   127.798 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[2]
                         net (fo=1, routed)           0.000   127.798    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_5
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.499   157.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]/C
                         clock pessimism              0.325   157.392    
                         clock uncertainty           -0.250   157.142    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)        0.062   157.204    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[57]
  -------------------------------------------------------------------
                         required time                        157.204    
                         arrival time                        -127.798    
  -------------------------------------------------------------------
                         slack                                 29.406    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.158ns  (logic 4.155ns (40.902%)  route 6.003ns (59.098%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 157.068 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.408ns = ( 117.591 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.613   117.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.518   118.109 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[1]/Q
                         net (fo=9, routed)           2.732   120.842    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[1]
    SLICE_X68Y77         LUT2 (Prop_lut2_I1_O)        0.124   120.966 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3/O
                         net (fo=1, routed)           0.000   120.966    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_i_3_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   121.606 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[3]
                         net (fo=5, routed)           1.338   122.944    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_4
    SLICE_X67Y79         LUT2 (Prop_lut2_I0_O)        0.306   123.250 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3/O
                         net (fo=1, routed)           0.000   123.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_i_3_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   123.830 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0/O[2]
                         net (fo=2, routed)           1.069   124.899    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__114_carry__0_n_5
    SLICE_X58Y80         LUT1 (Prop_lut1_I0_O)        0.302   125.201 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_9/O
                         net (fo=1, routed)           0.000   125.201    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_9_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   125.844 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6/O[3]
                         net (fo=1, routed)           0.864   126.708    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_6_n_4
    SLICE_X59Y80         LUT4 (Prop_lut4_I2_O)        0.307   127.015 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_2/O
                         net (fo=1, routed)           0.000   127.015    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[54]_i_2_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.416 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000   127.416    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[54]_i_1_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.750 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000   127.750    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_6
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.499   157.068    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/C
                         clock pessimism              0.325   157.392    
                         clock uncertainty           -0.250   157.142    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)        0.062   157.204    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]
  -------------------------------------------------------------------
                         required time                        157.204    
                         arrival time                        -127.750    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.457ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.199ns  (logic 3.373ns (33.071%)  route 6.826ns (66.929%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 157.067 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 117.593 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.615   117.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456   118.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=13, routed)          3.241   121.290    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X64Y74         LUT2 (Prop_lut2_I1_O)        0.124   121.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_1/O
                         net (fo=1, routed)           0.000   121.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   121.662 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[3]
                         net (fo=5, routed)           1.656   123.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_4
    SLICE_X59Y75         LUT2 (Prop_lut2_I1_O)        0.306   123.624 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1/O
                         net (fo=1, routed)           0.000   123.624    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.025 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   124.025    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.359 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[1]
                         net (fo=2, routed)           1.040   125.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_6
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.303   125.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10/O
                         net (fo=1, routed)           0.000   125.702    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.249 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[2]
                         net (fo=1, routed)           0.890   127.139    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_5
    SLICE_X60Y79         LUT4 (Prop_lut4_I2_O)        0.302   127.441 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_3/O
                         net (fo=1, routed)           0.000   127.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_3_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   127.793 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[3]
                         net (fo=1, routed)           0.000   127.793    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_4
    SLICE_X60Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.498   157.067    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X60Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]/C
                         clock pessimism              0.325   157.391    
                         clock uncertainty           -0.250   157.141    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.109   157.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]
  -------------------------------------------------------------------
                         required time                        157.250    
                         arrival time                        -127.793    
  -------------------------------------------------------------------
                         slack                                 29.457    

Slack (MET) :             29.501ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.107ns  (logic 3.545ns (35.074%)  route 6.562ns (64.926%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 157.066 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 117.593 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.615   117.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456   118.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=13, routed)          3.241   121.290    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.124   121.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_1/O
                         net (fo=1, routed)           0.000   121.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.815 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.009   121.824    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.046 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[0]
                         net (fo=5, routed)           1.118   123.164    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_7
    SLICE_X66Y74         LUT2 (Prop_lut2_I1_O)        0.299   123.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_4/O
                         net (fo=1, routed)           0.000   123.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_4_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   123.715 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[0]
                         net (fo=2, routed)           1.205   124.920    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_7
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.295   125.215 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_7/O
                         net (fo=1, routed)           0.000   125.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_7_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.591 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6/CO[3]
                         net (fo=1, routed)           0.000   125.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   125.810 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           0.990   126.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.295   127.095 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   127.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606   127.701 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[3]
                         net (fo=1, routed)           0.000   127.701    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_4
    SLICE_X63Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.497   157.066    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]/C
                         clock pessimism              0.325   157.390    
                         clock uncertainty           -0.250   157.140    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.062   157.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]
  -------------------------------------------------------------------
                         required time                        157.202    
                         arrival time                        -127.701    
  -------------------------------------------------------------------
                         slack                                 29.501    

Slack (MET) :             29.559ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.097ns  (logic 3.271ns (32.395%)  route 6.826ns (67.605%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 157.067 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 117.593 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.615   117.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456   118.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=13, routed)          3.241   121.290    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X64Y74         LUT2 (Prop_lut2_I1_O)        0.124   121.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_1/O
                         net (fo=1, routed)           0.000   121.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   121.662 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0/O[3]
                         net (fo=5, routed)           1.656   123.318    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__236_carry__0_n_4
    SLICE_X59Y75         LUT2 (Prop_lut2_I1_O)        0.306   123.624 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1/O
                         net (fo=1, routed)           0.000   123.624    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_i_1_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.025 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0/CO[3]
                         net (fo=1, routed)           0.000   124.025    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__0_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.359 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1/O[1]
                         net (fo=2, routed)           1.040   125.399    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__272_carry__1_n_6
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.303   125.702 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10/O
                         net (fo=1, routed)           0.000   125.702    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_10_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   126.249 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6/O[2]
                         net (fo=1, routed)           0.890   127.139    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_6_n_5
    SLICE_X60Y79         LUT4 (Prop_lut4_I2_O)        0.302   127.441 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_3/O
                         net (fo=1, routed)           0.000   127.441    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[166]_i_3_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   127.691 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1/O[2]
                         net (fo=1, routed)           0.000   127.691    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[166]_i_1_n_5
    SLICE_X60Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.498   157.067    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X60Y79         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]/C
                         clock pessimism              0.325   157.391    
                         clock uncertainty           -0.250   157.141    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.109   157.250    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[165]
  -------------------------------------------------------------------
                         required time                        157.250    
                         arrival time                        -127.691    
  -------------------------------------------------------------------
                         slack                                 29.559    

Slack (MET) :             29.560ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@160.000ns - clk_vga_design_1_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        10.048ns  (logic 3.486ns (34.693%)  route 6.562ns (65.307%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 157.066 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.406ns = ( 117.593 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    E3                   IBUF                         0.000   120.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233   121.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   114.163 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   115.882    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   115.978 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.615   117.593    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X57Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.456   118.049 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[7]/Q
                         net (fo=13, routed)          3.241   121.290    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[7]
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.124   121.414 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_1/O
                         net (fo=1, routed)           0.000   121.414    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   121.815 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0/CO[3]
                         net (fo=1, routed)           0.009   121.824    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__0_n_0
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   122.046 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1/O[0]
                         net (fo=5, routed)           1.118   123.164    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__157_carry__1_n_7
    SLICE_X66Y74         LUT2 (Prop_lut2_I1_O)        0.299   123.463 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_4/O
                         net (fo=1, routed)           0.000   123.463    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_i_4_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   123.715 f  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1/O[0]
                         net (fo=2, routed)           1.205   124.920    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__193_carry__1_n_7
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.295   125.215 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_7/O
                         net (fo=1, routed)           0.000   125.215    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[90]_i_7_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   125.591 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6/CO[3]
                         net (fo=1, routed)           0.000   125.591    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[90]_i_6_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   125.810 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6/O[0]
                         net (fo=1, routed)           0.990   126.800    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_6_n_7
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.295   127.095 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5/O
                         net (fo=1, routed)           0.000   127.095    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[94]_i_5_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547   127.642 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1/O[2]
                         net (fo=1, routed)           0.000   127.642    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[94]_i_1_n_5
    SLICE_X63Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    E3                   IBUF                         0.000   160.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162   161.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   153.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   155.477    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   155.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.497   157.066    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X63Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]/C
                         clock pessimism              0.325   157.390    
                         clock uncertainty           -0.250   157.140    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.062   157.202    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[93]
  -------------------------------------------------------------------
                         required time                        157.202    
                         arrival time                        -127.642    
  -------------------------------------------------------------------
                         slack                                 29.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.428ns (53.597%)  route 0.371ns (46.403%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561    -0.853    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0/Q
                         net (fo=1, routed)           0.241    -0.471    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[11]__0_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.356 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_i_1/O[0]
                         net (fo=4, routed)           0.130    -0.226    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__2_i_1_n_7
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.107    -0.119 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.119    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.054 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.054    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry__2_n_6
    SLICE_X65Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.831    -1.280    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[118]/C
                         clock pessimism              0.745    -0.535    
                         clock uncertainty            0.250    -0.285    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105    -0.180    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[118]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.274ns (32.805%)  route 0.561ns (67.195%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.563    -0.851    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X66Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0/Q
                         net (fo=4, routed)           0.561    -0.126    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[9]__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.045    -0.081 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    -0.081    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1_i_6_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.016 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.016    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[10]
    SLICE_X62Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.832    -1.279    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[127]/C
                         clock pessimism              0.745    -0.534    
                         clock uncertainty            0.250    -0.284    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.134    -0.150    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[127]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.251ns (30.976%)  route 0.559ns (69.024%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561    -0.853    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y83         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[8]/Q
                         net (fo=12, routed)          0.559    -0.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[8]
    SLICE_X68Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.108 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_4/O
                         net (fo=1, routed)           0.000    -0.108    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[22]_i_4_n_0
    SLICE_X68Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.043 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.043    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[22]_i_1_n_6
    SLICE_X68Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.834    -1.277    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X68Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.250    -0.282    
    SLICE_X68Y84         FDRE (Hold_fdre_C_D)         0.105    -0.177    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.249ns (30.149%)  route 0.577ns (69.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.553    -0.861    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y75         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0/Q
                         net (fo=4, routed)           0.577    -0.143    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[2]__0_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.098 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.098    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_i_3_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.035 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry/O[3]
                         net (fo=1, routed)           0.000    -0.035    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__80_carry_n_4
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X65Y78         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]/C
                         clock pessimism              0.745    -0.538    
                         clock uncertainty            0.250    -0.288    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.105    -0.183    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[108]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.251ns (30.216%)  route 0.580ns (69.784%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561    -0.853    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X67Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[8]/Q
                         net (fo=13, routed)          0.580    -0.132    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[8]
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.087 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    -0.087    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1_i_7_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.022 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.022    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__1_n_6
    SLICE_X64Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.831    -1.280    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[66]/C
                         clock pessimism              0.745    -0.535    
                         clock uncertainty            0.250    -0.285    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.105    -0.180    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[66]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.515ns (59.196%)  route 0.355ns (40.804%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0/Q
                         net (fo=2, routed)           0.067    -0.647    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]__0_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.500 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    -0.500    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__1_i_9_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.446 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1/O[0]
                         net (fo=4, routed)           0.288    -0.158    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__40_carry__2_i_1_n_7
    SLICE_X62Y84         LUT3 (Prop_lut3_I0_O)        0.107    -0.051 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.051    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2_i_2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.015 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__120_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.015    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1[13]
    SLICE_X62Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833    -1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X62Y84         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.250    -0.283    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.134    -0.149    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[130]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.279ns (33.531%)  route 0.553ns (66.469%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.560    -0.854    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X60Y82         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg[8]/Q
                         net (fo=13, routed)          0.553    -0.137    design_1_i/BILINEAR_INTERPOLATI_0/U0/A_reg_n_0_[8]
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.092 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry__1_i_4/O
                         net (fo=1, routed)           0.000    -0.092    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry__1_i_4_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.022 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__237_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.022    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0[8]
    SLICE_X67Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.825    -1.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X67Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[176]/C
                         clock pessimism              0.745    -0.541    
                         clock uncertainty            0.250    -0.291    
    SLICE_X67Y76         FDRE (Hold_fdre_C_D)         0.105    -0.186    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[176]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.251ns (30.013%)  route 0.585ns (69.987%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.559    -0.855    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X61Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg[8]/Q
                         net (fo=9, routed)           0.585    -0.129    design_1_i/BILINEAR_INTERPOLATI_0/U0/B_reg_n_0_[8]
    SLICE_X59Y81         LUT4 (Prop_lut4_I0_O)        0.045    -0.084 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4/O
                         net (fo=1, routed)           0.000    -0.084    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out[58]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.019 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.019    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[58]_i_1_n_6
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -1.283    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X59Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]/C
                         clock pessimism              0.745    -0.538    
                         clock uncertainty            0.250    -0.288    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.105    -0.183    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[56]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.465ns (55.712%)  route 0.370ns (44.288%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.558    -0.856    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X69Y77         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg[1]/Q
                         net (fo=15, routed)          0.142    -0.573    design_1_i/BILINEAR_INTERPOLATI_0/U0/D_reg_n_0_[1]
    SLICE_X68Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.427 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry/O[2]
                         net (fo=5, routed)           0.228    -0.199    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out4__78_carry_n_5
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.108    -0.091 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.091    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry_i_5_n_0
    SLICE_X71Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.021 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry/O[0]
                         net (fo=1, routed)           0.000    -0.021    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out0__135_carry_n_7
    SLICE_X71Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.825    -1.286    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X71Y76         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[96]/C
                         clock pessimism              0.745    -0.541    
                         clock uncertainty            0.250    -0.291    
    SLICE_X71Y76         FDRE (Hold_fdre_C_D)         0.105    -0.186    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[96]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_interpolation_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.252ns (29.933%)  route 0.590ns (70.067%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.561    -0.853    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X63Y81         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg[6]/Q
                         net (fo=12, routed)          0.590    -0.122    design_1_i/BILINEAR_INTERPOLATI_0/U0/C_reg_n_0_[6]
    SLICE_X64Y80         LUT4 (Prop_lut4_I0_O)        0.045    -0.077 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    -0.077    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.011    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out1__0_carry__0_n_5
    SLICE_X64Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.830    -1.281    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X64Y80         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[63]/C
                         clock pessimism              0.745    -0.536    
                         clock uncertainty            0.250    -0.286    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.105    -0.181    design_1_i/BILINEAR_INTERPOLATI_0/U0/filtered_pixel_out_reg[63]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_interpolation_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.784ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.670ns (15.296%)  route 3.710ns (84.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.756 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.232     1.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.507    37.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.250    37.150    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.377    36.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[0]__0
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 34.784    

Slack (MET) :             34.784ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.670ns (15.296%)  route 3.710ns (84.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.756 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.232     1.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.507    37.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.250    37.150    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.377    36.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[1]__0
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 34.784    

Slack (MET) :             34.784ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.670ns (15.296%)  route 3.710ns (84.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.756 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.232     1.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.507    37.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.250    37.150    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.377    36.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[2]__0
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 34.784    

Slack (MET) :             34.784ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.670ns (15.296%)  route 3.710ns (84.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.756 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.232     1.989    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.507    37.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y59         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.250    37.150    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.377    36.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[3]__0
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 34.784    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.642ns (14.126%)  route 3.903ns (85.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT3 (Prop_lut3_I0_O)        0.124     0.728 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.425     2.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.503    37.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0/C
                         clock pessimism              0.325    37.396    
                         clock uncertainty           -0.250    37.146    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.205    36.941    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[0]__0
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.642ns (14.126%)  route 3.903ns (85.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT3 (Prop_lut3_I0_O)        0.124     0.728 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.425     2.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.503    37.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0/C
                         clock pessimism              0.325    37.396    
                         clock uncertainty           -0.250    37.146    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.205    36.941    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[1]__0
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.642ns (14.126%)  route 3.903ns (85.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT3 (Prop_lut3_I0_O)        0.124     0.728 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.425     2.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.503    37.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0/C
                         clock pessimism              0.325    37.396    
                         clock uncertainty           -0.250    37.146    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.205    36.941    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[2]__0
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.787ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.642ns (14.126%)  route 3.903ns (85.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT3 (Prop_lut3_I0_O)        0.124     0.728 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1/O
                         net (fo=33, routed)          1.425     2.153    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg_i_1_n_0
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.503    37.072    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X52Y58         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0/C
                         clock pessimism              0.325    37.396    
                         clock uncertainty           -0.250    37.146    
    SLICE_X52Y58         FDRE (Setup_fdre_C_CE)      -0.205    36.941    design_1_i/BILINEAR_INTERPOLATI_0/U0/h_block_reg[3]__0
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 34.787    

Slack (MET) :             34.924ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.670ns (15.801%)  route 3.570ns (84.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.756 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.093     1.849    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X58Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.507    37.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]__0/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.250    37.150    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.377    36.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[4]__0
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 34.924    

Slack (MET) :             34.924ns  (required time - arrival time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.670ns (15.801%)  route 3.570ns (84.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         1.630    -2.391    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          2.478     0.604    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.152     0.756 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2/O
                         net (fo=32, routed)          1.093     1.849    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block[31]__0_i_2_n_0
    SLICE_X58Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         1.507    37.076    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X58Y60         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]__0/C
                         clock pessimism              0.325    37.400    
                         clock uncertainty           -0.250    37.150    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.377    36.773    design_1_i/BILINEAR_INTERPOLATI_0/U0/v_block_reg[5]__0
  -------------------------------------------------------------------
                         required time                         36.773    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 34.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.164ns (18.754%)  route 0.710ns (81.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.710     0.027    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.919    -1.191    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.745    -0.447    
                         clock uncertainty            0.250    -0.196    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022    -0.174    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.164ns (18.754%)  route 0.710ns (81.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.710     0.027    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.919    -1.191    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.745    -0.447    
                         clock uncertainty            0.250    -0.196    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018    -0.178    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.164ns (16.339%)  route 0.840ns (83.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.840     0.156    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.919    -1.191    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    DSP48_X1Y25          DSP48E1                                      r  design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg/CLK
                         clock pessimism              0.745    -0.447    
                         clock uncertainty            0.250    -0.196    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004    -0.200    design_1_i/BILINEAR_INTERPOLATI_0/U0/address_read_sig_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[12]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.164ns (14.241%)  route 0.988ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.988     0.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[12]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[12]__0/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.250    -0.283    
    SLICE_X47Y62         FDRE (Hold_fdre_C_CE)       -0.039    -0.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[12]__0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[13]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.164ns (14.241%)  route 0.988ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.988     0.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[13]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[13]__0/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.250    -0.283    
    SLICE_X47Y62         FDRE (Hold_fdre_C_CE)       -0.039    -0.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[13]__0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[14]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.164ns (14.241%)  route 0.988ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.988     0.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[14]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[14]__0/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.250    -0.283    
    SLICE_X47Y62         FDRE (Hold_fdre_C_CE)       -0.039    -0.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[14]__0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[15]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.164ns (14.241%)  route 0.988ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          0.988     0.304    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[15]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.833    -1.278    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y62         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[15]__0/C
                         clock pessimism              0.745    -0.533    
                         clock uncertainty            0.250    -0.283    
    SLICE_X47Y62         FDRE (Hold_fdre_C_CE)       -0.039    -0.322    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[15]__0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[10]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.164ns (13.483%)  route 1.052ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.052     0.368    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[10]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.835    -1.276    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[10]__0/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.250    -0.281    
    SLICE_X47Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.320    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[10]__0
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[11]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.164ns (13.483%)  route 1.052ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.052     0.368    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[11]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.835    -1.276    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[11]__0/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.250    -0.281    
    SLICE_X47Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.320    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[11]__0
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_interpolation_design_1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[8]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_interpolation_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.164ns (13.483%)  route 1.052ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_interpolation_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_interpolation_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=194, routed)         0.566    -0.848    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_interpolation
    SLICE_X66Y88         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig_reg/Q
                         net (fo=85, routed)          1.052     0.368    design_1_i/BILINEAR_INTERPOLATI_0/U0/wr_en_sig
    SLICE_X47Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[8]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=487, routed)         0.835    -1.276    design_1_i/BILINEAR_INTERPOLATI_0/U0/clk_vga
    SLICE_X47Y61         FDRE                                         r  design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[8]__0/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.250    -0.281    
    SLICE_X47Y61         FDRE (Hold_fdre_C_CE)       -0.039    -0.320    design_1_i/BILINEAR_INTERPOLATI_0/U0/local_h_reg[8]__0
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.688    





