Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 02:04:51 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.390    0.167 2.00e+07    0.577 100.0
  U0_CLK_GATE (CLK_GATE)               3.16e-02 4.24e-03 3.73e+04 3.59e-02   6.2
  U0_ALU (ALU_test_1)                  6.21e-03 1.56e-02 6.64e+06 2.85e-02   4.9
    mult_36 (ALU_DW02_mult_0)          6.08e-04 9.41e-05 1.64e+06 2.34e-03   0.4
    add_34 (ALU_DW01_add_0)            5.78e-05 4.18e-05 2.04e+05 3.03e-04   0.1
    sub_35 (ALU_DW01_sub_0)            5.96e-05 4.65e-05 2.38e+05 3.44e-04   0.1
    div_37 (ALU_DW_div_uns_0)          7.23e-04 5.33e-04 3.23e+06 4.49e-03   0.8
  U0_RegFile (REG_FILE_test_1)         3.70e-02 6.93e-02 5.24e+06    0.112  19.3
  U0_SYS_CTRL (sys_ctrl_test_1)        9.53e-03 6.25e-03 6.21e+05 1.64e-02   2.8
  U0_UART (UART_test_1)                1.51e-02 9.21e-03 2.22e+06 2.66e-02   4.6
    u0_UART_TX (UART_TX_DATAWIDTH8_test_1)
                                       3.53e-03 2.35e-03 5.72e+05 6.45e-03   1.1
      u0_fsm (TX_fsm_datawidth8_test_1)
                                       5.00e-04 4.06e-04 1.01e+05 1.01e-03   0.2
      u0_mux (TX_mux_test_1)           1.03e-04 1.23e-04 4.39e+04 2.69e-04   0.0
      u0_parity (TX_parity_datawidth8_test_1)
                                       3.28e-05 1.19e-04 1.03e+05 2.55e-04   0.0
      u0_serializer (TX_serializer_datawidth8_test_1)
                                       2.00e-03 1.66e-03 3.17e+05 3.97e-03   0.7
    u0_UART_RX (UART_RX_DATAWIDTH8_test_1)
                                       1.12e-02 6.84e-03 1.64e+06 1.97e-02   3.4
      U6_data_sampling (RX_data_sampling_test_1)
                                       2.52e-03 1.11e-03 3.27e+05 3.96e-03   0.7
      U5_edge_bit_cnt (RX_edge_bit_cnt_test_1)
                                       4.09e-03 2.52e-03 5.48e+05 7.17e-03   1.2
      U4_deserializer (RX_deserializer_data_width8_test_1)
                                       1.51e-03 1.56e-03 3.18e+05 3.39e-03   0.6
      U3_stp_chk (RX_stp_chk_test_1)      0.000 1.65e-04 4.14e+04 2.06e-04   0.0
      U2_str_check (RX_str_check_test_1)
                                          0.000 1.65e-04 4.19e+04 2.07e-04   0.0
      U1_parity_check (RX_parity_check_data_width8_test_1)
                                       5.98e-05 2.03e-04 1.39e+05 4.02e-04   0.1
      U0_fsm (RX_FSM_test_1)           1.91e-03 1.05e-03 2.15e+05 3.17e-03   0.6
  U1_ClkDiv (ClkDiv_RATIO_WD8_test_1)  1.03e-03 1.21e-03 6.51e+05 2.90e-03   0.5
    add_49 (ClkDiv_RATIO_WD8_1_DW01_inc_0)
                                       7.09e-07 1.06e-08 8.37e+04 8.45e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)           1.24e-04 1.17e-05 7.00e+04 2.05e-04   0.0
  U0_ClkDiv (ClkDiv_RATIO_WD8_test_0)  3.40e-03 1.67e-03 6.28e+05 5.69e-03   1.0
    add_49 (ClkDiv_RATIO_WD8_0_DW01_inc_0)
                                       2.89e-05 5.24e-06 8.36e+04 1.18e-04   0.0
  U0_PULSE_GEN (PULSE_GEN_test_0)      1.60e-05 8.64e-04 3.69e+04 9.17e-04   0.2
  U1_WrInc_PULSE_GEN (PULSE_GEN_test_1)
                                       2.15e-04 2.71e-04 3.95e+04 5.26e-04   0.1
  U0_FIFO (fifo_top_data_width8_FIFO_DEPTH8_pointer_width4_test_1)
                                       3.11e-02 4.74e-02 3.27e+06 8.18e-02  14.2
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                       1.37e-03 3.43e-03 1.11e+05 4.91e-03   0.9
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                       8.09e-04 7.92e-04 1.02e+05 1.70e-03   0.3
    u0_FIFO_MEMORY (fifo_mem_DATA8_DEPTH8_pointer_width4_test_1)
                                       2.49e-02 3.87e-02 2.44e+06 6.60e-02  11.4
    u0_FIFO_RD (fifo_rd_pointer_width4_test_1)
                                       1.44e-03 9.96e-04 3.00e+05 2.74e-03   0.5
    u0_FIFO_WR (fifo_wr_pointer_width4_test_1)
                                       1.39e-03 3.42e-03 3.04e+05 5.12e-03   0.9
  U0_ref_sync (DATA_SYNC_BUS_WIDTH8_NUM_STAGES2_test_1)
                                       1.57e-03 4.70e-03 2.55e+05 6.53e-03   1.1
  U1_RST_SYNC (RST_SYNC_stages1_test_1)
                                       3.22e-04 1.34e-03 2.98e+04 1.69e-03   0.3
  U0_RST_SYNC (RST_SYNC_stages1_test_0)
                                       7.45e-05 3.06e-04 2.75e+04 4.08e-04   0.1
  U6_mux2X1 (mux2X1_5)                 3.86e-04 4.85e-05 1.37e+04 4.48e-04   0.1
  U5_mux2X1 (mux2X1_6)                 1.45e-04 7.22e-05 1.31e+04 2.30e-04   0.0
  U4_mux2X1 (mux2X1_0)                 5.97e-04 7.58e-05 1.26e+04 6.85e-04   0.1
  U3_mux2X1 (mux2X1_2)                 3.53e-03 1.27e-04 1.99e+04 3.68e-03   0.6
  U2_mux2X1 (mux2X1_3)                 4.49e-03 1.97e-04 1.99e+04 4.70e-03   0.8
  U1_mux2X1 (mux2X1_4)                 3.45e-03 1.84e-04 1.99e+04 3.65e-03   0.6
  U0_mux2X1 (mux2X1_1)                    0.236 3.31e-03 1.99e+04    0.240  41.6
1
