

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Inoffical Documentation of Intel MCHBAR register space. &mdash; coreboot 4.7 documentation</title>
  

  
  
  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="coreboot 4.7 documentation" href="../../index.html"/>
        <link rel="up" title="Sandy Bridge Raminit" href="Sandybridge.html"/>
        <link rel="next" title="Frequency selection" href="Sandybridge_freq.html"/>
        <link rel="prev" title="Sandy Bridge Raminit" href="Sandybridge.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> coreboot
          

          
          </a>

          
            
            
              <div class="version">
                4.7
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../Lesson2.html">Lesson 2: Submitting a patch to coreboot.org</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../gerrit_guidelines.html">Gerrit Etiquette and Guidelines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../build_system.html">coreboot's build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../core/Kconfig.html">Kconfig in coreboot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../submodules.html">Use of git submodules in coreboot</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../timestamp.html">Timestamps</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../technotes/2017-02-dealing-with-untrusted-input-in-smm.html">Dealing with Untrusted Input in SMM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../abi-data-consumption.html">ABI data consumption</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../acpi/gpio.html">GPIO toggling in ACPI AML</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../gfx/libgfxinit.html">Native Graphics Initialization with libgfxinit</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="Sandybridge.html">Sandy Bridge Raminit</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="Sandybridge.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="Sandybridge.html#definitions">Definitions</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="Sandybridge.html#inoffical-register-documentation">(Inoffical) register documentation</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">Sandy Bride - Register documentation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Sandybridge.html#frequency-selection">Frequency selection</a></li>
<li class="toctree-l2"><a class="reference internal" href="Sandybridge.html#read-training">Read training</a></li>
<li class="toctree-l2"><a class="reference internal" href="Sandybridge.html#debugging">Debugging</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">coreboot</a>
        
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="Sandybridge.html">Sandy Bridge Raminit</a> &raquo;</li>
        
      <li>Inoffical Documentation of Intel MCHBAR register space.</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/Intel/NativeRaminit/SandyBridge_registers.md.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="inoffical-documentation-of-intel-mchbar-register-space">
<span id="inoffical-documentation-of-intel-mchbar-register-space"></span><h1>Inoffical Documentation of Intel MCHBAR register space.<a class="headerlink" href="#inoffical-documentation-of-intel-mchbar-register-space" title="Permalink to this headline">¶</a></h1>
<p>The MCHBAR can be enabled by using register 0x48 of PCI(0:0:0) device.</p>
<p>This documentation is incomplete and might be incorrect.
Please handle with care !</p>
<p><strong>MCHBAR + 0x4</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0x10</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x14</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x18</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x1c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x20</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x24</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x28</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x2c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x204</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0x210</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x214</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x218</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x21c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x220</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x224</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x228</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x22c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 1</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x404</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0x410</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x414</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x418</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x41c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x420</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x424</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x428</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x42c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 2</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x604</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0x610</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x614</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x618</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x61c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x620</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x624</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x628</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x62c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 3</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x804</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0x810</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x814</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x818</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x81c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0x820</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x824</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x828</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x82c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 4</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xa04</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0xa10</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xa14</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xa18</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xa1c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xa20</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xa24</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xa28</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xa2c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 5</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xc04</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0xc10</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xc14</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |
| 0:5|  Rank 0 CLK phase shift, low |
| 6:11|  Rank 1 CLK phase shift, low |
| 12:17|  Rank 2 CLK phase shift, low |
| 18:23|  Rank 3 CLK phase shift, low |
| 24:27|  Rankmap to enable clock crossover on |</p>
<p><strong>MCHBAR + 0xc18</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |
| 0 |  Rank 0 CLK phase shift, high |
| 1 |  Rank 1 CLK phase shift, high |
| 2 |  Rank 2 CLK phase shift, high |
| 3 |  Rank 3 CLK phase shift, high |</p>
<p><strong>MCHBAR + 0xc1c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xc20</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xc24</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xc28</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xc2c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 6</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xe04</strong></p>
<p><em>Width:</em> 64 Bit</p>
<p><em>Desc:</em>  Lane training result Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:63|  Training result, each bit corresponds to one of the 64 settings of IO delay |</p>
<p><strong>MCHBAR + 0xe10</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 0 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xe14</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 1 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xe18</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em> Read delay settings, Rank 2 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xe1c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Read delay settings, Rank 3 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  IO phase shift in 1/64th DCKs |
| 6:11|  DQS phase shift on rising edge in 1/64 DCKs |
| 16:18|  IO delay in DCKs |
| 20:25|  DQS phase shift on falling edge in 1/64 DCKs |</p>
<p><strong>MCHBAR + 0xe20</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 0 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xe24</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 1 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xe28</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 2 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0xe2c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  Write delay settings, Rank 3 Register,  Channel 0,  lane 7</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  DQ IO phase shift in 1/64th DCKs |
| 8:13|  DQS IO phase shift in 1/64th DCKs |
| 15:17|  DQS IO phase shift in DCKs |
| 20 |  DQ IO phase shift in DCKs |</p>
<p><strong>MCHBAR + 0x1810</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  COMP1 Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 9:11|  ODT |
| 21:23|  CLK drive up |
| 27:29|  CTRL drive up |</p>
<p><strong>MCHBAR + 0x320c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Command crossover enable Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:5|  CLK phase, low |
| 12 |  CLK phase, high |
| 14 |  Enable hardware |
| 17 |  Enable on slot 1 |
| 27 |  Enable on slot 2 |</p>
<p><strong>MCHBAR + 0x3714</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  COMP2 Register</p>
<p>|Bit| Description |
|—|————-|
| 0:31|  COMP2 value |</p>
<p><strong>MCHBAR + 0x4000</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  TC_DBP - Timing of DDR - Bin Parameter Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:3|  tRCD |
| 4:7|  tRP |
| 8:11|  CAS |
| 12:15|  CWL |
| 16:19|  tRAS |</p>
<p><strong>MCHBAR + 0x4004</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  TC_RAP - Timing of DDR - Regular Access Parameters Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:3|  tRRD |
| 4:7|  tRTP |
| 8:11|  CKE |
| 12:15|  WTR |
| 16:19|  tFAW |
| 24:27|  tWR |
| 29 |  Command 3-state options, 0: Drive when channel is active, tri-state when inactive, 1: Always drive command bus |
| 30:31|  CMD stretch, 00: 1N, 10: 2N, 11: 3N |</p>
<p><strong>MCHBAR + 0x400c</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  OTHP ODT control Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:3|  tXPDLL ? |
| 5:7|  tXP ? |
| 16:17|  ODT stretch |
| 18:19|  ODT stretch |</p>
<p><strong>MCHBAR + 0x401c</strong></p>
<p><em>Width:</em> 16 Bit</p>
<p><em>Desc:</em>  OTHP Workaround (SandyBridge only) Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 12:13|  ODT stretch |
| 14:15|  ODT stretch |</p>
<p><strong>MCHBAR + 0x4024</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Rounttrip time Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:7|  RTT Rank 0 DIMM 0 |
| 8:15|  RTT Rank 1 DIMM 0 |
| 16:23|  RTT Rank 0 DIMM 1 |
| 24:31|  RTT Rank 1 DIMM 1 |</p>
<p><strong>MCHBAR + 0x4028</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  SC_IO_LATENCY Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:3|  IO latency Rank 0 DIMM 0 |
| 4:7|  IO latency Rank 1 DIMM 0 |
| 8:11|  IO latency Rank 0 DIMM 1 |
| 12:15|  IO latency Rank 1 DIMM 1 |
| 16:21|  Rount trip  - I/O compensation |</p>
<p><strong>MCHBAR + 0x4200</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, address Register,  Channel 0,  queue idx 0</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  Address |
| 20:22|  Bank address |
| 24:25|  Slotrank |</p>
<p><strong>MCHBAR + 0x4204</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, address Register,  Channel 0,  queue idx 1</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  Address |
| 20:22|  Bank address |
| 24:25|  Slotrank |</p>
<p><strong>MCHBAR + 0x4208</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, address Register,  Channel 0,  queue idx 2</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  Address |
| 20:22|  Bank address |
| 24:25|  Slotrank |</p>
<p><strong>MCHBAR + 0x420c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, address Register,  Channel 0,  queue idx 3</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  Address |
| 20:22|  Bank address |
| 24:25|  Slotrank |</p>
<p><strong>MCHBAR + 0x4220</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  RAM training queue, command IO Register,  Channel 0,  queue idx 0</p>
<p>|Bit| Description |
|—|————-|
| 0 |  !RAS |
| 1 |  !CAS |
| 2 |  !WE |</p>
<p><strong>MCHBAR + 0x4224</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  RAM training queue, command IO Register,  Channel 0,  queue idx 1</p>
<p>|Bit| Description |
|—|————-|
| 0 |  !RAS |
| 1 |  !CAS |
| 2 |  !WE |</p>
<p><strong>MCHBAR + 0x4228</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  RAM training queue, command IO Register,  Channel 0,  queue idx 2</p>
<p>|Bit| Description |
|—|————-|
| 0 |  !RAS |
| 1 |  !CAS |
| 2 |  !WE |</p>
<p><strong>MCHBAR + 0x422c</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  RAM training queue, command IO Register,  Channel 0,  queue idx 3</p>
<p>|Bit| Description |
|—|————-|
| 0 |  !RAS |
| 1 |  !CAS |
| 2 |  !WE |</p>
<p><strong>MCHBAR + 0x4230</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, cooldown Register,  Channel 0,  queue idx 0</p>
<p>|Bit| Description |
|—|————-|
| 16:31|  Clock cycles to wait after command |</p>
<p><strong>MCHBAR + 0x4234</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, cooldown Register,  Channel 0,  queue idx 1</p>
<p>|Bit| Description |
|—|————-|
| 16:31|  Clock cycles to wait after command |</p>
<p><strong>MCHBAR + 0x4238</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, cooldown Register,  Channel 0,  queue idx 2</p>
<p>|Bit| Description |
|—|————-|
| 16:31|  Clock cycles to wait after command |</p>
<p><strong>MCHBAR + 0x423c</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  RAM training queue, cooldown Register,  Channel 0,  queue idx 3</p>
<p>|Bit| Description |
|—|————-|
| 16:31|  Clock cycles to wait after command |</p>
<p><strong>MCHBAR + 0x4284</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  RAM training queue, cooldown Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0 |  Start executing DRAM command queue |
| 16:19|  (Number of queued commands - 1) * 4 |</p>
<p><strong>MCHBAR + 0x4298</strong></p>
<p><em>Width:</em> 40 Bit</p>
<p><em>Desc:</em>  TC - Refresh parameters Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  tREFI, average period between refresh in DCLK cycles |
| 16:24|  tRFC, Time of refresh, from beginning of refresh until next ACT or refresh is allowed in DCLK cycles |
| 25:32|  tREFIx9, Maximum time allowed between refreshes to a rank. Should be programmed to 8.9 * tREFI / 1024 |</p>
<p><strong>MCHBAR + 0x42a4</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  SRFTP Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:11|  tXSDLL |
| 12:15|  tXS_offset |
| 16:25|  tZQOPER |
| 28:31|  tMOD |</p>
<p><strong>MCHBAR + 0x4c20</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Scheduler parameters Register</p>
<p>|Bit| Description |
|—|————-|
| 0:31|  scheduler parameters |</p>
<p><strong>MCHBAR + 0x4cb0</strong></p>
<p><em>Width:</em> 16 Bit</p>
<p><em>Desc:</em>  PM - Power-down configuration, Broadcast Register</p>
<p>|Bit| Description |
|—|————-|
| 0:7|  PDWN_idle_counter, This defines the rank indle period in DCLK cycles that causes power-down entrance. The minimum value should be greater then or equal to the worst roundtrip time plus burst length. |
| 8:10|  PDWN_mode, selects the mode of power-down: 0x0: No power down, 0x1: APD, 0x2: PPD, 0x3: APD+PPD, 0x4: Reserved, 0x5: Reserved, 0x6: PPD-DLLoff, 0x7: APD+PPD+DLLof |</p>
<p><strong>MCHBAR + 0x4e80</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Power mode preset Register</p>
<p>|Bit| Description |
|—|————-|
| 0:31|  Power mode preset |</p>
<p><strong>MCHBAR + 0x4e94</strong></p>
<p><em>Width:</em> 16 Bit</p>
<p><em>Desc:</em>  TC - Refresh parameters Register</p>
<p>|Bit| Description |
|—|————-|
| 0:7|  OREF_RI, Rank idle period that defines an oppertunity for refresh |
| 8:11|  Refresh_HP_WM, tREFI count level that turns the refresh priority to high |
| 12:15|  Refresh_panic_WM, tREFI count level in which the refresh priority is panic |</p>
<p><strong>MCHBAR + 0x4e98</strong></p>
<p><em>Width:</em> 40 Bit</p>
<p><em>Desc:</em>  TC - Refresh parameters Register</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  tREFI, average period between refresh in DCLK cycles |
| 16:24|  tRFC, Time of refresh, from beginning of refresh until next ACT or refresh is allowed in DCLK cycles |
| 25:32|  tREFIx9, Maximum time allowed between refreshes to a rank. Should be programmed to 8.9 * tREFI / 1024 |</p>
<p><strong>MCHBAR + 0x5000</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  Global channel size control Register</p>
<p>|Bit| Description |
|—|————-|
| 0:1|  CH_A, defines the largest channel. 00: Channel 0, 01: Channel 1, 10: Channel 2 |
| 2:3|  CH_B, defines the mid-size channel. 00: Channel 0, 01: Channel 1, 10: Channel 2 |
| 2:3|  CH_C, defines the smallest channel. 00: Channel 0, 01: Channel 1, 10: Channel 2, CH_C is 10 if only 2 channels are supported |</p>
<p><strong>MCHBAR + 0x5004</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Address Decode Register,  Channel 0</p>
<p>|Bit| Description |
|—|————-|
| 0:7|  DIMMA size in 256 MB multiples |
| 16 |  DIMM A select (DAS) Slot to DIMM mapping, 0: DIMMA, DIMMB, 1: DIMMB, DIMMA |
| 17 |  DIMM A number of ranks |
| 19 |  DIMM A DRAM width x8 / x16 |
| 8:15|  DIMM B size in 256 MB multiples |
| 18 |  DIMM B number of ranks |
| 20 |  DIMM B DRAM width in 8x / x16 |
| 21 |  Rank interleave enable |
| 22 |  Enhanced interleave enable |
| 26 |  High order Rank interleave enable |
| 27:29|  High Order Rank interleave Address. Selects on of address bits 20-27 to use for high rank interleave |
| 24:25|  ECC, 00: No ECC active, 01: ECC is active on IO, 11: ECC is active on both IO and ECC logic |</p>
<p><strong>MCHBAR + 0x5030</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  Global DDR3 control Register</p>
<p>|Bit| Description |
|—|————-|
| 1 |  DDR reset |
| 2 |  DCLK enable |
| 5 |  IO reset |</p>
<p><strong>MCHBAR + 0x5034</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  Version Register</p>
<p>|Bit| Description |
|—|————-|
| 0:31|  MRC version |</p>
<p><strong>MCHBAR + 0x5060</strong></p>
<p><em>Width:</em> 16 Bit</p>
<p><em>Desc:</em>  PM - Self refresh config Register</p>
<p>|Bit| Description |
|—|————-|
| 0:15|  Idle_timer, The value is used when the SREF_enable field is set and defines the # of cycles that there should not be any transaction in order to enter self-refresh. |
| 16 |  SR_Enable, enable self-refresh mechanism. Clear SREF_en and SREF_exit first.  |</p>
<p><strong>MCHBAR + 0x5084</strong></p>
<p><em>Width:</em> 24 Bit</p>
<p><em>Desc:</em>  RCOMP status Register</p>
<p>|Bit| Description |
|—|————-|
| 16 |  Busy |</p>
<p><strong>MCHBAR + 0x5090</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  ECC - Address compare for ECC error injection Register</p>
<p>|Bit| Description |
|—|————-|
| 0:31|  Inject error when ECC_Inj_Addr_Compare[31:0] = ADDR[37:6] |</p>
<p><strong>MCHBAR + 0x5094</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  ECC - Address mask for ECC error injection Register</p>
<p>|Bit| Description |
|—|————-|
| 0:31|  Inject error when ECC_inj_Addr_Compare[31:0] = ADDR[37:6] &amp;&amp; ECC_Inj_Addr_Mask[31:0] |</p>
<p><strong>MCHBAR + 0x5e00</strong></p>
<p><em>Width:</em> 32 Bit</p>
<p><em>Desc:</em>  MC_BIOS_REQ Register</p>
<p>|Bit| Description |
|—|————-|
| 0:7|  Selected multiplier: 100Mhz [7,12], 133Mhz [3,19] |
| 8 |  1: 100Mhz reference clock, 0: 133Mhz reference clock (IvyBridge only) |
| 31 |  PLL busy |</p>
<p><strong>MCHBAR + 0x5e04</strong></p>
<p><em>Width:</em> 8 Bit</p>
<p><em>Desc:</em>  MC_BIOS_DATA Register</p>
<p>|Bit| Description |
|—|————-|
| 0:7|  Active multiplier: 100Mhz [7,12], 133Mhz [3,19] |</p>
<p><strong>MCHBAR + 0x5f08</strong></p>
<p><em>Width:</em> 16 Bit</p>
<p><em>Desc:</em>  RCOMP control Register</p>
<p>|Bit| Description |
|—|————-|
| 8 |  Force RCOMP |</p>
</div>


           </div>
           <div class="articleComments">
            
           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="Sandybridge_freq.html" class="btn btn-neutral float-right" title="Frequency selection" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="Sandybridge.html" class="btn btn-neutral" title="Sandy Bridge Raminit" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright the coreboot project.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'4.7',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>