/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Mon Oct  2 08:32:16 2023 GMT

Top-level Name:
	up_counter_neg

Clocks: 1
	clock0 

I/Os: 5
	1 clock0 Input Clock clock0
	48 counter_input Input SDR clock0
	48 counter_output Output SDR clock0
	1 load Input SDR clock0
	1 reset Input SDR clock0

LUTs: 88
	clock0 High : 4
	clock0 Very_High : 1
	clock0 Typical : 83

FFs: 48
	clock0 : 48

INFO: PWR: Created /nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg/run_1/synth_1_1/impl_1_1/power_analysis/power.csv

