intern journal innov technolog creativ engin issn decemb reduct packet delay common buffer distribut buffer rout node noc architectur nileshmohota abstract continu innov semiconductor technolog enabl complex system chip soc design ten hundr intellectu properti integr soc provid function includ communic network multimedia storag bus scheme connect multipl core cost effici share medium bus base scheme fail satisfi requir futur soc major drawback scalabl bandwidth share bus perform bottleneck connect order interconnect high number element die research turn network chip replac convent share buse hoc wire solut attract regular modular design lead better routabl electr characterist fault toler perform evalu rout node term latenc characterist effici design buffer input modul intend studi quantifi behavior singl packet array design relat multipl packet array design util effici packet buffer array improv common buffer individu buffer input port queu model prepar manifest differ packet delay queu model classifi fifo arriv rate assum poisson spaa architectur algorithm parallel symposium acm annual fifteenth proceed router switch memori switch schedul optim vijayaramachandra amitprakash aziz adnan septemb vlsic system communic design vlsi journal intern chip network node rout schedul design effici area limay nitnawar rehanmaroofi netw tran acm ieee switch queu input algorithm schedul islip mckeown nick apr lett electron switch atm queu input control resolut content parallel hamazumi obara decemb issn engin creativ technolog innov journal intern mar letter electron switch atm queu input architectur optimum obara news archit comput sigarch switch communic vlsi buffer queue multi perform high frazier tamir decemb vlsic system communic design vlsi journal intern confer acm proc chip network switch interconnect parameteriz parl altarniroamadeususin santo zeferinofrederico alben june autom design confer intern ieee proc network interconnect chip wire packet rout towl dalli symposium process distribut parallel confer intern ieee proc chip network switch circuit reconfigur effici energi smit rauwerda smit wolkott 