# FPGA number
dev_num_0_9=3

fpga_name_0_0=UPORT_FPGA
fpga_name_0_1=MAC_FPGA
fpga_name_0_2=DPORT_FPGA


fpga_version.mode_0_0=config
fpga_version.int_cons_0_0=
fpga_version.src_0_0=file
fpga_version.frmt_0_0=num_bytes
fpga_version.pola_0_0=negative
fpga_version.fpath_0_0=/dev/fpga0
fpga_version.addr_0_0=0x0
fpga_version.len_0_0=4
fpga_version.bit_offset_0_0=

fpga_version.mode_0_1=config
fpga_version.int_cons_0_1=
fpga_version.src_0_1=file
fpga_version.frmt_0_1=num_bytes
fpga_version.pola_0_1=negative
fpga_version.fpath_0_1=/dev/fpga1
fpga_version.addr_0_1=0x0
fpga_version.len_0_1=4
fpga_version.bit_offset_0_1=

fpga_version.mode_0_2=config
fpga_version.int_cons_0_2=
fpga_version.src_0_2=file
fpga_version.frmt_0_2=num_bytes
fpga_version.pola_0_2=negative
fpga_version.fpath_0_2=/dev/fpga2
fpga_version.addr_0_2=0x0
fpga_version.len_0_2=4
fpga_version.bit_offset_0_2=


fpga_test_reg.mode_0_0=config
fpga_test_reg.int_cons_0_0=
fpga_test_reg.src_0_0=file
fpga_test_reg.frmt_0_0=num_bytes
fpga_test_reg.pola_0_0=negative
fpga_test_reg.fpath_0_0=/dev/fpga0
fpga_test_reg.addr_0_0=0x08
fpga_test_reg.len_0_0=4
fpga_test_reg.bit_offset_0_0=

fpga_test_reg.mode_0_1=config
fpga_test_reg.int_cons_0_1=
fpga_test_reg.src_0_1=file
fpga_test_reg.frmt_0_1=num_bytes
fpga_test_reg.pola_0_1=negative
fpga_test_reg.fpath_0_1=/dev/fpga1
fpga_test_reg.addr_0_1=0x08
fpga_test_reg.len_0_1=4
fpga_test_reg.bit_offset_0_1=

fpga_test_reg.mode_0_2=config
fpga_test_reg.int_cons_0_2=
fpga_test_reg.src_0_2=file
fpga_test_reg.frmt_0_2=num_bytes
fpga_test_reg.pola_0_2=negative
fpga_test_reg.fpath_0_2=/dev/fpga2
fpga_test_reg.addr_0_2=0x08
fpga_test_reg.len_0_2=4
fpga_test_reg.bit_offset_0_2=


fpga_model_reg.mode_0_0=config
fpga_model_reg.int_cons_0_0=
fpga_model_reg.src_0_0=file
fpga_model_reg.frmt_0_0=num_bytes
fpga_model_reg.pola_0_0=negative
fpga_model_reg.fpath_0_0=/dev/fpga0
fpga_model_reg.addr_0_0=0x98
fpga_model_reg.len_0_0=4
fpga_model_reg.bit_offset_0_0=

fpga_model_reg.mode_0_1=config
fpga_model_reg.int_cons_0_1=
fpga_model_reg.src_0_1=file
fpga_model_reg.frmt_0_1=num_bytes
fpga_model_reg.pola_0_1=negative
fpga_model_reg.fpath_0_1=/dev/fpga1
fpga_model_reg.addr_0_1=0xb0
fpga_model_reg.len_0_1=4
fpga_model_reg.bit_offset_0_1=

fpga_model_reg.mode_0_2=config
fpga_model_reg.int_cons_0_2=
fpga_model_reg.src_0_2=file
fpga_model_reg.frmt_0_2=num_bytes
fpga_model_reg.pola_0_2=negative
fpga_model_reg.fpath_0_2=/dev/fpga2
fpga_model_reg.addr_0_2=0x98
fpga_model_reg.len_0_2=4
fpga_model_reg.bit_offset_0_2=


fpga_model_decode_0x0=XC7A100T-2FGG484C
fpga_model_decode_0x200=XC7A200T-2FBG484I