{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726870613763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726870613763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 17:16:53 2024 " "Processing started: Fri Sep 20 17:16:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726870613763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870613763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdateNewPro -c TamaguchiUpdateNewPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdateNewPro -c TamaguchiUpdateNewPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870613764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726870614646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726870614646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador7seg " "Found entity 1: Temporizador7seg" {  } { { "Temporizador.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bssd.v 1 1 " "Found 1 design units, including 1 entities, in source file bssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "bssd.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/bssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_luz.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_luz.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_luz " "Found entity 1: sensor_luz" {  } { { "sensor_luz.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/sensor_luz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonicsensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonicsensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 UltrasonicSensor " "Found entity 1: UltrasonicSensor" {  } { { "UltrasonicSensor.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/UltrasonicSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632062 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "visualizacion_personalizada.v(146) " "Verilog HDL information at visualizacion_personalizada.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726870632065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "visualizacion_personalizada.v(169) " "Verilog HDL information at visualizacion_personalizada.v(169): always construct contains both blocking and non-blocking assignments" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726870632065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visualizacion_personalizada.v 1 1 " "Found 1 design units, including 1 entities, in source file visualizacion_personalizada.v" { { "Info" "ISGN_ENTITY_NAME" "1 visualizacion_personalizada " "Found entity 1: visualizacion_personalizada" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tamaguchiupdatenewpro.v 1 1 " "Found 1 design units, including 1 entities, in source file tamaguchiupdatenewpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 TamaguchiUpdateNewPro " "Found entity 1: TamaguchiUpdateNewPro" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870632070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst TamaguchiUpdateNewPro.v(23) " "Verilog HDL Implicit Net warning at TamaguchiUpdateNewPro.v(23): created implicit net for \"rst\"" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870632070 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hambre control_fsm.v(99) " "Verilog HDL error at control_fsm.v(99): object \"hambre\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1726870632076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Documents/TamaguchiUpdateNewPro/output_files/TamaguchiUpdateNewPro.map.smsg " "Generated suppressed messages file C:/Users/diego/Documents/TamaguchiUpdateNewPro/output_files/TamaguchiUpdateNewPro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726870632186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 20 17:17:12 2024 " "Processing ended: Fri Sep 20 17:17:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726870632186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726870632186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726870632186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632186 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870632835 ""}
