Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f584e528ca274c85aeefbff896ce9b27 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips_min_sopc.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'mem_ce_o' [G:/vi_project/keshe/Examples-in-book-write-your-own-cpu-master/Code/Chapter9_1/openmips.v:406]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
