// Seed: 3892651851
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = (id_2);
  wire id_3;
  wire id_4;
  wire id_5;
  integer id_6;
  assign {1, -1'b0, id_1} = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  timeunit 1ps / 1ps;
  module_0 modCall_1 (id_1);
endmodule
