<?xml version="1.0" encoding="utf-8"?>
<module id="Pcr" HW_revision="" XML_version="1" description="">
  <!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
  <!-- Filename:Hercules_PCR_5.3.0.xml                           -->
  <!-- Version:1.0                                           -->
  <!--Version:1.1 Register expansion to support masterID filtering-->
  <register id="PMProtSet0" acronym="PMProtSet0" offset="0x00" width="32" description="Set-only register to Protect PCS frames 0 to 31"></register>
  <register id="PMProtSet1" acronym="PMProtSet1" offset="0x04" width="32" description="Set-only register to Protect PCS frames 32 to 64"></register>
  <register id="PMProtClr0" acronym="PMProtClr0" offset="0x10" width="32" description="Clear-only register to Protect PCS frames 0 to 31"></register>
  <register id="PMProtClr1" acronym="PMProtClr1" offset="0x14" width="32" description="Clear-only register to Protect PCS frames 32 to 64"></register>
  <register id="PProtSet0" acronym="PProtSet0" offset="0x20" width="32" description="Set-only register to Protect the 32 quadrants of PS0 to PS7"></register>
  <register id="PProtSet1" acronym="PProtSet1" offset="0x24" width="32" description="Set-only register to Protect the 32 quadrants of PS8 to PS15"></register>
  <register id="PProtSet2" acronym="PProtSet2" offset="0x28" width="32" description="Set-only register to Protect the 32 quadrants of PS16 to PS23"></register>
  <register id="PProtSet3" acronym="PProtSet3" offset="0x2C" width="32" description="Set-only register to Protect the 32 quadrants of PS24 to PS31"></register>
  <register id="PProtClr0" acronym="PProtClr0" offset="0x40" width="32" description="clear-only register to Protect the quadrants of PS0 to PS7"></register>
  <register id="PProtClr1" acronym="PProtClr1" offset="0x44" width="32" description="clear-only register to Protect the quadrants of PS8 to PS15"></register>
  <register id="PProtClr2" acronym="PProtClr2" offset="0x48" width="32" description="clear-only register to Protect the quadrants of PS16 to PS23"></register>
  <register id="PProtClr3" acronym="PProtClr3" offset="0x4C" width="32" description="clear-only register to Protect the quadrants of PS24 to PS31"></register>
  <register id="PCSPwrDwnSet0" acronym="PCSPwrDwnSet0" offset="0x60" width="32" description=""></register>
  <register id="PCSPwrDwnSet1" acronym="PCSPwrDwnSet1" offset="0x64" width="32" description=""></register>
  <register id="PCSPwrDwnClr0" acronym="PCSPwrDwnClr0" offset="0x70" width="32" description=""></register>
  <register id="PCSPwrDwnClr1" acronym="PCSPwrDwnClr1" offset="0x74" width="32" description=""></register>
  <register id="PSPwrDwnSet0" acronym="PSPwrDwnSet0" offset="0x80" width="32" description=""></register>
  <register id="PSPwrDwnSet1" acronym="PSPwrDwnSet1" offset="0x84" width="32" description=""></register>
  <register id="PSPwrDwnSet2" acronym="PSPwrDwnSet2" offset="0x88" width="32" description=""></register>
  <register id="PSPwrDwnSet3" acronym="PSPwrDwnSet3" offset="0x8C" width="32" description=""></register>
  <register id="PSPwrDwnClr0" acronym="PSPwrDwnClr0" offset="0xA0" width="32" description=""></register>
  <register id="PSPwrDwnClr1" acronym="PSPwrDwnClr1" offset="0xA4" width="32" description=""></register>
  <register id="PSPwrDwnClr2" acronym="PSPwrDwnClr2" offset="0xA8" width="32" description=""></register>
  <register id="PSPwrDwnClr3" acronym="PSPwrDwnClr3" offset="0xAC" width="32" description=""></register>
  <register id="DbgPwrDwnSet" acronym="DbgPwrDwnSet" offset="0xC0" width="32" description="Debug Frame Power Down Set register"></register>
  <register id="MstIdWrEna" acronym="MstIdWrEna" offset="0x200" width="32" description="MasterID Protection Write Enable Register"></register>
  <register id="MstIdEna" acronym="MstIdEna" offset="0x204" width="32" description="MasterID Check Enable Register"></register>
  <register id="MstIdDiagCtrl" acronym="MstIdDiagCtrl" offset="0x208" width="32" description="MasterID Diagnostic Control Register"></register>
  <register id="PS0MstId_L" acronym="PS0MstId_L" offset="0x300" width="32" description="Peripheral Frame 0 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS0MstId_H" acronym="PS0MstId_H" offset="0x304" width="32" description="Peripheral Frame 0 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS1MstId_L" acronym="PS1MstId_L" offset="0x308" width="32" description="Peripheral Frame 1 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS1MstId_H" acronym="PS1MstId_H" offset="0x30C" width="32" description="Peripheral Frame 1 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS2MstId_L" acronym="PS2MstId_L" offset="0x310" width="32" description="Peripheral Frame 2 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS2MstId_H" acronym="PS2MstId_H" offset="0x314" width="32" description="Peripheral Frame 2 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS3MstId_L" acronym="PS3MstId_L" offset="0x318" width="32" description="Peripheral Frame 3 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS3MstId_H" acronym="PS3MstId_H" offset="0x31C" width="32" description="Peripheral Frame 3 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS4MstId_L" acronym="PS4MstId_L" offset="0x320" width="32" description="Peripheral Frame 4 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS4MstId_H" acronym="PS4MstId_H" offset="0x324" width="32" description="Peripheral Frame 4 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS5MstId_L" acronym="PS5MstId_L" offset="0x328" width="32" description="Peripheral Frame 5 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS5MstId_H" acronym="PS5MstId_H" offset="0x32C" width="32" description="Peripheral Frame 5 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS6MstId_L" acronym="PS6MstId_L" offset="0x330" width="32" description="Peripheral Frame 6 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS6MstId_H" acronym="PS6MstId_H" offset="0x334" width="32" description="Peripheral Frame 6 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS7MstId_L" acronym="PS7MstId_L" offset="0x338" width="32" description="Peripheral Frame 7 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS7MstId_H" acronym="PS7MstId_H" offset="0x33C" width="32" description="Peripheral Frame 7 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS8MstId_L" acronym="PS8MstId_L" offset="0x340" width="32" description="Peripheral Frame 8 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS8MstId_H" acronym="PS8MstId_H" offset="0x344" width="32" description="Peripheral Frame 8 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS9MstId_L" acronym="PS9MstId_L" offset="0x348" width="32" description="Peripheral Frame 9 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS9MstId_H" acronym="PS9MstId_H" offset="0x34C" width="32" description="Peripheral Frame 9 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS10MstId_L" acronym="PS10MstId_L" offset="0x350" width="32" description="Peripheral Frame 10 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS10MstId_H" acronym="PS10MstId_H" offset="0x354" width="32" description="Peripheral Frame 10(Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS11MstId_L" acronym="PS11MstId_L" offset="0x358" width="32" description="Peripheral Frame 11 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS11MstId_H" acronym="PS11MstId_H" offset="0x35C" width="32" description="Peripheral Frame 11 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS12MstId_L" acronym="PS12MstId_L" offset="0x360" width="32" description="Peripheral Frame 12 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS12MstId_H" acronym="PS12MstId_H" offset="0x364" width="32" description="Peripheral Frame 12 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS13MstId_L" acronym="PS13MstId_L" offset="0x368" width="32" description="Peripheral Frame 13 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS13MstId_H" acronym="PS13MstId_H" offset="0x36C" width="32" description="Peripheral Frame 13 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS14MstId_L" acronym="PS14MstId_L" offset="0x370" width="32" description="Peripheral Frame 14 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS14MstId_H" acronym="PS14MstId_H" offset="0x374" width="32" description="Peripheral Frame 14 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS15MstId_L" acronym="PS15MstId_L" offset="0x378" width="32" description="Peripheral Frame 15 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS15MstId_H" acronym="PS15MstId_H" offset="0x37C" width="32" description="Peripheral Frame 15 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS16MstId_L" acronym="PS16MstId_L" offset="0x380" width="32" description="Peripheral Frame 16 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS16MstId_H" acronym="PS16MstId_H" offset="0x384" width="32" description="Peripheral Frame 16 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS17MstId_L" acronym="PS17MstId_L" offset="0x388" width="32" description="Peripheral Frame 17 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS17MstId_H" acronym="PS17MstId_H" offset="0x38C" width="32" description="Peripheral Frame 17 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS18MstId_L" acronym="PS18MstId_L" offset="0x390" width="32" description="Peripheral Frame 18 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS18MstId_H" acronym="PS18MstId_H" offset="0x394" width="32" description="Peripheral Frame 18 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS19MstId_L" acronym="PS19MstId_L" offset="0x398" width="32" description="Peripheral Frame 19 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS19MstId_H" acronym="PS19MstId_H" offset="0x39C" width="32" description="Peripheral Frame 19 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS20MstId_L" acronym="PS20MstId_L" offset="0x3A0" width="32" description="Peripheral Frame 20 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS20MstId_H" acronym="PS20MstId_H" offset="0x3A4" width="32" description="Peripheral Frame 20 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS21MstId_L" acronym="PS21MstId_L" offset="0x3A8" width="32" description="Peripheral Frame 21 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS21MstId_H" acronym="PS21MstId_H" offset="0x3AC" width="32" description="Peripheral Frame 21 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS22MstId_L" acronym="PS22MstId_L" offset="0x3B0" width="32" description="Peripheral Frame 22 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS22MstId_H" acronym="PS22MstId_H" offset="0x3B4" width="32" description="Peripheral Frame 22 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS23MstId_L" acronym="PS23MstId_L" offset="0x3B8" width="32" description="Peripheral Frame 23 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS23MstId_H" acronym="PS23MstId_H" offset="0x3BC" width="32" description="Peripheral Frame 23 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS24MstId_L" acronym="PS24MstId_L" offset="0x3C0" width="32" description="Peripheral Frame 24 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS24MstId_H" acronym="PS24MstId_H" offset="0x3C4" width="32" description="Peripheral Frame 24 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS25MstId_L" acronym="PS25MstId_L" offset="0x3C8" width="32" description="Peripheral Frame 25 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS25MstId_H" acronym="PS25MstId_H" offset="0x3CC" width="32" description="Peripheral Frame 25 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS26MstId_L" acronym="PS26MstId_L" offset="0x3D0" width="32" description="Peripheral Frame 26 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS26MstId_H" acronym="PS26MstId_H" offset="0x3D4" width="32" description="Peripheral Frame 26 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS27MstId_L" acronym="PS27MstId_L" offset="0x3D8" width="32" description="Peripheral Frame 27 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS27MstId_H" acronym="PS27MstId_H" offset="0x3DC" width="32" description="Peripheral Frame 27 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS28MstId_L" acronym="PS28MstId_L" offset="0x3E0" width="32" description="Peripheral Frame 28 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS28MstId_H" acronym="PS28MstId_H" offset="0x3E4" width="32" description="Peripheral Frame 28 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS29MstId_L" acronym="PS29MstId_L" offset="0x3E8" width="32" description="Peripheral Frame 29 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS29MstId_H" acronym="PS29MstId_H" offset="0x3EC" width="32" description="Peripheral Frame 29 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS30MstId_L" acronym="PS30MstId_L" offset="0x3F0" width="32" description="Peripheral Frame 30 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS30MstId_H" acronym="PS30MstId_H" offset="0x3F4" width="32" description="Peripheral Frame 30 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PS31MstId_L" acronym="PS31MstId_L" offset="0x3F8" width="32" description="Peripheral Frame 31 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PS31MstId_H" acronym="PS31MstId_H" offset="0x3FC" width="32" description="Peripheral Frame 31 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS0MstId_L" acronym="PPS0MstId_L" offset="0x400" width="32" description="Privileged Peripheral Frame 0 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS0MstId_H" acronym="PPS0MstId_H" offset="0x404" width="32" description="Privileged Peripheral Frame 0 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS1MstId_L" acronym="PPS1MstId_L" offset="0x408" width="32" description="Privileged Peripheral Frame 1 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS1MstId_H" acronym="PPS1MstId_H" offset="0x40C" width="32" description="Privileged Peripheral Frame 1 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS2MstId_L" acronym="PPS2MstId_L" offset="0x410" width="32" description="Privileged Peripheral Frame 2 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS2MstId_H" acronym="PPS2MstId_H" offset="0x414" width="32" description="Privileged Peripheral Frame 2 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS3MstId_L" acronym="PPS3MstId_L" offset="0x418" width="32" description="Privileged Peripheral Frame 3 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS3MstId_H" acronym="PPS3MstId_H" offset="0x41C" width="32" description="Privileged Peripheral Frame 3 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS4MstId_L" acronym="PPS4MstId_L" offset="0x420" width="32" description="Privileged Peripheral Frame 4 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS4MstId_H" acronym="PPS4MstId_H" offset="0x424" width="32" description="Privileged Peripheral Frame 4 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS5MstId_L" acronym="PPS5MstId_L" offset="0x428" width="32" description="Privileged Peripheral Frame 5 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS5MstId_H" acronym="PPS5MstId_H" offset="0x42C" width="32" description="Privileged Peripheral Frame 5 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS6MstId_L" acronym="PPS6MstId_L" offset="0x430" width="32" description="Privileged Peripheral Frame 6 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS6MstId_H" acronym="PPS6MstId_H" offset="0x434" width="32" description="Privileged Peripheral Frame 6 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPS7MstId_L" acronym="PPS7MstId_L" offset="0x438" width="32" description="Privileged Peripheral Frame 7 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPS7MstId_H" acronym="PPS7MstId_H" offset="0x43C" width="32" description="Privileged Peripheral Frame 7 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE0MstId_L" acronym="PPSE0MstId_L" offset="0x440" width="32" description="Privileged Peripheral Extended Frame 0 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE0MstId_H" acronym="PPSE0MstId_H" offset="0x444" width="32" description="Privileged Peripheral Extended Frame 0 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE1MstId_L" acronym="PPSE1MstId_L" offset="0x448" width="32" description="Privileged Peripheral Extended Frame 1 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE1MstId_H" acronym="PPSE1MstId_H" offset="0x44C" width="32" description="Privileged Peripheral Extended Frame 1 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE2MstId_L" acronym="PPSE2MstId_L" offset="0x450" width="32" description="Privileged Peripheral Extended Frame 2 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE2MstId_H" acronym="PPSE2MstId_H" offset="0x454" width="32" description="Privileged Peripheral Extended Frame 2 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE3MstId_L" acronym="PPSE3MstId_L" offset="0x458" width="32" description="Privileged Peripheral Extended Frame 3 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE3MstId_H" acronym="PPSE3MstId_H" offset="0x45C" width="32" description="Privileged Peripheral Extended Frame 3 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE4MstId_L" acronym="PPSE4MstId_L" offset="0x460" width="32" description="Privileged Peripheral Extended Frame 4 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE4MstId_H" acronym="PPSE4MstId_H" offset="0x464" width="32" description="Privileged Peripheral Extended Frame 4 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE5MstId_L" acronym="PPSE5MstId_L" offset="0x468" width="32" description="Privileged Peripheral Extended Frame 5 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE5MstId_H" acronym="PPSE5MstId_H" offset="0x46C" width="32" description="Privileged Peripheral Extended Frame 5 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE6MstId_L" acronym="PPSE6MstId_L" offset="0x470" width="32" description="Privileged Peripheral Extended Frame 6 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE6MstId_H" acronym="PPSE6MstId_H" offset="0x474" width="32" description="Privileged Peripheral Extended Frame 6 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE7MstId_L" acronym="PPSE7MstId_L" offset="0x478" width="32" description="Privileged Peripheral Extended Frame 7 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE7MstId_H" acronym="PPSE7MstId_H" offset="0x47C" width="32" description="Privileged Peripheral Extended Frame 7 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE8MstId_L" acronym="PPSE8MstId_L" offset="0x480" width="32" description="Privileged Peripheral Extended Frame 8 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE8MstId_H" acronym="PPSE8MstId_H" offset="0x484" width="32" description="Privileged Peripheral Extended Frame 8 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE9MstId_L" acronym="PPSE9MstId_L" offset="0x488" width="32" description="Privileged Peripheral Extended Frame 9 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE9MstId_H" acronym="PPSE9MstId_H" offset="0x48C" width="32" description="Privileged Peripheral Extended Frame 9 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE10MstId_L" acronym="PPSE10MstId_L" offset="0x490" width="32" description="Privileged Peripheral Extended Frame 10 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE10MstId_H" acronym="PPSE10MstId_H" offset="0x494" width="32" description="Privileged Peripheral Extended Frame 10 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE11MstId_L" acronym="PPSE11MstId_L" offset="0x498" width="32" description="Privileged Peripheral Extended Frame 11 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE11MstId_H" acronym="PPSE11MstId_H" offset="0x49C" width="32" description="Privileged Peripheral Extended Frame 11 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE12MstId_L" acronym="PPSE12MstId_L" offset="0x4A0" width="32" description="Privileged Peripheral Extended Frame 12 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE12MstId_H" acronym="PPSE12MstId_H" offset="0x4A4" width="32" description="Privileged Peripheral Extended Frame 12 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE13MstId_L" acronym="PPSE13MstId_L" offset="0x4A8" width="32" description="Privileged Peripheral Extended Frame 13 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE13MstId_H" acronym="PPSE13MstId_H" offset="0x4AC" width="32" description="Privileged Peripheral Extended Frame 13 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE14MstId_L" acronym="PPSE14MstId_L" offset="0x4B0" width="32" description="Privileged Peripheral Extended Frame 14 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE14MstId_H" acronym="PPSE14MstId_H" offset="0x4B4" width="32" description="Privileged Peripheral Extended Frame 14 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE15MstId_L" acronym="PPSE15MstId_L" offset="0x4B8" width="32" description="Privileged Peripheral Extended Frame 15 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE15MstId_H" acronym="PPSE15MstId_H" offset="0x4BC" width="32" description="Privileged Peripheral Extended Frame 15 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE16MstId_L" acronym="PPSE16MstId_L" offset="0x4C0" width="32" description="Privileged Peripheral Extended Frame 16 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE16MstId_H" acronym="PPSE16MstId_H" offset="0x4C4" width="32" description="Privileged Peripheral Extended Frame 16 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE17MstId_L" acronym="PPSE17MstId_L" offset="0x4C8" width="32" description="Privileged Peripheral Extended Frame 17 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE17MstId_H" acronym="PPSE17MstId_H" offset="0x4CC" width="32" description="Privileged Peripheral Extended Frame 17 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE18MstId_L" acronym="PPSE18MstId_L" offset="0x4D0" width="32" description="Privileged Peripheral Extended Frame 18 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE18MstId_H" acronym="PPSE18MstId_H" offset="0x4D4" width="32" description="Privileged Peripheral Extended Frame 18 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE19MstId_L" acronym="PPSE19MstId_L" offset="0x4D8" width="32" description="Privileged Peripheral Extended Frame 19 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE19MstId_H" acronym="PPSE19MstId_H" offset="0x4DC" width="32" description="Privileged Peripheral Extended Frame 19 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE20MstId_L" acronym="PPSE20MstId_L" offset="0x4E0" width="32" description="Privileged Peripheral Extended Frame 20 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE20MstId_H" acronym="PPSE20MstId_H" offset="0x4E4" width="32" description="Privileged Peripheral Extended Frame 20 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE21MstId_L" acronym="PPSE21MstId_L" offset="0x4E8" width="32" description="Privileged Peripheral Extended Frame 21 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE21MstId_H" acronym="PPSE21MstId_H" offset="0x4FC" width="32" description="Privileged Peripheral Extended Frame 21 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE22MstId_L" acronym="PPSE22MstId_L" offset="0x4F0" width="32" description="Privileged Peripheral Extended Frame 22 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE22MstId_H" acronym="PPSE22MstId_H" offset="0x4F4" width="32" description="Privileged Peripheral Extended Frame 22 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE23MstId_L" acronym="PPSE23MstId_L" offset="0x4F8" width="32" description="Privileged Peripheral Extended Frame 23 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE23MstId_H" acronym="PPSE23MstId_H" offset="0x4FC" width="32" description="Privileged Peripheral Extended Frame 23 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE24MstId_L" acronym="PPSE24MstId_L" offset="0x500" width="32" description="Privileged Peripheral Extended Frame 24 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE24MstId_H" acronym="PPSE24MstId_H" offset="0x504" width="32" description="Privileged Peripheral Extended Frame 24 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE25MstId_L" acronym="PPSE25MstId_L" offset="0x508" width="32" description="Privileged Peripheral Extended Frame 25 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE25MstId_H" acronym="PPSE25MstId_H" offset="0x50C" width="32" description="Privileged Peripheral Extended Frame 25 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE26MstId_L" acronym="PPSE26MstId_L" offset="0x510" width="32" description="Privileged Peripheral Extended Frame 26 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE26MstId_H" acronym="PPSE26MstId_H" offset="0x514" width="32" description="Privileged Peripheral Extended Frame 26 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE27MstId_L" acronym="PPSE27MstId_L" offset="0x518" width="32" description="Privileged Peripheral Extended Frame 27 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE27MstId_H" acronym="PPSE27MstId_H" offset="0x51C" width="32" description="Privileged Peripheral Extended Frame 27 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE28MstId_L" acronym="PPSE28MstId_L" offset="0x520" width="32" description="Privileged Peripheral Extended Frame 28 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE28MstId_H" acronym="PPSE28MstId_H" offset="0x524" width="32" description="Privileged Peripheral Extended Frame 28 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE29MstId_L" acronym="PPSE29MstId_L" offset="0x528" width="32" description="Privileged Peripheral Extended Frame 29 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE29MstId_H" acronym="PPSE29MstId_H" offset="0x52C" width="32" description="Privileged Peripheral Extended Frame 29 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE30MstId_L" acronym="PPSE30MstId_L" offset="0x530" width="32" description="Privileged Peripheral Extended Frame 30 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE30MstId_H" acronym="PPSE30MstId_H" offset="0x534" width="32" description="Privileged Peripheral Extended Frame 30 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PPSE31MstId_L" acronym="PPSE31MstId_L" offset="0x538" width="32" description="Privileged Peripheral Extended Frame 31 (Quadrant 0 and 1) MasteriD Protection Register"></register>
  <register id="PPSE31MstId_H" acronym="PPSE31MstId_H" offset="0x53C" width="32" description="Privileged Peripheral Extended Frame 31 (Quadrant 2 and 3) MasteriD Protection Register"></register>
  <register id="PCS0MstId" acronym="PCS0MstId" offset="0x540" width="32" description="Memory Frame  0 MasteriD Protection Register"></register>
  <register id="PCS2MstId" acronym="PCS2MstId" offset="0x544" width="32" description="Memory Frame  1 MasteriD Protection Register"></register>
  <register id="PCS4MstId" acronym="PCS4MstId" offset="0x548" width="32" description="Memory Frame  2 MasteriD Protection Register"></register>
  <register id="PCS6MstId" acronym="PCS6MstId" offset="0x54C" width="32" description="Memory Frame  3 MasteriD Protection Register"></register>
  <register id="PCS8MstId" acronym="PCS8MstId" offset="0x550" width="32" description="Memory Frame  4 MasteriD Protection Register"></register>
  <register id="PCS10MstId" acronym="PCS10MstId" offset="0x554" width="32" description="Memory Frame  5 MasteriD Protection Register"></register>
  <register id="PCS12MstId" acronym="PCS12MstId" offset="0x558" width="32" description="Memory Frame  6 MasteriD Protection Register"></register>
  <register id="PCS14MstId" acronym="PCS14MstId" offset="0x55C" width="32" description="Memory Frame  7 MasteriD Protection Register"></register>
  <register id="PCS16MstId" acronym="PCS16MstId" offset="0x560" width="32" description="Memory Frame  8 MasteriD Protection Register"></register>
  <register id="PCS18MstId" acronym="PCS18MstId" offset="0x564" width="32" description="Memory Frame  9 MasteriD Protection Register"></register>
  <register id="PCS20MstId" acronym="PCS20MstId" offset="0x568" width="32" description="Memory Frame  10 MasteriD Protection Register"></register>
  <register id="PCS22MstId" acronym="PCS22MstId" offset="0x56C" width="32" description="Memory Frame  11 MasteriD Protection Register"></register>
  <register id="PCS24MstId" acronym="PCS24MstId" offset="0x570" width="32" description="Memory Frame  12 MasteriD Protection Register"></register>
  <register id="PCS26MstId" acronym="PCS26MstId" offset="0x574" width="32" description="Memory Frame  13 MasteriD Protection Register"></register>
  <register id="PCS28MstId" acronym="PCS28MstId" offset="0x578" width="32" description="Memory Frame  14 MasteriD Protection Register"></register>
  <register id="PCS30MstId" acronym="PCS30MstId" offset="0x57C" width="32" description="Memory Frame  15 MasteriD Protection Register"></register>
  <register id="PCS32MstId" acronym="PCS32MstId" offset="0x580" width="32" description="Memory Frame  16 MasteriD Protection Register"></register>
  <register id="PCS34MstId" acronym="PCS34MstId" offset="0x584" width="32" description="Memory Frame  17 MasteriD Protection Register"></register>
  <register id="PCS36MstId" acronym="PCS36MstId" offset="0x588" width="32" description="Memory Frame  18 MasteriD Protection Register"></register>
  <register id="PCS38MstId" acronym="PCS38MstId" offset="0x58C" width="32" description="Memory Frame  19 MasteriD Protection Register"></register>
  <register id="PCS40MstId" acronym="PCS40MstId" offset="0x590" width="32" description="Memory Frame  20 MasteriD Protection Register"></register>
  <register id="PCS42MstId" acronym="PCS42MstId" offset="0x594" width="32" description="Memory Frame  21 MasteriD Protection Register"></register>
  <register id="PCS44MstId" acronym="PCS44MstId" offset="0x598" width="32" description="Memory Frame  22 MasteriD Protection Register"></register>
  <register id="PCS46MstId" acronym="PCS46MstId" offset="0x59C" width="32" description="Memory Frame  23 MasteriD Protection Register"></register>
  <register id="PCS48MstId" acronym="PCS48MstId" offset="0x5A0" width="32" description="Memory Frame  24 MasteriD Protection Register"></register>
  <register id="PCS50MstId" acronym="PCS50MstId" offset="0x5A4" width="32" description="Memory Frame  25 MasteriD Protection Register"></register>
  <register id="PCS52MstId" acronym="PCS52MstId" offset="0x5A8" width="32" description="Memory Frame  26 MasteriD Protection Register"></register>
  <register id="PCS54MstId" acronym="PCS54MstId" offset="0x5AC" width="32" description="Memory Frame  27 MasteriD Protection Register"></register>
  <register id="PCS56MstId" acronym="PCS56MstId" offset="0x5B0" width="32" description="Memory Frame  28 MasteriD Protection Register"></register>
  <register id="PCS58MstId" acronym="PCS58MstId" offset="0x5B4" width="32" description="Memory Frame  29 MasteriD Protection Register"></register>
  <register id="PCS60MstId" acronym="PCS60MstId" offset="0x5B8" width="32" description="Memory Frame  30 MasteriD Protection Register"></register>
  <register id="PCS62MstId" acronym="PCS62MstId" offset="0x5BC" width="32" description="Memory Frame  31 MasteriD Protection Register"></register>
  <register id="PPCS0MstId" acronym="PPCS0MstId" offset="0x5C0" width="32" description="Priviledged Memory Frame  0 MasteriD Protection Register"></register>
  <register id="PPCS2MstId" acronym="PPCS2MstId" offset="0x5C4" width="32" description="Priviledged Memory Frame  1 MasteriD Protection Register"></register>
  <register id="PPCS4MstId" acronym="PPCS4MstId" offset="0x5C8" width="32" description="Priviledged Memory Frame  2 MasteriD Protection Register"></register>
  <register id="PPCS6MstId" acronym="PPCS6MstId" offset="0x5CC" width="32" description="Priviledged Memory Frame  3 MasteriD Protection Register"></register>
  <register id="PPCS8MstId" acronym="PPCS8MstId" offset="0x5D0" width="32" description="Priviledged Memory Frame  4 MasteriD Protection Register"></register>
  <register id="PPCS10MstId" acronym="PPCS10MstId" offset="0x5D4" width="32" description="Priviledged Memory Frame  5 MasteriD Protection Register"></register>
  <register id="PPCS12MstId" acronym="PPCS12MstId" offset="0x5D8" width="32" description="Priviledged Memory Frame  6 MasteriD Protection Register"></register>
  <register id="PPCS14MstId" acronym="PPCS14MstId" offset="0x5DC" width="32" description="Priviledged Memory Frame  7 MasteriD Protection Register"></register>
  <register id="PCREXTMsTId" acronym="PCREXTMsTId" offset="0x5E0" width="32" description="Master-ID Protection Register for External PCR"></register>
</module>