{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458058958695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458058958695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 16:22:38 2016 " "Processing started: Tue Mar 15 16:22:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458058958695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058958695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accessCode -c accessCode " "Command: quartus_map --read_settings_files=on --write_settings_files=off accessCode -c accessCode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058958695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1458058959726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "accessCode.v(75) " "Verilog HDL information at accessCode.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1458058982325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscode.v 1 1 " "Found 1 design units, including 1 entities, in source file accesscode.v" { { "Info" "ISGN_ENTITY_NAME" "1 accessCode " "Found entity 1: accessCode" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458058982325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accessCode " "Elaborating entity \"accessCode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458058982404 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lockOut accessCode.v(43) " "Verilog HDL Always Construct warning at accessCode.v(43): variable \"lockOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458058982404 "|accessCode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lockOut accessCode.v(49) " "Verilog HDL Always Construct warning at accessCode.v(49): variable \"lockOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1458058982404 "|accessCode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 accessCode.v(35) " "Verilog HDL Always Construct warning at accessCode.v(35): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458058982404 "|accessCode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 accessCode.v(35) " "Verilog HDL Always Construct warning at accessCode.v(35): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1458058982404 "|accessCode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 accessCode.v(112) " "Verilog HDL assignment warning at accessCode.v(112): truncated value with size 32 to match size of target (1)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458058982404 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] accessCode.v(35) " "Inferred latch for \"HEX4\[0\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] accessCode.v(35) " "Inferred latch for \"HEX4\[1\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] accessCode.v(35) " "Inferred latch for \"HEX4\[2\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] accessCode.v(35) " "Inferred latch for \"HEX4\[3\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] accessCode.v(35) " "Inferred latch for \"HEX4\[4\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] accessCode.v(35) " "Inferred latch for \"HEX4\[5\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] accessCode.v(35) " "Inferred latch for \"HEX4\[6\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] accessCode.v(35) " "Inferred latch for \"HEX5\[0\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] accessCode.v(35) " "Inferred latch for \"HEX5\[1\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] accessCode.v(35) " "Inferred latch for \"HEX5\[2\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] accessCode.v(35) " "Inferred latch for \"HEX5\[3\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] accessCode.v(35) " "Inferred latch for \"HEX5\[4\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] accessCode.v(35) " "Inferred latch for \"HEX5\[5\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] accessCode.v(35) " "Inferred latch for \"HEX5\[6\]\" at accessCode.v(35)" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058982466 "|accessCode"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058984997 "|accessCode|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058984997 "|accessCode|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058984997 "|accessCode|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1458058984997 "|accessCode|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1458058984997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458058985185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/output_files/accessCode.map.smsg " "Generated suppressed messages file C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/output_files/accessCode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058986075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458058986388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458058986388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058986513 "|accessCode|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058986513 "|accessCode|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058986513 "|accessCode|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058986513 "|accessCode|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "accessCode.v" "" { Text "C:/Users/Pedro/Dropbox/estig/TEI/Workspace/Projeto/accessCode/accessCode.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1458058986513 "|accessCode|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1458058986513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458058986529 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458058986529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458058986529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458058986529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458058986560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 16:23:06 2016 " "Processing ended: Tue Mar 15 16:23:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458058986560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458058986560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458058986560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458058986560 ""}
