EESchema-LIBRARY Version 2.3  Date: Sat 19 Jul 2014 10:36:53 AM PDT
#encoding utf-8
#
# ALLWINNER_A13
#
DEF ALLWINNER_A13 U 0 40 Y Y 1 F N
F0 "U" -1450 5250 60 H V C CNN
F1 "ALLWINNER_A13" -1150 -5600 60 H V C CNN
F2 "~" -700 2300 60 H V C CNN
F3 "~" -700 2300 60 H V C CNN
DRAW
S -1550 5200 1650 -5500 0 1 0 N
X PC5/NRE 1 -1850 -4300 300 R 50 50 1 1 B
X PC4/NCE0 2 -1850 -4200 300 R 50 50 1 1 B
X PC3/NCE1/SPI0_CS0 3 -1850 -4100 300 R 50 50 1 1 B
X VDD1_CPU 4 -1850 4600 300 R 50 50 1 1 W
X VCC1 5 -1850 5100 300 R 50 50 1 1 W
X PC2/NCLE/SPI0_CLK 6 -1850 -4000 300 R 50 50 1 1 B
X PC1/NALE/SPI0_MISO 7 -1850 -3900 300 R 50 50 1 1 B
X PC0/NWE/SPI0_MOSI 8 -1850 -3800 300 R 50 50 1 1 B
X NC 9 -1850 -2150 300 R 50 50 1 1 N
X VDD2_CPU 9 -1850 4500 300 R 50 50 1 1 W
X PB10/SPI2_CS1/EINT24 10 -1850 -3100 300 R 50 50 1 1 B
X DDR3_D6 20 1950 4500 300 L 50 50 1 1 B
X VCC2_DRAM 30 -1850 3000 300 R 50 50 1 1 W
X DDR3_D1 40 1950 5000 300 L 50 50 1 1 B
X DDR3_A12 50 1950 2200 300 L 50 50 1 1 B
X DDR3_WE 60 1950 900 300 L 50 50 1 1 B
X DDR3_RST 70 1950 1200 300 L 50 50 1 1 B
X VRA1 80 -1850 900 300 R 50 50 1 1 B
X VRP 80 -1850 1200 300 R 50 50 1 1 B
X TPY1 90 -1850 -1350 300 R 50 50 1 1 B
X VDD3_CPU 11 -1850 4400 300 R 50 50 1 1 W
X DDR3_D2 21 1950 4900 300 L 50 50 1 1 B
X DDR3_DQS0 31 1950 600 300 L 50 50 1 1 B
X DDR3_D3 41 1950 4800 300 L 50 50 1 1 B
X DDR3_A4 51 1950 3000 300 L 50 50 1 1 B
X DDR3_BA2 61 1950 1600 300 L 50 50 1 1 B
X DDR3_A7 71 1950 2700 300 L 50 50 1 1 B
X AVCC 81 -1850 2450 300 R 50 50 1 1 W
X X24MOUT 91 -1850 1950 300 R 50 50 1 1 W
X PG9/SPI1_CS0/UART3_TX/EINT9 12 1950 -5100 300 L 50 50 1 1 B
X DDR3_D0 22 1950 5100 300 L 50 50 1 1 B
X DDR3_DQS0_N 32 1950 500 300 L 50 50 1 1 B
X DDR3_D7 42 1950 4400 300 L 50 50 1 1 B
X DDR3_A1 52 1950 3300 300 L 50 50 1 1 B
X VCC5_DRAM 62 -1850 2700 300 R 50 50 1 1 W
X DDR3_ODT 72 1950 200 300 L 50 50 1 1 B
X VRA2 82 -1850 800 300 R 50 50 1 1 B
X X24MIN 92 -1850 2050 300 R 50 50 1 1 W
X PG10/SPI1_CLK/UART3_RX/EINT10 13 1950 -5200 300 L 50 50 1 1 B
X VCC1_DRAM 23 -1850 3100 300 R 50 50 1 1 W
X DDR3_DQS1 33 1950 400 300 L 50 50 1 1 B
X VCC3_DRAM 43 -1850 2900 300 R 50 50 1 1 W
X VCC4_DRAM 53 -1850 2800 300 R 50 50 1 1 W
X DDR3_BA0 63 1950 1800 300 L 50 50 1 1 B
X VDD2_INT 73 -1850 3600 300 R 50 50 1 1 W
X UDM0 93 -1850 0 300 R 50 50 1 1 B
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 1950 -5300 300 L 50 50 1 1 B
X DDR3_D11 24 1950 4000 300 L 50 50 1 1 B
X DDR3_DQS1_N 34 1950 300 300 L 50 50 1 1 B
X DDR3_D5 44 1950 4600 300 L 50 50 1 1 B
X DDR3_A6 54 1950 2800 300 L 50 50 1 1 B
X DDR3_A0 64 1950 3400 300 L 50 50 1 1 B
X HPOUTL 74 -1850 -400 300 R 50 50 1 1 B
X MICIN1 84 -1850 -1900 300 R 50 50 1 1 B
X UDP0 94 -1850 100 300 R 50 50 1 1 B
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 1950 -5400 300 L 50 50 1 1 B
X DDR3_D9 25 1950 4200 300 L 50 50 1 1 B
X VDD1_INT 35 -1850 3700 300 R 50 50 1 1 W
X DDR3_CK 45 1950 1500 300 L 50 50 1 1 B
X DDR3_A8 55 1950 2600 300 L 50 50 1 1 B
X DDR3_A3 65 1950 3100 300 L 50 50 1 1 B
X HPBP 75 -1850 -700 300 R 50 50 1 1 B
X VMIC 85 -1850 -1800 300 R 50 50 1 1 B
X UDM1 95 -1850 200 300 R 50 50 1 1 B
X VDD4_CPU 16 -1850 4300 300 R 50 50 1 1 W
X DDR3_D13 26 1950 3800 300 L 50 50 1 1 B
X DDR3_D12 36 1950 3900 300 L 50 50 1 1 B
X DDR3_CK_N 46 1950 1400 300 L 50 50 1 1 B
X DDR3_A11 56 1950 2300 300 L 50 50 1 1 B
X DDR3_A2 66 1950 3200 300 L 50 50 1 1 B
X V33_HP 76 -1850 -300 300 R 50 50 1 1 B
X LRADC 86 -1850 -950 300 R 50 50 1 1 B
X UDP1 96 -1850 300 300 R 50 50 1 1 B
X DZQ 17 1950 -100 300 L 50 50 1 1 B
X DDR3_D15 27 1950 3600 300 L 50 50 1 1 B
X DDR3_D8 37 1950 4300 300 L 50 50 1 1 B
X DDR3_CKE 47 1950 1300 300 L 50 50 1 1 B
X DDR3_A14 57 1950 2000 300 L 50 50 1 1 B
X DDR3_A5 67 1950 2900 300 L 50 50 1 1 B
X HPCOM 77 -1850 -500 300 R 50 50 1 1 B
X TPX2 87 -1850 -1450 300 R 50 50 1 1 B
X V33_USB 97 -1850 550 300 R 50 50 1 1 B
X SVREF 18 1950 0 300 L 50 50 1 1 B
X DDR3_DM1 28 1950 700 300 L 50 50 1 1 B
X DDR3_D14 38 1950 3700 300 L 50 50 1 1 B
X DDR3_A10 48 1950 2400 300 L 50 50 1 1 B
X DDR3_RAS 58 1950 1000 300 L 50 50 1 1 B
X DDR3_A13 68 1950 2100 300 L 50 50 1 1 B
X HPOUTR 78 -1850 -600 300 R 50 50 1 1 B
X TPY2 88 -1850 -1550 300 R 50 50 1 1 B
X VDD3_INT 98 -1850 3500 300 R 50 50 1 1 W
X DDR3_D4 19 1950 4700 300 L 50 50 1 1 B
X DDR3_DM0 29 1950 800 300 L 50 50 1 1 B
X DDR3_D10 39 1950 4100 300 L 50 50 1 1 B
X DDR3_BA1 49 1950 1700 300 L 50 50 1 1 B
X DDR3_CAS 59 1950 1100 300 L 50 50 1 1 B
X DDR3_A9 69 1950 2500 300 L 50 50 1 1 B
X AGND 79 -1850 2350 300 R 50 50 1 1 W
X TPX1 89 -1850 -1250 300 R 50 50 1 1 B
X VCC2 100 -1850 5000 300 R 50 50 1 1 W
X PF2/SDC0_CLK/UART0_TX 110 1950 -4100 300 L 50 50 1 1 B
X PE6/CSI_D2/SDC2_D2 120 1950 -3200 300 L 50 50 1 1 B
X PD23/LCD_D23 130 1950 -2000 300 L 50 50 1 1 B
X PD11/LCD_D11 140 1950 -1000 300 L 50 50 1 1 B
X PB3/IR_TX/SPI2_MISO/EINT17 150 -1850 -3000 300 R 50 50 1 1 B
X PB18/TWI2_SDA 160 -1850 -3500 300 R 50 50 1 1 B
X PC11/NDQ3/SDC2_D3 170 -1850 -4900 300 R 50 50 1 1 B
X PB0/TWI0-SCK 101 -1850 -2700 300 R 50 50 1 1 B
X PF3/SDC0_CMD/JTAG_TDO 111 1950 -4200 300 L 50 50 1 1 B
X PE7/CSI_D3/SDC2_D3 121 1950 -3300 300 L 50 50 1 1 B
X PD22/LCD_D22 131 1950 -1900 300 L 50 50 1 1 B
X PD10/LCD_D10 141 1950 -900 300 L 50 50 1 1 B
X PG4/UART1_RX/EINT4 151 1950 -5000 300 L 50 50 1 1 B
X PB17/TWI1_SCK 161 -1850 -3400 300 R 50 50 1 1 B
X PC10/NDQ2/SDC2_D2 171 -1850 -4800 300 R 50 50 1 1 B
X PB1/TWI0-SDA 102 -1850 -2800 300 R 50 50 1 1 B
X PF4/SDC0_D3/UART0_RX 112 1950 -4300 300 L 50 50 1 1 B
X PE8/CSI_D4/SDC2_CMD 122 1950 -3400 300 L 50 50 1 1 B
X PD21/LCD_D21 132 1950 -1800 300 L 50 50 1 1 B
X VCC3 142 -1850 4900 300 R 50 50 1 1 W
X PG3/UART1_TX/EINT3 152 1950 -4900 300 L 50 50 1 1 B
X PC19/NDQS 162 -1850 -5400 300 R 50 50 1 1 B
X PC9/NDQ0/SDC2_D1 172 -1850 -4700 300 R 50 50 1 1 B
X PB2/PWM/SPI2_MOSI/EINT16 103 -1850 -2900 300 R 50 50 1 1 B
X PF5/SDC0_D2/JTAG_TCK 113 1950 -4400 300 L 50 50 1 1 B
X PE9/CSI_D5/SDC2_CLK 123 1950 -3500 300 L 50 50 1 1 B
X PD20/LCD_D20 133 1950 -1700 300 L 50 50 1 1 B
X PD7/LCD_D7 143 1950 -800 300 L 50 50 1 1 B
X PG1/EINT1 153 1950 -4700 300 L 50 50 1 1 B
X PG2/EINT2 153 1950 -4800 300 L 50 50 1 1 B
X VCC4 163 -1850 4800 300 R 50 50 1 1 W
X VDD8_CPU 173 -1850 3900 300 R 50 50 1 1 W
X PE0/CSI_PCLK/SPI2_CS0/EINT14 114 1950 -2600 300 L 50 50 1 1 B
X PE10/CSI_D6/UART1_TX 124 1950 -3600 300 L 50 50 1 1 B
X PD19/LCD_D19 134 1950 -1600 300 L 50 50 1 1 B
X PD6/LCD_D6 144 1950 -700 300 L 50 50 1 1 B
X VDD6_CPU 164 -1850 4100 300 R 50 50 1 1 W
X PC8/NDQ0/SDC2_D0 174 -1850 -4600 300 R 50 50 1 1 B
X PB15/TW1_SCK 105 -1850 -3200 300 R 50 50 1 1 B
X PE1/CSI_MCLK/SPI2_CLK/EINT15 115 1950 -2700 300 L 50 50 1 1 B
X PE11/CSI_D7/UART1_RX 125 1950 -3700 300 L 50 50 1 1 B
X PD18/LCD_D18 135 1950 -1500 300 L 50 50 1 1 B
X PD5/LCD_D5 145 1950 -600 300 L 50 50 1 1 B
X PG0/EINT0 155 1950 -4600 300 L 50 50 1 1 B
X PC15/NDQ7/SDC2_D7 165 -1850 -5300 300 R 50 50 1 1 B
X PC7/NRB1/SDC2_CLK 175 -1850 -4500 300 R 50 50 1 1 B
X PB16/TWI_SDA 106 -1850 -3300 300 R 50 50 1 1 B
X PE2/CSI_HSYNC/SPI2_MOSI 116 1950 -2800 300 L 50 50 1 1 B
X PD27/LCD_VSYNC 126 1950 -2400 300 L 50 50 1 1 B
X PD15/LCD_D15 136 1950 -1400 300 L 50 50 1 1 B
X PD4/LCD_D4 146 1950 -500 300 L 50 50 1 1 B
X VDD5_CPU 156 -1850 4200 300 R 50 50 1 1 W
X PC14/NDQ6/SDC2_D6_ 166 -1850 -5200 300 R 50 50 1 1 B
X PC6/NRB0/SDC2_CMD 176 -1850 -4400 300 R 50 50 1 1 B
X PF0/SDC0_D1/JTAG_TMS 107 1950 -3900 300 L 50 50 1 1 B
X PE3/CSI_VSYNC/SPI2_MISO 117 1950 -2900 300 L 50 50 1 1 B
X PD26/LCD_HSYNC 127 1950 -2300 300 L 50 50 1 1 B
X PD14/LCD_D14 137 1950 -1300 300 L 50 50 1 1 B
X PD3/LCD_D3 147 1950 -400 300 L 50 50 1 1 B
X UBOOT 157 -1850 1500 300 R 50 50 1 1 B
X PC13/NDQ5/SDC2_D5 167 -1850 -5100 300 R 50 50 1 1 B
X PF1/SDC0_D0/JTAG_TDI 108 1950 -4000 300 L 50 50 1 1 B
X PE4/CSI_D0/SDC2_D0 118 1950 -3000 300 L 50 50 1 1 B
X PD25/LCD_DE 128 1950 -2200 300 L 50 50 1 1 B
X PD13/LCD_D13 138 1950 -1200 300 L 50 50 1 1 B
X PD2/LCD_D2 148 1950 -300 300 L 50 50 1 1 B
X NMI_N 158 -1850 1600 300 R 50 50 1 1 W
X PC12/NDQ4/SDC2_D4 168 -1850 -5000 300 R 50 50 1 1 B
X VDD4_INT 109 -1850 3400 300 R 50 50 1 1 W
X PE5/CSI_D1/SDC2_D1 119 1950 -3100 300 L 50 50 1 1 B
X PD24/LCD_CLK 129 1950 -2100 300 L 50 50 1 1 B
X PD12/LCD_D12 139 1950 -1100 300 L 50 50 1 1 B
X VDD5_INT 149 -1850 3300 300 R 50 50 1 1 W
X RESET_N 159 -1850 1700 300 R 50 50 1 1 B
X VDD7_CPU 169 -1850 4000 300 R 50 50 1 1 W
X GND PAD -1850 2250 300 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
