$date
	Sat Apr 26 12:14:02 2025
$end

$version
	Synopsys VCS version T-2022.06-SP1_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 9a704f0df91d2d24 $end


$scope module uvm_pkg $end
$var time 64 ! setting_offset $end
$var reg 32 " uvm_global_random_seed [31:0] $end
$var reg 32 # UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 $ uvm_start_uvm_declarations $end
$var reg 32 % setting_verbosity [31:0] $end
$var reg 1 & is_verdi_set_verbosity_called $end
$var reg 1 ' is_uvm_factory_trace_checked $end
$var reg 1 ( is_verdi_trace_fac $end
$upscope $end


$scope module $unit $end
$upscope $end


$scope module top $end

$scope begin unnamed$$_vcs_3 $end
$upscope $end


$scope begin unnamed$$_vcs_0 $end
$upscope $end


$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_2 $end
$upscope $end


$scope module dif $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$var reg 1 + din $end
$var reg 1 , dout $end
$upscope $end


$scope module dut $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / din $end
$var reg 1 0 dout $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1'
0&
0(
1$
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b11111111111111111111111111111111 #
b00000000000000000000000000000000 %
b01000010000001111100110001000111 "
x0
0)
0+
x,
1*
0-
0/
1.
$end
#10
1)
1-
00
0,
#20
0)
0-
#30
1)
1-
#40
0)
0-
#50
1)
1-
#60
0)
0-
#70
1)
1-
0*
0.
1+
1/
#80
0)
0-
#90
1)
1-
10
1,
#100
0)
0-
#110
1)
1-
0+
0/
#120
0)
0-
#130
1)
1-
00
0,
#140
0)
0-
#150
1)
1-
#160
0)
0-
#170
1)
1-
#180
0)
0-
#190
1)
1-
1*
1.
#200
0)
0-
#210
1)
1-
#220
0)
0-
#230
1)
1-
