// Seed: 2143555591
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output wor id_4,
    input id_5,
    input logic id_6
);
  assign id_4[1'b0] = id_5;
  assign id_0 = 1;
endmodule
