
HCSR04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073d4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08007578  08007578  00017578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800798c  0800798c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800798c  0800798c  0001798c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007994  08007994  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007994  08007994  00017994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007998  08007998  00017998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800799c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  200001dc  08007b78  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08007b78  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010386  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fbc  00000000  00000000  00030592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00032550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  000332a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018658  00000000  00000000  00033f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eec2  00000000  00000000  0004c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b34a  00000000  00000000  0005b452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f679c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049f0  00000000  00000000  000f67f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800755c 	.word	0x0800755c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800755c 	.word	0x0800755c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <hcsr04_read>:
/* USER CODE BEGIN 0 */

uint32_t local_time, sensor_time;
uint32_t distance;

uint32_t hcsr04_read(void) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	local_time = 0;
 8000f54:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <hcsr04_read+0x78>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); // pull the TRIG pin HIGH
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f60:	481a      	ldr	r0, [pc, #104]	; (8000fcc <hcsr04_read+0x7c>)
 8000f62:	f001 fd25 	bl	80029b0 <HAL_GPIO_WritePin>
	usDelay(2);  // wait for 2 us
 8000f66:	2002      	movs	r0, #2
 8000f68:	f000 fbd4 	bl	8001714 <usDelay>

	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET); // pull the TRIG pin HIGH
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f72:	4816      	ldr	r0, [pc, #88]	; (8000fcc <hcsr04_read+0x7c>)
 8000f74:	f001 fd1c 	bl	80029b0 <HAL_GPIO_WritePin>
	usDelay(10);  // wait for 10 us
 8000f78:	200a      	movs	r0, #10
 8000f7a:	f000 fbcb 	bl	8001714 <usDelay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f84:	4811      	ldr	r0, [pc, #68]	; (8000fcc <hcsr04_read+0x7c>)
 8000f86:	f001 fd13 	bl	80029b0 <HAL_GPIO_WritePin>

	// read the time for which the pin is high

	while (!HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin))
 8000f8a:	bf00      	nop
 8000f8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f90:	480e      	ldr	r0, [pc, #56]	; (8000fcc <hcsr04_read+0x7c>)
 8000f92:	f001 fcf5 	bl	8002980 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0f7      	beq.n	8000f8c <hcsr04_read+0x3c>
		;  // wait for the ECHO pin to go high
	while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin))  // while the pin is high
 8000f9c:	e007      	b.n	8000fae <hcsr04_read+0x5e>
	{
		local_time++;   // measure time for which the pin is high
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <hcsr04_read+0x78>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	4a08      	ldr	r2, [pc, #32]	; (8000fc8 <hcsr04_read+0x78>)
 8000fa6:	6013      	str	r3, [r2, #0]
		usDelay(1);
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f000 fbb3 	bl	8001714 <usDelay>
	while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin))  // while the pin is high
 8000fae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb2:	4806      	ldr	r0, [pc, #24]	; (8000fcc <hcsr04_read+0x7c>)
 8000fb4:	f001 fce4 	bl	8002980 <HAL_GPIO_ReadPin>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1ef      	bne.n	8000f9e <hcsr04_read+0x4e>
	}
	return local_time;
 8000fbe:	4b02      	ldr	r3, [pc, #8]	; (8000fc8 <hcsr04_read+0x78>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000250 	.word	0x20000250
 8000fcc:	40020000 	.word	0x40020000

08000fd0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b0c2      	sub	sp, #264	; 0x108
 8000fd4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fd6:	f000 fe73 	bl	8001cc0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fda:	f000 f8d5 	bl	8001188 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fde:	f000 faf1 	bl	80015c4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000fe2:	f000 fac5 	bl	8001570 <MX_USART2_UART_Init>
	MX_TIM4_Init();
 8000fe6:	f000 fa75 	bl	80014d4 <MX_TIM4_Init>
	MX_TIM3_Init();
 8000fea:	f000 f9fd 	bl	80013e8 <MX_TIM3_Init>
	MX_ADC1_Init();
 8000fee:	f000 f933 	bl	8001258 <MX_ADC1_Init>
	MX_TIM2_Init();
 8000ff2:	f000 f983 	bl	80012fc <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4859      	ldr	r0, [pc, #356]	; (8001160 <main+0x190>)
 8000ffa:	f002 fa0f 	bl	800341c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000ffe:	2104      	movs	r1, #4
 8001000:	4858      	ldr	r0, [pc, #352]	; (8001164 <main+0x194>)
 8001002:	f002 fa0b 	bl	800341c <HAL_TIM_PWM_Start>

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		HAL_ADC_Start(&hadc1);
 8001006:	4858      	ldr	r0, [pc, #352]	; (8001168 <main+0x198>)
 8001008:	f000 ff34 	bl	8001e74 <HAL_ADC_Start>
		char buf[256];
		int ret = HAL_ADC_GetValue(&hadc1);
 800100c:	4856      	ldr	r0, [pc, #344]	; (8001168 <main+0x198>)
 800100e:	f000 ffe5 	bl	8001fdc <HAL_ADC_GetValue>
 8001012:	4603      	mov	r3, r0
 8001014:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
		sprintf(buf, "%d\n", ret);
 8001018:	463b      	mov	r3, r7
 800101a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800101e:	4953      	ldr	r1, [pc, #332]	; (800116c <main+0x19c>)
 8001020:	4618      	mov	r0, r3
 8001022:	f004 f86f 	bl	8005104 <siprintf>
		HAL_UART_Transmit(&huart2, buf, strlen(buf), 1000);
 8001026:	463b      	mov	r3, r7
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff f8d9 	bl	80001e0 <strlen>
 800102e:	4603      	mov	r3, r0
 8001030:	b29a      	uxth	r2, r3
 8001032:	4639      	mov	r1, r7
 8001034:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001038:	484d      	ldr	r0, [pc, #308]	; (8001170 <main+0x1a0>)
 800103a:	f003 f8fe 	bl	800423a <HAL_UART_Transmit>
		HAL_Delay(1000);
 800103e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001042:	f000 feaf 	bl	8001da4 <HAL_Delay>

		sensor_time = hcsr04_read();
 8001046:	f7ff ff83 	bl	8000f50 <hcsr04_read>
 800104a:	4603      	mov	r3, r0
 800104c:	4a49      	ldr	r2, [pc, #292]	; (8001174 <main+0x1a4>)
 800104e:	6013      	str	r3, [r2, #0]
		distance = sensor_time * .0343 / 2;
 8001050:	4b48      	ldr	r3, [pc, #288]	; (8001174 <main+0x1a4>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fa5d 	bl	8000514 <__aeabi_ui2d>
 800105a:	a33f      	add	r3, pc, #252	; (adr r3, 8001158 <main+0x188>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fad2 	bl	8000608 <__aeabi_dmul>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4610      	mov	r0, r2
 800106a:	4619      	mov	r1, r3
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001074:	f7ff fbf2 	bl	800085c <__aeabi_ddiv>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4610      	mov	r0, r2
 800107e:	4619      	mov	r1, r3
 8001080:	f7ff fd9a 	bl	8000bb8 <__aeabi_d2f>
 8001084:	4603      	mov	r3, r0
 8001086:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
		sprintf(uartBuf, "Distance (cm)  = %.1f\r\n", distance);
 800108a:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 800108e:	f7ff fa63 	bl	8000558 <__aeabi_f2d>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4938      	ldr	r1, [pc, #224]	; (8001178 <main+0x1a8>)
 8001098:	4838      	ldr	r0, [pc, #224]	; (800117c <main+0x1ac>)
 800109a:	f004 f833 	bl	8005104 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*) uartBuf, strlen(uartBuf), 100);
 800109e:	4837      	ldr	r0, [pc, #220]	; (800117c <main+0x1ac>)
 80010a0:	f7ff f89e 	bl	80001e0 <strlen>
 80010a4:	4603      	mov	r3, r0
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	2364      	movs	r3, #100	; 0x64
 80010aa:	4934      	ldr	r1, [pc, #208]	; (800117c <main+0x1ac>)
 80010ac:	4830      	ldr	r0, [pc, #192]	; (8001170 <main+0x1a0>)
 80010ae:	f003 f8c4 	bl	800423a <HAL_UART_Transmit>

		if (ret >= 50) {
 80010b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80010b6:	2b31      	cmp	r3, #49	; 0x31
 80010b8:	dd44      	ble.n	8001144 <main+0x174>
			HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2120      	movs	r1, #32
 80010be:	4830      	ldr	r0, [pc, #192]	; (8001180 <main+0x1b0>)
 80010c0:	f001 fc76 	bl	80029b0 <HAL_GPIO_WritePin>

			if (distance <= 7) {
 80010c4:	edd7 7a40 	vldr	s15, [r7, #256]	; 0x100
 80010c8:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80010cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d4:	d83b      	bhi.n	800114e <main+0x17e>
				//change to relay spray out liquid
				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET);
 80010d6:	2201      	movs	r2, #1
 80010d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010dc:	4829      	ldr	r0, [pc, #164]	; (8001184 <main+0x1b4>)
 80010de:	f001 fc67 	bl	80029b0 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 80010e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010e6:	f000 fe5d 	bl	8001da4 <HAL_Delay>
				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010f0:	4824      	ldr	r0, [pc, #144]	; (8001184 <main+0x1b4>)
 80010f2:	f001 fc5d 	bl	80029b0 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 80010f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010fa:	f000 fe53 	bl	8001da4 <HAL_Delay>

				TIM2->CCR2 = 1200;
 80010fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001102:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001106:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(225);
 8001108:	20e1      	movs	r0, #225	; 0xe1
 800110a:	f000 fe4b 	bl	8001da4 <HAL_Delay>
				TIM2->CCR2 = 1500;
 800110e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001112:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001116:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(2000);
 8001118:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800111c:	f000 fe42 	bl	8001da4 <HAL_Delay>
				TIM2->CCR2 = 1725;
 8001120:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001124:	f240 62bd 	movw	r2, #1725	; 0x6bd
 8001128:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(220);
 800112a:	20dc      	movs	r0, #220	; 0xdc
 800112c:	f000 fe3a 	bl	8001da4 <HAL_Delay>
				TIM2->CCR2 = 1500;
 8001130:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001134:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001138:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(2000);
 800113a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800113e:	f000 fe31 	bl	8001da4 <HAL_Delay>
 8001142:	e004      	b.n	800114e <main+0x17e>
			}

		} else {
			HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_SET);
 8001144:	2201      	movs	r2, #1
 8001146:	2120      	movs	r1, #32
 8001148:	480d      	ldr	r0, [pc, #52]	; (8001180 <main+0x1b0>)
 800114a:	f001 fc31 	bl	80029b0 <HAL_GPIO_WritePin>
		}

		HAL_Delay(100);
 800114e:	2064      	movs	r0, #100	; 0x64
 8001150:	f000 fe28 	bl	8001da4 <HAL_Delay>
	while (1) {
 8001154:	e757      	b.n	8001006 <main+0x36>
 8001156:	bf00      	nop
 8001158:	04816f00 	.word	0x04816f00
 800115c:	3fa18fc5 	.word	0x3fa18fc5
 8001160:	20000258 	.word	0x20000258
 8001164:	2000034c 	.word	0x2000034c
 8001168:	200002a0 	.word	0x200002a0
 800116c:	08007578 	.word	0x08007578
 8001170:	20000394 	.word	0x20000394
 8001174:	20000204 	.word	0x20000204
 8001178:	0800757c 	.word	0x0800757c
 800117c:	200002e8 	.word	0x200002e8
 8001180:	40020400 	.word	0x40020400
 8001184:	40020000 	.word	0x40020000

08001188 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b094      	sub	sp, #80	; 0x50
 800118c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800118e:	f107 0320 	add.w	r3, r7, #32
 8001192:	2230      	movs	r2, #48	; 0x30
 8001194:	2100      	movs	r1, #0
 8001196:	4618      	mov	r0, r3
 8001198:	f003 fb42 	bl	8004820 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	4b27      	ldr	r3, [pc, #156]	; (8001250 <SystemClock_Config+0xc8>)
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	4a26      	ldr	r2, [pc, #152]	; (8001250 <SystemClock_Config+0xc8>)
 80011b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ba:	6413      	str	r3, [r2, #64]	; 0x40
 80011bc:	4b24      	ldr	r3, [pc, #144]	; (8001250 <SystemClock_Config+0xc8>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	4b21      	ldr	r3, [pc, #132]	; (8001254 <SystemClock_Config+0xcc>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a20      	ldr	r2, [pc, #128]	; (8001254 <SystemClock_Config+0xcc>)
 80011d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <SystemClock_Config+0xcc>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011e4:	2302      	movs	r3, #2
 80011e6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e8:	2301      	movs	r3, #1
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ec:	2310      	movs	r3, #16
 80011ee:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011f0:	2302      	movs	r3, #2
 80011f2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011f4:	2300      	movs	r3, #0
 80011f6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80011f8:	2308      	movs	r3, #8
 80011fa:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 84;
 80011fc:	2354      	movs	r3, #84	; 0x54
 80011fe:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001200:	2302      	movs	r3, #2
 8001202:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001204:	2304      	movs	r3, #4
 8001206:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001208:	f107 0320 	add.w	r3, r7, #32
 800120c:	4618      	mov	r0, r3
 800120e:	f001 fbe9 	bl	80029e4 <HAL_RCC_OscConfig>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <SystemClock_Config+0x94>
		Error_Handler();
 8001218:	f000 faae 	bl	8001778 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800121c:	230f      	movs	r3, #15
 800121e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001220:	2302      	movs	r3, #2
 8001222:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800122c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001232:	f107 030c 	add.w	r3, r7, #12
 8001236:	2102      	movs	r1, #2
 8001238:	4618      	mov	r0, r3
 800123a:	f001 fe4b 	bl	8002ed4 <HAL_RCC_ClockConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <SystemClock_Config+0xc0>
		Error_Handler();
 8001244:	f000 fa98 	bl	8001778 <Error_Handler>
	}
}
 8001248:	bf00      	nop
 800124a:	3750      	adds	r7, #80	; 0x50
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40023800 	.word	0x40023800
 8001254:	40007000 	.word	0x40007000

08001258 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800125e:	463b      	mov	r3, r7
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <MX_ADC1_Init+0x98>)
 800126c:	4a21      	ldr	r2, [pc, #132]	; (80012f4 <MX_ADC1_Init+0x9c>)
 800126e:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <MX_ADC1_Init+0x98>)
 8001272:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001276:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001278:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <MX_ADC1_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <MX_ADC1_Init+0x98>)
 8001280:	2201      	movs	r2, #1
 8001282:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <MX_ADC1_Init+0x98>)
 8001286:	2201      	movs	r2, #1
 8001288:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <MX_ADC1_Init+0x98>)
 800128c:	2200      	movs	r2, #0
 800128e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001292:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <MX_ADC1_Init+0x98>)
 8001294:	2200      	movs	r2, #0
 8001296:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001298:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <MX_ADC1_Init+0x98>)
 800129a:	4a17      	ldr	r2, [pc, #92]	; (80012f8 <MX_ADC1_Init+0xa0>)
 800129c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800129e:	4b14      	ldr	r3, [pc, #80]	; (80012f0 <MX_ADC1_Init+0x98>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <MX_ADC1_Init+0x98>)
 80012a6:	2201      	movs	r2, #1
 80012a8:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80012aa:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_ADC1_Init+0x98>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012b2:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <MX_ADC1_Init+0x98>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80012b8:	480d      	ldr	r0, [pc, #52]	; (80012f0 <MX_ADC1_Init+0x98>)
 80012ba:	f000 fd97 	bl	8001dec <HAL_ADC_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_ADC1_Init+0x70>
		Error_Handler();
 80012c4:	f000 fa58 	bl	8001778 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80012cc:	2301      	movs	r3, #1
 80012ce:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80012d4:	463b      	mov	r3, r7
 80012d6:	4619      	mov	r1, r3
 80012d8:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_ADC1_Init+0x98>)
 80012da:	f000 fe8d 	bl	8001ff8 <HAL_ADC_ConfigChannel>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_ADC1_Init+0x90>
		Error_Handler();
 80012e4:	f000 fa48 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200002a0 	.word	0x200002a0
 80012f4:	40012000 	.word	0x40012000
 80012f8:	0f000001 	.word	0x0f000001

080012fc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08e      	sub	sp, #56	; 0x38
 8001300:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001302:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001310:	f107 0320 	add.w	r3, r7, #32
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
 8001326:	611a      	str	r2, [r3, #16]
 8001328:	615a      	str	r2, [r3, #20]
 800132a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800132c:	4b2d      	ldr	r3, [pc, #180]	; (80013e4 <MX_TIM2_Init+0xe8>)
 800132e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001332:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 84;
 8001334:	4b2b      	ldr	r3, [pc, #172]	; (80013e4 <MX_TIM2_Init+0xe8>)
 8001336:	2254      	movs	r2, #84	; 0x54
 8001338:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800133a:	4b2a      	ldr	r3, [pc, #168]	; (80013e4 <MX_TIM2_Init+0xe8>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 19999;
 8001340:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <MX_TIM2_Init+0xe8>)
 8001342:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001346:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001348:	4b26      	ldr	r3, [pc, #152]	; (80013e4 <MX_TIM2_Init+0xe8>)
 800134a:	2200      	movs	r2, #0
 800134c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800134e:	4b25      	ldr	r3, [pc, #148]	; (80013e4 <MX_TIM2_Init+0xe8>)
 8001350:	2280      	movs	r2, #128	; 0x80
 8001352:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001354:	4823      	ldr	r0, [pc, #140]	; (80013e4 <MX_TIM2_Init+0xe8>)
 8001356:	f001 ffb9 	bl	80032cc <HAL_TIM_Base_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM2_Init+0x68>
		Error_Handler();
 8001360:	f000 fa0a 	bl	8001778 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001364:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001368:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800136a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800136e:	4619      	mov	r1, r3
 8001370:	481c      	ldr	r0, [pc, #112]	; (80013e4 <MX_TIM2_Init+0xe8>)
 8001372:	f002 facd 	bl	8003910 <HAL_TIM_ConfigClockSource>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM2_Init+0x84>
		Error_Handler();
 800137c:	f000 f9fc 	bl	8001778 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001380:	4818      	ldr	r0, [pc, #96]	; (80013e4 <MX_TIM2_Init+0xe8>)
 8001382:	f001 fff2 	bl	800336a <HAL_TIM_PWM_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM2_Init+0x94>
		Error_Handler();
 800138c:	f000 f9f4 	bl	8001778 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001398:	f107 0320 	add.w	r3, r7, #32
 800139c:	4619      	mov	r1, r3
 800139e:	4811      	ldr	r0, [pc, #68]	; (80013e4 <MX_TIM2_Init+0xe8>)
 80013a0:	f002 fe7c 	bl	800409c <HAL_TIMEx_MasterConfigSynchronization>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 80013aa:	f000 f9e5 	bl	8001778 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ae:	2360      	movs	r3, #96	; 0x60
 80013b0:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2)
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2204      	movs	r2, #4
 80013c2:	4619      	mov	r1, r3
 80013c4:	4807      	ldr	r0, [pc, #28]	; (80013e4 <MX_TIM2_Init+0xe8>)
 80013c6:	f002 f9e1 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 80013d0:	f000 f9d2 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80013d4:	4803      	ldr	r0, [pc, #12]	; (80013e4 <MX_TIM2_Init+0xe8>)
 80013d6:	f000 fa95 	bl	8001904 <HAL_TIM_MspPostInit>

}
 80013da:	bf00      	nop
 80013dc:	3738      	adds	r7, #56	; 0x38
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000034c 	.word	0x2000034c

080013e8 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08e      	sub	sp, #56	; 0x38
 80013ec:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80013ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80013fc:	f107 0320 	add.w	r3, r7, #32
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001406:	1d3b      	adds	r3, r7, #4
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
 8001414:	615a      	str	r2, [r3, #20]
 8001416:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001418:	4b2c      	ldr	r3, [pc, #176]	; (80014cc <MX_TIM3_Init+0xe4>)
 800141a:	4a2d      	ldr	r2, [pc, #180]	; (80014d0 <MX_TIM3_Init+0xe8>)
 800141c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800141e:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001424:	4b29      	ldr	r3, [pc, #164]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 8191;
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <MX_TIM3_Init+0xe4>)
 800142c:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8001430:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001438:	4b24      	ldr	r3, [pc, #144]	; (80014cc <MX_TIM3_Init+0xe4>)
 800143a:	2200      	movs	r2, #0
 800143c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800143e:	4823      	ldr	r0, [pc, #140]	; (80014cc <MX_TIM3_Init+0xe4>)
 8001440:	f001 ff44 	bl	80032cc <HAL_TIM_Base_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM3_Init+0x66>
		Error_Handler();
 800144a:	f000 f995 	bl	8001778 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001454:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001458:	4619      	mov	r1, r3
 800145a:	481c      	ldr	r0, [pc, #112]	; (80014cc <MX_TIM3_Init+0xe4>)
 800145c:	f002 fa58 	bl	8003910 <HAL_TIM_ConfigClockSource>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM3_Init+0x82>
		Error_Handler();
 8001466:	f000 f987 	bl	8001778 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800146a:	4818      	ldr	r0, [pc, #96]	; (80014cc <MX_TIM3_Init+0xe4>)
 800146c:	f001 ff7d 	bl	800336a <HAL_TIM_PWM_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM3_Init+0x92>
		Error_Handler();
 8001476:	f000 f97f 	bl	8001778 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147a:	2300      	movs	r3, #0
 800147c:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	4619      	mov	r1, r3
 8001488:	4810      	ldr	r0, [pc, #64]	; (80014cc <MX_TIM3_Init+0xe4>)
 800148a:	f002 fe07 	bl	800409c <HAL_TIMEx_MasterConfigSynchronization>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8001494:	f000 f970 	bl	8001778 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001498:	2360      	movs	r3, #96	; 0x60
 800149a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	2200      	movs	r2, #0
 80014ac:	4619      	mov	r1, r3
 80014ae:	4807      	ldr	r0, [pc, #28]	; (80014cc <MX_TIM3_Init+0xe4>)
 80014b0:	f002 f96c 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM3_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 80014ba:	f000 f95d 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80014be:	4803      	ldr	r0, [pc, #12]	; (80014cc <MX_TIM3_Init+0xe4>)
 80014c0:	f000 fa20 	bl	8001904 <HAL_TIM_MspPostInit>

}
 80014c4:	bf00      	nop
 80014c6:	3738      	adds	r7, #56	; 0x38
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20000258 	.word	0x20000258
 80014d0:	40000400 	.word	0x40000400

080014d4 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80014da:	f107 0308 	add.w	r3, r7, #8
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80014e8:	463b      	mov	r3, r7
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80014f0:	4b1d      	ldr	r3, [pc, #116]	; (8001568 <MX_TIM4_Init+0x94>)
 80014f2:	4a1e      	ldr	r2, [pc, #120]	; (800156c <MX_TIM4_Init+0x98>)
 80014f4:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 80014f6:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <MX_TIM4_Init+0x94>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fc:	4b1a      	ldr	r3, [pc, #104]	; (8001568 <MX_TIM4_Init+0x94>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65535;
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <MX_TIM4_Init+0x94>)
 8001504:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001508:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150a:	4b17      	ldr	r3, [pc, #92]	; (8001568 <MX_TIM4_Init+0x94>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <MX_TIM4_Init+0x94>)
 8001512:	2200      	movs	r2, #0
 8001514:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001516:	4814      	ldr	r0, [pc, #80]	; (8001568 <MX_TIM4_Init+0x94>)
 8001518:	f001 fed8 	bl	80032cc <HAL_TIM_Base_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM4_Init+0x52>
		Error_Handler();
 8001522:	f000 f929 	bl	8001778 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800152a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 800152c:	f107 0308 	add.w	r3, r7, #8
 8001530:	4619      	mov	r1, r3
 8001532:	480d      	ldr	r0, [pc, #52]	; (8001568 <MX_TIM4_Init+0x94>)
 8001534:	f002 f9ec 	bl	8003910 <HAL_TIM_ConfigClockSource>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM4_Init+0x6e>
		Error_Handler();
 800153e:	f000 f91b 	bl	8001778 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001546:	2300      	movs	r3, #0
 8001548:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800154a:	463b      	mov	r3, r7
 800154c:	4619      	mov	r1, r3
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <MX_TIM4_Init+0x94>)
 8001550:	f002 fda4 	bl	800409c <HAL_TIMEx_MasterConfigSynchronization>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 800155a:	f000 f90d 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000208 	.word	0x20000208
 800156c:	40000800 	.word	0x40000800

08001570 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 8001576:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <MX_USART2_UART_Init+0x50>)
 8001578:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b08      	ldr	r3, [pc, #32]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80015a6:	4805      	ldr	r0, [pc, #20]	; (80015bc <MX_USART2_UART_Init+0x4c>)
 80015a8:	f002 fdfa 	bl	80041a0 <HAL_UART_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80015b2:	f000 f8e1 	bl	8001778 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000394 	.word	0x20000394
 80015c0:	40004400 	.word	0x40004400

080015c4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08a      	sub	sp, #40	; 0x28
 80015c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80015ca:	f107 0314 	add.w	r3, r7, #20
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
 80015d8:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
 80015de:	4b49      	ldr	r3, [pc, #292]	; (8001704 <MX_GPIO_Init+0x140>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a48      	ldr	r2, [pc, #288]	; (8001704 <MX_GPIO_Init+0x140>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b46      	ldr	r3, [pc, #280]	; (8001704 <MX_GPIO_Init+0x140>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	4b42      	ldr	r3, [pc, #264]	; (8001704 <MX_GPIO_Init+0x140>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a41      	ldr	r2, [pc, #260]	; (8001704 <MX_GPIO_Init+0x140>)
 8001600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b3f      	ldr	r3, [pc, #252]	; (8001704 <MX_GPIO_Init+0x140>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	4b3b      	ldr	r3, [pc, #236]	; (8001704 <MX_GPIO_Init+0x140>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a3a      	ldr	r2, [pc, #232]	; (8001704 <MX_GPIO_Init+0x140>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b38      	ldr	r3, [pc, #224]	; (8001704 <MX_GPIO_Init+0x140>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	4b34      	ldr	r3, [pc, #208]	; (8001704 <MX_GPIO_Init+0x140>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a33      	ldr	r2, [pc, #204]	; (8001704 <MX_GPIO_Init+0x140>)
 8001638:	f043 0302 	orr.w	r3, r3, #2
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b31      	ldr	r3, [pc, #196]	; (8001704 <MX_GPIO_Init+0x140>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001650:	482d      	ldr	r0, [pc, #180]	; (8001708 <MX_GPIO_Init+0x144>)
 8001652:	f001 f9ad 	bl	80029b0 <HAL_GPIO_WritePin>
			GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | TRIG_Pin | RELAY_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10 | RED_Pin | GPIO_PIN_6 | GREEN_Pin,
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 61ac 	mov.w	r1, #1376	; 0x560
 800165c:	482b      	ldr	r0, [pc, #172]	; (800170c <MX_GPIO_Init+0x148>)
 800165e:	f001 f9a7 	bl	80029b0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	2180      	movs	r1, #128	; 0x80
 8001666:	482a      	ldr	r0, [pc, #168]	; (8001710 <MX_GPIO_Init+0x14c>)
 8001668:	f001 f9a2 	bl	80029b0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800166c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001670:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001672:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001676:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800167c:	f107 0314 	add.w	r3, r7, #20
 8001680:	4619      	mov	r1, r3
 8001682:	4823      	ldr	r0, [pc, #140]	; (8001710 <MX_GPIO_Init+0x14c>)
 8001684:	f000 fff8 	bl	8002678 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA5 PA6 PA7 TRIG_Pin
	 RELAY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | TRIG_Pin
 8001688:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 800168c:	617b      	str	r3, [r7, #20]
			| RELAY_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168e:	2301      	movs	r3, #1
 8001690:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	4619      	mov	r1, r3
 80016a0:	4819      	ldr	r0, [pc, #100]	; (8001708 <MX_GPIO_Init+0x144>)
 80016a2:	f000 ffe9 	bl	8002678 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB10 RED_Pin PB6 GREEN_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | RED_Pin | GPIO_PIN_6 | GREEN_Pin;
 80016a6:	f44f 63ac 	mov.w	r3, #1376	; 0x560
 80016aa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ac:	2301      	movs	r3, #1
 80016ae:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	4813      	ldr	r0, [pc, #76]	; (800170c <MX_GPIO_Init+0x148>)
 80016c0:	f000 ffda 	bl	8002678 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c8:	2301      	movs	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	480d      	ldr	r0, [pc, #52]	; (8001710 <MX_GPIO_Init+0x14c>)
 80016dc:	f000 ffcc 	bl	8002678 <HAL_GPIO_Init>

	/*Configure GPIO pin : ECHO_Pin */
	GPIO_InitStruct.Pin = ECHO_Pin;
 80016e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016e4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4804      	ldr	r0, [pc, #16]	; (8001708 <MX_GPIO_Init+0x144>)
 80016f6:	f000 ffbf 	bl	8002678 <HAL_GPIO_Init>

}
 80016fa:	bf00      	nop
 80016fc:	3728      	adds	r7, #40	; 0x28
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800
 8001708:	40020000 	.word	0x40020000
 800170c:	40020400 	.word	0x40020400
 8001710:	40020800 	.word	0x40020800

08001714 <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec) {
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	if (uSec < 2)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d801      	bhi.n	8001726 <usDelay+0x12>
		uSec = 2;
 8001722:	2302      	movs	r3, #2
 8001724:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1; /*sets the value in the auto-reload register*/
 8001726:	4a13      	ldr	r2, [pc, #76]	; (8001774 <usDelay+0x60>)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3b01      	subs	r3, #1
 800172c:	62d3      	str	r3, [r2, #44]	; 0x2c
	usTIM->EGR = 1; /*Re-initialises the timer*/
 800172e:	4b11      	ldr	r3, [pc, #68]	; (8001774 <usDelay+0x60>)
 8001730:	2201      	movs	r2, #1
 8001732:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1; 		//Resets the flag
 8001734:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <usDelay+0x60>)
 8001736:	691b      	ldr	r3, [r3, #16]
 8001738:	4a0e      	ldr	r2, [pc, #56]	; (8001774 <usDelay+0x60>)
 800173a:	f023 0301 	bic.w	r3, r3, #1
 800173e:	6113      	str	r3, [r2, #16]
	usTIM->CR1 |= 1; 		//Enables the counter
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <usDelay+0x60>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <usDelay+0x60>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6013      	str	r3, [r2, #0]
	while ((usTIM->SR & 0x0001) != 1)
 800174c:	bf00      	nop
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <usDelay+0x60>)
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b01      	cmp	r3, #1
 8001758:	d1f9      	bne.n	800174e <usDelay+0x3a>
		;
	usTIM->SR &= ~(0x0001);
 800175a:	4b06      	ldr	r3, [pc, #24]	; (8001774 <usDelay+0x60>)
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	4a05      	ldr	r2, [pc, #20]	; (8001774 <usDelay+0x60>)
 8001760:	f023 0301 	bic.w	r3, r3, #1
 8001764:	6113      	str	r3, [r2, #16]
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40000800 	.word	0x40000800

08001778 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	607b      	str	r3, [r7, #4]
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_MspInit+0x4c>)
 8001794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001796:	4a0f      	ldr	r2, [pc, #60]	; (80017d4 <HAL_MspInit+0x4c>)
 8001798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800179c:	6453      	str	r3, [r2, #68]	; 0x44
 800179e:	4b0d      	ldr	r3, [pc, #52]	; (80017d4 <HAL_MspInit+0x4c>)
 80017a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	603b      	str	r3, [r7, #0]
 80017ae:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <HAL_MspInit+0x4c>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b2:	4a08      	ldr	r2, [pc, #32]	; (80017d4 <HAL_MspInit+0x4c>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ba:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <HAL_MspInit+0x4c>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c2:	603b      	str	r3, [r7, #0]
 80017c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017c6:	2007      	movs	r0, #7
 80017c8:	f000 ff14 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017cc:	bf00      	nop
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800

080017d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	; 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a17      	ldr	r2, [pc, #92]	; (8001854 <HAL_ADC_MspInit+0x7c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d127      	bne.n	800184a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	4b16      	ldr	r3, [pc, #88]	; (8001858 <HAL_ADC_MspInit+0x80>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001802:	4a15      	ldr	r2, [pc, #84]	; (8001858 <HAL_ADC_MspInit+0x80>)
 8001804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001808:	6453      	str	r3, [r2, #68]	; 0x44
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_ADC_MspInit+0x80>)
 800180c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_ADC_MspInit+0x80>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a0e      	ldr	r2, [pc, #56]	; (8001858 <HAL_ADC_MspInit+0x80>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_ADC_MspInit+0x80>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001832:	2301      	movs	r3, #1
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001836:	2303      	movs	r3, #3
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <HAL_ADC_MspInit+0x84>)
 8001846:	f000 ff17 	bl	8002678 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800184a:	bf00      	nop
 800184c:	3728      	adds	r7, #40	; 0x28
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40012000 	.word	0x40012000
 8001858:	40023800 	.word	0x40023800
 800185c:	40020000 	.word	0x40020000

08001860 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001870:	d116      	bne.n	80018a0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
 8001876:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a1f      	ldr	r2, [pc, #124]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b1d      	ldr	r3, [pc, #116]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	201c      	movs	r0, #28
 8001894:	f000 feb9 	bl	800260a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001898:	201c      	movs	r0, #28
 800189a:	f000 fed2 	bl	8002642 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800189e:	e026      	b.n	80018ee <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a15      	ldr	r2, [pc, #84]	; (80018fc <HAL_TIM_Base_MspInit+0x9c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d10e      	bne.n	80018c8 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	4a11      	ldr	r2, [pc, #68]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 80018b4:	f043 0302 	orr.w	r3, r3, #2
 80018b8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ba:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
}
 80018c6:	e012      	b.n	80018ee <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a0c      	ldr	r2, [pc, #48]	; (8001900 <HAL_TIM_Base_MspInit+0xa0>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d10d      	bne.n	80018ee <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b08      	ldr	r3, [pc, #32]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	4a07      	ldr	r2, [pc, #28]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6413      	str	r3, [r2, #64]	; 0x40
 80018e2:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_TIM_Base_MspInit+0x98>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40000400 	.word	0x40000400
 8001900:	40000800 	.word	0x40000800

08001904 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001924:	d11e      	bne.n	8001964 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	4b22      	ldr	r3, [pc, #136]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a21      	ldr	r2, [pc, #132]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b1f      	ldr	r3, [pc, #124]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001942:	2302      	movs	r3, #2
 8001944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001952:	2301      	movs	r3, #1
 8001954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	4619      	mov	r1, r3
 800195c:	4816      	ldr	r0, [pc, #88]	; (80019b8 <HAL_TIM_MspPostInit+0xb4>)
 800195e:	f000 fe8b 	bl	8002678 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001962:	e022      	b.n	80019aa <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a14      	ldr	r2, [pc, #80]	; (80019bc <HAL_TIM_MspPostInit+0xb8>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d11d      	bne.n	80019aa <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a0f      	ldr	r2, [pc, #60]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 8001978:	f043 0302 	orr.w	r3, r3, #2
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <HAL_TIM_MspPostInit+0xb0>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800198a:	2310      	movs	r3, #16
 800198c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800199a:	2302      	movs	r3, #2
 800199c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4619      	mov	r1, r3
 80019a4:	4806      	ldr	r0, [pc, #24]	; (80019c0 <HAL_TIM_MspPostInit+0xbc>)
 80019a6:	f000 fe67 	bl	8002678 <HAL_GPIO_Init>
}
 80019aa:	bf00      	nop
 80019ac:	3728      	adds	r7, #40	; 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020000 	.word	0x40020000
 80019bc:	40000400 	.word	0x40000400
 80019c0:	40020400 	.word	0x40020400

080019c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	; 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a19      	ldr	r2, [pc, #100]	; (8001a48 <HAL_UART_MspInit+0x84>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d12b      	bne.n	8001a3e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <HAL_UART_MspInit+0x88>)
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	4a17      	ldr	r2, [pc, #92]	; (8001a4c <HAL_UART_MspInit+0x88>)
 80019f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f4:	6413      	str	r3, [r2, #64]	; 0x40
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <HAL_UART_MspInit+0x88>)
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <HAL_UART_MspInit+0x88>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a10      	ldr	r2, [pc, #64]	; (8001a4c <HAL_UART_MspInit+0x88>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b0e      	ldr	r3, [pc, #56]	; (8001a4c <HAL_UART_MspInit+0x88>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a1e:	230c      	movs	r3, #12
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a2e:	2307      	movs	r3, #7
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <HAL_UART_MspInit+0x8c>)
 8001a3a:	f000 fe1d 	bl	8002678 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	; 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40004400 	.word	0x40004400
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020000 	.word	0x40020000

08001a54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a58:	e7fe      	b.n	8001a58 <NMI_Handler+0x4>

08001a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a5e:	e7fe      	b.n	8001a5e <HardFault_Handler+0x4>

08001a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <MemManage_Handler+0x4>

08001a66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <BusFault_Handler+0x4>

08001a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <UsageFault_Handler+0x4>

08001a72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa0:	f000 f960 	bl	8001d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001aac:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <TIM2_IRQHandler+0x10>)
 8001aae:	f001 fd65 	bl	800357c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000034c 	.word	0x2000034c

08001abc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
	return 1;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <_kill>:

int _kill(int pid, int sig)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ad6:	f002 fe79 	bl	80047cc <__errno>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2216      	movs	r2, #22
 8001ade:	601a      	str	r2, [r3, #0]
	return -1;
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_exit>:

void _exit (int status)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ffe7 	bl	8001acc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001afe:	e7fe      	b.n	8001afe <_exit+0x12>

08001b00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	e00a      	b.n	8001b28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b12:	f3af 8000 	nop.w
 8001b16:	4601      	mov	r1, r0
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	60ba      	str	r2, [r7, #8]
 8001b1e:	b2ca      	uxtb	r2, r1
 8001b20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3301      	adds	r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	dbf0      	blt.n	8001b12 <_read+0x12>
	}

return len;
 8001b30:	687b      	ldr	r3, [r7, #4]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b086      	sub	sp, #24
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
 8001b4a:	e009      	b.n	8001b60 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	1c5a      	adds	r2, r3, #1
 8001b50:	60ba      	str	r2, [r7, #8]
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
 8001b60:	697a      	ldr	r2, [r7, #20]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	dbf1      	blt.n	8001b4c <_write+0x12>
	}
	return len;
 8001b68:	687b      	ldr	r3, [r7, #4]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <_close>:

int _close(int file)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b083      	sub	sp, #12
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
	return -1;
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b9a:	605a      	str	r2, [r3, #4]
	return 0;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <_isatty>:

int _isatty(int file)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
	return 1;
 8001bb2:	2301      	movs	r3, #1
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
	return 0;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
	...

08001bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001be4:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <_sbrk+0x5c>)
 8001be6:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <_sbrk+0x60>)
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf0:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d102      	bne.n	8001bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <_sbrk+0x64>)
 8001bfa:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <_sbrk+0x68>)
 8001bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d207      	bcs.n	8001c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c0c:	f002 fdde 	bl	80047cc <__errno>
 8001c10:	4603      	mov	r3, r0
 8001c12:	220c      	movs	r2, #12
 8001c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1a:	e009      	b.n	8001c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <_sbrk+0x64>)
 8001c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20020000 	.word	0x20020000
 8001c3c:	00000400 	.word	0x00000400
 8001c40:	200001f8 	.word	0x200001f8
 8001c44:	200003f0 	.word	0x200003f0

08001c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <SystemInit+0x20>)
 8001c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c52:	4a05      	ldr	r2, [pc, #20]	; (8001c68 <SystemInit+0x20>)
 8001c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c70:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c72:	490e      	ldr	r1, [pc, #56]	; (8001cac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c74:	4a0e      	ldr	r2, [pc, #56]	; (8001cb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c78:	e002      	b.n	8001c80 <LoopCopyDataInit>

08001c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7e:	3304      	adds	r3, #4

08001c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c84:	d3f9      	bcc.n	8001c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c86:	4a0b      	ldr	r2, [pc, #44]	; (8001cb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c88:	4c0b      	ldr	r4, [pc, #44]	; (8001cb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c8c:	e001      	b.n	8001c92 <LoopFillZerobss>

08001c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c90:	3204      	adds	r2, #4

08001c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c94:	d3fb      	bcc.n	8001c8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c96:	f7ff ffd7 	bl	8001c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c9a:	f002 fd9d 	bl	80047d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c9e:	f7ff f997 	bl	8000fd0 <main>
  bx  lr    
 8001ca2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ca4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ca8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cac:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001cb0:	0800799c 	.word	0x0800799c
  ldr r2, =_sbss
 8001cb4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001cb8:	200003ec 	.word	0x200003ec

08001cbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cbc:	e7fe      	b.n	8001cbc <ADC_IRQHandler>
	...

08001cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cc4:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <HAL_Init+0x40>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	; (8001d00 <HAL_Init+0x40>)
 8001cca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <HAL_Init+0x40>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <HAL_Init+0x40>)
 8001cd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_Init+0x40>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a07      	ldr	r2, [pc, #28]	; (8001d00 <HAL_Init+0x40>)
 8001ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ce6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce8:	2003      	movs	r0, #3
 8001cea:	f000 fc83 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f000 f808 	bl	8001d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cf4:	f7ff fd48 	bl	8001788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40023c00 	.word	0x40023c00

08001d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d0c:	4b12      	ldr	r3, [pc, #72]	; (8001d58 <HAL_InitTick+0x54>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <HAL_InitTick+0x58>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	4619      	mov	r1, r3
 8001d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 fc9b 	bl	800265e <HAL_SYSTICK_Config>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e00e      	b.n	8001d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b0f      	cmp	r3, #15
 8001d36:	d80a      	bhi.n	8001d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	6879      	ldr	r1, [r7, #4]
 8001d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d40:	f000 fc63 	bl	800260a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d44:	4a06      	ldr	r2, [pc, #24]	; (8001d60 <HAL_InitTick+0x5c>)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	e000      	b.n	8001d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	20000008 	.word	0x20000008
 8001d60:	20000004 	.word	0x20000004

08001d64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_IncTick+0x20>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <HAL_IncTick+0x24>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4413      	add	r3, r2
 8001d74:	4a04      	ldr	r2, [pc, #16]	; (8001d88 <HAL_IncTick+0x24>)
 8001d76:	6013      	str	r3, [r2, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20000008 	.word	0x20000008
 8001d88:	200003d8 	.word	0x200003d8

08001d8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d90:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <HAL_GetTick+0x14>)
 8001d92:	681b      	ldr	r3, [r3, #0]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	200003d8 	.word	0x200003d8

08001da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dac:	f7ff ffee 	bl	8001d8c <HAL_GetTick>
 8001db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dbc:	d005      	beq.n	8001dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <HAL_Delay+0x44>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dca:	bf00      	nop
 8001dcc:	f7ff ffde 	bl	8001d8c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d8f7      	bhi.n	8001dcc <HAL_Delay+0x28>
  {
  }
}
 8001ddc:	bf00      	nop
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000008 	.word	0x20000008

08001dec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df4:	2300      	movs	r3, #0
 8001df6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e033      	b.n	8001e6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d109      	bne.n	8001e1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7ff fce4 	bl	80017d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2200      	movs	r2, #0
 8001e14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f003 0310 	and.w	r3, r3, #16
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d118      	bne.n	8001e5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e32:	f023 0302 	bic.w	r3, r3, #2
 8001e36:	f043 0202 	orr.w	r2, r3, #2
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 fa0c 	bl	800225c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f023 0303 	bic.w	r3, r3, #3
 8001e52:	f043 0201 	orr.w	r2, r3, #1
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	641a      	str	r2, [r3, #64]	; 0x40
 8001e5a:	e001      	b.n	8001e60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
	...

08001e74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d101      	bne.n	8001e8e <HAL_ADC_Start+0x1a>
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	e097      	b.n	8001fbe <HAL_ADC_Start+0x14a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d018      	beq.n	8001ed6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f042 0201 	orr.w	r2, r2, #1
 8001eb2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001eb4:	4b45      	ldr	r3, [pc, #276]	; (8001fcc <HAL_ADC_Start+0x158>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a45      	ldr	r2, [pc, #276]	; (8001fd0 <HAL_ADC_Start+0x15c>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	0c9a      	lsrs	r2, r3, #18
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4413      	add	r3, r2
 8001ec6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ec8:	e002      	b.n	8001ed0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f9      	bne.n	8001eca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d15f      	bne.n	8001fa4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001eec:	f023 0301 	bic.w	r3, r3, #1
 8001ef0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d007      	beq.n	8001f16 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f0e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f22:	d106      	bne.n	8001f32 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f28:	f023 0206 	bic.w	r2, r3, #6
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	645a      	str	r2, [r3, #68]	; 0x44
 8001f30:	e002      	b.n	8001f38 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f40:	4b24      	ldr	r3, [pc, #144]	; (8001fd4 <HAL_ADC_Start+0x160>)
 8001f42:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001f4c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f003 031f 	and.w	r3, r3, #31
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d10f      	bne.n	8001f7a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d129      	bne.n	8001fbc <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689a      	ldr	r2, [r3, #8]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	e020      	b.n	8001fbc <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a16      	ldr	r2, [pc, #88]	; (8001fd8 <HAL_ADC_Start+0x164>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d11b      	bne.n	8001fbc <HAL_ADC_Start+0x148>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d114      	bne.n	8001fbc <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	e00b      	b.n	8001fbc <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	f043 0210 	orr.w	r2, r3, #16
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb4:	f043 0201 	orr.w	r2, r3, #1
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	20000000 	.word	0x20000000
 8001fd0:	431bde83 	.word	0x431bde83
 8001fd4:	40012300 	.word	0x40012300
 8001fd8:	40012000 	.word	0x40012000

08001fdc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
	...

08001ff8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002002:	2300      	movs	r3, #0
 8002004:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800200c:	2b01      	cmp	r3, #1
 800200e:	d101      	bne.n	8002014 <HAL_ADC_ConfigChannel+0x1c>
 8002010:	2302      	movs	r3, #2
 8002012:	e113      	b.n	800223c <HAL_ADC_ConfigChannel+0x244>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b09      	cmp	r3, #9
 8002022:	d925      	bls.n	8002070 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68d9      	ldr	r1, [r3, #12]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	b29b      	uxth	r3, r3
 8002030:	461a      	mov	r2, r3
 8002032:	4613      	mov	r3, r2
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	4413      	add	r3, r2
 8002038:	3b1e      	subs	r3, #30
 800203a:	2207      	movs	r2, #7
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	43da      	mvns	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	400a      	ands	r2, r1
 8002048:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68d9      	ldr	r1, [r3, #12]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	b29b      	uxth	r3, r3
 800205a:	4618      	mov	r0, r3
 800205c:	4603      	mov	r3, r0
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4403      	add	r3, r0
 8002062:	3b1e      	subs	r3, #30
 8002064:	409a      	lsls	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	430a      	orrs	r2, r1
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	e022      	b.n	80020b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6919      	ldr	r1, [r3, #16]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	b29b      	uxth	r3, r3
 800207c:	461a      	mov	r2, r3
 800207e:	4613      	mov	r3, r2
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4413      	add	r3, r2
 8002084:	2207      	movs	r2, #7
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	43da      	mvns	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	400a      	ands	r2, r1
 8002092:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6919      	ldr	r1, [r3, #16]
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	4618      	mov	r0, r3
 80020a6:	4603      	mov	r3, r0
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	4403      	add	r3, r0
 80020ac:	409a      	lsls	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	430a      	orrs	r2, r1
 80020b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b06      	cmp	r3, #6
 80020bc:	d824      	bhi.n	8002108 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	4613      	mov	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	3b05      	subs	r3, #5
 80020d0:	221f      	movs	r2, #31
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43da      	mvns	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	400a      	ands	r2, r1
 80020de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	4618      	mov	r0, r3
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	3b05      	subs	r3, #5
 80020fa:	fa00 f203 	lsl.w	r2, r0, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	635a      	str	r2, [r3, #52]	; 0x34
 8002106:	e04c      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b0c      	cmp	r3, #12
 800210e:	d824      	bhi.n	800215a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	3b23      	subs	r3, #35	; 0x23
 8002122:	221f      	movs	r2, #31
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43da      	mvns	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	400a      	ands	r2, r1
 8002130:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	b29b      	uxth	r3, r3
 800213e:	4618      	mov	r0, r3
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	3b23      	subs	r3, #35	; 0x23
 800214c:	fa00 f203 	lsl.w	r2, r0, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	430a      	orrs	r2, r1
 8002156:	631a      	str	r2, [r3, #48]	; 0x30
 8002158:	e023      	b.n	80021a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	3b41      	subs	r3, #65	; 0x41
 800216c:	221f      	movs	r2, #31
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	400a      	ands	r2, r1
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	b29b      	uxth	r3, r3
 8002188:	4618      	mov	r0, r3
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	3b41      	subs	r3, #65	; 0x41
 8002196:	fa00 f203 	lsl.w	r2, r0, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021a2:	4b29      	ldr	r3, [pc, #164]	; (8002248 <HAL_ADC_ConfigChannel+0x250>)
 80021a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a28      	ldr	r2, [pc, #160]	; (800224c <HAL_ADC_ConfigChannel+0x254>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d10f      	bne.n	80021d0 <HAL_ADC_ConfigChannel+0x1d8>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b12      	cmp	r3, #18
 80021b6:	d10b      	bne.n	80021d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a1d      	ldr	r2, [pc, #116]	; (800224c <HAL_ADC_ConfigChannel+0x254>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d12b      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x23a>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1c      	ldr	r2, [pc, #112]	; (8002250 <HAL_ADC_ConfigChannel+0x258>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d003      	beq.n	80021ec <HAL_ADC_ConfigChannel+0x1f4>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b11      	cmp	r3, #17
 80021ea:	d122      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a11      	ldr	r2, [pc, #68]	; (8002250 <HAL_ADC_ConfigChannel+0x258>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d111      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800220e:	4b11      	ldr	r3, [pc, #68]	; (8002254 <HAL_ADC_ConfigChannel+0x25c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a11      	ldr	r2, [pc, #68]	; (8002258 <HAL_ADC_ConfigChannel+0x260>)
 8002214:	fba2 2303 	umull	r2, r3, r2, r3
 8002218:	0c9a      	lsrs	r2, r3, #18
 800221a:	4613      	mov	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002224:	e002      	b.n	800222c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	3b01      	subs	r3, #1
 800222a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f9      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40012300 	.word	0x40012300
 800224c:	40012000 	.word	0x40012000
 8002250:	10000012 	.word	0x10000012
 8002254:	20000000 	.word	0x20000000
 8002258:	431bde83 	.word	0x431bde83

0800225c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002264:	4b79      	ldr	r3, [pc, #484]	; (800244c <ADC_Init+0x1f0>)
 8002266:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	431a      	orrs	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002290:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6859      	ldr	r1, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	691b      	ldr	r3, [r3, #16]
 800229c:	021a      	lsls	r2, r3, #8
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6859      	ldr	r1, [r3, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6899      	ldr	r1, [r3, #8]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ee:	4a58      	ldr	r2, [pc, #352]	; (8002450 <ADC_Init+0x1f4>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d022      	beq.n	800233a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002302:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6899      	ldr	r1, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002324:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6899      	ldr	r1, [r3, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	e00f      	b.n	800235a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002348:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002358:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0202 	bic.w	r2, r2, #2
 8002368:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6899      	ldr	r1, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	7e1b      	ldrb	r3, [r3, #24]
 8002374:	005a      	lsls	r2, r3, #1
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	430a      	orrs	r2, r1
 800237c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d01b      	beq.n	80023c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685a      	ldr	r2, [r3, #4]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002396:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6859      	ldr	r1, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	3b01      	subs	r3, #1
 80023b4:	035a      	lsls	r2, r3, #13
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	e007      	b.n	80023d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	051a      	lsls	r2, r3, #20
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002404:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6899      	ldr	r1, [r3, #8]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002412:	025a      	lsls	r2, r3, #9
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800242a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6899      	ldr	r1, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	695b      	ldr	r3, [r3, #20]
 8002436:	029a      	lsls	r2, r3, #10
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	430a      	orrs	r2, r1
 800243e:	609a      	str	r2, [r3, #8]
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	40012300 	.word	0x40012300
 8002450:	0f000001 	.word	0x0f000001

08002454 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002464:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002470:	4013      	ands	r3, r2
 8002472:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800247c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	60d3      	str	r3, [r2, #12]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <__NVIC_GetPriorityGrouping+0x18>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	0a1b      	lsrs	r3, r3, #8
 80024a6:	f003 0307 	and.w	r3, r3, #7
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	db0b      	blt.n	80024e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	f003 021f 	and.w	r2, r3, #31
 80024d0:	4907      	ldr	r1, [pc, #28]	; (80024f0 <__NVIC_EnableIRQ+0x38>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	2001      	movs	r0, #1
 80024da:	fa00 f202 	lsl.w	r2, r0, r2
 80024de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
         );
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c0:	d301      	bcc.n	80025c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00f      	b.n	80025e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <SysTick_Config+0x40>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ce:	210f      	movs	r1, #15
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295
 80025d4:	f7ff ff8e 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <SysTick_Config+0x40>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <SysTick_Config+0x40>)
 80025e0:	2207      	movs	r2, #7
 80025e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	e000e010 	.word	0xe000e010

080025f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff ff29 	bl	8002454 <__NVIC_SetPriorityGrouping>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800260a:	b580      	push	{r7, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af00      	add	r7, sp, #0
 8002610:	4603      	mov	r3, r0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800261c:	f7ff ff3e 	bl	800249c <__NVIC_GetPriorityGrouping>
 8002620:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	6978      	ldr	r0, [r7, #20]
 8002628:	f7ff ff8e 	bl	8002548 <NVIC_EncodePriority>
 800262c:	4602      	mov	r2, r0
 800262e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff5d 	bl	80024f4 <__NVIC_SetPriority>
}
 800263a:	bf00      	nop
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff ff31 	bl	80024b8 <__NVIC_EnableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff ffa2 	bl	80025b0 <SysTick_Config>
 800266c:	4603      	mov	r3, r0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002678:	b480      	push	{r7}
 800267a:	b089      	sub	sp, #36	; 0x24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002686:	2300      	movs	r3, #0
 8002688:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800268a:	2300      	movs	r3, #0
 800268c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800268e:	2300      	movs	r3, #0
 8002690:	61fb      	str	r3, [r7, #28]
 8002692:	e159      	b.n	8002948 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002694:	2201      	movs	r2, #1
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	4013      	ands	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	f040 8148 	bne.w	8002942 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d005      	beq.n	80026ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d130      	bne.n	800272c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	2203      	movs	r2, #3
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4013      	ands	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002700:	2201      	movs	r2, #1
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	4013      	ands	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	091b      	lsrs	r3, r3, #4
 8002716:	f003 0201 	and.w	r2, r3, #1
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4313      	orrs	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 0303 	and.w	r3, r3, #3
 8002734:	2b03      	cmp	r3, #3
 8002736:	d017      	beq.n	8002768 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	2203      	movs	r2, #3
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	43db      	mvns	r3, r3
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	4313      	orrs	r3, r2
 8002760:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d123      	bne.n	80027bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	08da      	lsrs	r2, r3, #3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3208      	adds	r2, #8
 800277c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002780:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	220f      	movs	r2, #15
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	08da      	lsrs	r2, r3, #3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3208      	adds	r2, #8
 80027b6:	69b9      	ldr	r1, [r7, #24]
 80027b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	2203      	movs	r2, #3
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4013      	ands	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 0203 	and.w	r2, r3, #3
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 80a2 	beq.w	8002942 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
 8002802:	4b57      	ldr	r3, [pc, #348]	; (8002960 <HAL_GPIO_Init+0x2e8>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	4a56      	ldr	r2, [pc, #344]	; (8002960 <HAL_GPIO_Init+0x2e8>)
 8002808:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800280c:	6453      	str	r3, [r2, #68]	; 0x44
 800280e:	4b54      	ldr	r3, [pc, #336]	; (8002960 <HAL_GPIO_Init+0x2e8>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800281a:	4a52      	ldr	r2, [pc, #328]	; (8002964 <HAL_GPIO_Init+0x2ec>)
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	089b      	lsrs	r3, r3, #2
 8002820:	3302      	adds	r3, #2
 8002822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002826:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	220f      	movs	r2, #15
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43db      	mvns	r3, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4013      	ands	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a49      	ldr	r2, [pc, #292]	; (8002968 <HAL_GPIO_Init+0x2f0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d019      	beq.n	800287a <HAL_GPIO_Init+0x202>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a48      	ldr	r2, [pc, #288]	; (800296c <HAL_GPIO_Init+0x2f4>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d013      	beq.n	8002876 <HAL_GPIO_Init+0x1fe>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a47      	ldr	r2, [pc, #284]	; (8002970 <HAL_GPIO_Init+0x2f8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d00d      	beq.n	8002872 <HAL_GPIO_Init+0x1fa>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a46      	ldr	r2, [pc, #280]	; (8002974 <HAL_GPIO_Init+0x2fc>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d007      	beq.n	800286e <HAL_GPIO_Init+0x1f6>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a45      	ldr	r2, [pc, #276]	; (8002978 <HAL_GPIO_Init+0x300>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d101      	bne.n	800286a <HAL_GPIO_Init+0x1f2>
 8002866:	2304      	movs	r3, #4
 8002868:	e008      	b.n	800287c <HAL_GPIO_Init+0x204>
 800286a:	2307      	movs	r3, #7
 800286c:	e006      	b.n	800287c <HAL_GPIO_Init+0x204>
 800286e:	2303      	movs	r3, #3
 8002870:	e004      	b.n	800287c <HAL_GPIO_Init+0x204>
 8002872:	2302      	movs	r3, #2
 8002874:	e002      	b.n	800287c <HAL_GPIO_Init+0x204>
 8002876:	2301      	movs	r3, #1
 8002878:	e000      	b.n	800287c <HAL_GPIO_Init+0x204>
 800287a:	2300      	movs	r3, #0
 800287c:	69fa      	ldr	r2, [r7, #28]
 800287e:	f002 0203 	and.w	r2, r2, #3
 8002882:	0092      	lsls	r2, r2, #2
 8002884:	4093      	lsls	r3, r2
 8002886:	69ba      	ldr	r2, [r7, #24]
 8002888:	4313      	orrs	r3, r2
 800288a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800288c:	4935      	ldr	r1, [pc, #212]	; (8002964 <HAL_GPIO_Init+0x2ec>)
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	089b      	lsrs	r3, r3, #2
 8002892:	3302      	adds	r3, #2
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800289a:	4b38      	ldr	r3, [pc, #224]	; (800297c <HAL_GPIO_Init+0x304>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	43db      	mvns	r3, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4013      	ands	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d003      	beq.n	80028be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028be:	4a2f      	ldr	r2, [pc, #188]	; (800297c <HAL_GPIO_Init+0x304>)
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80028c4:	4b2d      	ldr	r3, [pc, #180]	; (800297c <HAL_GPIO_Init+0x304>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	43db      	mvns	r3, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4013      	ands	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d003      	beq.n	80028e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028e8:	4a24      	ldr	r2, [pc, #144]	; (800297c <HAL_GPIO_Init+0x304>)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ee:	4b23      	ldr	r3, [pc, #140]	; (800297c <HAL_GPIO_Init+0x304>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	43db      	mvns	r3, r3
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4013      	ands	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002912:	4a1a      	ldr	r2, [pc, #104]	; (800297c <HAL_GPIO_Init+0x304>)
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002918:	4b18      	ldr	r3, [pc, #96]	; (800297c <HAL_GPIO_Init+0x304>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	43db      	mvns	r3, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800293c:	4a0f      	ldr	r2, [pc, #60]	; (800297c <HAL_GPIO_Init+0x304>)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3301      	adds	r3, #1
 8002946:	61fb      	str	r3, [r7, #28]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	2b0f      	cmp	r3, #15
 800294c:	f67f aea2 	bls.w	8002694 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002950:	bf00      	nop
 8002952:	bf00      	nop
 8002954:	3724      	adds	r7, #36	; 0x24
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	40023800 	.word	0x40023800
 8002964:	40013800 	.word	0x40013800
 8002968:	40020000 	.word	0x40020000
 800296c:	40020400 	.word	0x40020400
 8002970:	40020800 	.word	0x40020800
 8002974:	40020c00 	.word	0x40020c00
 8002978:	40021000 	.word	0x40021000
 800297c:	40013c00 	.word	0x40013c00

08002980 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	887b      	ldrh	r3, [r7, #2]
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d002      	beq.n	800299e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002998:	2301      	movs	r3, #1
 800299a:	73fb      	strb	r3, [r7, #15]
 800299c:	e001      	b.n	80029a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800299e:	2300      	movs	r3, #0
 80029a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	460b      	mov	r3, r1
 80029ba:	807b      	strh	r3, [r7, #2]
 80029bc:	4613      	mov	r3, r2
 80029be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c0:	787b      	ldrb	r3, [r7, #1]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029c6:	887a      	ldrh	r2, [r7, #2]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029cc:	e003      	b.n	80029d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029ce:	887b      	ldrh	r3, [r7, #2]
 80029d0:	041a      	lsls	r2, r3, #16
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	619a      	str	r2, [r3, #24]
}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e264      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d075      	beq.n	8002aee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a02:	4ba3      	ldr	r3, [pc, #652]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 030c 	and.w	r3, r3, #12
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d00c      	beq.n	8002a28 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a0e:	4ba0      	ldr	r3, [pc, #640]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a16:	2b08      	cmp	r3, #8
 8002a18:	d112      	bne.n	8002a40 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1a:	4b9d      	ldr	r3, [pc, #628]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a26:	d10b      	bne.n	8002a40 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a28:	4b99      	ldr	r3, [pc, #612]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d05b      	beq.n	8002aec <HAL_RCC_OscConfig+0x108>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d157      	bne.n	8002aec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e23f      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a48:	d106      	bne.n	8002a58 <HAL_RCC_OscConfig+0x74>
 8002a4a:	4b91      	ldr	r3, [pc, #580]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a90      	ldr	r2, [pc, #576]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	e01d      	b.n	8002a94 <HAL_RCC_OscConfig+0xb0>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a60:	d10c      	bne.n	8002a7c <HAL_RCC_OscConfig+0x98>
 8002a62:	4b8b      	ldr	r3, [pc, #556]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a8a      	ldr	r2, [pc, #552]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	4b88      	ldr	r3, [pc, #544]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a87      	ldr	r2, [pc, #540]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a78:	6013      	str	r3, [r2, #0]
 8002a7a:	e00b      	b.n	8002a94 <HAL_RCC_OscConfig+0xb0>
 8002a7c:	4b84      	ldr	r3, [pc, #528]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a83      	ldr	r2, [pc, #524]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	4b81      	ldr	r3, [pc, #516]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a80      	ldr	r2, [pc, #512]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002a8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d013      	beq.n	8002ac4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7ff f976 	bl	8001d8c <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002aa4:	f7ff f972 	bl	8001d8c <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	; 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e204      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	4b76      	ldr	r3, [pc, #472]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCC_OscConfig+0xc0>
 8002ac2:	e014      	b.n	8002aee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac4:	f7ff f962 	bl	8001d8c <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002acc:	f7ff f95e 	bl	8001d8c <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	; 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e1f0      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ade:	4b6c      	ldr	r3, [pc, #432]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1f0      	bne.n	8002acc <HAL_RCC_OscConfig+0xe8>
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d063      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002afa:	4b65      	ldr	r3, [pc, #404]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00b      	beq.n	8002b1e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b06:	4b62      	ldr	r3, [pc, #392]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b0e:	2b08      	cmp	r3, #8
 8002b10:	d11c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b12:	4b5f      	ldr	r3, [pc, #380]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d116      	bne.n	8002b4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1e:	4b5c      	ldr	r3, [pc, #368]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <HAL_RCC_OscConfig+0x152>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d001      	beq.n	8002b36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e1c4      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b36:	4b56      	ldr	r3, [pc, #344]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4952      	ldr	r1, [pc, #328]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4a:	e03a      	b.n	8002bc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b54:	4b4f      	ldr	r3, [pc, #316]	; (8002c94 <HAL_RCC_OscConfig+0x2b0>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5a:	f7ff f917 	bl	8001d8c <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b62:	f7ff f913 	bl	8001d8c <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e1a5      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b74:	4b46      	ldr	r3, [pc, #280]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b80:	4b43      	ldr	r3, [pc, #268]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4940      	ldr	r1, [pc, #256]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	600b      	str	r3, [r1, #0]
 8002b94:	e015      	b.n	8002bc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b96:	4b3f      	ldr	r3, [pc, #252]	; (8002c94 <HAL_RCC_OscConfig+0x2b0>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f8f6 	bl	8001d8c <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ba4:	f7ff f8f2 	bl	8001d8c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e184      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb6:	4b36      	ldr	r3, [pc, #216]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d030      	beq.n	8002c30 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d016      	beq.n	8002c04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd6:	4b30      	ldr	r3, [pc, #192]	; (8002c98 <HAL_RCC_OscConfig+0x2b4>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bdc:	f7ff f8d6 	bl	8001d8c <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002be4:	f7ff f8d2 	bl	8001d8c <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e164      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf6:	4b26      	ldr	r3, [pc, #152]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002bf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x200>
 8002c02:	e015      	b.n	8002c30 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c04:	4b24      	ldr	r3, [pc, #144]	; (8002c98 <HAL_RCC_OscConfig+0x2b4>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c0a:	f7ff f8bf 	bl	8001d8c <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c12:	f7ff f8bb 	bl	8001d8c <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e14d      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c24:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002c26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1f0      	bne.n	8002c12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80a0 	beq.w	8002d7e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c42:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d10f      	bne.n	8002c6e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	4b0f      	ldr	r3, [pc, #60]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c56:	4a0e      	ldr	r2, [pc, #56]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c5e:	4b0c      	ldr	r3, [pc, #48]	; (8002c90 <HAL_RCC_OscConfig+0x2ac>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <HAL_RCC_OscConfig+0x2b8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d121      	bne.n	8002cbe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c7a:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <HAL_RCC_OscConfig+0x2b8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a07      	ldr	r2, [pc, #28]	; (8002c9c <HAL_RCC_OscConfig+0x2b8>)
 8002c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c86:	f7ff f881 	bl	8001d8c <HAL_GetTick>
 8002c8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8c:	e011      	b.n	8002cb2 <HAL_RCC_OscConfig+0x2ce>
 8002c8e:	bf00      	nop
 8002c90:	40023800 	.word	0x40023800
 8002c94:	42470000 	.word	0x42470000
 8002c98:	42470e80 	.word	0x42470e80
 8002c9c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ca0:	f7ff f874 	bl	8001d8c <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e106      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb2:	4b85      	ldr	r3, [pc, #532]	; (8002ec8 <HAL_RCC_OscConfig+0x4e4>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0f0      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d106      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x2f0>
 8002cc6:	4b81      	ldr	r3, [pc, #516]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cca:	4a80      	ldr	r2, [pc, #512]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	6713      	str	r3, [r2, #112]	; 0x70
 8002cd2:	e01c      	b.n	8002d0e <HAL_RCC_OscConfig+0x32a>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b05      	cmp	r3, #5
 8002cda:	d10c      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x312>
 8002cdc:	4b7b      	ldr	r3, [pc, #492]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce0:	4a7a      	ldr	r2, [pc, #488]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002ce2:	f043 0304 	orr.w	r3, r3, #4
 8002ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce8:	4b78      	ldr	r3, [pc, #480]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cec:	4a77      	ldr	r2, [pc, #476]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8002cf4:	e00b      	b.n	8002d0e <HAL_RCC_OscConfig+0x32a>
 8002cf6:	4b75      	ldr	r3, [pc, #468]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cfa:	4a74      	ldr	r2, [pc, #464]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002cfc:	f023 0301 	bic.w	r3, r3, #1
 8002d00:	6713      	str	r3, [r2, #112]	; 0x70
 8002d02:	4b72      	ldr	r3, [pc, #456]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d06:	4a71      	ldr	r2, [pc, #452]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d08:	f023 0304 	bic.w	r3, r3, #4
 8002d0c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d015      	beq.n	8002d42 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d16:	f7ff f839 	bl	8001d8c <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d1c:	e00a      	b.n	8002d34 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d1e:	f7ff f835 	bl	8001d8c <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e0c5      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d34:	4b65      	ldr	r3, [pc, #404]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0ee      	beq.n	8002d1e <HAL_RCC_OscConfig+0x33a>
 8002d40:	e014      	b.n	8002d6c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d42:	f7ff f823 	bl	8001d8c <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d48:	e00a      	b.n	8002d60 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7ff f81f 	bl	8001d8c <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e0af      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d60:	4b5a      	ldr	r3, [pc, #360]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1ee      	bne.n	8002d4a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d105      	bne.n	8002d7e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d72:	4b56      	ldr	r3, [pc, #344]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	4a55      	ldr	r2, [pc, #340]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 809b 	beq.w	8002ebe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d88:	4b50      	ldr	r3, [pc, #320]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 030c 	and.w	r3, r3, #12
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d05c      	beq.n	8002e4e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d141      	bne.n	8002e20 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9c:	4b4c      	ldr	r3, [pc, #304]	; (8002ed0 <HAL_RCC_OscConfig+0x4ec>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da2:	f7fe fff3 	bl	8001d8c <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002daa:	f7fe ffef 	bl	8001d8c <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e081      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dbc:	4b43      	ldr	r3, [pc, #268]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f0      	bne.n	8002daa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69da      	ldr	r2, [r3, #28]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd6:	019b      	lsls	r3, r3, #6
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dde:	085b      	lsrs	r3, r3, #1
 8002de0:	3b01      	subs	r3, #1
 8002de2:	041b      	lsls	r3, r3, #16
 8002de4:	431a      	orrs	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dea:	061b      	lsls	r3, r3, #24
 8002dec:	4937      	ldr	r1, [pc, #220]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df2:	4b37      	ldr	r3, [pc, #220]	; (8002ed0 <HAL_RCC_OscConfig+0x4ec>)
 8002df4:	2201      	movs	r2, #1
 8002df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df8:	f7fe ffc8 	bl	8001d8c <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e00:	f7fe ffc4 	bl	8001d8c <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e056      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e12:	4b2e      	ldr	r3, [pc, #184]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0f0      	beq.n	8002e00 <HAL_RCC_OscConfig+0x41c>
 8002e1e:	e04e      	b.n	8002ebe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e20:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <HAL_RCC_OscConfig+0x4ec>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e26:	f7fe ffb1 	bl	8001d8c <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e2e:	f7fe ffad 	bl	8001d8c <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e03f      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e40:	4b22      	ldr	r3, [pc, #136]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f0      	bne.n	8002e2e <HAL_RCC_OscConfig+0x44a>
 8002e4c:	e037      	b.n	8002ebe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d101      	bne.n	8002e5a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e032      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e5a:	4b1c      	ldr	r3, [pc, #112]	; (8002ecc <HAL_RCC_OscConfig+0x4e8>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d028      	beq.n	8002eba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d121      	bne.n	8002eba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d11a      	bne.n	8002eba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e90:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d111      	bne.n	8002eba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea0:	085b      	lsrs	r3, r3, #1
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d107      	bne.n	8002eba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d001      	beq.n	8002ebe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e000      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40007000 	.word	0x40007000
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	42470060 	.word	0x42470060

08002ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0cc      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b68      	ldr	r3, [pc, #416]	; (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d90c      	bls.n	8002f10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b65      	ldr	r3, [pc, #404]	; (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	4b63      	ldr	r3, [pc, #396]	; (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0b8      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d020      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f28:	4b59      	ldr	r3, [pc, #356]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	4a58      	ldr	r2, [pc, #352]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0308 	and.w	r3, r3, #8
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d005      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f40:	4b53      	ldr	r3, [pc, #332]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	4a52      	ldr	r2, [pc, #328]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f4c:	4b50      	ldr	r3, [pc, #320]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	494d      	ldr	r1, [pc, #308]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d044      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d107      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f72:	4b47      	ldr	r3, [pc, #284]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d119      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e07f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d003      	beq.n	8002f92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	d107      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f92:	4b3f      	ldr	r3, [pc, #252]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d109      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e06f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa2:	4b3b      	ldr	r3, [pc, #236]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e067      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fb2:	4b37      	ldr	r3, [pc, #220]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f023 0203 	bic.w	r2, r3, #3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	4934      	ldr	r1, [pc, #208]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fc4:	f7fe fee2 	bl	8001d8c <HAL_GetTick>
 8002fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fca:	e00a      	b.n	8002fe2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fcc:	f7fe fede 	bl	8001d8c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e04f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe2:	4b2b      	ldr	r3, [pc, #172]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 020c 	and.w	r2, r3, #12
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d1eb      	bne.n	8002fcc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ff4:	4b25      	ldr	r3, [pc, #148]	; (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d20c      	bcs.n	800301c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003002:	4b22      	ldr	r3, [pc, #136]	; (800308c <HAL_RCC_ClockConfig+0x1b8>)
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	b2d2      	uxtb	r2, r2
 8003008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800300a:	4b20      	ldr	r3, [pc, #128]	; (800308c <HAL_RCC_ClockConfig+0x1b8>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e032      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d008      	beq.n	800303a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003028:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	4916      	ldr	r1, [pc, #88]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003046:	4b12      	ldr	r3, [pc, #72]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	490e      	ldr	r1, [pc, #56]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800305a:	f000 f821 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
 800305e:	4602      	mov	r2, r0
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <HAL_RCC_ClockConfig+0x1bc>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	091b      	lsrs	r3, r3, #4
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	490a      	ldr	r1, [pc, #40]	; (8003094 <HAL_RCC_ClockConfig+0x1c0>)
 800306c:	5ccb      	ldrb	r3, [r1, r3]
 800306e:	fa22 f303 	lsr.w	r3, r2, r3
 8003072:	4a09      	ldr	r2, [pc, #36]	; (8003098 <HAL_RCC_ClockConfig+0x1c4>)
 8003074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003076:	4b09      	ldr	r3, [pc, #36]	; (800309c <HAL_RCC_ClockConfig+0x1c8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7fe fe42 	bl	8001d04 <HAL_InitTick>

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	40023c00 	.word	0x40023c00
 8003090:	40023800 	.word	0x40023800
 8003094:	08007594 	.word	0x08007594
 8003098:	20000000 	.word	0x20000000
 800309c:	20000004 	.word	0x20000004

080030a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80030a4:	b084      	sub	sp, #16
 80030a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030a8:	2300      	movs	r3, #0
 80030aa:	607b      	str	r3, [r7, #4]
 80030ac:	2300      	movs	r3, #0
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	2300      	movs	r3, #0
 80030b2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030b8:	4b67      	ldr	r3, [pc, #412]	; (8003258 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d00d      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x40>
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	f200 80bd 	bhi.w	8003244 <HAL_RCC_GetSysClockFreq+0x1a4>
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d002      	beq.n	80030d4 <HAL_RCC_GetSysClockFreq+0x34>
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d003      	beq.n	80030da <HAL_RCC_GetSysClockFreq+0x3a>
 80030d2:	e0b7      	b.n	8003244 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030d4:	4b61      	ldr	r3, [pc, #388]	; (800325c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80030d6:	60bb      	str	r3, [r7, #8]
       break;
 80030d8:	e0b7      	b.n	800324a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030da:	4b61      	ldr	r3, [pc, #388]	; (8003260 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80030dc:	60bb      	str	r3, [r7, #8]
      break;
 80030de:	e0b4      	b.n	800324a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030e0:	4b5d      	ldr	r3, [pc, #372]	; (8003258 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030ea:	4b5b      	ldr	r3, [pc, #364]	; (8003258 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d04d      	beq.n	8003192 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f6:	4b58      	ldr	r3, [pc, #352]	; (8003258 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	099b      	lsrs	r3, r3, #6
 80030fc:	461a      	mov	r2, r3
 80030fe:	f04f 0300 	mov.w	r3, #0
 8003102:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003106:	f04f 0100 	mov.w	r1, #0
 800310a:	ea02 0800 	and.w	r8, r2, r0
 800310e:	ea03 0901 	and.w	r9, r3, r1
 8003112:	4640      	mov	r0, r8
 8003114:	4649      	mov	r1, r9
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	014b      	lsls	r3, r1, #5
 8003120:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003124:	0142      	lsls	r2, r0, #5
 8003126:	4610      	mov	r0, r2
 8003128:	4619      	mov	r1, r3
 800312a:	ebb0 0008 	subs.w	r0, r0, r8
 800312e:	eb61 0109 	sbc.w	r1, r1, r9
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	f04f 0300 	mov.w	r3, #0
 800313a:	018b      	lsls	r3, r1, #6
 800313c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003140:	0182      	lsls	r2, r0, #6
 8003142:	1a12      	subs	r2, r2, r0
 8003144:	eb63 0301 	sbc.w	r3, r3, r1
 8003148:	f04f 0000 	mov.w	r0, #0
 800314c:	f04f 0100 	mov.w	r1, #0
 8003150:	00d9      	lsls	r1, r3, #3
 8003152:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003156:	00d0      	lsls	r0, r2, #3
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	eb12 0208 	adds.w	r2, r2, r8
 8003160:	eb43 0309 	adc.w	r3, r3, r9
 8003164:	f04f 0000 	mov.w	r0, #0
 8003168:	f04f 0100 	mov.w	r1, #0
 800316c:	0259      	lsls	r1, r3, #9
 800316e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003172:	0250      	lsls	r0, r2, #9
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	461a      	mov	r2, r3
 8003180:	f04f 0300 	mov.w	r3, #0
 8003184:	f7fd fd68 	bl	8000c58 <__aeabi_uldivmod>
 8003188:	4602      	mov	r2, r0
 800318a:	460b      	mov	r3, r1
 800318c:	4613      	mov	r3, r2
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	e04a      	b.n	8003228 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003192:	4b31      	ldr	r3, [pc, #196]	; (8003258 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	099b      	lsrs	r3, r3, #6
 8003198:	461a      	mov	r2, r3
 800319a:	f04f 0300 	mov.w	r3, #0
 800319e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80031a2:	f04f 0100 	mov.w	r1, #0
 80031a6:	ea02 0400 	and.w	r4, r2, r0
 80031aa:	ea03 0501 	and.w	r5, r3, r1
 80031ae:	4620      	mov	r0, r4
 80031b0:	4629      	mov	r1, r5
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	f04f 0300 	mov.w	r3, #0
 80031ba:	014b      	lsls	r3, r1, #5
 80031bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80031c0:	0142      	lsls	r2, r0, #5
 80031c2:	4610      	mov	r0, r2
 80031c4:	4619      	mov	r1, r3
 80031c6:	1b00      	subs	r0, r0, r4
 80031c8:	eb61 0105 	sbc.w	r1, r1, r5
 80031cc:	f04f 0200 	mov.w	r2, #0
 80031d0:	f04f 0300 	mov.w	r3, #0
 80031d4:	018b      	lsls	r3, r1, #6
 80031d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031da:	0182      	lsls	r2, r0, #6
 80031dc:	1a12      	subs	r2, r2, r0
 80031de:	eb63 0301 	sbc.w	r3, r3, r1
 80031e2:	f04f 0000 	mov.w	r0, #0
 80031e6:	f04f 0100 	mov.w	r1, #0
 80031ea:	00d9      	lsls	r1, r3, #3
 80031ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031f0:	00d0      	lsls	r0, r2, #3
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	1912      	adds	r2, r2, r4
 80031f8:	eb45 0303 	adc.w	r3, r5, r3
 80031fc:	f04f 0000 	mov.w	r0, #0
 8003200:	f04f 0100 	mov.w	r1, #0
 8003204:	0299      	lsls	r1, r3, #10
 8003206:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800320a:	0290      	lsls	r0, r2, #10
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4610      	mov	r0, r2
 8003212:	4619      	mov	r1, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	461a      	mov	r2, r3
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	f7fd fd1c 	bl	8000c58 <__aeabi_uldivmod>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4613      	mov	r3, r2
 8003226:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	0c1b      	lsrs	r3, r3, #16
 800322e:	f003 0303 	and.w	r3, r3, #3
 8003232:	3301      	adds	r3, #1
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003240:	60bb      	str	r3, [r7, #8]
      break;
 8003242:	e002      	b.n	800324a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003244:	4b05      	ldr	r3, [pc, #20]	; (800325c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003246:	60bb      	str	r3, [r7, #8]
      break;
 8003248:	bf00      	nop
    }
  }
  return sysclockfreq;
 800324a:	68bb      	ldr	r3, [r7, #8]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003256:	bf00      	nop
 8003258:	40023800 	.word	0x40023800
 800325c:	00f42400 	.word	0x00f42400
 8003260:	007a1200 	.word	0x007a1200

08003264 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003268:	4b03      	ldr	r3, [pc, #12]	; (8003278 <HAL_RCC_GetHCLKFreq+0x14>)
 800326a:	681b      	ldr	r3, [r3, #0]
}
 800326c:	4618      	mov	r0, r3
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	20000000 	.word	0x20000000

0800327c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003280:	f7ff fff0 	bl	8003264 <HAL_RCC_GetHCLKFreq>
 8003284:	4602      	mov	r2, r0
 8003286:	4b05      	ldr	r3, [pc, #20]	; (800329c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	0a9b      	lsrs	r3, r3, #10
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	4903      	ldr	r1, [pc, #12]	; (80032a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003292:	5ccb      	ldrb	r3, [r1, r3]
 8003294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003298:	4618      	mov	r0, r3
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40023800 	.word	0x40023800
 80032a0:	080075a4 	.word	0x080075a4

080032a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032a8:	f7ff ffdc 	bl	8003264 <HAL_RCC_GetHCLKFreq>
 80032ac:	4602      	mov	r2, r0
 80032ae:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	0b5b      	lsrs	r3, r3, #13
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	4903      	ldr	r1, [pc, #12]	; (80032c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032ba:	5ccb      	ldrb	r3, [r1, r3]
 80032bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40023800 	.word	0x40023800
 80032c8:	080075a4 	.word	0x080075a4

080032cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e041      	b.n	8003362 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d106      	bne.n	80032f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7fe fab4 	bl	8001860 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3304      	adds	r3, #4
 8003308:	4619      	mov	r1, r3
 800330a:	4610      	mov	r0, r2
 800330c:	f000 fbfa 	bl	8003b04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}

0800336a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e041      	b.n	8003400 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d106      	bne.n	8003396 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f839 	bl	8003408 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2202      	movs	r2, #2
 800339a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	3304      	adds	r3, #4
 80033a6:	4619      	mov	r1, r3
 80033a8:	4610      	mov	r0, r2
 80033aa:	f000 fbab 	bl	8003b04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033fe:	2300      	movs	r3, #0
}
 8003400:	4618      	mov	r0, r3
 8003402:	3708      	adds	r7, #8
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d109      	bne.n	8003440 <HAL_TIM_PWM_Start+0x24>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b01      	cmp	r3, #1
 8003436:	bf14      	ite	ne
 8003438:	2301      	movne	r3, #1
 800343a:	2300      	moveq	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	e022      	b.n	8003486 <HAL_TIM_PWM_Start+0x6a>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b04      	cmp	r3, #4
 8003444:	d109      	bne.n	800345a <HAL_TIM_PWM_Start+0x3e>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b01      	cmp	r3, #1
 8003450:	bf14      	ite	ne
 8003452:	2301      	movne	r3, #1
 8003454:	2300      	moveq	r3, #0
 8003456:	b2db      	uxtb	r3, r3
 8003458:	e015      	b.n	8003486 <HAL_TIM_PWM_Start+0x6a>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2b08      	cmp	r3, #8
 800345e:	d109      	bne.n	8003474 <HAL_TIM_PWM_Start+0x58>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b01      	cmp	r3, #1
 800346a:	bf14      	ite	ne
 800346c:	2301      	movne	r3, #1
 800346e:	2300      	moveq	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	e008      	b.n	8003486 <HAL_TIM_PWM_Start+0x6a>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b01      	cmp	r3, #1
 800347e:	bf14      	ite	ne
 8003480:	2301      	movne	r3, #1
 8003482:	2300      	moveq	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e068      	b.n	8003560 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d104      	bne.n	800349e <HAL_TIM_PWM_Start+0x82>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2202      	movs	r2, #2
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800349c:	e013      	b.n	80034c6 <HAL_TIM_PWM_Start+0xaa>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	2b04      	cmp	r3, #4
 80034a2:	d104      	bne.n	80034ae <HAL_TIM_PWM_Start+0x92>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2202      	movs	r2, #2
 80034a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034ac:	e00b      	b.n	80034c6 <HAL_TIM_PWM_Start+0xaa>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	d104      	bne.n	80034be <HAL_TIM_PWM_Start+0xa2>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2202      	movs	r2, #2
 80034b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034bc:	e003      	b.n	80034c6 <HAL_TIM_PWM_Start+0xaa>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2202      	movs	r2, #2
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2201      	movs	r2, #1
 80034cc:	6839      	ldr	r1, [r7, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fdbe 	bl	8004050 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a23      	ldr	r2, [pc, #140]	; (8003568 <HAL_TIM_PWM_Start+0x14c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d107      	bne.n	80034ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a1d      	ldr	r2, [pc, #116]	; (8003568 <HAL_TIM_PWM_Start+0x14c>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d018      	beq.n	800352a <HAL_TIM_PWM_Start+0x10e>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003500:	d013      	beq.n	800352a <HAL_TIM_PWM_Start+0x10e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a19      	ldr	r2, [pc, #100]	; (800356c <HAL_TIM_PWM_Start+0x150>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d00e      	beq.n	800352a <HAL_TIM_PWM_Start+0x10e>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a17      	ldr	r2, [pc, #92]	; (8003570 <HAL_TIM_PWM_Start+0x154>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d009      	beq.n	800352a <HAL_TIM_PWM_Start+0x10e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a16      	ldr	r2, [pc, #88]	; (8003574 <HAL_TIM_PWM_Start+0x158>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d004      	beq.n	800352a <HAL_TIM_PWM_Start+0x10e>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a14      	ldr	r2, [pc, #80]	; (8003578 <HAL_TIM_PWM_Start+0x15c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d111      	bne.n	800354e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 0307 	and.w	r3, r3, #7
 8003534:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b06      	cmp	r3, #6
 800353a:	d010      	beq.n	800355e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354c:	e007      	b.n	800355e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f042 0201 	orr.w	r2, r2, #1
 800355c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40010000 	.word	0x40010000
 800356c:	40000400 	.word	0x40000400
 8003570:	40000800 	.word	0x40000800
 8003574:	40000c00 	.word	0x40000c00
 8003578:	40014000 	.word	0x40014000

0800357c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b02      	cmp	r3, #2
 8003590:	d122      	bne.n	80035d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b02      	cmp	r3, #2
 800359e:	d11b      	bne.n	80035d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f06f 0202 	mvn.w	r2, #2
 80035a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f003 0303 	and.w	r3, r3, #3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fa81 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 80035c4:	e005      	b.n	80035d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 fa73 	bl	8003ab2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fa84 	bl	8003ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	d122      	bne.n	800362c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d11b      	bne.n	800362c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f06f 0204 	mvn.w	r2, #4
 80035fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2202      	movs	r2, #2
 8003602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fa57 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 8003618:	e005      	b.n	8003626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 fa49 	bl	8003ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 fa5a 	bl	8003ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b08      	cmp	r3, #8
 8003638:	d122      	bne.n	8003680 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b08      	cmp	r3, #8
 8003646:	d11b      	bne.n	8003680 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f06f 0208 	mvn.w	r2, #8
 8003650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2204      	movs	r2, #4
 8003656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 fa2d 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 800366c:	e005      	b.n	800367a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 fa1f 	bl	8003ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 fa30 	bl	8003ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	2b10      	cmp	r3, #16
 800368c:	d122      	bne.n	80036d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f003 0310 	and.w	r3, r3, #16
 8003698:	2b10      	cmp	r3, #16
 800369a:	d11b      	bne.n	80036d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0210 	mvn.w	r2, #16
 80036a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2208      	movs	r2, #8
 80036aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 fa03 	bl	8003ac6 <HAL_TIM_IC_CaptureCallback>
 80036c0:	e005      	b.n	80036ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f9f5 	bl	8003ab2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 fa06 	bl	8003ada <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d10e      	bne.n	8003700 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d107      	bne.n	8003700 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0201 	mvn.w	r2, #1
 80036f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f9cf 	bl	8003a9e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370a:	2b80      	cmp	r3, #128	; 0x80
 800370c:	d10e      	bne.n	800372c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003718:	2b80      	cmp	r3, #128	; 0x80
 800371a:	d107      	bne.n	800372c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fd30 	bl	800418c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003736:	2b40      	cmp	r3, #64	; 0x40
 8003738:	d10e      	bne.n	8003758 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003744:	2b40      	cmp	r3, #64	; 0x40
 8003746:	d107      	bne.n	8003758 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f9cb 	bl	8003aee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f003 0320 	and.w	r3, r3, #32
 8003762:	2b20      	cmp	r3, #32
 8003764:	d10e      	bne.n	8003784 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f003 0320 	and.w	r3, r3, #32
 8003770:	2b20      	cmp	r3, #32
 8003772:	d107      	bne.n	8003784 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f06f 0220 	mvn.w	r2, #32
 800377c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 fcfa 	bl	8004178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003784:	bf00      	nop
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003798:	2300      	movs	r3, #0
 800379a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d101      	bne.n	80037aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80037a6:	2302      	movs	r3, #2
 80037a8:	e0ae      	b.n	8003908 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2b0c      	cmp	r3, #12
 80037b6:	f200 809f 	bhi.w	80038f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80037ba:	a201      	add	r2, pc, #4	; (adr r2, 80037c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80037bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037c0:	080037f5 	.word	0x080037f5
 80037c4:	080038f9 	.word	0x080038f9
 80037c8:	080038f9 	.word	0x080038f9
 80037cc:	080038f9 	.word	0x080038f9
 80037d0:	08003835 	.word	0x08003835
 80037d4:	080038f9 	.word	0x080038f9
 80037d8:	080038f9 	.word	0x080038f9
 80037dc:	080038f9 	.word	0x080038f9
 80037e0:	08003877 	.word	0x08003877
 80037e4:	080038f9 	.word	0x080038f9
 80037e8:	080038f9 	.word	0x080038f9
 80037ec:	080038f9 	.word	0x080038f9
 80037f0:	080038b7 	.word	0x080038b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68b9      	ldr	r1, [r7, #8]
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 fa02 	bl	8003c04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	699a      	ldr	r2, [r3, #24]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f042 0208 	orr.w	r2, r2, #8
 800380e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699a      	ldr	r2, [r3, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 0204 	bic.w	r2, r2, #4
 800381e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6999      	ldr	r1, [r3, #24]
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	691a      	ldr	r2, [r3, #16]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	619a      	str	r2, [r3, #24]
      break;
 8003832:	e064      	b.n	80038fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68b9      	ldr	r1, [r7, #8]
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fa48 	bl	8003cd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	699a      	ldr	r2, [r3, #24]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800384e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699a      	ldr	r2, [r3, #24]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800385e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6999      	ldr	r1, [r3, #24]
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	021a      	lsls	r2, r3, #8
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	619a      	str	r2, [r3, #24]
      break;
 8003874:	e043      	b.n	80038fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68b9      	ldr	r1, [r7, #8]
 800387c:	4618      	mov	r0, r3
 800387e:	f000 fa93 	bl	8003da8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69da      	ldr	r2, [r3, #28]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0208 	orr.w	r2, r2, #8
 8003890:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	69da      	ldr	r2, [r3, #28]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0204 	bic.w	r2, r2, #4
 80038a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	69d9      	ldr	r1, [r3, #28]
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	61da      	str	r2, [r3, #28]
      break;
 80038b4:	e023      	b.n	80038fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68b9      	ldr	r1, [r7, #8]
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fadd 	bl	8003e7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	69da      	ldr	r2, [r3, #28]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	69da      	ldr	r2, [r3, #28]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	69d9      	ldr	r1, [r3, #28]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	021a      	lsls	r2, r3, #8
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	61da      	str	r2, [r3, #28]
      break;
 80038f6:	e002      	b.n	80038fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	75fb      	strb	r3, [r7, #23]
      break;
 80038fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003906:	7dfb      	ldrb	r3, [r7, #23]
}
 8003908:	4618      	mov	r0, r3
 800390a:	3718      	adds	r7, #24
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_TIM_ConfigClockSource+0x1c>
 8003928:	2302      	movs	r3, #2
 800392a:	e0b4      	b.n	8003a96 <HAL_TIM_ConfigClockSource+0x186>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2202      	movs	r2, #2
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800394a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003952:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003964:	d03e      	beq.n	80039e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800396a:	f200 8087 	bhi.w	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 800396e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003972:	f000 8086 	beq.w	8003a82 <HAL_TIM_ConfigClockSource+0x172>
 8003976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800397a:	d87f      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 800397c:	2b70      	cmp	r3, #112	; 0x70
 800397e:	d01a      	beq.n	80039b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003980:	2b70      	cmp	r3, #112	; 0x70
 8003982:	d87b      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 8003984:	2b60      	cmp	r3, #96	; 0x60
 8003986:	d050      	beq.n	8003a2a <HAL_TIM_ConfigClockSource+0x11a>
 8003988:	2b60      	cmp	r3, #96	; 0x60
 800398a:	d877      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 800398c:	2b50      	cmp	r3, #80	; 0x50
 800398e:	d03c      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0xfa>
 8003990:	2b50      	cmp	r3, #80	; 0x50
 8003992:	d873      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 8003994:	2b40      	cmp	r3, #64	; 0x40
 8003996:	d058      	beq.n	8003a4a <HAL_TIM_ConfigClockSource+0x13a>
 8003998:	2b40      	cmp	r3, #64	; 0x40
 800399a:	d86f      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 800399c:	2b30      	cmp	r3, #48	; 0x30
 800399e:	d064      	beq.n	8003a6a <HAL_TIM_ConfigClockSource+0x15a>
 80039a0:	2b30      	cmp	r3, #48	; 0x30
 80039a2:	d86b      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d060      	beq.n	8003a6a <HAL_TIM_ConfigClockSource+0x15a>
 80039a8:	2b20      	cmp	r3, #32
 80039aa:	d867      	bhi.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d05c      	beq.n	8003a6a <HAL_TIM_ConfigClockSource+0x15a>
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	d05a      	beq.n	8003a6a <HAL_TIM_ConfigClockSource+0x15a>
 80039b4:	e062      	b.n	8003a7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	6899      	ldr	r1, [r3, #8]
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f000 fb23 	bl	8004010 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	609a      	str	r2, [r3, #8]
      break;
 80039e2:	e04f      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6818      	ldr	r0, [r3, #0]
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	6899      	ldr	r1, [r3, #8]
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685a      	ldr	r2, [r3, #4]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	f000 fb0c 	bl	8004010 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689a      	ldr	r2, [r3, #8]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a06:	609a      	str	r2, [r3, #8]
      break;
 8003a08:	e03c      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6818      	ldr	r0, [r3, #0]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	6859      	ldr	r1, [r3, #4]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	461a      	mov	r2, r3
 8003a18:	f000 fa80 	bl	8003f1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2150      	movs	r1, #80	; 0x50
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 fad9 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 8003a28:	e02c      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6818      	ldr	r0, [r3, #0]
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	6859      	ldr	r1, [r3, #4]
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	461a      	mov	r2, r3
 8003a38:	f000 fa9f 	bl	8003f7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2160      	movs	r1, #96	; 0x60
 8003a42:	4618      	mov	r0, r3
 8003a44:	f000 fac9 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 8003a48:	e01c      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6818      	ldr	r0, [r3, #0]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	6859      	ldr	r1, [r3, #4]
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	461a      	mov	r2, r3
 8003a58:	f000 fa60 	bl	8003f1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2140      	movs	r1, #64	; 0x40
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fab9 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 8003a68:	e00c      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4619      	mov	r1, r3
 8003a74:	4610      	mov	r0, r2
 8003a76:	f000 fab0 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 8003a7a:	e003      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a80:	e000      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3710      	adds	r7, #16
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	b083      	sub	sp, #12
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003aa6:	bf00      	nop
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr

08003ac6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a34      	ldr	r2, [pc, #208]	; (8003be8 <TIM_Base_SetConfig+0xe4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d00f      	beq.n	8003b3c <TIM_Base_SetConfig+0x38>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b22:	d00b      	beq.n	8003b3c <TIM_Base_SetConfig+0x38>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a31      	ldr	r2, [pc, #196]	; (8003bec <TIM_Base_SetConfig+0xe8>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d007      	beq.n	8003b3c <TIM_Base_SetConfig+0x38>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a30      	ldr	r2, [pc, #192]	; (8003bf0 <TIM_Base_SetConfig+0xec>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d003      	beq.n	8003b3c <TIM_Base_SetConfig+0x38>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a2f      	ldr	r2, [pc, #188]	; (8003bf4 <TIM_Base_SetConfig+0xf0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d108      	bne.n	8003b4e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	68fa      	ldr	r2, [r7, #12]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a25      	ldr	r2, [pc, #148]	; (8003be8 <TIM_Base_SetConfig+0xe4>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d01b      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b5c:	d017      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a22      	ldr	r2, [pc, #136]	; (8003bec <TIM_Base_SetConfig+0xe8>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d013      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a21      	ldr	r2, [pc, #132]	; (8003bf0 <TIM_Base_SetConfig+0xec>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d00f      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a20      	ldr	r2, [pc, #128]	; (8003bf4 <TIM_Base_SetConfig+0xf0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d00b      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a1f      	ldr	r2, [pc, #124]	; (8003bf8 <TIM_Base_SetConfig+0xf4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d007      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a1e      	ldr	r2, [pc, #120]	; (8003bfc <TIM_Base_SetConfig+0xf8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d003      	beq.n	8003b8e <TIM_Base_SetConfig+0x8a>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a1d      	ldr	r2, [pc, #116]	; (8003c00 <TIM_Base_SetConfig+0xfc>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d108      	bne.n	8003ba0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68fa      	ldr	r2, [r7, #12]
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a08      	ldr	r2, [pc, #32]	; (8003be8 <TIM_Base_SetConfig+0xe4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d103      	bne.n	8003bd4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	691a      	ldr	r2, [r3, #16]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	615a      	str	r2, [r3, #20]
}
 8003bda:	bf00      	nop
 8003bdc:	3714      	adds	r7, #20
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40010000 	.word	0x40010000
 8003bec:	40000400 	.word	0x40000400
 8003bf0:	40000800 	.word	0x40000800
 8003bf4:	40000c00 	.word	0x40000c00
 8003bf8:	40014000 	.word	0x40014000
 8003bfc:	40014400 	.word	0x40014400
 8003c00:	40014800 	.word	0x40014800

08003c04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	f023 0201 	bic.w	r2, r3, #1
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f023 0303 	bic.w	r3, r3, #3
 8003c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	f023 0302 	bic.w	r3, r3, #2
 8003c4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a1c      	ldr	r2, [pc, #112]	; (8003ccc <TIM_OC1_SetConfig+0xc8>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d10c      	bne.n	8003c7a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	f023 0308 	bic.w	r3, r3, #8
 8003c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f023 0304 	bic.w	r3, r3, #4
 8003c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a13      	ldr	r2, [pc, #76]	; (8003ccc <TIM_OC1_SetConfig+0xc8>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d111      	bne.n	8003ca6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	697a      	ldr	r2, [r7, #20]
 8003cbe:	621a      	str	r2, [r3, #32]
}
 8003cc0:	bf00      	nop
 8003cc2:	371c      	adds	r7, #28
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	40010000 	.word	0x40010000

08003cd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b087      	sub	sp, #28
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	f023 0210 	bic.w	r2, r3, #16
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	021b      	lsls	r3, r3, #8
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	f023 0320 	bic.w	r3, r3, #32
 8003d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a1e      	ldr	r2, [pc, #120]	; (8003da4 <TIM_OC2_SetConfig+0xd4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d10d      	bne.n	8003d4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	697a      	ldr	r2, [r7, #20]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a15      	ldr	r2, [pc, #84]	; (8003da4 <TIM_OC2_SetConfig+0xd4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d113      	bne.n	8003d7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	621a      	str	r2, [r3, #32]
}
 8003d96:	bf00      	nop
 8003d98:	371c      	adds	r7, #28
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	40010000 	.word	0x40010000

08003da8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b087      	sub	sp, #28
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a1b      	ldr	r3, [r3, #32]
 8003dc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f023 0303 	bic.w	r3, r3, #3
 8003dde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003df0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	021b      	lsls	r3, r3, #8
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <TIM_OC3_SetConfig+0xd0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d10d      	bne.n	8003e22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	021b      	lsls	r3, r3, #8
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a14      	ldr	r2, [pc, #80]	; (8003e78 <TIM_OC3_SetConfig+0xd0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d113      	bne.n	8003e52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	697a      	ldr	r2, [r7, #20]
 8003e6a:	621a      	str	r2, [r3, #32]
}
 8003e6c:	bf00      	nop
 8003e6e:	371c      	adds	r7, #28
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	40010000 	.word	0x40010000

08003e7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	021b      	lsls	r3, r3, #8
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ec6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	031b      	lsls	r3, r3, #12
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a10      	ldr	r2, [pc, #64]	; (8003f18 <TIM_OC4_SetConfig+0x9c>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d109      	bne.n	8003ef0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ee2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	019b      	lsls	r3, r3, #6
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	621a      	str	r2, [r3, #32]
}
 8003f0a:	bf00      	nop
 8003f0c:	371c      	adds	r7, #28
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40010000 	.word	0x40010000

08003f1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	f023 0201 	bic.w	r2, r3, #1
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f023 030a 	bic.w	r3, r3, #10
 8003f58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	bf00      	nop
 8003f70:	371c      	adds	r7, #28
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b087      	sub	sp, #28
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	f023 0210 	bic.w	r2, r3, #16
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003fa4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	031b      	lsls	r3, r3, #12
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	621a      	str	r2, [r3, #32]
}
 8003fce:	bf00      	nop
 8003fd0:	371c      	adds	r7, #28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b085      	sub	sp, #20
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
 8003fe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ff0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f043 0307 	orr.w	r3, r3, #7
 8003ffc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	609a      	str	r2, [r3, #8]
}
 8004004:	bf00      	nop
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004010:	b480      	push	{r7}
 8004012:	b087      	sub	sp, #28
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800402a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	021a      	lsls	r2, r3, #8
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	431a      	orrs	r2, r3
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	4313      	orrs	r3, r2
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4313      	orrs	r3, r2
 800403c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	609a      	str	r2, [r3, #8]
}
 8004044:	bf00      	nop
 8004046:	371c      	adds	r7, #28
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f003 031f 	and.w	r3, r3, #31
 8004062:	2201      	movs	r2, #1
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6a1a      	ldr	r2, [r3, #32]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	43db      	mvns	r3, r3
 8004072:	401a      	ands	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a1a      	ldr	r2, [r3, #32]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f003 031f 	and.w	r3, r3, #31
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	fa01 f303 	lsl.w	r3, r1, r3
 8004088:	431a      	orrs	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
	...

0800409c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040b0:	2302      	movs	r3, #2
 80040b2:	e050      	b.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a1c      	ldr	r2, [pc, #112]	; (8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d018      	beq.n	800412a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004100:	d013      	beq.n	800412a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a18      	ldr	r2, [pc, #96]	; (8004168 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d00e      	beq.n	800412a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a16      	ldr	r2, [pc, #88]	; (800416c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d009      	beq.n	800412a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a15      	ldr	r2, [pc, #84]	; (8004170 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d004      	beq.n	800412a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a13      	ldr	r2, [pc, #76]	; (8004174 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d10c      	bne.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	4313      	orrs	r3, r2
 800413a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68ba      	ldr	r2, [r7, #8]
 8004142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40010000 	.word	0x40010000
 8004168:	40000400 	.word	0x40000400
 800416c:	40000800 	.word	0x40000800
 8004170:	40000c00 	.word	0x40000c00
 8004174:	40014000 	.word	0x40014000

08004178 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e03f      	b.n	8004232 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d106      	bne.n	80041cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7fd fbfc 	bl	80019c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2224      	movs	r2, #36	; 0x24
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 f929 	bl	800443c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695a      	ldr	r2, [r3, #20]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004208:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004218:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2220      	movs	r2, #32
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800423a:	b580      	push	{r7, lr}
 800423c:	b08a      	sub	sp, #40	; 0x28
 800423e:	af02      	add	r7, sp, #8
 8004240:	60f8      	str	r0, [r7, #12]
 8004242:	60b9      	str	r1, [r7, #8]
 8004244:	603b      	str	r3, [r7, #0]
 8004246:	4613      	mov	r3, r2
 8004248:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b20      	cmp	r3, #32
 8004258:	d17c      	bne.n	8004354 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <HAL_UART_Transmit+0x2c>
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e075      	b.n	8004356 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004270:	2b01      	cmp	r3, #1
 8004272:	d101      	bne.n	8004278 <HAL_UART_Transmit+0x3e>
 8004274:	2302      	movs	r3, #2
 8004276:	e06e      	b.n	8004356 <HAL_UART_Transmit+0x11c>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2221      	movs	r2, #33	; 0x21
 800428a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800428e:	f7fd fd7d 	bl	8001d8c <HAL_GetTick>
 8004292:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	88fa      	ldrh	r2, [r7, #6]
 800429e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a8:	d108      	bne.n	80042bc <HAL_UART_Transmit+0x82>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d104      	bne.n	80042bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80042b2:	2300      	movs	r3, #0
 80042b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	61bb      	str	r3, [r7, #24]
 80042ba:	e003      	b.n	80042c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042c0:	2300      	movs	r3, #0
 80042c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80042cc:	e02a      	b.n	8004324 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2200      	movs	r2, #0
 80042d6:	2180      	movs	r1, #128	; 0x80
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f840 	bl	800435e <UART_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e036      	b.n	8004356 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10b      	bne.n	8004306 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	881b      	ldrh	r3, [r3, #0]
 80042f2:	461a      	mov	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	3302      	adds	r3, #2
 8004302:	61bb      	str	r3, [r7, #24]
 8004304:	e007      	b.n	8004316 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	781a      	ldrb	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	3301      	adds	r3, #1
 8004314:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800431a:	b29b      	uxth	r3, r3
 800431c:	3b01      	subs	r3, #1
 800431e:	b29a      	uxth	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1cf      	bne.n	80042ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	2200      	movs	r2, #0
 8004336:	2140      	movs	r1, #64	; 0x40
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f000 f810 	bl	800435e <UART_WaitOnFlagUntilTimeout>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e006      	b.n	8004356 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004350:	2300      	movs	r3, #0
 8004352:	e000      	b.n	8004356 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004354:	2302      	movs	r3, #2
  }
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b090      	sub	sp, #64	; 0x40
 8004362:	af00      	add	r7, sp, #0
 8004364:	60f8      	str	r0, [r7, #12]
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	603b      	str	r3, [r7, #0]
 800436a:	4613      	mov	r3, r2
 800436c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800436e:	e050      	b.n	8004412 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004370:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d04c      	beq.n	8004412 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <UART_WaitOnFlagUntilTimeout+0x30>
 800437e:	f7fd fd05 	bl	8001d8c <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800438a:	429a      	cmp	r2, r3
 800438c:	d241      	bcs.n	8004412 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004398:	e853 3f00 	ldrex	r3, [r3]
 800439c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800439e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80043a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	330c      	adds	r3, #12
 80043ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043ae:	637a      	str	r2, [r7, #52]	; 0x34
 80043b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043b6:	e841 2300 	strex	r3, r2, [r1]
 80043ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80043bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1e5      	bne.n	800438e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3314      	adds	r3, #20
 80043c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	e853 3f00 	ldrex	r3, [r3]
 80043d0:	613b      	str	r3, [r7, #16]
   return(result);
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	f023 0301 	bic.w	r3, r3, #1
 80043d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3314      	adds	r3, #20
 80043e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043e2:	623a      	str	r2, [r7, #32]
 80043e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e6:	69f9      	ldr	r1, [r7, #28]
 80043e8:	6a3a      	ldr	r2, [r7, #32]
 80043ea:	e841 2300 	strex	r3, r2, [r1]
 80043ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1e5      	bne.n	80043c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2220      	movs	r2, #32
 80043fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2220      	movs	r2, #32
 8004402:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e00f      	b.n	8004432 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	4013      	ands	r3, r2
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	429a      	cmp	r2, r3
 8004420:	bf0c      	ite	eq
 8004422:	2301      	moveq	r3, #1
 8004424:	2300      	movne	r3, #0
 8004426:	b2db      	uxtb	r3, r3
 8004428:	461a      	mov	r2, r3
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	429a      	cmp	r2, r3
 800442e:	d09f      	beq.n	8004370 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3740      	adds	r7, #64	; 0x40
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
	...

0800443c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800443c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004440:	b09f      	sub	sp, #124	; 0x7c
 8004442:	af00      	add	r7, sp, #0
 8004444:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004450:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004452:	68d9      	ldr	r1, [r3, #12]
 8004454:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	ea40 0301 	orr.w	r3, r0, r1
 800445c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800445e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004460:	689a      	ldr	r2, [r3, #8]
 8004462:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	431a      	orrs	r2, r3
 8004468:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	431a      	orrs	r2, r3
 800446e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	4313      	orrs	r3, r2
 8004474:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004476:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004480:	f021 010c 	bic.w	r1, r1, #12
 8004484:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800448a:	430b      	orrs	r3, r1
 800448c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800448e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004498:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800449a:	6999      	ldr	r1, [r3, #24]
 800449c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	ea40 0301 	orr.w	r3, r0, r1
 80044a4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	4bc5      	ldr	r3, [pc, #788]	; (80047c0 <UART_SetConfig+0x384>)
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d004      	beq.n	80044ba <UART_SetConfig+0x7e>
 80044b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	4bc3      	ldr	r3, [pc, #780]	; (80047c4 <UART_SetConfig+0x388>)
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d103      	bne.n	80044c2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044ba:	f7fe fef3 	bl	80032a4 <HAL_RCC_GetPCLK2Freq>
 80044be:	6778      	str	r0, [r7, #116]	; 0x74
 80044c0:	e002      	b.n	80044c8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044c2:	f7fe fedb 	bl	800327c <HAL_RCC_GetPCLK1Freq>
 80044c6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044d0:	f040 80b6 	bne.w	8004640 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044d6:	461c      	mov	r4, r3
 80044d8:	f04f 0500 	mov.w	r5, #0
 80044dc:	4622      	mov	r2, r4
 80044de:	462b      	mov	r3, r5
 80044e0:	1891      	adds	r1, r2, r2
 80044e2:	6439      	str	r1, [r7, #64]	; 0x40
 80044e4:	415b      	adcs	r3, r3
 80044e6:	647b      	str	r3, [r7, #68]	; 0x44
 80044e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80044ec:	1912      	adds	r2, r2, r4
 80044ee:	eb45 0303 	adc.w	r3, r5, r3
 80044f2:	f04f 0000 	mov.w	r0, #0
 80044f6:	f04f 0100 	mov.w	r1, #0
 80044fa:	00d9      	lsls	r1, r3, #3
 80044fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004500:	00d0      	lsls	r0, r2, #3
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	1911      	adds	r1, r2, r4
 8004508:	6639      	str	r1, [r7, #96]	; 0x60
 800450a:	416b      	adcs	r3, r5
 800450c:	667b      	str	r3, [r7, #100]	; 0x64
 800450e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	461a      	mov	r2, r3
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	1891      	adds	r1, r2, r2
 800451a:	63b9      	str	r1, [r7, #56]	; 0x38
 800451c:	415b      	adcs	r3, r3
 800451e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004520:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004524:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004528:	f7fc fb96 	bl	8000c58 <__aeabi_uldivmod>
 800452c:	4602      	mov	r2, r0
 800452e:	460b      	mov	r3, r1
 8004530:	4ba5      	ldr	r3, [pc, #660]	; (80047c8 <UART_SetConfig+0x38c>)
 8004532:	fba3 2302 	umull	r2, r3, r3, r2
 8004536:	095b      	lsrs	r3, r3, #5
 8004538:	011e      	lsls	r6, r3, #4
 800453a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800453c:	461c      	mov	r4, r3
 800453e:	f04f 0500 	mov.w	r5, #0
 8004542:	4622      	mov	r2, r4
 8004544:	462b      	mov	r3, r5
 8004546:	1891      	adds	r1, r2, r2
 8004548:	6339      	str	r1, [r7, #48]	; 0x30
 800454a:	415b      	adcs	r3, r3
 800454c:	637b      	str	r3, [r7, #52]	; 0x34
 800454e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004552:	1912      	adds	r2, r2, r4
 8004554:	eb45 0303 	adc.w	r3, r5, r3
 8004558:	f04f 0000 	mov.w	r0, #0
 800455c:	f04f 0100 	mov.w	r1, #0
 8004560:	00d9      	lsls	r1, r3, #3
 8004562:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004566:	00d0      	lsls	r0, r2, #3
 8004568:	4602      	mov	r2, r0
 800456a:	460b      	mov	r3, r1
 800456c:	1911      	adds	r1, r2, r4
 800456e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004570:	416b      	adcs	r3, r5
 8004572:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	461a      	mov	r2, r3
 800457a:	f04f 0300 	mov.w	r3, #0
 800457e:	1891      	adds	r1, r2, r2
 8004580:	62b9      	str	r1, [r7, #40]	; 0x28
 8004582:	415b      	adcs	r3, r3
 8004584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004586:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800458a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800458e:	f7fc fb63 	bl	8000c58 <__aeabi_uldivmod>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4b8c      	ldr	r3, [pc, #560]	; (80047c8 <UART_SetConfig+0x38c>)
 8004598:	fba3 1302 	umull	r1, r3, r3, r2
 800459c:	095b      	lsrs	r3, r3, #5
 800459e:	2164      	movs	r1, #100	; 0x64
 80045a0:	fb01 f303 	mul.w	r3, r1, r3
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	3332      	adds	r3, #50	; 0x32
 80045aa:	4a87      	ldr	r2, [pc, #540]	; (80047c8 <UART_SetConfig+0x38c>)
 80045ac:	fba2 2303 	umull	r2, r3, r2, r3
 80045b0:	095b      	lsrs	r3, r3, #5
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80045b8:	441e      	add	r6, r3
 80045ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045bc:	4618      	mov	r0, r3
 80045be:	f04f 0100 	mov.w	r1, #0
 80045c2:	4602      	mov	r2, r0
 80045c4:	460b      	mov	r3, r1
 80045c6:	1894      	adds	r4, r2, r2
 80045c8:	623c      	str	r4, [r7, #32]
 80045ca:	415b      	adcs	r3, r3
 80045cc:	627b      	str	r3, [r7, #36]	; 0x24
 80045ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045d2:	1812      	adds	r2, r2, r0
 80045d4:	eb41 0303 	adc.w	r3, r1, r3
 80045d8:	f04f 0400 	mov.w	r4, #0
 80045dc:	f04f 0500 	mov.w	r5, #0
 80045e0:	00dd      	lsls	r5, r3, #3
 80045e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80045e6:	00d4      	lsls	r4, r2, #3
 80045e8:	4622      	mov	r2, r4
 80045ea:	462b      	mov	r3, r5
 80045ec:	1814      	adds	r4, r2, r0
 80045ee:	653c      	str	r4, [r7, #80]	; 0x50
 80045f0:	414b      	adcs	r3, r1
 80045f2:	657b      	str	r3, [r7, #84]	; 0x54
 80045f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	461a      	mov	r2, r3
 80045fa:	f04f 0300 	mov.w	r3, #0
 80045fe:	1891      	adds	r1, r2, r2
 8004600:	61b9      	str	r1, [r7, #24]
 8004602:	415b      	adcs	r3, r3
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800460a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800460e:	f7fc fb23 	bl	8000c58 <__aeabi_uldivmod>
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	4b6c      	ldr	r3, [pc, #432]	; (80047c8 <UART_SetConfig+0x38c>)
 8004618:	fba3 1302 	umull	r1, r3, r3, r2
 800461c:	095b      	lsrs	r3, r3, #5
 800461e:	2164      	movs	r1, #100	; 0x64
 8004620:	fb01 f303 	mul.w	r3, r1, r3
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	3332      	adds	r3, #50	; 0x32
 800462a:	4a67      	ldr	r2, [pc, #412]	; (80047c8 <UART_SetConfig+0x38c>)
 800462c:	fba2 2303 	umull	r2, r3, r2, r3
 8004630:	095b      	lsrs	r3, r3, #5
 8004632:	f003 0207 	and.w	r2, r3, #7
 8004636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4432      	add	r2, r6
 800463c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800463e:	e0b9      	b.n	80047b4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004640:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004642:	461c      	mov	r4, r3
 8004644:	f04f 0500 	mov.w	r5, #0
 8004648:	4622      	mov	r2, r4
 800464a:	462b      	mov	r3, r5
 800464c:	1891      	adds	r1, r2, r2
 800464e:	6139      	str	r1, [r7, #16]
 8004650:	415b      	adcs	r3, r3
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004658:	1912      	adds	r2, r2, r4
 800465a:	eb45 0303 	adc.w	r3, r5, r3
 800465e:	f04f 0000 	mov.w	r0, #0
 8004662:	f04f 0100 	mov.w	r1, #0
 8004666:	00d9      	lsls	r1, r3, #3
 8004668:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800466c:	00d0      	lsls	r0, r2, #3
 800466e:	4602      	mov	r2, r0
 8004670:	460b      	mov	r3, r1
 8004672:	eb12 0804 	adds.w	r8, r2, r4
 8004676:	eb43 0905 	adc.w	r9, r3, r5
 800467a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	4618      	mov	r0, r3
 8004680:	f04f 0100 	mov.w	r1, #0
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	008b      	lsls	r3, r1, #2
 800468e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004692:	0082      	lsls	r2, r0, #2
 8004694:	4640      	mov	r0, r8
 8004696:	4649      	mov	r1, r9
 8004698:	f7fc fade 	bl	8000c58 <__aeabi_uldivmod>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	4b49      	ldr	r3, [pc, #292]	; (80047c8 <UART_SetConfig+0x38c>)
 80046a2:	fba3 2302 	umull	r2, r3, r3, r2
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	011e      	lsls	r6, r3, #4
 80046aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046ac:	4618      	mov	r0, r3
 80046ae:	f04f 0100 	mov.w	r1, #0
 80046b2:	4602      	mov	r2, r0
 80046b4:	460b      	mov	r3, r1
 80046b6:	1894      	adds	r4, r2, r2
 80046b8:	60bc      	str	r4, [r7, #8]
 80046ba:	415b      	adcs	r3, r3
 80046bc:	60fb      	str	r3, [r7, #12]
 80046be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046c2:	1812      	adds	r2, r2, r0
 80046c4:	eb41 0303 	adc.w	r3, r1, r3
 80046c8:	f04f 0400 	mov.w	r4, #0
 80046cc:	f04f 0500 	mov.w	r5, #0
 80046d0:	00dd      	lsls	r5, r3, #3
 80046d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80046d6:	00d4      	lsls	r4, r2, #3
 80046d8:	4622      	mov	r2, r4
 80046da:	462b      	mov	r3, r5
 80046dc:	1814      	adds	r4, r2, r0
 80046de:	64bc      	str	r4, [r7, #72]	; 0x48
 80046e0:	414b      	adcs	r3, r1
 80046e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f04f 0100 	mov.w	r1, #0
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	f04f 0300 	mov.w	r3, #0
 80046f6:	008b      	lsls	r3, r1, #2
 80046f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046fc:	0082      	lsls	r2, r0, #2
 80046fe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004702:	f7fc faa9 	bl	8000c58 <__aeabi_uldivmod>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	4b2f      	ldr	r3, [pc, #188]	; (80047c8 <UART_SetConfig+0x38c>)
 800470c:	fba3 1302 	umull	r1, r3, r3, r2
 8004710:	095b      	lsrs	r3, r3, #5
 8004712:	2164      	movs	r1, #100	; 0x64
 8004714:	fb01 f303 	mul.w	r3, r1, r3
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	3332      	adds	r3, #50	; 0x32
 800471e:	4a2a      	ldr	r2, [pc, #168]	; (80047c8 <UART_SetConfig+0x38c>)
 8004720:	fba2 2303 	umull	r2, r3, r2, r3
 8004724:	095b      	lsrs	r3, r3, #5
 8004726:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800472a:	441e      	add	r6, r3
 800472c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800472e:	4618      	mov	r0, r3
 8004730:	f04f 0100 	mov.w	r1, #0
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	1894      	adds	r4, r2, r2
 800473a:	603c      	str	r4, [r7, #0]
 800473c:	415b      	adcs	r3, r3
 800473e:	607b      	str	r3, [r7, #4]
 8004740:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004744:	1812      	adds	r2, r2, r0
 8004746:	eb41 0303 	adc.w	r3, r1, r3
 800474a:	f04f 0400 	mov.w	r4, #0
 800474e:	f04f 0500 	mov.w	r5, #0
 8004752:	00dd      	lsls	r5, r3, #3
 8004754:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004758:	00d4      	lsls	r4, r2, #3
 800475a:	4622      	mov	r2, r4
 800475c:	462b      	mov	r3, r5
 800475e:	eb12 0a00 	adds.w	sl, r2, r0
 8004762:	eb43 0b01 	adc.w	fp, r3, r1
 8004766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	4618      	mov	r0, r3
 800476c:	f04f 0100 	mov.w	r1, #0
 8004770:	f04f 0200 	mov.w	r2, #0
 8004774:	f04f 0300 	mov.w	r3, #0
 8004778:	008b      	lsls	r3, r1, #2
 800477a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800477e:	0082      	lsls	r2, r0, #2
 8004780:	4650      	mov	r0, sl
 8004782:	4659      	mov	r1, fp
 8004784:	f7fc fa68 	bl	8000c58 <__aeabi_uldivmod>
 8004788:	4602      	mov	r2, r0
 800478a:	460b      	mov	r3, r1
 800478c:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <UART_SetConfig+0x38c>)
 800478e:	fba3 1302 	umull	r1, r3, r3, r2
 8004792:	095b      	lsrs	r3, r3, #5
 8004794:	2164      	movs	r1, #100	; 0x64
 8004796:	fb01 f303 	mul.w	r3, r1, r3
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	011b      	lsls	r3, r3, #4
 800479e:	3332      	adds	r3, #50	; 0x32
 80047a0:	4a09      	ldr	r2, [pc, #36]	; (80047c8 <UART_SetConfig+0x38c>)
 80047a2:	fba2 2303 	umull	r2, r3, r2, r3
 80047a6:	095b      	lsrs	r3, r3, #5
 80047a8:	f003 020f 	and.w	r2, r3, #15
 80047ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4432      	add	r2, r6
 80047b2:	609a      	str	r2, [r3, #8]
}
 80047b4:	bf00      	nop
 80047b6:	377c      	adds	r7, #124	; 0x7c
 80047b8:	46bd      	mov	sp, r7
 80047ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047be:	bf00      	nop
 80047c0:	40011000 	.word	0x40011000
 80047c4:	40011400 	.word	0x40011400
 80047c8:	51eb851f 	.word	0x51eb851f

080047cc <__errno>:
 80047cc:	4b01      	ldr	r3, [pc, #4]	; (80047d4 <__errno+0x8>)
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	2000000c 	.word	0x2000000c

080047d8 <__libc_init_array>:
 80047d8:	b570      	push	{r4, r5, r6, lr}
 80047da:	4d0d      	ldr	r5, [pc, #52]	; (8004810 <__libc_init_array+0x38>)
 80047dc:	4c0d      	ldr	r4, [pc, #52]	; (8004814 <__libc_init_array+0x3c>)
 80047de:	1b64      	subs	r4, r4, r5
 80047e0:	10a4      	asrs	r4, r4, #2
 80047e2:	2600      	movs	r6, #0
 80047e4:	42a6      	cmp	r6, r4
 80047e6:	d109      	bne.n	80047fc <__libc_init_array+0x24>
 80047e8:	4d0b      	ldr	r5, [pc, #44]	; (8004818 <__libc_init_array+0x40>)
 80047ea:	4c0c      	ldr	r4, [pc, #48]	; (800481c <__libc_init_array+0x44>)
 80047ec:	f002 feb6 	bl	800755c <_init>
 80047f0:	1b64      	subs	r4, r4, r5
 80047f2:	10a4      	asrs	r4, r4, #2
 80047f4:	2600      	movs	r6, #0
 80047f6:	42a6      	cmp	r6, r4
 80047f8:	d105      	bne.n	8004806 <__libc_init_array+0x2e>
 80047fa:	bd70      	pop	{r4, r5, r6, pc}
 80047fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004800:	4798      	blx	r3
 8004802:	3601      	adds	r6, #1
 8004804:	e7ee      	b.n	80047e4 <__libc_init_array+0xc>
 8004806:	f855 3b04 	ldr.w	r3, [r5], #4
 800480a:	4798      	blx	r3
 800480c:	3601      	adds	r6, #1
 800480e:	e7f2      	b.n	80047f6 <__libc_init_array+0x1e>
 8004810:	08007994 	.word	0x08007994
 8004814:	08007994 	.word	0x08007994
 8004818:	08007994 	.word	0x08007994
 800481c:	08007998 	.word	0x08007998

08004820 <memset>:
 8004820:	4402      	add	r2, r0
 8004822:	4603      	mov	r3, r0
 8004824:	4293      	cmp	r3, r2
 8004826:	d100      	bne.n	800482a <memset+0xa>
 8004828:	4770      	bx	lr
 800482a:	f803 1b01 	strb.w	r1, [r3], #1
 800482e:	e7f9      	b.n	8004824 <memset+0x4>

08004830 <__cvt>:
 8004830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004834:	ec55 4b10 	vmov	r4, r5, d0
 8004838:	2d00      	cmp	r5, #0
 800483a:	460e      	mov	r6, r1
 800483c:	4619      	mov	r1, r3
 800483e:	462b      	mov	r3, r5
 8004840:	bfbb      	ittet	lt
 8004842:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004846:	461d      	movlt	r5, r3
 8004848:	2300      	movge	r3, #0
 800484a:	232d      	movlt	r3, #45	; 0x2d
 800484c:	700b      	strb	r3, [r1, #0]
 800484e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004850:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004854:	4691      	mov	r9, r2
 8004856:	f023 0820 	bic.w	r8, r3, #32
 800485a:	bfbc      	itt	lt
 800485c:	4622      	movlt	r2, r4
 800485e:	4614      	movlt	r4, r2
 8004860:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004864:	d005      	beq.n	8004872 <__cvt+0x42>
 8004866:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800486a:	d100      	bne.n	800486e <__cvt+0x3e>
 800486c:	3601      	adds	r6, #1
 800486e:	2102      	movs	r1, #2
 8004870:	e000      	b.n	8004874 <__cvt+0x44>
 8004872:	2103      	movs	r1, #3
 8004874:	ab03      	add	r3, sp, #12
 8004876:	9301      	str	r3, [sp, #4]
 8004878:	ab02      	add	r3, sp, #8
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	ec45 4b10 	vmov	d0, r4, r5
 8004880:	4653      	mov	r3, sl
 8004882:	4632      	mov	r2, r6
 8004884:	f000 fcec 	bl	8005260 <_dtoa_r>
 8004888:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800488c:	4607      	mov	r7, r0
 800488e:	d102      	bne.n	8004896 <__cvt+0x66>
 8004890:	f019 0f01 	tst.w	r9, #1
 8004894:	d022      	beq.n	80048dc <__cvt+0xac>
 8004896:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800489a:	eb07 0906 	add.w	r9, r7, r6
 800489e:	d110      	bne.n	80048c2 <__cvt+0x92>
 80048a0:	783b      	ldrb	r3, [r7, #0]
 80048a2:	2b30      	cmp	r3, #48	; 0x30
 80048a4:	d10a      	bne.n	80048bc <__cvt+0x8c>
 80048a6:	2200      	movs	r2, #0
 80048a8:	2300      	movs	r3, #0
 80048aa:	4620      	mov	r0, r4
 80048ac:	4629      	mov	r1, r5
 80048ae:	f7fc f913 	bl	8000ad8 <__aeabi_dcmpeq>
 80048b2:	b918      	cbnz	r0, 80048bc <__cvt+0x8c>
 80048b4:	f1c6 0601 	rsb	r6, r6, #1
 80048b8:	f8ca 6000 	str.w	r6, [sl]
 80048bc:	f8da 3000 	ldr.w	r3, [sl]
 80048c0:	4499      	add	r9, r3
 80048c2:	2200      	movs	r2, #0
 80048c4:	2300      	movs	r3, #0
 80048c6:	4620      	mov	r0, r4
 80048c8:	4629      	mov	r1, r5
 80048ca:	f7fc f905 	bl	8000ad8 <__aeabi_dcmpeq>
 80048ce:	b108      	cbz	r0, 80048d4 <__cvt+0xa4>
 80048d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80048d4:	2230      	movs	r2, #48	; 0x30
 80048d6:	9b03      	ldr	r3, [sp, #12]
 80048d8:	454b      	cmp	r3, r9
 80048da:	d307      	bcc.n	80048ec <__cvt+0xbc>
 80048dc:	9b03      	ldr	r3, [sp, #12]
 80048de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048e0:	1bdb      	subs	r3, r3, r7
 80048e2:	4638      	mov	r0, r7
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	b004      	add	sp, #16
 80048e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ec:	1c59      	adds	r1, r3, #1
 80048ee:	9103      	str	r1, [sp, #12]
 80048f0:	701a      	strb	r2, [r3, #0]
 80048f2:	e7f0      	b.n	80048d6 <__cvt+0xa6>

080048f4 <__exponent>:
 80048f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048f6:	4603      	mov	r3, r0
 80048f8:	2900      	cmp	r1, #0
 80048fa:	bfb8      	it	lt
 80048fc:	4249      	neglt	r1, r1
 80048fe:	f803 2b02 	strb.w	r2, [r3], #2
 8004902:	bfb4      	ite	lt
 8004904:	222d      	movlt	r2, #45	; 0x2d
 8004906:	222b      	movge	r2, #43	; 0x2b
 8004908:	2909      	cmp	r1, #9
 800490a:	7042      	strb	r2, [r0, #1]
 800490c:	dd2a      	ble.n	8004964 <__exponent+0x70>
 800490e:	f10d 0407 	add.w	r4, sp, #7
 8004912:	46a4      	mov	ip, r4
 8004914:	270a      	movs	r7, #10
 8004916:	46a6      	mov	lr, r4
 8004918:	460a      	mov	r2, r1
 800491a:	fb91 f6f7 	sdiv	r6, r1, r7
 800491e:	fb07 1516 	mls	r5, r7, r6, r1
 8004922:	3530      	adds	r5, #48	; 0x30
 8004924:	2a63      	cmp	r2, #99	; 0x63
 8004926:	f104 34ff 	add.w	r4, r4, #4294967295
 800492a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800492e:	4631      	mov	r1, r6
 8004930:	dcf1      	bgt.n	8004916 <__exponent+0x22>
 8004932:	3130      	adds	r1, #48	; 0x30
 8004934:	f1ae 0502 	sub.w	r5, lr, #2
 8004938:	f804 1c01 	strb.w	r1, [r4, #-1]
 800493c:	1c44      	adds	r4, r0, #1
 800493e:	4629      	mov	r1, r5
 8004940:	4561      	cmp	r1, ip
 8004942:	d30a      	bcc.n	800495a <__exponent+0x66>
 8004944:	f10d 0209 	add.w	r2, sp, #9
 8004948:	eba2 020e 	sub.w	r2, r2, lr
 800494c:	4565      	cmp	r5, ip
 800494e:	bf88      	it	hi
 8004950:	2200      	movhi	r2, #0
 8004952:	4413      	add	r3, r2
 8004954:	1a18      	subs	r0, r3, r0
 8004956:	b003      	add	sp, #12
 8004958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800495a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800495e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004962:	e7ed      	b.n	8004940 <__exponent+0x4c>
 8004964:	2330      	movs	r3, #48	; 0x30
 8004966:	3130      	adds	r1, #48	; 0x30
 8004968:	7083      	strb	r3, [r0, #2]
 800496a:	70c1      	strb	r1, [r0, #3]
 800496c:	1d03      	adds	r3, r0, #4
 800496e:	e7f1      	b.n	8004954 <__exponent+0x60>

08004970 <_printf_float>:
 8004970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004974:	ed2d 8b02 	vpush	{d8}
 8004978:	b08d      	sub	sp, #52	; 0x34
 800497a:	460c      	mov	r4, r1
 800497c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004980:	4616      	mov	r6, r2
 8004982:	461f      	mov	r7, r3
 8004984:	4605      	mov	r5, r0
 8004986:	f001 fa57 	bl	8005e38 <_localeconv_r>
 800498a:	f8d0 a000 	ldr.w	sl, [r0]
 800498e:	4650      	mov	r0, sl
 8004990:	f7fb fc26 	bl	80001e0 <strlen>
 8004994:	2300      	movs	r3, #0
 8004996:	930a      	str	r3, [sp, #40]	; 0x28
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	9305      	str	r3, [sp, #20]
 800499c:	f8d8 3000 	ldr.w	r3, [r8]
 80049a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80049a4:	3307      	adds	r3, #7
 80049a6:	f023 0307 	bic.w	r3, r3, #7
 80049aa:	f103 0208 	add.w	r2, r3, #8
 80049ae:	f8c8 2000 	str.w	r2, [r8]
 80049b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80049ba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80049be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80049c2:	9307      	str	r3, [sp, #28]
 80049c4:	f8cd 8018 	str.w	r8, [sp, #24]
 80049c8:	ee08 0a10 	vmov	s16, r0
 80049cc:	4b9f      	ldr	r3, [pc, #636]	; (8004c4c <_printf_float+0x2dc>)
 80049ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049d2:	f04f 32ff 	mov.w	r2, #4294967295
 80049d6:	f7fc f8b1 	bl	8000b3c <__aeabi_dcmpun>
 80049da:	bb88      	cbnz	r0, 8004a40 <_printf_float+0xd0>
 80049dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049e0:	4b9a      	ldr	r3, [pc, #616]	; (8004c4c <_printf_float+0x2dc>)
 80049e2:	f04f 32ff 	mov.w	r2, #4294967295
 80049e6:	f7fc f88b 	bl	8000b00 <__aeabi_dcmple>
 80049ea:	bb48      	cbnz	r0, 8004a40 <_printf_float+0xd0>
 80049ec:	2200      	movs	r2, #0
 80049ee:	2300      	movs	r3, #0
 80049f0:	4640      	mov	r0, r8
 80049f2:	4649      	mov	r1, r9
 80049f4:	f7fc f87a 	bl	8000aec <__aeabi_dcmplt>
 80049f8:	b110      	cbz	r0, 8004a00 <_printf_float+0x90>
 80049fa:	232d      	movs	r3, #45	; 0x2d
 80049fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a00:	4b93      	ldr	r3, [pc, #588]	; (8004c50 <_printf_float+0x2e0>)
 8004a02:	4894      	ldr	r0, [pc, #592]	; (8004c54 <_printf_float+0x2e4>)
 8004a04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004a08:	bf94      	ite	ls
 8004a0a:	4698      	movls	r8, r3
 8004a0c:	4680      	movhi	r8, r0
 8004a0e:	2303      	movs	r3, #3
 8004a10:	6123      	str	r3, [r4, #16]
 8004a12:	9b05      	ldr	r3, [sp, #20]
 8004a14:	f023 0204 	bic.w	r2, r3, #4
 8004a18:	6022      	str	r2, [r4, #0]
 8004a1a:	f04f 0900 	mov.w	r9, #0
 8004a1e:	9700      	str	r7, [sp, #0]
 8004a20:	4633      	mov	r3, r6
 8004a22:	aa0b      	add	r2, sp, #44	; 0x2c
 8004a24:	4621      	mov	r1, r4
 8004a26:	4628      	mov	r0, r5
 8004a28:	f000 f9d8 	bl	8004ddc <_printf_common>
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f040 8090 	bne.w	8004b52 <_printf_float+0x1e2>
 8004a32:	f04f 30ff 	mov.w	r0, #4294967295
 8004a36:	b00d      	add	sp, #52	; 0x34
 8004a38:	ecbd 8b02 	vpop	{d8}
 8004a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a40:	4642      	mov	r2, r8
 8004a42:	464b      	mov	r3, r9
 8004a44:	4640      	mov	r0, r8
 8004a46:	4649      	mov	r1, r9
 8004a48:	f7fc f878 	bl	8000b3c <__aeabi_dcmpun>
 8004a4c:	b140      	cbz	r0, 8004a60 <_printf_float+0xf0>
 8004a4e:	464b      	mov	r3, r9
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	bfbc      	itt	lt
 8004a54:	232d      	movlt	r3, #45	; 0x2d
 8004a56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a5a:	487f      	ldr	r0, [pc, #508]	; (8004c58 <_printf_float+0x2e8>)
 8004a5c:	4b7f      	ldr	r3, [pc, #508]	; (8004c5c <_printf_float+0x2ec>)
 8004a5e:	e7d1      	b.n	8004a04 <_printf_float+0x94>
 8004a60:	6863      	ldr	r3, [r4, #4]
 8004a62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004a66:	9206      	str	r2, [sp, #24]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	d13f      	bne.n	8004aec <_printf_float+0x17c>
 8004a6c:	2306      	movs	r3, #6
 8004a6e:	6063      	str	r3, [r4, #4]
 8004a70:	9b05      	ldr	r3, [sp, #20]
 8004a72:	6861      	ldr	r1, [r4, #4]
 8004a74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004a78:	2300      	movs	r3, #0
 8004a7a:	9303      	str	r3, [sp, #12]
 8004a7c:	ab0a      	add	r3, sp, #40	; 0x28
 8004a7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004a82:	ab09      	add	r3, sp, #36	; 0x24
 8004a84:	ec49 8b10 	vmov	d0, r8, r9
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	6022      	str	r2, [r4, #0]
 8004a8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004a90:	4628      	mov	r0, r5
 8004a92:	f7ff fecd 	bl	8004830 <__cvt>
 8004a96:	9b06      	ldr	r3, [sp, #24]
 8004a98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a9a:	2b47      	cmp	r3, #71	; 0x47
 8004a9c:	4680      	mov	r8, r0
 8004a9e:	d108      	bne.n	8004ab2 <_printf_float+0x142>
 8004aa0:	1cc8      	adds	r0, r1, #3
 8004aa2:	db02      	blt.n	8004aaa <_printf_float+0x13a>
 8004aa4:	6863      	ldr	r3, [r4, #4]
 8004aa6:	4299      	cmp	r1, r3
 8004aa8:	dd41      	ble.n	8004b2e <_printf_float+0x1be>
 8004aaa:	f1ab 0b02 	sub.w	fp, fp, #2
 8004aae:	fa5f fb8b 	uxtb.w	fp, fp
 8004ab2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ab6:	d820      	bhi.n	8004afa <_printf_float+0x18a>
 8004ab8:	3901      	subs	r1, #1
 8004aba:	465a      	mov	r2, fp
 8004abc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ac0:	9109      	str	r1, [sp, #36]	; 0x24
 8004ac2:	f7ff ff17 	bl	80048f4 <__exponent>
 8004ac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ac8:	1813      	adds	r3, r2, r0
 8004aca:	2a01      	cmp	r2, #1
 8004acc:	4681      	mov	r9, r0
 8004ace:	6123      	str	r3, [r4, #16]
 8004ad0:	dc02      	bgt.n	8004ad8 <_printf_float+0x168>
 8004ad2:	6822      	ldr	r2, [r4, #0]
 8004ad4:	07d2      	lsls	r2, r2, #31
 8004ad6:	d501      	bpl.n	8004adc <_printf_float+0x16c>
 8004ad8:	3301      	adds	r3, #1
 8004ada:	6123      	str	r3, [r4, #16]
 8004adc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d09c      	beq.n	8004a1e <_printf_float+0xae>
 8004ae4:	232d      	movs	r3, #45	; 0x2d
 8004ae6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aea:	e798      	b.n	8004a1e <_printf_float+0xae>
 8004aec:	9a06      	ldr	r2, [sp, #24]
 8004aee:	2a47      	cmp	r2, #71	; 0x47
 8004af0:	d1be      	bne.n	8004a70 <_printf_float+0x100>
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1bc      	bne.n	8004a70 <_printf_float+0x100>
 8004af6:	2301      	movs	r3, #1
 8004af8:	e7b9      	b.n	8004a6e <_printf_float+0xfe>
 8004afa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004afe:	d118      	bne.n	8004b32 <_printf_float+0x1c2>
 8004b00:	2900      	cmp	r1, #0
 8004b02:	6863      	ldr	r3, [r4, #4]
 8004b04:	dd0b      	ble.n	8004b1e <_printf_float+0x1ae>
 8004b06:	6121      	str	r1, [r4, #16]
 8004b08:	b913      	cbnz	r3, 8004b10 <_printf_float+0x1a0>
 8004b0a:	6822      	ldr	r2, [r4, #0]
 8004b0c:	07d0      	lsls	r0, r2, #31
 8004b0e:	d502      	bpl.n	8004b16 <_printf_float+0x1a6>
 8004b10:	3301      	adds	r3, #1
 8004b12:	440b      	add	r3, r1
 8004b14:	6123      	str	r3, [r4, #16]
 8004b16:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b18:	f04f 0900 	mov.w	r9, #0
 8004b1c:	e7de      	b.n	8004adc <_printf_float+0x16c>
 8004b1e:	b913      	cbnz	r3, 8004b26 <_printf_float+0x1b6>
 8004b20:	6822      	ldr	r2, [r4, #0]
 8004b22:	07d2      	lsls	r2, r2, #31
 8004b24:	d501      	bpl.n	8004b2a <_printf_float+0x1ba>
 8004b26:	3302      	adds	r3, #2
 8004b28:	e7f4      	b.n	8004b14 <_printf_float+0x1a4>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e7f2      	b.n	8004b14 <_printf_float+0x1a4>
 8004b2e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004b32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b34:	4299      	cmp	r1, r3
 8004b36:	db05      	blt.n	8004b44 <_printf_float+0x1d4>
 8004b38:	6823      	ldr	r3, [r4, #0]
 8004b3a:	6121      	str	r1, [r4, #16]
 8004b3c:	07d8      	lsls	r0, r3, #31
 8004b3e:	d5ea      	bpl.n	8004b16 <_printf_float+0x1a6>
 8004b40:	1c4b      	adds	r3, r1, #1
 8004b42:	e7e7      	b.n	8004b14 <_printf_float+0x1a4>
 8004b44:	2900      	cmp	r1, #0
 8004b46:	bfd4      	ite	le
 8004b48:	f1c1 0202 	rsble	r2, r1, #2
 8004b4c:	2201      	movgt	r2, #1
 8004b4e:	4413      	add	r3, r2
 8004b50:	e7e0      	b.n	8004b14 <_printf_float+0x1a4>
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	055a      	lsls	r2, r3, #21
 8004b56:	d407      	bmi.n	8004b68 <_printf_float+0x1f8>
 8004b58:	6923      	ldr	r3, [r4, #16]
 8004b5a:	4642      	mov	r2, r8
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b8      	blx	r7
 8004b62:	3001      	adds	r0, #1
 8004b64:	d12c      	bne.n	8004bc0 <_printf_float+0x250>
 8004b66:	e764      	b.n	8004a32 <_printf_float+0xc2>
 8004b68:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004b6c:	f240 80e0 	bls.w	8004d30 <_printf_float+0x3c0>
 8004b70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b74:	2200      	movs	r2, #0
 8004b76:	2300      	movs	r3, #0
 8004b78:	f7fb ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	d034      	beq.n	8004bea <_printf_float+0x27a>
 8004b80:	4a37      	ldr	r2, [pc, #220]	; (8004c60 <_printf_float+0x2f0>)
 8004b82:	2301      	movs	r3, #1
 8004b84:	4631      	mov	r1, r6
 8004b86:	4628      	mov	r0, r5
 8004b88:	47b8      	blx	r7
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	f43f af51 	beq.w	8004a32 <_printf_float+0xc2>
 8004b90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b94:	429a      	cmp	r2, r3
 8004b96:	db02      	blt.n	8004b9e <_printf_float+0x22e>
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	07d8      	lsls	r0, r3, #31
 8004b9c:	d510      	bpl.n	8004bc0 <_printf_float+0x250>
 8004b9e:	ee18 3a10 	vmov	r3, s16
 8004ba2:	4652      	mov	r2, sl
 8004ba4:	4631      	mov	r1, r6
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	47b8      	blx	r7
 8004baa:	3001      	adds	r0, #1
 8004bac:	f43f af41 	beq.w	8004a32 <_printf_float+0xc2>
 8004bb0:	f04f 0800 	mov.w	r8, #0
 8004bb4:	f104 091a 	add.w	r9, r4, #26
 8004bb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	4543      	cmp	r3, r8
 8004bbe:	dc09      	bgt.n	8004bd4 <_printf_float+0x264>
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	079b      	lsls	r3, r3, #30
 8004bc4:	f100 8105 	bmi.w	8004dd2 <_printf_float+0x462>
 8004bc8:	68e0      	ldr	r0, [r4, #12]
 8004bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bcc:	4298      	cmp	r0, r3
 8004bce:	bfb8      	it	lt
 8004bd0:	4618      	movlt	r0, r3
 8004bd2:	e730      	b.n	8004a36 <_printf_float+0xc6>
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	464a      	mov	r2, r9
 8004bd8:	4631      	mov	r1, r6
 8004bda:	4628      	mov	r0, r5
 8004bdc:	47b8      	blx	r7
 8004bde:	3001      	adds	r0, #1
 8004be0:	f43f af27 	beq.w	8004a32 <_printf_float+0xc2>
 8004be4:	f108 0801 	add.w	r8, r8, #1
 8004be8:	e7e6      	b.n	8004bb8 <_printf_float+0x248>
 8004bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	dc39      	bgt.n	8004c64 <_printf_float+0x2f4>
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	; (8004c60 <_printf_float+0x2f0>)
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	4631      	mov	r1, r6
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	47b8      	blx	r7
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	f43f af19 	beq.w	8004a32 <_printf_float+0xc2>
 8004c00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c04:	4313      	orrs	r3, r2
 8004c06:	d102      	bne.n	8004c0e <_printf_float+0x29e>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	07d9      	lsls	r1, r3, #31
 8004c0c:	d5d8      	bpl.n	8004bc0 <_printf_float+0x250>
 8004c0e:	ee18 3a10 	vmov	r3, s16
 8004c12:	4652      	mov	r2, sl
 8004c14:	4631      	mov	r1, r6
 8004c16:	4628      	mov	r0, r5
 8004c18:	47b8      	blx	r7
 8004c1a:	3001      	adds	r0, #1
 8004c1c:	f43f af09 	beq.w	8004a32 <_printf_float+0xc2>
 8004c20:	f04f 0900 	mov.w	r9, #0
 8004c24:	f104 0a1a 	add.w	sl, r4, #26
 8004c28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c2a:	425b      	negs	r3, r3
 8004c2c:	454b      	cmp	r3, r9
 8004c2e:	dc01      	bgt.n	8004c34 <_printf_float+0x2c4>
 8004c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c32:	e792      	b.n	8004b5a <_printf_float+0x1ea>
 8004c34:	2301      	movs	r3, #1
 8004c36:	4652      	mov	r2, sl
 8004c38:	4631      	mov	r1, r6
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	47b8      	blx	r7
 8004c3e:	3001      	adds	r0, #1
 8004c40:	f43f aef7 	beq.w	8004a32 <_printf_float+0xc2>
 8004c44:	f109 0901 	add.w	r9, r9, #1
 8004c48:	e7ee      	b.n	8004c28 <_printf_float+0x2b8>
 8004c4a:	bf00      	nop
 8004c4c:	7fefffff 	.word	0x7fefffff
 8004c50:	080075b0 	.word	0x080075b0
 8004c54:	080075b4 	.word	0x080075b4
 8004c58:	080075bc 	.word	0x080075bc
 8004c5c:	080075b8 	.word	0x080075b8
 8004c60:	080075c0 	.word	0x080075c0
 8004c64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	bfa8      	it	ge
 8004c6c:	461a      	movge	r2, r3
 8004c6e:	2a00      	cmp	r2, #0
 8004c70:	4691      	mov	r9, r2
 8004c72:	dc37      	bgt.n	8004ce4 <_printf_float+0x374>
 8004c74:	f04f 0b00 	mov.w	fp, #0
 8004c78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c7c:	f104 021a 	add.w	r2, r4, #26
 8004c80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c82:	9305      	str	r3, [sp, #20]
 8004c84:	eba3 0309 	sub.w	r3, r3, r9
 8004c88:	455b      	cmp	r3, fp
 8004c8a:	dc33      	bgt.n	8004cf4 <_printf_float+0x384>
 8004c8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c90:	429a      	cmp	r2, r3
 8004c92:	db3b      	blt.n	8004d0c <_printf_float+0x39c>
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	07da      	lsls	r2, r3, #31
 8004c98:	d438      	bmi.n	8004d0c <_printf_float+0x39c>
 8004c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c9c:	9b05      	ldr	r3, [sp, #20]
 8004c9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	eba2 0901 	sub.w	r9, r2, r1
 8004ca6:	4599      	cmp	r9, r3
 8004ca8:	bfa8      	it	ge
 8004caa:	4699      	movge	r9, r3
 8004cac:	f1b9 0f00 	cmp.w	r9, #0
 8004cb0:	dc35      	bgt.n	8004d1e <_printf_float+0x3ae>
 8004cb2:	f04f 0800 	mov.w	r8, #0
 8004cb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cba:	f104 0a1a 	add.w	sl, r4, #26
 8004cbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cc2:	1a9b      	subs	r3, r3, r2
 8004cc4:	eba3 0309 	sub.w	r3, r3, r9
 8004cc8:	4543      	cmp	r3, r8
 8004cca:	f77f af79 	ble.w	8004bc0 <_printf_float+0x250>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	4652      	mov	r2, sl
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4628      	mov	r0, r5
 8004cd6:	47b8      	blx	r7
 8004cd8:	3001      	adds	r0, #1
 8004cda:	f43f aeaa 	beq.w	8004a32 <_printf_float+0xc2>
 8004cde:	f108 0801 	add.w	r8, r8, #1
 8004ce2:	e7ec      	b.n	8004cbe <_printf_float+0x34e>
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	4642      	mov	r2, r8
 8004cea:	4628      	mov	r0, r5
 8004cec:	47b8      	blx	r7
 8004cee:	3001      	adds	r0, #1
 8004cf0:	d1c0      	bne.n	8004c74 <_printf_float+0x304>
 8004cf2:	e69e      	b.n	8004a32 <_printf_float+0xc2>
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	4631      	mov	r1, r6
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	9205      	str	r2, [sp, #20]
 8004cfc:	47b8      	blx	r7
 8004cfe:	3001      	adds	r0, #1
 8004d00:	f43f ae97 	beq.w	8004a32 <_printf_float+0xc2>
 8004d04:	9a05      	ldr	r2, [sp, #20]
 8004d06:	f10b 0b01 	add.w	fp, fp, #1
 8004d0a:	e7b9      	b.n	8004c80 <_printf_float+0x310>
 8004d0c:	ee18 3a10 	vmov	r3, s16
 8004d10:	4652      	mov	r2, sl
 8004d12:	4631      	mov	r1, r6
 8004d14:	4628      	mov	r0, r5
 8004d16:	47b8      	blx	r7
 8004d18:	3001      	adds	r0, #1
 8004d1a:	d1be      	bne.n	8004c9a <_printf_float+0x32a>
 8004d1c:	e689      	b.n	8004a32 <_printf_float+0xc2>
 8004d1e:	9a05      	ldr	r2, [sp, #20]
 8004d20:	464b      	mov	r3, r9
 8004d22:	4442      	add	r2, r8
 8004d24:	4631      	mov	r1, r6
 8004d26:	4628      	mov	r0, r5
 8004d28:	47b8      	blx	r7
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	d1c1      	bne.n	8004cb2 <_printf_float+0x342>
 8004d2e:	e680      	b.n	8004a32 <_printf_float+0xc2>
 8004d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d32:	2a01      	cmp	r2, #1
 8004d34:	dc01      	bgt.n	8004d3a <_printf_float+0x3ca>
 8004d36:	07db      	lsls	r3, r3, #31
 8004d38:	d538      	bpl.n	8004dac <_printf_float+0x43c>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	4642      	mov	r2, r8
 8004d3e:	4631      	mov	r1, r6
 8004d40:	4628      	mov	r0, r5
 8004d42:	47b8      	blx	r7
 8004d44:	3001      	adds	r0, #1
 8004d46:	f43f ae74 	beq.w	8004a32 <_printf_float+0xc2>
 8004d4a:	ee18 3a10 	vmov	r3, s16
 8004d4e:	4652      	mov	r2, sl
 8004d50:	4631      	mov	r1, r6
 8004d52:	4628      	mov	r0, r5
 8004d54:	47b8      	blx	r7
 8004d56:	3001      	adds	r0, #1
 8004d58:	f43f ae6b 	beq.w	8004a32 <_printf_float+0xc2>
 8004d5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d60:	2200      	movs	r2, #0
 8004d62:	2300      	movs	r3, #0
 8004d64:	f7fb feb8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d68:	b9d8      	cbnz	r0, 8004da2 <_printf_float+0x432>
 8004d6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d6c:	f108 0201 	add.w	r2, r8, #1
 8004d70:	3b01      	subs	r3, #1
 8004d72:	4631      	mov	r1, r6
 8004d74:	4628      	mov	r0, r5
 8004d76:	47b8      	blx	r7
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d10e      	bne.n	8004d9a <_printf_float+0x42a>
 8004d7c:	e659      	b.n	8004a32 <_printf_float+0xc2>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4652      	mov	r2, sl
 8004d82:	4631      	mov	r1, r6
 8004d84:	4628      	mov	r0, r5
 8004d86:	47b8      	blx	r7
 8004d88:	3001      	adds	r0, #1
 8004d8a:	f43f ae52 	beq.w	8004a32 <_printf_float+0xc2>
 8004d8e:	f108 0801 	add.w	r8, r8, #1
 8004d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d94:	3b01      	subs	r3, #1
 8004d96:	4543      	cmp	r3, r8
 8004d98:	dcf1      	bgt.n	8004d7e <_printf_float+0x40e>
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004da0:	e6dc      	b.n	8004b5c <_printf_float+0x1ec>
 8004da2:	f04f 0800 	mov.w	r8, #0
 8004da6:	f104 0a1a 	add.w	sl, r4, #26
 8004daa:	e7f2      	b.n	8004d92 <_printf_float+0x422>
 8004dac:	2301      	movs	r3, #1
 8004dae:	4642      	mov	r2, r8
 8004db0:	e7df      	b.n	8004d72 <_printf_float+0x402>
 8004db2:	2301      	movs	r3, #1
 8004db4:	464a      	mov	r2, r9
 8004db6:	4631      	mov	r1, r6
 8004db8:	4628      	mov	r0, r5
 8004dba:	47b8      	blx	r7
 8004dbc:	3001      	adds	r0, #1
 8004dbe:	f43f ae38 	beq.w	8004a32 <_printf_float+0xc2>
 8004dc2:	f108 0801 	add.w	r8, r8, #1
 8004dc6:	68e3      	ldr	r3, [r4, #12]
 8004dc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004dca:	1a5b      	subs	r3, r3, r1
 8004dcc:	4543      	cmp	r3, r8
 8004dce:	dcf0      	bgt.n	8004db2 <_printf_float+0x442>
 8004dd0:	e6fa      	b.n	8004bc8 <_printf_float+0x258>
 8004dd2:	f04f 0800 	mov.w	r8, #0
 8004dd6:	f104 0919 	add.w	r9, r4, #25
 8004dda:	e7f4      	b.n	8004dc6 <_printf_float+0x456>

08004ddc <_printf_common>:
 8004ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de0:	4616      	mov	r6, r2
 8004de2:	4699      	mov	r9, r3
 8004de4:	688a      	ldr	r2, [r1, #8]
 8004de6:	690b      	ldr	r3, [r1, #16]
 8004de8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004dec:	4293      	cmp	r3, r2
 8004dee:	bfb8      	it	lt
 8004df0:	4613      	movlt	r3, r2
 8004df2:	6033      	str	r3, [r6, #0]
 8004df4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004df8:	4607      	mov	r7, r0
 8004dfa:	460c      	mov	r4, r1
 8004dfc:	b10a      	cbz	r2, 8004e02 <_printf_common+0x26>
 8004dfe:	3301      	adds	r3, #1
 8004e00:	6033      	str	r3, [r6, #0]
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	0699      	lsls	r1, r3, #26
 8004e06:	bf42      	ittt	mi
 8004e08:	6833      	ldrmi	r3, [r6, #0]
 8004e0a:	3302      	addmi	r3, #2
 8004e0c:	6033      	strmi	r3, [r6, #0]
 8004e0e:	6825      	ldr	r5, [r4, #0]
 8004e10:	f015 0506 	ands.w	r5, r5, #6
 8004e14:	d106      	bne.n	8004e24 <_printf_common+0x48>
 8004e16:	f104 0a19 	add.w	sl, r4, #25
 8004e1a:	68e3      	ldr	r3, [r4, #12]
 8004e1c:	6832      	ldr	r2, [r6, #0]
 8004e1e:	1a9b      	subs	r3, r3, r2
 8004e20:	42ab      	cmp	r3, r5
 8004e22:	dc26      	bgt.n	8004e72 <_printf_common+0x96>
 8004e24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e28:	1e13      	subs	r3, r2, #0
 8004e2a:	6822      	ldr	r2, [r4, #0]
 8004e2c:	bf18      	it	ne
 8004e2e:	2301      	movne	r3, #1
 8004e30:	0692      	lsls	r2, r2, #26
 8004e32:	d42b      	bmi.n	8004e8c <_printf_common+0xb0>
 8004e34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e38:	4649      	mov	r1, r9
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	47c0      	blx	r8
 8004e3e:	3001      	adds	r0, #1
 8004e40:	d01e      	beq.n	8004e80 <_printf_common+0xa4>
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	68e5      	ldr	r5, [r4, #12]
 8004e46:	6832      	ldr	r2, [r6, #0]
 8004e48:	f003 0306 	and.w	r3, r3, #6
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	bf08      	it	eq
 8004e50:	1aad      	subeq	r5, r5, r2
 8004e52:	68a3      	ldr	r3, [r4, #8]
 8004e54:	6922      	ldr	r2, [r4, #16]
 8004e56:	bf0c      	ite	eq
 8004e58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e5c:	2500      	movne	r5, #0
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	bfc4      	itt	gt
 8004e62:	1a9b      	subgt	r3, r3, r2
 8004e64:	18ed      	addgt	r5, r5, r3
 8004e66:	2600      	movs	r6, #0
 8004e68:	341a      	adds	r4, #26
 8004e6a:	42b5      	cmp	r5, r6
 8004e6c:	d11a      	bne.n	8004ea4 <_printf_common+0xc8>
 8004e6e:	2000      	movs	r0, #0
 8004e70:	e008      	b.n	8004e84 <_printf_common+0xa8>
 8004e72:	2301      	movs	r3, #1
 8004e74:	4652      	mov	r2, sl
 8004e76:	4649      	mov	r1, r9
 8004e78:	4638      	mov	r0, r7
 8004e7a:	47c0      	blx	r8
 8004e7c:	3001      	adds	r0, #1
 8004e7e:	d103      	bne.n	8004e88 <_printf_common+0xac>
 8004e80:	f04f 30ff 	mov.w	r0, #4294967295
 8004e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e88:	3501      	adds	r5, #1
 8004e8a:	e7c6      	b.n	8004e1a <_printf_common+0x3e>
 8004e8c:	18e1      	adds	r1, r4, r3
 8004e8e:	1c5a      	adds	r2, r3, #1
 8004e90:	2030      	movs	r0, #48	; 0x30
 8004e92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e96:	4422      	add	r2, r4
 8004e98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ea0:	3302      	adds	r3, #2
 8004ea2:	e7c7      	b.n	8004e34 <_printf_common+0x58>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	4622      	mov	r2, r4
 8004ea8:	4649      	mov	r1, r9
 8004eaa:	4638      	mov	r0, r7
 8004eac:	47c0      	blx	r8
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d0e6      	beq.n	8004e80 <_printf_common+0xa4>
 8004eb2:	3601      	adds	r6, #1
 8004eb4:	e7d9      	b.n	8004e6a <_printf_common+0x8e>
	...

08004eb8 <_printf_i>:
 8004eb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ebc:	460c      	mov	r4, r1
 8004ebe:	4691      	mov	r9, r2
 8004ec0:	7e27      	ldrb	r7, [r4, #24]
 8004ec2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ec4:	2f78      	cmp	r7, #120	; 0x78
 8004ec6:	4680      	mov	r8, r0
 8004ec8:	469a      	mov	sl, r3
 8004eca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ece:	d807      	bhi.n	8004ee0 <_printf_i+0x28>
 8004ed0:	2f62      	cmp	r7, #98	; 0x62
 8004ed2:	d80a      	bhi.n	8004eea <_printf_i+0x32>
 8004ed4:	2f00      	cmp	r7, #0
 8004ed6:	f000 80d8 	beq.w	800508a <_printf_i+0x1d2>
 8004eda:	2f58      	cmp	r7, #88	; 0x58
 8004edc:	f000 80a3 	beq.w	8005026 <_printf_i+0x16e>
 8004ee0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ee4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ee8:	e03a      	b.n	8004f60 <_printf_i+0xa8>
 8004eea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004eee:	2b15      	cmp	r3, #21
 8004ef0:	d8f6      	bhi.n	8004ee0 <_printf_i+0x28>
 8004ef2:	a001      	add	r0, pc, #4	; (adr r0, 8004ef8 <_printf_i+0x40>)
 8004ef4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ef8:	08004f51 	.word	0x08004f51
 8004efc:	08004f65 	.word	0x08004f65
 8004f00:	08004ee1 	.word	0x08004ee1
 8004f04:	08004ee1 	.word	0x08004ee1
 8004f08:	08004ee1 	.word	0x08004ee1
 8004f0c:	08004ee1 	.word	0x08004ee1
 8004f10:	08004f65 	.word	0x08004f65
 8004f14:	08004ee1 	.word	0x08004ee1
 8004f18:	08004ee1 	.word	0x08004ee1
 8004f1c:	08004ee1 	.word	0x08004ee1
 8004f20:	08004ee1 	.word	0x08004ee1
 8004f24:	08005071 	.word	0x08005071
 8004f28:	08004f95 	.word	0x08004f95
 8004f2c:	08005053 	.word	0x08005053
 8004f30:	08004ee1 	.word	0x08004ee1
 8004f34:	08004ee1 	.word	0x08004ee1
 8004f38:	08005093 	.word	0x08005093
 8004f3c:	08004ee1 	.word	0x08004ee1
 8004f40:	08004f95 	.word	0x08004f95
 8004f44:	08004ee1 	.word	0x08004ee1
 8004f48:	08004ee1 	.word	0x08004ee1
 8004f4c:	0800505b 	.word	0x0800505b
 8004f50:	680b      	ldr	r3, [r1, #0]
 8004f52:	1d1a      	adds	r2, r3, #4
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	600a      	str	r2, [r1, #0]
 8004f58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f60:	2301      	movs	r3, #1
 8004f62:	e0a3      	b.n	80050ac <_printf_i+0x1f4>
 8004f64:	6825      	ldr	r5, [r4, #0]
 8004f66:	6808      	ldr	r0, [r1, #0]
 8004f68:	062e      	lsls	r6, r5, #24
 8004f6a:	f100 0304 	add.w	r3, r0, #4
 8004f6e:	d50a      	bpl.n	8004f86 <_printf_i+0xce>
 8004f70:	6805      	ldr	r5, [r0, #0]
 8004f72:	600b      	str	r3, [r1, #0]
 8004f74:	2d00      	cmp	r5, #0
 8004f76:	da03      	bge.n	8004f80 <_printf_i+0xc8>
 8004f78:	232d      	movs	r3, #45	; 0x2d
 8004f7a:	426d      	negs	r5, r5
 8004f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f80:	485e      	ldr	r0, [pc, #376]	; (80050fc <_printf_i+0x244>)
 8004f82:	230a      	movs	r3, #10
 8004f84:	e019      	b.n	8004fba <_printf_i+0x102>
 8004f86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f8a:	6805      	ldr	r5, [r0, #0]
 8004f8c:	600b      	str	r3, [r1, #0]
 8004f8e:	bf18      	it	ne
 8004f90:	b22d      	sxthne	r5, r5
 8004f92:	e7ef      	b.n	8004f74 <_printf_i+0xbc>
 8004f94:	680b      	ldr	r3, [r1, #0]
 8004f96:	6825      	ldr	r5, [r4, #0]
 8004f98:	1d18      	adds	r0, r3, #4
 8004f9a:	6008      	str	r0, [r1, #0]
 8004f9c:	0628      	lsls	r0, r5, #24
 8004f9e:	d501      	bpl.n	8004fa4 <_printf_i+0xec>
 8004fa0:	681d      	ldr	r5, [r3, #0]
 8004fa2:	e002      	b.n	8004faa <_printf_i+0xf2>
 8004fa4:	0669      	lsls	r1, r5, #25
 8004fa6:	d5fb      	bpl.n	8004fa0 <_printf_i+0xe8>
 8004fa8:	881d      	ldrh	r5, [r3, #0]
 8004faa:	4854      	ldr	r0, [pc, #336]	; (80050fc <_printf_i+0x244>)
 8004fac:	2f6f      	cmp	r7, #111	; 0x6f
 8004fae:	bf0c      	ite	eq
 8004fb0:	2308      	moveq	r3, #8
 8004fb2:	230a      	movne	r3, #10
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fba:	6866      	ldr	r6, [r4, #4]
 8004fbc:	60a6      	str	r6, [r4, #8]
 8004fbe:	2e00      	cmp	r6, #0
 8004fc0:	bfa2      	ittt	ge
 8004fc2:	6821      	ldrge	r1, [r4, #0]
 8004fc4:	f021 0104 	bicge.w	r1, r1, #4
 8004fc8:	6021      	strge	r1, [r4, #0]
 8004fca:	b90d      	cbnz	r5, 8004fd0 <_printf_i+0x118>
 8004fcc:	2e00      	cmp	r6, #0
 8004fce:	d04d      	beq.n	800506c <_printf_i+0x1b4>
 8004fd0:	4616      	mov	r6, r2
 8004fd2:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fd6:	fb03 5711 	mls	r7, r3, r1, r5
 8004fda:	5dc7      	ldrb	r7, [r0, r7]
 8004fdc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fe0:	462f      	mov	r7, r5
 8004fe2:	42bb      	cmp	r3, r7
 8004fe4:	460d      	mov	r5, r1
 8004fe6:	d9f4      	bls.n	8004fd2 <_printf_i+0x11a>
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d10b      	bne.n	8005004 <_printf_i+0x14c>
 8004fec:	6823      	ldr	r3, [r4, #0]
 8004fee:	07df      	lsls	r7, r3, #31
 8004ff0:	d508      	bpl.n	8005004 <_printf_i+0x14c>
 8004ff2:	6923      	ldr	r3, [r4, #16]
 8004ff4:	6861      	ldr	r1, [r4, #4]
 8004ff6:	4299      	cmp	r1, r3
 8004ff8:	bfde      	ittt	le
 8004ffa:	2330      	movle	r3, #48	; 0x30
 8004ffc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005000:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005004:	1b92      	subs	r2, r2, r6
 8005006:	6122      	str	r2, [r4, #16]
 8005008:	f8cd a000 	str.w	sl, [sp]
 800500c:	464b      	mov	r3, r9
 800500e:	aa03      	add	r2, sp, #12
 8005010:	4621      	mov	r1, r4
 8005012:	4640      	mov	r0, r8
 8005014:	f7ff fee2 	bl	8004ddc <_printf_common>
 8005018:	3001      	adds	r0, #1
 800501a:	d14c      	bne.n	80050b6 <_printf_i+0x1fe>
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	b004      	add	sp, #16
 8005022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005026:	4835      	ldr	r0, [pc, #212]	; (80050fc <_printf_i+0x244>)
 8005028:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800502c:	6823      	ldr	r3, [r4, #0]
 800502e:	680e      	ldr	r6, [r1, #0]
 8005030:	061f      	lsls	r7, r3, #24
 8005032:	f856 5b04 	ldr.w	r5, [r6], #4
 8005036:	600e      	str	r6, [r1, #0]
 8005038:	d514      	bpl.n	8005064 <_printf_i+0x1ac>
 800503a:	07d9      	lsls	r1, r3, #31
 800503c:	bf44      	itt	mi
 800503e:	f043 0320 	orrmi.w	r3, r3, #32
 8005042:	6023      	strmi	r3, [r4, #0]
 8005044:	b91d      	cbnz	r5, 800504e <_printf_i+0x196>
 8005046:	6823      	ldr	r3, [r4, #0]
 8005048:	f023 0320 	bic.w	r3, r3, #32
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	2310      	movs	r3, #16
 8005050:	e7b0      	b.n	8004fb4 <_printf_i+0xfc>
 8005052:	6823      	ldr	r3, [r4, #0]
 8005054:	f043 0320 	orr.w	r3, r3, #32
 8005058:	6023      	str	r3, [r4, #0]
 800505a:	2378      	movs	r3, #120	; 0x78
 800505c:	4828      	ldr	r0, [pc, #160]	; (8005100 <_printf_i+0x248>)
 800505e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005062:	e7e3      	b.n	800502c <_printf_i+0x174>
 8005064:	065e      	lsls	r6, r3, #25
 8005066:	bf48      	it	mi
 8005068:	b2ad      	uxthmi	r5, r5
 800506a:	e7e6      	b.n	800503a <_printf_i+0x182>
 800506c:	4616      	mov	r6, r2
 800506e:	e7bb      	b.n	8004fe8 <_printf_i+0x130>
 8005070:	680b      	ldr	r3, [r1, #0]
 8005072:	6826      	ldr	r6, [r4, #0]
 8005074:	6960      	ldr	r0, [r4, #20]
 8005076:	1d1d      	adds	r5, r3, #4
 8005078:	600d      	str	r5, [r1, #0]
 800507a:	0635      	lsls	r5, r6, #24
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	d501      	bpl.n	8005084 <_printf_i+0x1cc>
 8005080:	6018      	str	r0, [r3, #0]
 8005082:	e002      	b.n	800508a <_printf_i+0x1d2>
 8005084:	0671      	lsls	r1, r6, #25
 8005086:	d5fb      	bpl.n	8005080 <_printf_i+0x1c8>
 8005088:	8018      	strh	r0, [r3, #0]
 800508a:	2300      	movs	r3, #0
 800508c:	6123      	str	r3, [r4, #16]
 800508e:	4616      	mov	r6, r2
 8005090:	e7ba      	b.n	8005008 <_printf_i+0x150>
 8005092:	680b      	ldr	r3, [r1, #0]
 8005094:	1d1a      	adds	r2, r3, #4
 8005096:	600a      	str	r2, [r1, #0]
 8005098:	681e      	ldr	r6, [r3, #0]
 800509a:	6862      	ldr	r2, [r4, #4]
 800509c:	2100      	movs	r1, #0
 800509e:	4630      	mov	r0, r6
 80050a0:	f7fb f8a6 	bl	80001f0 <memchr>
 80050a4:	b108      	cbz	r0, 80050aa <_printf_i+0x1f2>
 80050a6:	1b80      	subs	r0, r0, r6
 80050a8:	6060      	str	r0, [r4, #4]
 80050aa:	6863      	ldr	r3, [r4, #4]
 80050ac:	6123      	str	r3, [r4, #16]
 80050ae:	2300      	movs	r3, #0
 80050b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050b4:	e7a8      	b.n	8005008 <_printf_i+0x150>
 80050b6:	6923      	ldr	r3, [r4, #16]
 80050b8:	4632      	mov	r2, r6
 80050ba:	4649      	mov	r1, r9
 80050bc:	4640      	mov	r0, r8
 80050be:	47d0      	blx	sl
 80050c0:	3001      	adds	r0, #1
 80050c2:	d0ab      	beq.n	800501c <_printf_i+0x164>
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	079b      	lsls	r3, r3, #30
 80050c8:	d413      	bmi.n	80050f2 <_printf_i+0x23a>
 80050ca:	68e0      	ldr	r0, [r4, #12]
 80050cc:	9b03      	ldr	r3, [sp, #12]
 80050ce:	4298      	cmp	r0, r3
 80050d0:	bfb8      	it	lt
 80050d2:	4618      	movlt	r0, r3
 80050d4:	e7a4      	b.n	8005020 <_printf_i+0x168>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4632      	mov	r2, r6
 80050da:	4649      	mov	r1, r9
 80050dc:	4640      	mov	r0, r8
 80050de:	47d0      	blx	sl
 80050e0:	3001      	adds	r0, #1
 80050e2:	d09b      	beq.n	800501c <_printf_i+0x164>
 80050e4:	3501      	adds	r5, #1
 80050e6:	68e3      	ldr	r3, [r4, #12]
 80050e8:	9903      	ldr	r1, [sp, #12]
 80050ea:	1a5b      	subs	r3, r3, r1
 80050ec:	42ab      	cmp	r3, r5
 80050ee:	dcf2      	bgt.n	80050d6 <_printf_i+0x21e>
 80050f0:	e7eb      	b.n	80050ca <_printf_i+0x212>
 80050f2:	2500      	movs	r5, #0
 80050f4:	f104 0619 	add.w	r6, r4, #25
 80050f8:	e7f5      	b.n	80050e6 <_printf_i+0x22e>
 80050fa:	bf00      	nop
 80050fc:	080075c2 	.word	0x080075c2
 8005100:	080075d3 	.word	0x080075d3

08005104 <siprintf>:
 8005104:	b40e      	push	{r1, r2, r3}
 8005106:	b500      	push	{lr}
 8005108:	b09c      	sub	sp, #112	; 0x70
 800510a:	ab1d      	add	r3, sp, #116	; 0x74
 800510c:	9002      	str	r0, [sp, #8]
 800510e:	9006      	str	r0, [sp, #24]
 8005110:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005114:	4809      	ldr	r0, [pc, #36]	; (800513c <siprintf+0x38>)
 8005116:	9107      	str	r1, [sp, #28]
 8005118:	9104      	str	r1, [sp, #16]
 800511a:	4909      	ldr	r1, [pc, #36]	; (8005140 <siprintf+0x3c>)
 800511c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005120:	9105      	str	r1, [sp, #20]
 8005122:	6800      	ldr	r0, [r0, #0]
 8005124:	9301      	str	r3, [sp, #4]
 8005126:	a902      	add	r1, sp, #8
 8005128:	f001 fb34 	bl	8006794 <_svfiprintf_r>
 800512c:	9b02      	ldr	r3, [sp, #8]
 800512e:	2200      	movs	r2, #0
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	b01c      	add	sp, #112	; 0x70
 8005134:	f85d eb04 	ldr.w	lr, [sp], #4
 8005138:	b003      	add	sp, #12
 800513a:	4770      	bx	lr
 800513c:	2000000c 	.word	0x2000000c
 8005140:	ffff0208 	.word	0xffff0208

08005144 <quorem>:
 8005144:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005148:	6903      	ldr	r3, [r0, #16]
 800514a:	690c      	ldr	r4, [r1, #16]
 800514c:	42a3      	cmp	r3, r4
 800514e:	4607      	mov	r7, r0
 8005150:	f2c0 8081 	blt.w	8005256 <quorem+0x112>
 8005154:	3c01      	subs	r4, #1
 8005156:	f101 0814 	add.w	r8, r1, #20
 800515a:	f100 0514 	add.w	r5, r0, #20
 800515e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005162:	9301      	str	r3, [sp, #4]
 8005164:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005168:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800516c:	3301      	adds	r3, #1
 800516e:	429a      	cmp	r2, r3
 8005170:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005174:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005178:	fbb2 f6f3 	udiv	r6, r2, r3
 800517c:	d331      	bcc.n	80051e2 <quorem+0x9e>
 800517e:	f04f 0e00 	mov.w	lr, #0
 8005182:	4640      	mov	r0, r8
 8005184:	46ac      	mov	ip, r5
 8005186:	46f2      	mov	sl, lr
 8005188:	f850 2b04 	ldr.w	r2, [r0], #4
 800518c:	b293      	uxth	r3, r2
 800518e:	fb06 e303 	mla	r3, r6, r3, lr
 8005192:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005196:	b29b      	uxth	r3, r3
 8005198:	ebaa 0303 	sub.w	r3, sl, r3
 800519c:	0c12      	lsrs	r2, r2, #16
 800519e:	f8dc a000 	ldr.w	sl, [ip]
 80051a2:	fb06 e202 	mla	r2, r6, r2, lr
 80051a6:	fa13 f38a 	uxtah	r3, r3, sl
 80051aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80051ae:	fa1f fa82 	uxth.w	sl, r2
 80051b2:	f8dc 2000 	ldr.w	r2, [ip]
 80051b6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80051ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051be:	b29b      	uxth	r3, r3
 80051c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051c4:	4581      	cmp	r9, r0
 80051c6:	f84c 3b04 	str.w	r3, [ip], #4
 80051ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80051ce:	d2db      	bcs.n	8005188 <quorem+0x44>
 80051d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80051d4:	b92b      	cbnz	r3, 80051e2 <quorem+0x9e>
 80051d6:	9b01      	ldr	r3, [sp, #4]
 80051d8:	3b04      	subs	r3, #4
 80051da:	429d      	cmp	r5, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	d32e      	bcc.n	800523e <quorem+0xfa>
 80051e0:	613c      	str	r4, [r7, #16]
 80051e2:	4638      	mov	r0, r7
 80051e4:	f001 f8c0 	bl	8006368 <__mcmp>
 80051e8:	2800      	cmp	r0, #0
 80051ea:	db24      	blt.n	8005236 <quorem+0xf2>
 80051ec:	3601      	adds	r6, #1
 80051ee:	4628      	mov	r0, r5
 80051f0:	f04f 0c00 	mov.w	ip, #0
 80051f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80051f8:	f8d0 e000 	ldr.w	lr, [r0]
 80051fc:	b293      	uxth	r3, r2
 80051fe:	ebac 0303 	sub.w	r3, ip, r3
 8005202:	0c12      	lsrs	r2, r2, #16
 8005204:	fa13 f38e 	uxtah	r3, r3, lr
 8005208:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800520c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005210:	b29b      	uxth	r3, r3
 8005212:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005216:	45c1      	cmp	r9, r8
 8005218:	f840 3b04 	str.w	r3, [r0], #4
 800521c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005220:	d2e8      	bcs.n	80051f4 <quorem+0xb0>
 8005222:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005226:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800522a:	b922      	cbnz	r2, 8005236 <quorem+0xf2>
 800522c:	3b04      	subs	r3, #4
 800522e:	429d      	cmp	r5, r3
 8005230:	461a      	mov	r2, r3
 8005232:	d30a      	bcc.n	800524a <quorem+0x106>
 8005234:	613c      	str	r4, [r7, #16]
 8005236:	4630      	mov	r0, r6
 8005238:	b003      	add	sp, #12
 800523a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800523e:	6812      	ldr	r2, [r2, #0]
 8005240:	3b04      	subs	r3, #4
 8005242:	2a00      	cmp	r2, #0
 8005244:	d1cc      	bne.n	80051e0 <quorem+0x9c>
 8005246:	3c01      	subs	r4, #1
 8005248:	e7c7      	b.n	80051da <quorem+0x96>
 800524a:	6812      	ldr	r2, [r2, #0]
 800524c:	3b04      	subs	r3, #4
 800524e:	2a00      	cmp	r2, #0
 8005250:	d1f0      	bne.n	8005234 <quorem+0xf0>
 8005252:	3c01      	subs	r4, #1
 8005254:	e7eb      	b.n	800522e <quorem+0xea>
 8005256:	2000      	movs	r0, #0
 8005258:	e7ee      	b.n	8005238 <quorem+0xf4>
 800525a:	0000      	movs	r0, r0
 800525c:	0000      	movs	r0, r0
	...

08005260 <_dtoa_r>:
 8005260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005264:	ed2d 8b02 	vpush	{d8}
 8005268:	ec57 6b10 	vmov	r6, r7, d0
 800526c:	b095      	sub	sp, #84	; 0x54
 800526e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005270:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005274:	9105      	str	r1, [sp, #20]
 8005276:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800527a:	4604      	mov	r4, r0
 800527c:	9209      	str	r2, [sp, #36]	; 0x24
 800527e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005280:	b975      	cbnz	r5, 80052a0 <_dtoa_r+0x40>
 8005282:	2010      	movs	r0, #16
 8005284:	f000 fddc 	bl	8005e40 <malloc>
 8005288:	4602      	mov	r2, r0
 800528a:	6260      	str	r0, [r4, #36]	; 0x24
 800528c:	b920      	cbnz	r0, 8005298 <_dtoa_r+0x38>
 800528e:	4bb2      	ldr	r3, [pc, #712]	; (8005558 <_dtoa_r+0x2f8>)
 8005290:	21ea      	movs	r1, #234	; 0xea
 8005292:	48b2      	ldr	r0, [pc, #712]	; (800555c <_dtoa_r+0x2fc>)
 8005294:	f001 fb8e 	bl	80069b4 <__assert_func>
 8005298:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800529c:	6005      	str	r5, [r0, #0]
 800529e:	60c5      	str	r5, [r0, #12]
 80052a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052a2:	6819      	ldr	r1, [r3, #0]
 80052a4:	b151      	cbz	r1, 80052bc <_dtoa_r+0x5c>
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	604a      	str	r2, [r1, #4]
 80052aa:	2301      	movs	r3, #1
 80052ac:	4093      	lsls	r3, r2
 80052ae:	608b      	str	r3, [r1, #8]
 80052b0:	4620      	mov	r0, r4
 80052b2:	f000 fe1b 	bl	8005eec <_Bfree>
 80052b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052b8:	2200      	movs	r2, #0
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	1e3b      	subs	r3, r7, #0
 80052be:	bfb9      	ittee	lt
 80052c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80052c4:	9303      	strlt	r3, [sp, #12]
 80052c6:	2300      	movge	r3, #0
 80052c8:	f8c8 3000 	strge.w	r3, [r8]
 80052cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80052d0:	4ba3      	ldr	r3, [pc, #652]	; (8005560 <_dtoa_r+0x300>)
 80052d2:	bfbc      	itt	lt
 80052d4:	2201      	movlt	r2, #1
 80052d6:	f8c8 2000 	strlt.w	r2, [r8]
 80052da:	ea33 0309 	bics.w	r3, r3, r9
 80052de:	d11b      	bne.n	8005318 <_dtoa_r+0xb8>
 80052e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80052e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80052e6:	6013      	str	r3, [r2, #0]
 80052e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80052ec:	4333      	orrs	r3, r6
 80052ee:	f000 857a 	beq.w	8005de6 <_dtoa_r+0xb86>
 80052f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052f4:	b963      	cbnz	r3, 8005310 <_dtoa_r+0xb0>
 80052f6:	4b9b      	ldr	r3, [pc, #620]	; (8005564 <_dtoa_r+0x304>)
 80052f8:	e024      	b.n	8005344 <_dtoa_r+0xe4>
 80052fa:	4b9b      	ldr	r3, [pc, #620]	; (8005568 <_dtoa_r+0x308>)
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	3308      	adds	r3, #8
 8005300:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005302:	6013      	str	r3, [r2, #0]
 8005304:	9800      	ldr	r0, [sp, #0]
 8005306:	b015      	add	sp, #84	; 0x54
 8005308:	ecbd 8b02 	vpop	{d8}
 800530c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005310:	4b94      	ldr	r3, [pc, #592]	; (8005564 <_dtoa_r+0x304>)
 8005312:	9300      	str	r3, [sp, #0]
 8005314:	3303      	adds	r3, #3
 8005316:	e7f3      	b.n	8005300 <_dtoa_r+0xa0>
 8005318:	ed9d 7b02 	vldr	d7, [sp, #8]
 800531c:	2200      	movs	r2, #0
 800531e:	ec51 0b17 	vmov	r0, r1, d7
 8005322:	2300      	movs	r3, #0
 8005324:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005328:	f7fb fbd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800532c:	4680      	mov	r8, r0
 800532e:	b158      	cbz	r0, 8005348 <_dtoa_r+0xe8>
 8005330:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005332:	2301      	movs	r3, #1
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8551 	beq.w	8005de0 <_dtoa_r+0xb80>
 800533e:	488b      	ldr	r0, [pc, #556]	; (800556c <_dtoa_r+0x30c>)
 8005340:	6018      	str	r0, [r3, #0]
 8005342:	1e43      	subs	r3, r0, #1
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	e7dd      	b.n	8005304 <_dtoa_r+0xa4>
 8005348:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800534c:	aa12      	add	r2, sp, #72	; 0x48
 800534e:	a913      	add	r1, sp, #76	; 0x4c
 8005350:	4620      	mov	r0, r4
 8005352:	f001 f8ad 	bl	80064b0 <__d2b>
 8005356:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800535a:	4683      	mov	fp, r0
 800535c:	2d00      	cmp	r5, #0
 800535e:	d07c      	beq.n	800545a <_dtoa_r+0x1fa>
 8005360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005362:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005366:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800536a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800536e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005372:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005376:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800537a:	4b7d      	ldr	r3, [pc, #500]	; (8005570 <_dtoa_r+0x310>)
 800537c:	2200      	movs	r2, #0
 800537e:	4630      	mov	r0, r6
 8005380:	4639      	mov	r1, r7
 8005382:	f7fa ff89 	bl	8000298 <__aeabi_dsub>
 8005386:	a36e      	add	r3, pc, #440	; (adr r3, 8005540 <_dtoa_r+0x2e0>)
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f7fb f93c 	bl	8000608 <__aeabi_dmul>
 8005390:	a36d      	add	r3, pc, #436	; (adr r3, 8005548 <_dtoa_r+0x2e8>)
 8005392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005396:	f7fa ff81 	bl	800029c <__adddf3>
 800539a:	4606      	mov	r6, r0
 800539c:	4628      	mov	r0, r5
 800539e:	460f      	mov	r7, r1
 80053a0:	f7fb f8c8 	bl	8000534 <__aeabi_i2d>
 80053a4:	a36a      	add	r3, pc, #424	; (adr r3, 8005550 <_dtoa_r+0x2f0>)
 80053a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053aa:	f7fb f92d 	bl	8000608 <__aeabi_dmul>
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	4630      	mov	r0, r6
 80053b4:	4639      	mov	r1, r7
 80053b6:	f7fa ff71 	bl	800029c <__adddf3>
 80053ba:	4606      	mov	r6, r0
 80053bc:	460f      	mov	r7, r1
 80053be:	f7fb fbd3 	bl	8000b68 <__aeabi_d2iz>
 80053c2:	2200      	movs	r2, #0
 80053c4:	4682      	mov	sl, r0
 80053c6:	2300      	movs	r3, #0
 80053c8:	4630      	mov	r0, r6
 80053ca:	4639      	mov	r1, r7
 80053cc:	f7fb fb8e 	bl	8000aec <__aeabi_dcmplt>
 80053d0:	b148      	cbz	r0, 80053e6 <_dtoa_r+0x186>
 80053d2:	4650      	mov	r0, sl
 80053d4:	f7fb f8ae 	bl	8000534 <__aeabi_i2d>
 80053d8:	4632      	mov	r2, r6
 80053da:	463b      	mov	r3, r7
 80053dc:	f7fb fb7c 	bl	8000ad8 <__aeabi_dcmpeq>
 80053e0:	b908      	cbnz	r0, 80053e6 <_dtoa_r+0x186>
 80053e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053e6:	f1ba 0f16 	cmp.w	sl, #22
 80053ea:	d854      	bhi.n	8005496 <_dtoa_r+0x236>
 80053ec:	4b61      	ldr	r3, [pc, #388]	; (8005574 <_dtoa_r+0x314>)
 80053ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80053f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80053fa:	f7fb fb77 	bl	8000aec <__aeabi_dcmplt>
 80053fe:	2800      	cmp	r0, #0
 8005400:	d04b      	beq.n	800549a <_dtoa_r+0x23a>
 8005402:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005406:	2300      	movs	r3, #0
 8005408:	930e      	str	r3, [sp, #56]	; 0x38
 800540a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800540c:	1b5d      	subs	r5, r3, r5
 800540e:	1e6b      	subs	r3, r5, #1
 8005410:	9304      	str	r3, [sp, #16]
 8005412:	bf43      	ittte	mi
 8005414:	2300      	movmi	r3, #0
 8005416:	f1c5 0801 	rsbmi	r8, r5, #1
 800541a:	9304      	strmi	r3, [sp, #16]
 800541c:	f04f 0800 	movpl.w	r8, #0
 8005420:	f1ba 0f00 	cmp.w	sl, #0
 8005424:	db3b      	blt.n	800549e <_dtoa_r+0x23e>
 8005426:	9b04      	ldr	r3, [sp, #16]
 8005428:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800542c:	4453      	add	r3, sl
 800542e:	9304      	str	r3, [sp, #16]
 8005430:	2300      	movs	r3, #0
 8005432:	9306      	str	r3, [sp, #24]
 8005434:	9b05      	ldr	r3, [sp, #20]
 8005436:	2b09      	cmp	r3, #9
 8005438:	d869      	bhi.n	800550e <_dtoa_r+0x2ae>
 800543a:	2b05      	cmp	r3, #5
 800543c:	bfc4      	itt	gt
 800543e:	3b04      	subgt	r3, #4
 8005440:	9305      	strgt	r3, [sp, #20]
 8005442:	9b05      	ldr	r3, [sp, #20]
 8005444:	f1a3 0302 	sub.w	r3, r3, #2
 8005448:	bfcc      	ite	gt
 800544a:	2500      	movgt	r5, #0
 800544c:	2501      	movle	r5, #1
 800544e:	2b03      	cmp	r3, #3
 8005450:	d869      	bhi.n	8005526 <_dtoa_r+0x2c6>
 8005452:	e8df f003 	tbb	[pc, r3]
 8005456:	4e2c      	.short	0x4e2c
 8005458:	5a4c      	.short	0x5a4c
 800545a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800545e:	441d      	add	r5, r3
 8005460:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005464:	2b20      	cmp	r3, #32
 8005466:	bfc1      	itttt	gt
 8005468:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800546c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005470:	fa09 f303 	lslgt.w	r3, r9, r3
 8005474:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005478:	bfda      	itte	le
 800547a:	f1c3 0320 	rsble	r3, r3, #32
 800547e:	fa06 f003 	lslle.w	r0, r6, r3
 8005482:	4318      	orrgt	r0, r3
 8005484:	f7fb f846 	bl	8000514 <__aeabi_ui2d>
 8005488:	2301      	movs	r3, #1
 800548a:	4606      	mov	r6, r0
 800548c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005490:	3d01      	subs	r5, #1
 8005492:	9310      	str	r3, [sp, #64]	; 0x40
 8005494:	e771      	b.n	800537a <_dtoa_r+0x11a>
 8005496:	2301      	movs	r3, #1
 8005498:	e7b6      	b.n	8005408 <_dtoa_r+0x1a8>
 800549a:	900e      	str	r0, [sp, #56]	; 0x38
 800549c:	e7b5      	b.n	800540a <_dtoa_r+0x1aa>
 800549e:	f1ca 0300 	rsb	r3, sl, #0
 80054a2:	9306      	str	r3, [sp, #24]
 80054a4:	2300      	movs	r3, #0
 80054a6:	eba8 080a 	sub.w	r8, r8, sl
 80054aa:	930d      	str	r3, [sp, #52]	; 0x34
 80054ac:	e7c2      	b.n	8005434 <_dtoa_r+0x1d4>
 80054ae:	2300      	movs	r3, #0
 80054b0:	9308      	str	r3, [sp, #32]
 80054b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	dc39      	bgt.n	800552c <_dtoa_r+0x2cc>
 80054b8:	f04f 0901 	mov.w	r9, #1
 80054bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80054c0:	464b      	mov	r3, r9
 80054c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80054c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80054c8:	2200      	movs	r2, #0
 80054ca:	6042      	str	r2, [r0, #4]
 80054cc:	2204      	movs	r2, #4
 80054ce:	f102 0614 	add.w	r6, r2, #20
 80054d2:	429e      	cmp	r6, r3
 80054d4:	6841      	ldr	r1, [r0, #4]
 80054d6:	d92f      	bls.n	8005538 <_dtoa_r+0x2d8>
 80054d8:	4620      	mov	r0, r4
 80054da:	f000 fcc7 	bl	8005e6c <_Balloc>
 80054de:	9000      	str	r0, [sp, #0]
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d14b      	bne.n	800557c <_dtoa_r+0x31c>
 80054e4:	4b24      	ldr	r3, [pc, #144]	; (8005578 <_dtoa_r+0x318>)
 80054e6:	4602      	mov	r2, r0
 80054e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80054ec:	e6d1      	b.n	8005292 <_dtoa_r+0x32>
 80054ee:	2301      	movs	r3, #1
 80054f0:	e7de      	b.n	80054b0 <_dtoa_r+0x250>
 80054f2:	2300      	movs	r3, #0
 80054f4:	9308      	str	r3, [sp, #32]
 80054f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054f8:	eb0a 0903 	add.w	r9, sl, r3
 80054fc:	f109 0301 	add.w	r3, r9, #1
 8005500:	2b01      	cmp	r3, #1
 8005502:	9301      	str	r3, [sp, #4]
 8005504:	bfb8      	it	lt
 8005506:	2301      	movlt	r3, #1
 8005508:	e7dd      	b.n	80054c6 <_dtoa_r+0x266>
 800550a:	2301      	movs	r3, #1
 800550c:	e7f2      	b.n	80054f4 <_dtoa_r+0x294>
 800550e:	2501      	movs	r5, #1
 8005510:	2300      	movs	r3, #0
 8005512:	9305      	str	r3, [sp, #20]
 8005514:	9508      	str	r5, [sp, #32]
 8005516:	f04f 39ff 	mov.w	r9, #4294967295
 800551a:	2200      	movs	r2, #0
 800551c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005520:	2312      	movs	r3, #18
 8005522:	9209      	str	r2, [sp, #36]	; 0x24
 8005524:	e7cf      	b.n	80054c6 <_dtoa_r+0x266>
 8005526:	2301      	movs	r3, #1
 8005528:	9308      	str	r3, [sp, #32]
 800552a:	e7f4      	b.n	8005516 <_dtoa_r+0x2b6>
 800552c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005530:	f8cd 9004 	str.w	r9, [sp, #4]
 8005534:	464b      	mov	r3, r9
 8005536:	e7c6      	b.n	80054c6 <_dtoa_r+0x266>
 8005538:	3101      	adds	r1, #1
 800553a:	6041      	str	r1, [r0, #4]
 800553c:	0052      	lsls	r2, r2, #1
 800553e:	e7c6      	b.n	80054ce <_dtoa_r+0x26e>
 8005540:	636f4361 	.word	0x636f4361
 8005544:	3fd287a7 	.word	0x3fd287a7
 8005548:	8b60c8b3 	.word	0x8b60c8b3
 800554c:	3fc68a28 	.word	0x3fc68a28
 8005550:	509f79fb 	.word	0x509f79fb
 8005554:	3fd34413 	.word	0x3fd34413
 8005558:	080075f1 	.word	0x080075f1
 800555c:	08007608 	.word	0x08007608
 8005560:	7ff00000 	.word	0x7ff00000
 8005564:	080075ed 	.word	0x080075ed
 8005568:	080075e4 	.word	0x080075e4
 800556c:	080075c1 	.word	0x080075c1
 8005570:	3ff80000 	.word	0x3ff80000
 8005574:	08007700 	.word	0x08007700
 8005578:	08007667 	.word	0x08007667
 800557c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800557e:	9a00      	ldr	r2, [sp, #0]
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	9b01      	ldr	r3, [sp, #4]
 8005584:	2b0e      	cmp	r3, #14
 8005586:	f200 80ad 	bhi.w	80056e4 <_dtoa_r+0x484>
 800558a:	2d00      	cmp	r5, #0
 800558c:	f000 80aa 	beq.w	80056e4 <_dtoa_r+0x484>
 8005590:	f1ba 0f00 	cmp.w	sl, #0
 8005594:	dd36      	ble.n	8005604 <_dtoa_r+0x3a4>
 8005596:	4ac3      	ldr	r2, [pc, #780]	; (80058a4 <_dtoa_r+0x644>)
 8005598:	f00a 030f 	and.w	r3, sl, #15
 800559c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055a0:	ed93 7b00 	vldr	d7, [r3]
 80055a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80055a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80055ac:	eeb0 8a47 	vmov.f32	s16, s14
 80055b0:	eef0 8a67 	vmov.f32	s17, s15
 80055b4:	d016      	beq.n	80055e4 <_dtoa_r+0x384>
 80055b6:	4bbc      	ldr	r3, [pc, #752]	; (80058a8 <_dtoa_r+0x648>)
 80055b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80055bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055c0:	f7fb f94c 	bl	800085c <__aeabi_ddiv>
 80055c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055c8:	f007 070f 	and.w	r7, r7, #15
 80055cc:	2503      	movs	r5, #3
 80055ce:	4eb6      	ldr	r6, [pc, #728]	; (80058a8 <_dtoa_r+0x648>)
 80055d0:	b957      	cbnz	r7, 80055e8 <_dtoa_r+0x388>
 80055d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055d6:	ec53 2b18 	vmov	r2, r3, d8
 80055da:	f7fb f93f 	bl	800085c <__aeabi_ddiv>
 80055de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055e2:	e029      	b.n	8005638 <_dtoa_r+0x3d8>
 80055e4:	2502      	movs	r5, #2
 80055e6:	e7f2      	b.n	80055ce <_dtoa_r+0x36e>
 80055e8:	07f9      	lsls	r1, r7, #31
 80055ea:	d508      	bpl.n	80055fe <_dtoa_r+0x39e>
 80055ec:	ec51 0b18 	vmov	r0, r1, d8
 80055f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055f4:	f7fb f808 	bl	8000608 <__aeabi_dmul>
 80055f8:	ec41 0b18 	vmov	d8, r0, r1
 80055fc:	3501      	adds	r5, #1
 80055fe:	107f      	asrs	r7, r7, #1
 8005600:	3608      	adds	r6, #8
 8005602:	e7e5      	b.n	80055d0 <_dtoa_r+0x370>
 8005604:	f000 80a6 	beq.w	8005754 <_dtoa_r+0x4f4>
 8005608:	f1ca 0600 	rsb	r6, sl, #0
 800560c:	4ba5      	ldr	r3, [pc, #660]	; (80058a4 <_dtoa_r+0x644>)
 800560e:	4fa6      	ldr	r7, [pc, #664]	; (80058a8 <_dtoa_r+0x648>)
 8005610:	f006 020f 	and.w	r2, r6, #15
 8005614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005620:	f7fa fff2 	bl	8000608 <__aeabi_dmul>
 8005624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005628:	1136      	asrs	r6, r6, #4
 800562a:	2300      	movs	r3, #0
 800562c:	2502      	movs	r5, #2
 800562e:	2e00      	cmp	r6, #0
 8005630:	f040 8085 	bne.w	800573e <_dtoa_r+0x4de>
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1d2      	bne.n	80055de <_dtoa_r+0x37e>
 8005638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 808c 	beq.w	8005758 <_dtoa_r+0x4f8>
 8005640:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005644:	4b99      	ldr	r3, [pc, #612]	; (80058ac <_dtoa_r+0x64c>)
 8005646:	2200      	movs	r2, #0
 8005648:	4630      	mov	r0, r6
 800564a:	4639      	mov	r1, r7
 800564c:	f7fb fa4e 	bl	8000aec <__aeabi_dcmplt>
 8005650:	2800      	cmp	r0, #0
 8005652:	f000 8081 	beq.w	8005758 <_dtoa_r+0x4f8>
 8005656:	9b01      	ldr	r3, [sp, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d07d      	beq.n	8005758 <_dtoa_r+0x4f8>
 800565c:	f1b9 0f00 	cmp.w	r9, #0
 8005660:	dd3c      	ble.n	80056dc <_dtoa_r+0x47c>
 8005662:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005666:	9307      	str	r3, [sp, #28]
 8005668:	2200      	movs	r2, #0
 800566a:	4b91      	ldr	r3, [pc, #580]	; (80058b0 <_dtoa_r+0x650>)
 800566c:	4630      	mov	r0, r6
 800566e:	4639      	mov	r1, r7
 8005670:	f7fa ffca 	bl	8000608 <__aeabi_dmul>
 8005674:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005678:	3501      	adds	r5, #1
 800567a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800567e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005682:	4628      	mov	r0, r5
 8005684:	f7fa ff56 	bl	8000534 <__aeabi_i2d>
 8005688:	4632      	mov	r2, r6
 800568a:	463b      	mov	r3, r7
 800568c:	f7fa ffbc 	bl	8000608 <__aeabi_dmul>
 8005690:	4b88      	ldr	r3, [pc, #544]	; (80058b4 <_dtoa_r+0x654>)
 8005692:	2200      	movs	r2, #0
 8005694:	f7fa fe02 	bl	800029c <__adddf3>
 8005698:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800569c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056a0:	9303      	str	r3, [sp, #12]
 80056a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d15c      	bne.n	8005762 <_dtoa_r+0x502>
 80056a8:	4b83      	ldr	r3, [pc, #524]	; (80058b8 <_dtoa_r+0x658>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	4630      	mov	r0, r6
 80056ae:	4639      	mov	r1, r7
 80056b0:	f7fa fdf2 	bl	8000298 <__aeabi_dsub>
 80056b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80056b8:	4606      	mov	r6, r0
 80056ba:	460f      	mov	r7, r1
 80056bc:	f7fb fa34 	bl	8000b28 <__aeabi_dcmpgt>
 80056c0:	2800      	cmp	r0, #0
 80056c2:	f040 8296 	bne.w	8005bf2 <_dtoa_r+0x992>
 80056c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80056ca:	4630      	mov	r0, r6
 80056cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80056d0:	4639      	mov	r1, r7
 80056d2:	f7fb fa0b 	bl	8000aec <__aeabi_dcmplt>
 80056d6:	2800      	cmp	r0, #0
 80056d8:	f040 8288 	bne.w	8005bec <_dtoa_r+0x98c>
 80056dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80056e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80056e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f2c0 8158 	blt.w	800599c <_dtoa_r+0x73c>
 80056ec:	f1ba 0f0e 	cmp.w	sl, #14
 80056f0:	f300 8154 	bgt.w	800599c <_dtoa_r+0x73c>
 80056f4:	4b6b      	ldr	r3, [pc, #428]	; (80058a4 <_dtoa_r+0x644>)
 80056f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80056fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80056fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005700:	2b00      	cmp	r3, #0
 8005702:	f280 80e3 	bge.w	80058cc <_dtoa_r+0x66c>
 8005706:	9b01      	ldr	r3, [sp, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	f300 80df 	bgt.w	80058cc <_dtoa_r+0x66c>
 800570e:	f040 826d 	bne.w	8005bec <_dtoa_r+0x98c>
 8005712:	4b69      	ldr	r3, [pc, #420]	; (80058b8 <_dtoa_r+0x658>)
 8005714:	2200      	movs	r2, #0
 8005716:	4640      	mov	r0, r8
 8005718:	4649      	mov	r1, r9
 800571a:	f7fa ff75 	bl	8000608 <__aeabi_dmul>
 800571e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005722:	f7fb f9f7 	bl	8000b14 <__aeabi_dcmpge>
 8005726:	9e01      	ldr	r6, [sp, #4]
 8005728:	4637      	mov	r7, r6
 800572a:	2800      	cmp	r0, #0
 800572c:	f040 8243 	bne.w	8005bb6 <_dtoa_r+0x956>
 8005730:	9d00      	ldr	r5, [sp, #0]
 8005732:	2331      	movs	r3, #49	; 0x31
 8005734:	f805 3b01 	strb.w	r3, [r5], #1
 8005738:	f10a 0a01 	add.w	sl, sl, #1
 800573c:	e23f      	b.n	8005bbe <_dtoa_r+0x95e>
 800573e:	07f2      	lsls	r2, r6, #31
 8005740:	d505      	bpl.n	800574e <_dtoa_r+0x4ee>
 8005742:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005746:	f7fa ff5f 	bl	8000608 <__aeabi_dmul>
 800574a:	3501      	adds	r5, #1
 800574c:	2301      	movs	r3, #1
 800574e:	1076      	asrs	r6, r6, #1
 8005750:	3708      	adds	r7, #8
 8005752:	e76c      	b.n	800562e <_dtoa_r+0x3ce>
 8005754:	2502      	movs	r5, #2
 8005756:	e76f      	b.n	8005638 <_dtoa_r+0x3d8>
 8005758:	9b01      	ldr	r3, [sp, #4]
 800575a:	f8cd a01c 	str.w	sl, [sp, #28]
 800575e:	930c      	str	r3, [sp, #48]	; 0x30
 8005760:	e78d      	b.n	800567e <_dtoa_r+0x41e>
 8005762:	9900      	ldr	r1, [sp, #0]
 8005764:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005768:	4b4e      	ldr	r3, [pc, #312]	; (80058a4 <_dtoa_r+0x644>)
 800576a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800576e:	4401      	add	r1, r0
 8005770:	9102      	str	r1, [sp, #8]
 8005772:	9908      	ldr	r1, [sp, #32]
 8005774:	eeb0 8a47 	vmov.f32	s16, s14
 8005778:	eef0 8a67 	vmov.f32	s17, s15
 800577c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005780:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005784:	2900      	cmp	r1, #0
 8005786:	d045      	beq.n	8005814 <_dtoa_r+0x5b4>
 8005788:	494c      	ldr	r1, [pc, #304]	; (80058bc <_dtoa_r+0x65c>)
 800578a:	2000      	movs	r0, #0
 800578c:	f7fb f866 	bl	800085c <__aeabi_ddiv>
 8005790:	ec53 2b18 	vmov	r2, r3, d8
 8005794:	f7fa fd80 	bl	8000298 <__aeabi_dsub>
 8005798:	9d00      	ldr	r5, [sp, #0]
 800579a:	ec41 0b18 	vmov	d8, r0, r1
 800579e:	4639      	mov	r1, r7
 80057a0:	4630      	mov	r0, r6
 80057a2:	f7fb f9e1 	bl	8000b68 <__aeabi_d2iz>
 80057a6:	900c      	str	r0, [sp, #48]	; 0x30
 80057a8:	f7fa fec4 	bl	8000534 <__aeabi_i2d>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	4630      	mov	r0, r6
 80057b2:	4639      	mov	r1, r7
 80057b4:	f7fa fd70 	bl	8000298 <__aeabi_dsub>
 80057b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057ba:	3330      	adds	r3, #48	; 0x30
 80057bc:	f805 3b01 	strb.w	r3, [r5], #1
 80057c0:	ec53 2b18 	vmov	r2, r3, d8
 80057c4:	4606      	mov	r6, r0
 80057c6:	460f      	mov	r7, r1
 80057c8:	f7fb f990 	bl	8000aec <__aeabi_dcmplt>
 80057cc:	2800      	cmp	r0, #0
 80057ce:	d165      	bne.n	800589c <_dtoa_r+0x63c>
 80057d0:	4632      	mov	r2, r6
 80057d2:	463b      	mov	r3, r7
 80057d4:	4935      	ldr	r1, [pc, #212]	; (80058ac <_dtoa_r+0x64c>)
 80057d6:	2000      	movs	r0, #0
 80057d8:	f7fa fd5e 	bl	8000298 <__aeabi_dsub>
 80057dc:	ec53 2b18 	vmov	r2, r3, d8
 80057e0:	f7fb f984 	bl	8000aec <__aeabi_dcmplt>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	f040 80b9 	bne.w	800595c <_dtoa_r+0x6fc>
 80057ea:	9b02      	ldr	r3, [sp, #8]
 80057ec:	429d      	cmp	r5, r3
 80057ee:	f43f af75 	beq.w	80056dc <_dtoa_r+0x47c>
 80057f2:	4b2f      	ldr	r3, [pc, #188]	; (80058b0 <_dtoa_r+0x650>)
 80057f4:	ec51 0b18 	vmov	r0, r1, d8
 80057f8:	2200      	movs	r2, #0
 80057fa:	f7fa ff05 	bl	8000608 <__aeabi_dmul>
 80057fe:	4b2c      	ldr	r3, [pc, #176]	; (80058b0 <_dtoa_r+0x650>)
 8005800:	ec41 0b18 	vmov	d8, r0, r1
 8005804:	2200      	movs	r2, #0
 8005806:	4630      	mov	r0, r6
 8005808:	4639      	mov	r1, r7
 800580a:	f7fa fefd 	bl	8000608 <__aeabi_dmul>
 800580e:	4606      	mov	r6, r0
 8005810:	460f      	mov	r7, r1
 8005812:	e7c4      	b.n	800579e <_dtoa_r+0x53e>
 8005814:	ec51 0b17 	vmov	r0, r1, d7
 8005818:	f7fa fef6 	bl	8000608 <__aeabi_dmul>
 800581c:	9b02      	ldr	r3, [sp, #8]
 800581e:	9d00      	ldr	r5, [sp, #0]
 8005820:	930c      	str	r3, [sp, #48]	; 0x30
 8005822:	ec41 0b18 	vmov	d8, r0, r1
 8005826:	4639      	mov	r1, r7
 8005828:	4630      	mov	r0, r6
 800582a:	f7fb f99d 	bl	8000b68 <__aeabi_d2iz>
 800582e:	9011      	str	r0, [sp, #68]	; 0x44
 8005830:	f7fa fe80 	bl	8000534 <__aeabi_i2d>
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	4630      	mov	r0, r6
 800583a:	4639      	mov	r1, r7
 800583c:	f7fa fd2c 	bl	8000298 <__aeabi_dsub>
 8005840:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005842:	3330      	adds	r3, #48	; 0x30
 8005844:	f805 3b01 	strb.w	r3, [r5], #1
 8005848:	9b02      	ldr	r3, [sp, #8]
 800584a:	429d      	cmp	r5, r3
 800584c:	4606      	mov	r6, r0
 800584e:	460f      	mov	r7, r1
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	d134      	bne.n	80058c0 <_dtoa_r+0x660>
 8005856:	4b19      	ldr	r3, [pc, #100]	; (80058bc <_dtoa_r+0x65c>)
 8005858:	ec51 0b18 	vmov	r0, r1, d8
 800585c:	f7fa fd1e 	bl	800029c <__adddf3>
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	4630      	mov	r0, r6
 8005866:	4639      	mov	r1, r7
 8005868:	f7fb f95e 	bl	8000b28 <__aeabi_dcmpgt>
 800586c:	2800      	cmp	r0, #0
 800586e:	d175      	bne.n	800595c <_dtoa_r+0x6fc>
 8005870:	ec53 2b18 	vmov	r2, r3, d8
 8005874:	4911      	ldr	r1, [pc, #68]	; (80058bc <_dtoa_r+0x65c>)
 8005876:	2000      	movs	r0, #0
 8005878:	f7fa fd0e 	bl	8000298 <__aeabi_dsub>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	4630      	mov	r0, r6
 8005882:	4639      	mov	r1, r7
 8005884:	f7fb f932 	bl	8000aec <__aeabi_dcmplt>
 8005888:	2800      	cmp	r0, #0
 800588a:	f43f af27 	beq.w	80056dc <_dtoa_r+0x47c>
 800588e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005890:	1e6b      	subs	r3, r5, #1
 8005892:	930c      	str	r3, [sp, #48]	; 0x30
 8005894:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005898:	2b30      	cmp	r3, #48	; 0x30
 800589a:	d0f8      	beq.n	800588e <_dtoa_r+0x62e>
 800589c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80058a0:	e04a      	b.n	8005938 <_dtoa_r+0x6d8>
 80058a2:	bf00      	nop
 80058a4:	08007700 	.word	0x08007700
 80058a8:	080076d8 	.word	0x080076d8
 80058ac:	3ff00000 	.word	0x3ff00000
 80058b0:	40240000 	.word	0x40240000
 80058b4:	401c0000 	.word	0x401c0000
 80058b8:	40140000 	.word	0x40140000
 80058bc:	3fe00000 	.word	0x3fe00000
 80058c0:	4baf      	ldr	r3, [pc, #700]	; (8005b80 <_dtoa_r+0x920>)
 80058c2:	f7fa fea1 	bl	8000608 <__aeabi_dmul>
 80058c6:	4606      	mov	r6, r0
 80058c8:	460f      	mov	r7, r1
 80058ca:	e7ac      	b.n	8005826 <_dtoa_r+0x5c6>
 80058cc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80058d0:	9d00      	ldr	r5, [sp, #0]
 80058d2:	4642      	mov	r2, r8
 80058d4:	464b      	mov	r3, r9
 80058d6:	4630      	mov	r0, r6
 80058d8:	4639      	mov	r1, r7
 80058da:	f7fa ffbf 	bl	800085c <__aeabi_ddiv>
 80058de:	f7fb f943 	bl	8000b68 <__aeabi_d2iz>
 80058e2:	9002      	str	r0, [sp, #8]
 80058e4:	f7fa fe26 	bl	8000534 <__aeabi_i2d>
 80058e8:	4642      	mov	r2, r8
 80058ea:	464b      	mov	r3, r9
 80058ec:	f7fa fe8c 	bl	8000608 <__aeabi_dmul>
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	4630      	mov	r0, r6
 80058f6:	4639      	mov	r1, r7
 80058f8:	f7fa fcce 	bl	8000298 <__aeabi_dsub>
 80058fc:	9e02      	ldr	r6, [sp, #8]
 80058fe:	9f01      	ldr	r7, [sp, #4]
 8005900:	3630      	adds	r6, #48	; 0x30
 8005902:	f805 6b01 	strb.w	r6, [r5], #1
 8005906:	9e00      	ldr	r6, [sp, #0]
 8005908:	1bae      	subs	r6, r5, r6
 800590a:	42b7      	cmp	r7, r6
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	d137      	bne.n	8005982 <_dtoa_r+0x722>
 8005912:	f7fa fcc3 	bl	800029c <__adddf3>
 8005916:	4642      	mov	r2, r8
 8005918:	464b      	mov	r3, r9
 800591a:	4606      	mov	r6, r0
 800591c:	460f      	mov	r7, r1
 800591e:	f7fb f903 	bl	8000b28 <__aeabi_dcmpgt>
 8005922:	b9c8      	cbnz	r0, 8005958 <_dtoa_r+0x6f8>
 8005924:	4642      	mov	r2, r8
 8005926:	464b      	mov	r3, r9
 8005928:	4630      	mov	r0, r6
 800592a:	4639      	mov	r1, r7
 800592c:	f7fb f8d4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005930:	b110      	cbz	r0, 8005938 <_dtoa_r+0x6d8>
 8005932:	9b02      	ldr	r3, [sp, #8]
 8005934:	07d9      	lsls	r1, r3, #31
 8005936:	d40f      	bmi.n	8005958 <_dtoa_r+0x6f8>
 8005938:	4620      	mov	r0, r4
 800593a:	4659      	mov	r1, fp
 800593c:	f000 fad6 	bl	8005eec <_Bfree>
 8005940:	2300      	movs	r3, #0
 8005942:	702b      	strb	r3, [r5, #0]
 8005944:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005946:	f10a 0001 	add.w	r0, sl, #1
 800594a:	6018      	str	r0, [r3, #0]
 800594c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800594e:	2b00      	cmp	r3, #0
 8005950:	f43f acd8 	beq.w	8005304 <_dtoa_r+0xa4>
 8005954:	601d      	str	r5, [r3, #0]
 8005956:	e4d5      	b.n	8005304 <_dtoa_r+0xa4>
 8005958:	f8cd a01c 	str.w	sl, [sp, #28]
 800595c:	462b      	mov	r3, r5
 800595e:	461d      	mov	r5, r3
 8005960:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005964:	2a39      	cmp	r2, #57	; 0x39
 8005966:	d108      	bne.n	800597a <_dtoa_r+0x71a>
 8005968:	9a00      	ldr	r2, [sp, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d1f7      	bne.n	800595e <_dtoa_r+0x6fe>
 800596e:	9a07      	ldr	r2, [sp, #28]
 8005970:	9900      	ldr	r1, [sp, #0]
 8005972:	3201      	adds	r2, #1
 8005974:	9207      	str	r2, [sp, #28]
 8005976:	2230      	movs	r2, #48	; 0x30
 8005978:	700a      	strb	r2, [r1, #0]
 800597a:	781a      	ldrb	r2, [r3, #0]
 800597c:	3201      	adds	r2, #1
 800597e:	701a      	strb	r2, [r3, #0]
 8005980:	e78c      	b.n	800589c <_dtoa_r+0x63c>
 8005982:	4b7f      	ldr	r3, [pc, #508]	; (8005b80 <_dtoa_r+0x920>)
 8005984:	2200      	movs	r2, #0
 8005986:	f7fa fe3f 	bl	8000608 <__aeabi_dmul>
 800598a:	2200      	movs	r2, #0
 800598c:	2300      	movs	r3, #0
 800598e:	4606      	mov	r6, r0
 8005990:	460f      	mov	r7, r1
 8005992:	f7fb f8a1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005996:	2800      	cmp	r0, #0
 8005998:	d09b      	beq.n	80058d2 <_dtoa_r+0x672>
 800599a:	e7cd      	b.n	8005938 <_dtoa_r+0x6d8>
 800599c:	9a08      	ldr	r2, [sp, #32]
 800599e:	2a00      	cmp	r2, #0
 80059a0:	f000 80c4 	beq.w	8005b2c <_dtoa_r+0x8cc>
 80059a4:	9a05      	ldr	r2, [sp, #20]
 80059a6:	2a01      	cmp	r2, #1
 80059a8:	f300 80a8 	bgt.w	8005afc <_dtoa_r+0x89c>
 80059ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059ae:	2a00      	cmp	r2, #0
 80059b0:	f000 80a0 	beq.w	8005af4 <_dtoa_r+0x894>
 80059b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80059b8:	9e06      	ldr	r6, [sp, #24]
 80059ba:	4645      	mov	r5, r8
 80059bc:	9a04      	ldr	r2, [sp, #16]
 80059be:	2101      	movs	r1, #1
 80059c0:	441a      	add	r2, r3
 80059c2:	4620      	mov	r0, r4
 80059c4:	4498      	add	r8, r3
 80059c6:	9204      	str	r2, [sp, #16]
 80059c8:	f000 fb4c 	bl	8006064 <__i2b>
 80059cc:	4607      	mov	r7, r0
 80059ce:	2d00      	cmp	r5, #0
 80059d0:	dd0b      	ble.n	80059ea <_dtoa_r+0x78a>
 80059d2:	9b04      	ldr	r3, [sp, #16]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	dd08      	ble.n	80059ea <_dtoa_r+0x78a>
 80059d8:	42ab      	cmp	r3, r5
 80059da:	9a04      	ldr	r2, [sp, #16]
 80059dc:	bfa8      	it	ge
 80059de:	462b      	movge	r3, r5
 80059e0:	eba8 0803 	sub.w	r8, r8, r3
 80059e4:	1aed      	subs	r5, r5, r3
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	9304      	str	r3, [sp, #16]
 80059ea:	9b06      	ldr	r3, [sp, #24]
 80059ec:	b1fb      	cbz	r3, 8005a2e <_dtoa_r+0x7ce>
 80059ee:	9b08      	ldr	r3, [sp, #32]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 809f 	beq.w	8005b34 <_dtoa_r+0x8d4>
 80059f6:	2e00      	cmp	r6, #0
 80059f8:	dd11      	ble.n	8005a1e <_dtoa_r+0x7be>
 80059fa:	4639      	mov	r1, r7
 80059fc:	4632      	mov	r2, r6
 80059fe:	4620      	mov	r0, r4
 8005a00:	f000 fbec 	bl	80061dc <__pow5mult>
 8005a04:	465a      	mov	r2, fp
 8005a06:	4601      	mov	r1, r0
 8005a08:	4607      	mov	r7, r0
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	f000 fb40 	bl	8006090 <__multiply>
 8005a10:	4659      	mov	r1, fp
 8005a12:	9007      	str	r0, [sp, #28]
 8005a14:	4620      	mov	r0, r4
 8005a16:	f000 fa69 	bl	8005eec <_Bfree>
 8005a1a:	9b07      	ldr	r3, [sp, #28]
 8005a1c:	469b      	mov	fp, r3
 8005a1e:	9b06      	ldr	r3, [sp, #24]
 8005a20:	1b9a      	subs	r2, r3, r6
 8005a22:	d004      	beq.n	8005a2e <_dtoa_r+0x7ce>
 8005a24:	4659      	mov	r1, fp
 8005a26:	4620      	mov	r0, r4
 8005a28:	f000 fbd8 	bl	80061dc <__pow5mult>
 8005a2c:	4683      	mov	fp, r0
 8005a2e:	2101      	movs	r1, #1
 8005a30:	4620      	mov	r0, r4
 8005a32:	f000 fb17 	bl	8006064 <__i2b>
 8005a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	4606      	mov	r6, r0
 8005a3c:	dd7c      	ble.n	8005b38 <_dtoa_r+0x8d8>
 8005a3e:	461a      	mov	r2, r3
 8005a40:	4601      	mov	r1, r0
 8005a42:	4620      	mov	r0, r4
 8005a44:	f000 fbca 	bl	80061dc <__pow5mult>
 8005a48:	9b05      	ldr	r3, [sp, #20]
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	4606      	mov	r6, r0
 8005a4e:	dd76      	ble.n	8005b3e <_dtoa_r+0x8de>
 8005a50:	2300      	movs	r3, #0
 8005a52:	9306      	str	r3, [sp, #24]
 8005a54:	6933      	ldr	r3, [r6, #16]
 8005a56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005a5a:	6918      	ldr	r0, [r3, #16]
 8005a5c:	f000 fab2 	bl	8005fc4 <__hi0bits>
 8005a60:	f1c0 0020 	rsb	r0, r0, #32
 8005a64:	9b04      	ldr	r3, [sp, #16]
 8005a66:	4418      	add	r0, r3
 8005a68:	f010 001f 	ands.w	r0, r0, #31
 8005a6c:	f000 8086 	beq.w	8005b7c <_dtoa_r+0x91c>
 8005a70:	f1c0 0320 	rsb	r3, r0, #32
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	dd7f      	ble.n	8005b78 <_dtoa_r+0x918>
 8005a78:	f1c0 001c 	rsb	r0, r0, #28
 8005a7c:	9b04      	ldr	r3, [sp, #16]
 8005a7e:	4403      	add	r3, r0
 8005a80:	4480      	add	r8, r0
 8005a82:	4405      	add	r5, r0
 8005a84:	9304      	str	r3, [sp, #16]
 8005a86:	f1b8 0f00 	cmp.w	r8, #0
 8005a8a:	dd05      	ble.n	8005a98 <_dtoa_r+0x838>
 8005a8c:	4659      	mov	r1, fp
 8005a8e:	4642      	mov	r2, r8
 8005a90:	4620      	mov	r0, r4
 8005a92:	f000 fbfd 	bl	8006290 <__lshift>
 8005a96:	4683      	mov	fp, r0
 8005a98:	9b04      	ldr	r3, [sp, #16]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	dd05      	ble.n	8005aaa <_dtoa_r+0x84a>
 8005a9e:	4631      	mov	r1, r6
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f000 fbf4 	bl	8006290 <__lshift>
 8005aa8:	4606      	mov	r6, r0
 8005aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d069      	beq.n	8005b84 <_dtoa_r+0x924>
 8005ab0:	4631      	mov	r1, r6
 8005ab2:	4658      	mov	r0, fp
 8005ab4:	f000 fc58 	bl	8006368 <__mcmp>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	da63      	bge.n	8005b84 <_dtoa_r+0x924>
 8005abc:	2300      	movs	r3, #0
 8005abe:	4659      	mov	r1, fp
 8005ac0:	220a      	movs	r2, #10
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f000 fa34 	bl	8005f30 <__multadd>
 8005ac8:	9b08      	ldr	r3, [sp, #32]
 8005aca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ace:	4683      	mov	fp, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 818f 	beq.w	8005df4 <_dtoa_r+0xb94>
 8005ad6:	4639      	mov	r1, r7
 8005ad8:	2300      	movs	r3, #0
 8005ada:	220a      	movs	r2, #10
 8005adc:	4620      	mov	r0, r4
 8005ade:	f000 fa27 	bl	8005f30 <__multadd>
 8005ae2:	f1b9 0f00 	cmp.w	r9, #0
 8005ae6:	4607      	mov	r7, r0
 8005ae8:	f300 808e 	bgt.w	8005c08 <_dtoa_r+0x9a8>
 8005aec:	9b05      	ldr	r3, [sp, #20]
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	dc50      	bgt.n	8005b94 <_dtoa_r+0x934>
 8005af2:	e089      	b.n	8005c08 <_dtoa_r+0x9a8>
 8005af4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005af6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005afa:	e75d      	b.n	80059b8 <_dtoa_r+0x758>
 8005afc:	9b01      	ldr	r3, [sp, #4]
 8005afe:	1e5e      	subs	r6, r3, #1
 8005b00:	9b06      	ldr	r3, [sp, #24]
 8005b02:	42b3      	cmp	r3, r6
 8005b04:	bfbf      	itttt	lt
 8005b06:	9b06      	ldrlt	r3, [sp, #24]
 8005b08:	9606      	strlt	r6, [sp, #24]
 8005b0a:	1af2      	sublt	r2, r6, r3
 8005b0c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005b0e:	bfb6      	itet	lt
 8005b10:	189b      	addlt	r3, r3, r2
 8005b12:	1b9e      	subge	r6, r3, r6
 8005b14:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005b16:	9b01      	ldr	r3, [sp, #4]
 8005b18:	bfb8      	it	lt
 8005b1a:	2600      	movlt	r6, #0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	bfb5      	itete	lt
 8005b20:	eba8 0503 	sublt.w	r5, r8, r3
 8005b24:	9b01      	ldrge	r3, [sp, #4]
 8005b26:	2300      	movlt	r3, #0
 8005b28:	4645      	movge	r5, r8
 8005b2a:	e747      	b.n	80059bc <_dtoa_r+0x75c>
 8005b2c:	9e06      	ldr	r6, [sp, #24]
 8005b2e:	9f08      	ldr	r7, [sp, #32]
 8005b30:	4645      	mov	r5, r8
 8005b32:	e74c      	b.n	80059ce <_dtoa_r+0x76e>
 8005b34:	9a06      	ldr	r2, [sp, #24]
 8005b36:	e775      	b.n	8005a24 <_dtoa_r+0x7c4>
 8005b38:	9b05      	ldr	r3, [sp, #20]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	dc18      	bgt.n	8005b70 <_dtoa_r+0x910>
 8005b3e:	9b02      	ldr	r3, [sp, #8]
 8005b40:	b9b3      	cbnz	r3, 8005b70 <_dtoa_r+0x910>
 8005b42:	9b03      	ldr	r3, [sp, #12]
 8005b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b48:	b9a3      	cbnz	r3, 8005b74 <_dtoa_r+0x914>
 8005b4a:	9b03      	ldr	r3, [sp, #12]
 8005b4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b50:	0d1b      	lsrs	r3, r3, #20
 8005b52:	051b      	lsls	r3, r3, #20
 8005b54:	b12b      	cbz	r3, 8005b62 <_dtoa_r+0x902>
 8005b56:	9b04      	ldr	r3, [sp, #16]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	9304      	str	r3, [sp, #16]
 8005b5c:	f108 0801 	add.w	r8, r8, #1
 8005b60:	2301      	movs	r3, #1
 8005b62:	9306      	str	r3, [sp, #24]
 8005b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f47f af74 	bne.w	8005a54 <_dtoa_r+0x7f4>
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	e779      	b.n	8005a64 <_dtoa_r+0x804>
 8005b70:	2300      	movs	r3, #0
 8005b72:	e7f6      	b.n	8005b62 <_dtoa_r+0x902>
 8005b74:	9b02      	ldr	r3, [sp, #8]
 8005b76:	e7f4      	b.n	8005b62 <_dtoa_r+0x902>
 8005b78:	d085      	beq.n	8005a86 <_dtoa_r+0x826>
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	301c      	adds	r0, #28
 8005b7e:	e77d      	b.n	8005a7c <_dtoa_r+0x81c>
 8005b80:	40240000 	.word	0x40240000
 8005b84:	9b01      	ldr	r3, [sp, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	dc38      	bgt.n	8005bfc <_dtoa_r+0x99c>
 8005b8a:	9b05      	ldr	r3, [sp, #20]
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	dd35      	ble.n	8005bfc <_dtoa_r+0x99c>
 8005b90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005b94:	f1b9 0f00 	cmp.w	r9, #0
 8005b98:	d10d      	bne.n	8005bb6 <_dtoa_r+0x956>
 8005b9a:	4631      	mov	r1, r6
 8005b9c:	464b      	mov	r3, r9
 8005b9e:	2205      	movs	r2, #5
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	f000 f9c5 	bl	8005f30 <__multadd>
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	4606      	mov	r6, r0
 8005baa:	4658      	mov	r0, fp
 8005bac:	f000 fbdc 	bl	8006368 <__mcmp>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	f73f adbd 	bgt.w	8005730 <_dtoa_r+0x4d0>
 8005bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bb8:	9d00      	ldr	r5, [sp, #0]
 8005bba:	ea6f 0a03 	mvn.w	sl, r3
 8005bbe:	f04f 0800 	mov.w	r8, #0
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	f000 f991 	bl	8005eec <_Bfree>
 8005bca:	2f00      	cmp	r7, #0
 8005bcc:	f43f aeb4 	beq.w	8005938 <_dtoa_r+0x6d8>
 8005bd0:	f1b8 0f00 	cmp.w	r8, #0
 8005bd4:	d005      	beq.n	8005be2 <_dtoa_r+0x982>
 8005bd6:	45b8      	cmp	r8, r7
 8005bd8:	d003      	beq.n	8005be2 <_dtoa_r+0x982>
 8005bda:	4641      	mov	r1, r8
 8005bdc:	4620      	mov	r0, r4
 8005bde:	f000 f985 	bl	8005eec <_Bfree>
 8005be2:	4639      	mov	r1, r7
 8005be4:	4620      	mov	r0, r4
 8005be6:	f000 f981 	bl	8005eec <_Bfree>
 8005bea:	e6a5      	b.n	8005938 <_dtoa_r+0x6d8>
 8005bec:	2600      	movs	r6, #0
 8005bee:	4637      	mov	r7, r6
 8005bf0:	e7e1      	b.n	8005bb6 <_dtoa_r+0x956>
 8005bf2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005bf4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005bf8:	4637      	mov	r7, r6
 8005bfa:	e599      	b.n	8005730 <_dtoa_r+0x4d0>
 8005bfc:	9b08      	ldr	r3, [sp, #32]
 8005bfe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 80fd 	beq.w	8005e02 <_dtoa_r+0xba2>
 8005c08:	2d00      	cmp	r5, #0
 8005c0a:	dd05      	ble.n	8005c18 <_dtoa_r+0x9b8>
 8005c0c:	4639      	mov	r1, r7
 8005c0e:	462a      	mov	r2, r5
 8005c10:	4620      	mov	r0, r4
 8005c12:	f000 fb3d 	bl	8006290 <__lshift>
 8005c16:	4607      	mov	r7, r0
 8005c18:	9b06      	ldr	r3, [sp, #24]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d05c      	beq.n	8005cd8 <_dtoa_r+0xa78>
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	4620      	mov	r0, r4
 8005c22:	f000 f923 	bl	8005e6c <_Balloc>
 8005c26:	4605      	mov	r5, r0
 8005c28:	b928      	cbnz	r0, 8005c36 <_dtoa_r+0x9d6>
 8005c2a:	4b80      	ldr	r3, [pc, #512]	; (8005e2c <_dtoa_r+0xbcc>)
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005c32:	f7ff bb2e 	b.w	8005292 <_dtoa_r+0x32>
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	3202      	adds	r2, #2
 8005c3a:	0092      	lsls	r2, r2, #2
 8005c3c:	f107 010c 	add.w	r1, r7, #12
 8005c40:	300c      	adds	r0, #12
 8005c42:	f000 f905 	bl	8005e50 <memcpy>
 8005c46:	2201      	movs	r2, #1
 8005c48:	4629      	mov	r1, r5
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	f000 fb20 	bl	8006290 <__lshift>
 8005c50:	9b00      	ldr	r3, [sp, #0]
 8005c52:	3301      	adds	r3, #1
 8005c54:	9301      	str	r3, [sp, #4]
 8005c56:	9b00      	ldr	r3, [sp, #0]
 8005c58:	444b      	add	r3, r9
 8005c5a:	9307      	str	r3, [sp, #28]
 8005c5c:	9b02      	ldr	r3, [sp, #8]
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	46b8      	mov	r8, r7
 8005c64:	9306      	str	r3, [sp, #24]
 8005c66:	4607      	mov	r7, r0
 8005c68:	9b01      	ldr	r3, [sp, #4]
 8005c6a:	4631      	mov	r1, r6
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	4658      	mov	r0, fp
 8005c70:	9302      	str	r3, [sp, #8]
 8005c72:	f7ff fa67 	bl	8005144 <quorem>
 8005c76:	4603      	mov	r3, r0
 8005c78:	3330      	adds	r3, #48	; 0x30
 8005c7a:	9004      	str	r0, [sp, #16]
 8005c7c:	4641      	mov	r1, r8
 8005c7e:	4658      	mov	r0, fp
 8005c80:	9308      	str	r3, [sp, #32]
 8005c82:	f000 fb71 	bl	8006368 <__mcmp>
 8005c86:	463a      	mov	r2, r7
 8005c88:	4681      	mov	r9, r0
 8005c8a:	4631      	mov	r1, r6
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	f000 fb87 	bl	80063a0 <__mdiff>
 8005c92:	68c2      	ldr	r2, [r0, #12]
 8005c94:	9b08      	ldr	r3, [sp, #32]
 8005c96:	4605      	mov	r5, r0
 8005c98:	bb02      	cbnz	r2, 8005cdc <_dtoa_r+0xa7c>
 8005c9a:	4601      	mov	r1, r0
 8005c9c:	4658      	mov	r0, fp
 8005c9e:	f000 fb63 	bl	8006368 <__mcmp>
 8005ca2:	9b08      	ldr	r3, [sp, #32]
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	4629      	mov	r1, r5
 8005ca8:	4620      	mov	r0, r4
 8005caa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005cae:	f000 f91d 	bl	8005eec <_Bfree>
 8005cb2:	9b05      	ldr	r3, [sp, #20]
 8005cb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cb6:	9d01      	ldr	r5, [sp, #4]
 8005cb8:	ea43 0102 	orr.w	r1, r3, r2
 8005cbc:	9b06      	ldr	r3, [sp, #24]
 8005cbe:	430b      	orrs	r3, r1
 8005cc0:	9b08      	ldr	r3, [sp, #32]
 8005cc2:	d10d      	bne.n	8005ce0 <_dtoa_r+0xa80>
 8005cc4:	2b39      	cmp	r3, #57	; 0x39
 8005cc6:	d029      	beq.n	8005d1c <_dtoa_r+0xabc>
 8005cc8:	f1b9 0f00 	cmp.w	r9, #0
 8005ccc:	dd01      	ble.n	8005cd2 <_dtoa_r+0xa72>
 8005cce:	9b04      	ldr	r3, [sp, #16]
 8005cd0:	3331      	adds	r3, #49	; 0x31
 8005cd2:	9a02      	ldr	r2, [sp, #8]
 8005cd4:	7013      	strb	r3, [r2, #0]
 8005cd6:	e774      	b.n	8005bc2 <_dtoa_r+0x962>
 8005cd8:	4638      	mov	r0, r7
 8005cda:	e7b9      	b.n	8005c50 <_dtoa_r+0x9f0>
 8005cdc:	2201      	movs	r2, #1
 8005cde:	e7e2      	b.n	8005ca6 <_dtoa_r+0xa46>
 8005ce0:	f1b9 0f00 	cmp.w	r9, #0
 8005ce4:	db06      	blt.n	8005cf4 <_dtoa_r+0xa94>
 8005ce6:	9905      	ldr	r1, [sp, #20]
 8005ce8:	ea41 0909 	orr.w	r9, r1, r9
 8005cec:	9906      	ldr	r1, [sp, #24]
 8005cee:	ea59 0101 	orrs.w	r1, r9, r1
 8005cf2:	d120      	bne.n	8005d36 <_dtoa_r+0xad6>
 8005cf4:	2a00      	cmp	r2, #0
 8005cf6:	ddec      	ble.n	8005cd2 <_dtoa_r+0xa72>
 8005cf8:	4659      	mov	r1, fp
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	9301      	str	r3, [sp, #4]
 8005d00:	f000 fac6 	bl	8006290 <__lshift>
 8005d04:	4631      	mov	r1, r6
 8005d06:	4683      	mov	fp, r0
 8005d08:	f000 fb2e 	bl	8006368 <__mcmp>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	9b01      	ldr	r3, [sp, #4]
 8005d10:	dc02      	bgt.n	8005d18 <_dtoa_r+0xab8>
 8005d12:	d1de      	bne.n	8005cd2 <_dtoa_r+0xa72>
 8005d14:	07da      	lsls	r2, r3, #31
 8005d16:	d5dc      	bpl.n	8005cd2 <_dtoa_r+0xa72>
 8005d18:	2b39      	cmp	r3, #57	; 0x39
 8005d1a:	d1d8      	bne.n	8005cce <_dtoa_r+0xa6e>
 8005d1c:	9a02      	ldr	r2, [sp, #8]
 8005d1e:	2339      	movs	r3, #57	; 0x39
 8005d20:	7013      	strb	r3, [r2, #0]
 8005d22:	462b      	mov	r3, r5
 8005d24:	461d      	mov	r5, r3
 8005d26:	3b01      	subs	r3, #1
 8005d28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005d2c:	2a39      	cmp	r2, #57	; 0x39
 8005d2e:	d050      	beq.n	8005dd2 <_dtoa_r+0xb72>
 8005d30:	3201      	adds	r2, #1
 8005d32:	701a      	strb	r2, [r3, #0]
 8005d34:	e745      	b.n	8005bc2 <_dtoa_r+0x962>
 8005d36:	2a00      	cmp	r2, #0
 8005d38:	dd03      	ble.n	8005d42 <_dtoa_r+0xae2>
 8005d3a:	2b39      	cmp	r3, #57	; 0x39
 8005d3c:	d0ee      	beq.n	8005d1c <_dtoa_r+0xabc>
 8005d3e:	3301      	adds	r3, #1
 8005d40:	e7c7      	b.n	8005cd2 <_dtoa_r+0xa72>
 8005d42:	9a01      	ldr	r2, [sp, #4]
 8005d44:	9907      	ldr	r1, [sp, #28]
 8005d46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d4a:	428a      	cmp	r2, r1
 8005d4c:	d02a      	beq.n	8005da4 <_dtoa_r+0xb44>
 8005d4e:	4659      	mov	r1, fp
 8005d50:	2300      	movs	r3, #0
 8005d52:	220a      	movs	r2, #10
 8005d54:	4620      	mov	r0, r4
 8005d56:	f000 f8eb 	bl	8005f30 <__multadd>
 8005d5a:	45b8      	cmp	r8, r7
 8005d5c:	4683      	mov	fp, r0
 8005d5e:	f04f 0300 	mov.w	r3, #0
 8005d62:	f04f 020a 	mov.w	r2, #10
 8005d66:	4641      	mov	r1, r8
 8005d68:	4620      	mov	r0, r4
 8005d6a:	d107      	bne.n	8005d7c <_dtoa_r+0xb1c>
 8005d6c:	f000 f8e0 	bl	8005f30 <__multadd>
 8005d70:	4680      	mov	r8, r0
 8005d72:	4607      	mov	r7, r0
 8005d74:	9b01      	ldr	r3, [sp, #4]
 8005d76:	3301      	adds	r3, #1
 8005d78:	9301      	str	r3, [sp, #4]
 8005d7a:	e775      	b.n	8005c68 <_dtoa_r+0xa08>
 8005d7c:	f000 f8d8 	bl	8005f30 <__multadd>
 8005d80:	4639      	mov	r1, r7
 8005d82:	4680      	mov	r8, r0
 8005d84:	2300      	movs	r3, #0
 8005d86:	220a      	movs	r2, #10
 8005d88:	4620      	mov	r0, r4
 8005d8a:	f000 f8d1 	bl	8005f30 <__multadd>
 8005d8e:	4607      	mov	r7, r0
 8005d90:	e7f0      	b.n	8005d74 <_dtoa_r+0xb14>
 8005d92:	f1b9 0f00 	cmp.w	r9, #0
 8005d96:	9a00      	ldr	r2, [sp, #0]
 8005d98:	bfcc      	ite	gt
 8005d9a:	464d      	movgt	r5, r9
 8005d9c:	2501      	movle	r5, #1
 8005d9e:	4415      	add	r5, r2
 8005da0:	f04f 0800 	mov.w	r8, #0
 8005da4:	4659      	mov	r1, fp
 8005da6:	2201      	movs	r2, #1
 8005da8:	4620      	mov	r0, r4
 8005daa:	9301      	str	r3, [sp, #4]
 8005dac:	f000 fa70 	bl	8006290 <__lshift>
 8005db0:	4631      	mov	r1, r6
 8005db2:	4683      	mov	fp, r0
 8005db4:	f000 fad8 	bl	8006368 <__mcmp>
 8005db8:	2800      	cmp	r0, #0
 8005dba:	dcb2      	bgt.n	8005d22 <_dtoa_r+0xac2>
 8005dbc:	d102      	bne.n	8005dc4 <_dtoa_r+0xb64>
 8005dbe:	9b01      	ldr	r3, [sp, #4]
 8005dc0:	07db      	lsls	r3, r3, #31
 8005dc2:	d4ae      	bmi.n	8005d22 <_dtoa_r+0xac2>
 8005dc4:	462b      	mov	r3, r5
 8005dc6:	461d      	mov	r5, r3
 8005dc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005dcc:	2a30      	cmp	r2, #48	; 0x30
 8005dce:	d0fa      	beq.n	8005dc6 <_dtoa_r+0xb66>
 8005dd0:	e6f7      	b.n	8005bc2 <_dtoa_r+0x962>
 8005dd2:	9a00      	ldr	r2, [sp, #0]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d1a5      	bne.n	8005d24 <_dtoa_r+0xac4>
 8005dd8:	f10a 0a01 	add.w	sl, sl, #1
 8005ddc:	2331      	movs	r3, #49	; 0x31
 8005dde:	e779      	b.n	8005cd4 <_dtoa_r+0xa74>
 8005de0:	4b13      	ldr	r3, [pc, #76]	; (8005e30 <_dtoa_r+0xbd0>)
 8005de2:	f7ff baaf 	b.w	8005344 <_dtoa_r+0xe4>
 8005de6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f47f aa86 	bne.w	80052fa <_dtoa_r+0x9a>
 8005dee:	4b11      	ldr	r3, [pc, #68]	; (8005e34 <_dtoa_r+0xbd4>)
 8005df0:	f7ff baa8 	b.w	8005344 <_dtoa_r+0xe4>
 8005df4:	f1b9 0f00 	cmp.w	r9, #0
 8005df8:	dc03      	bgt.n	8005e02 <_dtoa_r+0xba2>
 8005dfa:	9b05      	ldr	r3, [sp, #20]
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	f73f aec9 	bgt.w	8005b94 <_dtoa_r+0x934>
 8005e02:	9d00      	ldr	r5, [sp, #0]
 8005e04:	4631      	mov	r1, r6
 8005e06:	4658      	mov	r0, fp
 8005e08:	f7ff f99c 	bl	8005144 <quorem>
 8005e0c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005e10:	f805 3b01 	strb.w	r3, [r5], #1
 8005e14:	9a00      	ldr	r2, [sp, #0]
 8005e16:	1aaa      	subs	r2, r5, r2
 8005e18:	4591      	cmp	r9, r2
 8005e1a:	ddba      	ble.n	8005d92 <_dtoa_r+0xb32>
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	2300      	movs	r3, #0
 8005e20:	220a      	movs	r2, #10
 8005e22:	4620      	mov	r0, r4
 8005e24:	f000 f884 	bl	8005f30 <__multadd>
 8005e28:	4683      	mov	fp, r0
 8005e2a:	e7eb      	b.n	8005e04 <_dtoa_r+0xba4>
 8005e2c:	08007667 	.word	0x08007667
 8005e30:	080075c0 	.word	0x080075c0
 8005e34:	080075e4 	.word	0x080075e4

08005e38 <_localeconv_r>:
 8005e38:	4800      	ldr	r0, [pc, #0]	; (8005e3c <_localeconv_r+0x4>)
 8005e3a:	4770      	bx	lr
 8005e3c:	20000160 	.word	0x20000160

08005e40 <malloc>:
 8005e40:	4b02      	ldr	r3, [pc, #8]	; (8005e4c <malloc+0xc>)
 8005e42:	4601      	mov	r1, r0
 8005e44:	6818      	ldr	r0, [r3, #0]
 8005e46:	f000 bbef 	b.w	8006628 <_malloc_r>
 8005e4a:	bf00      	nop
 8005e4c:	2000000c 	.word	0x2000000c

08005e50 <memcpy>:
 8005e50:	440a      	add	r2, r1
 8005e52:	4291      	cmp	r1, r2
 8005e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e58:	d100      	bne.n	8005e5c <memcpy+0xc>
 8005e5a:	4770      	bx	lr
 8005e5c:	b510      	push	{r4, lr}
 8005e5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e66:	4291      	cmp	r1, r2
 8005e68:	d1f9      	bne.n	8005e5e <memcpy+0xe>
 8005e6a:	bd10      	pop	{r4, pc}

08005e6c <_Balloc>:
 8005e6c:	b570      	push	{r4, r5, r6, lr}
 8005e6e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e70:	4604      	mov	r4, r0
 8005e72:	460d      	mov	r5, r1
 8005e74:	b976      	cbnz	r6, 8005e94 <_Balloc+0x28>
 8005e76:	2010      	movs	r0, #16
 8005e78:	f7ff ffe2 	bl	8005e40 <malloc>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	6260      	str	r0, [r4, #36]	; 0x24
 8005e80:	b920      	cbnz	r0, 8005e8c <_Balloc+0x20>
 8005e82:	4b18      	ldr	r3, [pc, #96]	; (8005ee4 <_Balloc+0x78>)
 8005e84:	4818      	ldr	r0, [pc, #96]	; (8005ee8 <_Balloc+0x7c>)
 8005e86:	2166      	movs	r1, #102	; 0x66
 8005e88:	f000 fd94 	bl	80069b4 <__assert_func>
 8005e8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e90:	6006      	str	r6, [r0, #0]
 8005e92:	60c6      	str	r6, [r0, #12]
 8005e94:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005e96:	68f3      	ldr	r3, [r6, #12]
 8005e98:	b183      	cbz	r3, 8005ebc <_Balloc+0x50>
 8005e9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ea2:	b9b8      	cbnz	r0, 8005ed4 <_Balloc+0x68>
 8005ea4:	2101      	movs	r1, #1
 8005ea6:	fa01 f605 	lsl.w	r6, r1, r5
 8005eaa:	1d72      	adds	r2, r6, #5
 8005eac:	0092      	lsls	r2, r2, #2
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f000 fb5a 	bl	8006568 <_calloc_r>
 8005eb4:	b160      	cbz	r0, 8005ed0 <_Balloc+0x64>
 8005eb6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005eba:	e00e      	b.n	8005eda <_Balloc+0x6e>
 8005ebc:	2221      	movs	r2, #33	; 0x21
 8005ebe:	2104      	movs	r1, #4
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	f000 fb51 	bl	8006568 <_calloc_r>
 8005ec6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ec8:	60f0      	str	r0, [r6, #12]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1e4      	bne.n	8005e9a <_Balloc+0x2e>
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	bd70      	pop	{r4, r5, r6, pc}
 8005ed4:	6802      	ldr	r2, [r0, #0]
 8005ed6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005eda:	2300      	movs	r3, #0
 8005edc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005ee0:	e7f7      	b.n	8005ed2 <_Balloc+0x66>
 8005ee2:	bf00      	nop
 8005ee4:	080075f1 	.word	0x080075f1
 8005ee8:	08007678 	.word	0x08007678

08005eec <_Bfree>:
 8005eec:	b570      	push	{r4, r5, r6, lr}
 8005eee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	460c      	mov	r4, r1
 8005ef4:	b976      	cbnz	r6, 8005f14 <_Bfree+0x28>
 8005ef6:	2010      	movs	r0, #16
 8005ef8:	f7ff ffa2 	bl	8005e40 <malloc>
 8005efc:	4602      	mov	r2, r0
 8005efe:	6268      	str	r0, [r5, #36]	; 0x24
 8005f00:	b920      	cbnz	r0, 8005f0c <_Bfree+0x20>
 8005f02:	4b09      	ldr	r3, [pc, #36]	; (8005f28 <_Bfree+0x3c>)
 8005f04:	4809      	ldr	r0, [pc, #36]	; (8005f2c <_Bfree+0x40>)
 8005f06:	218a      	movs	r1, #138	; 0x8a
 8005f08:	f000 fd54 	bl	80069b4 <__assert_func>
 8005f0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f10:	6006      	str	r6, [r0, #0]
 8005f12:	60c6      	str	r6, [r0, #12]
 8005f14:	b13c      	cbz	r4, 8005f26 <_Bfree+0x3a>
 8005f16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f18:	6862      	ldr	r2, [r4, #4]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f20:	6021      	str	r1, [r4, #0]
 8005f22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f26:	bd70      	pop	{r4, r5, r6, pc}
 8005f28:	080075f1 	.word	0x080075f1
 8005f2c:	08007678 	.word	0x08007678

08005f30 <__multadd>:
 8005f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f34:	690e      	ldr	r6, [r1, #16]
 8005f36:	4607      	mov	r7, r0
 8005f38:	4698      	mov	r8, r3
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	f101 0014 	add.w	r0, r1, #20
 8005f40:	2300      	movs	r3, #0
 8005f42:	6805      	ldr	r5, [r0, #0]
 8005f44:	b2a9      	uxth	r1, r5
 8005f46:	fb02 8101 	mla	r1, r2, r1, r8
 8005f4a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005f4e:	0c2d      	lsrs	r5, r5, #16
 8005f50:	fb02 c505 	mla	r5, r2, r5, ip
 8005f54:	b289      	uxth	r1, r1
 8005f56:	3301      	adds	r3, #1
 8005f58:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8005f5c:	429e      	cmp	r6, r3
 8005f5e:	f840 1b04 	str.w	r1, [r0], #4
 8005f62:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005f66:	dcec      	bgt.n	8005f42 <__multadd+0x12>
 8005f68:	f1b8 0f00 	cmp.w	r8, #0
 8005f6c:	d022      	beq.n	8005fb4 <__multadd+0x84>
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	42b3      	cmp	r3, r6
 8005f72:	dc19      	bgt.n	8005fa8 <__multadd+0x78>
 8005f74:	6861      	ldr	r1, [r4, #4]
 8005f76:	4638      	mov	r0, r7
 8005f78:	3101      	adds	r1, #1
 8005f7a:	f7ff ff77 	bl	8005e6c <_Balloc>
 8005f7e:	4605      	mov	r5, r0
 8005f80:	b928      	cbnz	r0, 8005f8e <__multadd+0x5e>
 8005f82:	4602      	mov	r2, r0
 8005f84:	4b0d      	ldr	r3, [pc, #52]	; (8005fbc <__multadd+0x8c>)
 8005f86:	480e      	ldr	r0, [pc, #56]	; (8005fc0 <__multadd+0x90>)
 8005f88:	21b5      	movs	r1, #181	; 0xb5
 8005f8a:	f000 fd13 	bl	80069b4 <__assert_func>
 8005f8e:	6922      	ldr	r2, [r4, #16]
 8005f90:	3202      	adds	r2, #2
 8005f92:	f104 010c 	add.w	r1, r4, #12
 8005f96:	0092      	lsls	r2, r2, #2
 8005f98:	300c      	adds	r0, #12
 8005f9a:	f7ff ff59 	bl	8005e50 <memcpy>
 8005f9e:	4621      	mov	r1, r4
 8005fa0:	4638      	mov	r0, r7
 8005fa2:	f7ff ffa3 	bl	8005eec <_Bfree>
 8005fa6:	462c      	mov	r4, r5
 8005fa8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005fac:	3601      	adds	r6, #1
 8005fae:	f8c3 8014 	str.w	r8, [r3, #20]
 8005fb2:	6126      	str	r6, [r4, #16]
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fba:	bf00      	nop
 8005fbc:	08007667 	.word	0x08007667
 8005fc0:	08007678 	.word	0x08007678

08005fc4 <__hi0bits>:
 8005fc4:	0c03      	lsrs	r3, r0, #16
 8005fc6:	041b      	lsls	r3, r3, #16
 8005fc8:	b9d3      	cbnz	r3, 8006000 <__hi0bits+0x3c>
 8005fca:	0400      	lsls	r0, r0, #16
 8005fcc:	2310      	movs	r3, #16
 8005fce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005fd2:	bf04      	itt	eq
 8005fd4:	0200      	lsleq	r0, r0, #8
 8005fd6:	3308      	addeq	r3, #8
 8005fd8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005fdc:	bf04      	itt	eq
 8005fde:	0100      	lsleq	r0, r0, #4
 8005fe0:	3304      	addeq	r3, #4
 8005fe2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005fe6:	bf04      	itt	eq
 8005fe8:	0080      	lsleq	r0, r0, #2
 8005fea:	3302      	addeq	r3, #2
 8005fec:	2800      	cmp	r0, #0
 8005fee:	db05      	blt.n	8005ffc <__hi0bits+0x38>
 8005ff0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005ff4:	f103 0301 	add.w	r3, r3, #1
 8005ff8:	bf08      	it	eq
 8005ffa:	2320      	moveq	r3, #32
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	4770      	bx	lr
 8006000:	2300      	movs	r3, #0
 8006002:	e7e4      	b.n	8005fce <__hi0bits+0xa>

08006004 <__lo0bits>:
 8006004:	6803      	ldr	r3, [r0, #0]
 8006006:	f013 0207 	ands.w	r2, r3, #7
 800600a:	4601      	mov	r1, r0
 800600c:	d00b      	beq.n	8006026 <__lo0bits+0x22>
 800600e:	07da      	lsls	r2, r3, #31
 8006010:	d424      	bmi.n	800605c <__lo0bits+0x58>
 8006012:	0798      	lsls	r0, r3, #30
 8006014:	bf49      	itett	mi
 8006016:	085b      	lsrmi	r3, r3, #1
 8006018:	089b      	lsrpl	r3, r3, #2
 800601a:	2001      	movmi	r0, #1
 800601c:	600b      	strmi	r3, [r1, #0]
 800601e:	bf5c      	itt	pl
 8006020:	600b      	strpl	r3, [r1, #0]
 8006022:	2002      	movpl	r0, #2
 8006024:	4770      	bx	lr
 8006026:	b298      	uxth	r0, r3
 8006028:	b9b0      	cbnz	r0, 8006058 <__lo0bits+0x54>
 800602a:	0c1b      	lsrs	r3, r3, #16
 800602c:	2010      	movs	r0, #16
 800602e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006032:	bf04      	itt	eq
 8006034:	0a1b      	lsreq	r3, r3, #8
 8006036:	3008      	addeq	r0, #8
 8006038:	071a      	lsls	r2, r3, #28
 800603a:	bf04      	itt	eq
 800603c:	091b      	lsreq	r3, r3, #4
 800603e:	3004      	addeq	r0, #4
 8006040:	079a      	lsls	r2, r3, #30
 8006042:	bf04      	itt	eq
 8006044:	089b      	lsreq	r3, r3, #2
 8006046:	3002      	addeq	r0, #2
 8006048:	07da      	lsls	r2, r3, #31
 800604a:	d403      	bmi.n	8006054 <__lo0bits+0x50>
 800604c:	085b      	lsrs	r3, r3, #1
 800604e:	f100 0001 	add.w	r0, r0, #1
 8006052:	d005      	beq.n	8006060 <__lo0bits+0x5c>
 8006054:	600b      	str	r3, [r1, #0]
 8006056:	4770      	bx	lr
 8006058:	4610      	mov	r0, r2
 800605a:	e7e8      	b.n	800602e <__lo0bits+0x2a>
 800605c:	2000      	movs	r0, #0
 800605e:	4770      	bx	lr
 8006060:	2020      	movs	r0, #32
 8006062:	4770      	bx	lr

08006064 <__i2b>:
 8006064:	b510      	push	{r4, lr}
 8006066:	460c      	mov	r4, r1
 8006068:	2101      	movs	r1, #1
 800606a:	f7ff feff 	bl	8005e6c <_Balloc>
 800606e:	4602      	mov	r2, r0
 8006070:	b928      	cbnz	r0, 800607e <__i2b+0x1a>
 8006072:	4b05      	ldr	r3, [pc, #20]	; (8006088 <__i2b+0x24>)
 8006074:	4805      	ldr	r0, [pc, #20]	; (800608c <__i2b+0x28>)
 8006076:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800607a:	f000 fc9b 	bl	80069b4 <__assert_func>
 800607e:	2301      	movs	r3, #1
 8006080:	6144      	str	r4, [r0, #20]
 8006082:	6103      	str	r3, [r0, #16]
 8006084:	bd10      	pop	{r4, pc}
 8006086:	bf00      	nop
 8006088:	08007667 	.word	0x08007667
 800608c:	08007678 	.word	0x08007678

08006090 <__multiply>:
 8006090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006094:	4614      	mov	r4, r2
 8006096:	690a      	ldr	r2, [r1, #16]
 8006098:	6923      	ldr	r3, [r4, #16]
 800609a:	429a      	cmp	r2, r3
 800609c:	bfb8      	it	lt
 800609e:	460b      	movlt	r3, r1
 80060a0:	460d      	mov	r5, r1
 80060a2:	bfbc      	itt	lt
 80060a4:	4625      	movlt	r5, r4
 80060a6:	461c      	movlt	r4, r3
 80060a8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80060ac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80060b0:	68ab      	ldr	r3, [r5, #8]
 80060b2:	6869      	ldr	r1, [r5, #4]
 80060b4:	eb0a 0709 	add.w	r7, sl, r9
 80060b8:	42bb      	cmp	r3, r7
 80060ba:	b085      	sub	sp, #20
 80060bc:	bfb8      	it	lt
 80060be:	3101      	addlt	r1, #1
 80060c0:	f7ff fed4 	bl	8005e6c <_Balloc>
 80060c4:	b930      	cbnz	r0, 80060d4 <__multiply+0x44>
 80060c6:	4602      	mov	r2, r0
 80060c8:	4b42      	ldr	r3, [pc, #264]	; (80061d4 <__multiply+0x144>)
 80060ca:	4843      	ldr	r0, [pc, #268]	; (80061d8 <__multiply+0x148>)
 80060cc:	f240 115d 	movw	r1, #349	; 0x15d
 80060d0:	f000 fc70 	bl	80069b4 <__assert_func>
 80060d4:	f100 0614 	add.w	r6, r0, #20
 80060d8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80060dc:	4633      	mov	r3, r6
 80060de:	2200      	movs	r2, #0
 80060e0:	4543      	cmp	r3, r8
 80060e2:	d31e      	bcc.n	8006122 <__multiply+0x92>
 80060e4:	f105 0c14 	add.w	ip, r5, #20
 80060e8:	f104 0314 	add.w	r3, r4, #20
 80060ec:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80060f0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80060f4:	9202      	str	r2, [sp, #8]
 80060f6:	ebac 0205 	sub.w	r2, ip, r5
 80060fa:	3a15      	subs	r2, #21
 80060fc:	f022 0203 	bic.w	r2, r2, #3
 8006100:	3204      	adds	r2, #4
 8006102:	f105 0115 	add.w	r1, r5, #21
 8006106:	458c      	cmp	ip, r1
 8006108:	bf38      	it	cc
 800610a:	2204      	movcc	r2, #4
 800610c:	9201      	str	r2, [sp, #4]
 800610e:	9a02      	ldr	r2, [sp, #8]
 8006110:	9303      	str	r3, [sp, #12]
 8006112:	429a      	cmp	r2, r3
 8006114:	d808      	bhi.n	8006128 <__multiply+0x98>
 8006116:	2f00      	cmp	r7, #0
 8006118:	dc55      	bgt.n	80061c6 <__multiply+0x136>
 800611a:	6107      	str	r7, [r0, #16]
 800611c:	b005      	add	sp, #20
 800611e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006122:	f843 2b04 	str.w	r2, [r3], #4
 8006126:	e7db      	b.n	80060e0 <__multiply+0x50>
 8006128:	f8b3 a000 	ldrh.w	sl, [r3]
 800612c:	f1ba 0f00 	cmp.w	sl, #0
 8006130:	d020      	beq.n	8006174 <__multiply+0xe4>
 8006132:	f105 0e14 	add.w	lr, r5, #20
 8006136:	46b1      	mov	r9, r6
 8006138:	2200      	movs	r2, #0
 800613a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800613e:	f8d9 b000 	ldr.w	fp, [r9]
 8006142:	b2a1      	uxth	r1, r4
 8006144:	fa1f fb8b 	uxth.w	fp, fp
 8006148:	fb0a b101 	mla	r1, sl, r1, fp
 800614c:	4411      	add	r1, r2
 800614e:	f8d9 2000 	ldr.w	r2, [r9]
 8006152:	0c24      	lsrs	r4, r4, #16
 8006154:	0c12      	lsrs	r2, r2, #16
 8006156:	fb0a 2404 	mla	r4, sl, r4, r2
 800615a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800615e:	b289      	uxth	r1, r1
 8006160:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006164:	45f4      	cmp	ip, lr
 8006166:	f849 1b04 	str.w	r1, [r9], #4
 800616a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800616e:	d8e4      	bhi.n	800613a <__multiply+0xaa>
 8006170:	9901      	ldr	r1, [sp, #4]
 8006172:	5072      	str	r2, [r6, r1]
 8006174:	9a03      	ldr	r2, [sp, #12]
 8006176:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800617a:	3304      	adds	r3, #4
 800617c:	f1b9 0f00 	cmp.w	r9, #0
 8006180:	d01f      	beq.n	80061c2 <__multiply+0x132>
 8006182:	6834      	ldr	r4, [r6, #0]
 8006184:	f105 0114 	add.w	r1, r5, #20
 8006188:	46b6      	mov	lr, r6
 800618a:	f04f 0a00 	mov.w	sl, #0
 800618e:	880a      	ldrh	r2, [r1, #0]
 8006190:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006194:	fb09 b202 	mla	r2, r9, r2, fp
 8006198:	4492      	add	sl, r2
 800619a:	b2a4      	uxth	r4, r4
 800619c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80061a0:	f84e 4b04 	str.w	r4, [lr], #4
 80061a4:	f851 4b04 	ldr.w	r4, [r1], #4
 80061a8:	f8be 2000 	ldrh.w	r2, [lr]
 80061ac:	0c24      	lsrs	r4, r4, #16
 80061ae:	fb09 2404 	mla	r4, r9, r4, r2
 80061b2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80061b6:	458c      	cmp	ip, r1
 80061b8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80061bc:	d8e7      	bhi.n	800618e <__multiply+0xfe>
 80061be:	9a01      	ldr	r2, [sp, #4]
 80061c0:	50b4      	str	r4, [r6, r2]
 80061c2:	3604      	adds	r6, #4
 80061c4:	e7a3      	b.n	800610e <__multiply+0x7e>
 80061c6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1a5      	bne.n	800611a <__multiply+0x8a>
 80061ce:	3f01      	subs	r7, #1
 80061d0:	e7a1      	b.n	8006116 <__multiply+0x86>
 80061d2:	bf00      	nop
 80061d4:	08007667 	.word	0x08007667
 80061d8:	08007678 	.word	0x08007678

080061dc <__pow5mult>:
 80061dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061e0:	4615      	mov	r5, r2
 80061e2:	f012 0203 	ands.w	r2, r2, #3
 80061e6:	4606      	mov	r6, r0
 80061e8:	460f      	mov	r7, r1
 80061ea:	d007      	beq.n	80061fc <__pow5mult+0x20>
 80061ec:	4c25      	ldr	r4, [pc, #148]	; (8006284 <__pow5mult+0xa8>)
 80061ee:	3a01      	subs	r2, #1
 80061f0:	2300      	movs	r3, #0
 80061f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80061f6:	f7ff fe9b 	bl	8005f30 <__multadd>
 80061fa:	4607      	mov	r7, r0
 80061fc:	10ad      	asrs	r5, r5, #2
 80061fe:	d03d      	beq.n	800627c <__pow5mult+0xa0>
 8006200:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006202:	b97c      	cbnz	r4, 8006224 <__pow5mult+0x48>
 8006204:	2010      	movs	r0, #16
 8006206:	f7ff fe1b 	bl	8005e40 <malloc>
 800620a:	4602      	mov	r2, r0
 800620c:	6270      	str	r0, [r6, #36]	; 0x24
 800620e:	b928      	cbnz	r0, 800621c <__pow5mult+0x40>
 8006210:	4b1d      	ldr	r3, [pc, #116]	; (8006288 <__pow5mult+0xac>)
 8006212:	481e      	ldr	r0, [pc, #120]	; (800628c <__pow5mult+0xb0>)
 8006214:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006218:	f000 fbcc 	bl	80069b4 <__assert_func>
 800621c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006220:	6004      	str	r4, [r0, #0]
 8006222:	60c4      	str	r4, [r0, #12]
 8006224:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006228:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800622c:	b94c      	cbnz	r4, 8006242 <__pow5mult+0x66>
 800622e:	f240 2171 	movw	r1, #625	; 0x271
 8006232:	4630      	mov	r0, r6
 8006234:	f7ff ff16 	bl	8006064 <__i2b>
 8006238:	2300      	movs	r3, #0
 800623a:	f8c8 0008 	str.w	r0, [r8, #8]
 800623e:	4604      	mov	r4, r0
 8006240:	6003      	str	r3, [r0, #0]
 8006242:	f04f 0900 	mov.w	r9, #0
 8006246:	07eb      	lsls	r3, r5, #31
 8006248:	d50a      	bpl.n	8006260 <__pow5mult+0x84>
 800624a:	4639      	mov	r1, r7
 800624c:	4622      	mov	r2, r4
 800624e:	4630      	mov	r0, r6
 8006250:	f7ff ff1e 	bl	8006090 <__multiply>
 8006254:	4639      	mov	r1, r7
 8006256:	4680      	mov	r8, r0
 8006258:	4630      	mov	r0, r6
 800625a:	f7ff fe47 	bl	8005eec <_Bfree>
 800625e:	4647      	mov	r7, r8
 8006260:	106d      	asrs	r5, r5, #1
 8006262:	d00b      	beq.n	800627c <__pow5mult+0xa0>
 8006264:	6820      	ldr	r0, [r4, #0]
 8006266:	b938      	cbnz	r0, 8006278 <__pow5mult+0x9c>
 8006268:	4622      	mov	r2, r4
 800626a:	4621      	mov	r1, r4
 800626c:	4630      	mov	r0, r6
 800626e:	f7ff ff0f 	bl	8006090 <__multiply>
 8006272:	6020      	str	r0, [r4, #0]
 8006274:	f8c0 9000 	str.w	r9, [r0]
 8006278:	4604      	mov	r4, r0
 800627a:	e7e4      	b.n	8006246 <__pow5mult+0x6a>
 800627c:	4638      	mov	r0, r7
 800627e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006282:	bf00      	nop
 8006284:	080077c8 	.word	0x080077c8
 8006288:	080075f1 	.word	0x080075f1
 800628c:	08007678 	.word	0x08007678

08006290 <__lshift>:
 8006290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006294:	460c      	mov	r4, r1
 8006296:	6849      	ldr	r1, [r1, #4]
 8006298:	6923      	ldr	r3, [r4, #16]
 800629a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800629e:	68a3      	ldr	r3, [r4, #8]
 80062a0:	4607      	mov	r7, r0
 80062a2:	4691      	mov	r9, r2
 80062a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062a8:	f108 0601 	add.w	r6, r8, #1
 80062ac:	42b3      	cmp	r3, r6
 80062ae:	db0b      	blt.n	80062c8 <__lshift+0x38>
 80062b0:	4638      	mov	r0, r7
 80062b2:	f7ff fddb 	bl	8005e6c <_Balloc>
 80062b6:	4605      	mov	r5, r0
 80062b8:	b948      	cbnz	r0, 80062ce <__lshift+0x3e>
 80062ba:	4602      	mov	r2, r0
 80062bc:	4b28      	ldr	r3, [pc, #160]	; (8006360 <__lshift+0xd0>)
 80062be:	4829      	ldr	r0, [pc, #164]	; (8006364 <__lshift+0xd4>)
 80062c0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80062c4:	f000 fb76 	bl	80069b4 <__assert_func>
 80062c8:	3101      	adds	r1, #1
 80062ca:	005b      	lsls	r3, r3, #1
 80062cc:	e7ee      	b.n	80062ac <__lshift+0x1c>
 80062ce:	2300      	movs	r3, #0
 80062d0:	f100 0114 	add.w	r1, r0, #20
 80062d4:	f100 0210 	add.w	r2, r0, #16
 80062d8:	4618      	mov	r0, r3
 80062da:	4553      	cmp	r3, sl
 80062dc:	db33      	blt.n	8006346 <__lshift+0xb6>
 80062de:	6920      	ldr	r0, [r4, #16]
 80062e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80062e4:	f104 0314 	add.w	r3, r4, #20
 80062e8:	f019 091f 	ands.w	r9, r9, #31
 80062ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80062f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80062f4:	d02b      	beq.n	800634e <__lshift+0xbe>
 80062f6:	f1c9 0e20 	rsb	lr, r9, #32
 80062fa:	468a      	mov	sl, r1
 80062fc:	2200      	movs	r2, #0
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	fa00 f009 	lsl.w	r0, r0, r9
 8006304:	4302      	orrs	r2, r0
 8006306:	f84a 2b04 	str.w	r2, [sl], #4
 800630a:	f853 2b04 	ldr.w	r2, [r3], #4
 800630e:	459c      	cmp	ip, r3
 8006310:	fa22 f20e 	lsr.w	r2, r2, lr
 8006314:	d8f3      	bhi.n	80062fe <__lshift+0x6e>
 8006316:	ebac 0304 	sub.w	r3, ip, r4
 800631a:	3b15      	subs	r3, #21
 800631c:	f023 0303 	bic.w	r3, r3, #3
 8006320:	3304      	adds	r3, #4
 8006322:	f104 0015 	add.w	r0, r4, #21
 8006326:	4584      	cmp	ip, r0
 8006328:	bf38      	it	cc
 800632a:	2304      	movcc	r3, #4
 800632c:	50ca      	str	r2, [r1, r3]
 800632e:	b10a      	cbz	r2, 8006334 <__lshift+0xa4>
 8006330:	f108 0602 	add.w	r6, r8, #2
 8006334:	3e01      	subs	r6, #1
 8006336:	4638      	mov	r0, r7
 8006338:	612e      	str	r6, [r5, #16]
 800633a:	4621      	mov	r1, r4
 800633c:	f7ff fdd6 	bl	8005eec <_Bfree>
 8006340:	4628      	mov	r0, r5
 8006342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006346:	f842 0f04 	str.w	r0, [r2, #4]!
 800634a:	3301      	adds	r3, #1
 800634c:	e7c5      	b.n	80062da <__lshift+0x4a>
 800634e:	3904      	subs	r1, #4
 8006350:	f853 2b04 	ldr.w	r2, [r3], #4
 8006354:	f841 2f04 	str.w	r2, [r1, #4]!
 8006358:	459c      	cmp	ip, r3
 800635a:	d8f9      	bhi.n	8006350 <__lshift+0xc0>
 800635c:	e7ea      	b.n	8006334 <__lshift+0xa4>
 800635e:	bf00      	nop
 8006360:	08007667 	.word	0x08007667
 8006364:	08007678 	.word	0x08007678

08006368 <__mcmp>:
 8006368:	b530      	push	{r4, r5, lr}
 800636a:	6902      	ldr	r2, [r0, #16]
 800636c:	690c      	ldr	r4, [r1, #16]
 800636e:	1b12      	subs	r2, r2, r4
 8006370:	d10e      	bne.n	8006390 <__mcmp+0x28>
 8006372:	f100 0314 	add.w	r3, r0, #20
 8006376:	3114      	adds	r1, #20
 8006378:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800637c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006380:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006384:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006388:	42a5      	cmp	r5, r4
 800638a:	d003      	beq.n	8006394 <__mcmp+0x2c>
 800638c:	d305      	bcc.n	800639a <__mcmp+0x32>
 800638e:	2201      	movs	r2, #1
 8006390:	4610      	mov	r0, r2
 8006392:	bd30      	pop	{r4, r5, pc}
 8006394:	4283      	cmp	r3, r0
 8006396:	d3f3      	bcc.n	8006380 <__mcmp+0x18>
 8006398:	e7fa      	b.n	8006390 <__mcmp+0x28>
 800639a:	f04f 32ff 	mov.w	r2, #4294967295
 800639e:	e7f7      	b.n	8006390 <__mcmp+0x28>

080063a0 <__mdiff>:
 80063a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a4:	460c      	mov	r4, r1
 80063a6:	4606      	mov	r6, r0
 80063a8:	4611      	mov	r1, r2
 80063aa:	4620      	mov	r0, r4
 80063ac:	4617      	mov	r7, r2
 80063ae:	f7ff ffdb 	bl	8006368 <__mcmp>
 80063b2:	1e05      	subs	r5, r0, #0
 80063b4:	d110      	bne.n	80063d8 <__mdiff+0x38>
 80063b6:	4629      	mov	r1, r5
 80063b8:	4630      	mov	r0, r6
 80063ba:	f7ff fd57 	bl	8005e6c <_Balloc>
 80063be:	b930      	cbnz	r0, 80063ce <__mdiff+0x2e>
 80063c0:	4b39      	ldr	r3, [pc, #228]	; (80064a8 <__mdiff+0x108>)
 80063c2:	4602      	mov	r2, r0
 80063c4:	f240 2132 	movw	r1, #562	; 0x232
 80063c8:	4838      	ldr	r0, [pc, #224]	; (80064ac <__mdiff+0x10c>)
 80063ca:	f000 faf3 	bl	80069b4 <__assert_func>
 80063ce:	2301      	movs	r3, #1
 80063d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80063d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d8:	bfa4      	itt	ge
 80063da:	463b      	movge	r3, r7
 80063dc:	4627      	movge	r7, r4
 80063de:	4630      	mov	r0, r6
 80063e0:	6879      	ldr	r1, [r7, #4]
 80063e2:	bfa6      	itte	ge
 80063e4:	461c      	movge	r4, r3
 80063e6:	2500      	movge	r5, #0
 80063e8:	2501      	movlt	r5, #1
 80063ea:	f7ff fd3f 	bl	8005e6c <_Balloc>
 80063ee:	b920      	cbnz	r0, 80063fa <__mdiff+0x5a>
 80063f0:	4b2d      	ldr	r3, [pc, #180]	; (80064a8 <__mdiff+0x108>)
 80063f2:	4602      	mov	r2, r0
 80063f4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80063f8:	e7e6      	b.n	80063c8 <__mdiff+0x28>
 80063fa:	693e      	ldr	r6, [r7, #16]
 80063fc:	60c5      	str	r5, [r0, #12]
 80063fe:	6925      	ldr	r5, [r4, #16]
 8006400:	f107 0114 	add.w	r1, r7, #20
 8006404:	f104 0914 	add.w	r9, r4, #20
 8006408:	f100 0e14 	add.w	lr, r0, #20
 800640c:	f107 0210 	add.w	r2, r7, #16
 8006410:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006414:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006418:	46f2      	mov	sl, lr
 800641a:	2700      	movs	r7, #0
 800641c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006420:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006424:	fa1f f883 	uxth.w	r8, r3
 8006428:	fa17 f78b 	uxtah	r7, r7, fp
 800642c:	0c1b      	lsrs	r3, r3, #16
 800642e:	eba7 0808 	sub.w	r8, r7, r8
 8006432:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006436:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800643a:	fa1f f888 	uxth.w	r8, r8
 800643e:	141f      	asrs	r7, r3, #16
 8006440:	454d      	cmp	r5, r9
 8006442:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006446:	f84a 3b04 	str.w	r3, [sl], #4
 800644a:	d8e7      	bhi.n	800641c <__mdiff+0x7c>
 800644c:	1b2b      	subs	r3, r5, r4
 800644e:	3b15      	subs	r3, #21
 8006450:	f023 0303 	bic.w	r3, r3, #3
 8006454:	3304      	adds	r3, #4
 8006456:	3415      	adds	r4, #21
 8006458:	42a5      	cmp	r5, r4
 800645a:	bf38      	it	cc
 800645c:	2304      	movcc	r3, #4
 800645e:	4419      	add	r1, r3
 8006460:	4473      	add	r3, lr
 8006462:	469e      	mov	lr, r3
 8006464:	460d      	mov	r5, r1
 8006466:	4565      	cmp	r5, ip
 8006468:	d30e      	bcc.n	8006488 <__mdiff+0xe8>
 800646a:	f10c 0203 	add.w	r2, ip, #3
 800646e:	1a52      	subs	r2, r2, r1
 8006470:	f022 0203 	bic.w	r2, r2, #3
 8006474:	3903      	subs	r1, #3
 8006476:	458c      	cmp	ip, r1
 8006478:	bf38      	it	cc
 800647a:	2200      	movcc	r2, #0
 800647c:	441a      	add	r2, r3
 800647e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006482:	b17b      	cbz	r3, 80064a4 <__mdiff+0x104>
 8006484:	6106      	str	r6, [r0, #16]
 8006486:	e7a5      	b.n	80063d4 <__mdiff+0x34>
 8006488:	f855 8b04 	ldr.w	r8, [r5], #4
 800648c:	fa17 f488 	uxtah	r4, r7, r8
 8006490:	1422      	asrs	r2, r4, #16
 8006492:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006496:	b2a4      	uxth	r4, r4
 8006498:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800649c:	f84e 4b04 	str.w	r4, [lr], #4
 80064a0:	1417      	asrs	r7, r2, #16
 80064a2:	e7e0      	b.n	8006466 <__mdiff+0xc6>
 80064a4:	3e01      	subs	r6, #1
 80064a6:	e7ea      	b.n	800647e <__mdiff+0xde>
 80064a8:	08007667 	.word	0x08007667
 80064ac:	08007678 	.word	0x08007678

080064b0 <__d2b>:
 80064b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064b4:	4689      	mov	r9, r1
 80064b6:	2101      	movs	r1, #1
 80064b8:	ec57 6b10 	vmov	r6, r7, d0
 80064bc:	4690      	mov	r8, r2
 80064be:	f7ff fcd5 	bl	8005e6c <_Balloc>
 80064c2:	4604      	mov	r4, r0
 80064c4:	b930      	cbnz	r0, 80064d4 <__d2b+0x24>
 80064c6:	4602      	mov	r2, r0
 80064c8:	4b25      	ldr	r3, [pc, #148]	; (8006560 <__d2b+0xb0>)
 80064ca:	4826      	ldr	r0, [pc, #152]	; (8006564 <__d2b+0xb4>)
 80064cc:	f240 310a 	movw	r1, #778	; 0x30a
 80064d0:	f000 fa70 	bl	80069b4 <__assert_func>
 80064d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80064d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064dc:	bb35      	cbnz	r5, 800652c <__d2b+0x7c>
 80064de:	2e00      	cmp	r6, #0
 80064e0:	9301      	str	r3, [sp, #4]
 80064e2:	d028      	beq.n	8006536 <__d2b+0x86>
 80064e4:	4668      	mov	r0, sp
 80064e6:	9600      	str	r6, [sp, #0]
 80064e8:	f7ff fd8c 	bl	8006004 <__lo0bits>
 80064ec:	9900      	ldr	r1, [sp, #0]
 80064ee:	b300      	cbz	r0, 8006532 <__d2b+0x82>
 80064f0:	9a01      	ldr	r2, [sp, #4]
 80064f2:	f1c0 0320 	rsb	r3, r0, #32
 80064f6:	fa02 f303 	lsl.w	r3, r2, r3
 80064fa:	430b      	orrs	r3, r1
 80064fc:	40c2      	lsrs	r2, r0
 80064fe:	6163      	str	r3, [r4, #20]
 8006500:	9201      	str	r2, [sp, #4]
 8006502:	9b01      	ldr	r3, [sp, #4]
 8006504:	61a3      	str	r3, [r4, #24]
 8006506:	2b00      	cmp	r3, #0
 8006508:	bf14      	ite	ne
 800650a:	2202      	movne	r2, #2
 800650c:	2201      	moveq	r2, #1
 800650e:	6122      	str	r2, [r4, #16]
 8006510:	b1d5      	cbz	r5, 8006548 <__d2b+0x98>
 8006512:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006516:	4405      	add	r5, r0
 8006518:	f8c9 5000 	str.w	r5, [r9]
 800651c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006520:	f8c8 0000 	str.w	r0, [r8]
 8006524:	4620      	mov	r0, r4
 8006526:	b003      	add	sp, #12
 8006528:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800652c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006530:	e7d5      	b.n	80064de <__d2b+0x2e>
 8006532:	6161      	str	r1, [r4, #20]
 8006534:	e7e5      	b.n	8006502 <__d2b+0x52>
 8006536:	a801      	add	r0, sp, #4
 8006538:	f7ff fd64 	bl	8006004 <__lo0bits>
 800653c:	9b01      	ldr	r3, [sp, #4]
 800653e:	6163      	str	r3, [r4, #20]
 8006540:	2201      	movs	r2, #1
 8006542:	6122      	str	r2, [r4, #16]
 8006544:	3020      	adds	r0, #32
 8006546:	e7e3      	b.n	8006510 <__d2b+0x60>
 8006548:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800654c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006550:	f8c9 0000 	str.w	r0, [r9]
 8006554:	6918      	ldr	r0, [r3, #16]
 8006556:	f7ff fd35 	bl	8005fc4 <__hi0bits>
 800655a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800655e:	e7df      	b.n	8006520 <__d2b+0x70>
 8006560:	08007667 	.word	0x08007667
 8006564:	08007678 	.word	0x08007678

08006568 <_calloc_r>:
 8006568:	b513      	push	{r0, r1, r4, lr}
 800656a:	434a      	muls	r2, r1
 800656c:	4611      	mov	r1, r2
 800656e:	9201      	str	r2, [sp, #4]
 8006570:	f000 f85a 	bl	8006628 <_malloc_r>
 8006574:	4604      	mov	r4, r0
 8006576:	b118      	cbz	r0, 8006580 <_calloc_r+0x18>
 8006578:	9a01      	ldr	r2, [sp, #4]
 800657a:	2100      	movs	r1, #0
 800657c:	f7fe f950 	bl	8004820 <memset>
 8006580:	4620      	mov	r0, r4
 8006582:	b002      	add	sp, #8
 8006584:	bd10      	pop	{r4, pc}
	...

08006588 <_free_r>:
 8006588:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800658a:	2900      	cmp	r1, #0
 800658c:	d048      	beq.n	8006620 <_free_r+0x98>
 800658e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006592:	9001      	str	r0, [sp, #4]
 8006594:	2b00      	cmp	r3, #0
 8006596:	f1a1 0404 	sub.w	r4, r1, #4
 800659a:	bfb8      	it	lt
 800659c:	18e4      	addlt	r4, r4, r3
 800659e:	f000 fa65 	bl	8006a6c <__malloc_lock>
 80065a2:	4a20      	ldr	r2, [pc, #128]	; (8006624 <_free_r+0x9c>)
 80065a4:	9801      	ldr	r0, [sp, #4]
 80065a6:	6813      	ldr	r3, [r2, #0]
 80065a8:	4615      	mov	r5, r2
 80065aa:	b933      	cbnz	r3, 80065ba <_free_r+0x32>
 80065ac:	6063      	str	r3, [r4, #4]
 80065ae:	6014      	str	r4, [r2, #0]
 80065b0:	b003      	add	sp, #12
 80065b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065b6:	f000 ba5f 	b.w	8006a78 <__malloc_unlock>
 80065ba:	42a3      	cmp	r3, r4
 80065bc:	d90b      	bls.n	80065d6 <_free_r+0x4e>
 80065be:	6821      	ldr	r1, [r4, #0]
 80065c0:	1862      	adds	r2, r4, r1
 80065c2:	4293      	cmp	r3, r2
 80065c4:	bf04      	itt	eq
 80065c6:	681a      	ldreq	r2, [r3, #0]
 80065c8:	685b      	ldreq	r3, [r3, #4]
 80065ca:	6063      	str	r3, [r4, #4]
 80065cc:	bf04      	itt	eq
 80065ce:	1852      	addeq	r2, r2, r1
 80065d0:	6022      	streq	r2, [r4, #0]
 80065d2:	602c      	str	r4, [r5, #0]
 80065d4:	e7ec      	b.n	80065b0 <_free_r+0x28>
 80065d6:	461a      	mov	r2, r3
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	b10b      	cbz	r3, 80065e0 <_free_r+0x58>
 80065dc:	42a3      	cmp	r3, r4
 80065de:	d9fa      	bls.n	80065d6 <_free_r+0x4e>
 80065e0:	6811      	ldr	r1, [r2, #0]
 80065e2:	1855      	adds	r5, r2, r1
 80065e4:	42a5      	cmp	r5, r4
 80065e6:	d10b      	bne.n	8006600 <_free_r+0x78>
 80065e8:	6824      	ldr	r4, [r4, #0]
 80065ea:	4421      	add	r1, r4
 80065ec:	1854      	adds	r4, r2, r1
 80065ee:	42a3      	cmp	r3, r4
 80065f0:	6011      	str	r1, [r2, #0]
 80065f2:	d1dd      	bne.n	80065b0 <_free_r+0x28>
 80065f4:	681c      	ldr	r4, [r3, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	6053      	str	r3, [r2, #4]
 80065fa:	4421      	add	r1, r4
 80065fc:	6011      	str	r1, [r2, #0]
 80065fe:	e7d7      	b.n	80065b0 <_free_r+0x28>
 8006600:	d902      	bls.n	8006608 <_free_r+0x80>
 8006602:	230c      	movs	r3, #12
 8006604:	6003      	str	r3, [r0, #0]
 8006606:	e7d3      	b.n	80065b0 <_free_r+0x28>
 8006608:	6825      	ldr	r5, [r4, #0]
 800660a:	1961      	adds	r1, r4, r5
 800660c:	428b      	cmp	r3, r1
 800660e:	bf04      	itt	eq
 8006610:	6819      	ldreq	r1, [r3, #0]
 8006612:	685b      	ldreq	r3, [r3, #4]
 8006614:	6063      	str	r3, [r4, #4]
 8006616:	bf04      	itt	eq
 8006618:	1949      	addeq	r1, r1, r5
 800661a:	6021      	streq	r1, [r4, #0]
 800661c:	6054      	str	r4, [r2, #4]
 800661e:	e7c7      	b.n	80065b0 <_free_r+0x28>
 8006620:	b003      	add	sp, #12
 8006622:	bd30      	pop	{r4, r5, pc}
 8006624:	200001fc 	.word	0x200001fc

08006628 <_malloc_r>:
 8006628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662a:	1ccd      	adds	r5, r1, #3
 800662c:	f025 0503 	bic.w	r5, r5, #3
 8006630:	3508      	adds	r5, #8
 8006632:	2d0c      	cmp	r5, #12
 8006634:	bf38      	it	cc
 8006636:	250c      	movcc	r5, #12
 8006638:	2d00      	cmp	r5, #0
 800663a:	4606      	mov	r6, r0
 800663c:	db01      	blt.n	8006642 <_malloc_r+0x1a>
 800663e:	42a9      	cmp	r1, r5
 8006640:	d903      	bls.n	800664a <_malloc_r+0x22>
 8006642:	230c      	movs	r3, #12
 8006644:	6033      	str	r3, [r6, #0]
 8006646:	2000      	movs	r0, #0
 8006648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800664a:	f000 fa0f 	bl	8006a6c <__malloc_lock>
 800664e:	4921      	ldr	r1, [pc, #132]	; (80066d4 <_malloc_r+0xac>)
 8006650:	680a      	ldr	r2, [r1, #0]
 8006652:	4614      	mov	r4, r2
 8006654:	b99c      	cbnz	r4, 800667e <_malloc_r+0x56>
 8006656:	4f20      	ldr	r7, [pc, #128]	; (80066d8 <_malloc_r+0xb0>)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	b923      	cbnz	r3, 8006666 <_malloc_r+0x3e>
 800665c:	4621      	mov	r1, r4
 800665e:	4630      	mov	r0, r6
 8006660:	f000 f998 	bl	8006994 <_sbrk_r>
 8006664:	6038      	str	r0, [r7, #0]
 8006666:	4629      	mov	r1, r5
 8006668:	4630      	mov	r0, r6
 800666a:	f000 f993 	bl	8006994 <_sbrk_r>
 800666e:	1c43      	adds	r3, r0, #1
 8006670:	d123      	bne.n	80066ba <_malloc_r+0x92>
 8006672:	230c      	movs	r3, #12
 8006674:	6033      	str	r3, [r6, #0]
 8006676:	4630      	mov	r0, r6
 8006678:	f000 f9fe 	bl	8006a78 <__malloc_unlock>
 800667c:	e7e3      	b.n	8006646 <_malloc_r+0x1e>
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	1b5b      	subs	r3, r3, r5
 8006682:	d417      	bmi.n	80066b4 <_malloc_r+0x8c>
 8006684:	2b0b      	cmp	r3, #11
 8006686:	d903      	bls.n	8006690 <_malloc_r+0x68>
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	441c      	add	r4, r3
 800668c:	6025      	str	r5, [r4, #0]
 800668e:	e004      	b.n	800669a <_malloc_r+0x72>
 8006690:	6863      	ldr	r3, [r4, #4]
 8006692:	42a2      	cmp	r2, r4
 8006694:	bf0c      	ite	eq
 8006696:	600b      	streq	r3, [r1, #0]
 8006698:	6053      	strne	r3, [r2, #4]
 800669a:	4630      	mov	r0, r6
 800669c:	f000 f9ec 	bl	8006a78 <__malloc_unlock>
 80066a0:	f104 000b 	add.w	r0, r4, #11
 80066a4:	1d23      	adds	r3, r4, #4
 80066a6:	f020 0007 	bic.w	r0, r0, #7
 80066aa:	1ac2      	subs	r2, r0, r3
 80066ac:	d0cc      	beq.n	8006648 <_malloc_r+0x20>
 80066ae:	1a1b      	subs	r3, r3, r0
 80066b0:	50a3      	str	r3, [r4, r2]
 80066b2:	e7c9      	b.n	8006648 <_malloc_r+0x20>
 80066b4:	4622      	mov	r2, r4
 80066b6:	6864      	ldr	r4, [r4, #4]
 80066b8:	e7cc      	b.n	8006654 <_malloc_r+0x2c>
 80066ba:	1cc4      	adds	r4, r0, #3
 80066bc:	f024 0403 	bic.w	r4, r4, #3
 80066c0:	42a0      	cmp	r0, r4
 80066c2:	d0e3      	beq.n	800668c <_malloc_r+0x64>
 80066c4:	1a21      	subs	r1, r4, r0
 80066c6:	4630      	mov	r0, r6
 80066c8:	f000 f964 	bl	8006994 <_sbrk_r>
 80066cc:	3001      	adds	r0, #1
 80066ce:	d1dd      	bne.n	800668c <_malloc_r+0x64>
 80066d0:	e7cf      	b.n	8006672 <_malloc_r+0x4a>
 80066d2:	bf00      	nop
 80066d4:	200001fc 	.word	0x200001fc
 80066d8:	20000200 	.word	0x20000200

080066dc <__ssputs_r>:
 80066dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066e0:	688e      	ldr	r6, [r1, #8]
 80066e2:	429e      	cmp	r6, r3
 80066e4:	4682      	mov	sl, r0
 80066e6:	460c      	mov	r4, r1
 80066e8:	4690      	mov	r8, r2
 80066ea:	461f      	mov	r7, r3
 80066ec:	d838      	bhi.n	8006760 <__ssputs_r+0x84>
 80066ee:	898a      	ldrh	r2, [r1, #12]
 80066f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80066f4:	d032      	beq.n	800675c <__ssputs_r+0x80>
 80066f6:	6825      	ldr	r5, [r4, #0]
 80066f8:	6909      	ldr	r1, [r1, #16]
 80066fa:	eba5 0901 	sub.w	r9, r5, r1
 80066fe:	6965      	ldr	r5, [r4, #20]
 8006700:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006704:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006708:	3301      	adds	r3, #1
 800670a:	444b      	add	r3, r9
 800670c:	106d      	asrs	r5, r5, #1
 800670e:	429d      	cmp	r5, r3
 8006710:	bf38      	it	cc
 8006712:	461d      	movcc	r5, r3
 8006714:	0553      	lsls	r3, r2, #21
 8006716:	d531      	bpl.n	800677c <__ssputs_r+0xa0>
 8006718:	4629      	mov	r1, r5
 800671a:	f7ff ff85 	bl	8006628 <_malloc_r>
 800671e:	4606      	mov	r6, r0
 8006720:	b950      	cbnz	r0, 8006738 <__ssputs_r+0x5c>
 8006722:	230c      	movs	r3, #12
 8006724:	f8ca 3000 	str.w	r3, [sl]
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800672e:	81a3      	strh	r3, [r4, #12]
 8006730:	f04f 30ff 	mov.w	r0, #4294967295
 8006734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006738:	6921      	ldr	r1, [r4, #16]
 800673a:	464a      	mov	r2, r9
 800673c:	f7ff fb88 	bl	8005e50 <memcpy>
 8006740:	89a3      	ldrh	r3, [r4, #12]
 8006742:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800674a:	81a3      	strh	r3, [r4, #12]
 800674c:	6126      	str	r6, [r4, #16]
 800674e:	6165      	str	r5, [r4, #20]
 8006750:	444e      	add	r6, r9
 8006752:	eba5 0509 	sub.w	r5, r5, r9
 8006756:	6026      	str	r6, [r4, #0]
 8006758:	60a5      	str	r5, [r4, #8]
 800675a:	463e      	mov	r6, r7
 800675c:	42be      	cmp	r6, r7
 800675e:	d900      	bls.n	8006762 <__ssputs_r+0x86>
 8006760:	463e      	mov	r6, r7
 8006762:	4632      	mov	r2, r6
 8006764:	6820      	ldr	r0, [r4, #0]
 8006766:	4641      	mov	r1, r8
 8006768:	f000 f966 	bl	8006a38 <memmove>
 800676c:	68a3      	ldr	r3, [r4, #8]
 800676e:	6822      	ldr	r2, [r4, #0]
 8006770:	1b9b      	subs	r3, r3, r6
 8006772:	4432      	add	r2, r6
 8006774:	60a3      	str	r3, [r4, #8]
 8006776:	6022      	str	r2, [r4, #0]
 8006778:	2000      	movs	r0, #0
 800677a:	e7db      	b.n	8006734 <__ssputs_r+0x58>
 800677c:	462a      	mov	r2, r5
 800677e:	f000 f981 	bl	8006a84 <_realloc_r>
 8006782:	4606      	mov	r6, r0
 8006784:	2800      	cmp	r0, #0
 8006786:	d1e1      	bne.n	800674c <__ssputs_r+0x70>
 8006788:	6921      	ldr	r1, [r4, #16]
 800678a:	4650      	mov	r0, sl
 800678c:	f7ff fefc 	bl	8006588 <_free_r>
 8006790:	e7c7      	b.n	8006722 <__ssputs_r+0x46>
	...

08006794 <_svfiprintf_r>:
 8006794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006798:	4698      	mov	r8, r3
 800679a:	898b      	ldrh	r3, [r1, #12]
 800679c:	061b      	lsls	r3, r3, #24
 800679e:	b09d      	sub	sp, #116	; 0x74
 80067a0:	4607      	mov	r7, r0
 80067a2:	460d      	mov	r5, r1
 80067a4:	4614      	mov	r4, r2
 80067a6:	d50e      	bpl.n	80067c6 <_svfiprintf_r+0x32>
 80067a8:	690b      	ldr	r3, [r1, #16]
 80067aa:	b963      	cbnz	r3, 80067c6 <_svfiprintf_r+0x32>
 80067ac:	2140      	movs	r1, #64	; 0x40
 80067ae:	f7ff ff3b 	bl	8006628 <_malloc_r>
 80067b2:	6028      	str	r0, [r5, #0]
 80067b4:	6128      	str	r0, [r5, #16]
 80067b6:	b920      	cbnz	r0, 80067c2 <_svfiprintf_r+0x2e>
 80067b8:	230c      	movs	r3, #12
 80067ba:	603b      	str	r3, [r7, #0]
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295
 80067c0:	e0d1      	b.n	8006966 <_svfiprintf_r+0x1d2>
 80067c2:	2340      	movs	r3, #64	; 0x40
 80067c4:	616b      	str	r3, [r5, #20]
 80067c6:	2300      	movs	r3, #0
 80067c8:	9309      	str	r3, [sp, #36]	; 0x24
 80067ca:	2320      	movs	r3, #32
 80067cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80067d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80067d4:	2330      	movs	r3, #48	; 0x30
 80067d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006980 <_svfiprintf_r+0x1ec>
 80067da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80067de:	f04f 0901 	mov.w	r9, #1
 80067e2:	4623      	mov	r3, r4
 80067e4:	469a      	mov	sl, r3
 80067e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067ea:	b10a      	cbz	r2, 80067f0 <_svfiprintf_r+0x5c>
 80067ec:	2a25      	cmp	r2, #37	; 0x25
 80067ee:	d1f9      	bne.n	80067e4 <_svfiprintf_r+0x50>
 80067f0:	ebba 0b04 	subs.w	fp, sl, r4
 80067f4:	d00b      	beq.n	800680e <_svfiprintf_r+0x7a>
 80067f6:	465b      	mov	r3, fp
 80067f8:	4622      	mov	r2, r4
 80067fa:	4629      	mov	r1, r5
 80067fc:	4638      	mov	r0, r7
 80067fe:	f7ff ff6d 	bl	80066dc <__ssputs_r>
 8006802:	3001      	adds	r0, #1
 8006804:	f000 80aa 	beq.w	800695c <_svfiprintf_r+0x1c8>
 8006808:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800680a:	445a      	add	r2, fp
 800680c:	9209      	str	r2, [sp, #36]	; 0x24
 800680e:	f89a 3000 	ldrb.w	r3, [sl]
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 80a2 	beq.w	800695c <_svfiprintf_r+0x1c8>
 8006818:	2300      	movs	r3, #0
 800681a:	f04f 32ff 	mov.w	r2, #4294967295
 800681e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006822:	f10a 0a01 	add.w	sl, sl, #1
 8006826:	9304      	str	r3, [sp, #16]
 8006828:	9307      	str	r3, [sp, #28]
 800682a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800682e:	931a      	str	r3, [sp, #104]	; 0x68
 8006830:	4654      	mov	r4, sl
 8006832:	2205      	movs	r2, #5
 8006834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006838:	4851      	ldr	r0, [pc, #324]	; (8006980 <_svfiprintf_r+0x1ec>)
 800683a:	f7f9 fcd9 	bl	80001f0 <memchr>
 800683e:	9a04      	ldr	r2, [sp, #16]
 8006840:	b9d8      	cbnz	r0, 800687a <_svfiprintf_r+0xe6>
 8006842:	06d0      	lsls	r0, r2, #27
 8006844:	bf44      	itt	mi
 8006846:	2320      	movmi	r3, #32
 8006848:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800684c:	0711      	lsls	r1, r2, #28
 800684e:	bf44      	itt	mi
 8006850:	232b      	movmi	r3, #43	; 0x2b
 8006852:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006856:	f89a 3000 	ldrb.w	r3, [sl]
 800685a:	2b2a      	cmp	r3, #42	; 0x2a
 800685c:	d015      	beq.n	800688a <_svfiprintf_r+0xf6>
 800685e:	9a07      	ldr	r2, [sp, #28]
 8006860:	4654      	mov	r4, sl
 8006862:	2000      	movs	r0, #0
 8006864:	f04f 0c0a 	mov.w	ip, #10
 8006868:	4621      	mov	r1, r4
 800686a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800686e:	3b30      	subs	r3, #48	; 0x30
 8006870:	2b09      	cmp	r3, #9
 8006872:	d94e      	bls.n	8006912 <_svfiprintf_r+0x17e>
 8006874:	b1b0      	cbz	r0, 80068a4 <_svfiprintf_r+0x110>
 8006876:	9207      	str	r2, [sp, #28]
 8006878:	e014      	b.n	80068a4 <_svfiprintf_r+0x110>
 800687a:	eba0 0308 	sub.w	r3, r0, r8
 800687e:	fa09 f303 	lsl.w	r3, r9, r3
 8006882:	4313      	orrs	r3, r2
 8006884:	9304      	str	r3, [sp, #16]
 8006886:	46a2      	mov	sl, r4
 8006888:	e7d2      	b.n	8006830 <_svfiprintf_r+0x9c>
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	1d19      	adds	r1, r3, #4
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	9103      	str	r1, [sp, #12]
 8006892:	2b00      	cmp	r3, #0
 8006894:	bfbb      	ittet	lt
 8006896:	425b      	neglt	r3, r3
 8006898:	f042 0202 	orrlt.w	r2, r2, #2
 800689c:	9307      	strge	r3, [sp, #28]
 800689e:	9307      	strlt	r3, [sp, #28]
 80068a0:	bfb8      	it	lt
 80068a2:	9204      	strlt	r2, [sp, #16]
 80068a4:	7823      	ldrb	r3, [r4, #0]
 80068a6:	2b2e      	cmp	r3, #46	; 0x2e
 80068a8:	d10c      	bne.n	80068c4 <_svfiprintf_r+0x130>
 80068aa:	7863      	ldrb	r3, [r4, #1]
 80068ac:	2b2a      	cmp	r3, #42	; 0x2a
 80068ae:	d135      	bne.n	800691c <_svfiprintf_r+0x188>
 80068b0:	9b03      	ldr	r3, [sp, #12]
 80068b2:	1d1a      	adds	r2, r3, #4
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	9203      	str	r2, [sp, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	bfb8      	it	lt
 80068bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80068c0:	3402      	adds	r4, #2
 80068c2:	9305      	str	r3, [sp, #20]
 80068c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006990 <_svfiprintf_r+0x1fc>
 80068c8:	7821      	ldrb	r1, [r4, #0]
 80068ca:	2203      	movs	r2, #3
 80068cc:	4650      	mov	r0, sl
 80068ce:	f7f9 fc8f 	bl	80001f0 <memchr>
 80068d2:	b140      	cbz	r0, 80068e6 <_svfiprintf_r+0x152>
 80068d4:	2340      	movs	r3, #64	; 0x40
 80068d6:	eba0 000a 	sub.w	r0, r0, sl
 80068da:	fa03 f000 	lsl.w	r0, r3, r0
 80068de:	9b04      	ldr	r3, [sp, #16]
 80068e0:	4303      	orrs	r3, r0
 80068e2:	3401      	adds	r4, #1
 80068e4:	9304      	str	r3, [sp, #16]
 80068e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068ea:	4826      	ldr	r0, [pc, #152]	; (8006984 <_svfiprintf_r+0x1f0>)
 80068ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80068f0:	2206      	movs	r2, #6
 80068f2:	f7f9 fc7d 	bl	80001f0 <memchr>
 80068f6:	2800      	cmp	r0, #0
 80068f8:	d038      	beq.n	800696c <_svfiprintf_r+0x1d8>
 80068fa:	4b23      	ldr	r3, [pc, #140]	; (8006988 <_svfiprintf_r+0x1f4>)
 80068fc:	bb1b      	cbnz	r3, 8006946 <_svfiprintf_r+0x1b2>
 80068fe:	9b03      	ldr	r3, [sp, #12]
 8006900:	3307      	adds	r3, #7
 8006902:	f023 0307 	bic.w	r3, r3, #7
 8006906:	3308      	adds	r3, #8
 8006908:	9303      	str	r3, [sp, #12]
 800690a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800690c:	4433      	add	r3, r6
 800690e:	9309      	str	r3, [sp, #36]	; 0x24
 8006910:	e767      	b.n	80067e2 <_svfiprintf_r+0x4e>
 8006912:	fb0c 3202 	mla	r2, ip, r2, r3
 8006916:	460c      	mov	r4, r1
 8006918:	2001      	movs	r0, #1
 800691a:	e7a5      	b.n	8006868 <_svfiprintf_r+0xd4>
 800691c:	2300      	movs	r3, #0
 800691e:	3401      	adds	r4, #1
 8006920:	9305      	str	r3, [sp, #20]
 8006922:	4619      	mov	r1, r3
 8006924:	f04f 0c0a 	mov.w	ip, #10
 8006928:	4620      	mov	r0, r4
 800692a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800692e:	3a30      	subs	r2, #48	; 0x30
 8006930:	2a09      	cmp	r2, #9
 8006932:	d903      	bls.n	800693c <_svfiprintf_r+0x1a8>
 8006934:	2b00      	cmp	r3, #0
 8006936:	d0c5      	beq.n	80068c4 <_svfiprintf_r+0x130>
 8006938:	9105      	str	r1, [sp, #20]
 800693a:	e7c3      	b.n	80068c4 <_svfiprintf_r+0x130>
 800693c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006940:	4604      	mov	r4, r0
 8006942:	2301      	movs	r3, #1
 8006944:	e7f0      	b.n	8006928 <_svfiprintf_r+0x194>
 8006946:	ab03      	add	r3, sp, #12
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	462a      	mov	r2, r5
 800694c:	4b0f      	ldr	r3, [pc, #60]	; (800698c <_svfiprintf_r+0x1f8>)
 800694e:	a904      	add	r1, sp, #16
 8006950:	4638      	mov	r0, r7
 8006952:	f7fe f80d 	bl	8004970 <_printf_float>
 8006956:	1c42      	adds	r2, r0, #1
 8006958:	4606      	mov	r6, r0
 800695a:	d1d6      	bne.n	800690a <_svfiprintf_r+0x176>
 800695c:	89ab      	ldrh	r3, [r5, #12]
 800695e:	065b      	lsls	r3, r3, #25
 8006960:	f53f af2c 	bmi.w	80067bc <_svfiprintf_r+0x28>
 8006964:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006966:	b01d      	add	sp, #116	; 0x74
 8006968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800696c:	ab03      	add	r3, sp, #12
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	462a      	mov	r2, r5
 8006972:	4b06      	ldr	r3, [pc, #24]	; (800698c <_svfiprintf_r+0x1f8>)
 8006974:	a904      	add	r1, sp, #16
 8006976:	4638      	mov	r0, r7
 8006978:	f7fe fa9e 	bl	8004eb8 <_printf_i>
 800697c:	e7eb      	b.n	8006956 <_svfiprintf_r+0x1c2>
 800697e:	bf00      	nop
 8006980:	080077d4 	.word	0x080077d4
 8006984:	080077de 	.word	0x080077de
 8006988:	08004971 	.word	0x08004971
 800698c:	080066dd 	.word	0x080066dd
 8006990:	080077da 	.word	0x080077da

08006994 <_sbrk_r>:
 8006994:	b538      	push	{r3, r4, r5, lr}
 8006996:	4d06      	ldr	r5, [pc, #24]	; (80069b0 <_sbrk_r+0x1c>)
 8006998:	2300      	movs	r3, #0
 800699a:	4604      	mov	r4, r0
 800699c:	4608      	mov	r0, r1
 800699e:	602b      	str	r3, [r5, #0]
 80069a0:	f7fb f91c 	bl	8001bdc <_sbrk>
 80069a4:	1c43      	adds	r3, r0, #1
 80069a6:	d102      	bne.n	80069ae <_sbrk_r+0x1a>
 80069a8:	682b      	ldr	r3, [r5, #0]
 80069aa:	b103      	cbz	r3, 80069ae <_sbrk_r+0x1a>
 80069ac:	6023      	str	r3, [r4, #0]
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	200003dc 	.word	0x200003dc

080069b4 <__assert_func>:
 80069b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80069b6:	4614      	mov	r4, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	4b09      	ldr	r3, [pc, #36]	; (80069e0 <__assert_func+0x2c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4605      	mov	r5, r0
 80069c0:	68d8      	ldr	r0, [r3, #12]
 80069c2:	b14c      	cbz	r4, 80069d8 <__assert_func+0x24>
 80069c4:	4b07      	ldr	r3, [pc, #28]	; (80069e4 <__assert_func+0x30>)
 80069c6:	9100      	str	r1, [sp, #0]
 80069c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069cc:	4906      	ldr	r1, [pc, #24]	; (80069e8 <__assert_func+0x34>)
 80069ce:	462b      	mov	r3, r5
 80069d0:	f000 f80e 	bl	80069f0 <fiprintf>
 80069d4:	f000 faa4 	bl	8006f20 <abort>
 80069d8:	4b04      	ldr	r3, [pc, #16]	; (80069ec <__assert_func+0x38>)
 80069da:	461c      	mov	r4, r3
 80069dc:	e7f3      	b.n	80069c6 <__assert_func+0x12>
 80069de:	bf00      	nop
 80069e0:	2000000c 	.word	0x2000000c
 80069e4:	080077e5 	.word	0x080077e5
 80069e8:	080077f2 	.word	0x080077f2
 80069ec:	08007820 	.word	0x08007820

080069f0 <fiprintf>:
 80069f0:	b40e      	push	{r1, r2, r3}
 80069f2:	b503      	push	{r0, r1, lr}
 80069f4:	4601      	mov	r1, r0
 80069f6:	ab03      	add	r3, sp, #12
 80069f8:	4805      	ldr	r0, [pc, #20]	; (8006a10 <fiprintf+0x20>)
 80069fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80069fe:	6800      	ldr	r0, [r0, #0]
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	f000 f88f 	bl	8006b24 <_vfiprintf_r>
 8006a06:	b002      	add	sp, #8
 8006a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a0c:	b003      	add	sp, #12
 8006a0e:	4770      	bx	lr
 8006a10:	2000000c 	.word	0x2000000c

08006a14 <__ascii_mbtowc>:
 8006a14:	b082      	sub	sp, #8
 8006a16:	b901      	cbnz	r1, 8006a1a <__ascii_mbtowc+0x6>
 8006a18:	a901      	add	r1, sp, #4
 8006a1a:	b142      	cbz	r2, 8006a2e <__ascii_mbtowc+0x1a>
 8006a1c:	b14b      	cbz	r3, 8006a32 <__ascii_mbtowc+0x1e>
 8006a1e:	7813      	ldrb	r3, [r2, #0]
 8006a20:	600b      	str	r3, [r1, #0]
 8006a22:	7812      	ldrb	r2, [r2, #0]
 8006a24:	1e10      	subs	r0, r2, #0
 8006a26:	bf18      	it	ne
 8006a28:	2001      	movne	r0, #1
 8006a2a:	b002      	add	sp, #8
 8006a2c:	4770      	bx	lr
 8006a2e:	4610      	mov	r0, r2
 8006a30:	e7fb      	b.n	8006a2a <__ascii_mbtowc+0x16>
 8006a32:	f06f 0001 	mvn.w	r0, #1
 8006a36:	e7f8      	b.n	8006a2a <__ascii_mbtowc+0x16>

08006a38 <memmove>:
 8006a38:	4288      	cmp	r0, r1
 8006a3a:	b510      	push	{r4, lr}
 8006a3c:	eb01 0402 	add.w	r4, r1, r2
 8006a40:	d902      	bls.n	8006a48 <memmove+0x10>
 8006a42:	4284      	cmp	r4, r0
 8006a44:	4623      	mov	r3, r4
 8006a46:	d807      	bhi.n	8006a58 <memmove+0x20>
 8006a48:	1e43      	subs	r3, r0, #1
 8006a4a:	42a1      	cmp	r1, r4
 8006a4c:	d008      	beq.n	8006a60 <memmove+0x28>
 8006a4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a56:	e7f8      	b.n	8006a4a <memmove+0x12>
 8006a58:	4402      	add	r2, r0
 8006a5a:	4601      	mov	r1, r0
 8006a5c:	428a      	cmp	r2, r1
 8006a5e:	d100      	bne.n	8006a62 <memmove+0x2a>
 8006a60:	bd10      	pop	{r4, pc}
 8006a62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a6a:	e7f7      	b.n	8006a5c <memmove+0x24>

08006a6c <__malloc_lock>:
 8006a6c:	4801      	ldr	r0, [pc, #4]	; (8006a74 <__malloc_lock+0x8>)
 8006a6e:	f000 bc17 	b.w	80072a0 <__retarget_lock_acquire_recursive>
 8006a72:	bf00      	nop
 8006a74:	200003e4 	.word	0x200003e4

08006a78 <__malloc_unlock>:
 8006a78:	4801      	ldr	r0, [pc, #4]	; (8006a80 <__malloc_unlock+0x8>)
 8006a7a:	f000 bc12 	b.w	80072a2 <__retarget_lock_release_recursive>
 8006a7e:	bf00      	nop
 8006a80:	200003e4 	.word	0x200003e4

08006a84 <_realloc_r>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	4607      	mov	r7, r0
 8006a88:	4614      	mov	r4, r2
 8006a8a:	460e      	mov	r6, r1
 8006a8c:	b921      	cbnz	r1, 8006a98 <_realloc_r+0x14>
 8006a8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a92:	4611      	mov	r1, r2
 8006a94:	f7ff bdc8 	b.w	8006628 <_malloc_r>
 8006a98:	b922      	cbnz	r2, 8006aa4 <_realloc_r+0x20>
 8006a9a:	f7ff fd75 	bl	8006588 <_free_r>
 8006a9e:	4625      	mov	r5, r4
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aa4:	f000 fc62 	bl	800736c <_malloc_usable_size_r>
 8006aa8:	42a0      	cmp	r0, r4
 8006aaa:	d20f      	bcs.n	8006acc <_realloc_r+0x48>
 8006aac:	4621      	mov	r1, r4
 8006aae:	4638      	mov	r0, r7
 8006ab0:	f7ff fdba 	bl	8006628 <_malloc_r>
 8006ab4:	4605      	mov	r5, r0
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	d0f2      	beq.n	8006aa0 <_realloc_r+0x1c>
 8006aba:	4631      	mov	r1, r6
 8006abc:	4622      	mov	r2, r4
 8006abe:	f7ff f9c7 	bl	8005e50 <memcpy>
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4638      	mov	r0, r7
 8006ac6:	f7ff fd5f 	bl	8006588 <_free_r>
 8006aca:	e7e9      	b.n	8006aa0 <_realloc_r+0x1c>
 8006acc:	4635      	mov	r5, r6
 8006ace:	e7e7      	b.n	8006aa0 <_realloc_r+0x1c>

08006ad0 <__sfputc_r>:
 8006ad0:	6893      	ldr	r3, [r2, #8]
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	b410      	push	{r4}
 8006ad8:	6093      	str	r3, [r2, #8]
 8006ada:	da08      	bge.n	8006aee <__sfputc_r+0x1e>
 8006adc:	6994      	ldr	r4, [r2, #24]
 8006ade:	42a3      	cmp	r3, r4
 8006ae0:	db01      	blt.n	8006ae6 <__sfputc_r+0x16>
 8006ae2:	290a      	cmp	r1, #10
 8006ae4:	d103      	bne.n	8006aee <__sfputc_r+0x1e>
 8006ae6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006aea:	f000 b94b 	b.w	8006d84 <__swbuf_r>
 8006aee:	6813      	ldr	r3, [r2, #0]
 8006af0:	1c58      	adds	r0, r3, #1
 8006af2:	6010      	str	r0, [r2, #0]
 8006af4:	7019      	strb	r1, [r3, #0]
 8006af6:	4608      	mov	r0, r1
 8006af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006afc:	4770      	bx	lr

08006afe <__sfputs_r>:
 8006afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b00:	4606      	mov	r6, r0
 8006b02:	460f      	mov	r7, r1
 8006b04:	4614      	mov	r4, r2
 8006b06:	18d5      	adds	r5, r2, r3
 8006b08:	42ac      	cmp	r4, r5
 8006b0a:	d101      	bne.n	8006b10 <__sfputs_r+0x12>
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	e007      	b.n	8006b20 <__sfputs_r+0x22>
 8006b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b14:	463a      	mov	r2, r7
 8006b16:	4630      	mov	r0, r6
 8006b18:	f7ff ffda 	bl	8006ad0 <__sfputc_r>
 8006b1c:	1c43      	adds	r3, r0, #1
 8006b1e:	d1f3      	bne.n	8006b08 <__sfputs_r+0xa>
 8006b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b24 <_vfiprintf_r>:
 8006b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b28:	460d      	mov	r5, r1
 8006b2a:	b09d      	sub	sp, #116	; 0x74
 8006b2c:	4614      	mov	r4, r2
 8006b2e:	4698      	mov	r8, r3
 8006b30:	4606      	mov	r6, r0
 8006b32:	b118      	cbz	r0, 8006b3c <_vfiprintf_r+0x18>
 8006b34:	6983      	ldr	r3, [r0, #24]
 8006b36:	b90b      	cbnz	r3, 8006b3c <_vfiprintf_r+0x18>
 8006b38:	f000 fb14 	bl	8007164 <__sinit>
 8006b3c:	4b89      	ldr	r3, [pc, #548]	; (8006d64 <_vfiprintf_r+0x240>)
 8006b3e:	429d      	cmp	r5, r3
 8006b40:	d11b      	bne.n	8006b7a <_vfiprintf_r+0x56>
 8006b42:	6875      	ldr	r5, [r6, #4]
 8006b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b46:	07d9      	lsls	r1, r3, #31
 8006b48:	d405      	bmi.n	8006b56 <_vfiprintf_r+0x32>
 8006b4a:	89ab      	ldrh	r3, [r5, #12]
 8006b4c:	059a      	lsls	r2, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_vfiprintf_r+0x32>
 8006b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b52:	f000 fba5 	bl	80072a0 <__retarget_lock_acquire_recursive>
 8006b56:	89ab      	ldrh	r3, [r5, #12]
 8006b58:	071b      	lsls	r3, r3, #28
 8006b5a:	d501      	bpl.n	8006b60 <_vfiprintf_r+0x3c>
 8006b5c:	692b      	ldr	r3, [r5, #16]
 8006b5e:	b9eb      	cbnz	r3, 8006b9c <_vfiprintf_r+0x78>
 8006b60:	4629      	mov	r1, r5
 8006b62:	4630      	mov	r0, r6
 8006b64:	f000 f96e 	bl	8006e44 <__swsetup_r>
 8006b68:	b1c0      	cbz	r0, 8006b9c <_vfiprintf_r+0x78>
 8006b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b6c:	07dc      	lsls	r4, r3, #31
 8006b6e:	d50e      	bpl.n	8006b8e <_vfiprintf_r+0x6a>
 8006b70:	f04f 30ff 	mov.w	r0, #4294967295
 8006b74:	b01d      	add	sp, #116	; 0x74
 8006b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7a:	4b7b      	ldr	r3, [pc, #492]	; (8006d68 <_vfiprintf_r+0x244>)
 8006b7c:	429d      	cmp	r5, r3
 8006b7e:	d101      	bne.n	8006b84 <_vfiprintf_r+0x60>
 8006b80:	68b5      	ldr	r5, [r6, #8]
 8006b82:	e7df      	b.n	8006b44 <_vfiprintf_r+0x20>
 8006b84:	4b79      	ldr	r3, [pc, #484]	; (8006d6c <_vfiprintf_r+0x248>)
 8006b86:	429d      	cmp	r5, r3
 8006b88:	bf08      	it	eq
 8006b8a:	68f5      	ldreq	r5, [r6, #12]
 8006b8c:	e7da      	b.n	8006b44 <_vfiprintf_r+0x20>
 8006b8e:	89ab      	ldrh	r3, [r5, #12]
 8006b90:	0598      	lsls	r0, r3, #22
 8006b92:	d4ed      	bmi.n	8006b70 <_vfiprintf_r+0x4c>
 8006b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b96:	f000 fb84 	bl	80072a2 <__retarget_lock_release_recursive>
 8006b9a:	e7e9      	b.n	8006b70 <_vfiprintf_r+0x4c>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006ba0:	2320      	movs	r3, #32
 8006ba2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006baa:	2330      	movs	r3, #48	; 0x30
 8006bac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006d70 <_vfiprintf_r+0x24c>
 8006bb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bb4:	f04f 0901 	mov.w	r9, #1
 8006bb8:	4623      	mov	r3, r4
 8006bba:	469a      	mov	sl, r3
 8006bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bc0:	b10a      	cbz	r2, 8006bc6 <_vfiprintf_r+0xa2>
 8006bc2:	2a25      	cmp	r2, #37	; 0x25
 8006bc4:	d1f9      	bne.n	8006bba <_vfiprintf_r+0x96>
 8006bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8006bca:	d00b      	beq.n	8006be4 <_vfiprintf_r+0xc0>
 8006bcc:	465b      	mov	r3, fp
 8006bce:	4622      	mov	r2, r4
 8006bd0:	4629      	mov	r1, r5
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	f7ff ff93 	bl	8006afe <__sfputs_r>
 8006bd8:	3001      	adds	r0, #1
 8006bda:	f000 80aa 	beq.w	8006d32 <_vfiprintf_r+0x20e>
 8006bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006be0:	445a      	add	r2, fp
 8006be2:	9209      	str	r2, [sp, #36]	; 0x24
 8006be4:	f89a 3000 	ldrb.w	r3, [sl]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 80a2 	beq.w	8006d32 <_vfiprintf_r+0x20e>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bf8:	f10a 0a01 	add.w	sl, sl, #1
 8006bfc:	9304      	str	r3, [sp, #16]
 8006bfe:	9307      	str	r3, [sp, #28]
 8006c00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c04:	931a      	str	r3, [sp, #104]	; 0x68
 8006c06:	4654      	mov	r4, sl
 8006c08:	2205      	movs	r2, #5
 8006c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c0e:	4858      	ldr	r0, [pc, #352]	; (8006d70 <_vfiprintf_r+0x24c>)
 8006c10:	f7f9 faee 	bl	80001f0 <memchr>
 8006c14:	9a04      	ldr	r2, [sp, #16]
 8006c16:	b9d8      	cbnz	r0, 8006c50 <_vfiprintf_r+0x12c>
 8006c18:	06d1      	lsls	r1, r2, #27
 8006c1a:	bf44      	itt	mi
 8006c1c:	2320      	movmi	r3, #32
 8006c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c22:	0713      	lsls	r3, r2, #28
 8006c24:	bf44      	itt	mi
 8006c26:	232b      	movmi	r3, #43	; 0x2b
 8006c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c30:	2b2a      	cmp	r3, #42	; 0x2a
 8006c32:	d015      	beq.n	8006c60 <_vfiprintf_r+0x13c>
 8006c34:	9a07      	ldr	r2, [sp, #28]
 8006c36:	4654      	mov	r4, sl
 8006c38:	2000      	movs	r0, #0
 8006c3a:	f04f 0c0a 	mov.w	ip, #10
 8006c3e:	4621      	mov	r1, r4
 8006c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c44:	3b30      	subs	r3, #48	; 0x30
 8006c46:	2b09      	cmp	r3, #9
 8006c48:	d94e      	bls.n	8006ce8 <_vfiprintf_r+0x1c4>
 8006c4a:	b1b0      	cbz	r0, 8006c7a <_vfiprintf_r+0x156>
 8006c4c:	9207      	str	r2, [sp, #28]
 8006c4e:	e014      	b.n	8006c7a <_vfiprintf_r+0x156>
 8006c50:	eba0 0308 	sub.w	r3, r0, r8
 8006c54:	fa09 f303 	lsl.w	r3, r9, r3
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	9304      	str	r3, [sp, #16]
 8006c5c:	46a2      	mov	sl, r4
 8006c5e:	e7d2      	b.n	8006c06 <_vfiprintf_r+0xe2>
 8006c60:	9b03      	ldr	r3, [sp, #12]
 8006c62:	1d19      	adds	r1, r3, #4
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	9103      	str	r1, [sp, #12]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	bfbb      	ittet	lt
 8006c6c:	425b      	neglt	r3, r3
 8006c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c72:	9307      	strge	r3, [sp, #28]
 8006c74:	9307      	strlt	r3, [sp, #28]
 8006c76:	bfb8      	it	lt
 8006c78:	9204      	strlt	r2, [sp, #16]
 8006c7a:	7823      	ldrb	r3, [r4, #0]
 8006c7c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c7e:	d10c      	bne.n	8006c9a <_vfiprintf_r+0x176>
 8006c80:	7863      	ldrb	r3, [r4, #1]
 8006c82:	2b2a      	cmp	r3, #42	; 0x2a
 8006c84:	d135      	bne.n	8006cf2 <_vfiprintf_r+0x1ce>
 8006c86:	9b03      	ldr	r3, [sp, #12]
 8006c88:	1d1a      	adds	r2, r3, #4
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	9203      	str	r2, [sp, #12]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	bfb8      	it	lt
 8006c92:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c96:	3402      	adds	r4, #2
 8006c98:	9305      	str	r3, [sp, #20]
 8006c9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006d80 <_vfiprintf_r+0x25c>
 8006c9e:	7821      	ldrb	r1, [r4, #0]
 8006ca0:	2203      	movs	r2, #3
 8006ca2:	4650      	mov	r0, sl
 8006ca4:	f7f9 faa4 	bl	80001f0 <memchr>
 8006ca8:	b140      	cbz	r0, 8006cbc <_vfiprintf_r+0x198>
 8006caa:	2340      	movs	r3, #64	; 0x40
 8006cac:	eba0 000a 	sub.w	r0, r0, sl
 8006cb0:	fa03 f000 	lsl.w	r0, r3, r0
 8006cb4:	9b04      	ldr	r3, [sp, #16]
 8006cb6:	4303      	orrs	r3, r0
 8006cb8:	3401      	adds	r4, #1
 8006cba:	9304      	str	r3, [sp, #16]
 8006cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cc0:	482c      	ldr	r0, [pc, #176]	; (8006d74 <_vfiprintf_r+0x250>)
 8006cc2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cc6:	2206      	movs	r2, #6
 8006cc8:	f7f9 fa92 	bl	80001f0 <memchr>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	d03f      	beq.n	8006d50 <_vfiprintf_r+0x22c>
 8006cd0:	4b29      	ldr	r3, [pc, #164]	; (8006d78 <_vfiprintf_r+0x254>)
 8006cd2:	bb1b      	cbnz	r3, 8006d1c <_vfiprintf_r+0x1f8>
 8006cd4:	9b03      	ldr	r3, [sp, #12]
 8006cd6:	3307      	adds	r3, #7
 8006cd8:	f023 0307 	bic.w	r3, r3, #7
 8006cdc:	3308      	adds	r3, #8
 8006cde:	9303      	str	r3, [sp, #12]
 8006ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce2:	443b      	add	r3, r7
 8006ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce6:	e767      	b.n	8006bb8 <_vfiprintf_r+0x94>
 8006ce8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cec:	460c      	mov	r4, r1
 8006cee:	2001      	movs	r0, #1
 8006cf0:	e7a5      	b.n	8006c3e <_vfiprintf_r+0x11a>
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	3401      	adds	r4, #1
 8006cf6:	9305      	str	r3, [sp, #20]
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	f04f 0c0a 	mov.w	ip, #10
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d04:	3a30      	subs	r2, #48	; 0x30
 8006d06:	2a09      	cmp	r2, #9
 8006d08:	d903      	bls.n	8006d12 <_vfiprintf_r+0x1ee>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d0c5      	beq.n	8006c9a <_vfiprintf_r+0x176>
 8006d0e:	9105      	str	r1, [sp, #20]
 8006d10:	e7c3      	b.n	8006c9a <_vfiprintf_r+0x176>
 8006d12:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d16:	4604      	mov	r4, r0
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e7f0      	b.n	8006cfe <_vfiprintf_r+0x1da>
 8006d1c:	ab03      	add	r3, sp, #12
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	462a      	mov	r2, r5
 8006d22:	4b16      	ldr	r3, [pc, #88]	; (8006d7c <_vfiprintf_r+0x258>)
 8006d24:	a904      	add	r1, sp, #16
 8006d26:	4630      	mov	r0, r6
 8006d28:	f7fd fe22 	bl	8004970 <_printf_float>
 8006d2c:	4607      	mov	r7, r0
 8006d2e:	1c78      	adds	r0, r7, #1
 8006d30:	d1d6      	bne.n	8006ce0 <_vfiprintf_r+0x1bc>
 8006d32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d34:	07d9      	lsls	r1, r3, #31
 8006d36:	d405      	bmi.n	8006d44 <_vfiprintf_r+0x220>
 8006d38:	89ab      	ldrh	r3, [r5, #12]
 8006d3a:	059a      	lsls	r2, r3, #22
 8006d3c:	d402      	bmi.n	8006d44 <_vfiprintf_r+0x220>
 8006d3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d40:	f000 faaf 	bl	80072a2 <__retarget_lock_release_recursive>
 8006d44:	89ab      	ldrh	r3, [r5, #12]
 8006d46:	065b      	lsls	r3, r3, #25
 8006d48:	f53f af12 	bmi.w	8006b70 <_vfiprintf_r+0x4c>
 8006d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d4e:	e711      	b.n	8006b74 <_vfiprintf_r+0x50>
 8006d50:	ab03      	add	r3, sp, #12
 8006d52:	9300      	str	r3, [sp, #0]
 8006d54:	462a      	mov	r2, r5
 8006d56:	4b09      	ldr	r3, [pc, #36]	; (8006d7c <_vfiprintf_r+0x258>)
 8006d58:	a904      	add	r1, sp, #16
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7fe f8ac 	bl	8004eb8 <_printf_i>
 8006d60:	e7e4      	b.n	8006d2c <_vfiprintf_r+0x208>
 8006d62:	bf00      	nop
 8006d64:	0800794c 	.word	0x0800794c
 8006d68:	0800796c 	.word	0x0800796c
 8006d6c:	0800792c 	.word	0x0800792c
 8006d70:	080077d4 	.word	0x080077d4
 8006d74:	080077de 	.word	0x080077de
 8006d78:	08004971 	.word	0x08004971
 8006d7c:	08006aff 	.word	0x08006aff
 8006d80:	080077da 	.word	0x080077da

08006d84 <__swbuf_r>:
 8006d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d86:	460e      	mov	r6, r1
 8006d88:	4614      	mov	r4, r2
 8006d8a:	4605      	mov	r5, r0
 8006d8c:	b118      	cbz	r0, 8006d96 <__swbuf_r+0x12>
 8006d8e:	6983      	ldr	r3, [r0, #24]
 8006d90:	b90b      	cbnz	r3, 8006d96 <__swbuf_r+0x12>
 8006d92:	f000 f9e7 	bl	8007164 <__sinit>
 8006d96:	4b21      	ldr	r3, [pc, #132]	; (8006e1c <__swbuf_r+0x98>)
 8006d98:	429c      	cmp	r4, r3
 8006d9a:	d12b      	bne.n	8006df4 <__swbuf_r+0x70>
 8006d9c:	686c      	ldr	r4, [r5, #4]
 8006d9e:	69a3      	ldr	r3, [r4, #24]
 8006da0:	60a3      	str	r3, [r4, #8]
 8006da2:	89a3      	ldrh	r3, [r4, #12]
 8006da4:	071a      	lsls	r2, r3, #28
 8006da6:	d52f      	bpl.n	8006e08 <__swbuf_r+0x84>
 8006da8:	6923      	ldr	r3, [r4, #16]
 8006daa:	b36b      	cbz	r3, 8006e08 <__swbuf_r+0x84>
 8006dac:	6923      	ldr	r3, [r4, #16]
 8006dae:	6820      	ldr	r0, [r4, #0]
 8006db0:	1ac0      	subs	r0, r0, r3
 8006db2:	6963      	ldr	r3, [r4, #20]
 8006db4:	b2f6      	uxtb	r6, r6
 8006db6:	4283      	cmp	r3, r0
 8006db8:	4637      	mov	r7, r6
 8006dba:	dc04      	bgt.n	8006dc6 <__swbuf_r+0x42>
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 f93c 	bl	800703c <_fflush_r>
 8006dc4:	bb30      	cbnz	r0, 8006e14 <__swbuf_r+0x90>
 8006dc6:	68a3      	ldr	r3, [r4, #8]
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	60a3      	str	r3, [r4, #8]
 8006dcc:	6823      	ldr	r3, [r4, #0]
 8006dce:	1c5a      	adds	r2, r3, #1
 8006dd0:	6022      	str	r2, [r4, #0]
 8006dd2:	701e      	strb	r6, [r3, #0]
 8006dd4:	6963      	ldr	r3, [r4, #20]
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	4283      	cmp	r3, r0
 8006dda:	d004      	beq.n	8006de6 <__swbuf_r+0x62>
 8006ddc:	89a3      	ldrh	r3, [r4, #12]
 8006dde:	07db      	lsls	r3, r3, #31
 8006de0:	d506      	bpl.n	8006df0 <__swbuf_r+0x6c>
 8006de2:	2e0a      	cmp	r6, #10
 8006de4:	d104      	bne.n	8006df0 <__swbuf_r+0x6c>
 8006de6:	4621      	mov	r1, r4
 8006de8:	4628      	mov	r0, r5
 8006dea:	f000 f927 	bl	800703c <_fflush_r>
 8006dee:	b988      	cbnz	r0, 8006e14 <__swbuf_r+0x90>
 8006df0:	4638      	mov	r0, r7
 8006df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006df4:	4b0a      	ldr	r3, [pc, #40]	; (8006e20 <__swbuf_r+0x9c>)
 8006df6:	429c      	cmp	r4, r3
 8006df8:	d101      	bne.n	8006dfe <__swbuf_r+0x7a>
 8006dfa:	68ac      	ldr	r4, [r5, #8]
 8006dfc:	e7cf      	b.n	8006d9e <__swbuf_r+0x1a>
 8006dfe:	4b09      	ldr	r3, [pc, #36]	; (8006e24 <__swbuf_r+0xa0>)
 8006e00:	429c      	cmp	r4, r3
 8006e02:	bf08      	it	eq
 8006e04:	68ec      	ldreq	r4, [r5, #12]
 8006e06:	e7ca      	b.n	8006d9e <__swbuf_r+0x1a>
 8006e08:	4621      	mov	r1, r4
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f000 f81a 	bl	8006e44 <__swsetup_r>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	d0cb      	beq.n	8006dac <__swbuf_r+0x28>
 8006e14:	f04f 37ff 	mov.w	r7, #4294967295
 8006e18:	e7ea      	b.n	8006df0 <__swbuf_r+0x6c>
 8006e1a:	bf00      	nop
 8006e1c:	0800794c 	.word	0x0800794c
 8006e20:	0800796c 	.word	0x0800796c
 8006e24:	0800792c 	.word	0x0800792c

08006e28 <__ascii_wctomb>:
 8006e28:	b149      	cbz	r1, 8006e3e <__ascii_wctomb+0x16>
 8006e2a:	2aff      	cmp	r2, #255	; 0xff
 8006e2c:	bf85      	ittet	hi
 8006e2e:	238a      	movhi	r3, #138	; 0x8a
 8006e30:	6003      	strhi	r3, [r0, #0]
 8006e32:	700a      	strbls	r2, [r1, #0]
 8006e34:	f04f 30ff 	movhi.w	r0, #4294967295
 8006e38:	bf98      	it	ls
 8006e3a:	2001      	movls	r0, #1
 8006e3c:	4770      	bx	lr
 8006e3e:	4608      	mov	r0, r1
 8006e40:	4770      	bx	lr
	...

08006e44 <__swsetup_r>:
 8006e44:	4b32      	ldr	r3, [pc, #200]	; (8006f10 <__swsetup_r+0xcc>)
 8006e46:	b570      	push	{r4, r5, r6, lr}
 8006e48:	681d      	ldr	r5, [r3, #0]
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	460c      	mov	r4, r1
 8006e4e:	b125      	cbz	r5, 8006e5a <__swsetup_r+0x16>
 8006e50:	69ab      	ldr	r3, [r5, #24]
 8006e52:	b913      	cbnz	r3, 8006e5a <__swsetup_r+0x16>
 8006e54:	4628      	mov	r0, r5
 8006e56:	f000 f985 	bl	8007164 <__sinit>
 8006e5a:	4b2e      	ldr	r3, [pc, #184]	; (8006f14 <__swsetup_r+0xd0>)
 8006e5c:	429c      	cmp	r4, r3
 8006e5e:	d10f      	bne.n	8006e80 <__swsetup_r+0x3c>
 8006e60:	686c      	ldr	r4, [r5, #4]
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e68:	0719      	lsls	r1, r3, #28
 8006e6a:	d42c      	bmi.n	8006ec6 <__swsetup_r+0x82>
 8006e6c:	06dd      	lsls	r5, r3, #27
 8006e6e:	d411      	bmi.n	8006e94 <__swsetup_r+0x50>
 8006e70:	2309      	movs	r3, #9
 8006e72:	6033      	str	r3, [r6, #0]
 8006e74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e78:	81a3      	strh	r3, [r4, #12]
 8006e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e7e:	e03e      	b.n	8006efe <__swsetup_r+0xba>
 8006e80:	4b25      	ldr	r3, [pc, #148]	; (8006f18 <__swsetup_r+0xd4>)
 8006e82:	429c      	cmp	r4, r3
 8006e84:	d101      	bne.n	8006e8a <__swsetup_r+0x46>
 8006e86:	68ac      	ldr	r4, [r5, #8]
 8006e88:	e7eb      	b.n	8006e62 <__swsetup_r+0x1e>
 8006e8a:	4b24      	ldr	r3, [pc, #144]	; (8006f1c <__swsetup_r+0xd8>)
 8006e8c:	429c      	cmp	r4, r3
 8006e8e:	bf08      	it	eq
 8006e90:	68ec      	ldreq	r4, [r5, #12]
 8006e92:	e7e6      	b.n	8006e62 <__swsetup_r+0x1e>
 8006e94:	0758      	lsls	r0, r3, #29
 8006e96:	d512      	bpl.n	8006ebe <__swsetup_r+0x7a>
 8006e98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e9a:	b141      	cbz	r1, 8006eae <__swsetup_r+0x6a>
 8006e9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ea0:	4299      	cmp	r1, r3
 8006ea2:	d002      	beq.n	8006eaa <__swsetup_r+0x66>
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7ff fb6f 	bl	8006588 <_free_r>
 8006eaa:	2300      	movs	r3, #0
 8006eac:	6363      	str	r3, [r4, #52]	; 0x34
 8006eae:	89a3      	ldrh	r3, [r4, #12]
 8006eb0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006eb4:	81a3      	strh	r3, [r4, #12]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6063      	str	r3, [r4, #4]
 8006eba:	6923      	ldr	r3, [r4, #16]
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	89a3      	ldrh	r3, [r4, #12]
 8006ec0:	f043 0308 	orr.w	r3, r3, #8
 8006ec4:	81a3      	strh	r3, [r4, #12]
 8006ec6:	6923      	ldr	r3, [r4, #16]
 8006ec8:	b94b      	cbnz	r3, 8006ede <__swsetup_r+0x9a>
 8006eca:	89a3      	ldrh	r3, [r4, #12]
 8006ecc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ed0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ed4:	d003      	beq.n	8006ede <__swsetup_r+0x9a>
 8006ed6:	4621      	mov	r1, r4
 8006ed8:	4630      	mov	r0, r6
 8006eda:	f000 fa07 	bl	80072ec <__smakebuf_r>
 8006ede:	89a0      	ldrh	r0, [r4, #12]
 8006ee0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ee4:	f010 0301 	ands.w	r3, r0, #1
 8006ee8:	d00a      	beq.n	8006f00 <__swsetup_r+0xbc>
 8006eea:	2300      	movs	r3, #0
 8006eec:	60a3      	str	r3, [r4, #8]
 8006eee:	6963      	ldr	r3, [r4, #20]
 8006ef0:	425b      	negs	r3, r3
 8006ef2:	61a3      	str	r3, [r4, #24]
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	b943      	cbnz	r3, 8006f0a <__swsetup_r+0xc6>
 8006ef8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006efc:	d1ba      	bne.n	8006e74 <__swsetup_r+0x30>
 8006efe:	bd70      	pop	{r4, r5, r6, pc}
 8006f00:	0781      	lsls	r1, r0, #30
 8006f02:	bf58      	it	pl
 8006f04:	6963      	ldrpl	r3, [r4, #20]
 8006f06:	60a3      	str	r3, [r4, #8]
 8006f08:	e7f4      	b.n	8006ef4 <__swsetup_r+0xb0>
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	e7f7      	b.n	8006efe <__swsetup_r+0xba>
 8006f0e:	bf00      	nop
 8006f10:	2000000c 	.word	0x2000000c
 8006f14:	0800794c 	.word	0x0800794c
 8006f18:	0800796c 	.word	0x0800796c
 8006f1c:	0800792c 	.word	0x0800792c

08006f20 <abort>:
 8006f20:	b508      	push	{r3, lr}
 8006f22:	2006      	movs	r0, #6
 8006f24:	f000 fa52 	bl	80073cc <raise>
 8006f28:	2001      	movs	r0, #1
 8006f2a:	f7fa fddf 	bl	8001aec <_exit>
	...

08006f30 <__sflush_r>:
 8006f30:	898a      	ldrh	r2, [r1, #12]
 8006f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f36:	4605      	mov	r5, r0
 8006f38:	0710      	lsls	r0, r2, #28
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	d458      	bmi.n	8006ff0 <__sflush_r+0xc0>
 8006f3e:	684b      	ldr	r3, [r1, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dc05      	bgt.n	8006f50 <__sflush_r+0x20>
 8006f44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	dc02      	bgt.n	8006f50 <__sflush_r+0x20>
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f52:	2e00      	cmp	r6, #0
 8006f54:	d0f9      	beq.n	8006f4a <__sflush_r+0x1a>
 8006f56:	2300      	movs	r3, #0
 8006f58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f5c:	682f      	ldr	r7, [r5, #0]
 8006f5e:	602b      	str	r3, [r5, #0]
 8006f60:	d032      	beq.n	8006fc8 <__sflush_r+0x98>
 8006f62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006f64:	89a3      	ldrh	r3, [r4, #12]
 8006f66:	075a      	lsls	r2, r3, #29
 8006f68:	d505      	bpl.n	8006f76 <__sflush_r+0x46>
 8006f6a:	6863      	ldr	r3, [r4, #4]
 8006f6c:	1ac0      	subs	r0, r0, r3
 8006f6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006f70:	b10b      	cbz	r3, 8006f76 <__sflush_r+0x46>
 8006f72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f74:	1ac0      	subs	r0, r0, r3
 8006f76:	2300      	movs	r3, #0
 8006f78:	4602      	mov	r2, r0
 8006f7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f7c:	6a21      	ldr	r1, [r4, #32]
 8006f7e:	4628      	mov	r0, r5
 8006f80:	47b0      	blx	r6
 8006f82:	1c43      	adds	r3, r0, #1
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	d106      	bne.n	8006f96 <__sflush_r+0x66>
 8006f88:	6829      	ldr	r1, [r5, #0]
 8006f8a:	291d      	cmp	r1, #29
 8006f8c:	d82c      	bhi.n	8006fe8 <__sflush_r+0xb8>
 8006f8e:	4a2a      	ldr	r2, [pc, #168]	; (8007038 <__sflush_r+0x108>)
 8006f90:	40ca      	lsrs	r2, r1
 8006f92:	07d6      	lsls	r6, r2, #31
 8006f94:	d528      	bpl.n	8006fe8 <__sflush_r+0xb8>
 8006f96:	2200      	movs	r2, #0
 8006f98:	6062      	str	r2, [r4, #4]
 8006f9a:	04d9      	lsls	r1, r3, #19
 8006f9c:	6922      	ldr	r2, [r4, #16]
 8006f9e:	6022      	str	r2, [r4, #0]
 8006fa0:	d504      	bpl.n	8006fac <__sflush_r+0x7c>
 8006fa2:	1c42      	adds	r2, r0, #1
 8006fa4:	d101      	bne.n	8006faa <__sflush_r+0x7a>
 8006fa6:	682b      	ldr	r3, [r5, #0]
 8006fa8:	b903      	cbnz	r3, 8006fac <__sflush_r+0x7c>
 8006faa:	6560      	str	r0, [r4, #84]	; 0x54
 8006fac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006fae:	602f      	str	r7, [r5, #0]
 8006fb0:	2900      	cmp	r1, #0
 8006fb2:	d0ca      	beq.n	8006f4a <__sflush_r+0x1a>
 8006fb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006fb8:	4299      	cmp	r1, r3
 8006fba:	d002      	beq.n	8006fc2 <__sflush_r+0x92>
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	f7ff fae3 	bl	8006588 <_free_r>
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	6360      	str	r0, [r4, #52]	; 0x34
 8006fc6:	e7c1      	b.n	8006f4c <__sflush_r+0x1c>
 8006fc8:	6a21      	ldr	r1, [r4, #32]
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b0      	blx	r6
 8006fd0:	1c41      	adds	r1, r0, #1
 8006fd2:	d1c7      	bne.n	8006f64 <__sflush_r+0x34>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d0c4      	beq.n	8006f64 <__sflush_r+0x34>
 8006fda:	2b1d      	cmp	r3, #29
 8006fdc:	d001      	beq.n	8006fe2 <__sflush_r+0xb2>
 8006fde:	2b16      	cmp	r3, #22
 8006fe0:	d101      	bne.n	8006fe6 <__sflush_r+0xb6>
 8006fe2:	602f      	str	r7, [r5, #0]
 8006fe4:	e7b1      	b.n	8006f4a <__sflush_r+0x1a>
 8006fe6:	89a3      	ldrh	r3, [r4, #12]
 8006fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fec:	81a3      	strh	r3, [r4, #12]
 8006fee:	e7ad      	b.n	8006f4c <__sflush_r+0x1c>
 8006ff0:	690f      	ldr	r7, [r1, #16]
 8006ff2:	2f00      	cmp	r7, #0
 8006ff4:	d0a9      	beq.n	8006f4a <__sflush_r+0x1a>
 8006ff6:	0793      	lsls	r3, r2, #30
 8006ff8:	680e      	ldr	r6, [r1, #0]
 8006ffa:	bf08      	it	eq
 8006ffc:	694b      	ldreq	r3, [r1, #20]
 8006ffe:	600f      	str	r7, [r1, #0]
 8007000:	bf18      	it	ne
 8007002:	2300      	movne	r3, #0
 8007004:	eba6 0807 	sub.w	r8, r6, r7
 8007008:	608b      	str	r3, [r1, #8]
 800700a:	f1b8 0f00 	cmp.w	r8, #0
 800700e:	dd9c      	ble.n	8006f4a <__sflush_r+0x1a>
 8007010:	6a21      	ldr	r1, [r4, #32]
 8007012:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007014:	4643      	mov	r3, r8
 8007016:	463a      	mov	r2, r7
 8007018:	4628      	mov	r0, r5
 800701a:	47b0      	blx	r6
 800701c:	2800      	cmp	r0, #0
 800701e:	dc06      	bgt.n	800702e <__sflush_r+0xfe>
 8007020:	89a3      	ldrh	r3, [r4, #12]
 8007022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007026:	81a3      	strh	r3, [r4, #12]
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	e78e      	b.n	8006f4c <__sflush_r+0x1c>
 800702e:	4407      	add	r7, r0
 8007030:	eba8 0800 	sub.w	r8, r8, r0
 8007034:	e7e9      	b.n	800700a <__sflush_r+0xda>
 8007036:	bf00      	nop
 8007038:	20400001 	.word	0x20400001

0800703c <_fflush_r>:
 800703c:	b538      	push	{r3, r4, r5, lr}
 800703e:	690b      	ldr	r3, [r1, #16]
 8007040:	4605      	mov	r5, r0
 8007042:	460c      	mov	r4, r1
 8007044:	b913      	cbnz	r3, 800704c <_fflush_r+0x10>
 8007046:	2500      	movs	r5, #0
 8007048:	4628      	mov	r0, r5
 800704a:	bd38      	pop	{r3, r4, r5, pc}
 800704c:	b118      	cbz	r0, 8007056 <_fflush_r+0x1a>
 800704e:	6983      	ldr	r3, [r0, #24]
 8007050:	b90b      	cbnz	r3, 8007056 <_fflush_r+0x1a>
 8007052:	f000 f887 	bl	8007164 <__sinit>
 8007056:	4b14      	ldr	r3, [pc, #80]	; (80070a8 <_fflush_r+0x6c>)
 8007058:	429c      	cmp	r4, r3
 800705a:	d11b      	bne.n	8007094 <_fflush_r+0x58>
 800705c:	686c      	ldr	r4, [r5, #4]
 800705e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0ef      	beq.n	8007046 <_fflush_r+0xa>
 8007066:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007068:	07d0      	lsls	r0, r2, #31
 800706a:	d404      	bmi.n	8007076 <_fflush_r+0x3a>
 800706c:	0599      	lsls	r1, r3, #22
 800706e:	d402      	bmi.n	8007076 <_fflush_r+0x3a>
 8007070:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007072:	f000 f915 	bl	80072a0 <__retarget_lock_acquire_recursive>
 8007076:	4628      	mov	r0, r5
 8007078:	4621      	mov	r1, r4
 800707a:	f7ff ff59 	bl	8006f30 <__sflush_r>
 800707e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007080:	07da      	lsls	r2, r3, #31
 8007082:	4605      	mov	r5, r0
 8007084:	d4e0      	bmi.n	8007048 <_fflush_r+0xc>
 8007086:	89a3      	ldrh	r3, [r4, #12]
 8007088:	059b      	lsls	r3, r3, #22
 800708a:	d4dd      	bmi.n	8007048 <_fflush_r+0xc>
 800708c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800708e:	f000 f908 	bl	80072a2 <__retarget_lock_release_recursive>
 8007092:	e7d9      	b.n	8007048 <_fflush_r+0xc>
 8007094:	4b05      	ldr	r3, [pc, #20]	; (80070ac <_fflush_r+0x70>)
 8007096:	429c      	cmp	r4, r3
 8007098:	d101      	bne.n	800709e <_fflush_r+0x62>
 800709a:	68ac      	ldr	r4, [r5, #8]
 800709c:	e7df      	b.n	800705e <_fflush_r+0x22>
 800709e:	4b04      	ldr	r3, [pc, #16]	; (80070b0 <_fflush_r+0x74>)
 80070a0:	429c      	cmp	r4, r3
 80070a2:	bf08      	it	eq
 80070a4:	68ec      	ldreq	r4, [r5, #12]
 80070a6:	e7da      	b.n	800705e <_fflush_r+0x22>
 80070a8:	0800794c 	.word	0x0800794c
 80070ac:	0800796c 	.word	0x0800796c
 80070b0:	0800792c 	.word	0x0800792c

080070b4 <std>:
 80070b4:	2300      	movs	r3, #0
 80070b6:	b510      	push	{r4, lr}
 80070b8:	4604      	mov	r4, r0
 80070ba:	e9c0 3300 	strd	r3, r3, [r0]
 80070be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070c2:	6083      	str	r3, [r0, #8]
 80070c4:	8181      	strh	r1, [r0, #12]
 80070c6:	6643      	str	r3, [r0, #100]	; 0x64
 80070c8:	81c2      	strh	r2, [r0, #14]
 80070ca:	6183      	str	r3, [r0, #24]
 80070cc:	4619      	mov	r1, r3
 80070ce:	2208      	movs	r2, #8
 80070d0:	305c      	adds	r0, #92	; 0x5c
 80070d2:	f7fd fba5 	bl	8004820 <memset>
 80070d6:	4b05      	ldr	r3, [pc, #20]	; (80070ec <std+0x38>)
 80070d8:	6263      	str	r3, [r4, #36]	; 0x24
 80070da:	4b05      	ldr	r3, [pc, #20]	; (80070f0 <std+0x3c>)
 80070dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80070de:	4b05      	ldr	r3, [pc, #20]	; (80070f4 <std+0x40>)
 80070e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80070e2:	4b05      	ldr	r3, [pc, #20]	; (80070f8 <std+0x44>)
 80070e4:	6224      	str	r4, [r4, #32]
 80070e6:	6323      	str	r3, [r4, #48]	; 0x30
 80070e8:	bd10      	pop	{r4, pc}
 80070ea:	bf00      	nop
 80070ec:	08007405 	.word	0x08007405
 80070f0:	08007427 	.word	0x08007427
 80070f4:	0800745f 	.word	0x0800745f
 80070f8:	08007483 	.word	0x08007483

080070fc <_cleanup_r>:
 80070fc:	4901      	ldr	r1, [pc, #4]	; (8007104 <_cleanup_r+0x8>)
 80070fe:	f000 b8af 	b.w	8007260 <_fwalk_reent>
 8007102:	bf00      	nop
 8007104:	0800703d 	.word	0x0800703d

08007108 <__sfmoreglue>:
 8007108:	b570      	push	{r4, r5, r6, lr}
 800710a:	1e4a      	subs	r2, r1, #1
 800710c:	2568      	movs	r5, #104	; 0x68
 800710e:	4355      	muls	r5, r2
 8007110:	460e      	mov	r6, r1
 8007112:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007116:	f7ff fa87 	bl	8006628 <_malloc_r>
 800711a:	4604      	mov	r4, r0
 800711c:	b140      	cbz	r0, 8007130 <__sfmoreglue+0x28>
 800711e:	2100      	movs	r1, #0
 8007120:	e9c0 1600 	strd	r1, r6, [r0]
 8007124:	300c      	adds	r0, #12
 8007126:	60a0      	str	r0, [r4, #8]
 8007128:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800712c:	f7fd fb78 	bl	8004820 <memset>
 8007130:	4620      	mov	r0, r4
 8007132:	bd70      	pop	{r4, r5, r6, pc}

08007134 <__sfp_lock_acquire>:
 8007134:	4801      	ldr	r0, [pc, #4]	; (800713c <__sfp_lock_acquire+0x8>)
 8007136:	f000 b8b3 	b.w	80072a0 <__retarget_lock_acquire_recursive>
 800713a:	bf00      	nop
 800713c:	200003e8 	.word	0x200003e8

08007140 <__sfp_lock_release>:
 8007140:	4801      	ldr	r0, [pc, #4]	; (8007148 <__sfp_lock_release+0x8>)
 8007142:	f000 b8ae 	b.w	80072a2 <__retarget_lock_release_recursive>
 8007146:	bf00      	nop
 8007148:	200003e8 	.word	0x200003e8

0800714c <__sinit_lock_acquire>:
 800714c:	4801      	ldr	r0, [pc, #4]	; (8007154 <__sinit_lock_acquire+0x8>)
 800714e:	f000 b8a7 	b.w	80072a0 <__retarget_lock_acquire_recursive>
 8007152:	bf00      	nop
 8007154:	200003e3 	.word	0x200003e3

08007158 <__sinit_lock_release>:
 8007158:	4801      	ldr	r0, [pc, #4]	; (8007160 <__sinit_lock_release+0x8>)
 800715a:	f000 b8a2 	b.w	80072a2 <__retarget_lock_release_recursive>
 800715e:	bf00      	nop
 8007160:	200003e3 	.word	0x200003e3

08007164 <__sinit>:
 8007164:	b510      	push	{r4, lr}
 8007166:	4604      	mov	r4, r0
 8007168:	f7ff fff0 	bl	800714c <__sinit_lock_acquire>
 800716c:	69a3      	ldr	r3, [r4, #24]
 800716e:	b11b      	cbz	r3, 8007178 <__sinit+0x14>
 8007170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007174:	f7ff bff0 	b.w	8007158 <__sinit_lock_release>
 8007178:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800717c:	6523      	str	r3, [r4, #80]	; 0x50
 800717e:	4b13      	ldr	r3, [pc, #76]	; (80071cc <__sinit+0x68>)
 8007180:	4a13      	ldr	r2, [pc, #76]	; (80071d0 <__sinit+0x6c>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	62a2      	str	r2, [r4, #40]	; 0x28
 8007186:	42a3      	cmp	r3, r4
 8007188:	bf04      	itt	eq
 800718a:	2301      	moveq	r3, #1
 800718c:	61a3      	streq	r3, [r4, #24]
 800718e:	4620      	mov	r0, r4
 8007190:	f000 f820 	bl	80071d4 <__sfp>
 8007194:	6060      	str	r0, [r4, #4]
 8007196:	4620      	mov	r0, r4
 8007198:	f000 f81c 	bl	80071d4 <__sfp>
 800719c:	60a0      	str	r0, [r4, #8]
 800719e:	4620      	mov	r0, r4
 80071a0:	f000 f818 	bl	80071d4 <__sfp>
 80071a4:	2200      	movs	r2, #0
 80071a6:	60e0      	str	r0, [r4, #12]
 80071a8:	2104      	movs	r1, #4
 80071aa:	6860      	ldr	r0, [r4, #4]
 80071ac:	f7ff ff82 	bl	80070b4 <std>
 80071b0:	68a0      	ldr	r0, [r4, #8]
 80071b2:	2201      	movs	r2, #1
 80071b4:	2109      	movs	r1, #9
 80071b6:	f7ff ff7d 	bl	80070b4 <std>
 80071ba:	68e0      	ldr	r0, [r4, #12]
 80071bc:	2202      	movs	r2, #2
 80071be:	2112      	movs	r1, #18
 80071c0:	f7ff ff78 	bl	80070b4 <std>
 80071c4:	2301      	movs	r3, #1
 80071c6:	61a3      	str	r3, [r4, #24]
 80071c8:	e7d2      	b.n	8007170 <__sinit+0xc>
 80071ca:	bf00      	nop
 80071cc:	080075ac 	.word	0x080075ac
 80071d0:	080070fd 	.word	0x080070fd

080071d4 <__sfp>:
 80071d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d6:	4607      	mov	r7, r0
 80071d8:	f7ff ffac 	bl	8007134 <__sfp_lock_acquire>
 80071dc:	4b1e      	ldr	r3, [pc, #120]	; (8007258 <__sfp+0x84>)
 80071de:	681e      	ldr	r6, [r3, #0]
 80071e0:	69b3      	ldr	r3, [r6, #24]
 80071e2:	b913      	cbnz	r3, 80071ea <__sfp+0x16>
 80071e4:	4630      	mov	r0, r6
 80071e6:	f7ff ffbd 	bl	8007164 <__sinit>
 80071ea:	3648      	adds	r6, #72	; 0x48
 80071ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80071f0:	3b01      	subs	r3, #1
 80071f2:	d503      	bpl.n	80071fc <__sfp+0x28>
 80071f4:	6833      	ldr	r3, [r6, #0]
 80071f6:	b30b      	cbz	r3, 800723c <__sfp+0x68>
 80071f8:	6836      	ldr	r6, [r6, #0]
 80071fa:	e7f7      	b.n	80071ec <__sfp+0x18>
 80071fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007200:	b9d5      	cbnz	r5, 8007238 <__sfp+0x64>
 8007202:	4b16      	ldr	r3, [pc, #88]	; (800725c <__sfp+0x88>)
 8007204:	60e3      	str	r3, [r4, #12]
 8007206:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800720a:	6665      	str	r5, [r4, #100]	; 0x64
 800720c:	f000 f847 	bl	800729e <__retarget_lock_init_recursive>
 8007210:	f7ff ff96 	bl	8007140 <__sfp_lock_release>
 8007214:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007218:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800721c:	6025      	str	r5, [r4, #0]
 800721e:	61a5      	str	r5, [r4, #24]
 8007220:	2208      	movs	r2, #8
 8007222:	4629      	mov	r1, r5
 8007224:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007228:	f7fd fafa 	bl	8004820 <memset>
 800722c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007230:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007234:	4620      	mov	r0, r4
 8007236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007238:	3468      	adds	r4, #104	; 0x68
 800723a:	e7d9      	b.n	80071f0 <__sfp+0x1c>
 800723c:	2104      	movs	r1, #4
 800723e:	4638      	mov	r0, r7
 8007240:	f7ff ff62 	bl	8007108 <__sfmoreglue>
 8007244:	4604      	mov	r4, r0
 8007246:	6030      	str	r0, [r6, #0]
 8007248:	2800      	cmp	r0, #0
 800724a:	d1d5      	bne.n	80071f8 <__sfp+0x24>
 800724c:	f7ff ff78 	bl	8007140 <__sfp_lock_release>
 8007250:	230c      	movs	r3, #12
 8007252:	603b      	str	r3, [r7, #0]
 8007254:	e7ee      	b.n	8007234 <__sfp+0x60>
 8007256:	bf00      	nop
 8007258:	080075ac 	.word	0x080075ac
 800725c:	ffff0001 	.word	0xffff0001

08007260 <_fwalk_reent>:
 8007260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007264:	4606      	mov	r6, r0
 8007266:	4688      	mov	r8, r1
 8007268:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800726c:	2700      	movs	r7, #0
 800726e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007272:	f1b9 0901 	subs.w	r9, r9, #1
 8007276:	d505      	bpl.n	8007284 <_fwalk_reent+0x24>
 8007278:	6824      	ldr	r4, [r4, #0]
 800727a:	2c00      	cmp	r4, #0
 800727c:	d1f7      	bne.n	800726e <_fwalk_reent+0xe>
 800727e:	4638      	mov	r0, r7
 8007280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007284:	89ab      	ldrh	r3, [r5, #12]
 8007286:	2b01      	cmp	r3, #1
 8007288:	d907      	bls.n	800729a <_fwalk_reent+0x3a>
 800728a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800728e:	3301      	adds	r3, #1
 8007290:	d003      	beq.n	800729a <_fwalk_reent+0x3a>
 8007292:	4629      	mov	r1, r5
 8007294:	4630      	mov	r0, r6
 8007296:	47c0      	blx	r8
 8007298:	4307      	orrs	r7, r0
 800729a:	3568      	adds	r5, #104	; 0x68
 800729c:	e7e9      	b.n	8007272 <_fwalk_reent+0x12>

0800729e <__retarget_lock_init_recursive>:
 800729e:	4770      	bx	lr

080072a0 <__retarget_lock_acquire_recursive>:
 80072a0:	4770      	bx	lr

080072a2 <__retarget_lock_release_recursive>:
 80072a2:	4770      	bx	lr

080072a4 <__swhatbuf_r>:
 80072a4:	b570      	push	{r4, r5, r6, lr}
 80072a6:	460e      	mov	r6, r1
 80072a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072ac:	2900      	cmp	r1, #0
 80072ae:	b096      	sub	sp, #88	; 0x58
 80072b0:	4614      	mov	r4, r2
 80072b2:	461d      	mov	r5, r3
 80072b4:	da07      	bge.n	80072c6 <__swhatbuf_r+0x22>
 80072b6:	2300      	movs	r3, #0
 80072b8:	602b      	str	r3, [r5, #0]
 80072ba:	89b3      	ldrh	r3, [r6, #12]
 80072bc:	061a      	lsls	r2, r3, #24
 80072be:	d410      	bmi.n	80072e2 <__swhatbuf_r+0x3e>
 80072c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80072c4:	e00e      	b.n	80072e4 <__swhatbuf_r+0x40>
 80072c6:	466a      	mov	r2, sp
 80072c8:	f000 f902 	bl	80074d0 <_fstat_r>
 80072cc:	2800      	cmp	r0, #0
 80072ce:	dbf2      	blt.n	80072b6 <__swhatbuf_r+0x12>
 80072d0:	9a01      	ldr	r2, [sp, #4]
 80072d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80072d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80072da:	425a      	negs	r2, r3
 80072dc:	415a      	adcs	r2, r3
 80072de:	602a      	str	r2, [r5, #0]
 80072e0:	e7ee      	b.n	80072c0 <__swhatbuf_r+0x1c>
 80072e2:	2340      	movs	r3, #64	; 0x40
 80072e4:	2000      	movs	r0, #0
 80072e6:	6023      	str	r3, [r4, #0]
 80072e8:	b016      	add	sp, #88	; 0x58
 80072ea:	bd70      	pop	{r4, r5, r6, pc}

080072ec <__smakebuf_r>:
 80072ec:	898b      	ldrh	r3, [r1, #12]
 80072ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80072f0:	079d      	lsls	r5, r3, #30
 80072f2:	4606      	mov	r6, r0
 80072f4:	460c      	mov	r4, r1
 80072f6:	d507      	bpl.n	8007308 <__smakebuf_r+0x1c>
 80072f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	6123      	str	r3, [r4, #16]
 8007300:	2301      	movs	r3, #1
 8007302:	6163      	str	r3, [r4, #20]
 8007304:	b002      	add	sp, #8
 8007306:	bd70      	pop	{r4, r5, r6, pc}
 8007308:	ab01      	add	r3, sp, #4
 800730a:	466a      	mov	r2, sp
 800730c:	f7ff ffca 	bl	80072a4 <__swhatbuf_r>
 8007310:	9900      	ldr	r1, [sp, #0]
 8007312:	4605      	mov	r5, r0
 8007314:	4630      	mov	r0, r6
 8007316:	f7ff f987 	bl	8006628 <_malloc_r>
 800731a:	b948      	cbnz	r0, 8007330 <__smakebuf_r+0x44>
 800731c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007320:	059a      	lsls	r2, r3, #22
 8007322:	d4ef      	bmi.n	8007304 <__smakebuf_r+0x18>
 8007324:	f023 0303 	bic.w	r3, r3, #3
 8007328:	f043 0302 	orr.w	r3, r3, #2
 800732c:	81a3      	strh	r3, [r4, #12]
 800732e:	e7e3      	b.n	80072f8 <__smakebuf_r+0xc>
 8007330:	4b0d      	ldr	r3, [pc, #52]	; (8007368 <__smakebuf_r+0x7c>)
 8007332:	62b3      	str	r3, [r6, #40]	; 0x28
 8007334:	89a3      	ldrh	r3, [r4, #12]
 8007336:	6020      	str	r0, [r4, #0]
 8007338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800733c:	81a3      	strh	r3, [r4, #12]
 800733e:	9b00      	ldr	r3, [sp, #0]
 8007340:	6163      	str	r3, [r4, #20]
 8007342:	9b01      	ldr	r3, [sp, #4]
 8007344:	6120      	str	r0, [r4, #16]
 8007346:	b15b      	cbz	r3, 8007360 <__smakebuf_r+0x74>
 8007348:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800734c:	4630      	mov	r0, r6
 800734e:	f000 f8d1 	bl	80074f4 <_isatty_r>
 8007352:	b128      	cbz	r0, 8007360 <__smakebuf_r+0x74>
 8007354:	89a3      	ldrh	r3, [r4, #12]
 8007356:	f023 0303 	bic.w	r3, r3, #3
 800735a:	f043 0301 	orr.w	r3, r3, #1
 800735e:	81a3      	strh	r3, [r4, #12]
 8007360:	89a0      	ldrh	r0, [r4, #12]
 8007362:	4305      	orrs	r5, r0
 8007364:	81a5      	strh	r5, [r4, #12]
 8007366:	e7cd      	b.n	8007304 <__smakebuf_r+0x18>
 8007368:	080070fd 	.word	0x080070fd

0800736c <_malloc_usable_size_r>:
 800736c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007370:	1f18      	subs	r0, r3, #4
 8007372:	2b00      	cmp	r3, #0
 8007374:	bfbc      	itt	lt
 8007376:	580b      	ldrlt	r3, [r1, r0]
 8007378:	18c0      	addlt	r0, r0, r3
 800737a:	4770      	bx	lr

0800737c <_raise_r>:
 800737c:	291f      	cmp	r1, #31
 800737e:	b538      	push	{r3, r4, r5, lr}
 8007380:	4604      	mov	r4, r0
 8007382:	460d      	mov	r5, r1
 8007384:	d904      	bls.n	8007390 <_raise_r+0x14>
 8007386:	2316      	movs	r3, #22
 8007388:	6003      	str	r3, [r0, #0]
 800738a:	f04f 30ff 	mov.w	r0, #4294967295
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007392:	b112      	cbz	r2, 800739a <_raise_r+0x1e>
 8007394:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007398:	b94b      	cbnz	r3, 80073ae <_raise_r+0x32>
 800739a:	4620      	mov	r0, r4
 800739c:	f000 f830 	bl	8007400 <_getpid_r>
 80073a0:	462a      	mov	r2, r5
 80073a2:	4601      	mov	r1, r0
 80073a4:	4620      	mov	r0, r4
 80073a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073aa:	f000 b817 	b.w	80073dc <_kill_r>
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d00a      	beq.n	80073c8 <_raise_r+0x4c>
 80073b2:	1c59      	adds	r1, r3, #1
 80073b4:	d103      	bne.n	80073be <_raise_r+0x42>
 80073b6:	2316      	movs	r3, #22
 80073b8:	6003      	str	r3, [r0, #0]
 80073ba:	2001      	movs	r0, #1
 80073bc:	e7e7      	b.n	800738e <_raise_r+0x12>
 80073be:	2400      	movs	r4, #0
 80073c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80073c4:	4628      	mov	r0, r5
 80073c6:	4798      	blx	r3
 80073c8:	2000      	movs	r0, #0
 80073ca:	e7e0      	b.n	800738e <_raise_r+0x12>

080073cc <raise>:
 80073cc:	4b02      	ldr	r3, [pc, #8]	; (80073d8 <raise+0xc>)
 80073ce:	4601      	mov	r1, r0
 80073d0:	6818      	ldr	r0, [r3, #0]
 80073d2:	f7ff bfd3 	b.w	800737c <_raise_r>
 80073d6:	bf00      	nop
 80073d8:	2000000c 	.word	0x2000000c

080073dc <_kill_r>:
 80073dc:	b538      	push	{r3, r4, r5, lr}
 80073de:	4d07      	ldr	r5, [pc, #28]	; (80073fc <_kill_r+0x20>)
 80073e0:	2300      	movs	r3, #0
 80073e2:	4604      	mov	r4, r0
 80073e4:	4608      	mov	r0, r1
 80073e6:	4611      	mov	r1, r2
 80073e8:	602b      	str	r3, [r5, #0]
 80073ea:	f7fa fb6f 	bl	8001acc <_kill>
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	d102      	bne.n	80073f8 <_kill_r+0x1c>
 80073f2:	682b      	ldr	r3, [r5, #0]
 80073f4:	b103      	cbz	r3, 80073f8 <_kill_r+0x1c>
 80073f6:	6023      	str	r3, [r4, #0]
 80073f8:	bd38      	pop	{r3, r4, r5, pc}
 80073fa:	bf00      	nop
 80073fc:	200003dc 	.word	0x200003dc

08007400 <_getpid_r>:
 8007400:	f7fa bb5c 	b.w	8001abc <_getpid>

08007404 <__sread>:
 8007404:	b510      	push	{r4, lr}
 8007406:	460c      	mov	r4, r1
 8007408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800740c:	f000 f894 	bl	8007538 <_read_r>
 8007410:	2800      	cmp	r0, #0
 8007412:	bfab      	itete	ge
 8007414:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007416:	89a3      	ldrhlt	r3, [r4, #12]
 8007418:	181b      	addge	r3, r3, r0
 800741a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800741e:	bfac      	ite	ge
 8007420:	6563      	strge	r3, [r4, #84]	; 0x54
 8007422:	81a3      	strhlt	r3, [r4, #12]
 8007424:	bd10      	pop	{r4, pc}

08007426 <__swrite>:
 8007426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800742a:	461f      	mov	r7, r3
 800742c:	898b      	ldrh	r3, [r1, #12]
 800742e:	05db      	lsls	r3, r3, #23
 8007430:	4605      	mov	r5, r0
 8007432:	460c      	mov	r4, r1
 8007434:	4616      	mov	r6, r2
 8007436:	d505      	bpl.n	8007444 <__swrite+0x1e>
 8007438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800743c:	2302      	movs	r3, #2
 800743e:	2200      	movs	r2, #0
 8007440:	f000 f868 	bl	8007514 <_lseek_r>
 8007444:	89a3      	ldrh	r3, [r4, #12]
 8007446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800744a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800744e:	81a3      	strh	r3, [r4, #12]
 8007450:	4632      	mov	r2, r6
 8007452:	463b      	mov	r3, r7
 8007454:	4628      	mov	r0, r5
 8007456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800745a:	f000 b817 	b.w	800748c <_write_r>

0800745e <__sseek>:
 800745e:	b510      	push	{r4, lr}
 8007460:	460c      	mov	r4, r1
 8007462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007466:	f000 f855 	bl	8007514 <_lseek_r>
 800746a:	1c43      	adds	r3, r0, #1
 800746c:	89a3      	ldrh	r3, [r4, #12]
 800746e:	bf15      	itete	ne
 8007470:	6560      	strne	r0, [r4, #84]	; 0x54
 8007472:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007476:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800747a:	81a3      	strheq	r3, [r4, #12]
 800747c:	bf18      	it	ne
 800747e:	81a3      	strhne	r3, [r4, #12]
 8007480:	bd10      	pop	{r4, pc}

08007482 <__sclose>:
 8007482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007486:	f000 b813 	b.w	80074b0 <_close_r>
	...

0800748c <_write_r>:
 800748c:	b538      	push	{r3, r4, r5, lr}
 800748e:	4d07      	ldr	r5, [pc, #28]	; (80074ac <_write_r+0x20>)
 8007490:	4604      	mov	r4, r0
 8007492:	4608      	mov	r0, r1
 8007494:	4611      	mov	r1, r2
 8007496:	2200      	movs	r2, #0
 8007498:	602a      	str	r2, [r5, #0]
 800749a:	461a      	mov	r2, r3
 800749c:	f7fa fb4d 	bl	8001b3a <_write>
 80074a0:	1c43      	adds	r3, r0, #1
 80074a2:	d102      	bne.n	80074aa <_write_r+0x1e>
 80074a4:	682b      	ldr	r3, [r5, #0]
 80074a6:	b103      	cbz	r3, 80074aa <_write_r+0x1e>
 80074a8:	6023      	str	r3, [r4, #0]
 80074aa:	bd38      	pop	{r3, r4, r5, pc}
 80074ac:	200003dc 	.word	0x200003dc

080074b0 <_close_r>:
 80074b0:	b538      	push	{r3, r4, r5, lr}
 80074b2:	4d06      	ldr	r5, [pc, #24]	; (80074cc <_close_r+0x1c>)
 80074b4:	2300      	movs	r3, #0
 80074b6:	4604      	mov	r4, r0
 80074b8:	4608      	mov	r0, r1
 80074ba:	602b      	str	r3, [r5, #0]
 80074bc:	f7fa fb59 	bl	8001b72 <_close>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_close_r+0x1a>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_close_r+0x1a>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	200003dc 	.word	0x200003dc

080074d0 <_fstat_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	; (80074f0 <_fstat_r+0x20>)
 80074d4:	2300      	movs	r3, #0
 80074d6:	4604      	mov	r4, r0
 80074d8:	4608      	mov	r0, r1
 80074da:	4611      	mov	r1, r2
 80074dc:	602b      	str	r3, [r5, #0]
 80074de:	f7fa fb54 	bl	8001b8a <_fstat>
 80074e2:	1c43      	adds	r3, r0, #1
 80074e4:	d102      	bne.n	80074ec <_fstat_r+0x1c>
 80074e6:	682b      	ldr	r3, [r5, #0]
 80074e8:	b103      	cbz	r3, 80074ec <_fstat_r+0x1c>
 80074ea:	6023      	str	r3, [r4, #0]
 80074ec:	bd38      	pop	{r3, r4, r5, pc}
 80074ee:	bf00      	nop
 80074f0:	200003dc 	.word	0x200003dc

080074f4 <_isatty_r>:
 80074f4:	b538      	push	{r3, r4, r5, lr}
 80074f6:	4d06      	ldr	r5, [pc, #24]	; (8007510 <_isatty_r+0x1c>)
 80074f8:	2300      	movs	r3, #0
 80074fa:	4604      	mov	r4, r0
 80074fc:	4608      	mov	r0, r1
 80074fe:	602b      	str	r3, [r5, #0]
 8007500:	f7fa fb53 	bl	8001baa <_isatty>
 8007504:	1c43      	adds	r3, r0, #1
 8007506:	d102      	bne.n	800750e <_isatty_r+0x1a>
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	b103      	cbz	r3, 800750e <_isatty_r+0x1a>
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	bd38      	pop	{r3, r4, r5, pc}
 8007510:	200003dc 	.word	0x200003dc

08007514 <_lseek_r>:
 8007514:	b538      	push	{r3, r4, r5, lr}
 8007516:	4d07      	ldr	r5, [pc, #28]	; (8007534 <_lseek_r+0x20>)
 8007518:	4604      	mov	r4, r0
 800751a:	4608      	mov	r0, r1
 800751c:	4611      	mov	r1, r2
 800751e:	2200      	movs	r2, #0
 8007520:	602a      	str	r2, [r5, #0]
 8007522:	461a      	mov	r2, r3
 8007524:	f7fa fb4c 	bl	8001bc0 <_lseek>
 8007528:	1c43      	adds	r3, r0, #1
 800752a:	d102      	bne.n	8007532 <_lseek_r+0x1e>
 800752c:	682b      	ldr	r3, [r5, #0]
 800752e:	b103      	cbz	r3, 8007532 <_lseek_r+0x1e>
 8007530:	6023      	str	r3, [r4, #0]
 8007532:	bd38      	pop	{r3, r4, r5, pc}
 8007534:	200003dc 	.word	0x200003dc

08007538 <_read_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	4d07      	ldr	r5, [pc, #28]	; (8007558 <_read_r+0x20>)
 800753c:	4604      	mov	r4, r0
 800753e:	4608      	mov	r0, r1
 8007540:	4611      	mov	r1, r2
 8007542:	2200      	movs	r2, #0
 8007544:	602a      	str	r2, [r5, #0]
 8007546:	461a      	mov	r2, r3
 8007548:	f7fa fada 	bl	8001b00 <_read>
 800754c:	1c43      	adds	r3, r0, #1
 800754e:	d102      	bne.n	8007556 <_read_r+0x1e>
 8007550:	682b      	ldr	r3, [r5, #0]
 8007552:	b103      	cbz	r3, 8007556 <_read_r+0x1e>
 8007554:	6023      	str	r3, [r4, #0]
 8007556:	bd38      	pop	{r3, r4, r5, pc}
 8007558:	200003dc 	.word	0x200003dc

0800755c <_init>:
 800755c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800755e:	bf00      	nop
 8007560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007562:	bc08      	pop	{r3}
 8007564:	469e      	mov	lr, r3
 8007566:	4770      	bx	lr

08007568 <_fini>:
 8007568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800756a:	bf00      	nop
 800756c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800756e:	bc08      	pop	{r3}
 8007570:	469e      	mov	lr, r3
 8007572:	4770      	bx	lr
