#ifndef RAM_REGS
# define RAM_REGS \
{RDWR, &Memory_controller::read_p1, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, &Memory_controller::write_div}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, &Memory_controller::write_tac}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{WR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{WR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{WR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{WR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, &Memory_controller::write_lcdc}, \
{RDWR, NULL, &Memory_controller::write_stat}, \
{RDWR, NULL, &Memory_controller::write_scy}, \
{RDWR, NULL, &Memory_controller::write_scx}, \
{RD, NULL, &Memory_controller::write_ly}, \
{RDWR, NULL, &Memory_controller::write_lyc}, \
{WR, NULL, &Memory_controller::write_dma}, \
{WR, NULL, NULL}, \
{WR, NULL, NULL}, \
{WR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{WR, NULL, NULL}, \
{WR, NULL, NULL}, \
{WR, NULL, NULL}, \
{WR, NULL, NULL}, \
{WR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{RDWR, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}, \
{PROHIB, NULL, NULL}
#endif
