$date
	Sun Oct 23 09:39:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#613579
b11110 !
1"
#613582
b11110 &
b11110 %
1$
#613583
0"
#613586
b1111 &
b1111 %
#613590
b101110 &
b101110 %
#613594
b10111 &
b10111 %
#613598
b1000110 &
b1000110 %
#613602
b100011 &
b100011 %
#613606
b1101010 &
b1101010 %
#613610
b110101 &
b110101 %
#613614
b10100000 &
b10100000 %
#613618
b1010000 &
b1010000 %
#613622
b101000 &
b101000 %
#613626
b10100 &
b10100 %
#613630
b1010 &
b1010 %
#613634
b101 &
b101 %
#613638
b10000 &
b10000 %
#613642
b1000 &
b1000 %
#613646
b100 &
b100 %
#613650
b10 &
b10 %
#613654
b1 &
1#
b1 %
#613658
b0 &
b0 %
0#
0$
#1555423
b11010 !
1"
#1555426
b11010 &
b11010 %
1$
#1555427
0"
#1555430
b1101 &
b1101 %
#1555434
b101000 &
b101000 %
#1555438
b10100 &
b10100 %
#1555442
b1010 &
b1010 %
#1555446
b101 &
b101 %
#1555450
b10000 &
b10000 %
#1555454
b1000 &
b1000 %
#1555458
b100 &
b100 %
#1555462
b10 &
b10 %
#1555466
b1 &
b1 %
1#
#1555470
b0 &
0#
b0 %
0$
#2604653
b10000 !
1"
#2604654
b10000 &
b10000 %
1$
#2604655
0"
#2604658
b1000 &
b1000 %
#2604662
b100 &
b100 %
#2604666
b10 &
b10 %
#2604670
b1 &
1#
b1 %
#2604674
b0 &
b0 %
0#
0$
#4500012
