FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S039 (4153571) 11/4/2023}
"PAGE_NUMBER" = 5;
0"NC";
1"SA_RESET";
2"GNDD";
3"SA_RESET";
4"VDD33_SA";
%"RES0603"
"1","(-3900,5250)","0","resistor","I1";
;
CDS_LIB"resistor"
CDS_LMAN_SYM_OUTLINE"-50,25,50,-25"
FOOTPRINT"r0603"
VALUE"10K"
LOCATION"R501";
"1"3;
"2"4;
%"C0603"
"1","(-3900,5000)","0","capacitor","I2";
;
CDS_LIB"capacitor"
FOOTPRINT"c0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
LOCATION"C501"
VALUE"10UF";
"2"1;
"1"2;
END.
