# FPGA-Embedded Systems: Advanced Digital Logic Experiments ğŸ–¥ï¸ğŸ”§

## Overview ğŸŒŸ

Welcome to the world of **FPGA-Embedded Systems**! This folder houses the essential files for various experiments performed in the **Digital Logic & Microprocessor Architecture** course. These experiments span from fundamental circuit design to advanced FPGA applications, providing you with a hands-on understanding of digital circuit design, simulation, and hardware implementation. Letâ€™s dive into each experiment with a quick overview of the files youâ€™ll encounter. ğŸš€

### **Experiment 1: Basic Circuit Design and Simulation âš™ï¸**
- **Experiment_1.qsf**: Quartus settings file to configure project settings. ğŸ“‚
- **Experiment_1.qws**: Workspace file that organizes all project files for easy management. ğŸ—‚ï¸
- **Experiment_1.v**: Verilog code implementing basic combinational logic for Experiment 1. ğŸ§ 
- **Experiment_1.v.bak**: Backup version for safety! âš¡

### **Experiment 2: Memory Design and Testing ğŸ§‘â€ğŸ’»ğŸ’¾**
- **experiment2.qsf**: Settings file for memory design experiments. ğŸ’¡
- **experiment2.qws**: Quartus workspace file for Experiment 2. ğŸ–¥ï¸
- **experiment2.v**: Verilog file detailing the memory design. ğŸ§®
- **experiment2.v.bak**: Backup version of the memory design file. ğŸ”

### **Experiment 3: Advanced Logic Design ğŸ”¥**
- **experiment3.qsf**: Quartus settings file for advanced logic experiments. ğŸ”„
- **experiment3.qws**: Workspace file for managing logic circuits. ğŸ”§
- **experiment3.v**: Verilog file containing the logic for complex circuits. âš™ï¸
- **experiment3.v.bak**: Backup version for safety! ğŸ”’

### **Experiment 4: Sequential Logic and State Machine Design ğŸ”**
- **experiment4.qsf**: Quartus settings file for sequential logic design. ğŸ”²
- **experiment4.qws**: Workspace file for state machine design. ğŸ“‚
- **experiment4.v**: Verilog file for implementing sequential logic. ğŸ§©
- **experiment4.v.bak**: Backup version of the Verilog file for Experiment 4. ğŸ›¡ï¸

### **Experiment 5: Memory and CPU Design ğŸ’¡ğŸ’»**
- **experiment5.qsf**: Quartus settings file for CPU and memory experiments. ğŸ’»
- **experiment5.v**: Verilog code for the CPU and memory design. ğŸ§ 
- **mem.mif**: Memory Initialization File (MIF) with data for memory simulation. ğŸ§¾
- **memory.txt**: Text file containing memory data for the experiment. ğŸ“„
- **ramport.qip**: Quartus IP file for the RAM module in the experiment. âš™ï¸
- **ramport.v**: Verilog code for the RAM module used in the experiment. ğŸ—ƒï¸
- **ramport_bb.v**: Testbench file for simulating the RAM module. ğŸ§ª

### **Experiment 6: Advanced CPU Design and Optimization ğŸ”¥ğŸ’»**
- **experiment6.qsf**: Quartus settings file for advanced CPU design. ğŸš€
- **experiment6.qws**: Workspace file for managing the advanced CPU design. ğŸ–¥ï¸
- **experiment6.v**: Verilog file for implementing and optimizing CPU logic. ğŸ”„
- **experiment6.v.bak**: Backup version of the CPU design file. ğŸ”

### **Experiment 7: Keyboard and ASCII Interface âŒ¨ï¸**
- **ascii.mif.txt**: Memory Initialization File for ASCII characters. ğŸ”¤
- **bcd.v**: Verilog file for Binary Coded Decimal (BCD) conversion. ğŸ”¢
- **exp7.v**: Verilog file containing the main design for keyboard interface. âŒ¨ï¸
- **exp7.vt**: Testbench file for simulating Experiment 7. ğŸ§ª
- **keyboard.v**: Verilog file for simulating the keyboard interface. ğŸ–±ï¸
- **ps2_keyboard.v**: Verilog code for handling PS/2 keyboard input. âŒ¨ï¸
- **scancode_ram.v**: Verilog code for processing keyboard scancode data. ğŸ’¾

### **Experiment 8: VGA Display and Image Processing ğŸ–¼ï¸**
- **experiment8_2.qsf**: Quartus settings file for VGA display experiments. ğŸ®
- **experiment8_2.v**: Verilog code for VGA display logic. ğŸ–¥ï¸
- **experiment8_2.v.bak**: Backup version for VGA display code. ğŸ’¾
- **picture.mif**: Memory Initialization File with image data for display. ğŸ–¼ï¸
- **picture.mif.bak**: Backup of the image data file. ğŸ”„
- **ram_memory.v**: Verilog code for the RAM module used in the VGA display. ğŸ’¾
- **vga_ctrl.v**: Verilog code for controlling the VGA output. ğŸ®

### **Experiment 9: VGA Font and Clock Design â°**
- **dot_ram.v**: Verilog file for implementing dot-based RAM for display. ğŸ–¥ï¸
- **experiment9.v.bak**: Backup version of the VGA font and clock logic. ğŸ”’
- **function_clock.v**: Verilog code for generating clock signals for VGA. ğŸ•°ï¸
- **vga_font.txt**: Text file containing the font data for the VGA display. ğŸ…°ï¸
- **vga_gen.v**: Verilog code for generating the VGA signal. ğŸ“º

## Conclusion ğŸ‰

These files represent a comprehensive journey through digital logic and microprocessor design, providing hands-on experience with FPGA-based systems. From designing basic circuits to implementing advanced CPU systems and interactive interfaces like keyboards and VGA displays, these experiments are designed to solidify your understanding of digital circuits.

Whether you're optimizing memory, developing state machines, or exploring image processing, these files will guide you in mastering FPGA-embedded systems. Happy experimenting! ğŸ› ï¸âœ¨
