{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1754037210732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1754037210732 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1754037210937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1754037210977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1754037210977 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1754037211068 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 3 200 0 0 " "Implementing clock multiplication of 3, clock division of 200, and phase shift of 0 degrees (0 ps) for PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1754037211068 ""}  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1754037211068 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1754037211715 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1754037211757 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1754037212672 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1754037212672 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754037212750 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1754037212750 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1754037212751 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1754037212751 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1754037212751 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1754037212751 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1754037212770 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1754037215388 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1754037221146 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA.sdc " "Reading SDC File: 'FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1754037221181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA.sdc 4 U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at FPGA.sdc(4): U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1754037221298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at FPGA.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_RISC_V -period   60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_clock -name CLK_RISC_V -period   60.000 \[get_nets \{U_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1754037221299 ""}  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1754037221299 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1754037221299 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1754037221299 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1754037221300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA.sdc 67 altera_reserved_* port " "Ignored filter at FPGA.sdc(67): altera_reserved_* could not be matched with a port" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1754037221302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA.sdc 67 altera_reserved_tck clock " "Ignored filter at FPGA.sdc(67): altera_reserved_tck could not be matched with a clock" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1754037221302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA.sdc 67 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\] " "set_input_delay  -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\]" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1754037221303 ""}  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1754037221303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA.sdc 67 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA.sdc(67): Argument -clock is not an object ID" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1754037221303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\] " "set_output_delay -clock \{altera_reserved_tck\} 10 \[get_ports \{altera_reserved_*\}\]" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1754037221303 ""}  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1754037221303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA.sdc(68): Argument -clock is not an object ID" {  } { { "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" "" { Text "C:/MCS4_141PF/MCS4_SYSTEM/FPGA/FPGA.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1754037221303 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1754037221788 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: CLK_RISC_V with period: 50.000 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037221794 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: CLK_MCS4_S with period: 1333.333 found on PLL node: U_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1754037221794 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1754037221794 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1754037221795 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        CLK50 " "  20.000        CLK50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1333.333   CLK_MCS4_C " "1333.333   CLK_MCS4_C" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1333.333   CLK_MCS4_S " "1333.333   CLK_MCS4_S" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000   CLK_RISC_V " "  50.000   CLK_RISC_V" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5000.000          POR " "5000.000          POR" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          TCK " " 100.000          TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1754037221795 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1754037221795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224250 ""}  } { { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 52447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224250 ""}  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224250 ""}  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c_mcs4_clk  " "Automatically promoted node c_mcs4_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224250 ""}  } { { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 436 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\|RES_CPU  " "Automatically promoted node RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|CPU_TOP:U_CPU_TOP\[0\].U_CPU_TOP\|CPU_CSR_DBG:U_CPU_CSR_DBG\|RES_CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224250 ""}  } { { "../RTL/RISCV/cpu/cpu_csr_dbg.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/cpu/cpu_csr_dbg.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 4300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|RES_SYS~0  " "Automatically promoted node RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|RES_SYS~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|UART:U_UART\|sasc_top:TOP\|txd_o " "Destination node RISCV_TOP:U_RISCV_TOP\|UART:U_UART\|sasc_top:TOP\|txd_o" {  } { { "../RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_top.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[0\] " "Destination node RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[0\]" {  } { { "../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 1643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[1\] " "Destination node RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[1\]" {  } { { "../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 1750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[2\] " "Destination node RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[2\]" {  } { { "../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[3\] " "Destination node RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[3\]" {  } { { "../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 1752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[4\] " "Destination node RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[4\]" {  } { { "../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 1753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[5\] " "Destination node RISCV_TOP:U_RISCV_TOP\|ahb_lite_sdram:U_AHB_SDRAM\|State\[5\]" {  } { { "../RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/ahb_sdram/logic/ahb_lite_sdram.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 1754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:wfifo\|gb " "Destination node RISCV_TOP:U_RISCV_TOP\|SPI:U_SPI\|simple_spi_top:U_SPI_CORE\|fifo4:wfifo\|gb" {  } { { "../RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/spi/simple_spi/trunk/rtl/verilog/fifo4.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|UART:U_UART\|sasc_brg:BRG\|cnt\[1\] " "Destination node RISCV_TOP:U_RISCV_TOP\|UART:U_UART\|sasc_brg:BRG\|cnt\[1\]" {  } { { "../RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_brg.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|gb " "Destination node RISCV_TOP:U_RISCV_TOP\|UART:U_UART\|sasc_top:TOP\|sasc_fifo4:tx_fifo\|gb" {  } { { "../RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224250 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1754037224250 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1754037224250 ""}  } { { "../RTL/RISCV/debug/debug_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_top.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 16206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_dmihard_async  " "Automatically promoted node RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_dmihard_async " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224251 ""}  } { { "../RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 10817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c_mcs4_res_n~0  " "Automatically promoted node c_mcs4_res_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224251 ""}  } { { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 437 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 32452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_mcs4_res_n~0  " "Automatically promoted node s_mcs4_res_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S_MCS4_RES_N~output " "Destination node S_MCS4_RES_N~output" {  } { { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 340 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 45404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_TOP:U_RISCV_TOP\|PORT:U_PORT\|S_HRDATA~39 " "Destination node RISCV_TOP:U_RISCV_TOP\|PORT:U_PORT\|S_HRDATA~39" {  } { { "../RTL/RISCV/port/port.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/port/port.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 27150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|reset_sync1 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|reset_sync1" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_ROM:U_MCS4_ROM\|port_out\[0\]\[2\]~0 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_ROM:U_MCS4_ROM\|port_out\[0\]\[2\]~0" {  } { { "../RTL/MCS4/mcs4_rom.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_rom.v" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 43905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1754037224251 ""}  } { { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 447 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 19587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_tap_async~0  " "Automatically promoted node RISCV_TOP:U_RISCV_TOP\|mmRISC:U_MMRISC\|DEBUG_TOP:U_DEBUG_TOP\|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG\|res_tap_async~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224251 ""}  } { { "../RTL/RISCV/debug/debug_dtm_jtag.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/RISCV/debug/debug_dtm_jtag.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 19639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|reset  " "Automatically promoted node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[1\].U_MCS4_RAM_CHIP\|ram_ch_we~0 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[1\].U_MCS4_RAM_CHIP\|ram_ch_we~0" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch_wdata\[2\]~0 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch_wdata\[2\]~0" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 264 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[0\]~0 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[0\]~0" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[1\]~1 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[1\]~1" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[2\]~2 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[2\]~2" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[3\]~3 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[3\]~3" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[4\]~4 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[4\]~4" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[5\]~5 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch.raddr_a\[5\]~5" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch_we~2 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[0\].U_MCS4_RAM_CHIP\|ram_ch_we~2" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[3\].U_MCS4_RAM_CHIP\|ram_ch_we~0 " "Destination node MCS4_SYS:U_MCS4_SYS\|MCS4_RAM:U_MCS4_RAM\|MCS4_RAM_CHIP:RAM_BANK\[0\].RAM_CHIP\[3\].U_MCS4_RAM_CHIP\|ram_ch_we~0" {  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 38149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1754037224251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1754037224251 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1754037224251 ""}  } { { "../RTL/MCS4/mcs4_ram.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/MCS4/mcs4_ram.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 11023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1754037224251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1754037227696 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754037227736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1754037227741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754037227791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754037227869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1754037227937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1754037230086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1754037230123 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1754037230123 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[0\] SDRAM_CLK~output " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/PLL.v" 112 0 0 } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 376 0 0 } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 328 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1754037230622 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[2\] S_MCS4_CLK~output " "PLL \"PLL:U_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"S_MCS4_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/MCS4_141PF/mcs4_system/FPGA/PLL.v" 112 0 0 } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 376 0 0 } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 339 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1754037230624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037233057 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1754037233113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1754037237597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037252475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1754037252833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1754037349898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:37 " "Fitter placement operations ending: elapsed time is 00:01:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037349898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1754037355998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "71 X11_Y11 X21_Y21 " "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21" {  } { { "loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21"} { { 12 { 0 ""} 11 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1754037394305 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1754037394305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1754037444664 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1754037444664 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1754037444664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:26 " "Fitter routing operations ending: elapsed time is 00:01:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037444670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.73 " "Total time spent on timing analysis during the Fitter is 31.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1754037445800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754037446083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754037467499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1754037467525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1754037490644 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:55 " "Fitter post-fit operations ending: elapsed time is 00:00:55" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754037500163 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1754037503858 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[16\] a permanently enabled " "Pin GPIO1\[16\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[16] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[16\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[17\] a permanently enabled " "Pin GPIO1\[17\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[17] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[17\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[18\] a permanently enabled " "Pin GPIO1\[18\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[18] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[18\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[19\] a permanently enabled " "Pin GPIO1\[19\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[19] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[19\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[20\] a permanently enabled " "Pin GPIO1\[20\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[20] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[20\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[21\] a permanently enabled " "Pin GPIO1\[21\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[21] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[21\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[22\] a permanently enabled " "Pin GPIO1\[22\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[22] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[22\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[23\] a permanently enabled " "Pin GPIO1\[23\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[23] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[23\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[24\] a permanently enabled " "Pin GPIO1\[24\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[24] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[24\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1\[25\] a permanently enabled " "Pin GPIO1\[25\] has a permanently enabled output enable" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO1[25] } } } { "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO1\[25\]" } } } } { "../RTL/FPGA_TOP/fpga_top.v" "" { Text "C:/MCS4_141PF/mcs4_system/RTL/FPGA_TOP/fpga_top.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/MCS4_141PF/mcs4_system/FPGA/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1754037504157 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1754037504157 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MCS4_141PF/mcs4_system/FPGA/output_files/FPGA.fit.smsg " "Generated suppressed messages file C:/MCS4_141PF/mcs4_system/FPGA/output_files/FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1754037506305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6038 " "Peak virtual memory: 6038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754037512007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  1 17:38:32 2025 " "Processing ended: Fri Aug  1 17:38:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754037512007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:03 " "Elapsed time: 00:05:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754037512007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:41 " "Total CPU time (on all processors): 00:11:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754037512007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1754037512007 ""}
