<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.1</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01ca84228fff756369fc124c471bc9293f.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Is the data_transformer functor for Xe Each time, each thread will load sg_tile_m x sg_tile_n data into register and do the data convert.  
 <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="data__transformer__xe_8hpp_source.html">data_transformer_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01eee9a0dbc5ed89980f008e699edc33af.html">arguments_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arguments for gemm::run.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01eee9a0dbc5ed89980f008e699edc33af.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_015454549f3796976cb10fe3722d61088d.html">get_barrier_count</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01999440d6b40b8e03d91fb5048cb93856.html">get_slm_size</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a3c2321679c76e539d219ebdb5143a56a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a> = dtype_in_</td></tr>
<tr class="separator:a3c2321679c76e539d219ebdb5143a56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7646a3a5d142c62c719465568ea0ab47"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a> = dtype_out_</td></tr>
<tr class="separator:a7646a3a5d142c62c719465568ea0ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef69ca0f77f17b105d26fa0c1b3254ca"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef69ca0f77f17b105d26fa0c1b3254ca">dtype_compute</a> = dtype_compute_</td></tr>
<tr class="separator:aef69ca0f77f17b105d26fa0c1b3254ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1174e8698ec4a67af65193488cfe34"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aeb1174e8698ec4a67af65193488cfe34">data_transformer_attr</a> = data_transformer_attr_</td></tr>
<tr class="separator:aeb1174e8698ec4a67af65193488cfe34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a315962c50cacc32a574536b82f495fcb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a315962c50cacc32a574536b82f495fcb">arch_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt; <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a315962c50cacc32a574536b82f495fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20745c95823dcbf7969d828e4233d2e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#af20745c95823dcbf7969d828e4233d2e">load_store_attr</a> = <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html#af17244ce7c0da2c3505965af22800ea2">arch_attr::load_store_attr</a></td></tr>
<tr class="separator:af20745c95823dcbf7969d828e4233d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef3fa5833d4c564286c73a3d850ab83c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7abb240131d1decbea7c12033acfb06b">in_reg_layout</a> &gt;</td></tr>
<tr class="separator:aef3fa5833d4c564286c73a3d850ab83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea647f648e8f3a3df98fc8503e2938c9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aea647f648e8f3a3df98fc8503e2938c9">global_ld_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aea647f648e8f3a3df98fc8503e2938c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6024998eaeed4f8390b02b04060480d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab6024998eaeed4f8390b02b04060480d">global_ld_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a> &gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a945888184a0995ab17bd0321299136eb">mem_layout_in</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:ab6024998eaeed4f8390b02b04060480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f8d034559b13a4aaafe3a507c1cd54"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aa2f8d034559b13a4aaafe3a507c1cd54">global_st_tile_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:aa2f8d034559b13a4aaafe3a507c1cd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7208baa1b6d34ecca278ef6a17d6e31"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aa7208baa1b6d34ecca278ef6a17d6e31">global_st_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aa2f8d034559b13a4aaafe3a507c1cd54">global_st_tile_desc_t</a> &gt;</td></tr>
<tr class="separator:aa7208baa1b6d34ecca278ef6a17d6e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d1fdf97b87d8e98bc5e94401182cf7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a29d1fdf97b87d8e98bc5e94401182cf7">global_st_payload_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aa2f8d034559b13a4aaafe3a507c1cd54">global_st_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a29d1fdf97b87d8e98bc5e94401182cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8ad075dc4631787dbf3a6796d5a6b6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a1b8ad075dc4631787dbf3a6796d5a6b6">global_compute_tile_desc</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a> &gt;</td></tr>
<tr class="separator:a1b8ad075dc4631787dbf3a6796d5a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9198d246b526f76a62d8d0149e6384cf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a9198d246b526f76a62d8d0149e6384cf">global_compute_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef69ca0f77f17b105d26fa0c1b3254ca">dtype_compute</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a1b8ad075dc4631787dbf3a6796d5a6b6">global_compute_tile_desc</a> &gt;</td></tr>
<tr class="separator:a9198d246b526f76a62d8d0149e6384cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d12b0d6014966b798142bc5974a92d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a93d12b0d6014966b798142bc5974a92d">wg_reduce_t</a> = <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group::group_reduce_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef69ca0f77f17b105d26fa0c1b3254ca">dtype_compute</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a> *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609a2ffe4e77325d9a7152f7086ea7aa5114">reduce_op::max</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a95862bb7564d703457e5c4437d5d2938">wg_size_x</a> *<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a8c5755922187ace5d6fbf7c1985e4839">wg_size_y</a>, true, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;</td></tr>
<tr class="separator:a93d12b0d6014966b798142bc5974a92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:adda89c7c82903fadc8cda3b84ffd9483"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#adda89c7c82903fadc8cda3b84ffd9483">call</a> (<a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;ei, arguments_t *args)</td></tr>
<tr class="memdesc:adda89c7c82903fadc8cda3b84ffd9483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main execution function for data_transformer.  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#adda89c7c82903fadc8cda3b84ffd9483">More...</a><br /></td></tr>
<tr class="separator:adda89c7c82903fadc8cda3b84ffd9483"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a945888184a0995ab17bd0321299136eb"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a945888184a0995ab17bd0321299136eb">mem_layout_in</a> = mem_layout_in_</td></tr>
<tr class="separator:a945888184a0995ab17bd0321299136eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb563eab5f47b931a25ddfc05d7eb38d"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#afb563eab5f47b931a25ddfc05d7eb38d">is_col_major_in</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a945888184a0995ab17bd0321299136eb">mem_layout_in</a> == <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:afb563eab5f47b931a25ddfc05d7eb38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d56fe7dc343e8c095e918db73befda5"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a4d56fe7dc343e8c095e918db73befda5">wg_tile_m</a> = data_transformer_attr::wg_tile_m</td></tr>
<tr class="separator:a4d56fe7dc343e8c095e918db73befda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c0943265cb7b5bf545b7bb637beabd"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a35c0943265cb7b5bf545b7bb637beabd">wg_tile_n</a> = data_transformer_attr::wg_tile_n</td></tr>
<tr class="separator:a35c0943265cb7b5bf545b7bb637beabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb0fddad65aca556d407a9a8e2796dd"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a> = data_transformer_attr::sg_tile_m</td></tr>
<tr class="separator:abcb0fddad65aca556d407a9a8e2796dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39cd344e5573e55eec6e9150d502606"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a> = data_transformer_attr::sg_tile_n</td></tr>
<tr class="separator:ae39cd344e5573e55eec6e9150d502606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbf558f4aff8f6339fd1575a9a68c24"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a></td></tr>
<tr class="separator:a3bbf558f4aff8f6339fd1575a9a68c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36846316218d6562ce120954831bbab"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a></td></tr>
<tr class="separator:ab36846316218d6562ce120954831bbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95862bb7564d703457e5c4437d5d2938"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a95862bb7564d703457e5c4437d5d2938">wg_size_x</a> = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a35c0943265cb7b5bf545b7bb637beabd">wg_tile_n</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a></td></tr>
<tr class="separator:a95862bb7564d703457e5c4437d5d2938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5755922187ace5d6fbf7c1985e4839"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a8c5755922187ace5d6fbf7c1985e4839">wg_size_y</a> = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a4d56fe7dc343e8c095e918db73befda5">wg_tile_m</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a></td></tr>
<tr class="separator:a8c5755922187ace5d6fbf7c1985e4839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ececaa8d9dd0e966e091524065ca86c"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a0ececaa8d9dd0e966e091524065ca86c">max_load_height_in_elem</a> = load_store_attr::max_load_height_in_elem</td></tr>
<tr class="separator:a0ececaa8d9dd0e966e091524065ca86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affabe3c666e1143f991eefce6e9c5801"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#affabe3c666e1143f991eefce6e9c5801">max_load_width_in_bytes</a> = load_store_attr::max_load_width_in_bytes</td></tr>
<tr class="separator:affabe3c666e1143f991eefce6e9c5801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5736ab60b2b436d9d35b454da0643aa7"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a5736ab60b2b436d9d35b454da0643aa7">max_store_width_in_bytes</a> = load_store_attr::max_store_width_in_bytes</td></tr>
<tr class="separator:a5736ab60b2b436d9d35b454da0643aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648df06e6e7eda08f04bd4124754bd76"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a648df06e6e7eda08f04bd4124754bd76">max_trans_block_width</a> = load_store_attr::max_trans_load_width_in_bytes / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>)</td></tr>
<tr class="separator:a648df06e6e7eda08f04bd4124754bd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aeb9c3c6553440723cc7fccf9aee89"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a59aeb9c3c6553440723cc7fccf9aee89">max_load_width_in_elem</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#affabe3c666e1143f991eefce6e9c5801">max_load_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>)</td></tr>
<tr class="separator:a59aeb9c3c6553440723cc7fccf9aee89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6769661a805fe952f353a38e8db47b4"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae6769661a805fe952f353a38e8db47b4">max_store_width_in_elem</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a5736ab60b2b436d9d35b454da0643aa7">max_store_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a>)</td></tr>
<tr class="separator:ae6769661a805fe952f353a38e8db47b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae534479fd82d6e94ca5bcf03d66be452"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae534479fd82d6e94ca5bcf03d66be452">load_size_x</a></td></tr>
<tr class="memdesc:ae534479fd82d6e94ca5bcf03d66be452"><td class="mdescLeft">&#160;</td><td class="mdescRight">block_size_x should be power of 2 and tile_size_x should be divided by block_size_x  <a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae534479fd82d6e94ca5bcf03d66be452">More...</a><br /></td></tr>
<tr class="separator:ae534479fd82d6e94ca5bcf03d66be452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6603a4b7cfc8d57cf72d8b378a0693"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a6a6603a4b7cfc8d57cf72d8b378a0693">st_size_x</a></td></tr>
<tr class="separator:a6a6603a4b7cfc8d57cf72d8b378a0693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874efc4990c790e0aebd03e0dd1946ed"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae534479fd82d6e94ca5bcf03d66be452">load_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a6a6603a4b7cfc8d57cf72d8b378a0693">st_size_x</a>&gt;::value</td></tr>
<tr class="separator:a874efc4990c790e0aebd03e0dd1946ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563808da382f9df678da84da7ababa3e"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a563808da382f9df678da84da7ababa3e">is_vnni_tiled_in</a> = (sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>) &lt; sizeof(uint32_t)) &amp;&amp; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#afb563eab5f47b931a25ddfc05d7eb38d">is_col_major_in</a></td></tr>
<tr class="separator:a563808da382f9df678da84da7ababa3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e75f6dfa6c0565e9df34619315956a"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a90e75f6dfa6c0565e9df34619315956a">block_size_y_limit</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#afb563eab5f47b931a25ddfc05d7eb38d">is_col_major_in</a> ? <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a648df06e6e7eda08f04bd4124754bd76">max_trans_block_width</a> : <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a0ececaa8d9dd0e966e091524065ca86c">max_load_height_in_elem</a></td></tr>
<tr class="separator:a90e75f6dfa6c0565e9df34619315956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ba839c3c8861425c84780e44bebedf"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a></td></tr>
<tr class="separator:a37ba839c3c8861425c84780e44bebedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abb240131d1decbea7c12033acfb06b"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7abb240131d1decbea7c12033acfb06b">in_reg_layout</a> = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a563808da382f9df678da84da7ababa3e">is_vnni_tiled_in</a> ? <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a> : <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a></td></tr>
<tr class="separator:a7abb240131d1decbea7c12033acfb06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_in_, typename dtype_out_, typename dtype_compute_, typename data_transformer_attr_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt;<br />
struct gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;</div><p >Is the data_transformer functor for Xe Each time, each thread will load sg_tile_m x sg_tile_n data into register and do the data convert. </p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype_in_</td><td>Is the data type of input. </td></tr>
    <tr><td class="paramname">dtype_out_</td><td>Is the data type of output. </td></tr>
    <tr><td class="paramname">dtype_compute_</td><td>Is the data type of calculation. </td></tr>
    <tr><td class="paramname">data_transformer_attr_</td><td>Is the tile size for each group to do the data convert. </td></tr>
    <tr><td class="paramname">mem_layout_in_</td><td>Indicates the input data col major or row major. </td></tr>
    <tr><td class="paramname">need_fp8_op</td><td>Indicates whether fp8-related operations are required. </td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a315962c50cacc32a574536b82f495fcb" name="a315962c50cacc32a574536b82f495fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a315962c50cacc32a574536b82f495fcb">&#9670;&#160;</a></span>arch_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::arch_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a>&lt;<a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb1174e8698ec4a67af65193488cfe34" name="aeb1174e8698ec4a67af65193488cfe34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1174e8698ec4a67af65193488cfe34">&#9670;&#160;</a></span>data_transformer_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::data_transformer_attr =  data_transformer_attr_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef69ca0f77f17b105d26fa0c1b3254ca" name="aef69ca0f77f17b105d26fa0c1b3254ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef69ca0f77f17b105d26fa0c1b3254ca">&#9670;&#160;</a></span>dtype_compute</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::dtype_compute =  dtype_compute_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c2321679c76e539d219ebdb5143a56a" name="a3c2321679c76e539d219ebdb5143a56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2321679c76e539d219ebdb5143a56a">&#9670;&#160;</a></span>dtype_in</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::dtype_in =  dtype_in_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7646a3a5d142c62c719465568ea0ab47" name="a7646a3a5d142c62c719465568ea0ab47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7646a3a5d142c62c719465568ea0ab47">&#9670;&#160;</a></span>dtype_out</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::dtype_out =  dtype_out_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9198d246b526f76a62d8d0149e6384cf" name="a9198d246b526f76a62d8d0149e6384cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9198d246b526f76a62d8d0149e6384cf">&#9670;&#160;</a></span>global_compute_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_compute_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef69ca0f77f17b105d26fa0c1b3254ca">dtype_compute</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a1b8ad075dc4631787dbf3a6796d5a6b6">global_compute_tile_desc</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b8ad075dc4631787dbf3a6796d5a6b6" name="a1b8ad075dc4631787dbf3a6796d5a6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8ad075dc4631787dbf3a6796d5a6b6">&#9670;&#160;</a></span>global_compute_tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_compute_tile_desc =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6024998eaeed4f8390b02b04060480d" name="ab6024998eaeed4f8390b02b04060480d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6024998eaeed4f8390b02b04060480d">&#9670;&#160;</a></span>global_ld_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_ld_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>&gt;, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a945888184a0995ab17bd0321299136eb">mem_layout_in</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea647f648e8f3a3df98fc8503e2938c9" name="aea647f648e8f3a3df98fc8503e2938c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea647f648e8f3a3df98fc8503e2938c9">&#9670;&#160;</a></span>global_ld_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_ld_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef3fa5833d4c564286c73a3d850ab83c">global_ld_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef3fa5833d4c564286c73a3d850ab83c" name="aef3fa5833d4c564286c73a3d850ab83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef3fa5833d4c564286c73a3d850ab83c">&#9670;&#160;</a></span>global_ld_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_ld_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7abb240131d1decbea7c12033acfb06b">in_reg_layout</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29d1fdf97b87d8e98bc5e94401182cf7" name="a29d1fdf97b87d8e98bc5e94401182cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d1fdf97b87d8e98bc5e94401182cf7">&#9670;&#160;</a></span>global_st_payload_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_st_payload_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aa2f8d034559b13a4aaafe3a507c1cd54">global_st_tile_desc_t</a>, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7208baa1b6d34ecca278ef6a17d6e31" name="aa7208baa1b6d34ecca278ef6a17d6e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7208baa1b6d34ecca278ef6a17d6e31">&#9670;&#160;</a></span>global_st_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_st_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aa2f8d034559b13a4aaafe3a507c1cd54">global_st_tile_desc_t</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2f8d034559b13a4aaafe3a507c1cd54" name="aa2f8d034559b13a4aaafe3a507c1cd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f8d034559b13a4aaafe3a507c1cd54">&#9670;&#160;</a></span>global_st_tile_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::global_st_tile_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a874efc4990c790e0aebd03e0dd1946ed">block_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a37ba839c3c8861425c84780e44bebedf">block_size_y</a>, <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af20745c95823dcbf7969d828e4233d2e" name="af20745c95823dcbf7969d828e4233d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af20745c95823dcbf7969d828e4233d2e">&#9670;&#160;</a></span>load_store_attr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::load_store_attr =  <a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html#af17244ce7c0da2c3505965af22800ea2">arch_attr::load_store_attr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93d12b0d6014966b798142bc5974a92d" name="a93d12b0d6014966b798142bc5974a92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d12b0d6014966b798142bc5974a92d">&#9670;&#160;</a></span>wg_reduce_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::wg_reduce_t =  <a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group::group_reduce_t</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#aef69ca0f77f17b105d26fa0c1b3254ca">dtype_compute</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a> * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a>, 1, <a class="el" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609a2ffe4e77325d9a7152f7086ea7aa5114">reduce_op::max</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a95862bb7564d703457e5c4437d5d2938">wg_size_x</a> * <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a8c5755922187ace5d6fbf7c1985e4839">wg_size_y</a>, true, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="adda89c7c82903fadc8cda3b84ffd9483" name="adda89c7c82903fadc8cda3b84ffd9483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda89c7c82903fadc8cda3b84ffd9483">&#9670;&#160;</a></span>call()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::call </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a>&lt; 3 &gt; &amp;&#160;</td>
          <td class="paramname"><em>ei</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">arguments_t *&#160;</td>
          <td class="paramname"><em>args</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Main execution function for data_transformer. </p>
<p >The basic process is load data -&gt; data_transformer -&gt; write out. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ei</td><td></td></tr>
    <tr><td class="paramname">args</td><td>Includes base pointer and matrix size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a874efc4990c790e0aebd03e0dd1946ed" name="a874efc4990c790e0aebd03e0dd1946ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874efc4990c790e0aebd03e0dd1946ed">&#9670;&#160;</a></span>block_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::block_size_x = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae534479fd82d6e94ca5bcf03d66be452">load_size_x</a>, <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a6a6603a4b7cfc8d57cf72d8b378a0693">st_size_x</a>&gt;::value</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a37ba839c3c8861425c84780e44bebedf" name="a37ba839c3c8861425c84780e44bebedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ba839c3c8861425c84780e44bebedf">&#9670;&#160;</a></span>block_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::block_size_y</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a90e75f6dfa6c0565e9df34619315956a">block_size_y_limit</a> &gt; <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a></div>
<div class="line">            ? <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">tile_size_y</a></div>
<div class="line">            : <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a90e75f6dfa6c0565e9df34619315956a">block_size_y_limit</a></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24_html_a90e75f6dfa6c0565e9df34619315956a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a90e75f6dfa6c0565e9df34619315956a">gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::block_size_y_limit</a></div><div class="ttdeci">static constexpr uint32_t block_size_y_limit</div><div class="ttdef"><b>Definition:</b> data_transformer_xe.hpp:102</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24_html_ab36846316218d6562ce120954831bbab"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ab36846316218d6562ce120954831bbab">gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::tile_size_y</a></div><div class="ttdeci">static constexpr uint32_t tile_size_y</div><div class="ttdef"><b>Definition:</b> data_transformer_xe.hpp:59</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a90e75f6dfa6c0565e9df34619315956a" name="a90e75f6dfa6c0565e9df34619315956a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e75f6dfa6c0565e9df34619315956a">&#9670;&#160;</a></span>block_size_y_limit</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::block_size_y_limit = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#afb563eab5f47b931a25ddfc05d7eb38d">is_col_major_in</a> ? <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a648df06e6e7eda08f04bd4124754bd76">max_trans_block_width</a> : <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a0ececaa8d9dd0e966e091524065ca86c">max_load_height_in_elem</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7abb240131d1decbea7c12033acfb06b" name="a7abb240131d1decbea7c12033acfb06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7abb240131d1decbea7c12033acfb06b">&#9670;&#160;</a></span>in_reg_layout</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::in_reg_layout = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a563808da382f9df678da84da7ababa3e">is_vnni_tiled_in</a> ? <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a> : <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afb563eab5f47b931a25ddfc05d7eb38d" name="afb563eab5f47b931a25ddfc05d7eb38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb563eab5f47b931a25ddfc05d7eb38d">&#9670;&#160;</a></span>is_col_major_in</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::is_col_major_in = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a945888184a0995ab17bd0321299136eb">mem_layout_in</a> == <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a563808da382f9df678da84da7ababa3e" name="a563808da382f9df678da84da7ababa3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563808da382f9df678da84da7ababa3e">&#9670;&#160;</a></span>is_vnni_tiled_in</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::is_vnni_tiled_in = (sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>) &lt; sizeof(uint32_t)) &amp;&amp; <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#afb563eab5f47b931a25ddfc05d7eb38d">is_col_major_in</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae534479fd82d6e94ca5bcf03d66be452" name="ae534479fd82d6e94ca5bcf03d66be452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae534479fd82d6e94ca5bcf03d66be452">&#9670;&#160;</a></span>load_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::load_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a>,</div>
<div class="line">                    <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a59aeb9c3c6553440723cc7fccf9aee89">max_load_width_in_elem</a>&gt;::value</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24_html_a3bbf558f4aff8f6339fd1575a9a68c24"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::tile_size_x</a></div><div class="ttdeci">static constexpr uint32_t tile_size_x</div><div class="ttdef"><b>Definition:</b> data_transformer_xe.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24_html_a59aeb9c3c6553440723cc7fccf9aee89"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a59aeb9c3c6553440723cc7fccf9aee89">gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::max_load_width_in_elem</a></div><div class="ttdeci">static constexpr uint32_t max_load_width_in_elem</div><div class="ttdef"><b>Definition:</b> data_transformer_xe.hpp:77</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a></div><div class="ttdef"><b>Definition:</b> common.hpp:80</div></div>
</div><!-- fragment -->
<p>block_size_x should be power of 2 and tile_size_x should be divided by block_size_x </p>

</div>
</div>
<a id="a0ececaa8d9dd0e966e091524065ca86c" name="a0ececaa8d9dd0e966e091524065ca86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ececaa8d9dd0e966e091524065ca86c">&#9670;&#160;</a></span>max_load_height_in_elem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::max_load_height_in_elem = load_store_attr::max_load_height_in_elem</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="affabe3c666e1143f991eefce6e9c5801" name="affabe3c666e1143f991eefce6e9c5801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affabe3c666e1143f991eefce6e9c5801">&#9670;&#160;</a></span>max_load_width_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::max_load_width_in_bytes = load_store_attr::max_load_width_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a59aeb9c3c6553440723cc7fccf9aee89" name="a59aeb9c3c6553440723cc7fccf9aee89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59aeb9c3c6553440723cc7fccf9aee89">&#9670;&#160;</a></span>max_load_width_in_elem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::max_load_width_in_elem = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#affabe3c666e1143f991eefce6e9c5801">max_load_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5736ab60b2b436d9d35b454da0643aa7" name="a5736ab60b2b436d9d35b454da0643aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5736ab60b2b436d9d35b454da0643aa7">&#9670;&#160;</a></span>max_store_width_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::max_store_width_in_bytes = load_store_attr::max_store_width_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6769661a805fe952f353a38e8db47b4" name="ae6769661a805fe952f353a38e8db47b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6769661a805fe952f353a38e8db47b4">&#9670;&#160;</a></span>max_store_width_in_elem</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::max_store_width_in_elem = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a5736ab60b2b436d9d35b454da0643aa7">max_store_width_in_bytes</a> / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a7646a3a5d142c62c719465568ea0ab47">dtype_out</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a648df06e6e7eda08f04bd4124754bd76" name="a648df06e6e7eda08f04bd4124754bd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648df06e6e7eda08f04bd4124754bd76">&#9670;&#160;</a></span>max_trans_block_width</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::max_trans_block_width = load_store_attr::max_trans_load_width_in_bytes / sizeof(<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3c2321679c76e539d219ebdb5143a56a">dtype_in</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a945888184a0995ab17bd0321299136eb" name="a945888184a0995ab17bd0321299136eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945888184a0995ab17bd0321299136eb">&#9670;&#160;</a></span>mem_layout_in</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::mem_layout_in = mem_layout_in_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abcb0fddad65aca556d407a9a8e2796dd" name="abcb0fddad65aca556d407a9a8e2796dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb0fddad65aca556d407a9a8e2796dd">&#9670;&#160;</a></span>sg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::sg_tile_m = data_transformer_attr::sg_tile_m</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae39cd344e5573e55eec6e9150d502606" name="ae39cd344e5573e55eec6e9150d502606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39cd344e5573e55eec6e9150d502606">&#9670;&#160;</a></span>sg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::sg_tile_n = data_transformer_attr::sg_tile_n</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a6603a4b7cfc8d57cf72d8b378a0693" name="a6a6603a4b7cfc8d57cf72d8b378a0693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6603a4b7cfc8d57cf72d8b378a0693">&#9670;&#160;</a></span>st_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::st_size_x</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae6769661a805fe952f353a38e8db47b4">max_store_width_in_elem</a> &gt; <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a></div>
<div class="line">            ? <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a></div>
<div class="line">            : <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gpu::xetla::subgroup::detail::gcd</a>&lt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a3bbf558f4aff8f6339fd1575a9a68c24">tile_size_x</a></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24_html_ae6769661a805fe952f353a38e8db47b4"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae6769661a805fe952f353a38e8db47b4">gpu::xetla::kernel::xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::max_store_width_in_elem</a></div><div class="ttdeci">static constexpr uint32_t max_store_width_in_elem</div><div class="ttdef"><b>Definition:</b> data_transformer_xe.hpp:79</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3bbf558f4aff8f6339fd1575a9a68c24" name="a3bbf558f4aff8f6339fd1575a9a68c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbf558f4aff8f6339fd1575a9a68c24">&#9670;&#160;</a></span>tile_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::tile_size_x = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ab36846316218d6562ce120954831bbab" name="ab36846316218d6562ce120954831bbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36846316218d6562ce120954831bbab">&#9670;&#160;</a></span>tile_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::tile_size_y = <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a95862bb7564d703457e5c4437d5d2938" name="a95862bb7564d703457e5c4437d5d2938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95862bb7564d703457e5c4437d5d2938">&#9670;&#160;</a></span>wg_size_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::wg_size_x = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a35c0943265cb7b5bf545b7bb637beabd">wg_tile_n</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#ae39cd344e5573e55eec6e9150d502606">sg_tile_n</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c5755922187ace5d6fbf7c1985e4839" name="a8c5755922187ace5d6fbf7c1985e4839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5755922187ace5d6fbf7c1985e4839">&#9670;&#160;</a></span>wg_size_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::wg_size_y = (<a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#a4d56fe7dc343e8c095e918db73befda5">wg_tile_m</a> + <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a> - 1) / <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html#abcb0fddad65aca556d407a9a8e2796dd">sg_tile_m</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d56fe7dc343e8c095e918db73befda5" name="a4d56fe7dc343e8c095e918db73befda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d56fe7dc343e8c095e918db73befda5">&#9670;&#160;</a></span>wg_tile_m</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::wg_tile_m = data_transformer_attr::wg_tile_m</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a35c0943265cb7b5bf545b7bb637beabd" name="a35c0943265cb7b5bf545b7bb637beabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c0943265cb7b5bf545b7bb637beabd">&#9670;&#160;</a></span>wg_tile_n</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_in_ , typename dtype_out_ , typename dtype_compute_ , typename data_transformer_attr_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_in_, int need_fp8_op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">gpu::xetla::kernel::xetla_data_transformer</a>&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, <a class="el" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a> &gt;::wg_tile_n = data_transformer_attr::wg_tile_n</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">kernel</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html">xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
