m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/STUDIES/VLSI/3.VERILOG/PROGRAM/SEQUENTIAL/clock_gen
vtb
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 NV?_SHCB135QERJ1a10_<3
IYNUJS54i8V]AThaC^UKeo3
R0
w1659115515
8delay.v
Fdelay.v
L0 1
OL;L;10.7c;67
31
!s108 1659115527.000000
!s107 delay.v|
!s90 -reportprogress|300|delay.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
