{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681496967298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681496967299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 14 11:29:27 2023 " "Processing started: Fri Apr 14 11:29:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681496967299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681496967299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681496967299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1681496968068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681496968069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/fullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681496980130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681496980130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681496980133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681496980133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/reg_file.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681496980136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681496980136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_testbench " "Found entity 1: reg_file_testbench" {  } { { "reg_file_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/reg_file_testbench.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681496980138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681496980138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_testbench " "Found entity 1: fullAdder_testbench" {  } { { "fullAdder_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/fullAdder_testbench.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681496980141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681496980141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_testbench " "Found entity 1: alu_testbench" {  } { { "alu_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681496980144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1681496980144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_testbench " "Elaborating entity \"alu_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1681496980223 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk alu_testbench.sv(25) " "Verilog HDL warning at alu_testbench.sv(25): assignments to clk create a combinational loop" {  } { { "alu_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 25 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1681496980239 "|alu_testbench"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "85 0 1000 alu_testbench.sv(33) " "Verilog HDL warning at alu_testbench.sv(33): number of words (85) in memory file does not match the number of elements in the address range \[0:1000\]" {  } { { "alu_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1681496980239 "|alu_testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 102 alu_testbench.sv(37) " "Verilog HDL assignment warning at alu_testbench.sv(37): truncated value with size 104 to match size of target (102)" {  } { { "alu_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1681496980240 "|alu_testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "alu_testbench.sv(40) " "Verilog HDL warning at alu_testbench.sv(40): ignoring unsupported system task" {  } { { "alu_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 40 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1681496980240 "|alu_testbench"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "testvectors alu_testbench.sv(31) " "Verilog HDL warning at alu_testbench.sv(31): initial value for variable testvectors should be constant" {  } { { "alu_testbench.sv" "" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1681496980240 "|alu_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut " "Elaborating entity \"alu\" for hierarchy \"alu:dut\"" {  } { { "alu_testbench.sv" "dut" { Text "C:/Users/mewin/Documents/EE 469/Labstuff/EE469-Lab/Lab 1/alu_testbench.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1681496980242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681496980395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 14 11:29:40 2023 " "Processing ended: Fri Apr 14 11:29:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681496980395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681496980395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681496980395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681496980395 ""}
