/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  reg [10:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  reg [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [36:0] celloutsig_1_18z;
  reg [4:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_0z[1] ? in_data[171] : celloutsig_1_0z[1]);
  assign celloutsig_1_12z = !(celloutsig_1_4z ? celloutsig_1_10z : celloutsig_1_1z[11]);
  assign celloutsig_0_16z = !(celloutsig_0_9z ? celloutsig_0_14z[6] : celloutsig_0_12z[6]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[9] | celloutsig_1_2z) & celloutsig_1_7z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z[1] | celloutsig_0_4z[4]) & celloutsig_0_6z);
  assign celloutsig_0_5z = celloutsig_0_4z[4] ^ in_data[3];
  assign celloutsig_0_7z = celloutsig_0_2z ^ celloutsig_0_4z[3];
  assign celloutsig_1_7z = celloutsig_1_6z[2] ^ celloutsig_1_0z[1];
  assign celloutsig_1_10z = celloutsig_1_4z ^ celloutsig_1_8z;
  assign celloutsig_1_18z = { in_data[171:137], celloutsig_1_12z, celloutsig_1_5z } + { in_data[152:137], celloutsig_1_11z };
  assign celloutsig_0_19z = celloutsig_0_11z[6:3] + celloutsig_0_0z[4:1];
  assign celloutsig_1_6z = in_data[127:123] & { celloutsig_1_1z[2], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_71z = celloutsig_0_15z[7:2] / { 1'h1, celloutsig_0_31z[4:0] };
  assign celloutsig_1_0z = in_data[183:181] / { 1'h1, in_data[126:125] };
  assign celloutsig_1_1z = in_data[140:124] / { 1'h1, in_data[116:101] };
  assign celloutsig_1_3z = { in_data[180:163], celloutsig_1_0z } / { 1'h1, in_data[132:113] };
  assign celloutsig_1_5z = ! in_data[169:166];
  assign celloutsig_0_17z = ! { celloutsig_0_11z[1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z[3:2], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z } * { celloutsig_1_1z[15:2], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_14z = { in_data[18:12], celloutsig_0_3z } * { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_11z = ~ in_data[81:75];
  assign celloutsig_0_31z = ~ { celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[37:26] };
  assign celloutsig_1_4z = & in_data[171:162];
  assign celloutsig_0_20z = & { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_14z[3:2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, in_data[37:26] };
  assign celloutsig_0_6z = | in_data[17:15];
  assign celloutsig_0_72z = | { celloutsig_0_4z[4:2], celloutsig_0_6z };
  assign celloutsig_0_1z = | in_data[94:73];
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 5'h00;
    else if (celloutsig_1_18z[5]) celloutsig_0_0z = in_data[15:11];
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_4z = in_data[50:46];
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_19z = celloutsig_1_3z[11:7];
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 11'h000;
    else if (!celloutsig_1_18z[5]) celloutsig_0_12z = in_data[39:29];
  always_latch
    if (clkin_data[64]) celloutsig_0_15z = 10'h000;
    else if (celloutsig_1_18z[5]) celloutsig_0_15z = { celloutsig_0_12z[5:4], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_9z = ~((celloutsig_1_0z[0] & celloutsig_1_1z[6]) | (celloutsig_1_6z[1] & celloutsig_1_3z[16]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z[2] & celloutsig_0_4z[0]) | (celloutsig_0_4z[0] & celloutsig_0_7z));
  assign celloutsig_0_2z = ~((in_data[85] & in_data[79]) | (in_data[56] & celloutsig_0_1z));
  assign { out_data[159:128], out_data[100:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z[36:5], celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
