

set_property PACKAGE_PIN BY36 [get_ports {C0_DDR4_0_dqs_t[5]}]
set_property PACKAGE_PIN CA36 [get_ports {C0_DDR4_0_dqs_c[5]}]

set_property PACKAGE_PIN BY34 [get_ports {C0_DDR4_0_dq[43]}]

set_property PACKAGE_PIN CA34 [get_ports {C0_DDR4_0_dq[42]}]

set_property PACKAGE_PIN CC32 [get_ports {C0_DDR4_0_dq[41]}]

set_property PACKAGE_PIN CB32 [get_ports {C0_DDR4_0_dq[40]}]

set_property PACKAGE_PIN BY33 [get_ports {C0_DDR4_0_dm_n[5]}]


set_property PACKAGE_PIN CC33 [get_ports {C0_DDR4_0_dq[45]}]

set_property PACKAGE_PIN CA33 [get_ports {C0_DDR4_0_dq[44]}]

set_property PACKAGE_PIN BY35 [get_ports {C0_DDR4_0_dq[47]}]

set_property PACKAGE_PIN CB34 [get_ports {C0_DDR4_0_dq[46]}]


set_property PACKAGE_PIN BL35 [get_ports {C0_DDR4_0_dqs_t[6]}]
set_property PACKAGE_PIN BM36 [get_ports {C0_DDR4_0_dqs_c[6]}]

set_property PACKAGE_PIN BL32 [get_ports {C0_DDR4_0_dq[51]}]

set_property PACKAGE_PIN BL34 [get_ports {C0_DDR4_0_dq[50]}]

set_property PACKAGE_PIN BN36 [get_ports {C0_DDR4_0_dq[49]}]

set_property PACKAGE_PIN BP34 [get_ports {C0_DDR4_0_dq[48]}]


set_property PACKAGE_PIN BM32 [get_ports {C0_DDR4_0_dm_n[6]}]

set_property PACKAGE_PIN BN34 [get_ports {C0_DDR4_0_dq[52]}]

set_property PACKAGE_PIN BP35 [get_ports {C0_DDR4_0_dq[53]}]

set_property PACKAGE_PIN BM33 [get_ports {C0_DDR4_0_dq[55]}]

set_property PACKAGE_PIN BM35 [get_ports {C0_DDR4_0_dq[54]}]


set_property PACKAGE_PIN BP32 [get_ports {C0_DDR4_0_dqs_t[7]}]
set_property PACKAGE_PIN BR33 [get_ports {C0_DDR4_0_dqs_c[7]}]

set_property PACKAGE_PIN BR34 [get_ports {C0_DDR4_0_dq[59]}]

set_property PACKAGE_PIN BU34 [get_ports {C0_DDR4_0_dq[58]}]


set_property PACKAGE_PIN BV33 [get_ports {C0_DDR4_0_dq[56]}]

set_property PACKAGE_PIN BR35 [get_ports {C0_DDR4_0_dq[57]}]

set_property PACKAGE_PIN BT36 [get_ports {C0_DDR4_0_dm_n[7]}]

set_property PACKAGE_PIN BU33 [get_ports {C0_DDR4_0_dq[60]}]

set_property PACKAGE_PIN BT35 [get_ports {C0_DDR4_0_dq[61]}]

set_property PACKAGE_PIN BT32 [get_ports {C0_DDR4_0_dq[63]}]

set_property PACKAGE_PIN BT33 [get_ports {C0_DDR4_0_dq[62]}]


set_property PACKAGE_PIN BU23 [get_ports {C0_DDR4_SYSCLK_clk_p[0]}]
set_property PACKAGE_PIN BV24 [get_ports {C0_DDR4_SYSCLK_clk_n[0]}]


set_property PACKAGE_PIN BU21 [get_ports {C0_DDR4_0_reset_n[0]}]

#set_property PACKAGE_PIN BV21     [get_ports "C0_DDR4_0_alert_n[0]"] ;# Bank 706 VCCO - VCC1V2_DDR4 - IO_L25N_N8P3_M2P51_706




#set_property PACKAGE_PIN BV27     [get_ports "C0_DDR4_0_odt[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M2P55_707

#set_property PACKAGE_PIN CC28     [get_ports "C0_DDR4_0_adr[17]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M2P64_707

set_property PACKAGE_PIN CD28 [get_ports {C0_DDR4_0_adr[8]}]


set_property PACKAGE_PIN BW30 [get_ports {C0_DDR4_0_ck_t[0]}]
set_property PACKAGE_PIN BY30 [get_ports {C0_DDR4_0_ck_c[0]}]

set_property PACKAGE_PIN BW29 [get_ports {C0_DDR4_0_adr[7]}]

set_property PACKAGE_PIN CA29 [get_ports {C0_DDR4_0_adr[9]}]

set_property PACKAGE_PIN CB29 [get_ports {C0_DDR4_0_adr[1]}]

set_property PACKAGE_PIN CB31 [get_ports {C0_DDR4_0_bg[1]}]

set_property PACKAGE_PIN CC30 [get_ports {C0_DDR4_0_act_n[0]}]

set_property PACKAGE_PIN BV28 [get_ports {C0_DDR4_0_adr[0]}]

set_property PACKAGE_PIN CB30 [get_ports {C0_DDR4_0_adr[13]}]

#set_property PACKAGE_PIN CC29     [get_ports "C0_DDR4_0_cke[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L10N_N3P3_M2P75_707

set_property PACKAGE_PIN CD30 [get_ports {C0_DDR4_0_adr[2]}]

set_property PACKAGE_PIN CD31 [get_ports {C0_DDR4_0_cke[0]}]

set_property PACKAGE_PIN BL28 [get_ports {C0_DDR4_0_adr[15]}]

set_property PACKAGE_PIN BM26 [get_ports {C0_DDR4_0_adr[11]}]

set_property PACKAGE_PIN BN27 [get_ports {C0_DDR4_0_adr[4]}]

set_property PACKAGE_PIN BP26 [get_ports {C0_DDR4_0_adr[3]}]

set_property PACKAGE_PIN BW27 [get_ports {C0_DDR4_0_ba[1]}]

set_property PACKAGE_PIN BP28 [get_ports {C0_DDR4_0_adr[14]}]

set_property PACKAGE_PIN BR26 [get_ports {C0_DDR4_0_odt[0]}]

#set_property PACKAGE_PIN BT27     [get_ports "C0_DDR4_0_cs_n[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L16N_N5P3_M2P87_707

set_property PACKAGE_PIN BR27 [get_ports {C0_DDR4_0_adr[5]}]

set_property PACKAGE_PIN BT28 [get_ports {C0_DDR4_0_adr[6]}]


set_property PACKAGE_PIN BN24 [get_ports {C0_DDR4_0_dqs_t[3]}]
set_property PACKAGE_PIN BP23 [get_ports {C0_DDR4_0_dqs_c[3]}]

set_property PACKAGE_PIN BR25 [get_ports {C0_DDR4_0_dq[24]}]

set_property PACKAGE_PIN BR21 [get_ports {C0_DDR4_0_dq[25]}]

#set_property PACKAGE_PIN BC42     [get_ports "C0_DDR4_0_cs_n[3]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M2P58_707

set_property PACKAGE_PIN BT25 [get_ports {C0_DDR4_0_dq[26]}]

set_property PACKAGE_PIN BU26 [get_ports {C0_DDR4_0_dq[27]}]

set_property PACKAGE_PIN BR22 [get_ports {C0_DDR4_0_dm_n[3]}]

set_property PACKAGE_PIN BT24 [get_ports {C0_DDR4_0_dq[28]}]

set_property PACKAGE_PIN BR23 [get_ports {C0_DDR4_0_dq[29]}]


set_property PACKAGE_PIN BU25 [get_ports {C0_DDR4_0_dq[31]}]

#set_property PACKAGE_PIN BU31     [get_ports "C0_DDR4_0_par[0]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L24P_GC_XCC_N8P0_M2P102_707

set_property PACKAGE_PIN BV31 [get_ports {C0_DDR4_0_ba[0]}]

#set_property PACKAGE_PIN BB42     [get_ports "C0_DDR4_0_cs_n[2]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M2P59_707

set_property PACKAGE_PIN BU29 [get_ports {C0_DDR4_0_adr[10]}]

set_property PACKAGE_PIN BU30 [get_ports {C0_DDR4_0_adr[12]}]

set_property PACKAGE_PIN BV29 [get_ports {C0_DDR4_0_bg[0]}]

#set_property PACKAGE_PIN CA28     [get_ports "C0_DDR4_0_ck_t[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M2P60_707

#set_property PACKAGE_PIN CB27     [get_ports "C0_DDR4_0_ck_c[1]"] ;# Bank 707 VCCO - VCC1V2_DDR4 - IO_L3N_XCC_N1P1_M2P61_707

set_property PACKAGE_PIN CC27 [get_ports {C0_DDR4_0_cs_n[0]}]

set_property PACKAGE_PIN CD27 [get_ports {C0_DDR4_0_adr[16]}]

#set_property PACKAGE_PIN B25     [get_ports "C0_DDR4_0_dqs_t[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L0P_XCC_N0P0_M2P108_708

#set_property PACKAGE_PIN B26     [get_ports "C0_DDR4_0_dqs_c[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L0N_XCC_N0P1_M2P109_708

#set_property PACKAGE_PIN AV43     [get_ports "C0_DDR4_0_dq[71]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L5P_N1P4_M2P118_708

#set_property PACKAGE_PIN AW44     [get_ports "C0_DDR4_0_dq[70]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L5N_N1P5_M2P119_708


set_property PACKAGE_PIN BV25 [get_ports {C0_DDR4_0_dqs_t[2]}]
set_property PACKAGE_PIN BW25 [get_ports {C0_DDR4_0_dqs_c[2]}]

set_property PACKAGE_PIN BY24 [get_ports {C0_DDR4_0_dq[19]}]

set_property PACKAGE_PIN BW23 [get_ports {C0_DDR4_0_dq[18]}]

set_property PACKAGE_PIN CB22 [get_ports {C0_DDR4_0_dq[17]}]

set_property PACKAGE_PIN CA22 [get_ports {C0_DDR4_0_dq[16]}]

set_property PACKAGE_PIN BY25 [get_ports {C0_DDR4_0_dm_n[2]}]

#set_property PACKAGE_PIN AT40     [get_ports "C0_DDR4_0_dq[67]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L1P_N0P2_M2P110_708

set_property PACKAGE_PIN BW22 [get_ports {C0_DDR4_0_dq[20]}]

set_property PACKAGE_PIN CB21 [get_ports {C0_DDR4_0_dq[21]}]

set_property PACKAGE_PIN CA23 [get_ports {C0_DDR4_0_dq[23]}]

set_property PACKAGE_PIN BY23 [get_ports {C0_DDR4_0_dq[22]}]


set_property PACKAGE_PIN BL31 [get_ports {C0_DDR4_0_dqs_t[1]}]
set_property PACKAGE_PIN BM30 [get_ports {C0_DDR4_0_dqs_c[1]}]

set_property PACKAGE_PIN BP31 [get_ports {C0_DDR4_0_dq[10]}]

set_property PACKAGE_PIN BT31 [get_ports {C0_DDR4_0_dq[11]}]

set_property PACKAGE_PIN BR29 [get_ports {C0_DDR4_0_dq[8]}]

set_property PACKAGE_PIN BM29 [get_ports {C0_DDR4_0_dq[9]}]

#set_property PACKAGE_PIN AU39     [get_ports "C0_DDR4_0_dq[66]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L1N_N0P3_M2P111_708

set_property PACKAGE_PIN BN30 [get_ports {C0_DDR4_0_dm_n[1]}]

set_property PACKAGE_PIN BL29 [get_ports {C0_DDR4_0_dq[13]}]

set_property PACKAGE_PIN BN31 [get_ports {C0_DDR4_0_dq[12]}]

set_property PACKAGE_PIN BR30 [get_ports {C0_DDR4_0_dq[15]}]

set_property PACKAGE_PIN BR31 [get_ports {C0_DDR4_0_dq[14]}]


set_property PACKAGE_PIN BL25 [get_ports {C0_DDR4_0_dqs_t[0]}]
set_property PACKAGE_PIN BM24 [get_ports {C0_DDR4_0_dqs_c[0]}]

set_property PACKAGE_PIN BL22 [get_ports {C0_DDR4_0_dq[3]}]

set_property PACKAGE_PIN BP25 [get_ports {C0_DDR4_0_dq[2]}]

#set_property PACKAGE_PIN      [get_ports "C0_DDR4_0_dq[64]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L2P_N0P4_M2P112_708

set_property PACKAGE_PIN BM23 [get_ports {C0_DDR4_0_dq[0]}]

set_property PACKAGE_PIN BL23 [get_ports {C0_DDR4_0_dq[1]}]

set_property PACKAGE_PIN BM21 [get_ports {C0_DDR4_0_dm_n[0]}]

set_property PACKAGE_PIN BN22 [get_ports {C0_DDR4_0_dq[4]}]

set_property PACKAGE_PIN BN25 [get_ports {C0_DDR4_0_dq[5]}]

set_property PACKAGE_PIN BK22 [get_ports {C0_DDR4_0_dq[7]}]

set_property PACKAGE_PIN BP22 [get_ports {C0_DDR4_0_dq[6]}]


set_property PACKAGE_PIN BT21 [get_ports {C0_DDR4_0_dq[30]}]

set_property PACKAGE_PIN CB25 [get_ports {C0_DDR4_0_dqs_t[4]}]

set_property PACKAGE_PIN CB24 [get_ports {C0_DDR4_0_dq[35]}]

set_property PACKAGE_PIN CC23 [get_ports {C0_DDR4_0_dq[32]}]

set_property PACKAGE_PIN CC25 [get_ports {C0_DDR4_0_dq[36]}]

set_property PACKAGE_PIN CD26 [get_ports {C0_DDR4_0_dq[37]}]

set_property PACKAGE_PIN CC22 [get_ports {C0_DDR4_0_dm_n[4]}]

set_property PACKAGE_PIN CC24 [get_ports {C0_DDR4_0_dq[33]}]

set_property PACKAGE_PIN CD25 [get_ports {C0_DDR4_0_dq[38]}]

set_property PACKAGE_PIN CD22 [get_ports {C0_DDR4_0_dq[34]}]

set_property PACKAGE_PIN CD23 [get_ports {C0_DDR4_0_dq[39]}]

#set_property PACKAGE_PIN AU45     [get_ports "C0_DDR4_0_dq[65]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L2N_N0P5_M2P113_708

#set_property PACKAGE_PIN CC22     [get_ports "C0_DDR4_0_dm_n[8]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L3P_XCC_N1P0_M2P114_708

#set_property PACKAGE_PIN AV44     [get_ports "C0_DDR4_0_dq[68]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L4P_N1P2_M2P116_708

#set_property PACKAGE_PIN AW45     [get_ports "C0_DDR4_0_dq[69]"] ;# Bank 708 VCCO - VCC1V2_DDR4 - IO_L4N_N1P3_M2P117_708



#set_property PACKAGE_PIN BK26    [get_ports "sys_clk_p"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L24P_GC_XCC_N8P0_M0P156_702

#set_property PACKAGE_PIN BL25    [get_ports "sys_clk_n"] ;# Bank 702 VCCO - VCC1V1_LP4 - IO_L24N_GC_XCC_N8P1_M0P157_702

#set_property IOSTANDARD LVDS15 [get_ports sys_clk_p]

#set_property IOSTANDARD LVDS15 [get_ports sys_clk_n]




