{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392925232503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392925232518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 11:40:32 2014 " "Processing started: Thu Feb 20 11:40:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392925232518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392925232518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392925232518 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1392925233751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePortRAM_Inst0-rtl " "Found design unit 1: SinglePortRAM_Inst0-rtl" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234687 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRAM_Inst0 " "Found entity 1: SinglePortRAM_Inst0" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925234687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter_8_bit-rtl " "Found design unit 1: Shifter_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter_8_bit " "Found entity 1: Shifter_8_bit" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925234765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_256x8b_0-rtl " "Found design unit 1: RAM_256x8b_0-rtl" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234843 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256x8b_0 " "Found entity 1: RAM_256x8b_0" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925234843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-rtl " "Found design unit 1: Program_Counter-rtl" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925234921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-rtl " "Found design unit 1: PC_Incrementer-rtl" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234983 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925234983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925234983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_enable-rtl " "Found design unit 1: output_enable-rtl" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235061 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_enable " "Found entity 1: output_enable" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-rtl " "Found design unit 1: Instruction_ROM-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Found entity 1: Instruction_ROM" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-rtl " "Found design unit 1: Instruction_Register-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235217 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit_pkg " "Found design unit 1: CPU_Subsystem_8_bit_pkg" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit-rtl " "Found design unit 1: CPU_Subsystem_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235373 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit " "Found entity 1: CPU_Subsystem_8_bit" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-rtl " "Found design unit 1: Control_Unit-rtl" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logical_Unit_8_bit-rtl " "Found design unit 1: Arithmetic_Logical_Unit_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logical_Unit_8_bit " "Found entity 1: Arithmetic_Logical_Unit_8_bit" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-rtl " "Found design unit 1: Accumulator-rtl" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392925235607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235607 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "CPU_Subsystem_8_bit work " "Can't compile duplicate declarations of entity \"CPU_Subsystem_8_bit\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "CPU_Subsystem_8_bit ../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd work " "Instance could be entity \"CPU_Subsystem_8_bit\" in file ../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd compiled in library work" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 49 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1392925235685 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "CPU_Subsystem_8_bit output_files/CPU_Subsystem_8_bit.bdf work " "Instance could be entity \"CPU_Subsystem_8_bit\" in file output_files/CPU_Subsystem_8_bit.bdf compiled in library work" {  } { { "output_files/CPU_Subsystem_8_bit.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1392925235685 ""}  } { { "output_files/CPU_Subsystem_8_bit.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392925235685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cpu_subsystem_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cpu_subsystem_8_bit.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392925235685 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392925236044 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 20 11:40:36 2014 " "Processing ended: Thu Feb 20 11:40:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392925236044 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392925236044 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392925236044 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392925236044 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392925236871 ""}
