$date
	Tue Dec 28 13:27:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 2 % sel [1:0] $end
$var wire 1 & F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b0 %
0$
0#
0"
1!
$end
#100000
0!
1"
b1 %
#200000
1#
0"
b10 %
#300000
0#
1$
b11 %
#400000
