#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Thu Feb  2 16:42:02 2023
# Process ID: 25148
# Current directory: G:/tinysys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6160 G:\tinysys\tinysys.xpr
# Log file: G:/tinysys/vivado.log
# Journal file: G:/tinysys\vivado.jou
# Running On: enci-pc, OS: Windows, CPU Frequency: 4250 MHz, CPU Physical cores: 16, Host memory: 34309 MB
#-----------------------------------------------------------
start_gui
open_project G:/tinysys/tinysys.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.652 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/tinysys/tinysys.srcs/sources_1/ip/coreclockgen/coreclockgen.xci] -no_script -reset -force -quiet
remove_files  -fileset coreclockgen G:/tinysys/tinysys.srcs/sources_1/ip/coreclockgen/coreclockgen.xci
INFO: [Project 1-386] Moving file 'G:/tinysys/tinysys.srcs/sources_1/ip/coreclockgen/coreclockgen.xci' from fileset 'coreclockgen' to fileset 'sources_1'.
file delete -force G:/tinysys/tinysys.srcs/sources_1/ip/coreclockgen
file delete -force g:/tinysys/tinysys.gen/sources_1/ip/coreclockgen
export_ip_user_files -of_objects  [get_files G:/tinysys/tinysys.srcs/sources_1/ip/ddr3clkgen/ddr3clkgen.xci] -no_script -reset -force -quiet
remove_files  -fileset ddr3clkgen G:/tinysys/tinysys.srcs/sources_1/ip/ddr3clkgen/ddr3clkgen.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/tinysys/tinysys.runs/ddr3clkgen_synth_1

INFO: [Project 1-386] Moving file 'G:/tinysys/tinysys.srcs/sources_1/ip/ddr3clkgen/ddr3clkgen.xci' from fileset 'ddr3clkgen' to fileset 'sources_1'.
file delete -force G:/tinysys/tinysys.srcs/sources_1/ip/ddr3clkgen
file delete -force g:/tinysys/tinysys.gen/sources_1/ip/ddr3clkgen
export_ip_user_files -of_objects  [get_files G:/tinysys/tinysys.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mig_7series_0 G:/tinysys/tinysys.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/tinysys/tinysys.runs/mig_7series_0_synth_1

INFO: [Project 1-386] Moving file 'G:/tinysys/tinysys.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' from fileset 'mig_7series_0' to fileset 'sources_1'.
file delete -force G:/tinysys/tinysys.srcs/sources_1/ip/mig_7series_0
file delete -force g:/tinysys/tinysys.gen/sources_1/ip/mig_7series_0
export_ip_user_files -of_objects  [get_files G:/tinysys/tinysys.srcs/sources_1/new/nonrestoringdiv.sv] -no_script -reset -force -quiet
remove_files  G:/tinysys/tinysys.srcs/sources_1/new/nonrestoringdiv.sv
file delete -force G:/tinysys/tinysys.srcs/sources_1/new/nonrestoringdiv.sv
export_ip_user_files -of_objects  [get_files G:/tinysys/tinysys.srcs/sources_1/ip/mig_7series_0/mig_a.prj] -no_script -reset -force -quiet
remove_files  G:/tinysys/tinysys.srcs/sources_1/ip/mig_7series_0/mig_a.prj
close [ open G:/tinysys/tinysys.srcs/sources_1/new/clockandreset.sv w ]
add_files G:/tinysys/tinysys.srcs/sources_1/new/clockandreset.sv
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name centralclock
set_property -dict [list CONFIG.Component_Name {centralclock} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {aclk} CONFIG.CLK_OUT2_PORT {clk15} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {15.000} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.500} CONFIG.MMCM_CLKOUT1_DIVIDE {65} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {120.394} CONFIG.CLKOUT1_PHASE_ERROR {99.281} CONFIG.CLKOUT2_JITTER {192.533} CONFIG.CLKOUT2_PHASE_ERROR {99.281}] [get_ips centralclock]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'centralclock' to 'centralclock' is not allowed and is ignored.
generate_target {instantiation_template} [get_files g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centralclock'...
generate_target all [get_files  g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'centralclock'...
catch { config_ip_cache -export [get_ips -all centralclock] }
export_ip_user_files -of_objects [get_files g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci]
launch_runs centralclock_synth_1 -jobs 12
[Thu Feb  2 16:53:31 2023] Launched centralclock_synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/centralclock_synth_1/runme.log
export_simulation -of_objects [get_files g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci] -directory G:/tinysys/tinysys.ip_user_files/sim_scripts -ip_user_files_dir G:/tinysys/tinysys.ip_user_files -ipstatic_source_dir G:/tinysys/tinysys.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/tinysys/tinysys.cache/compile_simlib/modelsim} {questa=G:/tinysys/tinysys.cache/compile_simlib/questa} {riviera=G:/tinysys/tinysys.cache/compile_simlib/riviera} {activehdl=G:/tinysys/tinysys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
[Thu Feb  2 16:55:36 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:00:38 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {19.500} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {149.472} CONFIG.CLKOUT1_PHASE_ERROR {160.484} CONFIG.CLKOUT2_JITTER {263.584} CONFIG.CLKOUT2_PHASE_ERROR {160.484}] [get_ips centralclock]
generate_target all [get_files  g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'centralclock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'centralclock'...
catch { config_ip_cache -export [get_ips -all centralclock] }
export_ip_user_files -of_objects [get_files g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci] -no_script -sync -force -quiet
reset_run centralclock_synth_1
launch_runs centralclock_synth_1 -jobs 12
[Thu Feb  2 17:02:00 2023] Launched centralclock_synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/centralclock_synth_1/runme.log
export_simulation -of_objects [get_files g:/tinysys/tinysys.srcs/sources_1/ip/centralclock/centralclock.xci] -directory G:/tinysys/tinysys.ip_user_files/sim_scripts -ip_user_files_dir G:/tinysys/tinysys.ip_user_files -ipstatic_source_dir G:/tinysys/tinysys.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/tinysys/tinysys.cache/compile_simlib/modelsim} {questa=G:/tinysys/tinysys.cache/compile_simlib/questa} {riviera=G:/tinysys/tinysys.cache/compile_simlib/riviera} {activehdl=G:/tinysys/tinysys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs synth_1 -jobs 12
[Thu Feb  2 17:09:36 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs synth_1 -jobs 12
[Thu Feb  2 17:10:50 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:18:49 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:21:59 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
[Thu Feb  2 17:22:00 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb  2 17:24:23 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1.2
  **** Build date : Aug  5 2022 at 23:12:38
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1706.652 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3697.621 ; gain = 1990.969
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp128f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3757.031 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
boot_hw_device  [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3757.031 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb  2 17:26:21 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
[Thu Feb  2 17:26:21 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1.2
  **** Build date : Aug  5 2022 at 23:12:38
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3766.703 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp128f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3781.469 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb  2 17:29:50 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
[Thu Feb  2 17:29:50 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1.2
  **** Build date : Aug  5 2022 at 23:12:38
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3781.469 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp128f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3782.695 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs synth_1 -jobs 12
[Thu Feb  2 17:36:05 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Thu Feb  2 17:37:02 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:37:44 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb  2 17:43:28 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4047.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4738.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4738.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4738.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4927.625 ; gain = 1123.211
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs synth_1 -jobs 12
[Thu Feb  2 17:46:51 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:47:36 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:48:43 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
[Thu Feb  2 17:48:43 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs synth_1 -jobs 12
[Thu Feb  2 17:55:07 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Thu Feb  2 17:56:03 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb  2 17:58:26 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1.2
  **** Build date : Aug  5 2022 at 23:12:38
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-12:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5361.871 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp128f-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5361.871 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {G:/tinysys/tinysys.runs/impl_1/tophat.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {is25lp128f-spi-x1_x2_x4}] 0]
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5361.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5361.871 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5361.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5361.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file G:/tinysys/tinysys.srcs/utils_1/imports/synth_1/tophat.dcp with file G:/tinysys/tinysys.runs/synth_1/tophat.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb  2 18:11:50 2023] Launched synth_1...
Run output will be captured here: G:/tinysys/tinysys.runs/synth_1/runme.log
[Thu Feb  2 18:11:50 2023] Launched impl_1...
Run output will be captured here: G:/tinysys/tinysys.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 18:14:55 2023...
