# NOTE: Do not edit this file.
# Auto generated by Post-Route Verilog Simulation Models
#
vlog   -v C:/ispLEVER_Classic2_0/ispcpld/pld/verilog/pldlib.v c:/users/tim/desktop/classes/eecs52/software/abel/src/support/gal16v8.vt
# End
