Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Alexander Scott Aiken, Compaction-based parallelization, 1988
A. Aiken , A. Nicolau, A Development Environment for Horizontal Microcode, IEEE Transactions on Software Engineering, v.14 n.5, p.584-594, May 1988[doi>10.1109/32.6136]
A. Aiken , A. Nicolau, Optimal loop parallelization, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.308-317, June 20-24, 1988, Atlanta, Georgia, United States[doi>10.1145/53990.54021]
Alexander Aiken , Alexandru Nicolau, Perfect Pipelining: A New Loop Parallelization Technique, Proceedings of the 2nd European Symposium on Programming, p.221-235, March 21-24, 1988
AIKEN, A. ANB NICOLAU, A. 1990 A realistic resource-constrained software pipehnmg algorithm Tech. Rep. RJ 7743, IBM Research Division, San Jose, CA, October
Vicki H. Allan , M. R. O'Neill, Software pipelining: A Genetic Algorithm Approach, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.311-314, August 24-26, 1994
Vicki H. Allan , M. Rajagopalan , Randall M. Lee, Software Pipelining: Petri Net Pacemaker, Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, p.15-26, January 20-22, 1993
BANERJEE, U., SHEN, S., KUCK, D J., AND TOWLE, R. A 1979 Time and parallel precentor bounds for Fortran-like loops. IEEE Trans Comput C-28, 9 (Sept), 660 670
Steven John Beaty, Instruction scheduling using genetic algorithms, Colorado State University, Fort Collins, CO, 1992
Gary R. Beck , David W. L. Yen , Thomas L. Anderson, The Cydra 5 minisupercomputer: architecture and implementation, The Journal of Supercomputing, v.7 n.1-2, p.143-180, May 1993[doi>10.1007/BF01205183]
Mauricio Breternitz, Jr., Architecture synthesis of high-performance application-specific processors, University of Massachusetts, Amherst, MA, 1991
K. Mani Chandy , Carl Kesselman, Parallel Programming in 2001, IEEE Software, v.8 n.6, p.11-20, November 1991[doi>10.1109/52.103573]
DAVIDSON, E. S. 1971. The design and control of pipelined function generators. In Proceedings of the 1971 Internatmnal IEEE Conference on Systems, Networks, and Computers' (Oaxtepec, Mexico, Jan.), 19-21.
James C. Dehnert , Peter Y.-T. Hsu , Joseph P. Bratt, Overlapped loop support in the Cydra 5, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.26-38, April 03-06, 1989, Boston, Massachusetts, United States[doi>10.1145/70082.68185]
James C. Dehnert , Ross A. Towle, Compiling for the Cydra 5, The Journal of Supercomputing, v.7 n.1-2, p.181-227, May 1993[doi>10.1007/BF01205184]
Kemal Ebcioğlu, A compilation technique for software pipelining of loops with conditional jumps, Proceedings of the 20th annual workshop on Microprogramming, p.69-79, December 01-04, 1987, Colorado Springs, Colorado, United States[doi>10.1145/255305.255317]
K. Ebcioğlu , Toshio Nakatani, A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture, Selected papers of the second workshop on Languages and compilers for parallel computing, p.213-229, May 1990, Urbana, Illinois, United States
Jeanne Ferrante , Karl J. Ottenstein , Joe D. Warren, The program dependence graph and its use in optimization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.3, p.319-349, July 1987[doi>10.1145/24039.24041]
FISHER, J. 1981. Trace scheduling: A technique for global microcode compaction. {EEE Trans. Comput. C-30, 7 (July), 478 490.
Stefan M. Freudenberger , Thomas R. Gross , P. Geoffrey Lowney, Avoidance and suppression of compensation code in a trace scheduling compiler, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.4, p.1156-1214, July 1994[doi>10.1145/183432.183446]
Guang R. Gao , Yue-Bong Wong , Qi Ning, A timed Petri-net model for fine-grain loop scheduling, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.204-218, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113463]
GAO, G. R., WONO, W.-B., AND NING, Q. 1991b. A timed Petri-net model for fine-grain loop scheduling. Tech. Rep. ACAPS Technical Memo 18, School of Computer Science, McGill University, Montreal, Canada, H3A 2A7, January.
R. Govindarajan , Erik R. Altman , Guang R. Gao, Minimizing register requirements under resource-constrained rate-optimal software pipelining, Proceedings of the 27th annual international symposium on Microarchitecture, p.85-94, November 30-December 02, 1994, San Jose, California, United States[doi>10.1145/192724.192733]
P Y Hsu, Highly concurrent scalar processing, University of Illinois, Department of Computer Science, Urbana, IL, 1986
P. Y T Hsu , E. S. Davidson, Highly concurrent scalar processing, Proceedings of the 13th annual international symposium on Computer architecture, p.386-395, June 02-05, 1986, Tokyo, Japan[doi>10.1145/17407.17401]
Richard A. Huff, Lifetime-sensitive modulo scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.258-267, June 21-25, 1993, Albuquerque, New Mexico, United States[doi>10.1145/155090.155115]
JONES, R.B. 1991. Constrained software pipelining. Utah State University, Dept. of Computer Science, Logan, UT, Master's Thesis, Sept.
Reese B. Jones , Vicki H. Allan, Software pipelining: a comparison and improvement, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.46-56, November 27-29, 1990, Orlando, Florida, United States
KUCK, D. J. AND PADUA, D.A. 1979. High-speed muir(processors and their compilers. In Proceedings of the 1979 International Conference on Parallel Processing, 5-16.
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, United States[doi>10.1145/53990.54022]
Monica Sin-Ling Lam, A systolic array optimizing compiler, 1987
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, United States[doi>10.1145/144953.144998]
MATETI, P. ANU DEO, N. 1976. On algorithms for enumerating all circuits of a graph. SlAM J. Comput. 5, 1, 990-999.
Toshio Nakatani , Kemal Ebcioğlu, Using a lookahead window in a compaction-based parallelizing compiler, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.57-68, November 27-29, 1990, Orlando, Florida, United States
T. Nakatani , K. Ebcioğlu, “Combining” as a compilation technique for VLIW architectures, Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture, p.43-55, August 14-16, 1989, Dublin, Ireland[doi>10.1145/75362.75401]
Alexandru Nicolau , Roni Potasman, Realistic scheduling: compaction for pipelined architectures, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.69-79, November 27-29, 1990, Orlando, Florida, United States
O'NEILL, M. R. 1994. Software pipelining with stochastic search algorithms. Utah State University, Dept. of Computer Science, Logan, UT, Master's Thesis.
M. Rajagopalan , V. H. Allan, Specification of software pipelining using Petri nets, International Journal of Parallel Programming, v.22 n.3, p.273-301, June 1994[doi>10.1007/BF02577735]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, United States[doi>10.1145/192724.192731]
B. Ramakrishna Rau , Joseph A. Fisher, Instruction-level parallel processing: history, overview, and perspective, The Journal of Supercomputing, v.7 n.1-2, p.9-50, May 1993[doi>10.1007/BF01205181]
B. R. Rau , M. Lee , P. P. Tirumalai , M. S. Schlansker, Register allocation for software pipelined loops, Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, p.283-299, June 15-19, 1992, San Francisco, California, United States[doi>10.1145/143095.143141]
B. Ramakrishna Rau , Michael S. Schlansker , P. P. Tirumalai, Code generation schema for modulo scheduled loops, Proceedings of the 25th annual international symposium on Microarchitecture, p.158-169, December 01-04, 1992, Portland, Oregon, United States[doi>10.1145/144953.145795]
B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989[doi>10.1109/2.19820]
B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.183-198, December 01-01, 1981, Chatham, Massachusetts, United States
B. R. Rau , C. D. Glaeser , E. M. Greenawalt, Architectural support for the efficient generation of code for horizontal architectures, Proceedings of the first international symposium on Architectural support for programming languages and operating systems, p.96-99, March 01-03, 1982, Palo Alto, California, United States[doi>10.1145/800050.801832]
Harry F. Smith, Data structures: form and function, Harcourt Brace & Co., Orlando, FL, 1987
Bogong Su , Shiyuan Ding , Jian Wang , Jinshi Xia, GURPR—a method for global software pipelining, Proceedings of the 20th annual workshop on Microprogramming, p.88-96, December 01-04, 1987, Colorado Springs, Colorado, United States[doi>10.1145/255305.255322]
B. Su , S. Ding , J. Xia, URPR—An extension of URCR for software pipelining, Proceedings of the 19th annual workshop on Microprogramming, p.94-103, October 15-17, 1986, New York, New York, United States[doi>10.1145/19551.19541]
TAR JAN, R. 1972. Depth-first search and linear graph algorithms. SIAM d. Comput. 1, 2 (June), 146-160
James C. Tiernan, An efficient search algorithm to find the elementary circuits of a graph, Communications of the ACM, v.13 n.12, p.722-726, Dec. 1970[doi>10.1145/362814.362819]
P. Tirumalai , M. Lee , M. Schlansker, Parallelization of loops with exits on pipelined architectures, Proceedings of the 1990 conference on Supercomputing, p.200-212, October 1990, New York, New York, United States
Mario Tokoro , Eiji Tamura , Kazuhiko Takase , Kiichiro Tamaru, An approach to microprogram optimization considering resource occupancy and instruction formats, Proceedings of the 10th annual workshop on Microprogramming, p.92-108, October 05-07, 1977, Niagara Falls, New York, United States
Stephen R. Vegdahl, A dynamic-programming technique for compacting loops, Proceedings of the 25th annual international symposium on Microarchitecture, p.180-188, December 01-04, 1992, Portland, Oregon, United States[doi>10.1145/144953.145797]
Steven Roger Vegdahl, Local code generation and compaction in optimizing microcode compilers, 1982
Nancy J. Warter , Grant E. Haab , Krishna Subramanian , John W. Bockhaus, Enhanced modulo scheduling for loops with conditional branches, Proceedings of the 25th annual international symposium on Microarchitecture, p.170-179, December 01-04, 1992, Portland, Oregon, United States[doi>10.1145/144953.145796]
Nancy J. Warter , Scott A. Mahlke , Wen-Mei W. Hwu , B. Ramakrishna Rau, Reverse If-Conversion, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.290-299, June 21-25, 1993, Albuquerque, New Mexico, United States[doi>10.1145/155090.155118]
WOLFE, M.J. 1990. Tzny--A Loop Restructuring Tool, User Manual Oregon Graduate Institute of Science and Technology, Beaverton, OR.
Michael Joseph Wolfe, Optimizing Supercompilers for Supercomputers, MIT Press, Cambridge, MA, 1990
Graham Wood, Global optimization of microprograms through modular control constructs, Proceedings of the 12th annual workshop on Microprogramming, p.1-6, November 18-21, 1979, Hershey, Pennslyvania, United States
Amr Mohamed Zaky , P. Sadayappan, Efficient static scheduling of loops on synchronous multiprocessors, 1989
Hans Zima , Barbara Chapman, Supercompilers for parallel and vector computers, ACM Press, New York, NY, 1990
