// Seed: 1125039424
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wor id_8,
    input wire id_9,
    input supply0 id_10,
    output tri0 id_11,
    output wire id_12,
    input tri id_13,
    input wire id_14,
    input tri id_15,
    output tri0 id_16,
    output tri id_17,
    input tri0 id_18,
    output tri id_19,
    output supply0 id_20,
    output wor id_21,
    input wor id_22,
    input supply1 id_23,
    input tri1 id_24,
    input uwire id_25
);
endmodule
module module_0 #(
    parameter id_12 = 32'd39,
    parameter id_6  = 32'd25
) (
    input wor id_0,
    input wand module_1,
    output tri0 id_2,
    output tri0 id_3,
    input wire id_4,
    input uwire id_5,
    input wire _id_6,
    input wire id_7,
    input wor id_8,
    output logic id_9,
    output tri id_10,
    input supply0 id_11
    , id_17,
    input tri0 _id_12,
    input supply1 id_13,
    output supply1 id_14,
    input tri id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_8,
      id_13,
      id_3,
      id_3,
      id_11,
      id_0,
      id_3,
      id_3,
      id_10,
      id_4,
      id_15,
      id_3,
      id_2,
      id_8,
      id_8,
      id_13,
      id_3,
      id_2,
      id_5,
      id_14,
      id_14,
      id_10,
      id_11,
      id_11,
      id_8,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire [id_12  ==?  -1 : -1] id_19;
  initial begin : LABEL_0
    id_9 = id_18;
  end
  wire id_20;
  wire id_21;
  logic [id_6 : -1 'b0] id_22;
  ;
  wire id_23;
endmodule
