// Seed: 380519753
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    output wor id_3
);
  wire id_5;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    output tri1 id_6,
    input tri id_7,
    output tri1 id_8,
    output logic id_9,
    input tri id_10,
    input wire id_11,
    input supply1 id_12,
    output supply0 id_13
);
  always @(posedge id_2) begin : LABEL_0
    id_9 <= 1'd0 ? 1'h0 : 1;
  end
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_4
  );
endmodule
