Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jul 27 19:33:24 2018
| Host         : apple running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_drc -file pwm_wrapper_drc_routed.rpt -pb pwm_wrapper_drc_routed.pb -rpx pwm_wrapper_drc_routed.rpx
| Design       : pwm_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections | 20         |
| DPOP-1    | Warning  | PREG Output pipelining   | 12         |
| RTSTAT-10 | Warning  | No routable loads        | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_0/IBUF (in arduino_gpio_tri_iobuf_0 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#2 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_1/IBUF (in arduino_gpio_tri_iobuf_1 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#3 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_10/IBUF (in arduino_gpio_tri_iobuf_10 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#4 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_11/IBUF (in arduino_gpio_tri_iobuf_11 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#5 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_12/IBUF (in arduino_gpio_tri_iobuf_12 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#6 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_13/IBUF (in arduino_gpio_tri_iobuf_13 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#7 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_14/IBUF (in arduino_gpio_tri_iobuf_14 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#8 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_15/IBUF (in arduino_gpio_tri_iobuf_15 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#9 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_16/IBUF (in arduino_gpio_tri_iobuf_16 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#10 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_17/IBUF (in arduino_gpio_tri_iobuf_17 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#11 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_18/IBUF (in arduino_gpio_tri_iobuf_18 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#12 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_19/IBUF (in arduino_gpio_tri_iobuf_19 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#13 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_2/IBUF (in arduino_gpio_tri_iobuf_2 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#14 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_3/IBUF (in arduino_gpio_tri_iobuf_3 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#15 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_4/IBUF (in arduino_gpio_tri_iobuf_4 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#16 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_5/IBUF (in arduino_gpio_tri_iobuf_5 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#17 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_6/IBUF (in arduino_gpio_tri_iobuf_6 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#18 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_7/IBUF (in arduino_gpio_tri_iobuf_7 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#19 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_8/IBUF (in arduino_gpio_tri_iobuf_8 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

BUFC-1#20 Warning
Input Buffer Connections  
Input buffer arduino_gpio_tri_iobuf_9/IBUF (in arduino_gpio_tri_iobuf_9 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__1 output pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U5/mixer_mul_59s_61neOg_MulnS_3_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__1 output pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/buff0_reg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61neOg_U8/mixer_mul_59s_61neOg_MulnS_3_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__1 output pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U6/mixer_mul_59s_61nfYi_MulnS_4_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__1 output pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/buff0_reg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/tmp_product__0 output pwm_i/mixer_0/inst/mixer_mul_59s_61nfYi_U7/mixer_mul_59s_61nfYi_MulnS_4_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16] (the first 15 of 19 listed).
Related violations: <none>


