作者,作者 ID,标题,年份,来源出版物名称,卷,期,论文编号,起始页码,结束页码,页码计数,施引文献,DOI,链接,文献类型,出版阶段,开放获取,来源出版物,EID
"Wang, J., Cai, Y., Zhou, Q.","57261105200;7401750332;57189579537;","Improving Power Grid Reliability with Power Integrity Analysis and Electromigration Fixing [通过电源完整性分析和电迁移修复提高供电网络可靠性]",2022,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","34","4",,"499","506",,,"10.3724/SP.J.1089.2022.19448","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85128823230&doi=10.3724%2fSP.J.1089.2022.19448&partnerID=40&md5=06e83c323cd498b2ccdcca6615de2510",Article,"Final","",Scopus,2-s2.0-85128823230
"Wang, J., Cai, Y.-C., Zhou, Q.","57261105200;7401750332;56420859600;","Temperature-Aware Electromigration Analysis with Current-Tracking in Power Grid Networks",2021,"Journal of Computer Science and Technology","36","5",,"1133","1144",,,"10.1007/s11390-021-0909-8","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85117943486&doi=10.1007%2fs11390-021-0909-8&partnerID=40&md5=c54a960439ccf195030d60c94e778273",Article,"Final","",Scopus,2-s2.0-85117943486
"Zhai, J., Cai, Y., Zhou, Q.","57222575275;7401750332;56420859600;","Placement and Routing Methods Considering Shape Constraints of JTL for RSFQ Circuits",2021,"IEEE Transactions on Circuits and Systems II: Express Briefs","68","5","9381512","1571","1575",,1,"10.1109/TCSII.2021.3067136","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85103261457&doi=10.1109%2fTCSII.2021.3067136&partnerID=40&md5=2f35c9d7d5a32c4822830e7e7ac14256",Article,"Final","",Scopus,2-s2.0-85103261457
"Hao, R., Cai, Y., Zhou, Q., Wang, R.","57223373330;7401750332;56420859600;57223363506;","DrPlace: A Deep Learning Based Routability-Driven VLSI Placement Algorithm [DrPlace: 基于深度学习的可布线性驱动布局算法]",2021,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","33","4",,"624","631",,,"10.3724/SP.J.1089.2021.18566","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85105744659&doi=10.3724%2fSP.J.1089.2021.18566&partnerID=40&md5=d4ff75d77fc9ff6ecb04974b199c9d6a",Article,"Final","All Open Access, Bronze",Scopus,2-s2.0-85105744659
"Wu, W., Cai, Y., Zhou, Q.","57204282934;7401750332;56420859600;","SRL: Separation-and-Recombination Learning for Video Facial Landmark Detection with Limited Data",2021,"Proceedings - 2021 16th IEEE International Conference on Automatic Face and Gesture Recognition, FG 2021",,,,"","",,,"10.1109/FG52635.2021.9667064","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85125049504&doi=10.1109%2fFG52635.2021.9667064&partnerID=40&md5=d314cb806f4c17a6d7736d662b9a2cce",Conference Paper,"Final","",Scopus,2-s2.0-85125049504
"Li, L., Cai, Y., Zhou, Q.","57211081528;7401750332;56420859600;","An efficient approach for DRC hotspot prediction with convolutional neural network",2021,"Proceedings - IEEE International Symposium on Circuits and Systems","2021-May",,"9401274","","",,3,"10.1109/ISCAS51556.2021.9401274","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85109025801&doi=10.1109%2fISCAS51556.2021.9401274&partnerID=40&md5=994343db921992c8d900a431b03c8c56",Conference Paper,"Final","",Scopus,2-s2.0-85109025801
"Wang, J., Cai, Y., Zhou, Q.","57261105200;7401750332;56420859600;","A power grids electromigration analysis with via array using current-tracing model",2021,"Proceedings - IEEE International Symposium on Circuits and Systems","2021-May",,"9401432","","",,2,"10.1109/ISCAS51556.2021.9401432","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85108989230&doi=10.1109%2fISCAS51556.2021.9401432&partnerID=40&md5=56225d9fb76a0b8ec109d73adc32f53f",Conference Paper,"Final","",Scopus,2-s2.0-85108989230
"Wang, H., Wang, C., Cai, Y., Zhou, Q.","57201585348;56611294600;7401750332;56420859600;","A high-level information flow tracking method for detecting information leakage",2019,"Integration","69",,,"393","399",,1,"10.1016/j.vlsi.2019.08.001","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85071514752&doi=10.1016%2fj.vlsi.2019.08.001&partnerID=40&md5=394c22418d337e53db62563368339672",Article,"Final","",Scopus,2-s2.0-85071514752
"Wang, X., Zhou, Q., Cai, Y., Qu, G.","57188659916;56420859600;7401750332;7102342937;","Toward a Formal and Quantitative Evaluation Framework for Circuit Obfuscation Methods",2019,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","38","10","8428481","1844","1857",,4,"10.1109/TCAD.2018.2864220","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85051375716&doi=10.1109%2fTCAD.2018.2864220&partnerID=40&md5=4ef74b375dac570e5d78ed3c7a164f3f",Article,"Final","",Scopus,2-s2.0-85051375716
"Wu, W., Wu, X., Cai, Y., Zhou, Q.","57204282934;57209328051;7401750332;56420859600;","Deep coupling neural network for robust facial landmark detection",2019,"Computers and Graphics (Pergamon)","82",,,"286","294",,2,"10.1016/j.cag.2019.05.031","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85067413674&doi=10.1016%2fj.cag.2019.05.031&partnerID=40&md5=e6bed6a93f4cdf47a6accf7216ecced8",Article,"Final","",Scopus,2-s2.0-85067413674
"Wang, X., Zhou, Q., Cai, Y., Qu, G.","57188659916;56420859600;7401750332;7102342937;","Parallelizing SAT-based de-camouflaging attacks by circuit partitioning and conflict avoiding",2019,"Integration","67",,,"108","120",,3,"10.1016/j.vlsi.2018.10.009","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85056783073&doi=10.1016%2fj.vlsi.2018.10.009&partnerID=40&md5=ee579b2ac5f7f53d4873a12c8d60965a",Article,"Final","",Scopus,2-s2.0-85056783073
"Wang, J., Cai, Y., Yan, M., Zhou, Q.","57261105200;7401750332;57154271600;56420859600;","Composite optimization for electromigration reliability and noise in power grid networks",2019,"Proceedings - IEEE International Symposium on Circuits and Systems","2019-May",,"8702122","","",,3,"10.1109/ISCAS.2019.8702122","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85066794699&doi=10.1109%2fISCAS.2019.8702122&partnerID=40&md5=a88d03c6ea544bb55ed22a58f18d7a8c",Conference Paper,"Final","",Scopus,2-s2.0-85066794699
"Wang, Q., Ji, W., Li, Z., Cheong, H., Kwon, O., Yao, H., Ho, T., Shin, K., Li, B., Schlichtmann, U., Cai, Y.","56226457600;57203534746;57192211748;57191348246;23473716300;7401678194;25227323400;7402410738;55628528139;6603456416;7401750332;","Integrated Control-Fluidic CoDesign Methodology for Paper-Based Digital Microfluidic Biochips",2019,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",,,,"","",,3,"10.1109/TCAD.2019.2894820","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85060479409&doi=10.1109%2fTCAD.2019.2894820&partnerID=40&md5=e724e3aec9d5db0edd968a96bc9b30ce",,"Article in Press","",Scopus,2-s2.0-85060479409
"Wu, W., Qian, C., Yang, S., Wang, Q., Cai, Y., Zhou, Q.","57204282934;57204290076;57141060900;57216212336;7401750332;56420859600;","Look at Boundary: A Boundary-Aware Face Alignment Algorithm",2018,"Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition",,,"8578325","2129","2138",,196,"10.1109/CVPR.2018.00227","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85062870425&doi=10.1109%2fCVPR.2018.00227&partnerID=40&md5=427e419e17e8de88c152e8a8c54e798a",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-85062870425
"Yang, K., Yao, H., Ho, T.-Y., Xin, K., Cai, Y.","57200419966;7401678194;25227323400;57200418210;7401750332;","AARF: Any-angle routing for flow-based microfluidic biochips",2018,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","37","12","8252921","3042","3055",,6,"10.1109/TCAD.2018.2789356","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85041240116&doi=10.1109%2fTCAD.2018.2789356&partnerID=40&md5=caa258114c0105b47808a3a10f3939ab",Article,"Final","",Scopus,2-s2.0-85041240116
"Wang, C., Cai, Y., Wang, H., Zhou, Q.","56611294600;7401750332;57201585348;56420859600;","Electromagnetic equalizer: An active countermeasure against em side-channel attack",2018,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"a112","","",,7,"10.1145/3240765.3240804","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85058143812&doi=10.1145%2f3240765.3240804&partnerID=40&md5=92f4211ac11f854d4ca90367d29515cf",Conference Paper,"Final","",Scopus,2-s2.0-85058143812
"Wei, J., Zhou, Q., Cai, Y.","57202993136;56420859600;7401750332;","Poet-based Poetry Generation: Controlling Personal Style with Recurrent Neural Networks",2018,"2018 International Conference on Computing, Networking and Communications, ICNC 2018",,,,"156","160",,7,"10.1109/ICCNC.2018.8390270","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85050111176&doi=10.1109%2fICCNC.2018.8390270&partnerID=40&md5=cfdd98d9bbc4ac5acf563a66a8cf0f6f",Conference Paper,"Final","",Scopus,2-s2.0-85050111176
"Wang, Q., Zou, H., Yao, H., Ho, T.-Y., Wille, R., Cai, Y.","56226457600;57195604626;7401678194;25227323400;24587880100;7401750332;","Physical Co-Design of Flow and Control Layers for Flow-Based Microfluidic Biochips",2018,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","37","6",,"1157","1170",,19,"10.1109/TCAD.2017.2748003","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85029147253&doi=10.1109%2fTCAD.2017.2748003&partnerID=40&md5=80b843b271610b91bab474f6b917bb9e",Article,"Final","",Scopus,2-s2.0-85029147253
"Jia, X., Wang, J., Cai, Y., Zhou, Q.","56717078400;57261105200;7401750332;56420859600;","Electromigration design rule aware global and detailed routing algorithm",2018,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"267","272",,,"10.1145/3194554.3194567","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85049486494&doi=10.1145%2f3194554.3194567&partnerID=40&md5=2af1e31cee94487af7d1d0cbc6fae4d6",Conference Paper,"Final","",Scopus,2-s2.0-85049486494
"Wang, X., Zhou, Q., Cai, Y., Qu, G.","57188659916;56420859600;7401750332;7102342937;","A conflict-free approach for parallelizing SAT-based de-camouflaging attacks",2018,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2018-January",,,"259","264",,5,"10.1109/ASPDAC.2018.8297315","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85045345889&doi=10.1109%2fASPDAC.2018.8297315&partnerID=40&md5=63a5f84f98df8bfea9c36414744c9327",Conference Paper,"Final","",Scopus,2-s2.0-85045345889
"Wang, C., Cai, Y., Zhou, Q.","56611294600;7401750332;56420859600;","HLIFT: A high-level information flow tracking method for detecting hardware Trojans",2018,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2018-January",,,"727","732",,4,"10.1109/ASPDAC.2018.8297408","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85045296885&doi=10.1109%2fASPDAC.2018.8297408&partnerID=40&md5=426ab9c8f73c6673200488a9e2c1fb27",Conference Paper,"Final","",Scopus,2-s2.0-85045296885
"Wang, C., Cai, Y., Zhou, Q., Wang, H.","56611294600;7401750332;56420859600;57201585348;","ASAX: Automatic security assertion extraction for detecting Hardware Trojans",2018,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2018-January",,,"84","89",,5,"10.1109/ASPDAC.2018.8297287","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85045295911&doi=10.1109%2fASPDAC.2018.8297287&partnerID=40&md5=b04526bce15dc33b42c06085fe46bd40",Conference Paper,"Final","",Scopus,2-s2.0-85045295911
"Jia, X., Cai, Y., Zhou, Q., Yu, B.","56717078400;7401750332;56420859600;54939654000;","A Multicommodity flow-based detailed router with efficient acceleration techniques",2018,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","37","1","2693270","217","230",,12,"10.1109/TCAD.2017.2693270","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85100742507&doi=10.1109%2fTCAD.2017.2693270&partnerID=40&md5=edaa33d8d719f9e66fdcef0494cb0bf1",Article,"Final","",Scopus,2-s2.0-85100742507
"Wang, X.-Y., Zhou, Q., Cai, Y.-C., Qu, G.","57188659916;56420859600;7401750332;7102342937;","Spear and Shield: Evolution of Integrated Circuit Camouflaging",2018,"Journal of Computer Science and Technology","33","1",,"42","57",,3,"10.1007/s11390-018-1807-6","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85041437022&doi=10.1007%2fs11390-018-1807-6&partnerID=40&md5=66ee996094a73b45c9e88d1daf6d29c6",Article,"Final","",Scopus,2-s2.0-85041437022
"Wang, Q., Xu, Y., Zuo, S., Yao, H., Ho, T.-Y., Li, B., Schlichtmann, U., Cai, Y.","56226457600;57198451397;57193623057;7401678194;25227323400;55628528139;6603456416;7401750332;","Pressure-Aware Control Layer Optimization for Flow-Based Microfluidic Biochips",2017,"IEEE Transactions on Biomedical Circuits and Systems","11","6","8123884","1488","1499",,11,"10.1109/TBCAS.2017.2766210","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85036519605&doi=10.1109%2fTBCAS.2017.2766210&partnerID=40&md5=c2aae37a5be21fbb5a7ac558d5e84815",Article,"Final","",Scopus,2-s2.0-85036519605
"Wang, C., Yan, M., Cai, Y., Zhou, Q., Yang, J.","56611294600;57154271600;7401750332;56420859600;38762342700;","Power profile equalizer: A lightweight countermeasure against side-channel attack",2017,"Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017",,,"8119227","305","312",,9,"10.1109/ICCD.2017.54","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85041694718&doi=10.1109%2fICCD.2017.54&partnerID=40&md5=820961859928e0e15f53c2950df7a105",Conference Paper,"Final","",Scopus,2-s2.0-85041694718
"Wang, C., Cai, Y., Zhou, Q.","56611294600;7401750332;56420859600;","Automatic security property generation for detecting information-leaking hardware trojans",2017,"Proceedings - 35th IEEE International Conference on Computer Design, ICCD 2017",,,"8119229","321","328",,2,"10.1109/ICCD.2017.56","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85041683726&doi=10.1109%2fICCD.2017.56&partnerID=40&md5=cca7b34fbfd61f5a72b62f60f5e3192c",Conference Paper,"Final","",Scopus,2-s2.0-85041683726
"Wang, X., Cai, Y., Zhou, Q.","57188659916;7401750332;56420859600;","Cell spreading optimization for force-directed global placers",2017,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"8050572","","",,,"10.1109/ISCAS.2017.8050572","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85032698486&doi=10.1109%2fISCAS.2017.8050572&partnerID=40&md5=390395b90b77f101aabca57892d2e77e",Conference Paper,"Final","",Scopus,2-s2.0-85032698486
"Xin, Y., Chen, Y., Jin, L., Cai, Y., Feng, L.","57196234030;25655680300;56621881800;7401750332;57209023943;","TeenRead: An Adolescents Reading Recommendation System Towards Online Bibliotherapy",2017,"Proceedings - 2017 IEEE 6th International Congress on Big Data, BigData Congress 2017",,,"8029356","431","434",,4,"10.1109/BigDataCongress.2017.63","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85032386215&doi=10.1109%2fBigDataCongress.2017.63&partnerID=40&md5=d0f6eab378c9c8565f2ff7f390330320",Conference Paper,"Final","",Scopus,2-s2.0-85032386215
"Yan, M., Cai, Y., Wang, C., Zhou, Q.","57154271600;7401750332;56611294600;56420859600;","An Effective Power Grid Optimization Approach for the Electromigration Reliability",2017,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2017-July",,"7987561","453","458",,4,"10.1109/ISVLSI.2017.85","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85027265711&doi=10.1109%2fISVLSI.2017.85&partnerID=40&md5=253040b3061f1426634d3b461c76e0c4",Conference Paper,"Final","",Scopus,2-s2.0-85027265711
"Wang, X., Wang, H., He, J., Tan, S.X.-D., Cai, Y., Yang, S.","57023226500;57194442286;57193485633;24460806900;7401750332;17436025100;","Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,,"7927272","1727","1732",,24,"10.23919/DATE.2017.7927272","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020207156&doi=10.23919%2fDATE.2017.7927272&partnerID=40&md5=6cf587d277e4c968cb5a72058026d0c1",Conference Paper,"Final","",Scopus,2-s2.0-85020207156
"Shao, L., Yang, Y., Yao, H., Ho, T.-Y., Cai, Y.","57221027821;57194608023;7401678194;25227323400;7401750332;","LUTOSAP: Lookup table based online sample preparation in microfluidic biochips",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"447","450",,9,"10.1145/3060403.3060446","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021238611&doi=10.1145%2f3060403.3060446&partnerID=40&md5=a5b6a0b40dbf7c3d53e70b89ff1de793",Conference Paper,"Final","",Scopus,2-s2.0-85021238611
"Wang, X., Zhou, Q., Cai, Y., Qu, G.","57188659916;56420859600;7401750332;7102342937;","An empirical study on gate camouflaging methods against circuit partition attack",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"345","350",,3,"10.1145/3060403.3060493","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021224834&doi=10.1145%2f3060403.3060493&partnerID=40&md5=564380163c980400156636b3d7c3da6f",Conference Paper,"Final","",Scopus,2-s2.0-85021224834
"Wang, Q., Zuo, S., Yao, H., Ho, T.-Y., Li, B., Schlichtmann, U., Cai, Y.","56226457600;57193623057;7401678194;25227323400;55628528139;6603456416;7401750332;","Hamming-distance-based valve-switching optimization for control-layer multiplexing in flow-based microfluidic biochips",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"7858376","524","529",,25,"10.1109/ASPDAC.2017.7858376","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015284702&doi=10.1109%2fASPDAC.2017.7858376&partnerID=40&md5=2e424df3f91d01a1dc4b2dcd3a6206be",Conference Paper,"Final","",Scopus,2-s2.0-85015284702
"Wang, X., Gao, M., Zhou, Q., Cai, Y., Qu, G.","57188659916;56151953900;56420859600;7401750332;7102342937;","Gate camouflaging-based obfuscation",2017,"Hardware Protection through Obfuscation",,,,"89","102",,4,"10.1007/978-3-319-49019-9_4","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015024717&doi=10.1007%2f978-3-319-49019-9_4&partnerID=40&md5=73f50fa336aa072dfc67733aae46a15b",Book Chapter,"Final","",Scopus,2-s2.0-85015024717
"Wang, Q., Li, Z., Cheong, H., Kwon, O.-S., Yao, H., Ho, T.-Y., Shin, K., Li, B., Schlichtmann, U., Cai, Y.","56226457600;57192211748;57191348246;23473716300;7401678194;25227323400;7402410738;55628528139;6603456416;7401750332;","Control-fluidic CoDesign for paper-based digital microfluidic biochips",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",,"2967018","","",,16,"10.1145/2966986.2967018","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000961932&doi=10.1145%2f2966986.2967018&partnerID=40&md5=b8e49cb23104ac9de18e02375a30a794",Conference Paper,"Final","",Scopus,2-s2.0-85000961932
"Wang, Y., Jia, X., Cai, Y., Zhou, Q.","57191986673;56717078400;7401750332;56420859600;","DRC-aware pin access planning for detailed routing",2016,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","28","11",,"2009","2015",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995553580&partnerID=40&md5=da78a8f750b945daeeb28bae624d8b73",Article,"Final","",Scopus,2-s2.0-84995553580
"Liu, W., Zhou, Z., Cai, Y.","57191972924;57191981621;7401750332;","A hybrid direct-iterative parallel matrix solving algorithm for post layout circuit simulation",2016,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","28","11",,"2016","2020",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995543019&partnerID=40&md5=78378984f3305e174b110ad5ed207ebc",Article,"Final","",Scopus,2-s2.0-84995543019
"Yao, H., Wang, Q., Shen, Y., Ho, T.-Y., Cai, Y.","7401678194;56226457600;56226220800;25227323400;7401750332;","Integrated Functional and Washing Routing Optimization for Cross-Contamination Removal in Digital Microfluidic Biochips",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","8","7339692","1283","1296",,20,"10.1109/TCAD.2015.2504397","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979581681&doi=10.1109%2fTCAD.2015.2504397&partnerID=40&md5=7fbfc41a6c9420df3b47cdc3abfa1646",Article,"Final","",Scopus,2-s2.0-84979581681
"Chen, Z., Cai, Y., Zhou, Q., Qu, G.","57188650876;7401750332;56420859600;7102342937;","An efficient framework for configurable RO PUF",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",,"7527347","742","745",,2,"10.1109/ISCAS.2016.7527347","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983395059&doi=10.1109%2fISCAS.2016.7527347&partnerID=40&md5=fa8791fa2b57c568104146a8ba8e9117",Conference Paper,"Final","",Scopus,2-s2.0-84983395059
"Wang, X., Zhou, Q., Cai, Y., Qu, G.","57188659916;56420859600;7401750332;7102342937;","Is the Secure IC camouflaging really secure?",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",,"7538897","1710","1713",,9,"10.1109/ISCAS.2016.7538897","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983391476&doi=10.1109%2fISCAS.2016.7538897&partnerID=40&md5=4e04a27162e84f32860262b0460566c5",Conference Paper,"Final","",Scopus,2-s2.0-84983391476
"Jia, X., Cai, Y., Zhou, Q., Yu, B.","56717078400;7401750332;56420859600;54939654000;","MCFRoute 2.0: A redundant via insertion enhanced concurrent detailed router",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"87","92",,1,"10.1145/2902961.2902966","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974712779&doi=10.1145%2f2902961.2902966&partnerID=40&md5=d7982dc138fd4c3c896f901495946791",Conference Paper,"Final","",Scopus,2-s2.0-84974712779
"Wang, X., Jia, X., Zhou, Q., Cai, Y., Yang, J., Gao, M., Qu, G.","57188659916;56717078400;56420859600;7401750332;38762342700;56151953900;7102342937;","Secure and low-overhead circuit obfuscation technique with multiplexers",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"133","136",,20,"10.1145/2902961.2903000","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974686606&doi=10.1145%2f2902961.2903000&partnerID=40&md5=54cb3ee8e1744b9fa5c49ca3255a1dcf",Conference Paper,"Final","",Scopus,2-s2.0-84974686606
"Wang, Q., Ru, Y., Yao, H., Ho, T.-Y., Cai, Y.","56226457600;56967776300;7401678194;25227323400;7401750332;","Sequence-pair-based placement and routing for flow-based microfluidic biochips",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",,"7428075","587","592",,20,"10.1109/ASPDAC.2016.7428075","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996605947&doi=10.1109%2fASPDAC.2016.7428075&partnerID=40&md5=1eda60e9e3f23e711a8904c819b439e9",Conference Paper,"Final","",Scopus,2-s2.0-84996605947
"Yang, J., Cai, Y., Zhou, Q., Zhao, W.","38762342700;7401750332;56420859600;55574200177;","A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","11","6960027","2617","2628",,2,"10.1109/TVLSI.2014.2365520","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911368303&doi=10.1109%2fTVLSI.2014.2365520&partnerID=40&md5=6fde64365e5173559796a84ce17df214",Article,"Final","",Scopus,2-s2.0-84911368303
"Deng, C., Cai, Y., Zhou, Q., Chen, Z.","56035576700;7401750332;56420859600;57188650876;","An efficient buffer sizing algorithm for clock trees considering process variations",2015,"Proceedings of the 6th Asia Symposium on Quality Electronic Design, ASQED 2015",,,"7274017","108","113",,2,"10.1109/ACQED.2015.7274017","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962094684&doi=10.1109%2fACQED.2015.7274017&partnerID=40&md5=e87a4ee379f093d2708effd35514de20",Conference Paper,"Final","",Scopus,2-s2.0-84962094684
"Qi, Z., Cai, Y., Zhou, Q., Chen, Z.","40462353800;7401750332;56420859600;57188650876;","3-D global routing with layer directive and scenic constraints",2015,"Proceedings of the 6th Asia Symposium on Quality Electronic Design, ASQED 2015",,,"7274018","114","118",,,"10.1109/ACQED.2015.7274018","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962094463&doi=10.1109%2fACQED.2015.7274018&partnerID=40&md5=ce3123f444c1fdd89dd830feb030b852",Conference Paper,"Final","",Scopus,2-s2.0-84962094463
"Zhou, Q., Wang, X., Qi, Z., Chen, Z., Zhou, Q., Cai, Y.","57220842050;57188659916;40462353800;57188650876;56420859600;7401750332;","An accurate detailed routing routability prediction model in placement",2015,"Proceedings of the 6th Asia Symposium on Quality Electronic Design, ASQED 2015",,,"7274019","119","122",,35,"10.1109/ACQED.2015.7274019","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962076136&doi=10.1109%2fACQED.2015.7274019&partnerID=40&md5=40ff83330c1f2c83ff0e60a2f32e0f07",Conference Paper,"Final","",Scopus,2-s2.0-84962076136
"Yao, H., Ho, T.-Y., Cai, Y.","7401678194;25227323400;7401750332;","PACOR: Practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochIPs",2015,"Proceedings - Design Automation Conference","2015-July",,"7167328","","",,30,"10.1145/2744769.2744887","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080821&doi=10.1145%2f2744769.2744887&partnerID=40&md5=2de7c917c9e2e1ec79b4ec791f418455",Conference Paper,"Final","",Scopus,2-s2.0-84944080821
"Qi, Z.-D., Cai, Y.-C., Zhou, Q.","40462353800;7401750332;56420859600;","Design-Rule-Aware Congestion Model with Explicit Modeling of Vias and Local Pin Access Paths",2015,"Journal of Computer Science and Technology","30","3",,"614","628",,1,"10.1007/s11390-015-1515-4","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928880199&doi=10.1007%2fs11390-015-1515-4&partnerID=40&md5=490818505048fcc59f4617b28cbbafe4",Article,"Final","",Scopus,2-s2.0-84928880199
"Deng, C., Cai, Y., Zhou, Q.","56035576700;7401750332;56420859600;","Fast synthesis of low power clock trees based on register clustering",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",,"7085444","303","309",,8,"10.1109/ISQED.2015.7085444","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944316511&doi=10.1109%2fISQED.2015.7085444&partnerID=40&md5=e5b1a49191d902cb679d9a6b29d3cd47",Conference Paper,"Final","",Scopus,2-s2.0-84944316511
"Yang, J., Wang, C., Cai, Y., Zhou, Q.","38762342700;56611294600;7401750332;56420859600;","Power supply noise aware evaluation framework for side channel attacks and countermeasures",2015,"Proceedings of the 2014 International Conference on Field-Programmable Technology, FPT 2014",,,"7082770","161","166",,3,"10.1109/FPT.2014.7082770","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928739436&doi=10.1109%2fFPT.2014.7082770&partnerID=40&md5=da32b54a9965d6ffc6395ece327a17c4",Conference Paper,"Final","",Scopus,2-s2.0-84928739436
"Wang, Q., He, W., Yao, H., Ho, T.-Y., Cai, Y.","56226457600;57190340713;7401678194;25227323400;7401750332;","SVM-based routability-driven chip-level design for voltage-aware pin-constrained EWOD chips",2015,"Proceedings of the International Symposium on Physical Design","29-March-2015",,,"49","56",,11,"10.1145/2717764.2717777","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979234553&doi=10.1145%2f2717764.2717777&partnerID=40&md5=f7bc44e4aba65c08b98464ba20465d00",Conference Paper,"Final","",Scopus,2-s2.0-84979234553
"Yang, J., Ma, L., Zhao, K., Cai, Y., Ngai, T.-F.","38762342700;55613359700;36116283300;7401750332;56187821700;","Early stage real-time SoC power estimation using RTL instrumentation",2015,"20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015",,,"7059105","779","784",,17,"10.1109/ASPDAC.2015.7059105","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926500514&doi=10.1109%2fASPDAC.2015.7059105&partnerID=40&md5=2710903c9c10d2fece54c08fa691155b",Conference Paper,"Final","",Scopus,2-s2.0-84926500514
"Deng, C., Cai, Y.-C., Zhou, Q.","56035576700;7401750332;56420859600;","Register Clustering Methodology for Low Power Clock Tree Synthesis",2015,"Journal of Computer Science and Technology","30","2",,"391","403",,7,"10.1007/s11390-015-1531-4","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924755441&doi=10.1007%2fs11390-015-1531-4&partnerID=40&md5=877532b85346d02269f7c50911fcbe48",Article,"Final","",Scopus,2-s2.0-84924755441
"Jia, X., Cai, Y., Zhou, Q., Chen, G., Li, Z., Li, Z.","56717078400;7401750332;56420859600;57226068989;7409079909;55706984300;","MCFRoute: A detailed router based on multi-commodity flow method",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January","7001382","397","404",,13,"10.1109/ICCAD.2014.7001382","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936855679&doi=10.1109%2fICCAD.2014.7001382&partnerID=40&md5=9288bdb600869533b8cfe1fa6d3421f4",Conference Paper,"Final","",Scopus,2-s2.0-84936855679
"Cai, Y., Deng, C., Zhou, Q., Yao, H., Niu, F., Sze, C.N.","7401750332;56035576700;56420859600;7401678194;38762006300;24176400000;","Obstacle-avoiding and slew-constrained clock tree synthesis with efficient buffer insertion",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","1","6740006","142","155",,18,"10.1109/TVLSI.2014.2300174","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85027930261&doi=10.1109%2fTVLSI.2014.2300174&partnerID=40&md5=dfa98d19d4c47a101f9369cb20a8ed75",Article,"Final","",Scopus,2-s2.0-85027930261
"Yao, H., Wang, Q., Ru, Y., Cai, Y., Ho, T.-Y.","7401678194;56226457600;56967776300;7401750332;25227323400;","Integrated flow-control codesign methodology for flow-based microfluidic biochips",2015,"IEEE Design and Test","32","6","7131470","60","68",,32,"10.1109/MDAT.2015.2449180","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947610563&doi=10.1109%2fMDAT.2015.2449180&partnerID=40&md5=58fe53245d10d68ad37c76d19937db09",Article,"Final","",Scopus,2-s2.0-84947610563
"Yao, H., Yang, F., Cai, Y., Zhou, Q., Sham, C.-W.","7401678194;56380816200;7401750332;56420859600;6701587019;","SIAR: Customized real-time interactive router for analog circuits$",2015,"Integration, the VLSI Journal","48","1",,"170","182",,,"10.1016/j.vlsi.2014.03.001","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922768591&doi=10.1016%2fj.vlsi.2014.03.001&partnerID=40&md5=ea5cc5189b5f34f46b2c36bd8e3ad355",Article,"Final","",Scopus,2-s2.0-84922768591
"Qi, Z., Cai, Y., Zhou, Q.","40462353800;7401750332;56420859600;","Accurate prediction of detailed routing congestion using supervised data learning",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,,"6974668","97","103",,42,"10.1109/ICCD.2014.6974668","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919694879&doi=10.1109%2fICCD.2014.6974668&partnerID=40&md5=0f866f15415eed7df898aaa8b1228641",Conference Paper,"Final","",Scopus,2-s2.0-84919694879
"Ma, K., Qi, Z., Zhou, Q., Cai, Y.","56118681500;57214400788;56420859600;7401750332;","Flexibility in rectilinear steiner minimal tree",2014,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","26","10",,"1909","1914",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908371947&partnerID=40&md5=b0f9e8fc2a654e253d85a6e1e1949956",Article,"Final","",Scopus,2-s2.0-84908371947
"Yang, J., Li, Z., Cai, Y., Zhou, Q.","38762342700;55706984300;7401750332;56420859600;","PowerRush: An efficient simulator for static power grid analysis",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","10","6617720","2103","2116",,6,"10.1109/TVLSI.2013.2282418","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907621231&doi=10.1109%2fTVLSI.2013.2282418&partnerID=40&md5=f1d65aa9fd0850c28be121d21e50a0cf",Article,"Final","",Scopus,2-s2.0-84907621231
"Lv, Y.-Q., Zhou, Q., Cai, Y.-C., Qu, G.","36104394700;56420859600;7401750332;7102342937;","Trusted Integrated Circuits: The Problem and Challenges",2014,"Journal of Computer Science and Technology","29","5",,"918","928",,17,"10.1007/s11390-014-1479-9","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919950272&doi=10.1007%2fs11390-014-1479-9&partnerID=40&md5=0ee107e45fbe49d075c852e3218d906d",Article,"Final","",Scopus,2-s2.0-84919950272
"Yu, T., Tan, S.X.-D., Cai, Y., Tang, P.","56105674100;24460806900;7401750332;8232895600;","Time-domain performance bound analysis for analog and interconnect circuits considering process variations",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6742933","455","460",,2,"10.1109/ASPDAC.2014.6742933","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897889181&doi=10.1109%2fASPDAC.2014.6742933&partnerID=40&md5=3fb94179b1074d4adb05685ccc32fc58",Conference Paper,"Final","",Scopus,2-s2.0-84897889181
"Qi, Z., Cai, Y., Zhou, Q., Li, Z., Chen, M.","40462353800;7401750332;56420859600;7409079909;56104903800;","VFGR: A very fast parallel global router with accurate congestion modeling",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6742945","525","530",,7,"10.1109/ASPDAC.2014.6742945","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897839930&doi=10.1109%2fASPDAC.2014.6742945&partnerID=40&md5=520c59f360569a10bd3d3d6c74dc61b9",Conference Paper,"Final","",Scopus,2-s2.0-84897839930
"Zhao, W., Cai, Y., Yang, J.","55574200177;7401750332;38762342700;","Fast vectorless power grid verification using maximum voltage drop location estimation",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6742998","861","866",,7,"10.1109/ASPDAC.2014.6742998","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897827886&doi=10.1109%2fASPDAC.2014.6742998&partnerID=40&md5=ac2f0a852f0a269ee1121a043beb601d",Conference Paper,"Final","",Scopus,2-s2.0-84897827886
"Zhao, W., Yao, H., Cai, Y., Sinha, S., Chiang, C.","55574200177;7401678194;7401750332;13404512300;7402434395;","Fast and scalable parallel layout decomposition in double patterning lithography",2014,"Integration, the VLSI Journal","47","2",,"175","183",,3,"10.1016/j.vlsi.2013.09.002","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891825249&doi=10.1016%2fj.vlsi.2013.09.002&partnerID=40&md5=fe93b4051097af68134c89b5985b2d18",Article,"Final","",Scopus,2-s2.0-84891825249
"Deng, C., Cai, Y., Zhou, Q.","56035576700;7401750332;56420859600;","A register clustering algorithm for low power clock tree synthesis",2014,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"6865147","389","392",,7,"10.1109/ISCAS.2014.6865147","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907384639&doi=10.1109%2fISCAS.2014.6865147&partnerID=40&md5=dddb1f953d0c3a927a7d00dc5d9250b7",Conference Paper,"Final","",Scopus,2-s2.0-84907384639
"Qi, Z., Ma, K., Zhou, Q., Cai, Y.","57214400788;56118681500;56420859600;7401750332;","RSMT construction algorithm based on Congestion-Oriented Flexibility",2014,"2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings",,,"6820275","","",,,"10.1109/LASCAS.2014.6820275","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904536411&doi=10.1109%2fLASCAS.2014.6820275&partnerID=40&md5=8564cb80e14a5e13380beeeaac0c0b5f",Conference Paper,"Final","",Scopus,2-s2.0-84904536411
"Wang, Q., Shen, Y., Yao, H., Ho, T.-Y., Cai, Y.","56226457600;56226220800;7401678194;25227323400;7401750332;","Practical functional and washing droplet routing for cross-contamination avoidance in digital microfluidic biochips",2014,"Proceedings - Design Automation Conference",,,"2593189","","",,18,"10.1145/2593069.2593189","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903164060&doi=10.1145%2f2593069.2593189&partnerID=40&md5=fcbafc0ffa469a016c441021a9e693d4",Conference Paper,"Final","",Scopus,2-s2.0-84903164060
"Yao, H., Gao, Q., Cai, Y., Zhou, Q., Sham, C.-W.","7401678194;57207935565;7401750332;56420859600;6701587019;","Length matching in detailed routing for analog and mixed signal circuits",2014,"Microelectronics Journal","45","6",,"604","612",,1,"10.1016/j.mejo.2014.04.007","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899838623&doi=10.1016%2fj.mejo.2014.04.007&partnerID=40&md5=fc8121c936d269a4a736581147999c89",Article,"Final","",Scopus,2-s2.0-84899838623
"Yang, J., Cai, Y., Zhou, Q., Shi, J.","38762342700;7401750332;56420859600;7404495455;","Friendly fast poisson solver preconditioning technique for power grid analysis",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","4","6504787","899","912",,1,"10.1109/TVLSI.2013.2252375","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897454383&doi=10.1109%2fTVLSI.2013.2252375&partnerID=40&md5=17a89b7c7d975b87129f705b3061bf6b",Article,"Final","",Scopus,2-s2.0-84897454383
"Chen, Z., Yao, H., Cai, Y.","55779230700;7401678194;7401750332;","SUALD: Spacing uniformity-aware layout decomposition in triple patterning lithography",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,,"6523667","566","571",,15,"10.1109/ISQED.2013.6523667","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879559248&doi=10.1109%2fISQED.2013.6523667&partnerID=40&md5=3325587984d92e7047f11b6853f2ca53",Conference Paper,"Final","",Scopus,2-s2.0-84879559248
"Gao, W., Zhou, Q., Qian, X., Cai, Y.","36439620000;56420859600;57188569009;7401750332;","A dyadic cluster algorithm used for VLSI nonlinear placement",2013,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","25","7",,"1083","1088",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883819605&partnerID=40&md5=5dc161c575b6e8f45db966d390666ad5",Article,"Final","",Scopus,2-s2.0-84883819605
"Liu, X.-X., Palma-Rodriguez, A.A., Rodriguez-Chavez, S., Tan, S.X.-D., Tlelo-Cuautle, E., Cai, Y.","7409282535;55216720500;55216554600;24460806900;57220344600;7401750332;","Performance bound and yield analysis for analog circuits under process variations",2013,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6509692","761","766",,10,"10.1109/ASPDAC.2013.6509692","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877784063&doi=10.1109%2fASPDAC.2013.6509692&partnerID=40&md5=5b575bd01e11dcd506683ef54c15d56f",Conference Paper,"Final","",Scopus,2-s2.0-84877784063
"Zhao, W., Cai, Y., Yang, J.","55574200177;7401750332;38762342700;","A multilevel -matrix-based approximate matrix inversion algorithm for vectorless power grid verification",2013,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6509590","163","168",,4,"10.1109/ASPDAC.2013.6509590","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877776288&doi=10.1109%2fASPDAC.2013.6509590&partnerID=40&md5=ce18dadd2169575b305b330326e72518",Conference Paper,"Final","",Scopus,2-s2.0-84877776288
"Zhang, J., Wu, Q., Lyu, Y., Zhou, Q., Cai, Y., Lin, Y., Qu, G.","55331782900;57188698093;55659160300;56420859600;7401750332;8236698000;7102342937;","Design and implementation of a delay-based PUF for FPGA IP protection",2013,"Proceedings - 13th International Conference on Computer-Aided Design and Computer Graphics, CAD/Graphics 2013",,,"6814985","107","114",,28,"10.1109/CADGraphics.2013.22","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901422787&doi=10.1109%2fCADGraphics.2013.22&partnerID=40&md5=1fe3e5238a30e6e97c8b451a25dd9c63",Conference Paper,"Final","",Scopus,2-s2.0-84901422787
"Qi, Z., Cai, Y., Zhou, Q.","40462353800;7401750332;56420859600;","Bridging the gap between global routing and detailed routing: A practical congestion model",2013,"Proceedings - 13th International Conference on Computer-Aided Design and Computer Graphics, CAD/Graphics 2013",,,"6814980","74","80",,,"10.1109/CADGraphics.2013.17","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901389882&doi=10.1109%2fCADGraphics.2013.17&partnerID=40&md5=ad804c82c03de23d75e60ccf394bdf04",Conference Paper,"Final","",Scopus,2-s2.0-84901389882
"Chen, W., Yao, H., Cai, Y., Zhou, Q.","56178311100;7401678194;7401750332;56420859600;","Analog routing considering min-area constraint",2013,"Proceedings of International Conference on ASIC",,,"6811904","","",,,"10.1109/ASICON.2013.6811904","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901317268&doi=10.1109%2fASICON.2013.6811904&partnerID=40&md5=989922a1d87e395adf182295bf034d97",Conference Paper,"Final","",Scopus,2-s2.0-84901317268
"Zhao, J., Yao, H., Cai, Y., Zhou, Q.","56178248300;7401678194;7401750332;56420859600;","A new splitting graph construction algorithm for SIAR router",2013,"Proceedings of International Conference on ASIC",,,"6811918","","",,2,"10.1109/ASICON.2013.6811918","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901297121&doi=10.1109%2fASICON.2013.6811918&partnerID=40&md5=96dcb29ab53241b53356fb07e06ae732",Conference Paper,"Final","",Scopus,2-s2.0-84901297121
"Gao, W., Zhou, Q., Qian, X., Cai, Y., Wang, S.","36439620000;56420859600;57188569009;7401750332;55491188400;","Chip layer assignment method for analytical placement of 3D ICs",2013,"2013 International Conference on Communications, Circuits and Systems, ICCCAS 2013","1",,"6765262","403","407",,4,"10.1109/ICCCAS.2013.6765262","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898835121&doi=10.1109%2fICCCAS.2013.6765262&partnerID=40&md5=e8e0570a0cf3a84a4e11f0387f86b6da",Conference Paper,"Final","",Scopus,2-s2.0-84898835121
"Wang, S., Zhou, Q., Qian, X., Cai, Y., Gao, W.","55491188400;56420859600;57188569009;7401750332;36439620000;","GPCS: Global placement based on cell spreading method",2013,"2013 International Conference on Communications, Circuits and Systems, ICCCAS 2013","1",,"6765261","399","402",,,"10.1109/ICCCAS.2013.6765261","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898833869&doi=10.1109%2fICCCAS.2013.6765261&partnerID=40&md5=8b572160abaed6ba15b2ab54bcc0aac4",Conference Paper,"Final","",Scopus,2-s2.0-84898833869
"Ma, K., Zhou, Q., Cai, Y., Zhang, C., Qi, Z.","56118681500;56420859600;7401750332;56102769900;57214400788;","A Steiner tree construction method for flexibility and congestion optimization",2013,"2013 International Conference on Communications, Circuits and Systems, ICCCAS 2013","2",,"6765397","519","523",,4,"10.1109/ICCCAS.2013.6765397","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898777993&doi=10.1109%2fICCCAS.2013.6765397&partnerID=40&md5=4673794893312dace778dfc2ebe4f5b7",Conference Paper,"Final","",Scopus,2-s2.0-84898777993
"Yang, J., Cai, Y., Zhou, Q., Zhao, W.","38762342700;7401750332;56420859600;55574200177;","Selected inversion for vectorless power grid verification by exploiting locality",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,,"6657051","257","263",,2,"10.1109/ICCD.2013.6657051","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892494310&doi=10.1109%2fICCD.2013.6657051&partnerID=40&md5=7b60599502686edbf51432a1d6d458ff",Conference Paper,"Final","",Scopus,2-s2.0-84892494310
"Li, Z., Ma, Y., Zhou, Q., Cai, Y., Xie, Y., Huang, T.","55706984300;35435692300;56420859600;7401750332;37036612200;7202848883;","Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs",2013,"Integration, the VLSI Journal","46","1",,"1","9",,11,"10.1016/j.vlsi.2012.05.002","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867664276&doi=10.1016%2fj.vlsi.2012.05.002&partnerID=40&md5=5f0fedecfd35f714c387f90ccd2533cc",Article,"Final","",Scopus,2-s2.0-84867664276
"Yao, H., Cai, Y., Wei, Z.","7401678194;7401750332;56229744700;","WIPAL: Window-based parallel layout decomposition in double patterning lithography",2012,"ICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings",,,"6466674","","",,3,"10.1109/ICSICT.2012.6466674","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874872153&doi=10.1109%2fICSICT.2012.6466674&partnerID=40&md5=3a1f9f00faa9a7feadc8d7436bf75a42",Conference Paper,"Final","",Scopus,2-s2.0-84874872153
"Yang, J., Li, Z., Cai, Y., Zhou, Q.","38762342700;55706984300;7401750332;56420859600;","PowerRush: Efficient transient simulation for power grid analysis",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"6386741","653","659",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872312507&partnerID=40&md5=a1606bff7755e61866c46ab95968f92a",Conference Paper,"Final","",Scopus,2-s2.0-84872312507
"Wang, S., Zhou, Q., Qian, X., Cai, Y., Gao, W., Zhou, W.","55491188400;56420859600;57188569009;7401750332;36439620000;55490484700;","Accurate and fast cell spreading for force directed placement",2012,"Proceedings of the 4th Asia Symposium on Quality Electronic Design, ASQED 2012",,,"6320470","23","28",,,"10.1109/ACQED.2012.6320470","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869476092&doi=10.1109%2fACQED.2012.6320470&partnerID=40&md5=cc2bcf9ad7f6f12ef866e66390221a36",Conference Paper,"Final","",Scopus,2-s2.0-84869476092
"Hao, Z., Tan, S.X.-D., Tlelo-Cuautle, E., Relles, J., Hu, C., Yu, W., Cai, Y., Shi, G.","26430626500;24460806900;57220344600;35096484300;57218977446;7403913900;7401750332;7402432962;","Statistical extraction and modeling of inductance considering spatial correlation",2012,"Analog Integrated Circuits and Signal Processing","73","1",,"3","11",,2,"10.1007/s10470-011-9720-8","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866743914&doi=10.1007%2fs10470-011-9720-8&partnerID=40&md5=5cd951e1af067cfbd23315afd83323ff",Conference Paper,"Final","",Scopus,2-s2.0-84866743914
"Gao, W., Zhou, Q., Qian, X., Cai, Y.","36439620000;56420859600;57188569009;7401750332;","A DyadicCluster method used for nonlinear placement",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,,"6187527","418","423",,2,"10.1109/ISQED.2012.6187527","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863638447&doi=10.1109%2fISQED.2012.6187527&partnerID=40&md5=8c744a0418924078653103f4fe692032",Conference Paper,"Final","",Scopus,2-s2.0-84863638447
"Yao, H., Cai, Y., Gao, Q.","7401678194;7401750332;57207935565;","LEMAR: A novel length matching routing algorithm for analog and mixed signal circuits",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6164937","157","162",,14,"10.1109/ASPDAC.2012.6164937","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859981603&doi=10.1109%2fASPDAC.2012.6164937&partnerID=40&md5=d9ca87c356d9df00a8cc332b62d6d76e",Conference Paper,"Final","",Scopus,2-s2.0-84859981603
"Li, Z., Ma, Y., Zhou, Q., Cai, Y., Wang, Y., Huang, T., Xie, Y.","55706984300;35435692300;56420859600;7401750332;57200059982;7202848883;37036612200;","Thermal-aware power network design for IR drop reduction in 3D ICs",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"6164995","47","52",,18,"10.1109/ASPDAC.2012.6164995","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859961031&doi=10.1109%2fASPDAC.2012.6164995&partnerID=40&md5=a3ee68fbd3f6b73b262d009766dfcb75",Conference Paper,"Final","",Scopus,2-s2.0-84859961031
"Yang, J., Cai, Y., Zhou, Q., Shi, J.","38762342700;7401750332;56420859600;7404495455;","Fast poisson solver preconditioned method for robust power grid analysis",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"6105381","531","536",,13,"10.1109/ICCAD.2011.6105381","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862964917&doi=10.1109%2fICCAD.2011.6105381&partnerID=40&md5=7c42707987630e3108354363bfe3fa98",Conference Paper,"Final","",Scopus,2-s2.0-84862964917
"Yang, J., Li, Z., Cai, Y., Zhou, Q.","38762342700;55706984300;7401750332;56420859600;","PowerRush: A linear simulator for power grid",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"6105372","482","487",,23,"10.1109/ICCAD.2011.6105372","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862925842&doi=10.1109%2fICCAD.2011.6105372&partnerID=40&md5=9959780890717533a2aebb4c2b547ce2",Conference Paper,"Final","",Scopus,2-s2.0-84862925842
"Zhou, S., Yao, H., Zhou, Q., Cai, Y.","39763593700;7401678194;56420859600;7401750332;","Minimization of circuit delay and power through gate sizing and threshold voltage assignment",2011,"Proceedings - 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011",,,"5992482","212","217",,5,"10.1109/ISVLSI.2011.29","https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052555447&doi=10.1109%2fISVLSI.2011.29&partnerID=40&md5=800ab888a169aea8d46f2bb7448bb32d",Conference Paper,"Final","",Scopus,2-s2.0-80052555447
"Zhu, L., Bian, J., Zhou, Q., Cai, Y.","55488407000;7103200061;56420859600;7401750332;","A fast recursive detailed routing algorithm for hierarchical FPGAs",2011,"Proceedings of the 2011 15th International Conference on Computer Supported Cooperative Work in Design, CSCWD 2011",,,"5960060","91","96",,,"10.1109/CSCWD.2011.5960060","https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052201808&doi=10.1109%2fCSCWD.2011.5960060&partnerID=40&md5=c1b645efa032fe5e512b2e00d6dcbb96",Conference Paper,"Final","",Scopus,2-s2.0-80052201808
"Qi, Z., Zhou, Q., Jia, Y., Cai, Y., Li, Z., Yao, H.","40462353800;56420859600;26659972900;7401750332;7409079909;7401678194;","A novel fine-grain track routing approach for routability and crosstalk optimization",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,,"5770793","621","626",,2,"10.1109/ISQED.2011.5770793","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959262426&doi=10.1109%2fISQED.2011.5770793&partnerID=40&md5=b60a6665aa1a96a2c64c83fdb625706a",Conference Paper,"Final","",Scopus,2-s2.0-79959262426
"Gao, Q., Yao, H., Zhou, Q., Cai, Y.","57207935565;7401678194;56420859600;7401750332;","A novel detailed routing algorithm with exact matching constraint for analog and mixed signal circuits",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,,"5770700","36","41",,10,"10.1109/ISQED.2011.5770700","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959242880&doi=10.1109%2fISQED.2011.5770700&partnerID=40&md5=0bbae82e5e402fc8b926a628fe5f2660",Conference Paper,"Final","",Scopus,2-s2.0-79959242880
"Hao, Z., Shen, R., Tan, S.X.-D., Liu, B., Shi, G., Cai, Y.","26430626500;25655538700;24460806900;55720721400;7402432962;7401750332;","Statistical full-chip dynamic power estimation considering spatial correlations",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,,"5770802","677","682",,5,"10.1109/ISQED.2011.5770802","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959208396&doi=10.1109%2fISQED.2011.5770802&partnerID=40&md5=70ae111127e0444f08c94c9f8e1eb252",Conference Paper,"Final","",Scopus,2-s2.0-79959208396
"Zhu, L., Bian, J., Zhou, Q., Cai, Y.","55488407000;7103200061;56420859600;7401750332;","A fast placement and global routing integrated algorithm for hierarchical FPGAs",2011,"2011 International Conference on Information Science and Technology, ICIST 2011",,,"5765210","52","57",,,"10.1109/ICIST.2011.5765210","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957834377&doi=10.1109%2fICIST.2011.5765210&partnerID=40&md5=2b834413a1df72c55d488787948c014f",Conference Paper,"Final","",Scopus,2-s2.0-79957834377
"Niu, F., Zhou, Q., Yao, H., Cai, Y., Yang, J., Sze, C.N.","38762006300;56420859600;7401678194;7401750332;38762342700;24176400000;","Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization",2011,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"199","204",,10,"10.1145/1973009.1973049","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957758263&doi=10.1145%2f1973009.1973049&partnerID=40&md5=7adef060d579a642cd8d3a472a5c1b16",Conference Paper,"Final","",Scopus,2-s2.0-79957758263
"Yang, F., Yao, H., Zhou, Q., Cai, Y.","56380816200;7401678194;56420859600;7401750332;","SIAR: Splitting-graph-based interactive analog router",2011,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"367","370",,5,"10.1145/1973009.1973084","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957704540&doi=10.1145%2f1973009.1973084&partnerID=40&md5=d86840d733ef32ccbe16a98ce9fd5612",Conference Paper,"Final","",Scopus,2-s2.0-79957704540
"Zhou, Q., Shi, J., Liu, B., Cai, Y.","56420859600;7404495455;57204699390;7401750332;","Floorplanning considering IR drop in multiple supply voltages island designs",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","4","5357444","638","646",,18,"10.1109/TVLSI.2009.2037428","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953117285&doi=10.1109%2fTVLSI.2009.2037428&partnerID=40&md5=fced026c166e913b82c6891aba85bb5a",Article,"Final","",Scopus,2-s2.0-79953117285
"Dong, C., Zhou, Q., Cai, Y., Liu, D.","25521034800;56420859600;7401750332;26643477600;","Partition-based global placement considering wire-density uniformity for CMP variations",2011,"Tsinghua Science and Technology","16","1",,"41","50",,1,"10.1016/S1007-0214(11)70007-4","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79551662967&doi=10.1016%2fS1007-0214%2811%2970007-4&partnerID=40&md5=c702cb1e68b081f4ca42563ed5516371",Article,"Final","All Open Access, Bronze",Scopus,2-s2.0-79551662967
"Zhu, L., Zhou, Q., Cai, Y., Bian, J.","55488407000;56420859600;7401750332;7103200061;","An architecture-aware routing optimization via satisfiabilty for hierarchical FPGA",2010,"Proceedings of the 2010 14th International Conference on Computer Supported Cooperative Work in Design, CSCWD 2010",,,"5471886","701","706",,1,"10.1109/CSCWD.2010.5471886","https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953805461&doi=10.1109%2fCSCWD.2010.5471886&partnerID=40&md5=85760fc65d0e99d927870223ba5f6d8f",Conference Paper,"Final","",Scopus,2-s2.0-79953805461
"Relles, J., Ngan, M., Tlelo-Cuautle, E., Tan, S.X.-D., Hu, C., Yu, W., Cai, Y.","35096484300;36919126000;57220344600;24460806900;57218977446;7403913900;7401750332;","Statistical extraction and modeling of 3-D inductance with spatial correlation",2010,"2010 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design, SM2ACD 2010",,,"5672360","","",,2,"10.1109/SM2ACD.2010.5672360","https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651468830&doi=10.1109%2fSM2ACD.2010.5672360&partnerID=40&md5=9fe44ad43fc6de1389a86cb756718099",Conference Paper,"Final","",Scopus,2-s2.0-78651468830
"Shen, W., Cai, Y., Hong, X., Hu, J.","55453116000;7401750332;7201551829;35264309300;","An effective gated clock tree design based on activity and register aware placement",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","12","5286229","1639","1648",,28,"10.1109/TVLSI.2009.2030156","https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649499437&doi=10.1109%2fTVLSI.2009.2030156&partnerID=40&md5=702415e679e91660e11816e4d944d2f5",Article,"Final","",Scopus,2-s2.0-78649499437
"Gong, W., Yu, W., Lü, Y., Tang, Q., Zhou, Q., Cai, Y.","36623536000;7403913900;55659160300;36624273600;56420859600;7401750332;","A parasitic extraction method of VLSI interconnects for pre-route timing analysis",2010,"2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings",,,"5581853","871","875",,12,"10.1109/ICCCAS.2010.5581853","https://www.scopus.com/inward/record.uri?eid=2-s2.0-78249251797&doi=10.1109%2fICCCAS.2010.5581853&partnerID=40&md5=1ae5018f8ca4243b5a45de627707163c",Conference Paper,"Final","",Scopus,2-s2.0-78249251797
"Yang, Q., Cai, Y.","57221004663;7401750332;","Analog IC routing algorithm with jumper insertion for antenna fixing",2010,"ICCET 2010 - 2010 International Conference on Computer Engineering and Technology, Proceedings","7",,"5485518","V7438","V7442",,,"10.1109/ICCET.2010.5485518","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958077727&doi=10.1109%2fICCET.2010.5485518&partnerID=40&md5=609cbac46395bbed8bb059cf013beb6f",Conference Paper,"Final","",Scopus,2-s2.0-77958077727
"Gao, Q., Shen, Y., Cai, Y., Yao, H.","57207935565;35312325700;7401750332;7401678194;","Analog circuit shielding routing algorithm based on net classification",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"123","128",,10,"10.1145/1840845.1840872","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957961681&doi=10.1145%2f1840845.1840872&partnerID=40&md5=f7beee205039cc4345b5fcb3737036d9",Conference Paper,"Final","",Scopus,2-s2.0-77957961681
"Zhu, L., Bian, J., Zhou, Q., Cai, Y.","55488407000;7103200061;56420859600;7401750332;","Integer programming based routing algorithm for hierarchical FPGAs",2010,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","22","10",,"1687","1694",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149396951&partnerID=40&md5=fd41de8e46820efbf04c2b9272a70083",Article,"Final","",Scopus,2-s2.0-78149396951
"Shi, J., Cai, Y.","7404495455;7401750332;","Scaling power/ground solvers on multi-core with memory bandwidth awareness",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"21","26",,,"10.1145/1785481.1785488","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954510964&doi=10.1145%2f1785481.1785488&partnerID=40&md5=f26802c92655c175faf5b52c2aa134fa",Conference Paper,"Final","",Scopus,2-s2.0-77954510964
"Yang, F., Cai, Y., Zhou, Q., Hu, J.","57226014221;7401750332;56420859600;35264309300;","SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,,"5457024","1369","1372",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953092892&partnerID=40&md5=f8bd1b3c4689ece16a8b1fe3a30a5bfc",Conference Paper,"Final","",Scopus,2-s2.0-77953092892
"Cai, Y., Shi, J., Li, S.","7401750332;7404495455;57192464175;","Optimization of via distribution and stacked via in multi-layered P/G networks",2010,"Integration, the VLSI Journal","43","3",,"318","325",,1,"10.1016/j.vlsi.2009.12.001","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955711836&doi=10.1016%2fj.vlsi.2009.12.001&partnerID=40&md5=71b6b0546621e3ba711afb23b219e6b2",Article,"Final","",Scopus,2-s2.0-77955711836
"Shen, W., Cai, Y., Chen, W., Lu, Y., Zhou, Q., Hu, J.","55453116000;7401750332;7409635994;55659160300;56420859600;35264309300;","Useful clock skew optimization under a multi-corner multi-mode design framework",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,,"5450402","62","68",,12,"10.1109/ISQED.2010.5450402","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952592631&doi=10.1109%2fISQED.2010.5450402&partnerID=40&md5=b995d3fe180a54b41045815c2cb3e9f6",Conference Paper,"Final","",Scopus,2-s2.0-77952592631
"Li, D., Tan, S.X.-D., Mi, N., Cai, Y.","35170210800;24460806900;8601810000;7401750332;","Efficient power grid integrity analysis using on-the-fly error check and reduction",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"5419788","763","768",,,"10.1109/ASPDAC.2010.5419788","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951246865&doi=10.1109%2fASPDAC.2010.5419788&partnerID=40&md5=17dd68c0290c31ec91dfd94ba529bb20",Conference Paper,"Final","",Scopus,2-s2.0-77951246865
"Yan, B., Tan, S.X.-D., Chen, G., Cai, Y.","54936889300;24460806900;23988761300;7401750332;","Efficient model reduction of interconnects via double gramians approximation",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"5419923","25","30",,5,"10.1109/ASPDAC.2010.5419923","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951246586&doi=10.1109%2fASPDAC.2010.5419923&partnerID=40&md5=f226da53b95a3d9302ee1e385c8e61c8",Conference Paper,"Final","",Scopus,2-s2.0-77951246586
"Zhou, Q., Zhang, X., Cai, Y.","56420859600;55864082800;7401750332;","A fast routability-driven router for hierarchical FPGA",2010,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","22","4",,"682","688",,1,"10.3724/SP.J.1089.2010.10603","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952514461&doi=10.3724%2fSP.J.1089.2010.10603&partnerID=40&md5=a4f3354215864377db6a226092fefa08",Article,"Final","",Scopus,2-s2.0-77952514461
"Shen, R., Tan, S.X.D., Cui, J., Yu, W., Cai, Y., Chen, G.-S.","25655538700;24460806900;55233272300;7403913900;7401750332;23988761300;","Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","11",,"1556","1566",,10,"10.1109/TVLSI.2009.2025378","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857783804&doi=10.1109%2fTVLSI.2009.2025378&partnerID=40&md5=fa3ade228a7c56a21dfe3868642f5284",Article,"Final","",Scopus,2-s2.0-84857783804
"Shen, Y., Zhou, Q., Cai, Y., Hong, X.","35312325700;56420859600;7401750332;7201551829;","Transactions briefs ECP- and CMP-Aware detailed routing algorithm for DFM",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","1","4895288","153","157",,5,"10.1109/TVLSI.2008.2008020","https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249119172&doi=10.1109%2fTVLSI.2008.2008020&partnerID=40&md5=155728664da5f14da335f026312f152f",Article,"Final","",Scopus,2-s2.0-73249119172
"Shen, R., Tan, S.X.-D., Mi, N., Cai, Y.","25655538700;24460806900;8601810000;7401750332;","Statistical modeling and analysis of chip-level leakage power by spectral stochastic method",2010,"Integration, the VLSI Journal","43","1",,"156","165",,7,"10.1016/j.vlsi.2009.09.003","https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449656929&doi=10.1016%2fj.vlsi.2009.09.003&partnerID=40&md5=1237e9542d7460ba3f70524e1c90bbf8",Article,"Final","",Scopus,2-s2.0-70449656929
"Chen, J., Wei, X., Zhou, Q., Cai, Y.","7501899910;56310167500;56420859600;7401750332;","Power optimization through edge reduction in LUT-based FPGA technology mapping",2009,"2009 International Conference on Communications, Circuits and Systems, ICCCAS 2009",,,"5250339","1087","1091",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749123574&partnerID=40&md5=e734e97be97806c3d6e1a6780b9f2dd8",Conference Paper,"Final","",Scopus,2-s2.0-72749123574
"Liu, R., Cai, Y., Shen, W.","56317807800;7401750332;55453116000;","Clock tree construction and buffer planning in placement",2009,"2009 International Conference on Communications, Circuits and Systems, ICCCAS 2009",,,"5250344","1037","1041",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749120639&partnerID=40&md5=b374ea739ec33130bbb1d5320d06176d",Conference Paper,"Final","",Scopus,2-s2.0-72749120639
"Shi, J., Cai, Y.","7404495455;7401750332;","Impacts of the MTCMOS technology on power supply network: A full-chip perspective",2009,"2009 International Conference on Communications, Circuits and Systems, ICCCAS 2009",,,"5250338","996","999",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749117425&partnerID=40&md5=a8fd82ce8d4ebbdd01acef8dc0eb6701",Conference Paper,"Final","",Scopus,2-s2.0-72749117425
"Zhang, X., Zhou, Q., Cai, Y.","55864082800;56420859600;7401750332;","A fast routability-driven router for hierarchical FPGAs based on tabu search",2009,"2009 International Conference on Communications, Circuits and Systems, ICCCAS 2009",,,"5250341","1052","1056",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749109397&partnerID=40&md5=e4d96da5b2da445d53d95abc431ed2a2",Conference Paper,"Final","",Scopus,2-s2.0-72749109397
"Du, C., Cai, Y., Hong, X.","7202172516;7401750332;7201551829;","A parallel router based on load-balanced region partition strategy",2009,"2009 International Conference on Communications, Circuits and Systems, ICCCAS 2009",,,"5250343","1047","1051",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749101548&partnerID=40&md5=2d28a8a333e370dde617e8f5cf2a7773",Conference Paper,"Final","",Scopus,2-s2.0-72749101548
"Zhu, K., Cai, Y., Zhou, Q., Hong, X.","55189020400;7401750332;56420859600;7201551829;","A detailed router for hierarchical FPGAs based on simulated evolution",2009,"2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",,,"5158108","114","117",,1,"10.1109/VDAT.2009.5158108","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950658887&doi=10.1109%2fVDAT.2009.5158108&partnerID=40&md5=ce2240969f6a1b7ecef7427ce96d450b",Conference Paper,"Final","",Scopus,2-s2.0-77950658887
"Cai, Y., Shi, J.","7401750332;7404495455;","Accelerating PCG power/ground network solver on GPGPU",2009,"ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC",,,"5351330","650","653",,1,"10.1109/ASICON.2009.5351330","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949372007&doi=10.1109%2fASICON.2009.5351330&partnerID=40&md5=7b038d5747d31da64ac8c12abda341de",Conference Paper,"Final","",Scopus,2-s2.0-77949372007
"Huang, Y., Zhou, Q., Cai, Y.","8848794300;56420859600;7401750332;","Thermal via planning aware force-directed floorplanning for D ICs",2009,"ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC",,,"5351314","751","753",,,"10.1109/ASICON.2009.5351314","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949359277&doi=10.1109%2fASICON.2009.5351314&partnerID=40&md5=300501a505e062bd11b9678a45fadaf5",Conference Paper,"Final","",Scopus,2-s2.0-77949359277
"Zeng, X., Zhou, Q., Cai, Y., Hong, X.","35243872000;56420859600;7401750332;7201551829;","Wirelength optimization for multilevel hierachical FPGA",2009,"2009 WRI World Congress on Software Engineering, WCSE 2009","4",,"5319573","361","366",,2,"10.1109/WCSE.2009.238","https://www.scopus.com/inward/record.uri?eid=2-s2.0-72849108328&doi=10.1109%2fWCSE.2009.238&partnerID=40&md5=9f0c26ef7de2532bbd0af60ca2a32aeb",Conference Paper,"Final","",Scopus,2-s2.0-72849108328
"Dai, H., Zhou, Q., Cai, Y., Bian, J., Hong, X.","36569977300;56420859600;7401750332;7103200061;7201551829;","Fast placement for large-scale hierarchical FPGAs",2009,"Proceedings - 2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics, CAD/Graphics 2009",,,"5246907","190","194",,4,"10.1109/CADCG.2009.5246907","https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449450420&doi=10.1109%2fCADCG.2009.5246907&partnerID=40&md5=6443bb4b462253f2460a41fcad1374e9",Conference Paper,"Final","",Scopus,2-s2.0-70449450420
"Huang, Y., Zhou, Q., Cai, Y., Yan, H.","8848794300;56420859600;7401750332;55231807400;","A thermal-driven force-directed floorplanning algorithm for 3D ICs 1",2009,"Proceedings - 2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics, CAD/Graphics 2009",,,"5246852","497","502",,4,"10.1109/CADCG.2009.5246852","https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449448366&doi=10.1109%2fCADCG.2009.5246852&partnerID=40&md5=e7f3b16d3b3d2c4209e4110e2ba21095",Conference Paper,"Final","",Scopus,2-s2.0-70449448366
"Xiaoyi, W., Yici, C., Tan, S.X.-D., Xianlong, H., Relles, J.","8968559300;7401750332;24460806900;7201551829;35096484300;","An efficient decoupling capacitance optimization using piecewise polynomial models",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,,"5090843","1190","1195",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350059430&partnerID=40&md5=471d20efc353dc7bc649b14eb3d10f6d",Conference Paper,"Final","",Scopus,2-s2.0-70350059430
"Zhao, J., Zhou, Q., Cai, Y.","34978058400;56420859600;7401750332;","Fast congestion-aware timing-driven placement for Island FPGA",2009,"Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009",,,"5012092","24","27",,2,"10.1109/DDECS.2009.5012092","https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349339072&doi=10.1109%2fDDECS.2009.5012092&partnerID=40&md5=6e0c77bbb68a81b6ad9d6944568291b3",Conference Paper,"Final","",Scopus,2-s2.0-70349339072
"Shen, W., Cai, Y., Hong, X., Hu, J., Lu, B.","55453116000;7401750332;7201551829;35264309300;55225347300;","A single layer zero skew clock routing in X architecture",2009,"Science in China, Series F: Information Sciences","52","8",,"1466","1475",,2,"10.1007/s11432-009-0028-6","https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349239006&doi=10.1007%2fs11432-009-0028-6&partnerID=40&md5=304e17ff4e40ebe5d22c72097830d3cf",Article,"Final","",Scopus,2-s2.0-70349239006
"Liu, D., Qiang, Z., Jinian, B., Yici, C., Xianlong, H.","26643477600;56420859600;7103200061;7401750332;7201551829;","Cell shifting aware of wirelength and overlap",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,,"4810346","506","510",,,"10.1109/ISQED.2009.4810346","https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649662618&doi=10.1109%2fISQED.2009.4810346&partnerID=40&md5=578b2601264a9bd0fc5ae82adfc8be52",Conference Paper,"Final","",Scopus,2-s2.0-67649662618
"Zhou, Q., Zhao, X., Cai, Y., Hong, X.","56420859600;57199994372;7401750332;7201551829;","An MTCMOS technology for low-power physical design",2009,"Integration, the VLSI Journal","42","3",,"340","345",,11,"10.1016/j.vlsi.2008.09.004","https://www.scopus.com/inward/record.uri?eid=2-s2.0-64749109031&doi=10.1016%2fj.vlsi.2008.09.004&partnerID=40&md5=73d63f561b98a69effc3c29d2ee7801e",Article,"Final","",Scopus,2-s2.0-64749109031
"Shen, R., Mi, N., Tan, S.X.-D., Cai, Y., Hong, X.","25655538700;8601810000;24460806900;7401750332;7201551829;","Statistical modeling and analysis of chip-level leakage power by spectral stochastic method",2009,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4796474","161","166",,16,"10.1109/ASPDAC.2009.4796474","https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549100680&doi=10.1109%2fASPDAC.2009.4796474&partnerID=40&md5=62793d0f1124b7464f70f3f712db7bf4",Conference Paper,"Final","",Scopus,2-s2.0-64549100680
"Jia, Y., Cai, Y., Hong, X.","26659972900;7401750332;7201551829;","Timing driven layer assignment considering via resistance and coupling capacitance",2009,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","21","2",,"196","202",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-61649114225&partnerID=40&md5=5d839baf1e4447cbace7b051f789ef21",Article,"Final","",Scopus,2-s2.0-61649114225
"Wang, X., Cai, Y., Zhou, Q., Tan, S.X.-D., Eguia, T.","57192623361;7401750332;56420859600;24460806900;26665989600;","Decoupling capacitance efficient placement for reducing transient power supply noise",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"5361214","745","751",,7,"10.1145/1687399.1687538","https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349088037&doi=10.1145%2f1687399.1687538&partnerID=40&md5=a5d418549369420af0053ee4c0b8cba5",Conference Paper,"Final","",Scopus,2-s2.0-76349088037
"Shi, J., Cai, Y., Hou, W., Ma, L., Tan, S.X.-D., Ho, P.-H., Wang, X.","7404495455;7401750332;57220847765;57221049802;24460806900;7402211701;57192623361;","GPU friendly Fast Poisson Solver for structured power grid network analysis",2009,"Proceedings - Design Automation Conference",,,"5227177","178","183",,41,"10.1145/1629911.1629961","https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350714565&doi=10.1145%2f1629911.1629961&partnerID=40&md5=ce814ab4d94f19b0d8c2e2c19cf417ba",Conference Paper,"Final","",Scopus,2-s2.0-70350714565
"Dong, C., Zhou, Q., Cai, Y., Hong, X.","25521034800;56420859600;7401750332;7201551829;","Wire density driven top-down global placement for CMP variation control",2008,"IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",,,"4746360","1676","1679",,2,"10.1109/APCCAS.2008.4746360","https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949166546&doi=10.1109%2fAPCCAS.2008.4746360&partnerID=40&md5=4f4b0f220a8950faec49c677ee8c03f6",Conference Paper,"Final","",Scopus,2-s2.0-62949166546
"Weixiang, S., Yici, C., Xianlong, H., Jiang, H.","19640776300;7401750332;7201551829;35264309300;","Gate planning during placement for gated clock network",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,,"4751851","128","133",,8,"10.1109/ICCD.2008.4751851","https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349084032&doi=10.1109%2fICCD.2008.4751851&partnerID=40&md5=f06b2532282da3ae8cb781a3c1e87377",Conference Paper,"Final","",Scopus,2-s2.0-62349084032
"Cai, Y., Shi, J., Hong, X.","7401750332;7404495455;7201551829;","Optimality analysis for power/Ground grid automatic generation in early design stage",2008,"International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT",,,"4735036","2240","2243",,1,"10.1109/ICSICT.2008.4735036","https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749104794&doi=10.1109%2fICSICT.2008.4735036&partnerID=40&md5=bf0a522584cb1d67d3368d4f9be6d538",Conference Paper,"Final","",Scopus,2-s2.0-60749104794
"Yao, H., Cai, Y., Hong, X.","7401678194;7401750332;7201551829;","Congestion-Driven Multilevel Full-Chip Routing Framework",2008,"Tsinghua Science and Technology","13","6",,"843","849",,,"10.1016/S1007-0214(08)72210-7","https://www.scopus.com/inward/record.uri?eid=2-s2.0-59349119443&doi=10.1016%2fS1007-0214%2808%2972210-7&partnerID=40&md5=ca5acee388f1ff765c2bcdb03dd98f8b",Article,"Final","All Open Access, Bronze",Scopus,2-s2.0-59349119443
"Jia, Y., Cai, Y., Hong, X.","26659972900;7401750332;7201551829;","Full-chip routing system for reducing Cu CMP &amp; ECP variation",2008,"Proceedings - SBCCI 2008: 21st Symposium on Integrated Circuits and Systems Design",,,,"10","15",,2,"10.1145/1404371.1404386","https://www.scopus.com/inward/record.uri?eid=2-s2.0-59249097357&doi=10.1145%2f1404371.1404386&partnerID=40&md5=ff021d9ba0a33b1b08f7052dcf0ce43a",Conference Paper,"Final","",Scopus,2-s2.0-59249097357
"Guo, L., Cai, Y., Zhou, Q., Kang, L., Hong, X.","24460304800;7401750332;56420859600;57203466439;7201551829;","A novel performance driven power Gating based on distributed sleep transistor network",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"255","260",,4,"10.1145/1366110.1366173","https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749134101&doi=10.1145%2f1366110.1366173&partnerID=40&md5=10ff6494250201d13bba40c1f1457d66",Conference Paper,"Final","",Scopus,2-s2.0-56749134101
"Wei, X., Chen, J., Zhou, Q., Cai, Y., Bian, J., Hong, X.","56310167500;7501899910;56420859600;7401750332;7103200061;7201551829;","Macromap: A technology mapping algorithm for heterogeneous FPGAs with effective area estimation",2008,"Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL",,,"4630008","559","562",,2,"10.1109/FPL.2008.4630008","https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949146892&doi=10.1109%2fFPL.2008.4630008&partnerID=40&md5=de65a6a51f4826c0ee85139ad2f3ab4e",Conference Paper,"Final","",Scopus,2-s2.0-54949146892
"Mi, N., Tan, S.X.-D., Cai, Y., Hong, X.","8601810000;24460806900;7401750332;7201551829;","Fast variational analysis of on-chip power grids by stochastic extended Krylov subspace method",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","11","4655564","1996","2006",,20,"10.1109/TCAD.2008.2006077","https://www.scopus.com/inward/record.uri?eid=2-s2.0-54949151462&doi=10.1109%2fTCAD.2008.2006077&partnerID=40&md5=55fe956f5aa2d25f906a8899630e6bc6",Article,"Final","",Scopus,2-s2.0-54949151462
"Du, C., Cai, Y., Hong, X.","7202172516;7401750332;7201551829;","A performance driven probabilistic resource allocation algorithm for analog routers",2008,"Midwest Symposium on Circuits and Systems",,,"4616903","730","733",,2,"10.1109/MWSCAS.2008.4616903","https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249168655&doi=10.1109%2fMWSCAS.2008.4616903&partnerID=40&md5=a32131cc63637ccff5444929072d730f",Conference Paper,"Final","",Scopus,2-s2.0-54249168655
"Dong, C., Zhou, Q., Cai, Y., Hong, X.","25521034800;56420859600;7401750332;7201551829;","Hypergraph partitioning satisfying dual constraints on vertex and edge weight",2008,"Midwest Symposium on Circuits and Systems",,,"4616742","85","88",,1,"10.1109/MWSCAS.2008.4616742","https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249163749&doi=10.1109%2fMWSCAS.2008.4616742&partnerID=40&md5=9315a6371fb51b79f71391e90e139879",Conference Paper,"Final","",Scopus,2-s2.0-54249163749
"Cai, Y., Zhou, Q., Kang, L., Hong, X.","7401750332;56420859600;57203466439;7201551829;","Sleep transistor sizing for multi-threshold-voltage network using lagrange SOR iteration",2008,"Midwest Symposium on Circuits and Systems",,,"4616746","101","104",,2,"10.1109/MWSCAS.2008.4616746","https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249134037&doi=10.1109%2fMWSCAS.2008.4616746&partnerID=40&md5=28574ffb13ee7bd5c2bc0bf6096657f3",Conference Paper,"Final","",Scopus,2-s2.0-54249134037
"Wang, Y., Cai, Y., Hong, X.","57200051441;7401750332;7201551829;","A low-power buffered tree construction algorithm aware of supply voltage variation",2008,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008",,,"4556798","221","226",,,"10.1109/ISVLSI.2008.31","https://www.scopus.com/inward/record.uri?eid=2-s2.0-52049122343&doi=10.1109%2fISVLSI.2008.31&partnerID=40&md5=24202971a4ca59b28376045a515d0365",Conference Paper,"Final","",Scopus,2-s2.0-52049122343
"Shen, W., Cai, Y., Hong, X.","55453116000;7401750332;7201551829;","Leakage power optimization for clock network using dual-Vth technology",2008,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"4542031","2769","2772",,2,"10.1109/ISCAS.2008.4542031","https://www.scopus.com/inward/record.uri?eid=2-s2.0-51749124442&doi=10.1109%2fISCAS.2008.4542031&partnerID=40&md5=05df464ce9fa8e7e8a47e8ba2ef915d9",Conference Paper,"Final","",Scopus,2-s2.0-51749124442
"Shen, Y., Cai, Y., Zhou, Q., Hong, X.","35312325700;7401750332;56420859600;7201551829;","DFM based detailed routing algorithm for ECP and CMP",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,,"4479756","357","360",,3,"10.1109/ISQED.2008.4479756","https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749137918&doi=10.1109%2fISQED.2008.4479756&partnerID=40&md5=51fa2596662d2148be0d419147b116a1",Conference Paper,"Final","",Scopus,2-s2.0-49749137918
"Wang, Y., Zhou, Q., Cai, Y., Hu, J., Hong, X., Biana, J.","55733905900;56420859600;7401750332;35264309300;7201551829;24558792800;","Low power clock buffer planning methodology in F-D placement for large scale circuit design",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4483977","370","375",,3,"10.1109/ASPDAC.2008.4483977","https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549125156&doi=10.1109%2fASPDAC.2008.4483977&partnerID=40&md5=7bc190494a70773557ab6ae99918ccd2",Conference Paper,"Final","",Scopus,2-s2.0-49549125156
"Li, S., Shi, J., Cai, Y., Hong, X.","57192464175;7404495455;7401750332;7201551829;","Vertical via design techniques for multi-layered P/G networks",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4484027","623","628",,5,"10.1109/ASPDAC.2008.4484027","https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549114829&doi=10.1109%2fASPDAC.2008.4484027&partnerID=40&md5=0fe00610db935afff821f06d1e91af76",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-49549114829
"Wang, X., Shi, J., Cai, Y., Hong, X.","57192623361;7404495455;7401750332;7201551829;","Heuristic power/ground network and floorplan co-design method",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4484025","617","622",,7,"10.1109/ASPDAC.2008.4484025","https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549112009&doi=10.1109%2fASPDAC.2008.4484025&partnerID=40&md5=282c88f939dbc8e12b19dce2c123a13b",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-49549112009
"Jia, Y., Cai, Y., Hong, X.","26659972900;7401750332;7201551829;","Performance aware dummy fill insertion",2008,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","20","6",,"724","729",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449087240&partnerID=40&md5=a8e5cb85027569dfb0ef4cf843021019",Article,"Final","",Scopus,2-s2.0-46449087240
"Weixiang, S., Yici, C., Xianlong, H., Jiang, H.","19640776300;7401750332;7201551829;35264309300;","Activity and register placement aware gated clock network design",2008,"Proceedings of the International Symposium on Physical Design",,,,"182","189",,14,"10.1145/1353629.1353668","https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349085862&doi=10.1145%2f1353629.1353668&partnerID=40&md5=409e63e9f581673dfd0367657cb2437b",Conference Paper,"Final","",Scopus,2-s2.0-43349085862
"Shen, W., Cai, Y., Hong, X., Hu, J., Lu, B.","55453116000;7401750332;7201551829;35264309300;55225347300;","Zero skew clock routing in X-architecture based on an improved greedy matching algorithm",2008,"Integration, the VLSI Journal","41","3",,"426","438",,4,"10.1016/j.vlsi.2007.10.004","https://www.scopus.com/inward/record.uri?eid=2-s2.0-43049173393&doi=10.1016%2fj.vlsi.2007.10.004&partnerID=40&md5=7f25182274c14aca56f5c017ca835aa4",Article,"Final","",Scopus,2-s2.0-43049173393
"Du, C., Cai, Y., Hong, X., Liang, J.","7202172516;7401750332;7201551829;55216970900;","Net-classification based analog IC router",2008,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","20","4",,"417","424",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43249125785&partnerID=40&md5=05276e029f3408266d85226e3728fa47",Article,"Final","",Scopus,2-s2.0-43249125785
"Yanming, J., Yici, C., Xianlong, H.","26659972900;7401750332;7201551829;","Timing driven layer assignment considering via resistance and coupling capacitance",2008,"ICCCAS 2007 - International Conference on Communications, Circuits and Systems 2007",,,"4348255","1172","1176",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40649084886&partnerID=40&md5=5a7ce01715fcf68835ef3318032bafba",Conference Paper,"Final","",Scopus,2-s2.0-40649084886
"Yao, H., Sinha, S., Xu, J., Chiang, C., Cai, Y., Hong, X.","7401678194;13404512300;23969730100;7402434395;7401750332;7201551829;","Efficient range pattern matching algorithm for process-hotspot detection",2008,"IET Circuits, Devices and Systems","2","1",,"2","15",,14,"10.1049/iet-cds:20070190","https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349096480&doi=10.1049%2fiet-cds%3a20070190&partnerID=40&md5=f9cfb681824798f4ca81631cbf592768",Article,"Final","",Scopus,2-s2.0-40349096480
"Zhou, Q., Cai, Y., Huang, L., Hong, X.","56420859600;7401750332;15622736700;7201551829;","Incremental Placement-Based Clock Network Minimization Methodology",2008,"Tsinghua Science and Technology","13","1",,"78","84",,,"10.1016/S1007-0214(08)70013-0","https://www.scopus.com/inward/record.uri?eid=2-s2.0-38549091110&doi=10.1016%2fS1007-0214%2808%2970013-0&partnerID=40&md5=4446dbb17e8e6e4b276316caaf9b0363",Article,"Final","All Open Access, Bronze",Scopus,2-s2.0-38549091110
"Cai, Y., Zhou, Q., Hong, X., Shi, R., Wang, Y.","7401750332;56420859600;7201551829;57207363158;36563176900;","Application of optical proximity correction technology",2008,"Science in China, Series F: Information Sciences","51","2",,"213","224",,4,"10.1007/s11432-008-0006-4","https://www.scopus.com/inward/record.uri?eid=2-s2.0-38349129027&doi=10.1007%2fs11432-008-0006-4&partnerID=40&md5=e2ace3b916583e89ed4bca7bc545d1fd",Article,"Final","",Scopus,2-s2.0-38349129027
"Guo, L., Cai, Y., Zhou, Q., Hong, X.","24460304800;7401750332;56420859600;7201551829;","Logic and layout aware level converter optimization for multiple supply voltage",2008,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E91-A","8",,"2084","2090",,,"10.1093/ietfec/e91-a.8.2084","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953394974&doi=10.1093%2fietfec%2fe91-a.8.2084&partnerID=40&md5=664ce9059f3ba9291c974f877189431b",Article,"Final","",Scopus,2-s2.0-77953394974
"Jia, Y., Cai, Y., Hongh, X.","26659972900;7401750332;35868013800;","Dummy fill aware buffer insertion after layer assignment based on an effective estimation model",2008,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E91-A","12",,"3783","3792",,,"10.1093/ietfec/e91-a.12.3783","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951290079&doi=10.1093%2fietfec%2fe91-a.12.3783&partnerID=40&md5=1846986af48cd0e9bad3e9946e27441c",Article,"Final","",Scopus,2-s2.0-77951290079
"Wang, X., Shi, J., Cai, Y., Hong, X.","57192623361;7404495455;7401750332;7201551829;","Early stage power supply planning: A heuristic method for codesign of power/ground network and floorplan",2008,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E91-A","12",,"3443","3450",,,"10.1093/ietfec/e91-a.12.3443","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951263137&doi=10.1093%2fietfec%2fe91-a.12.3443&partnerID=40&md5=631fb29569f171ca88d18451665494dd",Article,"Final","",Scopus,2-s2.0-77951263137
"Shen, W., Cai, Y., Hong, X., Hu, J.","55453116000;7401750332;7201551829;35264309300;","Low power gated clock tree driven placement",2008,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E91-A","2",,"595","603",,,"10.1093/ietfec/e91-a.2.595","https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951166660&doi=10.1093%2fietfec%2fe91-a.2.595&partnerID=40&md5=f7f5119a4ada6702491391712af9a17d",Article,"Final","",Scopus,2-s2.0-77951166660
"Cai, Y., Kang, L., Shi, J., Hong, X., Tan, S.X.-D.","7401750332;57203466439;7404495455;7201551829;24460806900;","Random walk guided decap embedding for power/ground network optimization",2008,"IEEE Transactions on Circuits and Systems II: Express Briefs","55","1",,"36","40",,,"10.1109/TCSII.2007.909869","https://www.scopus.com/inward/record.uri?eid=2-s2.0-64749115214&doi=10.1109%2fTCSII.2007.909869&partnerID=40&md5=d1f44d231e3389e157807d4b3511e906",Article,"Final","",Scopus,2-s2.0-64749115214
"Mi, N., Fan, J., Tan, S.X.-D., Cai, Y., Hong, X.","8601810000;15051655200;24460806900;7401750332;7201551829;","Statistical analysis of on-chip power delivery networks considering lognormal leakage current variations with spatial correlation",2008,"IEEE Transactions on Circuits and Systems I: Regular Papers","55","7",,"2064","2075",,17,"10.1109/TCSI.2008.918215","https://www.scopus.com/inward/record.uri?eid=2-s2.0-50549102190&doi=10.1109%2fTCSI.2008.918215&partnerID=40&md5=ddd7ba721d5b062d66c85aeed784bcc4",Article,"Final","",Scopus,2-s2.0-50549102190
"Cai, Y., Shi, J., Pan, Z., Hong, X., Tan, S.X.-D.","7401750332;7404495455;36828851400;7201551829;24460806900;","Large scale P/G grid transient simulation using hierarchical relaxed approach",2008,"Integration, the VLSI Journal","41","1",,"153","160",,2,"10.1016/j.vlsi.2007.04.003","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548511525&doi=10.1016%2fj.vlsi.2007.04.003&partnerID=40&md5=10a8d56aa4b015320274974e7d67534e",Article,"Final","",Scopus,2-s2.0-34548511525
"Mi, N., Tan, S.X.-D., Liu, P., Cui, J., Cai, Y., Hong, X.","8601810000;24460806900;51564434700;55233272300;7401750332;7201551829;","Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"4397242","48","53",,17,"10.1109/ICCAD.2007.4397242","https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749104797&doi=10.1109%2fICCAD.2007.4397242&partnerID=40&md5=778ac61fa9cc755e8e6a68e2b8060877",Conference Paper,"Final","",Scopus,2-s2.0-49749104797
"Kang, L., Cai, Y., Shi, J., Hong, X., Tan, S.X.-D., Wang, X.","57203466439;7401750332;7404495455;7201551829;24460806900;57192623361;","Simultaneous switching noise consideration for power/ground network optimization",2007,"Proceedings of 2007 10th IEEE International Conference on Computer Aided Design and Computer Graphics, CAD/Graphics 2007",,,"4407904","332","337",,,"10.1109/CADCG.2007.4407904","https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149097028&doi=10.1109%2fCADCG.2007.4407904&partnerID=40&md5=017466b39441c3972699d5aa0a37b9a7",Conference Paper,"Final","",Scopus,2-s2.0-48149097028
"Guo, L., Cai, Y., Zhou, Q., Hong, X.","24460304800;7401750332;56420859600;7201551829;","Logic and layout aware voltage island generation for low power design",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4196109","666","671",,20,"10.1109/ASPDAC.2007.358063","https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649105906&doi=10.1109%2fASPDAC.2007.358063&partnerID=40&md5=e75f6c09ab87caddef104bc445baa049",Conference Paper,"Final","",Scopus,2-s2.0-46649105906
"Le, K., Yici, C., Yi, Z., Jin, S., Xianlong, H., Tan, S.X.-D.","36815536700;7401750332;8689527000;25622605300;7201551829;24460806900;","Fast decoupling capacitor budgeting for power/ground network using random walk approach",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4196125","751","756",,2,"10.1109/ASPDAC.2007.358079","https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649096227&doi=10.1109%2fASPDAC.2007.358079&partnerID=40&md5=bf20ecf7ac4ca3d73569f6715b4d6ff9",Conference Paper,"Final","",Scopus,2-s2.0-46649096227
"Zou, Y., Cai, Y., Zhou, Q., Hong, X., Tan, S.X.-D., Kang, L.","8689527000;7401750332;56420859600;7201551829;24460806900;57203466439;","Practical implementation of stochastic parameterized model order reduction via hermite polynomial chaos",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,"4196059","367","372",,24,"10.1109/ASPDAC.2007.358013","https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649094813&doi=10.1109%2fASPDAC.2007.358013&partnerID=40&md5=59f7e54c6c5ff917503fdb61ef875943",Conference Paper,"Final","",Scopus,2-s2.0-46649094813
"Weixiang, S., Yici, C., Xianlong, H., Jiang, H.","19640776300;7401750332;7201551829;35264309300;","Activity-aware registers placement for low power gated clock tree construction",2007,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",,,"4208944","383","388",,24,"10.1109/ISVLSI.2007.20","https://www.scopus.com/inward/record.uri?eid=2-s2.0-36349018183&doi=10.1109%2fISVLSI.2007.20&partnerID=40&md5=700129057004cbfc638ba23091c385ce",Conference Paper,"Final","",Scopus,2-s2.0-36349018183
"Hailong, Y., Yici, C., Xianlong, H.","7401678194;7401750332;7201551829;","CMP-aware maze routing algorithm for yield enhancement",2007,"Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",,,"4208922","239","244",,4,"10.1109/ISVLSI.2007.30","https://www.scopus.com/inward/record.uri?eid=2-s2.0-36349000218&doi=10.1109%2fISVLSI.2007.30&partnerID=40&md5=b8b43e4857f6f07d8104993b07cb5e96",Conference Paper,"Final","",Scopus,2-s2.0-36349000218
"Wei, X., Cai, Y., Hong, X.","7402117023;7401750332;7201551829;","Physical aware clock skew rescheduling",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,"1228896","473","476",,4,"10.1145/1228784.1228896","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748924474&doi=10.1145%2f1228784.1228896&partnerID=40&md5=6942380536cb986e5d095447950d7f2b",Conference Paper,"Final","",Scopus,2-s2.0-34748924474
"Zhuo, Y., Li, H., Zhou, Q., Cai, Y., Hong, X.","24448862800;27167532000;56420859600;7401750332;7201551829;","New timing and routability driven placement algorithms for FPGA synthesis",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,"1228918","570","575",,3,"10.1145/1228784.1228918","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748909685&doi=10.1145%2f1228784.1228918&partnerID=40&md5=844d891a555b4b27538d1ff162dc5848",Conference Paper,"Final","",Scopus,2-s2.0-34748909685
"Jia, Y., Cai, Y., Hong, X.","26659972900;7401750332;7201551829;","Dummy fill aware buffer insertion during routing",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,"1228798","31","36",,2,"10.1145/1228784.1228798","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748838914&doi=10.1145%2f1228784.1228798&partnerID=40&md5=b8fcb8987034df3d0cb8937a6be45326",Conference Paper,"Final","",Scopus,2-s2.0-34748838914
"Fan, J., Mi, N., Tan, S.X.-D., Cai, Y., Hong, X.","15051655200;8601810000;24460806900;7401750332;7201551829;","Statistical model order reduction for interconnect circuits considering spatial correlations",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,,"4212024","1508","1513",,5,"10.1109/DATE.2007.364514","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548318964&doi=10.1109%2fDATE.2007.364514&partnerID=40&md5=031573ef3c96b858e1a8af8d809e7f92",Conference Paper,"Final","",Scopus,2-s2.0-34548318964
"Kang, L., Cai, Y., Hong, X.","57203466439;7401750332;7201551829;","In-depth experimental study of random walk and its application for power/ground network transient optimization",2007,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","19","9",,"1178","1183",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248847417&partnerID=40&md5=ce7ebbb334a5c114101d91e53c12013d",Article,"Final","",Scopus,2-s2.0-35248847417
"Zhou, Q., Cai, Y.-C., Li, D., Hong, X.-L.","56420859600;7401750332;8154232600;7201551829;","A yield-driven gridless router",2007,"Journal of Computer Science and Technology","22","5",,"653","660",,,"10.1007/s11390-007-9092-9","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548740370&doi=10.1007%2fs11390-007-9092-9&partnerID=40&md5=f90658e1118416d4b0883c84155a0dbb",Article,"Final","",Scopus,2-s2.0-34548740370
"Cai, Y., Liu, B., Shi, J., Zhou, Q., Hong, X.","7401750332;56381684200;7404495455;56420859600;7201551829;","Power delivery aware floorplanning for voltage island designs",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,,"4149060","350","355",,13,"10.1109/ISQED.2007.121","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548141689&doi=10.1109%2fISQED.2007.121&partnerID=40&md5=1cd774264adfc54e149cfad1f1b53ac1",Conference Paper,"Final","",Scopus,2-s2.0-34548141689
"Weixiang, S., Yici, C., Xianlong, H., Jiang, H., Bing, L.","19640776300;7401750332;7201551829;35264309300;55225347300;","Planar-CRX: A single-layer zero skew clock routing in X-architecture",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,,"4149051","299","304",,1,"10.1109/ISQED.2007.120","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548125227&doi=10.1109%2fISQED.2007.120&partnerID=40&md5=4618921214f360bed9178cd14f0566ca",Conference Paper,"Final","",Scopus,2-s2.0-34548125227
"Fan, J., Tan, S.X.-D., Cai, Y., Hong, X.","15051655200;24460806900;7401750332;7201551829;","Partitioning-based decoupling capacitor budgeting via sequence of linear programming",2007,"Integration, the VLSI Journal","40","4",,"516","524",,2,"10.1016/j.vlsi.2006.10.002","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249061542&doi=10.1016%2fj.vlsi.2006.10.002&partnerID=40&md5=36364f4535f0dc2cc66c39734513719a",Article,"Final","",Scopus,2-s2.0-34249061542
"Wei, X., Cai, Y., Hong, X.","7402117023;7401750332;7201551829;","Clock skew scheduling with tolerance of process variations",2007,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","19","6",,"681","685",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34347239339&partnerID=40&md5=10adc53f3010866cbc9560800ab8718b",Article,"Final","",Scopus,2-s2.0-34347239339
"Shi, J., Cai, Y., Tan, S.X.-D., Fan, J., Hong, X.","7404495455;7401750332;24460806900;15051655200;7201551829;","Pattern-based iterative method for extreme large power/ground analysis",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","4",,"680","692",,13,"10.1109/TCAD.2007.892337","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947582866&doi=10.1109%2fTCAD.2007.892337&partnerID=40&md5=7a295fadd6c90d6df47c3131f57c26e2",Article,"Final","",Scopus,2-s2.0-33947582866
"Lu, Y., Hong, X., Zhou, Q., Cai, Y., Gu, J.","55659160300;7201551829;56420859600;7401750332;57001872000;","An efficient quadratic placement based on search space traversing technology",2007,"Integration, the VLSI Journal","40","3",,"253","260",,1,"10.1016/j.vlsi.2005.10.002","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947415333&doi=10.1016%2fj.vlsi.2005.10.002&partnerID=40&md5=c9e7b43ca974a040f876819cf80482e6",Article,"Final","",Scopus,2-s2.0-33947415333
"Zhou, Q., Cai, Y., Zhang, W., Hong, X.","56420859600;7401750332;56760629500;7201551829;","Detailed routing algorithm with optical proximity effects constraint",2007,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","28","2",,"189","195",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047217162&partnerID=40&md5=9692531fc0bab7c932219eb623fbee9c",Article,"Final","",Scopus,2-s2.0-34047217162
"Wang, Y., Cai, Y., Hong, X., Zou, Y.","57200051441;7401750332;7201551829;8689527000;","Stochastic interconnect tree construction algorithm with accurate delay and power consideration",2007,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E90-A","5",,"1028","1037",,,"10.1093/ietfec/e90-a.5.1028","https://www.scopus.com/inward/record.uri?eid=2-s2.0-68249137257&doi=10.1093%2fietfec%2fe90-a.5.1028&partnerID=40&md5=e61f035af1abf70385eccc849a28b985",Article,"Final","",Scopus,2-s2.0-68249137257
"Wang, Y., Zhou, Q., Hong, X., Cai, Y.","55733905900;56420859600;7201551829;7401750332;","Clock-tree aware placement based on dynamic clock-tree building",2007,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"4253069","2040","2043",,19,"10.1109/iscas.2007.378498","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548845359&doi=10.1109%2fiscas.2007.378498&partnerID=40&md5=0a81242958b7e682482af30c7cea18da",Conference Paper,"Final","",Scopus,2-s2.0-34548845359
"Wei, X., Cai, Y., Hong, X.","7402117023;7401750332;7201551829;","Effective acceleration of iterative slack distribution process",2007,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"4252825","1077","1080",,1,"10.1109/iscas.2007.378196","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548822208&doi=10.1109%2fiscas.2007.378196&partnerID=40&md5=914ebd2557956ba6a9a092c0b3476be3",Conference Paper,"Final","",Scopus,2-s2.0-34548822208
"Cai, Y., Liu, B., Zhou, Q., Hong, X.","7401750332;56381684200;56420859600;7201551829;","Voltage island generation in cell based dual-Vdd design",2007,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E90-A","1",,"267","273",,5,"10.1093/ietfec/e90-a.1.267","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846457954&doi=10.1093%2fietfec%2fe90-a.1.267&partnerID=40&md5=f4af8c7a048ad1e14bc74befe3cafdaf",Conference Paper,"Final","",Scopus,2-s2.0-33846457954
"Cai, Y., Hong, X., Zhang, Y.","7401750332;7201551829;7601320055;","An efficient algorithm for buffered routing tree construction under fixed buffer locations with accurate delay models",2006,"Chinese Journal of Electronics","15","3",,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845567942&partnerID=40&md5=7a928209b3323ff6ee6e12cc1b4065b6",Article,"Final","",Scopus,2-s2.0-33845567942
"Wei, X., Cai, Y., Hong, X.","7402117023;7401750332;7201551829;","Clock skew scheduling under process variations",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,,"1613142","237","242",,7,"10.1109/ISQED.2006.34","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886739903&doi=10.1109%2fISQED.2006.34&partnerID=40&md5=918762a4146fea04958d135c5bd29645",Conference Paper,"Final","",Scopus,2-s2.0-84886739903
"Hong, X., Cai, Y., Yao, H., Li, D.","7201551829;7401750332;7401678194;54379603300;","DFM-aware routing for yield enhancement",2006,"IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",,,"4145587","1091","1094",,2,"10.1109/APCCAS.2006.342311","https://www.scopus.com/inward/record.uri?eid=2-s2.0-50349101359&doi=10.1109%2fAPCCAS.2006.342311&partnerID=40&md5=cdd901ab6974eeb0a438bc7b29e7d78e",Conference Paper,"Final","",Scopus,2-s2.0-50349101359
"Zhou, Q., Zou, Y., Cai, Y., Hong, X.","56420859600;8689527000;7401750332;7201551829;","Variational circuit simulator based on a unified methodology using arithmetic over Taylor polynomials",2006,"IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",,,"4145722","1635","1638",,,"10.1109/APCCAS.2006.342078","https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249128663&doi=10.1109%2fAPCCAS.2006.342078&partnerID=40&md5=ebaedf36bcc727751455ba028edafdc4",Conference Paper,"Final","",Scopus,2-s2.0-50249128663
"Yao, H., Sinha, S., Chiang, C., Hong, X., Cai, Y.","7401678194;13404512300;7402434395;7201551829;7401750332;","Efficient process-hotspot detection using range pattern matching",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,,"4110242","625","632",,69,"10.1109/ICCAD.2006.320026","https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149127379&doi=10.1109%2fICCAD.2006.320026&partnerID=40&md5=189151c088b9b63285b3b19ac96f97ae",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-46149127379
"Wang, X., Cai, Y., Hong, X., Tan, S.X.-D.","57192623361;7401750332;7201551829;24460806900;","Optimal wire sizing for early stage power/ground grid planning",2006,"2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings","4",,"4064409","2406","2410",,6,"10.1109/ICCCAS.2006.285162","https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749174360&doi=10.1109%2fICCCAS.2006.285162&partnerID=40&md5=d50f57bb0e005575cca29ed8a840bcf4",Conference Paper,"Final","",Scopus,2-s2.0-39749174360
"Zhang, W., Cai, Y., Zhou, Q., Hong, X.","56760629500;7401750332;56420859600;7201551829;","Steiner tree based routing algorithm in consideration of optical proximity correction",2006,"2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings","4",,"4064413","2424","2428",,1,"10.1109/ICCCAS.2006.285166","https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749161477&doi=10.1109%2fICCCAS.2006.285166&partnerID=40&md5=b95107aa45b2298c6308d530803e12f9",Conference Paper,"Final","",Scopus,2-s2.0-39749161477
"Du, C., Cai, Y., Hong, X.","7202172516;7401750332;7201551829;","A novel analog routing algorithm with constraints of variable wire widths",2006,"2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings","4",,"4064420","2459","2463",,8,"10.1109/ICCCAS.2006.285173","https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749150390&doi=10.1109%2fICCCAS.2006.285173&partnerID=40&md5=2bc17250cd9777cb45eb29f38402dbea",Conference Paper,"Final","",Scopus,2-s2.0-39749150390
"Zou, Y., Cai, Y., Zhou, Q., Hong, X., D-Tan, S.X.","8689527000;7401750332;56420859600;7201551829;24460806900;","Interval valued variational analysis using the arithmetic of higher order polynomial",2006,"2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings","4",,"4064417","2444","2448",,,"10.1109/ICCCAS.2006.285170","https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749111862&doi=10.1109%2fICCCAS.2006.285170&partnerID=40&md5=11e1044b14d6ccd3831b1cd3f41278ff",Conference Paper,"Final","",Scopus,2-s2.0-39749111862
"Kang, L., Cai, Y., Shi, J., Hong, X.","57203466439;7401750332;7404495455;7201551829;","In-depth experimental study of power grid network analysis using random walks algorithm",2006,"2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings","4",,"4064408","2401","2405",,2,"10.1109/ICCCAS.2006.285161","https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749098450&doi=10.1109%2fICCCAS.2006.285161&partnerID=40&md5=9149917ce5b0b6b21a8031af41a4b538",Conference Paper,"Final","",Scopus,2-s2.0-39749098450
"Wang, Y., Cai, Y., Hong, X.","57200051441;7401750332;7201551829;","Performance and power aware buffered tree construction",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1692588","325","328",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547372390&partnerID=40&md5=3768cf0b1df028b41d73b7bfdf3cd51d",Conference Paper,"Final","",Scopus,2-s2.0-34547372390
"Shen, W., Cai, Y., Hu, J., Xianlong, H., Lu, B.","55453116000;7401750332;35264309300;7201551829;55225347300;","High performance clock routing in X-architecture",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1693026","2081","2084",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547341116&partnerID=40&md5=a60ebded85332f3f0059389c63f2d200",Conference Paper,"Final","",Scopus,2-s2.0-34547341116
"Luo, L., Zhou, Q., Cai, Y., Hong, X., Wang, Y.","36891502200;56420859600;7401750332;7201551829;57200051441;","A novel technique integrating buffer insertion into timing driven placement",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1693904","5599","5602",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547301241&partnerID=40&md5=53edbbfa2e29a51e63dbe412c3550018",Conference Paper,"Final","",Scopus,2-s2.0-34547301241
"Zhao, X., Cai, Y., Zhou, Q., Hong, X.","57199994372;7401750332;56420859600;7201551829;","A novel low-power physical design methodology for MTCMOS",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1693905","5603","5606",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547299425&partnerID=40&md5=0c46cc49c4c32e60e2beab74acccc4e4",Conference Paper,"Final","",Scopus,2-s2.0-34547299425
"Yao, H., Cai, Y., Hong, X.","7401678194;7401750332;7201551829;","Congestion-driven W-shape multilevel full-chip routing framework",2006,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1693866","5447","5450",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547287405&partnerID=40&md5=75e2c1e4c72549279b8a800581615ffc",Conference Paper,"Final","",Scopus,2-s2.0-34547287405
"Fan, J., Liao, I.-F., Tan, S.X.-D., Cai, Y., Hong, X.","15051655200;55908721400;24460806900;7401750332;7201551829;","Localized on-chip power delivery network optimization via sequence of linear programming",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,,"1613148","272","277",,8,"10.1109/ISQED.2006.81","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249064631&doi=10.1109%2fISQED.2006.81&partnerID=40&md5=8de28baeb57fccb8ba92f4cc2ee1eb7f",Conference Paper,"Final","",Scopus,2-s2.0-34249064631
"Cai, Y.-C., Liu, B., Xiong, Y., Zhou, Q., Hong, X.-L.","7401750332;56381684200;36015806700;56420859600;7201551829;","Priority-based routing resource assignment considering crosstalk",2006,"Journal of Computer Science and Technology","21","6",,"913","921",,1,"10.1007/s11390-006-0913-z","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845756352&doi=10.1007%2fs11390-006-0913-z&partnerID=40&md5=4643328eb44e418de220827836a80b5c",Article,"Final","",Scopus,2-s2.0-33845756352
"Li, H., Fan, J., Qi, Z., Tan, S.X.-D., Wu, L., Cai, Y., Hong, X.","55707603300;15051655200;7202289889;24460806900;55714348300;7401750332;7201551829;","Partitioning-based approach to fast on-chip decoupling capacitor budgeting and minimization",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","11","1715425","2402","2411",,15,"10.1109/TCAD.2006.870862","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750602844&doi=10.1109%2fTCAD.2006.870862&partnerID=40&md5=154dc858bbe7d3366596201febfb4c47",Article,"Final","",Scopus,2-s2.0-33750602844
"Luo, Z., Cai, Y., Tan, S.X.-D., Hong, X., Wang, X., Pan, Z., Fu, J.","7401699352;7401750332;24460806900;7201551829;57192623361;36828851400;55218996600;","Time-domain analysis methodology for large-scale RLC circuits and its applications",2006,"Science in China, Series F: Information Sciences","49","5",,"665","680",,15,"10.1007/s11432-006-2022-6","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749476299&doi=10.1007%2fs11432-006-2022-6&partnerID=40&md5=81a88542ca91e3962de4e38540100bc9",Article,"Final","",Scopus,2-s2.0-33749476299
"Yao, H., Cai, Y., Hong, X., Zhou, Q.","7401678194;7401750332;7201551829;56420859600;","Full-chip scalable routing framework considering congestion and performance",2006,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","27","7",,"1201","1208",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748204077&partnerID=40&md5=e73079e025867c8aa5a1abf729223ebe",Article,"Final","",Scopus,2-s2.0-33748204077
"Cai, Y., Xiong, Y., Fu, J., Hong, X.","7401750332;36015806700;55218996600;7201551829;","Power delivery network optimization with decoupling capacitor allocation based on heuristic method",2006,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","18","4",,"513","518",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646527988&partnerID=40&md5=b79d169c25a7714a1071d32a8502eceb",Article,"Final","",Scopus,2-s2.0-33646527988
"Li, Z., Hong, X., Zhou, Q., Cai, Y., Bian, J., Yang, H.H., Pitchumani, V., Cheng, C.-K.","7409079909;7201551829;56420859600;7401750332;7103200061;7406558375;6603742149;7404797875;","Hierarchical 3-D floorplanning algorithm for wirelength optimization",2006,"IEEE Transactions on Circuits and Systems I: Regular Papers","53","12",,"2637","2646",,47,"10.1109/TCSI.2006.883857","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845737882&doi=10.1109%2fTCSI.2006.883857&partnerID=40&md5=6a3efe678d5b15233fe9ac567b110ff2",Article,"Final","",Scopus,2-s2.0-33845737882
"Cai, Y., Fu, J., Hong, X., Tan, S.X.D., Luo, Z.","7401750332;55218996600;7201551829;24460806900;7401699352;","Power/Ground Network Optimization Considering Decap Leakage Currents",2006,"IEEE Transactions on Circuits and Systems II: Express Briefs","53","10",,"1012","1016",,2,"10.1109/TCSII.2006.882207","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750602301&doi=10.1109%2fTCSII.2006.882207&partnerID=40&md5=0e44a7004662ff221915b7762bd74c82",Article,"Final","",Scopus,2-s2.0-33750602301
"Cai, Y., Liu, B., Zhou, Q., Hong, X.","7401750332;56381684200;56420859600;7201551829;","A Two-Step Heuristic Algorithm for Minimum-Crosstalk Routing Resource Assignment",2006,"IEEE Transactions on Circuits and Systems II: Express Briefs","53","10",,"1007","1011",,1,"10.1109/TCSII.2006.882353","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750599669&doi=10.1109%2fTCSII.2006.882353&partnerID=40&md5=51b69fff81d6361903771eca165e591e",Article,"Final","",Scopus,2-s2.0-33750599669
"Yao, H., Cai, Y., Zhou, Q., Hong, X.","7401678194;7401750332;56420859600;7201551829;","Multilevel Routing with Redundant via Insertion",2006,"IEEE Transactions on Circuits and Systems II: Express Briefs","53","10",,"1148","1152",,8,"10.1109/TCSII.2006.881822","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750579007&doi=10.1109%2fTCSII.2006.881822&partnerID=40&md5=38c9eddc1d5232c5a5b59069b8ac73bf",Article,"Final","",Scopus,2-s2.0-33750579007
"Shi, J., Cai, Y., Tan, S.X.-D., Hong, X.","7404495455;7401750332;24460806900;7201551829;","Efficient early stage resonance estimation techniques for C4 package",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",,"1594788","826","831",,4,"10.1145/1118299.1118488","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748603157&doi=10.1145%2f1118299.1118488&partnerID=40&md5=12b1a2b3c9e139abbbe7d22b28ec438e",Conference Paper,"Final","",Scopus,2-s2.0-33748603157
"Liu, B., Cai, Y., Zhou, Q., Hong, X.","56381684200;7401750332;56420859600;7201551829;","Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",,"1594748","582","587",,38,"10.1145/1118299.1118437","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748593901&doi=10.1145%2f1118299.1118437&partnerID=40&md5=7d328d8ac29ed4a30777575a583bfc45",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-33748593901
"Shi, J., Cai, Y., Tan, S.X.-D., Hong, X.","7404495455;7401750332;24460806900;7201551829;","High accurate pattern based precondition method for extremely large power/ground grid analysis",2006,"Proceedings of the International Symposium on Physical Design","2006",,,"108","113",,4,"10.1145/1123008.1123029","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745952576&doi=10.1145%2f1123008.1123029&partnerID=40&md5=91fcd72971be7e64a07f77bd37d02a1c",Conference Paper,"Final","",Scopus,2-s2.0-33745952576
"Yang, L., Hong, X., Cai, Y., Zhou, Q.","56023483700;7201551829;7401750332;56420859600;","Detailed routing algorithm with optimized pin mapping strategy",2006,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","18","1",,"69","74",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-32844475271&partnerID=40&md5=557947b498067c976bd92b2554e35ce4",Article,"Final","",Scopus,2-s2.0-32844475271
"Cai, Y., Wang, Y., Hong, X.","7401750332;57200051441;7201551829;","A global interconnect optimization algorithm under accurate delay model using solution space smoothing",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1464532","93","96",,,"10.1109/ISCAS.2005.1464532","https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649211478&doi=10.1109%2fISCAS.2005.1464532&partnerID=40&md5=506ee70bee7b54ac7d097170b053ef34",Conference Paper,"Final","",Scopus,2-s2.0-67649211478
"Zhang, Y., Hong, X., Cai, Y.","7601320055;7201551829;7401750332;","An Efficient Algorithm for Buffered Routing Tree Construction under Fixed Buffer Locations with Accurate Delay Models",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1464533","97","100",,1,"10.1109/ISCAS.2005.1464533","https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649133412&doi=10.1109%2fISCAS.2005.1464533&partnerID=40&md5=12a437cf395a81ece0f58e84f1990b12",Conference Paper,"Final","",Scopus,2-s2.0-67649133412
"Li, Z., Hong, X., Zhou, Q., Cai, Y., Bian, J., Yang, H., Saxena, P., Pitchumani, V.","7409079909;7201551829;56420859600;7401750332;7103200061;35101173800;7202336391;6603742149;","A divide-and-conquer 2.5-D floorplanning algorithm based on statistical wirelength estimation",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1466064","6230","6233",,12,"10.1109/ISCAS.2005.1466064","https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649099662&doi=10.1109%2fISCAS.2005.1466064&partnerID=40&md5=b56f4218e7294cc29768f4d689e0815d",Conference Paper,"Final","",Scopus,2-s2.0-67649099662
"Wei, X., Cai, Y., Hong, X.","7402117023;7401750332;7201551829;","Zero skew clock routing with tree topology construction using simulated annealing method",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1464534","101","104",,2,"10.1109/ISCAS.2005.1464534","https://www.scopus.com/inward/record.uri?eid=2-s2.0-43049177594&doi=10.1109%2fISCAS.2005.1464534&partnerID=40&md5=56b924dc400fd98e2aee631acb3fd11c",Conference Paper,"Final","",Scopus,2-s2.0-43049177594
"Cai, Y., Liu, B., Zhou, Q., Hong, X.","7401750332;56381684200;56420859600;7201551829;","Integrated routing resource assignment for RLC crosstalk minimization",2005,"Proceedings - IEEE International Symposium on Circuits and Systems",,,"1464976","1871","1874",,2,"10.1109/ISCAS.2005.1464976","https://www.scopus.com/inward/record.uri?eid=2-s2.0-38349147766&doi=10.1109%2fISCAS.2005.1464976&partnerID=40&md5=41a638e632ec4591214a1cae05e4dcec",Conference Paper,"Final","",Scopus,2-s2.0-38349147766
"Changxu, D., Yici, C., Xianlong, H., Qiang, Z.","16021383500;7401750332;7201551829;56420859600;","A shortest-path-search algorithm with symmetric constraints for analog circuit routing",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611457","836","839",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847328480&partnerID=40&md5=894b63bf7aa515ae56cfe1719a5431c2",Conference Paper,"Final","",Scopus,2-s2.0-33847328480
"Liu, B., Cai, Y., Zhou, Q., Bian, J., Hong, X.","56381684200;7401750332;56420859600;7103200061;7201551829;","FSM decomposition for power gating design automation in sequential circuits",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611463","862","865",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847299106&partnerID=40&md5=95c1c1d10c976ecc8b91ee4444884ffb",Conference Paper,"Final","",Scopus,2-s2.0-33847299106
"Hailong, Y., Yici, C., Xianlong, H., Qiang, Z.","7401678194;7401750332;7201551829;56420859600;","Congestion and performance driven full-chip scalable routing framework",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611440","768","771",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847262602&partnerID=40&md5=fdce432f3d2f21f12975c3ba9797eebb",Conference Paper,"Final","",Scopus,2-s2.0-33847262602
"Luo, L., Zhou, Q., Cai, Y., Hong, X., Wang, Y., Yang, H.H.","36891502200;56420859600;7401750332;7201551829;57200051441;7406558375;","A fast and stable force-directed placement with implicit buffer planning",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611438","760","763",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847254036&partnerID=40&md5=5c6a7369b6bbe51fdad1024b956df485",Conference Paper,"Final","",Scopus,2-s2.0-33847254036
"Lu, Y., Hong, X., Zhou, Q., Cai, Y., Li, Z.","55659160300;7201551829;56420859600;7401750332;7409079909;","A research on optimum-searching quadratic optimization for very large-scale standard cell placement",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611452","816","819",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847253048&partnerID=40&md5=c922d200dda1c28ee1f86f7c8841a679",Conference Paper,"Final","",Scopus,2-s2.0-33847253048
"Yi, Z., Mengsheng, Z., Yici, C., Qiang, Z., Xianlong, H.","8689527000;16022151500;7401750332;56420859600;7201551829;","Minimum error based affine arithmetic for variational timing analysis",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611491","975","978",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847253046&partnerID=40&md5=5c7bfe5b892d5097c0a36081725030f7",Conference Paper,"Final","",Scopus,2-s2.0-33847253046
"Wei, Z., Qiang, Z., Yici, C., Xianlong, H.","54880305000;56420859600;7401750332;7201551829;","A datapath routing algorithm using bit regularity extraction",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","2",,"1611453","820","823",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847249547&partnerID=40&md5=3f5be3a09592188db96599b3e8a1bb4c",Conference Paper,"Final","",Scopus,2-s2.0-33847249547
"Qi, Z., Li, H., Tan, S.X.-D., Wu, L., Cai, Y., Hong, X.","7202289889;57195622861;24460806900;55714348300;7401750332;7201551829;","Fast decap allocation algorithm for robust on-chip power delivery",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,,"1410641","542","547",,12,"10.1109/ISQED.2005.57","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750598564&doi=10.1109%2fISQED.2005.57&partnerID=40&md5=812851254211d35e12ed28c3b7efb831",Conference Paper,"Final","",Scopus,2-s2.0-33750598564
"Qi, Z., Li, H., Tan, S.X.-D., Cai, Y., Hong, X.","7202289889;57195622861;24460806900;7401750332;7201551829;","On-chip decoupling capacitor budgeting by sequence of linear programming",2005,"ASICON 2005: 2005 6th International Conference on ASIC, Proceedings","1",,"1611252","70","73",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750581739&partnerID=40&md5=894c6d55294b52da6c86d7f49c83ce77",Conference Paper,"Final","",Scopus,2-s2.0-33750581739
"Zou, Y., Cai, Y., Zhou, Q., Hong, X., Tan, S.X.D.","8689527000;7401750332;56420859600;7201551829;24460806900;","Worst-case clock delay simulation under PG variation using gradient projection method",2005,"2005 International Conference on Communications, Circuits and Systems - Proceedings","2",,"CAS-34.O(#08_03_02)","1206","1210",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29844447508&partnerID=40&md5=52059795cf5997e92c61a3d4243a27ab",Conference Paper,"Final","",Scopus,2-s2.0-29844447508
"Li, D., Cai, Y., Hong, X.","54379603300;7401750332;7201551829;","A multilayer gridless area router for yield improvment",2005,"2005 International Conference on Communications, Circuits and Systems - Proceedings","2",,"CAS-44.O(#08_03_10)","1253","1257",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29844439852&partnerID=40&md5=3e8cbe9c30777e3c3479a58a986faaa2",Conference Paper,"Final","",Scopus,2-s2.0-29844439852
"Jia, Y., Cai, Y., Hong, X.","26659972900;7401750332;7201551829;","Buffer insertion after layer assignment considering process variation based on a systematic ILD model",2005,"2005 International Conference on Communications, Circuits and Systems - Proceedings","2",,"CAS-36.O(#08_03_13)","1215","1219",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29844435024&partnerID=40&md5=251adfb00b9180b48189956c9a508467",Conference Paper,"Final","",Scopus,2-s2.0-29844435024
"Wang, Y., Cai, Y., Hong, X.","57200051441;7401750332;7201551829;","A fast buffered routing tree construction algorithm under accurate delay model",2005,"Proceedings of the IEEE International Conference on VLSI Design",,,,"91","96",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944495512&partnerID=40&md5=5de51bd4c4518015d0fcf6b203f638ef",Conference Paper,"Final","",Scopus,2-s2.0-27944495512
"Cai, Y.-C., Zhao, X., Zhou, Q., Hong, X.-L.","7401750332;57199994372;56420859600;7201551829;","Shielding area optimization under the solution of interconnect crosstalk",2005,"Journal of Computer Science and Technology","20","6",,"901","906",,,"10.1007/s11390-005-0901-8","https://www.scopus.com/inward/record.uri?eid=2-s2.0-31344431788&doi=10.1007%2fs11390-005-0901-8&partnerID=40&md5=43f822ca0a8d05a3bf9164b67cebb27c",Article,"Final","All Open Access, Green",Scopus,2-s2.0-31344431788
"Cai, Y., Xiong, V., Hong, X., Liu, Y.","7401750332;57220176829;7201551829;56377868400;","Reliable buffered clock tree routing algorithm with process variation tolerance",2005,"Science in China, Series F: Information Sciences","48","5",,"670","680",,3,"10.1360/04yf0232","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746328353&doi=10.1360%2f04yf0232&partnerID=40&md5=1ca2ddd3fa56fcf3440ac3543a98c350",Article,"Final","",Scopus,2-s2.0-33746328353
"Cai, Y., Pan, Z., Tan, S.X.D., Hong, X., Fu, J.","7401750332;36828851400;24460806900;7201551829;55218996600;","Fast analysis of power/ground networks via circuit reduction",2005,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","26","7",,"1340","1346",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23044432552&partnerID=40&md5=e2d8d87fab0f3e25ee883d9c80ab2448",Article,"Final","",Scopus,2-s2.0-23044432552
"Zhou, Q., Cai, Q., Hong, X., Cai, Y.","56420859600;56244923400;7201551829;7401750332;","Architecture of extensible data supporting system in physical design EDA development",2005,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","17","7",,"1395","1400",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22844447649&partnerID=40&md5=defa2f0d3618c465b71fc2236d70f31e",Article,"Final","",Scopus,2-s2.0-22844447649
"Yang, C., Hong, X., Cai, Y.","56176046900;7201551829;7401750332;","Quadratic-place algorithm DPRR for standard cell placement in rectilinear region",2005,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","17","7",,"1407","1414",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22844439106&partnerID=40&md5=fe114f0e270be4357ab27e2568e48108",Article,"Final","",Scopus,2-s2.0-22844439106
"Zhang, Y.-Q., Hong, X.-L., Cai, Y.-C.","7601320055;7201551829;7401750332;","Simultaneous routing and buffer insertion under fixed buffer locations based on accurate delay models",2005,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","33","5",,"783","787",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22844446421&partnerID=40&md5=65e4933eb5f44df708fc79fc26b12314",Article,"Final","",Scopus,2-s2.0-22844446421
"Cai, Y., Pan, Z., Luo, Z., Hong, X., Sheldon, X.-D.T.","7401750332;36828851400;7401699352;7201551829;24460806900;","Geometric multigrid based algorithm for transient RLC power/ground grids analysis",2005,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","17","4",,"657","662",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17944366259&partnerID=40&md5=9b9c1db1bd3ae24a5be20d0b4aa88a08",Article,"Final","",Scopus,2-s2.0-17944366259
"Yao, H.-L., Cai, Y.-C., Zhou, Q., Hong, X.-L.","7401678194;7401750332;56420859600;7201551829;","Crosstalk-aware routing resource assignment",2005,"Journal of Computer Science and Technology","20","2",,"231","236",,1,"10.1007/s11390-005-0231-x","https://www.scopus.com/inward/record.uri?eid=2-s2.0-18244406261&doi=10.1007%2fs11390-005-0231-x&partnerID=40&md5=6e0d000a358966b1f121a39a543539e0",Conference Paper,"Final","",Scopus,2-s2.0-18244406261
"Cai, Y.-C., Shi, J., Luo, Z.-Y., Hong, X.-L.","7401750332;7404495455;7401699352;7201551829;","Modeling and analysis of mesh tree hybrid power/ground networks with multiple voltage supply in time domain",2005,"Journal of Computer Science and Technology","20","2",,"224","230",,1,"10.1007/s11390-005-0224-9","https://www.scopus.com/inward/record.uri?eid=2-s2.0-18244364590&doi=10.1007%2fs11390-005-0224-9&partnerID=40&md5=94c118bde35460146935ac8a71592525",Conference Paper,"Final","",Scopus,2-s2.0-18244364590
"Cai, Y., Wang, Y., Zhou, Q., Hong, X.","7401750332;36563176900;56420859600;7201551829;","Optimization algorithm for model-based optical proximity correction",2005,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","26","3",,"601","605",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17244380314&partnerID=40&md5=f7e4d78792563d2f7f4bf90384069cd7",Article,"Final","",Scopus,2-s2.0-17244380314
"Fu, J., Luo, Z., Hong, X., Cai, Y., Tan, S.X.-D., Pan, Z.","55218996600;7401699352;7201551829;7401750332;24460806900;36828851400;","VLSI on-chip power/ground network optimization considering decap leakage currents",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",,"1466446","735","738",,21,"10.1145/1120725.1121005","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861426001&doi=10.1145%2f1120725.1121005&partnerID=40&md5=2631ae06bf96ed78f8b3a9f2ae48c840",Conference Paper,"Final","",Scopus,2-s2.0-84861426001
"Huang, L., Cai, Y., Zhou, Q., Hong, X., Hu, J., Lu, Y.","15622736700;7401750332;56420859600;7201551829;35264309300;55659160300;","Clock network minimization methodology based on incremental placement",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",,"1466138","99","102",,8,"10.1145/1120725.1120755","https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053652402&doi=10.1145%2f1120725.1120755&partnerID=40&md5=ffb1937e27571c823fd54cb49b688d03",Conference Paper,"Final","",Scopus,2-s2.0-80053652402
"Cai, Y., Pan, Z., Tan, S.X.-D., Hong, X., Hou, W., Wu, L.","7401750332;36828851400;24460806900;7201551829;56210061600;55714348300;","Relaxed hierarchical power/ground grid analysis",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",,"1466530","1090","1093",,6,"10.1145/1120725.1120831","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947592676&doi=10.1145%2f1120725.1120831&partnerID=40&md5=a2d2d64a63fdb0429fe144a70b1cdb9f",Conference Paper,"Final","",Scopus,2-s2.0-33947592676
"Shi, J., Cai, Y., Hong, X., Tan, S.X.D.","7404495455;7401750332;7201551829;24460806900;","Efficient simulation of power/ground networks with package and vias",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3728 LNCS",,,"318","328",,,"10.1007/11556930_33","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646423512&doi=10.1007%2f11556930_33&partnerID=40&md5=a91b228064d4f38a5fba13c8cd361602",Conference Paper,"Final","",Scopus,2-s2.0-33646423512
"Cai, Y., Liu, B., Zhou, Q., Hong, X.","7401750332;56381684200;56420859600;7201551829;","A thermal aware floorplanning algorithm supporting voltage islands for low power SOC design",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3728 LNCS",,,"257","266",,7,"10.1007/11556930_27","https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646387406&doi=10.1007%2f11556930_27&partnerID=40&md5=935856671767f2baec6e8e577c26b8b8",Conference Paper,"Final","",Scopus,2-s2.0-33646387406
"Zou, Y., Zhou, Q., Cai, Y., Hong, X., Tan, S.X.-D.","8689527000;56420859600;7401750332;7201551829;24460806900;","Analysis of buffered hybrid structured clock networks",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",,"1466137","93","98",,3,"10.1145/1120725.1120754","https://www.scopus.com/inward/record.uri?eid=2-s2.0-29844437334&doi=10.1145%2f1120725.1120754&partnerID=40&md5=f1fb80bda4e5fe5466dcda7f6deab1cd",Conference Paper,"Final","",Scopus,2-s2.0-29844437334
"Luo, Q., Hong, X., Zhou, Q., Cai, Y.","10140235000;7201551829;56420859600;7401750332;","A new algorithm for layout of dark field alternating phase shifting masks",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,"S5.5S","221","224",,,"10.1145/1057661.1057715","https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244445533&doi=10.1145%2f1057661.1057715&partnerID=40&md5=21007e25f38576ea4340ff96b5d983b3",Conference Paper,"Final","",Scopus,2-s2.0-29244445533
"Yao, H., Cai, Y., Hong, X., Zhou, Q.","7401678194;7401750332;7201551829;56420859600;","Improved multilevel routing with redundant via placement for yield and reliability",2005,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,"P1.17","143","146",,34,"10.1145/1057661.1057696","https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244437919&doi=10.1145%2f1057661.1057696&partnerID=40&md5=cfedde0a2c1f4209c1008e3ab5c91b28",Conference Paper,"Final","",Scopus,2-s2.0-29244437919
"Lu, Y., Sze, C.-N., Hong, X., Zhou, Q., Cai, Y., Huang, L., Hu, J.","55659160300;24176400000;7201551829;56420859600;7401750332;15622736700;35264309300;","Navigating register placement for low power clock network design",2005,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E88-A","12",,"3405","3410",,1,"10.1093/ietfec/e88-a.12.3405","https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144494933&doi=10.1093%2fietfec%2fe88-a.12.3405&partnerID=40&md5=7fd2c8c5b3860e551fefa7800ca93ebc",Article,"Final","",Scopus,2-s2.0-29144494933
"Lu, Y., Sze, C.N., Hong, X., Zhou, Q., Cai, Y., Huang, L., Hu, J.","55659160300;24176400000;7201551829;56420859600;7401750332;15622736700;35264309300;","Register placement for low power clock network",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",,"1466232","588","593",,9,"10.1145/1120725.1120971","https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144492268&doi=10.1145%2f1120725.1120971&partnerID=40&md5=6585ea3c09c5c8e396e4a9d8ac4e89bd",Conference Paper,"Final","",Scopus,2-s2.0-29144492268
"Li, H., Qi, Z., Tant, S.X.-D., Wu, L., Cai, Y., Hong, X.","57195622861;7202289889;9333471600;55714348300;7401750332;7201551829;","Partitioning-based approach to fast on-chip decap budgeting and minimization",2005,"Proceedings - Design Automation Conference",,,"12.1","170","175",,40,"10.1145/1065579.1065627","https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944470412&doi=10.1145%2f1065579.1065627&partnerID=40&md5=58886ec79daf97fdfb2bac45ee78adba",Conference Paper,"Final","",Scopus,2-s2.0-27944470412
"Lu, Y., Sze, C.N., Hong, X., Zhou, Q., Cai, Y., Huang, L., Hu, J.","55659160300;24176400000;7201551829;56420859600;7401750332;15622736700;35264309300;","Navigating registers in placement for clock network minimization",2005,"Proceedings - Design Automation Conference",,,"12.2","176","181",,36,"10.1145/1065579.1065628","https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944447299&doi=10.1145%2f1065579.1065628&partnerID=40&md5=473538af62e9e5e30cb802257695b91e",Conference Paper,"Final","",Scopus,2-s2.0-27944447299
"Cai, Y., Liu, B., Yan, X., Zhou, Q., Hong, X.","7401750332;56381684200;36788697700;56420859600;7201551829;","A hybrid genetic algorithm and application to the crosstalk aware track assignment problem",2005,"Lecture Notes in Computer Science","3612","PART III",,"181","184",,,"10.1007/11539902_21","https://www.scopus.com/inward/record.uri?eid=2-s2.0-26844464409&doi=10.1007%2f11539902_21&partnerID=40&md5=aa30da6e79699c403e05e1877171a8a6",Conference Paper,"Final","",Scopus,2-s2.0-26844464409
"Zou, Y., Cai, Y., Zhou, Q., Hong, X., Tan, S.X.-D.","8689527000;7401750332;56420859600;7201551829;24460806900;","A fast delay computation for the hybrid structured clock network",2005,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E88-A","7",,"1964","1970",,,"10.1093/ietfec/e88-a.7.1964","https://www.scopus.com/inward/record.uri?eid=2-s2.0-26044433146&doi=10.1093%2fietfec%2fe88-a.7.1964&partnerID=40&md5=46f4a640e3d76861ec848f77a2287cf8",Article,"Final","",Scopus,2-s2.0-26044433146
"Liu, B., Cai, Y., Zhou, Q., Hong, X.","56381684200;7401750332;56420859600;7201551829;","Crosstalk and congestion driven layer assignment algorithm",2005,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E88-A","6",,"1565","1571",,,"10.1093/ietfec/e88-a.6.1565","https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844511729&doi=10.1093%2fietfec%2fe88-a.6.1565&partnerID=40&md5=424a8da4164b723fe9d260c47c1f9018",Conference Paper,"Final","",Scopus,2-s2.0-25844511729
"Lu, Y., Hong, X., Yang, C., Zhou, Q., Cai, Y.","55659160300;7201551829;56176046900;56420859600;7401750332;","New clustering-based partitioning method for VLSI mixed-mode placement",2005,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","26","1",,"22","28",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-14844344039&partnerID=40&md5=9deff2a897c05f00aacf06002b372135",Article,"Final","",Scopus,2-s2.0-14844344039
"Chen, S., Hong, X., Dong, S., Ma, Y., Cai, Y., Cheng, C.-K., Gu, J.","7410249594;7201551829;7402016500;35435692300;7401750332;7404797875;57001872000;","A buffer planning algorithm for chip-level floorplanning",2004,"Science in China, Series F: Information Sciences","47","6",,"763","776",,,"10.1360/03yf0028","https://www.scopus.com/inward/record.uri?eid=2-s2.0-24644456998&doi=10.1360%2f03yf0028&partnerID=40&md5=8215fa75e1c7480f1d4dbac449881fd1",Article,"Final","",Scopus,2-s2.0-24644456998
"Zhang, L., Luo, Z., Hong, X., Cai, Y., Tan, S.X.-D., Fu, J.","57196133298;7401699352;7201551829;7401750332;24460806900;55218996600;","Optimal wire sizing in early-stage design of on-chip power/ground (P/G) networks",2004,"International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT","3",,,"1936","1939",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644475933&partnerID=40&md5=e0170e84c0961b68f9516b1396a76ae0",Conference Paper,"Final","",Scopus,2-s2.0-21644475933
"Wang, X., Luo, Z., Hong, X., Cai, Y., Tan, S.X.-D.","57192623361;7401699352;7201551829;7401750332;24460806900;","EQUADI: A linear complexity algorithm for transient analysis for power/ground(P/G) networks in ASICs",2004,"International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT","3",,,"1952","1955",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644467930&partnerID=40&md5=68680578084d4763eaf7c08c81591ff3",Conference Paper,"Final","",Scopus,2-s2.0-21644467930
"Liu, B., Cai, Y., Zhou, Q., Hong, X.","56381684200;7401750332;56420859600;7201551829;","Algorithm for post global routing RLC crosstalk avoidance",2004,"International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT","3",,,"1948","1951",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644464845&partnerID=40&md5=bdc15c4ab699941d9e49a82c8609528b",Conference Paper,"Final","",Scopus,2-s2.0-21644464845
"Zou, Y., Cai, Y., Zhou, Q., Hong, X., Tan, S.X.-D.","8689527000;7401750332;56420859600;7201551829;24460806900;","A fast delay analysis algorithm for the hybrid structured clock network",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"344","349",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644376271&partnerID=40&md5=5fd6d45c63bae1522142de1e37fdb8cd",Conference Paper,"Final","",Scopus,2-s2.0-17644376271
"Huang, L., Cai, Y., Hong, X.","15622736700;7401750332;7201551829;","A parallel VLSI floorplanning algorithm using corner block list topological representation",2004,"2004 International Conference on Communications, Circuits and Systems","2",,,"1208","1212",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11244327906&partnerID=40&md5=699c59f8a14b001dc64bb7c005c88a02",Conference Paper,"Final","",Scopus,2-s2.0-11244327906
"Cai, Q., Zhou, Q., Jing, T., Cai, Y., Hong, X.","56244923400;56420859600;7005703906;7401750332;7201551829;","XML-based middle data denotation and analysis in physical design",2004,"2004 International Conference on Communications, Circuits and Systems","2",,,"1300","1304",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11244283498&partnerID=40&md5=063cd9dc8ad2087c52d275febdadc2cc",Conference Paper,"Final","",Scopus,2-s2.0-11244283498
"Zhang, Y., Hong, X., Zhou, Q., Cai, Y.","7601320055;7201551829;56420859600;7401750332;","Timing optimization by inserting minimum buffers with accurate delay models",2004,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","25","11",,"1409","1415",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13644283451&partnerID=40&md5=d1b18c258b7dd3055c762404c076fbf8",Article,"Final","",Scopus,2-s2.0-13644283451
"Luo, Z., Wang, G., Cai, Y., Hong, X., Tan, S.X.-D.","7401699352;56144215600;7401750332;7201551829;24460806900;","Partial random walk-based approach for fast analyzing power/ground (P/G) grids",2004,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","16","11",,"1535","1541",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11144231767&partnerID=40&md5=23fc9d97b9fe33af03b7e46f123ef2ec",Article,"Final","",Scopus,2-s2.0-11144231767
"Zhao, X., Cai, Y., Zhou, Q., Hong, X., He, L., Xiong, J.","57199994372;7401750332;56420859600;7201551829;7403374010;7202010057;","Shielding area optimization under the solution of interconnect crosstalk",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","297-V-300",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344645708&partnerID=40&md5=e5717903d278c7555d16f480bf0437a1",Conference Paper,"Final","",Scopus,2-s2.0-4344645708
"Liu, B., Cai, Y., Zhou, Q., Hong, X.","56381684200;7401750332;56420859600;7201551829;","Layer assignment algorithm for RLC crosstalk minimization",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","85-V-88",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344622199&partnerID=40&md5=ca19a943913527d9e5ae2cab85c36641",Conference Paper,"Final","",Scopus,2-s2.0-4344622199
"Yao, H., Zhou, Q., Hong, X., Cai, Y.","7401678194;56420859600;7201551829;7401750332;","Crosstalk driven routing resource assignment",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","89-V-92",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344616078&partnerID=40&md5=a7d92b5f7e697870e668984bf8741952",Conference Paper,"Final","",Scopus,2-s2.0-4344616078
"Yang, C., Hong, X., Yang, H.H., Zhou, Q., Cai, Y., Lu, Y.","56176046900;7201551829;7406558375;56420859600;7401750332;55659160300;","Recursively combine floorplan and Q-place in mixed mode placement based on circuit's variety of block configuration",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","81-V-84",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344583006&partnerID=40&md5=ede6a160acce3d15d6cc0969e2955202",Conference Paper,"Final","",Scopus,2-s2.0-4344583006
"Wang, Y., Cai, Y., Hong, X., Zhou, Q.","36563176900;7401750332;7201551829;56420859600;","Algorithm for yield driven correction of layout",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","241-V-244",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344576484&partnerID=40&md5=b2d257e6a9097ab77493b7f27c762a83",Conference Paper,"Final","",Scopus,2-s2.0-4344576484
"Zhao, M., Wei, X., Cai, Y., Hong, X.","35777179900;7402117023;7401750332;7201551829;","Quick and effective buffered legitimate skew clock routing",2004,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V","337-V-340",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344576482&partnerID=40&md5=93a6d3b6b456821c06bc3801d8d2ec23",Conference Paper,"Final","",Scopus,2-s2.0-4344576482
"Yang, C., Hong, X., Cai, Y., Jing, T., Wu, W.","56176046900;7201551829;7401750332;7005703906;57001698100;","Data-path placement based on regularity extraction and implementation",2004,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","25","8",,"925","936",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-7944239118&partnerID=40&md5=028ee531edbbc31f99ba7aa644e50b0c",Article,"Final","",Scopus,2-s2.0-7944239118
"Zhou, Q., Zhou, Y., Cai, Y., Hong, X.","56420859600;57191656928;7401750332;7201551829;","Congestion driven global routing layer assignment algorithm",2004,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","16","7",,"1005","1009",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-5644233940&partnerID=40&md5=1a167f8be7d6b9437529bb95f7fecd90",Article,"Final","",Scopus,2-s2.0-5644233940
"Wu, X., Hong, X., Cai, Y., Luo, Z., Cheng, C.-K., Gu, J., Dai, W.","7407060905;7201551829;7401750332;7401699352;7404797875;57001872000;7202384957;","Area minimization of power distribution network using efficient nonlinear programming techniques",2004,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","23","7",,"1086","1094",,32,"10.1109/TCAD.2004.829809","https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142607045&doi=10.1109%2fTCAD.2004.829809&partnerID=40&md5=9504e3c1a006cf2126289fae140939c1",Article,"Final","",Scopus,2-s2.0-3142607045
"Fu, J., Luo, Z., Hong, X., Cai, Y., Tan, S.X.-D., Pan, Z.","55218996600;7401699352;7201551829;7401750332;24460806900;36828851400;","A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"505","510",,37,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442603407&partnerID=40&md5=75a1d9b8ae285ec97252da97baadda99",Conference Paper,"Final","",Scopus,2-s2.0-2442603407
"Ma, Y., Hong, X., Dong, S., Chen, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7410249594;7401750332;7404797875;57001872000;","Buffer allocation algorithm with consideration of routing congestion",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"621","623",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442538035&partnerID=40&md5=a88a7afd43d4a79958ed447faef16861",Conference Paper,"Final","",Scopus,2-s2.0-2442538035
"Chen, S., Hong, X., Dong, S., Ma, Y., Cai, Y., Cheng, C.-K., Gu, J.","7410249594;7201551829;7402016500;35435692300;7401750332;7404797875;57001872000;","A buffer planning algorithm with congestion optimization",2004,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"615","620",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442485711&partnerID=40&md5=874f7de0641b739616a8a7cf9ee65c9e",Conference Paper,"Final","",Scopus,2-s2.0-2442485711
"Zhang, Y., Zhou, Q., Hong, X., Cai, Y.","7601320055;56420859600;7201551829;7401750332;","Path-based timing optimization by buffer insertion with accurate delay model",2004,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","25","5",,"520","525",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-7944226235&partnerID=40&md5=f25dc76f9a470b397c5e16335bf8f1fc",Article,"Final","",Scopus,2-s2.0-7944226235
"Yao, H., Zhou, Q., Hong, X., Cai, Y.","7401678194;56420859600;7201551829;7401750332;","Cross point assignment algorithm with crosstalk constraint",2004,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","25","4",,"388","393",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-7244231319&partnerID=40&md5=242869f88d97e43928885880b35bb3ec",Article,"Final","",Scopus,2-s2.0-7244231319
"Ma, Y., Hong, X., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7404797875;57001872000;","Stairway compaction using corner block list and its applications with rectilinear blocks",2004,"ACM Transactions on Design Automation of Electronic Systems","9","2",,"199","211",,1,"10.1145/989995.989998","https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942559015&doi=10.1145%2f989995.989998&partnerID=40&md5=b0f25cc70a522636bdcad1ea5986fd8a",Article,"Final","All Open Access, Green",Scopus,2-s2.0-2942559015
"Lu, Y., Hong, X., Hou, W., Wu, W., Cai, Y.","55659160300;7201551829;56210061600;57001698100;7401750332;","Efficient partitioning method in quadratic placement",2004,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","25","3",,"272","278",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-7244232816&partnerID=40&md5=b74f2d7aef81b9c2f0e12bae1b7d16d5",Article,"Final","",Scopus,2-s2.0-7244232816
"Wang, Y., Cai, Y., Shi, R., Hong, X.","36563176900;7401750332;57207363158;7201551829;","Algorithm for yield driven correction of layout",2004,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","25","3",,"351","357",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-7244231320&partnerID=40&md5=405a8036d3d4471e64a0db4b270e57aa",Article,"Final","",Scopus,2-s2.0-7244231320
"Hong, X., Ma, Y., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","7201551829;35435692300;7402016500;7401750332;7404797875;57001872000;","Corner block list representation and its application with boundary constraints",2004,"Science in China, Series F: Information Sciences","47","1",,"1","19",,4,"10.1360/01yf0558","https://www.scopus.com/inward/record.uri?eid=2-s2.0-24644496302&doi=10.1360%2f01yf0558&partnerID=40&md5=c8d87ac14d148234ecf8eaea1de1dd44",Review,"Final","",Scopus,2-s2.0-24644496302
"Fu, J., Luo, Z., Hong, X., Cai, Y., Tan, S.X.-D., Pan, Z.","55218996600;7401699352;7201551829;7401750332;24460806900;36828851400;","Simultaneous Wire Sizing and Decoupling Capacitance Budgeting for Robust On-Chip Power Delivery",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3254",,,"433","441",,1,"10.1007/978-3-540-30205-6_45","https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048828481&doi=10.1007%2f978-3-540-30205-6_45&partnerID=40&md5=7fea1aed9b831982bd2a6241604a1a79",Article,"Final","",Scopus,2-s2.0-35048828481
"Pan, Z., Cai, Y., Tan, S.X.-D., Luo, Z., Hong, X.","36828851400;7401750332;24460806900;7401699352;7201551829;","Transient analysis of on-chip power distribution networks using equivalent circuit modeling",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"63","68",,10,"10.1109/isqed.2004.1283651","https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942657489&doi=10.1109%2fisqed.2004.1283651&partnerID=40&md5=9449ec7eecf52279032bff940697ed37",Conference Paper,"Final","",Scopus,2-s2.0-2942657489
"Hong, X., Dong, S., Huang, G., Cai, Y., Cheng, C.-K., Gu, J.","7201551829;7402016500;56298861000;7401750332;7404797875;57001872000;","Corner Block List Representation and Its Application to Floorplan Optimization",2004,"IEEE Transactions on Circuits and Systems II: Express Briefs","51","5",,"228","233",,46,"10.1109/TCSII.2004.824047","https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942598371&doi=10.1109%2fTCSII.2004.824047&partnerID=40&md5=43a61276e04d691045fba50d53f8fbde",Article,"Final","",Scopus,2-s2.0-2942598371
"Fu, J., Luo, Z., Hong, X., Cai, Y., Tan, S.X.-D., Pan, Z.","55218996600;7401699352;7201551829;7401750332;24460806900;36828851400;","A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery",2004,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E87-A","12",,"3273","3280",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11144282447&partnerID=40&md5=aede1214c1aa6fd2e840bd27006dca09",Article,"Final","",Scopus,2-s2.0-11144282447
"Xu, J., Hong, X., Jing, T., Cai, Y., Gu, J.","23969730100;7201551829;7005703906;7401750332;57001872000;","An efficient hierarchical timing-driven Steiner tree algorithm for global routing",2003,"Integration, the VLSI Journal","35","2",,"69","84",,9,"10.1016/S0167-9260(03)00029-4","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042665427&doi=10.1016%2fS0167-9260%2803%2900029-4&partnerID=40&md5=1a0661130fb7929587bbf5b6eaab5366",Article,"Final","",Scopus,2-s2.0-0042665427
"Ma, Y., Hong, X., Dong, S., Cai, Y., Chen, S., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7410249594;7404797875;57001872000;","Arbitrary convex and concave rectilinear block packing based on corner block list",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","5",,,"V493","V496",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038758040&partnerID=40&md5=febc28a59f064d58e164c08e16d60412",Conference Paper,"Final","",Scopus,2-s2.0-0038758040
"Lu, Y., Hong, X., Hou, W., Wu, W., Cai, Y.","55659160300;7201551829;56210061600;57001698100;7401750332;","Combining clustering and partitioning in quadratic placement",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV720","IV723",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038757586&partnerID=40&md5=aff2d6188c84da79a629ea5368296ca6",Conference Paper,"Final","",Scopus,2-s2.0-0038757586
"Chen, S., Hong, X., Dong, S., Ma, Y., Cai, Y., Cheng, C.-K., Gu, J.","7410249594;7201551829;7402016500;35435692300;7401750332;7404797875;57001872000;","Evaluating a bounded slice-line grid assignment in O(nlogn) time",2003,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"IV708","IV711",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038419532&partnerID=40&md5=0e408354682eafd58e1f82bc3f59e389",Conference Paper,"Final","",Scopus,2-s2.0-0038419532
"Zhou, Q., Cai, Q., Hong, X., Cai, Y.","56420859600;56244923400;7201551829;7401750332;","Design and implementation of VLSI physical design data markup language-PhyD-XML",2003,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","15","7",,"773","777",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0142060800&partnerID=40&md5=ca7a35ef694c2e6e1eff362659367210",Article,"Final","",Scopus,2-s2.0-0142060800
"Yang, C., Hong, X., Wu, W., Cai, Y., Shi, R.","56176046900;7201551829;57001698100;7401750332;57207363158;","Object-based approach to optical proximity correction",2003,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","15","3",,"255","258",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038166661&partnerID=40&md5=bcc2f610e808e361b05c9cb63e37ce66",Article,"Final","",Scopus,2-s2.0-0038166661
"Li, W., Cai, Y., Hong, X.","56119179200;7401750332;7201551829;","Design and optimization of floating PAD in power/ground network for SOC",2003,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","15","3",,"249","254",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038166660&partnerID=40&md5=24385313d4f5b11bb7b7832782eba928",Article,"Final","",Scopus,2-s2.0-0038166660
"Fu, J., Wu, X., Hong, X., Cai, Y.","55218996600;7407060905;7201551829;7401750332;","Integrated tool for power/ground network design, optimization and verification for cell based VLSIs",2003,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","24","3",,"266","273",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038119588&partnerID=40&md5=909d62b1cf35ba1d99189da35709c824",Article,"Final","",Scopus,2-s2.0-0038119588
"Zhang, Y., Cai, Y., Hong, X., Zhang, Y., Xie, M.","7601320055;7401750332;7201551829;57267209700;57189764738;","Gridless router based on hierarchical PB corner stitching structure",2003,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","24","2",,"141","147",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037570914&partnerID=40&md5=bb51309c1016561c5b27d01cfc527829",Article,"Final","",Scopus,2-s2.0-0037570914
"Shi, J., Cai, Y., Luo, Z., Hong, X.","7404495455;7401750332;7401699352;7201551829;","A fast simulating algorithm for power/ground network with tree mesh hybrid structure",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733715","221","224",,,"10.1109/ICASIC.2003.1277528","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85085524587&doi=10.1109%2fICASIC.2003.1277528&partnerID=40&md5=97421fb59084c75e2a3792a073dc450a",Conference Paper,"Final","",Scopus,2-s2.0-85085524587
"Chen, S., Hong, X., Dong, S., Ma, Y., Cai, Y., Cheng, C.-K., Gu, J.","7410249594;7201551829;7402016500;57216945877;7401750332;7404797875;57001872000;","An O(nloglogn) algorithm for evaluation of bounded slice-line grid",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733712","208","211",,,"10.1109/ICASIC.2003.1277525","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85085489654&doi=10.1109%2fICASIC.2003.1277525&partnerID=40&md5=5af5030aa85629aae5d2ce60e0128020",Conference Paper,"Final","",Scopus,2-s2.0-85085489654
"Zhao, M., Cai, Y., Hong, X., Liu, Y., Huang, L.","35777179900;7401750332;7201551829;56377868400;15622736700;","Effective legitimate skew driven clock tree routing",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733696","140","143",,,"10.1109/ICASIC.2003.1277509","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85085481573&doi=10.1109%2fICASIC.2003.1277509&partnerID=40&md5=d0f2658d279f184931be57575308e373",Conference Paper,"Final","",Scopus,2-s2.0-85085481573
"Chen, S., Hong, X., Dong, S., Ma, Y., Cai, Y., Cheng, C.-K., Gu, J.","7410249594;7201551829;7402016500;35435692300;7401750332;7404797875;57001872000;","A buffer planning algorithm based on dead space redistribution",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",,"1195055","435","438",,13,"10.1109/ASPDAC.2003.1195055","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954420961&doi=10.1109%2fASPDAC.2003.1195055&partnerID=40&md5=195527ebacbeeb7fbd784165a906057f",Conference Paper,"Final","",Scopus,2-s2.0-84954420961
"Yang, C., Hong, X., Cai, Y., Hou, W., Jing, T., Wu, W.","56176046900;7201551829;7401750332;56210061600;7005703906;57001698100;","Standard-cell based data-path placement utilizing regularity",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733686","97","100",,7,"10.1109/ICASIC.2003.1277499","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860242238&doi=10.1109%2fICASIC.2003.1277499&partnerID=40&md5=b9dcc0031f25b2787bba0996f6384836",Conference Paper,"Final","",Scopus,2-s2.0-84860242238
"Xu, J., Hong, X., Jing, T., Cai, Y., Gu, J.","23969730100;7201551829;7005703906;7401750332;57001872000;","A novel timing-driven global routing algorithm considering coupling effects for high performance circuit design",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",,"1195135","847","850",,6,"10.1109/ASPDAC.2003.1195135","https://www.scopus.com/inward/record.uri?eid=2-s2.0-7944236820&doi=10.1109%2fASPDAC.2003.1195135&partnerID=40&md5=d4ed85c72bc3784a6f9a37a95b384d0d",Conference Paper,"Final","",Scopus,2-s2.0-7944236820
"Yang, L., Hong, X., Cai, Y., Zhou, Q., Du, C.","56023483700;7201551829;7401750332;56420859600;7202172516;","A multi-layer area routing algorithm with optimized pin mapping strategy",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733717","229","232",,1,"10.1109/ICASIC.2003.1277530","https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649098304&doi=10.1109%2fICASIC.2003.1277530&partnerID=40&md5=6de784c26880ec4fd8712cf6a490ff90",Conference Paper,"Final","",Scopus,2-s2.0-67649098304
"Fu, J., Hong, X., Cai, Y., Luo, Z.","55218996600;7201551829;7401750332;7401699352;","Decoupling capacitor allocation for power delivery network noise reduction based on standard cell layouts",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733687","101","104",,1,"10.1109/ICASIC.2003.1277500","https://www.scopus.com/inward/record.uri?eid=2-s2.0-64549159604&doi=10.1109%2fICASIC.2003.1277500&partnerID=40&md5=634295729ead0624225ffb1dc876326e",Conference Paper,"Final","",Scopus,2-s2.0-64549159604
"Liu, Y., Hong, X., Cai, Y., Wei, X.","56377868400;7201551829;7401750332;7402117023;","Reliable buffered clock tree routing algorithm with process variation tolerance",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733745","344","347",,1,"10.1109/ICASIC.2003.1277558","https://www.scopus.com/inward/record.uri?eid=2-s2.0-57649194077&doi=10.1109%2fICASIC.2003.1277558&partnerID=40&md5=bef85264e13cc62980110feb28340812",Conference Paper,"Final","",Scopus,2-s2.0-57649194077
"Liang, J., Du, C., Cai, Y., Hong, X., Zhou, Q.","55216970900;7202172516;7401750332;7201551829;56420859600;","Signal flow driven analog IC router",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733731","286","289",,1,"10.1109/ICASIC.2003.1277544","https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249143190&doi=10.1109%2fICASIC.2003.1277544&partnerID=40&md5=b4b8f86fd090392249ef0906754250c7",Conference Paper,"Final","",Scopus,2-s2.0-54249143190
"Yao, H., Zhou, Q., Hong, X., Cai, Y.","7401678194;56420859600;7201551829;7401750332;","Cross point assignment algorithm with crosstalk constraint",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733747","352","355",,1,"10.1109/ICASIC.2003.1277560","https://www.scopus.com/inward/record.uri?eid=2-s2.0-4344712888&doi=10.1109%2fICASIC.2003.1277560&partnerID=40&md5=bdda0bbb33b6413e2f169d362715a44b",Conference Paper,"Final","",Scopus,2-s2.0-4344712888
"Zhang, Y., Zhou, Q., Hong, X., Cai, Y.","7601320055;56420859600;7201551829;7401750332;","Path-based timing optimization by buffer insertion with accurate delay model",2003,"IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings","1",,"05733684","89","92",,4,"10.1109/ICASIC.2003.1277497","https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547259777&doi=10.1109%2fICASIC.2003.1277497&partnerID=40&md5=52e3522073fd8ceb4ad0b648f170c6f0",Conference Paper,"Final","",Scopus,2-s2.0-34547259777
"Hou, W., Hong, X., Wu, W., Cai, Y.","56210061600;7201551829;57001698100;7401750332;","A path-based timing-driven quadratic placement algorithm",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",,"1195119","745","748",,9,"10.1109/ASPDAC.2003.1195119","https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944487247&doi=10.1109%2fASPDAC.2003.1195119&partnerID=40&md5=915da484723242ab84f5aa338dd6d9d0",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-27944487247
"Jing, T., Hong, X., Bao, H., Cai, Y., Xu, J., Cheng, C., Gu, J.","7005703906;7201551829;7102201560;7401750332;23969730100;7404797875;57001872000;","UTACO: A unified timing and congestion optimizing algorithm for standard cell global routing",2003,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2003-January",,"1195133","834","839",,13,"10.1109/ASPDAC.2003.1195133","https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642334103&doi=10.1109%2fASPDAC.2003.1195133&partnerID=40&md5=6a3ab7aefdfc769114fa88d114b53940",Conference Paper,"Final","",Scopus,2-s2.0-1642334103
"Xu, J., Hong, X., Jing, T., Cai, Y., Gu, J.","23969730100;7201551829;7005703906;7401750332;57001872000;","A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design",2003,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E86-A","12",,"3158","3167",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0842332187&partnerID=40&md5=8ebb65c37ec1dabeed018832eec6b856",Article,"Final","",Scopus,2-s2.0-0842332187
"Ma, Y., Hong, X., Dong, S., Chen, S., Cai, Y., Cheng, C.K., Gu, J.","35435692300;7201551829;7402016500;7410249594;7401750332;7404797875;57001872000;","Dynamic global buffer planning optimization based on detail block locating and congestion analysis",2003,"Proceedings - Design Automation Conference",,,,"806","811",,18,"10.1145/776033.776036","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041633573&doi=10.1145%2f776033.776036&partnerID=40&md5=c5fd30e71f4c1fe7806523ac747a39a1",Conference Paper,"Final","",Scopus,2-s2.0-0041633573
"Ma, Y., Hong, X., Dong, S., Chen, S., Cai, Y., Cheng, C.K., Gu, J.","35435692300;7201551829;7402016500;7410249594;7401750332;7404797875;57001872000;","An integrated floorplanning with an efficient buffer planning algorithm",2003,"Proceedings of the International Symposium on Physical Design",,,,"136","142",,10,"10.1145/640000.640031","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038378488&doi=10.1145%2f640000.640031&partnerID=40&md5=443dae3561dcf6b4f36645cb6763d7bc",Conference Paper,"Final","",Scopus,2-s2.0-0038378488
"Hou, W.T., Hong, X.L., Wu, W.M., Cai, Y.C.","56210061600;7201551829;57001698100;7401750332;","FaSa: A fast and stable quadratic placement algorithm",2003,"Journal of Computer Science and Technology","18","3",,"318","324",,6,"10.1007/BF02948901","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037610249&doi=10.1007%2fBF02948901&partnerID=40&md5=3d9a3243551eba202c4459b1e60ee1df",Article,"Final","",Scopus,2-s2.0-0037610249
"Hou, W., Hong, X., Wu, W., Cai, Y.","56210061600;7201551829;57001698100;7401750332;","A multi-step standard-cell placement algorithm of optimizing timing and congestion behavior",2002,"Science in China, Series F: Information Sciences","45","4",,"310","320",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249093316&partnerID=40&md5=e05b2fbf46d0c748604bcfb684fb77af",Article,"Final","",Scopus,2-s2.0-54249093316
"Jing, T., Hong, X., Cai, Y., Yu, J., Yang, C., Zhang, Y., Zhou, Q., Wu, W.","7005703906;7201551829;7401750332;56131098000;56176046900;7601320055;56420859600;57001698100;","Challenges to data-path physical design inside SOC",2002,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","23","8",,"785","793",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036700378&partnerID=40&md5=2691d48f2c20476ca33cf2b7662157ec",Article,"Final","",Scopus,2-s2.0-0036700378
"Shi, R., Cai, Y., Hong, X., Wu, W., Yang, C.","57207363158;7401750332;7201551829;57001698100;56176046900;","Important works about rules in rules-based optical proximity correction",2002,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","23","7",,"701","706",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036660739&partnerID=40&md5=4983530bd873bd51fd6d7c50b4e1613d",Article,"Final","",Scopus,2-s2.0-0036660739
"Zhang, Y., Xie, M., Hong, X., Cai, Y.","7601320055;57189764738;7201551829;7401750332;","Cross point assignment algorithm under consideration of very long nets",2002,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","23","6",,"582","588",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036620575&partnerID=40&md5=c29fb47e70d130f69265d7786a0dfefa",Article,"Final","",Scopus,2-s2.0-0036620575
"Liu, Y., Hong, X., Cai, Y., Wu, W., Tsao, C.-W.A.","56377868400;7201551829;7401750332;57001698100;7101839931;","New clock-driven ECO placement algorithm based on table-lookup delay model",2002,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","23","5",,"473","478",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036587565&partnerID=40&md5=efce3ce24bc7da71316cf17919ccd37c",Article,"Final","",Scopus,2-s2.0-0036587565
"Xu, J., Bao, H., Hong, X., Cai, Y., Jing, T., Gu, J.","23969730100;7102201560;7201551829;7401750332;7005703906;57001872000;","Fast and efficient global router for congestion optimization",2002,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","23","2",,"136","142",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036486014&partnerID=40&md5=7f1b25bc34aafe6a607ad45d901c4a0c",Article,"Final","",Scopus,2-s2.0-0036486014
"Liu, Y., Zhao, M., Hong, X., Cai, Y.","56377868400;35777179900;7201551829;7401750332;","Clustering-based algorithm for zero-skew clock routing with buffer insertion",2002,"Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics","14","2",,"97","100",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036462962&partnerID=40&md5=c52717bb1830c942595a9632c00709a6",Article,"Final","",Scopus,2-s2.0-0036462962
"Zhang, Y., Cai, Y., Hong, X., Zhang, Y., Xie, M.","7601320055;7401750332;7201551829;57267209700;57189764738;","A gridless router based on hierarchical PB corner stitching structure",2002,"2002 International Conference on Communications, Circuits and Systems and West Sino Exposition, ICCCAS 2002 - Proceedings","2",,"1179050","1438","1443",,1,"10.1109/ICCCAS.2002.1179050","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975148250&doi=10.1109%2fICCCAS.2002.1179050&partnerID=40&md5=72dbc4a86af917c0027be5618afd691d",Conference Paper,"Final","",Scopus,2-s2.0-84975148250
"Liu, Y., Hong, X., Cai, Y.","56377868400;7201551829;7401750332;","TGSCO: An algorithm for topology generation of clock tree with skew constraint and optimization",2002,"2002 International Conference on Communications, Circuits and Systems and West Sino Exposition, ICCCAS 2002 - Proceedings","2",,"1179051","1444","1448",,,"10.1109/ICCCAS.2002.1179051","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975144864&doi=10.1109%2fICCCAS.2002.1179051&partnerID=40&md5=9d44452efaf0b38cde557aa018fc3285",Conference Paper,"Final","",Scopus,2-s2.0-84975144864
"Hou, W., Hong, X., Wu, W., Cai, Y.","56210061600;7201551829;57001698100;7401750332;","FaSa: A fast and stable quadratic placement algorithm",2002,"2002 International Conference on Communications, Circuits and Systems and West Sino Exposition, ICCCAS 2002 - Proceedings","2",,"1179040","1391","1395",,6,"10.1109/ICCCAS.2002.1179040","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975128763&doi=10.1109%2fICCCAS.2002.1179040&partnerID=40&md5=50ae78d63f2cdd17b0b4e0e1bfb751d5",Conference Paper,"Final","",Scopus,2-s2.0-84975128763
"Fu, J., Wu, X., Hong, X., Cai, Y.","55218996600;7407060905;7201551829;7401750332;","PG2000: A CAD tool for power/ground network design, optimization and verification based on standard cell VLSIs",2002,"2002 International Conference on Communications, Circuits and Systems and West Sino Exposition, ICCCAS 2002 - Proceedings","2",,"1179047","1424","1428",,3,"10.1109/ICCCAS.2002.1179047","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975127334&doi=10.1109%2fICCCAS.2002.1179047&partnerID=40&md5=2ad83590b2e2b074d13d84de96d4ab92",Conference Paper,"Final","",Scopus,2-s2.0-84975127334
"Jing, T., Hong, X.-L., Cai, Y.-C., Xu, J.-Y., Yang, C.-Q., Zhang, Y.-Q., Zhou, Q., Wu, W.","7005703906;7201551829;7401750332;23969730100;56176046900;7601320055;56420859600;57001698100;","Data-path layout design inside SOC",2002,"2002 International Conference on Communications, Circuits and Systems and West Sino Exposition, ICCCAS 2002 - Proceedings","2",,"1179043","1406","1410",,2,"10.1109/ICCCAS.2002.1179043","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975125275&doi=10.1109%2fICCCAS.2002.1179043&partnerID=40&md5=0442ac0205b32c25258c7c27c9496a6f",Conference Paper,"Final","",Scopus,2-s2.0-84975125275
"Li, W., Cai, Y., Hong, X.","56119179200;7401750332;7201551829;","Power/ground networks of floating pad design and optimization",2002,"2002 International Conference on Communications, Circuits and Systems and West Sino Exposition, ICCCAS 2002 - Proceedings","2",,"1179046","1419","1423",,,"10.1109/ICCCAS.2002.1179046","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975108994&doi=10.1109%2fICCCAS.2002.1179046&partnerID=40&md5=0374c1b3a1264d22c73db155410119cd",Conference Paper,"Final","",Scopus,2-s2.0-84975108994
"Xu, J., Hong, X., Jing, T., Cai, Y., Gu, J.","23969730100;7201551829;7005703906;7401750332;57001872000;","An efficient hierarchical timing-driven Steiner tree algorithm for global routing",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,,"994965","473","478",,10,"10.1109/ASPDAC.2002.994965","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962229213&doi=10.1109%2fASPDAC.2002.994965&partnerID=40&md5=8cb5c3995f5fc92731c51a378b724516",Conference Paper,"Final","",Scopus,2-s2.0-84962229213
"Ma, Y., Hong, X., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7404797875;57001872000;","Stairway compaction using corner block list and its applications with rectilinear blocks",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,,"994952","387","392",,9,"10.1109/ASPDAC.2002.994952","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962213117&doi=10.1109%2fASPDAC.2002.994952&partnerID=40&md5=f93e07da73a21dd1ffa7c22fdb40fe1f",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-84962213117
"Dong, S., Zhou, S., Hong, X., Cheng, C., Gu, J., Cai, Y.","7402016500;57198488205;7201551829;7404797875;57001872000;7401750332;","An optimum placement search algorithm based on extended corner block list",2002,"Journal of Computer Science and Technology","17","6",,"699","707",,7,"10.1007/BF02960760","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036867504&doi=10.1007%2fBF02960760&partnerID=40&md5=ba77329012262c07fc0daba92b28c19b",Article,"Final","",Scopus,2-s2.0-0036867504
"Hou, W., Hong, X., Wu, W., Cai, Y.","56210061600;7201551829;57001698100;7401750332;","A standard-cell placement algorithm of optimizing multiple objects",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"II/867","II/870",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036287242&partnerID=40&md5=b8c8d1ddd40e1560dabaed88ec81f983",Conference Paper,"Final","",Scopus,2-s2.0-0036287242
"Liu, R., Hong, X., Dong, S., Cai, Y., Gu, J., Cheng, C.-K.","56873544300;7201551829;7402016500;7401750332;57001872000;7404797875;","Module placement with boundary constraints using O-tree representation",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"871","874",,7,"10.1109/ISCAS.2002.1011492","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036287023&doi=10.1109%2fISCAS.2002.1011492&partnerID=40&md5=2ad170b8cf76a6be298ea5be3f15bf81",Article,"Final","",Scopus,2-s2.0-0036287023
"Jing, T., Hong, X.-L., Bao, H.-Y., Cai, Y.-C., Xu, J.-Y., Gu, J.","7005703906;7201551829;7102201560;7401750332;23969730100;57001872000;","A novel and efficient timing-driven global router for standard cell layout design based on critical network concept",2002,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"I/165","I/168",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036280867&partnerID=40&md5=7b81f06f653c092137fd82086a116623",Conference Paper,"Final","",Scopus,2-s2.0-0036280867
"Wu, W.-M., Hong, X.-L., Cai, Y.-C.","57001698100;7201551829;7401750332;","Hierarchical mixed mode placement algorithm",2001,"Ruan Jian Xue Bao/Journal of Software","12","12",,"1752","1759",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035736054&partnerID=40&md5=34f50a383640df73a29daa02a5077669",Article,"Final","",Scopus,2-s2.0-0035736054
"Liu, Y., Zhao, M., Hong, X., Cai, Y., Wu, W.","56377868400;35777179900;7201551829;7401750332;57001698100;","A clustering-based algorithm for zero-Skew clock routing with buffer insertion",2001,"International Conference on ASIC, Proceedings",,,,"183","186",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035722571&partnerID=40&md5=e5a0af94ede6cdc29fe32033b0d6611a",Conference Paper,"Final","",Scopus,2-s2.0-0035722571
"Wu, W., Hong, X., Cai, Y., Yang, C., Gu, J.","57001698100;7201551829;7401750332;56176046900;57001872000;","A mixed mode placement algorithm for combined design of macro blocks and standard cells",2001,"International Conference on ASIC, Proceedings",,,,"122","125",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035721337&partnerID=40&md5=cccf775cf53162ffd3e97e822df26c3e",Conference Paper,"Final","",Scopus,2-s2.0-0035721337
"Jing, T., Hong, X.-L., Bao, H.-Y., Cai, Y.-C., Xu, J.-Y., Wang, Y., Gu, J.","7005703906;7201551829;7102201560;7401750332;23969730100;57200066947;57001872000;","An efficient congestion optimization algorithm for global routing based on search space traversing technology",2001,"International Conference on ASIC, Proceedings",,,,"114","117",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035721336&partnerID=40&md5=0e02d00ed58f50acbdd5866171ad10e7",Conference Paper,"Final","",Scopus,2-s2.0-0035721336
"Liu, R., Hong, X., Dong, S., Cai, Y., Gu, J.","56873544300;7201551829;57210836875;7401750332;57001872000;","VLSI/PCB placement with predefined coordinate alignment constraint based on sequence pair",2001,"International Conference on ASIC, Proceedings",,,,"167","170",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035721248&partnerID=40&md5=f22a0586589fefe18f1bfb3c5919553d",Conference Paper,"Final","",Scopus,2-s2.0-0035721248
"Yang, C., Hong, X., Wu, W., Cai, Y., Shi, R.","56176046900;7201551829;57001698100;7401750332;57207363158;","An object-based approach to optical proximity correction",2001,"International Conference on ASIC, Proceedings",,,,"206","209",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035721041&partnerID=40&md5=a3a739dccc640b2a8ddf65363f8a7849",Conference Paper,"Final","",Scopus,2-s2.0-0035721041
"Hou, W., Hong, X., Wu, W., Cai, Y.","56210061600;7201551829;57001698100;7401750332;","Methods of improving rout ability in timing-driven placement",2001,"International Conference on ASIC, Proceedings",,,,"110","113",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035721027&partnerID=40&md5=30df0e7f25b70a217aa7ccb5c033fdfa",Conference Paper,"Final","",Scopus,2-s2.0-0035721027
"Ma, Y., Hong, X., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7404797875;57001872000;","A compact algorithm for placement design using corner block list representation",2001,"International Conference on ASIC, Proceedings",,,,"146","149",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035720871&partnerID=40&md5=560d0728da2eb5941e91f270754f6609",Conference Paper,"Final","",Scopus,2-s2.0-0035720871
"Shi, R., Cai, Y., Hong, X., Wu, W., Yang, C.","57207363158;7401750332;7201551829;57001698100;56176046900;","The selection and creation of the rules in rules-based optical proximity correction",2001,"International Conference on ASIC, Proceedings",,,,"50","53",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035719551&partnerID=40&md5=52e92e3056841917b5f8a0fb6701cc6f",Conference Paper,"Final","",Scopus,2-s2.0-0035719551
"Liu, Y., Hong, X., Cai, Y., Wu, W.","56377868400;7201551829;7401750332;57001698100;","CEP: A clock-driven ECO placement algorithm for standard-cell layout",2001,"International Conference on ASIC, Proceedings",,,,"118","121",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035719251&partnerID=40&md5=4923428c41c4b4747472e54cc718007f",Conference Paper,"Final","",Scopus,2-s2.0-0035719251
"Ma, Y., Hong, X., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7404797875;57001872000;","Floorplanning with abutment constraints based on corner block list",2001,"Integration, the VLSI Journal","31","1",,"65","77",,7,"10.1016/S0167-9260(01)00022-0","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035513319&doi=10.1016%2fS0167-9260%2801%2900022-0&partnerID=40&md5=fada6efc79e1b0b54789cece4d8a14d6",Article,"Final","",Scopus,2-s2.0-0035513319
"Wu, W.-M., Hong, X.-L., Cai, Y.-C., Gu, J.","57001698100;7201551829;7401750332;57001872000;","Timing-driven placement algorithm for very large integrated circuits",2001,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","29","8",,"1018","1022",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035428203&partnerID=40&md5=b7a10d1ad7b76722c2671c0a36268570",Article,"Final","",Scopus,2-s2.0-0035428203
"Bao, H.-Y., Jing, T., Hong, X.-L., Cai, Y.-C.","7102201560;7005703906;7201551829;7401750332;","Novel random global routing algorithm independent of net ordering",2001,"Jisuanji Xuebao/Chinese Journal of Computers","24","6",,"574","579",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035382121&partnerID=40&md5=1dc33e11b34084b1daf607c5dc5d0dee",Article,"Final","",Scopus,2-s2.0-0035382121
"Jing, T., Hong, X.-L., Cai, Y.-C., Bao, H.-Y., Xu, J.-Y.","7005703906;7201551829;7401750332;7102201560;23969730100;","Key technologies and related research work of performance-driven global routing",2001,"Ruan Jian Xue Bao/Journal of Software","12","5",,"677","688",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035351692&partnerID=40&md5=0925c79a7f2dcab1698cf376bf25a9b9",Review,"Final","",Scopus,2-s2.0-0035351692
"Wu, W.M., Hong, X.L., Cai, Y.C., Gu, J.","57001698100;7201551829;7401750332;57001872000;","High efficiency clustering algorithm for standard cell placement",2001,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","29","2",,"148","151",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242310&partnerID=40&md5=bd62ebce428faf134b72160870164ce7",Article,"Final","",Scopus,2-s2.0-0035242310
"Yao, B., Hong, X.L., Yu, H., Cai, Y.C., Gu, J.","57224740766;7201551829;57199292919;7401750332;57001872000;","Fast incremental placement algorithm for standard-cells",2001,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","29","2",,"211","214",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035242272&partnerID=40&md5=7a80976600b4c97cfad43095b69ccebe",Article,"Final","",Scopus,2-s2.0-0035242272
"Hou, W., Yu, H., Hong, X., Cai, Y., Wu, W., Gu, J., Kao, W.H.","56210061600;57199292919;7201551829;7401750332;57001698100;57001872000;57002431700;","A new congestion-driven placement algorithm based on cell inflation",2001,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2001-January",,"913375","605","608",,49,"10.1109/ASPDAC.2001.913375","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949799169&doi=10.1109%2fASPDAC.2001.913375&partnerID=40&md5=ba1d5212d975ddeac9c1a4b1abc871b4",Conference Paper,"Final","",Scopus,2-s2.0-84949799169
"Ma, Y., Dong, S., Hong, X., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7402016500;7201551829;7401750332;7404797875;57001872000;","VLSI floorplanning with boundary constraints based on corner block list",2001,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2001-January",,"913359","509","514",,38,"10.1109/ASPDAC.2001.913359","https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949752382&doi=10.1109%2fASPDAC.2001.913359&partnerID=40&md5=b2d20b429f81ec763686916ea3964da5",Conference Paper,"Final","",Scopus,2-s2.0-84949752382
"Ma, Y., Hong, X., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7404797875;57001872000;","VLSI floorplanning with boundary constraints using corner block list representation",2001,"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences","E84-A","11",,"2697","2704",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035518659&partnerID=40&md5=b45e8743063f1957cbdcd8e325a702d4",Article,"Final","",Scopus,2-s2.0-0035518659
"Wu, X., Hong, X., Cai, Y., Cheng, C.K., Gu, J., Dai, W.","7407060905;7201551829;7401750332;7404797875;57001872000;7202384957;","Area minimization of power distribution network using efficient nonlinear programming techniques",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,"24","153","157",,53,"10.1109/ICCAD.2001.968612","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035212912&doi=10.1109%2fICCAD.2001.968612&partnerID=40&md5=e5ed3912aed0e9f419f60105b9b29bd8",Article,"Final","",Scopus,2-s2.0-0035212912
"Yu, H., Yao, B., Hong, X.L., Cai, Y.C.","57199292919;57224740766;7201551829;7401750332;","ECOP: A row-partition based incremental placement algorithm for standard cell layout design",2001,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","22","1",,"96","101",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034867889&partnerID=40&md5=c368972cdda7eb54a0f081f073464bb1",Article,"Final","",Scopus,2-s2.0-0034867889
"Ma, Y., Hong, X., Dong, S., Cai, Y., Cheng, C.-K., Gu, J.","35435692300;7201551829;7402016500;7401750332;7404797875;57001872000;","Floorplanning with abutment constraints and L-shaped/T-shaped blocks based on corner block list",2001,"Proceedings - Design Automation Conference",,,,"770","775",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034852169&partnerID=40&md5=777db08d00972fd60ef6625367ac36b2",Conference Paper,"Final","",Scopus,2-s2.0-0034852169
"Zhou, S., Dong, S., Hong, X., Cai, Y., Cheng, C.-K., Gu, J.","57198488205;7402016500;7201551829;7401750332;7404797875;55456918100;","ECBL: An extended corner block list with solution space including optimum placement",2001,"Proceedings of the International Symposium on Physical Design",,,,"150","155",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034832422&partnerID=40&md5=5c1a9759d18aa17f3adc27b9c028ffc4",Conference Paper,"Final","",Scopus,2-s2.0-0034832422
"Zhang, Y., Wang, B., Cai, Y., Hong, X.","57267209700;57199070527;7401750332;7201551829;","Area routing oriented hierarchical corner stitching with partial bin",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"105","110",,4,"10.1145/368434.368587","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038449067&doi=10.1145%2f368434.368587&partnerID=40&md5=2a3bd55106abae404292a1bf96839abd",Conference Paper,"Final","",Scopus,2-s2.0-0038449067
"Yu, H., Hong, X., Cai, Y.","57199292919;7201551829;7401750332;","MMP: A novel placement algorithm for combined macro block and standard cell layout design",2000,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,,,"271","276",,21,"10.1145/368434.368632","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0001679368&doi=10.1145%2f368434.368632&partnerID=40&md5=44827d7744e9d533f748ed09f0a7af76",Conference Paper,"Final","",Scopus,2-s2.0-0001679368
"Yu, H., Hong, X.L., Yao, B., Cai, Y.C.","57199292919;7201551829;57224740766;7401750332;","New timing-driven placement algorithm based on table-lookup delay model",2000,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","21","11",,"1129","1138",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034312054&partnerID=40&md5=f7d9a69db28022edfc7ff61c4ab78bdd",Article,"Final","",Scopus,2-s2.0-0034312054
"Zhao, Zijian, Cai, Yici, Hong, Xianlong, Huang, Songjue, Liu, Yi, Xie, Min","56171675400;7401750332;7201551829;7405416432;57192570725;57189764738;","2-D hierarchical compaction algorithm for VLSI layout reuse",2000,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","21","8",,"822","826",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034240229&partnerID=40&md5=c6d81500416fc3101bd0d80e15d04fd3",Article,"Final","",Scopus,2-s2.0-0034240229
"Yao, Bo, Hou, Wenting, Hong, Xianlong, Cai, Yici","57224740766;56210061600;7201551829;7401750332;","FAME: a fast detailed placement algorithm for standard cell layout based on mixed mincut and enumeration",2000,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","21","8",,"744","753",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034240216&partnerID=40&md5=ff680d039f3d8d3a145a6073c32f97b1",Article,"Final","",Scopus,2-s2.0-0034240216
"Yu, Hong, Hong, Xianlong, Cai, Yici, Yao, Bo","57199292919;7201551829;7401750332;57224740766;","Novel algorithm for placement of mixed macro block and standard cell designs",2000,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","28","5",,"1","4",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034182212&partnerID=40&md5=3196893330631b808384d477f818c78e",Article,"Final","",Scopus,2-s2.0-0034182212
"Hong, X., Huang, G., Cai, Y., Gu, J., Dong, S., Cheng, C.-K., Gu, J.","7201551829;56298861000;7401750332;55456918100;7402016500;7404797875;57001872000;","Corner block list: An effective and efficient topological representation of non-slicing floorplan",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",,"896442","8","12",,284,"10.1109/ICCAD.2000.896442","https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034481271&doi=10.1109%2fICCAD.2000.896442&partnerID=40&md5=678bf75ab7f34c72c48d99734fb3942e",Conference Paper,"Final","",Scopus,2-s2.0-0034481271
"Hong, X., Dong, S., Huang, G., Ma, Y., Cai, Y., Cheng, C.-K., Gu, J.","7201551829;7402016500;56298861000;35435692300;7401750332;7404797875;57001872000;","A non-slicing floorplanning algorithm using corner block list topological representation",2000,"IEEE Asia-Pacific Conference on Circuits and Systems - Proceedings",,,,"833","836",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0012932076&partnerID=40&md5=f693a234fa97419b619bd5981723a4d9",Conference Paper,"Final","",Scopus,2-s2.0-0012932076
"Huang, Gang, Hong, Xian-long, Qiao, Chang-ge, Cai, Yi-ci","56298861000;7201551829;7101795657;7401750332;","Building block placement optimization based on sequence pair model considering area, aspect ratio and wire length",1999,"Chinese Journal of Advanced Software Research","6","4",,"311","318",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033352186&partnerID=40&md5=1d0c047a3f7934646b38f5f82da347a9",Article,"Final","",Scopus,2-s2.0-0033352186
"Bao, H., Hong, X., Cai, Y.","7102201560;7201551829;7401750332;","A new global routing algorithm independent of net ordering",1999,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1999-January",,"760006","245","248",,2,"10.1109/ASPDAC.1999.760006","https://www.scopus.com/inward/record.uri?eid=2-s2.0-85085513428&doi=10.1109%2fASPDAC.1999.760006&partnerID=40&md5=64d789a88001cfddee25a6ed6f582668",Conference Paper,"Final","",Scopus,2-s2.0-85085513428
"Huang, G., Hong, X., Qiao, C., Cai, Y.","56298861000;7201551829;7101795657;7401750332;","A timing-driven block placer based on sequence pair model",1999,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1999-January",,"760007","249","252",,2,"10.1109/ASPDAC.1999.760007","https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944439091&doi=10.1109%2fASPDAC.1999.760007&partnerID=40&md5=51c7e5d1c760f39b54a5bfdb716a8b87",Conference Paper,"Final","All Open Access, Green",Scopus,2-s2.0-24944439091
"Bao, Haiyun, Hong, Xianlong, Cai, Yici, Qiao, Changge","7102201560;7201551829;7401750332;7101795657;","Timing-driven Steiner tree algorithm based on Sakurai model",1999,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","20","1",,"41","46",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032672682&partnerID=40&md5=e81fedea10073bccdf807fea485fad61",Article,"Final","",Scopus,2-s2.0-0032672682
"Qiao, Changge, Kong, Tianming, Xia, Yang, Hong, Xianlong, Cai, Yici","7101795657;57214513348;55248946400;7201551829;7401750332;","Minimal area design of single pad power/ground tree",1998,"Tien Tzu Hsueh Pao/Acta Electronica Sinica","26","8",,"126","128",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032267835&partnerID=40&md5=23d6cbe6b3f4b7768a5be1b1f1755e10",Article,"Final","",Scopus,2-s2.0-0032267835
"Hong, Xianlong, Yu, Hong, Qiao, Changge, Cai, Yici","7201551829;57199292919;7101795657;7401750332;","CASH: A novel quadratic placement algorithm for very large standard cell layout design based on clustering",1998,"International Conference on Solid-State and Integrated Circuit Technology Proceedings",,,,"496","501",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032226723&partnerID=40&md5=3c7f2c661d90d0911d2bbedda3682e70",Article,"Final","",Scopus,2-s2.0-0032226723
"Li, Jiang, Hong, Xianlong, Qiao, Changge, Cai, Yici","57196164746;7201551829;7101795657;7401750332;","Cross point assignment algorithm based on analysis of net type",1997,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","18","8",,"609","615",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031199320&partnerID=40&md5=d82a628523f3b4a8302be7228fb2483f",Article,"Final","",Scopus,2-s2.0-0031199320
"Hong, Xianlong, Cai, Yici, Qiao, Changge, Huang, Pujiang, Kang, Zhiwei, Xue, Tianxiong, Ge, Shouren, Cheng, Chungkuan","7201551829;7401750332;7101795657;7403659022;12345288400;7005064170;55423563400;7404797875;","Timing-driven layout system for gate-array and standard-dell design-Tiger",1997,"Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics","23","1",,"1","4",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031072751&partnerID=40&md5=b5fb249462732c482253a12688ab4b04",Article,"Final","",Scopus,2-s2.0-0031072751
"Hong, Xianlong, Cai, Yici, Qiao, Changge, Huang, Pujiang, Kang, Zhiwei, Xue, Tianxiong, Kuh, Ernest S., Cheng, Chung-Kuan","7201551829;7401750332;7101795657;7403659022;12345288400;7005064170;7006320731;7404797875;","Tiger: a timing-driven gate array and standard cell layout system",1995,"International Conference on Solid-State and Integrated Circuit Technology Proceedings",,,,"338","342",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029456894&partnerID=40&md5=fb85470e7359c47a1ca64494b2a88e99",Conference Paper,"Final","",Scopus,2-s2.0-0029456894
"Cai, Yici, Hong, Xianlong","7401750332;7201551829;","New module generation technique and its system",1995,"Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors","16","3",,"212","217",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029260165&partnerID=40&md5=47a7598e5d834b34ab470af3de5e9af0",Article,"Final","",Scopus,2-s2.0-0029260165
