// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module RegionWays(
  input         clock,
  input         reset,
  input  [3:0]  io_req_pointer_0,
  input  [3:0]  io_req_pointer_1,
  input  [3:0]  io_req_pointer_2,
  input  [3:0]  io_req_pointer_3,
  input  [3:0]  io_req_pointer_4,
  output        io_resp_hit_0,
  output        io_resp_hit_1,
  output        io_resp_hit_2,
  output        io_resp_hit_3,
  output        io_resp_hit_4,
  output [29:0] io_resp_region_0,
  output [29:0] io_resp_region_1,
  output [29:0] io_resp_region_2,
  output [29:0] io_resp_region_3,
  output [29:0] io_resp_region_4,
  input  [29:0] io_update_region_0,
  input  [29:0] io_update_region_1,
  output        io_update_hit_0,
  output        io_update_hit_1,
  output [3:0]  io_update_pointer_0,
  output [3:0]  io_update_pointer_1,
  input         io_write_valid,
  input  [29:0] io_write_region,
  output [3:0]  io_write_pointer
);

  reg               regions_0_valid;
  reg  [29:0]       regions_0_region;
  reg               regions_1_valid;
  reg  [29:0]       regions_1_region;
  reg               regions_2_valid;
  reg  [29:0]       regions_2_region;
  reg               regions_3_valid;
  reg  [29:0]       regions_3_region;
  reg               regions_4_valid;
  reg  [29:0]       regions_4_region;
  reg               regions_5_valid;
  reg  [29:0]       regions_5_region;
  reg               regions_6_valid;
  reg  [29:0]       regions_6_region;
  reg               regions_7_valid;
  reg  [29:0]       regions_7_region;
  reg               regions_8_valid;
  reg  [29:0]       regions_8_region;
  reg               regions_9_valid;
  reg  [29:0]       regions_9_region;
  reg               regions_10_valid;
  reg  [29:0]       regions_10_region;
  reg               regions_11_valid;
  reg  [29:0]       regions_11_region;
  reg               regions_12_valid;
  reg  [29:0]       regions_12_region;
  reg               regions_13_valid;
  reg  [29:0]       regions_13_region;
  reg               regions_14_valid;
  reg  [29:0]       regions_14_region;
  reg               regions_15_valid;
  reg  [29:0]       regions_15_region;
  reg  [14:0]       state_reg;
  wire              w_total_hits_1 =
    regions_1_region == io_write_region & regions_1_valid;
  wire              w_total_hits_2 =
    regions_2_region == io_write_region & regions_2_valid;
  wire              w_total_hits_3 =
    regions_3_region == io_write_region & regions_3_valid;
  wire              w_total_hits_4 =
    regions_4_region == io_write_region & regions_4_valid;
  wire              w_total_hits_5 =
    regions_5_region == io_write_region & regions_5_valid;
  wire              w_total_hits_6 =
    regions_6_region == io_write_region & regions_6_valid;
  wire              w_total_hits_7 =
    regions_7_region == io_write_region & regions_7_valid;
  wire              w_total_hits_8 =
    regions_8_region == io_write_region & regions_8_valid;
  wire              w_total_hits_9 =
    regions_9_region == io_write_region & regions_9_valid;
  wire              w_total_hits_10 =
    regions_10_region == io_write_region & regions_10_valid;
  wire              w_total_hits_11 =
    regions_11_region == io_write_region & regions_11_valid;
  wire              w_total_hits_12 =
    regions_12_region == io_write_region & regions_12_valid;
  wire              w_total_hits_13 =
    regions_13_region == io_write_region & regions_13_valid;
  wire              w_total_hits_14 =
    regions_14_region == io_write_region & regions_14_valid;
  wire              w_total_hits_15 =
    regions_15_region == io_write_region & regions_15_valid;
  wire [6:0]        _w_pointer_T_2 =
    {w_total_hits_15,
     w_total_hits_14,
     w_total_hits_13,
     w_total_hits_12,
     w_total_hits_11,
     w_total_hits_10,
     w_total_hits_9}
    | {w_total_hits_7,
       w_total_hits_6,
       w_total_hits_5,
       w_total_hits_4,
       w_total_hits_3,
       w_total_hits_2,
       w_total_hits_1};
  wire [2:0]        _w_pointer_T_4 = _w_pointer_T_2[6:4] | _w_pointer_T_2[2:0];
  wire [3:0]        w_pointer =
    regions_0_region == io_write_region & regions_0_valid | w_total_hits_1
    | w_total_hits_2 | w_total_hits_3 | w_total_hits_4 | w_total_hits_5 | w_total_hits_6
    | w_total_hits_7 | w_total_hits_8 | w_total_hits_9 | w_total_hits_10 | w_total_hits_11
    | w_total_hits_12 | w_total_hits_13 | w_total_hits_14 | w_total_hits_15
      ? {|{w_total_hits_15,
           w_total_hits_14,
           w_total_hits_13,
           w_total_hits_12,
           w_total_hits_11,
           w_total_hits_10,
           w_total_hits_9,
           w_total_hits_8},
         |(_w_pointer_T_2[6:3]),
         |(_w_pointer_T_4[2:1]),
         _w_pointer_T_4[2] | _w_pointer_T_4[0]}
      : regions_0_valid & regions_1_valid & regions_2_valid & regions_3_valid
        & regions_4_valid & regions_5_valid & regions_6_valid & regions_7_valid
        & regions_8_valid & regions_9_valid & regions_10_valid & regions_11_valid
        & regions_12_valid & regions_13_valid & regions_14_valid & regions_15_valid
          ? {state_reg[14],
             state_reg[14]
               ? {state_reg[13],
                  state_reg[13]
                    ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
                    : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
               : {state_reg[6],
                  state_reg[6]
                    ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
                    : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}}}
          : regions_0_valid
              ? (regions_1_valid
                   ? (regions_2_valid
                        ? (regions_3_valid
                             ? (regions_4_valid
                                  ? (regions_5_valid
                                       ? (regions_6_valid
                                            ? (regions_7_valid
                                                 ? (regions_8_valid
                                                      ? (regions_9_valid
                                                           ? (regions_10_valid
                                                                ? (regions_11_valid
                                                                     ? (regions_12_valid
                                                                          ? (regions_13_valid
                                                                               ? {3'h7,
                                                                                  regions_14_valid}
                                                                               : 4'hD)
                                                                          : 4'hC)
                                                                     : 4'hB)
                                                                : 4'hA)
                                                           : 4'h9)
                                                      : 4'h8)
                                                 : 4'h7)
                                            : 4'h6)
                                       : 4'h5)
                                  : 4'h4)
                             : 4'h3)
                        : 4'h2)
                   : 4'h1)
              : 4'h0;
  wire [15:0]       _GEN =
    {{regions_15_valid},
     {regions_14_valid},
     {regions_13_valid},
     {regions_12_valid},
     {regions_11_valid},
     {regions_10_valid},
     {regions_9_valid},
     {regions_8_valid},
     {regions_7_valid},
     {regions_6_valid},
     {regions_5_valid},
     {regions_4_valid},
     {regions_3_valid},
     {regions_2_valid},
     {regions_1_valid},
     {regions_0_valid}};
  wire [15:0][29:0] _GEN_0 =
    {{regions_15_region},
     {regions_14_region},
     {regions_13_region},
     {regions_12_region},
     {regions_11_region},
     {regions_10_region},
     {regions_9_region},
     {regions_8_region},
     {regions_7_region},
     {regions_6_region},
     {regions_5_region},
     {regions_4_region},
     {regions_3_region},
     {regions_2_region},
     {regions_1_region},
     {regions_0_region}};
  wire              u_total_hits_1 =
    regions_1_region == io_update_region_0 & regions_1_valid;
  wire              u_total_hits_2 =
    regions_2_region == io_update_region_0 & regions_2_valid;
  wire              u_total_hits_3 =
    regions_3_region == io_update_region_0 & regions_3_valid;
  wire              u_total_hits_4 =
    regions_4_region == io_update_region_0 & regions_4_valid;
  wire              u_total_hits_5 =
    regions_5_region == io_update_region_0 & regions_5_valid;
  wire              u_total_hits_6 =
    regions_6_region == io_update_region_0 & regions_6_valid;
  wire              u_total_hits_7 =
    regions_7_region == io_update_region_0 & regions_7_valid;
  wire              u_total_hits_8 =
    regions_8_region == io_update_region_0 & regions_8_valid;
  wire              u_total_hits_9 =
    regions_9_region == io_update_region_0 & regions_9_valid;
  wire              u_total_hits_10 =
    regions_10_region == io_update_region_0 & regions_10_valid;
  wire              u_total_hits_11 =
    regions_11_region == io_update_region_0 & regions_11_valid;
  wire              u_total_hits_12 =
    regions_12_region == io_update_region_0 & regions_12_valid;
  wire              u_total_hits_13 =
    regions_13_region == io_update_region_0 & regions_13_valid;
  wire              u_total_hits_14 =
    regions_14_region == io_update_region_0 & regions_14_valid;
  wire              u_total_hits_15 =
    regions_15_region == io_update_region_0 & regions_15_valid;
  wire              u_bypass = io_update_region_0 == io_write_region & io_write_valid;
  wire [6:0]        _u_pointer_T_2 =
    {u_total_hits_15,
     u_total_hits_14,
     u_total_hits_13,
     u_total_hits_12,
     u_total_hits_11,
     u_total_hits_10,
     u_total_hits_9}
    | {u_total_hits_7,
       u_total_hits_6,
       u_total_hits_5,
       u_total_hits_4,
       u_total_hits_3,
       u_total_hits_2,
       u_total_hits_1};
  wire [2:0]        _u_pointer_T_4 = _u_pointer_T_2[6:4] | _u_pointer_T_2[2:0];
  wire              u_total_hits_1_1 =
    regions_1_region == io_update_region_1 & regions_1_valid;
  wire              u_total_hits_1_2 =
    regions_2_region == io_update_region_1 & regions_2_valid;
  wire              u_total_hits_1_3 =
    regions_3_region == io_update_region_1 & regions_3_valid;
  wire              u_total_hits_1_4 =
    regions_4_region == io_update_region_1 & regions_4_valid;
  wire              u_total_hits_1_5 =
    regions_5_region == io_update_region_1 & regions_5_valid;
  wire              u_total_hits_1_6 =
    regions_6_region == io_update_region_1 & regions_6_valid;
  wire              u_total_hits_1_7 =
    regions_7_region == io_update_region_1 & regions_7_valid;
  wire              u_total_hits_1_8 =
    regions_8_region == io_update_region_1 & regions_8_valid;
  wire              u_total_hits_1_9 =
    regions_9_region == io_update_region_1 & regions_9_valid;
  wire              u_total_hits_1_10 =
    regions_10_region == io_update_region_1 & regions_10_valid;
  wire              u_total_hits_1_11 =
    regions_11_region == io_update_region_1 & regions_11_valid;
  wire              u_total_hits_1_12 =
    regions_12_region == io_update_region_1 & regions_12_valid;
  wire              u_total_hits_1_13 =
    regions_13_region == io_update_region_1 & regions_13_valid;
  wire              u_total_hits_1_14 =
    regions_14_region == io_update_region_1 & regions_14_valid;
  wire              u_total_hits_1_15 =
    regions_15_region == io_update_region_1 & regions_15_valid;
  wire              u_bypass_1 = io_update_region_1 == io_write_region & io_write_valid;
  wire [6:0]        _u_pointer_T_13 =
    {u_total_hits_1_15,
     u_total_hits_1_14,
     u_total_hits_1_13,
     u_total_hits_1_12,
     u_total_hits_1_11,
     u_total_hits_1_10,
     u_total_hits_1_9}
    | {u_total_hits_1_7,
       u_total_hits_1_6,
       u_total_hits_1_5,
       u_total_hits_1_4,
       u_total_hits_1_3,
       u_total_hits_1_2,
       u_total_hits_1_1};
  wire [2:0]        _u_pointer_T_15 = _u_pointer_T_13[6:4] | _u_pointer_T_13[2:0];
  wire              _GEN_1 = w_pointer == 4'h0;
  wire              _GEN_2 = w_pointer == 4'h1;
  wire              _GEN_3 = w_pointer == 4'h2;
  wire              _GEN_4 = w_pointer == 4'h3;
  wire              _GEN_5 = w_pointer == 4'h4;
  wire              _GEN_6 = w_pointer == 4'h5;
  wire              _GEN_7 = w_pointer == 4'h6;
  wire              _GEN_8 = w_pointer == 4'h7;
  wire              _GEN_9 = w_pointer == 4'h8;
  wire              _GEN_10 = w_pointer == 4'h9;
  wire              _GEN_11 = w_pointer == 4'hA;
  wire              _GEN_12 = w_pointer == 4'hB;
  wire              _GEN_13 = w_pointer == 4'hC;
  wire              _GEN_14 = w_pointer == 4'hD;
  wire              _GEN_15 = w_pointer == 4'hE;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      regions_0_valid <= 1'h0;
      regions_0_region <= 30'h0;
      regions_1_valid <= 1'h0;
      regions_1_region <= 30'h0;
      regions_2_valid <= 1'h0;
      regions_2_region <= 30'h0;
      regions_3_valid <= 1'h0;
      regions_3_region <= 30'h0;
      regions_4_valid <= 1'h0;
      regions_4_region <= 30'h0;
      regions_5_valid <= 1'h0;
      regions_5_region <= 30'h0;
      regions_6_valid <= 1'h0;
      regions_6_region <= 30'h0;
      regions_7_valid <= 1'h0;
      regions_7_region <= 30'h0;
      regions_8_valid <= 1'h0;
      regions_8_region <= 30'h0;
      regions_9_valid <= 1'h0;
      regions_9_region <= 30'h0;
      regions_10_valid <= 1'h0;
      regions_10_region <= 30'h0;
      regions_11_valid <= 1'h0;
      regions_11_region <= 30'h0;
      regions_12_valid <= 1'h0;
      regions_12_region <= 30'h0;
      regions_13_valid <= 1'h0;
      regions_13_region <= 30'h0;
      regions_14_valid <= 1'h0;
      regions_14_region <= 30'h0;
      regions_15_valid <= 1'h0;
      regions_15_region <= 30'h0;
      state_reg <= 15'h0;
    end
    else begin
      regions_0_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_1 | regions_0_valid;
      if (io_write_valid & _GEN_1)
        regions_0_region <= io_write_region;
      regions_1_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_2 | regions_1_valid;
      if (io_write_valid & _GEN_2)
        regions_1_region <= io_write_region;
      regions_2_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_3 | regions_2_valid;
      if (io_write_valid & _GEN_3)
        regions_2_region <= io_write_region;
      regions_3_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_4 | regions_3_valid;
      if (io_write_valid & _GEN_4)
        regions_3_region <= io_write_region;
      regions_4_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_5 | regions_4_valid;
      if (io_write_valid & _GEN_5)
        regions_4_region <= io_write_region;
      regions_5_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_6 | regions_5_valid;
      if (io_write_valid & _GEN_6)
        regions_5_region <= io_write_region;
      regions_6_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_7 | regions_6_valid;
      if (io_write_valid & _GEN_7)
        regions_6_region <= io_write_region;
      regions_7_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_8 | regions_7_valid;
      if (io_write_valid & _GEN_8)
        regions_7_region <= io_write_region;
      regions_8_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_9 | regions_8_valid;
      if (io_write_valid & _GEN_9)
        regions_8_region <= io_write_region;
      regions_9_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_10 | regions_9_valid;
      if (io_write_valid & _GEN_10)
        regions_9_region <= io_write_region;
      regions_10_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_11 | regions_10_valid;
      if (io_write_valid & _GEN_11)
        regions_10_region <= io_write_region;
      regions_11_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_12 | regions_11_valid;
      if (io_write_valid & _GEN_12)
        regions_11_region <= io_write_region;
      regions_12_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_13 | regions_12_valid;
      if (io_write_valid & _GEN_13)
        regions_12_region <= io_write_region;
      regions_13_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_14 | regions_13_valid;
      if (io_write_valid & _GEN_14)
        regions_13_region <= io_write_region;
      regions_14_valid <= io_write_valid & ~_GEN[w_pointer] & _GEN_15 | regions_14_valid;
      if (io_write_valid & _GEN_15)
        regions_14_region <= io_write_region;
      regions_15_valid <=
        io_write_valid & ~_GEN[w_pointer] & (&w_pointer) | regions_15_valid;
      if (io_write_valid & (&w_pointer))
        regions_15_region <= io_write_region;
      if (io_write_valid)
        state_reg <=
          {~(w_pointer[3]),
           w_pointer[3]
             ? {~(w_pointer[2]),
                w_pointer[2]
                  ? {~(w_pointer[1]),
                     w_pointer[1] ? ~(w_pointer[0]) : state_reg[11],
                     w_pointer[1] ? state_reg[10] : ~(w_pointer[0])}
                  : state_reg[12:10],
                w_pointer[2]
                  ? state_reg[9:7]
                  : {~(w_pointer[1]),
                     w_pointer[1] ? ~(w_pointer[0]) : state_reg[8],
                     w_pointer[1] ? state_reg[7] : ~(w_pointer[0])}}
             : state_reg[13:7],
           w_pointer[3]
             ? state_reg[6:0]
             : {~(w_pointer[2]),
                w_pointer[2]
                  ? {~(w_pointer[1]),
                     w_pointer[1] ? ~(w_pointer[0]) : state_reg[4],
                     w_pointer[1] ? state_reg[3] : ~(w_pointer[0])}
                  : state_reg[5:3],
                w_pointer[2]
                  ? state_reg[2:0]
                  : {~(w_pointer[1]),
                     w_pointer[1] ? ~(w_pointer[0]) : state_reg[1],
                     w_pointer[1] ? state_reg[0] : ~(w_pointer[0])}}};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;
        end
        regions_0_valid = _RANDOM[4'h0][0];
        regions_0_region = _RANDOM[4'h0][30:1];
        regions_1_valid = _RANDOM[4'h0][31];
        regions_1_region = _RANDOM[4'h1][29:0];
        regions_2_valid = _RANDOM[4'h1][30];
        regions_2_region = {_RANDOM[4'h1][31], _RANDOM[4'h2][28:0]};
        regions_3_valid = _RANDOM[4'h2][29];
        regions_3_region = {_RANDOM[4'h2][31:30], _RANDOM[4'h3][27:0]};
        regions_4_valid = _RANDOM[4'h3][28];
        regions_4_region = {_RANDOM[4'h3][31:29], _RANDOM[4'h4][26:0]};
        regions_5_valid = _RANDOM[4'h4][27];
        regions_5_region = {_RANDOM[4'h4][31:28], _RANDOM[4'h5][25:0]};
        regions_6_valid = _RANDOM[4'h5][26];
        regions_6_region = {_RANDOM[4'h5][31:27], _RANDOM[4'h6][24:0]};
        regions_7_valid = _RANDOM[4'h6][25];
        regions_7_region = {_RANDOM[4'h6][31:26], _RANDOM[4'h7][23:0]};
        regions_8_valid = _RANDOM[4'h7][24];
        regions_8_region = {_RANDOM[4'h7][31:25], _RANDOM[4'h8][22:0]};
        regions_9_valid = _RANDOM[4'h8][23];
        regions_9_region = {_RANDOM[4'h8][31:24], _RANDOM[4'h9][21:0]};
        regions_10_valid = _RANDOM[4'h9][22];
        regions_10_region = {_RANDOM[4'h9][31:23], _RANDOM[4'hA][20:0]};
        regions_11_valid = _RANDOM[4'hA][21];
        regions_11_region = {_RANDOM[4'hA][31:22], _RANDOM[4'hB][19:0]};
        regions_12_valid = _RANDOM[4'hB][20];
        regions_12_region = {_RANDOM[4'hB][31:21], _RANDOM[4'hC][18:0]};
        regions_13_valid = _RANDOM[4'hC][19];
        regions_13_region = {_RANDOM[4'hC][31:20], _RANDOM[4'hD][17:0]};
        regions_14_valid = _RANDOM[4'hD][18];
        regions_14_region = {_RANDOM[4'hD][31:19], _RANDOM[4'hE][16:0]};
        regions_15_valid = _RANDOM[4'hE][17];
        regions_15_region = {_RANDOM[4'hE][31:18], _RANDOM[4'hF][15:0]};
        state_reg = _RANDOM[4'hF][30:16];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        regions_0_valid = 1'h0;
        regions_0_region = 30'h0;
        regions_1_valid = 1'h0;
        regions_1_region = 30'h0;
        regions_2_valid = 1'h0;
        regions_2_region = 30'h0;
        regions_3_valid = 1'h0;
        regions_3_region = 30'h0;
        regions_4_valid = 1'h0;
        regions_4_region = 30'h0;
        regions_5_valid = 1'h0;
        regions_5_region = 30'h0;
        regions_6_valid = 1'h0;
        regions_6_region = 30'h0;
        regions_7_valid = 1'h0;
        regions_7_region = 30'h0;
        regions_8_valid = 1'h0;
        regions_8_region = 30'h0;
        regions_9_valid = 1'h0;
        regions_9_region = 30'h0;
        regions_10_valid = 1'h0;
        regions_10_region = 30'h0;
        regions_11_valid = 1'h0;
        regions_11_region = 30'h0;
        regions_12_valid = 1'h0;
        regions_12_region = 30'h0;
        regions_13_valid = 1'h0;
        regions_13_region = 30'h0;
        regions_14_valid = 1'h0;
        regions_14_region = 30'h0;
        regions_15_valid = 1'h0;
        regions_15_region = 30'h0;
        state_reg = 15'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_resp_hit_0 = _GEN[io_req_pointer_0];
  assign io_resp_hit_1 = _GEN[io_req_pointer_1];
  assign io_resp_hit_2 = _GEN[io_req_pointer_2];
  assign io_resp_hit_3 = _GEN[io_req_pointer_3];
  assign io_resp_hit_4 = _GEN[io_req_pointer_4];
  assign io_resp_region_0 = _GEN_0[io_req_pointer_0];
  assign io_resp_region_1 = _GEN_0[io_req_pointer_1];
  assign io_resp_region_2 = _GEN_0[io_req_pointer_2];
  assign io_resp_region_3 = _GEN_0[io_req_pointer_3];
  assign io_resp_region_4 = _GEN_0[io_req_pointer_4];
  assign io_update_hit_0 =
    regions_0_region == io_update_region_0 & regions_0_valid | u_total_hits_1
    | u_total_hits_2 | u_total_hits_3 | u_total_hits_4 | u_total_hits_5 | u_total_hits_6
    | u_total_hits_7 | u_total_hits_8 | u_total_hits_9 | u_total_hits_10 | u_total_hits_11
    | u_total_hits_12 | u_total_hits_13 | u_total_hits_14 | u_total_hits_15 | u_bypass;
  assign io_update_hit_1 =
    regions_0_region == io_update_region_1 & regions_0_valid | u_total_hits_1_1
    | u_total_hits_1_2 | u_total_hits_1_3 | u_total_hits_1_4 | u_total_hits_1_5
    | u_total_hits_1_6 | u_total_hits_1_7 | u_total_hits_1_8 | u_total_hits_1_9
    | u_total_hits_1_10 | u_total_hits_1_11 | u_total_hits_1_12 | u_total_hits_1_13
    | u_total_hits_1_14 | u_total_hits_1_15 | u_bypass_1;
  assign io_update_pointer_0 =
    u_bypass
      ? w_pointer
      : {|{u_total_hits_15,
           u_total_hits_14,
           u_total_hits_13,
           u_total_hits_12,
           u_total_hits_11,
           u_total_hits_10,
           u_total_hits_9,
           u_total_hits_8},
         |(_u_pointer_T_2[6:3]),
         |(_u_pointer_T_4[2:1]),
         _u_pointer_T_4[2] | _u_pointer_T_4[0]};
  assign io_update_pointer_1 =
    u_bypass_1
      ? w_pointer
      : {|{u_total_hits_1_15,
           u_total_hits_1_14,
           u_total_hits_1_13,
           u_total_hits_1_12,
           u_total_hits_1_11,
           u_total_hits_1_10,
           u_total_hits_1_9,
           u_total_hits_1_8},
         |(_u_pointer_T_13[6:3]),
         |(_u_pointer_T_15[2:1]),
         _u_pointer_T_15[2] | _u_pointer_T_15[0]};
  assign io_write_pointer = w_pointer;
endmodule

