Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/hp/Documents/eda/FPM/top_final_all_isim_beh.exe -prj C:/Users/hp/Documents/eda/FPM/top_final_all_beh.prj work.top_final_all 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/fulladder.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/product.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/Multiplier.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/multiplicand.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/counter.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/add8.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/Datapath.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/controllerbeh.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/Normalizer.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/Controller.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/Adder.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/TOPDATAPATH.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/TOPCONTROL.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/TOP.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/FPM/top_final_all.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity TOPCONTROL [topcontrol_default]
Compiling architecture behavioral of entity controllerbeh [controllerbeh_default]
Compiling architecture behavioral of entity product [product_default]
Compiling architecture behavioral of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity multiplicand [multiplicand_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity fulladder2 [fulladder2_default]
Compiling architecture behavioral of entity add8 [add8_default]
Compiling architecture structural of entity datapath [datapath_default]
Compiling architecture behavioral of entity ebsaddmul [ebsaddmul_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity Norm [norm_default]
Compiling architecture behavioral of entity TOPDATAPATH [topdatapath_default]
Compiling architecture behavioral of entity TOP [top_default]
Compiling architecture behavior of entity top_final_all
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 33 VHDL Units
Built simulation executable C:/Users/hp/Documents/eda/FPM/top_final_all_isim_beh.exe
Fuse Memory Usage: 32972 KB
Fuse CPU Usage: 843 ms
