Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon May  8 16:06:50 2023
| Host         : LAPTOP-NF4J7LE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SDU_top_timing_summary_routed.rpt -pb SDU_top_timing_summary_routed.pb -rpx SDU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SDU_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22961)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21052)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22961)
----------------------------
 There are 573 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line36/clk_rx_reg/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/nolabel_line264/clk_cpu_reg/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/nolabel_line315/clk_cpu_G_reg/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/nolabel_line369/clk_ld_reg/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[0]/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[1]/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[2]/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[3]/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[4]/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[5]/Q (HIGH)

 There are 2260 register/latch pins with no clock driven by root clock pin: SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21052)
----------------------------------------------------
 There are 21052 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.291        0.000                      0                   11        0.150        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.291        0.000                      0                   11        0.150        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.766ns (28.556%)  route 1.916ns (71.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 f  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.921 r  SDU_cwyl/nolabel_line36/cnt[9]_i_2/O
                         net (fo=6, routed)           0.856     7.777    SDU_cwyl/nolabel_line36/cnt[9]_i_2_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.124     7.901 r  SDU_cwyl/nolabel_line36/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.901    SDU_cwyl/nolabel_line36/cnt_0[6]
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498    14.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X71Y72         FDCE (Setup_fdce_C_D)        0.031    15.192    SDU_cwyl/nolabel_line36/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.766ns (28.578%)  route 1.914ns (71.422%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 f  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.921 r  SDU_cwyl/nolabel_line36/cnt[9]_i_2/O
                         net (fo=6, routed)           0.854     7.775    SDU_cwyl/nolabel_line36/cnt[9]_i_2_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.899 r  SDU_cwyl/nolabel_line36/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.899    SDU_cwyl/nolabel_line36/cnt_0[5]
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498    14.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X71Y72         FDCE (Setup_fdce_C_D)        0.029    15.190    SDU_cwyl/nolabel_line36/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.674ns (28.683%)  route 1.676ns (71.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 r  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT4 (Prop_lut4_I2_O)        0.156     6.953 r  SDU_cwyl/nolabel_line36/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.616     7.569    SDU_cwyl/nolabel_line36/cnt_0[3]
    SLICE_X70Y71         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[3]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X70Y71         FDPE (Setup_fdpe_C_D)       -0.247    14.916    SDU_cwyl/nolabel_line36/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.766ns (32.823%)  route 1.568ns (67.177%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 r  SDU_cwyl/nolabel_line36/cnt_reg[7]/Q
                         net (fo=7, routed)           0.736     6.472    SDU_cwyl/nolabel_line36/cnt[7]
    SLICE_X70Y72         LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  SDU_cwyl/nolabel_line36/cnt[4]_i_2/O
                         net (fo=3, routed)           0.832     7.428    SDU_cwyl/nolabel_line36/cnt[4]_i_2_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.552 r  SDU_cwyl/nolabel_line36/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     7.552    SDU_cwyl/nolabel_line36/cnt_0[2]
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[2]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X70Y71         FDCE (Setup_fdce_C_D)        0.081    15.244    SDU_cwyl/nolabel_line36/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.766ns (33.620%)  route 1.512ns (66.380%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 f  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.921 r  SDU_cwyl/nolabel_line36/cnt[9]_i_2/O
                         net (fo=6, routed)           0.452     7.373    SDU_cwyl/nolabel_line36/cnt[9]_i_2_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  SDU_cwyl/nolabel_line36/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.497    SDU_cwyl/nolabel_line36/cnt_0[8]
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498    14.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[8]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X71Y72         FDCE (Setup_fdce_C_D)        0.031    15.192    SDU_cwyl/nolabel_line36/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.697ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.766ns (33.634%)  route 1.511ns (66.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 f  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.921 r  SDU_cwyl/nolabel_line36/cnt[9]_i_2/O
                         net (fo=6, routed)           0.451     7.372    SDU_cwyl/nolabel_line36/cnt[9]_i_2_n_0
    SLICE_X71Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.496 r  SDU_cwyl/nolabel_line36/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.496    SDU_cwyl/nolabel_line36/cnt_0[9]
    SLICE_X71Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498    14.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[9]/C
                         clock pessimism              0.276    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_D)        0.032    15.193    SDU_cwyl/nolabel_line36/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.697    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.766ns (33.342%)  route 1.531ns (66.658%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 f  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.921 r  SDU_cwyl/nolabel_line36/cnt[9]_i_2/O
                         net (fo=6, routed)           0.471     7.392    SDU_cwyl/nolabel_line36/cnt[9]_i_2_n_0
    SLICE_X70Y72         LUT4 (Prop_lut4_I1_O)        0.124     7.516 r  SDU_cwyl/nolabel_line36/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.516    SDU_cwyl/nolabel_line36/cnt[7]_i_1_n_0
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498    14.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                         clock pessimism              0.298    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X70Y72         FDPE (Setup_fdpe_C_D)        0.079    15.262    SDU_cwyl/nolabel_line36/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/clk_rx_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.766ns (35.723%)  route 1.378ns (64.277%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 f  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           1.060     6.797    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.921 r  SDU_cwyl/nolabel_line36/cnt[9]_i_2/O
                         net (fo=6, routed)           0.318     7.239    SDU_cwyl/nolabel_line36/cnt[9]_i_2_n_0
    SLICE_X70Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.363 r  SDU_cwyl/nolabel_line36/clk_rx_i_1/O
                         net (fo=1, routed)           0.000     7.363    SDU_cwyl/nolabel_line36/clk_rx
    SLICE_X70Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/clk_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498    14.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/clk_rx_reg/C
                         clock pessimism              0.298    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X70Y72         FDCE (Setup_fdce_C_D)        0.077    15.260    SDU_cwyl/nolabel_line36/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.766ns (39.368%)  route 1.180ns (60.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 r  SDU_cwyl/nolabel_line36/cnt_reg[7]/Q
                         net (fo=7, routed)           0.736     6.472    SDU_cwyl/nolabel_line36/cnt[7]
    SLICE_X70Y72         LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  SDU_cwyl/nolabel_line36/cnt[4]_i_2/O
                         net (fo=3, routed)           0.444     7.040    SDU_cwyl/nolabel_line36/cnt[4]_i_2_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  SDU_cwyl/nolabel_line36/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.164    SDU_cwyl/nolabel_line36/cnt_0[4]
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[4]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X70Y71         FDCE (Setup_fdce_C_D)        0.079    15.242    SDU_cwyl/nolabel_line36/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.766ns (39.691%)  route 1.164ns (60.309%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.616     5.219    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.737 r  SDU_cwyl/nolabel_line36/cnt_reg[7]/Q
                         net (fo=7, routed)           0.736     6.472    SDU_cwyl/nolabel_line36/cnt[7]
    SLICE_X70Y72         LUT5 (Prop_lut5_I1_O)        0.124     6.596 r  SDU_cwyl/nolabel_line36/cnt[4]_i_2/O
                         net (fo=3, routed)           0.428     7.025    SDU_cwyl/nolabel_line36/cnt[4]_i_2_n_0
    SLICE_X70Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.149 r  SDU_cwyl/nolabel_line36/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.149    SDU_cwyl/nolabel_line36/cnt[0]_i_1__1_n_0
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500    14.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[0]/C
                         clock pessimism              0.276    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X70Y71         FDCE (Setup_fdce_C_D)        0.077    15.240    SDU_cwyl/nolabel_line36/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  8.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SDU_cwyl/nolabel_line36/cnt_reg[6]/Q
                         net (fo=7, routed)           0.098     1.717    SDU_cwyl/nolabel_line36/cnt[6]
    SLICE_X70Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.762 r  SDU_cwyl/nolabel_line36/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    SDU_cwyl/nolabel_line36/cnt[7]_i_1_n_0
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y72         FDPE (Hold_fdpe_C_D)         0.121     1.611    SDU_cwyl/nolabel_line36/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/clk_rx_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  SDU_cwyl/nolabel_line36/cnt_reg[5]/Q
                         net (fo=7, routed)           0.142     1.761    SDU_cwyl/nolabel_line36/cnt[5]
    SLICE_X70Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  SDU_cwyl/nolabel_line36/clk_rx_i_1/O
                         net (fo=1, routed)           0.000     1.806    SDU_cwyl/nolabel_line36/clk_rx
    SLICE_X70Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/clk_rx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/clk_rx_reg/C
                         clock pessimism             -0.501     1.490    
    SLICE_X70Y72         FDCE (Hold_fdce_C_D)         0.120     1.610    SDU_cwyl/nolabel_line36/clk_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.373%)  route 0.137ns (39.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.641 r  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     1.779    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  SDU_cwyl/nolabel_line36/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    SDU_cwyl/nolabel_line36/cnt_0[4]
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X70Y71         FDCE (Hold_fdce_C_D)         0.121     1.612    SDU_cwyl/nolabel_line36/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.205%)  route 0.117ns (35.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.641 r  SDU_cwyl/nolabel_line36/cnt_reg[7]/Q
                         net (fo=7, routed)           0.117     1.758    SDU_cwyl/nolabel_line36/cnt[7]
    SLICE_X71Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  SDU_cwyl/nolabel_line36/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    SDU_cwyl/nolabel_line36/cnt_0[6]
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X71Y72         FDCE (Hold_fdce_C_D)         0.092     1.582    SDU_cwyl/nolabel_line36/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.008%)  route 0.118ns (35.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.641 r  SDU_cwyl/nolabel_line36/cnt_reg[7]/Q
                         net (fo=7, routed)           0.118     1.759    SDU_cwyl/nolabel_line36/cnt[7]
    SLICE_X71Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  SDU_cwyl/nolabel_line36/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SDU_cwyl/nolabel_line36/cnt_0[5]
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X71Y72         FDCE (Hold_fdce_C_D)         0.091     1.581    SDU_cwyl/nolabel_line36/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.093%)  route 0.100ns (28.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.625 r  SDU_cwyl/nolabel_line36/cnt_reg[3]/Q
                         net (fo=5, routed)           0.100     1.725    SDU_cwyl/nolabel_line36/cnt[3]
    SLICE_X70Y71         LUT6 (Prop_lut6_I0_O)        0.098     1.823 r  SDU_cwyl/nolabel_line36/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    SDU_cwyl/nolabel_line36/cnt_0[2]
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X70Y71         FDCE (Hold_fdce_C_D)         0.121     1.598    SDU_cwyl/nolabel_line36/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.684%)  route 0.102ns (29.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDPE (Prop_fdpe_C_Q)         0.148     1.625 r  SDU_cwyl/nolabel_line36/cnt_reg[3]/Q
                         net (fo=5, routed)           0.102     1.727    SDU_cwyl/nolabel_line36/cnt[3]
    SLICE_X70Y71         LUT6 (Prop_lut6_I1_O)        0.098     1.825 r  SDU_cwyl/nolabel_line36/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    SDU_cwyl/nolabel_line36/cnt[0]_i_1__1_n_0
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X70Y71         FDCE (Hold_fdce_C_D)         0.120     1.597    SDU_cwyl/nolabel_line36/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.327%)  route 0.176ns (48.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SDU_cwyl/nolabel_line36/cnt_reg[5]/Q
                         net (fo=7, routed)           0.176     1.795    SDU_cwyl/nolabel_line36/cnt[5]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  SDU_cwyl/nolabel_line36/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.840    SDU_cwyl/nolabel_line36/cnt_0[8]
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X71Y72         FDCE (Hold_fdce_C_D)         0.092     1.569    SDU_cwyl/nolabel_line36/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.906%)  route 0.179ns (49.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  SDU_cwyl/nolabel_line36/cnt_reg[5]/Q
                         net (fo=7, routed)           0.179     1.798    SDU_cwyl/nolabel_line36/cnt[5]
    SLICE_X71Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  SDU_cwyl/nolabel_line36/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.843    SDU_cwyl/nolabel_line36/cnt_0[9]
    SLICE_X71Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[9]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_D)         0.092     1.569    SDU_cwyl/nolabel_line36/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.558     1.477    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.641 r  SDU_cwyl/nolabel_line36/cnt_reg[1]/Q
                         net (fo=6, routed)           0.233     1.875    SDU_cwyl/nolabel_line36/cnt[1]
    SLICE_X70Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  SDU_cwyl/nolabel_line36/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.920    SDU_cwyl/nolabel_line36/cnt[1]_i_1__1_n_0
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X70Y72         FDPE (Hold_fdpe_C_D)         0.121     1.598    SDU_cwyl/nolabel_line36/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y72    SDU_cwyl/nolabel_line36/clk_rx_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X70Y72    SDU_cwyl/nolabel_line36/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y72    SDU_cwyl/nolabel_line36/cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y72    SDU_cwyl/nolabel_line36/cnt_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X70Y72    SDU_cwyl/nolabel_line36/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/clk_rx_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/clk_rx_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/clk_rx_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/clk_rx_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/cnt_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y72    SDU_cwyl/nolabel_line36/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X70Y71    SDU_cwyl/nolabel_line36/cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         21069 Endpoints
Min Delay         21069 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.792ns  (logic 8.042ns (13.015%)  route 53.750ns (86.985%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 f  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 r  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 r  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.375    60.505    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT4 (Prop_lut4_I3_O)        0.152    60.657 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[6]_i_5/O
                         net (fo=1, routed)           0.803    61.460    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[6]_i_5_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I5_O)        0.332    61.792 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    61.792    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[6]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.527ns  (logic 7.806ns (12.687%)  route 53.721ns (87.313%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 f  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 r  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 r  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.350    60.480    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT4 (Prop_lut4_I2_O)        0.124    60.604 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[0]_i_3/O
                         net (fo=1, routed)           0.799    61.403    SDU_cwyl/nolabel_line66/nolabel_line67/h2c[0]
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.124    61.527 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[0]_i_1/O
                         net (fo=1, routed)           0.000    61.527    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[0]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.438ns  (logic 8.038ns (13.083%)  route 53.400ns (86.917%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 f  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 r  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 f  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 f  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 f  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 f  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 f  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.138    60.268    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.153    60.421 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.690    61.111    SDU_cwyl/nolabel_line66/nolabel_line67/h2c[4]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.327    61.438 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    61.438    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_2_n_0
    SLICE_X61Y67         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.401ns  (logic 8.038ns (13.091%)  route 53.363ns (86.909%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=11 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 f  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 r  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 f  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 f  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 f  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 f  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 f  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.138    60.268    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.153    60.421 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_4/O
                         net (fo=2, routed)           0.653    61.074    SDU_cwyl/nolabel_line66/nolabel_line67/h2c[4]
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.327    61.401 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[4]_i_1/O
                         net (fo=1, routed)           0.000    61.401    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[4]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.316ns  (logic 7.806ns (12.731%)  route 53.510ns (87.269%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=12 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 f  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 f  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 r  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 f  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 f  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 f  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 f  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 f  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.138    60.268    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.124    60.392 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[3]_i_3/O
                         net (fo=1, routed)           0.800    61.192    SDU_cwyl/nolabel_line66/nolabel_line67/h2c[3]
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.124    61.316 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    61.316    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[3]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.249ns  (logic 8.034ns (13.117%)  route 53.215ns (86.883%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=4 LUT5=5 LUT6=11 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 f  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 r  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 r  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.350    60.480    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.150    60.630 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[1]_i_3/O
                         net (fo=1, routed)           0.293    60.923    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[1]_i_3_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.326    61.249 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[1]_i_1/O
                         net (fo=1, routed)           0.000    61.249    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[1]_i_1_n_0
    SLICE_X61Y68         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.040ns  (logic 7.806ns (12.788%)  route 53.234ns (87.212%))
  Logic Levels:           37  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=4 LUT5=4 LUT6=12 MUXF7=5 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)        9.746    47.475    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/A6
    SLICE_X38Y117        MUXF7 (Prop_muxf7_S_O)       0.314    47.789 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           0.963    48.752    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_21_21_n_1
    SLICE_X43Y115        LUT6 (Prop_lut6_I5_O)        0.298    49.050 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.050    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X43Y115        MUXF7 (Prop_muxf7_I1_O)      0.217    49.267 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=4, routed)           2.929    52.196    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_187[20]
    SLICE_X44Y67         LUT3 (Prop_lut3_I0_O)        0.327    52.523 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_494/O
                         net (fo=1, routed)           1.201    53.725    CPU/u_Ins_Mem/d_tx[5]_i_297_0
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.326    54.051 f  CPU/u_Ins_Mem/d_tx[5]_i_426/O
                         net (fo=1, routed)           0.889    54.940    SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_148
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.124    55.064 r  SDU_cwyl/nolabel_line66/nolabel_line239/d_tx[5]_i_297/O
                         net (fo=1, routed)           0.994    56.058    SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_72
    SLICE_X44Y79         LUT6 (Prop_lut6_I1_O)        0.124    56.182 r  SDU_cwyl/nolabel_line66/nolabel_line350/d_tx[5]_i_148/O
                         net (fo=1, routed)           0.738    56.919    SDU_cwyl/nolabel_line66/nolabel_line264/d_tx_reg[5]_i_38_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.124    57.043 r  SDU_cwyl/nolabel_line66/nolabel_line264/d_tx[5]_i_72/O
                         net (fo=1, routed)           0.000    57.043    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_5
    SLICE_X47Y81         MUXF7 (Prop_muxf7_I1_O)      0.217    57.260 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38/O
                         net (fo=1, routed)           1.570    58.831    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[5]_i_38_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.299    59.130 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13/O
                         net (fo=8, routed)           1.375    60.505    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[5]_i_13_n_0
    SLICE_X61Y67         LUT4 (Prop_lut4_I2_O)        0.124    60.629 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[2]_i_3/O
                         net (fo=1, routed)           0.287    60.916    SDU_cwyl/nolabel_line66/nolabel_line67/h2c[2]
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.124    61.040 r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    61.040    SDU_cwyl/nolabel_line66/nolabel_line67/d_tx[2]_i_1_n_0
    SLICE_X59Y67         FDRE                                         r  SDU_cwyl/nolabel_line66/nolabel_line67/d_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/u_Reg/rf_reg_r1_0_31_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.513ns  (logic 6.343ns (11.853%)  route 47.170ns (88.147%))
  Logic Levels:           29  (CARRY4=8 FDRE=1 LUT2=1 LUT4=3 LUT5=5 LUT6=6 MUXF7=4 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)       10.652    48.381    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28/A6
    SLICE_X30Y121        MUXF7 (Prop_muxf7_S_O)       0.314    48.695 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28/F7.SP/O
                         net (fo=1, routed)           1.151    49.846    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28_n_1
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.298    50.144 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    50.144    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X31Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    50.389 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           2.188    52.577    CPU/u_Ins_Mem/rf_reg_r3_0_31_30_31__0[28]
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.298    52.875 r  CPU/u_Ins_Mem/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=3, routed)           0.638    53.513    CPU/u_Reg/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X38Y77         RAMD32                                       r  CPU/u_Reg/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/u_Reg/rf_reg_r3_0_31_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.378ns  (logic 6.343ns (11.883%)  route 47.035ns (88.117%))
  Logic Levels:           29  (CARRY4=8 FDRE=1 LUT2=1 LUT4=3 LUT5=5 LUT6=6 MUXF7=4 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)       10.652    48.381    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28/A6
    SLICE_X30Y121        MUXF7 (Prop_muxf7_S_O)       0.314    48.695 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28/F7.SP/O
                         net (fo=1, routed)           1.151    49.846    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28_n_1
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.298    50.144 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    50.144    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X31Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    50.389 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           2.188    52.577    CPU/u_Ins_Mem/rf_reg_r3_0_31_30_31__0[28]
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.298    52.875 r  CPU/u_Ins_Mem/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=3, routed)           0.503    53.378    CPU/u_Reg/rf_reg_r3_0_31_24_29/DIC0
    SLICE_X42Y78         RAMD32                                       r  CPU/u_Reg/rf_reg_r3_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/u_Reg/rf_reg_r2_0_31_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.373ns  (logic 6.343ns (11.884%)  route 47.030ns (88.116%))
  Logic Levels:           29  (CARRY4=8 FDRE=1 LUT2=1 LUT4=3 LUT5=5 LUT6=6 MUXF7=4 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/C
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SDU_cwyl/nolabel_line66/sel_mode_reg[6]/Q
                         net (fo=11, routed)          1.043     1.499    SDU_cwyl/nolabel_line66_n_78
    SLICE_X66Y73         LUT2 (Prop_lut2_I0_O)        0.148     1.647 r  SDU_cwyl/u_inst_mem_i_36/O
                         net (fo=13, routed)          1.549     3.196    SDU_cwyl/nolabel_line66/nolabel_line67/FSM_onehot_curr_state_reg[0]_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.328     3.524 r  SDU_cwyl/nolabel_line66/nolabel_line67/u_inst_mem_i_38/O
                         net (fo=21, routed)          1.591     5.115    SDU_cwyl/nolabel_line66/nolabel_line192/u_data_mem_i_1_3
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/u_inst_mem_i_31/O
                         net (fo=3, routed)           0.441     5.680    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_2
    SLICE_X54Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.804 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_inst_mem_i_9/O
                         net (fo=1536, routed)       12.314    18.118    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/A1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    18.242 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SP.LOW/O
                         net (fo=1, routed)           0.000    18.242    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/SPO0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    18.483 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12/F7.SP/O
                         net (fo=1, routed)           0.804    19.287    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_12_12_n_1
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.298    19.585 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.585    CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0_i_1_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I0_O)      0.238    19.823 r  CPU/u_Ins_Mem/u_inst_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[12]_INST_0/O
                         net (fo=17, routed)          2.602    22.424    CPU/u_Ins_Mem/IR[12]
    SLICE_X39Y67         LUT4 (Prop_lut4_I1_O)        0.298    22.722 r  CPU/u_Ins_Mem/i__carry__0_i_10/O
                         net (fo=4, routed)           1.031    23.753    CPU/u_Ins_Mem/i__carry__0_i_10_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I2_O)        0.124    23.877 r  CPU/u_Ins_Mem/i__carry__0_i_9/O
                         net (fo=51, routed)          2.776    26.653    CPU/u_Ins_Mem/CTL[18]
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.152    26.805 r  CPU/u_Ins_Mem/Less0_carry_i_20/O
                         net (fo=96, routed)          3.176    29.981    CPU/u_Ins_Mem/i__carry__0_i_9_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.326    30.307 r  CPU/u_Ins_Mem/i__carry_i_8/O
                         net (fo=1, routed)           0.000    30.307    CPU/u_ALU/rf_reg_r1_0_31_0_5_i_23_0[0]
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.839 r  CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.839    CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.953 r  CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.953    CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.067 r  CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.067    CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.181 r  CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.181    CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.295 r  CPU/u_ALU/Less0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.295    CPU/u_ALU/Less0_inferred__0/i__carry__3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.409 r  CPU/u_ALU/Less0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.409    CPU/u_ALU/Less0_inferred__0/i__carry__4_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.523 r  CPU/u_ALU/Less0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.523    CPU/u_ALU/Less0_inferred__0/i__carry__5_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.836 r  CPU/u_ALU/Less0_inferred__0/i__carry__6/O[3]
                         net (fo=6, routed)           1.069    32.905    CPU/u_Ins_Mem/adderout_carry_i_9_0[3]
    SLICE_X35Y76         LUT6 (Prop_lut6_I0_O)        0.306    33.211 r  CPU/u_Ins_Mem/u_data_mem_i_125/O
                         net (fo=30, routed)          2.361    35.573    CPU/u_Ins_Mem/u_data_mem_i_125_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I1_O)        0.124    35.697 r  CPU/u_Ins_Mem/u_data_mem_i_73/O
                         net (fo=1, routed)           0.469    36.166    CPU/u_Ins_Mem/u_data_mem_i_73_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124    36.290 r  CPU/u_Ins_Mem/u_data_mem_i_47/O
                         net (fo=6, routed)           1.315    37.605    SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_1[6]
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124    37.729 r  SDU_cwyl/nolabel_line66/nolabel_line350/u_data_mem_i_4/O
                         net (fo=1280, routed)       10.652    48.381    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28/A6
    SLICE_X30Y121        MUXF7 (Prop_muxf7_S_O)       0.314    48.695 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28/F7.SP/O
                         net (fo=1, routed)           1.151    49.846    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_28_28_n_1
    SLICE_X31Y112        LUT6 (Prop_lut6_I0_O)        0.298    50.144 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    50.144    CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X31Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    50.389 r  CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[28]_INST_0/O
                         net (fo=4, routed)           2.188    52.577    CPU/u_Ins_Mem/rf_reg_r3_0_31_30_31__0[28]
    SLICE_X41Y80         LUT5 (Prop_lut5_I2_O)        0.298    52.875 r  CPU/u_Ins_Mem/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=3, routed)           0.498    53.373    CPU/u_Reg/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X38Y78         RAMD32                                       r  CPU/u_Reg/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line45/sir/SIR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line45/DIR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line45/sir/SIR_reg[5]/C
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SDU_cwyl/nolabel_line45/sir/SIR_reg[5]/Q
                         net (fo=2, routed)           0.075     0.203    SDU_cwyl/nolabel_line45/p_1_in[4]
    SLICE_X68Y77         FDCE                                         r  SDU_cwyl/nolabel_line45/DIR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[20]/C
    SLICE_X48Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[20]/Q
                         net (fo=1, routed)           0.051     0.192    SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D__0[20]
    SLICE_X49Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.237 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     0.237    SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[20]_i_1_n_0
    SLICE_X49Y91         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[29]/C
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[29]/Q
                         net (fo=1, routed)           0.051     0.192    SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D__0[29]
    SLICE_X49Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.237 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     0.237    SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[29]_i_1_n_0
    SLICE_X49Y93         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[10]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[10]/Q
                         net (fo=3, routed)           0.098     0.239    SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg_n_0_[10]
    SLICE_X53Y87         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[28]/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[28]/Q
                         net (fo=1, routed)           0.053     0.194    SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D__0[28]
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.239 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     0.239    SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[28]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line57/SOR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDU_cwyl/nolabel_line57/SOR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE                         0.000     0.000 r  SDU_cwyl/nolabel_line57/SOR_reg[6]/C
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line57/SOR_reg[6]/Q
                         net (fo=1, routed)           0.054     0.195    SDU_cwyl/nolabel_line57/SOR_reg_n_0_[6]
    SLICE_X62Y69         LUT4 (Prop_lut4_I0_O)        0.045     0.240 r  SDU_cwyl/nolabel_line57/SOR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.240    SDU_cwyl/nolabel_line57/SOR[5]
    SLICE_X62Y69         FDRE                                         r  SDU_cwyl/nolabel_line57/SOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[4]/C
    SLICE_X53Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[4]/Q
                         net (fo=1, routed)           0.057     0.198    SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D__0[4]
    SLICE_X52Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.243 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.243    SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr[4]_i_1_n_0
    SLICE_X52Y85         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.340%)  route 0.109ns (43.660%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[9]/C
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line192/cur_addr_reg[9]/Q
                         net (fo=4, routed)           0.109     0.250    SDU_cwyl/nolabel_line66/nolabel_line192/addr_D[9]
    SLICE_X53Y87         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line192/last_addr_D_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line217/last_addr_I_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.187%)  route 0.110ns (43.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg[12]/C
    SLICE_X52Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg[12]/Q
                         net (fo=3, routed)           0.110     0.251    SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg_n_0_[12]
    SLICE_X53Y88         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line217/last_addr_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SDU_cwyl/nolabel_line66/nolabel_line217/last_addr_I_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.857%)  route 0.111ns (44.143%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE                         0.000     0.000 r  SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg[9]/C
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SDU_cwyl/nolabel_line66/nolabel_line217/cur_addr_reg[9]/Q
                         net (fo=4, routed)           0.111     0.252    SDU_cwyl/nolabel_line66/nolabel_line217/Q[9]
    SLICE_X53Y86         FDCE                                         r  SDU_cwyl/nolabel_line66/nolabel_line217/last_addr_I_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/clk_rx_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/clk_rx_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y72         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y72         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.247ns  (logic 1.631ns (11.448%)  route 12.616ns (88.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.524    14.247    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.498     4.921    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 1.631ns (11.566%)  route 12.471ns (88.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.378    14.102    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500     4.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 1.631ns (11.566%)  route 12.471ns (88.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.378    14.102    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500     4.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.102ns  (logic 1.631ns (11.566%)  route 12.471ns (88.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.093     4.600    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.724 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         9.378    14.102    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.500     4.923    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.768ns  (logic 0.320ns (5.540%)  route 5.449ns (94.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.114     5.768    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.768ns  (logic 0.320ns (5.540%)  route 5.449ns (94.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.114     5.768    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.768ns  (logic 0.320ns (5.540%)  route 5.449ns (94.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.114     5.768    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.768ns  (logic 0.320ns (5.540%)  route 5.449ns (94.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.114     5.768    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y71         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.828     1.993    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y71         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/clk_rx_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.829ns  (logic 0.320ns (5.483%)  route 5.509ns (94.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.175     5.829    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/clk_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/clk_rx_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.829ns  (logic 0.320ns (5.483%)  route 5.509ns (94.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.175     5.829    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y72         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.829ns  (logic 0.320ns (5.483%)  route 5.509ns (94.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.175     5.829    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.829ns  (logic 0.320ns (5.483%)  route 5.509ns (94.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.175     5.829    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.829ns  (logic 0.320ns (5.483%)  route 5.509ns (94.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.175     5.829    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X70Y72         FDPE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X70Y72         FDPE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            SDU_cwyl/nolabel_line36/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.829ns  (logic 0.320ns (5.483%)  route 5.509ns (94.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.335     1.609    CPU/u_Led/rstn_IBUF
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  CPU/u_Led/pc[31]_i_1/O
                         net (fo=562, routed)         4.175     5.829    SDU_cwyl/nolabel_line36/cnt_reg[0]_0
    SLICE_X71Y72         FDCE                                         f  SDU_cwyl/nolabel_line36/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.827     1.992    SDU_cwyl/nolabel_line36/CLK
    SLICE_X71Y72         FDCE                                         r  SDU_cwyl/nolabel_line36/cnt_reg[8]/C





