{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79981,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000186444,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.09559e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.99294e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.09559e-05,
	"finish__design__instance__count__class:buffer": 24,
	"finish__design__instance__area__class:buffer": 180.173,
	"finish__design__instance__count__class:timing_repair_buffer": 171,
	"finish__design__instance__area__class:timing_repair_buffer": 746.966,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 15.0144,
	"finish__design__instance__count__class:sequential_cell": 156,
	"finish__design__instance__area__class:sequential_cell": 3912.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 206,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2070.74,
	"finish__design__instance__count": 561,
	"finish__design__instance__area": 6925.39,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.716321,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.907234,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00067025,
	"finish__power__switching__total": 0.000424903,
	"finish__power__leakage__total": 3.03273e-09,
	"finish__power__total": 0.00109516,
	"finish__design__io": 182,
	"finish__design__die__area": 11455.4,
	"finish__design__core__area": 10508.8,
	"finish__design__instance__count": 697,
	"finish__design__instance__area": 7095.56,
	"finish__design__instance__count__stdcell": 697,
	"finish__design__instance__area__stdcell": 7095.56,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.675199,
	"finish__design__instance__utilization__stdcell": 0.675199,
	"finish__design__rows": 37,
	"finish__design__rows:unithd": 37,
	"finish__design__sites": 8399,
	"finish__design__sites:unithd": 8399,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}