// Seed: 2542267524
module module_0;
  uwire id_1;
  generate
    if (1 << -1'h0) begin : LABEL_0
      assign id_1 = -1;
    end
  endgenerate
  parameter id_2 = -1;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1
);
  wire ["" : 1] id_3;
  logic id_4[1  - "" : 1];
  ;
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = id_4;
endmodule
module module_2 #(
    parameter id_1 = 32'd80,
    parameter id_2 = 32'd22
) (
    _id_1
);
  input wire _id_1;
  wire [{  -1  ?  -1 : -1 'h0 +  1  ,  id_1  }  <  id_1 : 1] _id_2;
  module_0 modCall_1 ();
  wire [id_2 : id_2] id_3;
  parameter id_4 = 1;
  wire id_5;
  ;
endmodule
