; ==============================================================================
; Bitwise Stress Test Configuration
; ==============================================================================
; High-parallelism configuration for shift and bitwise operations.
; Tests: BitShifter (8 units), BitwiseOperations (16 units), BitRegister (4 units)

[CycleCounts]
; BitShifter operations (8 units)
shl = 1
lshr = 1
ashr = 1

; BitwiseOperations (16 units - very high parallelism)
and = 1
or = 1
xor = 1

; BitRegister
bitcast = 1

; Type conversions (use shifter)
sext = 1
zext = 1
trunc = 1
select = 1

; Integer support
add = 1
sub = 1
icmp = 1

; Memory
load = 1
store = 1

; Control flow
counter = 1
br = 1
ret = 1
phi = 0
getelementptr = 1

[FunctionalUnits]
; Counter
counter_limit = 1
counter_cycles = 1
counter_pipelined = false

; IntegerAdder for loop support
int_adder_limit = 4
int_adder_cycles = 1
int_adder_pipelined = true

; BitShifter - high parallelism
int_shifter_limit = 8
int_shifter_cycles = 1
int_shifter_pipelined = true

; BitwiseOperations - very high parallelism
int_bitwise_limit = 16
int_bitwise_cycles = 1
int_bitwise_pipelined = true

; BitRegister
bit_register_limit = 4
bit_register_cycles = 1
bit_register_pipelined = true

; Memory
memory_limit = 2
memory_cycles = 1
memory_pipelined = false

[Scheduler]
pipelined = true
cycle_time = 5
