// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLMonitor_2(
  input        clock,
  input        reset,
  input        io_in_a_ready,
  input        io_in_a_valid,
  input [1:0]  io_in_a_bits_size,
  input [4:0]  io_in_a_bits_source,
  input [31:0] io_in_a_bits_address,
  input [7:0]  io_in_a_bits_mask,
  input        io_in_d_ready,
  input        io_in_d_valid,
  input [2:0]  io_in_d_bits_opcode,
  input [1:0]  io_in_d_bits_size,
  input [4:0]  io_in_d_bits_source
);

  wire [31:0]  _plusarg_reader_1_out;
  wire [31:0]  _plusarg_reader_out;
  wire         a_first_done = io_in_a_ready & io_in_a_valid;
  reg          a_first_counter;
  reg  [1:0]   size;
  reg  [4:0]   source;
  reg  [31:0]  address;
  reg          d_first_counter;
  reg  [2:0]   opcode_1;
  reg  [1:0]   size_1;
  reg  [4:0]   source_1;
  reg  [31:0]  inflight;
  reg  [127:0] inflight_opcodes;
  reg  [127:0] inflight_sizes;
  reg          a_first_counter_1;
  reg          d_first_counter_1;
  wire [31:0]  _GEN = {27'h0, io_in_a_bits_source};
  wire         _GEN_0 = a_first_done & ~a_first_counter_1;
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;
  wire [31:0]  _GEN_1 = {27'h0, io_in_d_bits_source};
  reg  [31:0]  watchdog;
  reg  [31:0]  inflight_1;
  reg  [127:0] inflight_sizes_1;
  reg          d_first_counter_2;
  reg  [31:0]  watchdog_1;
  `ifndef SYNTHESIS
    wire [7:0][2:0] _GEN_2 = '{3'h4, 3'h5, 3'h2, 3'h1, 3'h1, 3'h1, 3'h0, 3'h0};
    wire [7:0][2:0] _GEN_3 = '{3'h4, 3'h4, 3'h2, 3'h1, 3'h1, 3'h1, 3'h0, 3'h0};
    wire            mask_sub_sub_size = io_in_a_bits_size == 2'h2;
    wire            mask_sub_sub_0_1 =
      (&io_in_a_bits_size) | mask_sub_sub_size & ~(io_in_a_bits_address[2]);
    wire            mask_sub_sub_1_1 =
      (&io_in_a_bits_size) | mask_sub_sub_size & io_in_a_bits_address[2];
    wire            mask_sub_size = io_in_a_bits_size == 2'h1;
    wire            mask_sub_0_2 =
      ~(io_in_a_bits_address[2]) & ~(io_in_a_bits_address[1]);
    wire            mask_sub_0_1 = mask_sub_sub_0_1 | mask_sub_size & mask_sub_0_2;
    wire            mask_sub_1_2 = ~(io_in_a_bits_address[2]) & io_in_a_bits_address[1];
    wire            mask_sub_1_1 = mask_sub_sub_0_1 | mask_sub_size & mask_sub_1_2;
    wire            mask_sub_2_2 = io_in_a_bits_address[2] & ~(io_in_a_bits_address[1]);
    wire            mask_sub_2_1 = mask_sub_sub_1_1 | mask_sub_size & mask_sub_2_2;
    wire            mask_sub_3_2 = io_in_a_bits_address[2] & io_in_a_bits_address[1];
    wire            mask_sub_3_1 = mask_sub_sub_1_1 | mask_sub_size & mask_sub_3_2;
    wire            _GEN_4 = io_in_a_valid & ~reset;
    wire            _GEN_5 = io_in_d_bits_size != 2'h3;
    wire            _GEN_6 = io_in_d_valid & io_in_d_bits_opcode == 3'h4 & ~reset;
    wire            _GEN_7 = io_in_d_valid & io_in_d_bits_opcode == 3'h5 & ~reset;
    wire            _GEN_8 = io_in_a_valid & a_first_counter & ~reset;
    wire            _GEN_9 = io_in_d_valid & d_first_counter & ~reset;
    wire [127:0]    _GEN_10 = {121'h0, io_in_d_bits_source, 2'h0};
    wire [127:0]    _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_10;
    wire            _same_cycle_resp_T_1 = io_in_a_valid & ~a_first_counter_1;
    wire [31:0]     a_set_wo_ready = _same_cycle_resp_T_1 ? 32'h1 << _GEN : 32'h0;
    wire            _GEN_11 = io_in_d_valid & ~d_first_counter_1;
    wire            _GEN_12 = _GEN_11 & ~d_release_ack;
    wire            same_cycle_resp =
      _same_cycle_resp_T_1 & io_in_a_bits_source == io_in_d_bits_source;
    wire            _GEN_13 = _GEN_12 & same_cycle_resp & ~reset;
    wire            _GEN_14 = _GEN_12 & ~same_cycle_resp & ~reset;
    wire [3:0]      _GEN_15 = {2'h0, io_in_d_bits_size};
    wire            _GEN_16 = io_in_d_valid & ~d_first_counter_2 & d_release_ack & ~reset;
    wire [5:0]      _is_aligned_mask_T = 6'h7 << io_in_a_bits_size;
    wire [31:0]     _GEN_17 = inflight >> _GEN;
    wire [31:0]     _GEN_18 = inflight >> _GEN_1;
    wire [127:0]    _a_size_lookup_T_1 = inflight_sizes >> _GEN_10;
    wire [31:0]     _GEN_19 = inflight_1 >> _GEN_1;
    wire [127:0]    _c_size_lookup_T_1 = inflight_sizes_1 >> _GEN_10;
    always @(posedge clock) begin
      if (_GEN_4
          & ~({io_in_a_bits_address[31],
               io_in_a_bits_address[30:17] ^ 14'h3080,
               io_in_a_bits_address[15:13]} == 18'h0
              | io_in_a_bits_address[31:17] == 15'h4148)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel carries PutFull type which is unexpected using diplomatic parameters (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_4 & (|(io_in_a_bits_address[2:0] & ~(_is_aligned_mask_T[2:0])))) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel PutFull address not aligned to size (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_4
          & io_in_a_bits_mask != {mask_sub_3_1 | mask_sub_3_2 & io_in_a_bits_address[0],
                                  mask_sub_3_1 | mask_sub_3_2
                                    & ~(io_in_a_bits_address[0]),
                                  mask_sub_2_1 | mask_sub_2_2 & io_in_a_bits_address[0],
                                  mask_sub_2_1 | mask_sub_2_2
                                    & ~(io_in_a_bits_address[0]),
                                  mask_sub_1_1 | mask_sub_1_2 & io_in_a_bits_address[0],
                                  mask_sub_1_1 | mask_sub_1_2
                                    & ~(io_in_a_bits_address[0]),
                                  mask_sub_0_1 | mask_sub_0_2 & io_in_a_bits_address[0],
                                  mask_sub_0_1 | mask_sub_0_2
                                    & ~(io_in_a_bits_address[0])}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel PutFull contains invalid mask (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (io_in_d_valid & ~reset & (&io_in_d_bits_opcode)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel has invalid opcode (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (io_in_d_valid & io_in_d_bits_opcode == 3'h6 & ~reset & _GEN_5) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel ReleaseAck smaller than a beat (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_6) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel Grant carries invalid sink ID (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_6 & _GEN_5) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel Grant smaller than a beat (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_7) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel GrantData carries invalid sink ID (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_7 & _GEN_5) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel GrantData smaller than a beat (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_8 & io_in_a_bits_size != size) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel size changed within multibeat operation (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_8 & io_in_a_bits_source != source) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel source changed within multibeat operation (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_8 & io_in_a_bits_address != address) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel address changed with multibeat operation (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_9 & io_in_d_bits_opcode != opcode_1) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel opcode changed within multibeat operation (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_9 & io_in_d_bits_size != size_1) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel size changed within multibeat operation (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_9 & io_in_d_bits_source != source_1) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel source changed within multibeat operation (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_0 & ~reset & _GEN_17[0]) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' channel re-used a source ID (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_12 & ~reset & ~(_GEN_18[0] | same_cycle_resp)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel acknowledged for nothing inflight (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_13 & (|io_in_d_bits_opcode)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel contains improper opcode response (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_13 & io_in_a_bits_size != io_in_d_bits_size) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_14
          & ~(io_in_d_bits_opcode == _GEN_3[_a_opcode_lookup_T_1[3:1]]
              | io_in_d_bits_opcode == _GEN_2[_a_opcode_lookup_T_1[3:1]])) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel contains improper opcode response (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_14 & _GEN_15 != {1'h0, _a_size_lookup_T_1[3:1]}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_11 & ~a_first_counter_1 & io_in_a_valid
          & io_in_a_bits_source == io_in_d_bits_source & ~d_release_ack & ~reset
          & ~(~io_in_d_ready | io_in_a_ready)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: ready check\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset
          & ~(a_set_wo_ready != (_GEN_12 ? 32'h1 << _GEN_1 : 32'h0)
              | a_set_wo_ready == 32'h0)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'A' and 'D' concurrent, despite minlatency 1 (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset
          & ~(inflight == 32'h0 | _plusarg_reader_out == 32'h0
              | watchdog < _plusarg_reader_out)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: TileLink timeout expired (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_16 & ~(_GEN_19[0])) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel acknowledged for nothing inflight (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (_GEN_16 & _GEN_15 != {1'h0, _c_size_lookup_T_1[3:1]}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: 'D' channel contains improper response size (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:49 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset
          & ~(inflight_1 == 32'h0 | _plusarg_reader_1_out == 32'h0
              | watchdog_1 < _plusarg_reader_1_out)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: TileLink timeout expired (connected at src/main/scala/Example.scala:67:23)\n    at Monitor.scala:42 assert(cond, message)\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [270:0] _GEN_20 = {264'h0, io_in_d_bits_source, 2'h0};
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_20;
  wire [258:0] _a_opcodes_set_T_1 =
    {258'h0, _GEN_0} << {252'h0, io_in_a_bits_source, 2'h0};
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_20;
  wire [257:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 3'h0}
    << {251'h0, io_in_a_bits_source, 2'h0};
  wire [270:0] _d_sizes_clr_T_11 = 271'hF << _GEN_20;
  wire         d_first_done = io_in_d_ready & io_in_d_valid;
  wire         _GEN_21 = d_first_done & ~d_first_counter_1 & ~d_release_ack;
  wire         _GEN_22 = d_first_done & ~d_first_counter_2 & d_release_ack;
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;
      d_first_counter <= 1'h0;
      inflight <= 32'h0;
      inflight_opcodes <= 128'h0;
      inflight_sizes <= 128'h0;
      a_first_counter_1 <= 1'h0;
      d_first_counter_1 <= 1'h0;
      watchdog <= 32'h0;
      inflight_1 <= 32'h0;
      inflight_sizes_1 <= 128'h0;
      d_first_counter_2 <= 1'h0;
      watchdog_1 <= 32'h0;
    end
    else begin
      a_first_counter <= (~a_first_done | 1'(a_first_counter - 1'h1)) & a_first_counter;
      d_first_counter <= (~d_first_done | 1'(d_first_counter - 1'h1)) & d_first_counter;
      inflight <=
        (inflight | (_GEN_0 ? 32'h1 << _GEN : 32'h0))
        & ~(_GEN_21 ? 32'h1 << _GEN_1 : 32'h0);
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_21 ? _d_opcodes_clr_T_5[127:0] : 128'h0);
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_21 ? _d_sizes_clr_T_5[127:0] : 128'h0);
      a_first_counter_1 <=
        (~a_first_done | 1'(a_first_counter_1 - 1'h1)) & a_first_counter_1;
      d_first_counter_1 <=
        (~d_first_done | 1'(d_first_counter_1 - 1'h1)) & d_first_counter_1;
      if (a_first_done | d_first_done)
        watchdog <= 32'h0;
      else
        watchdog <= 32'(watchdog + 32'h1);
      inflight_1 <= inflight_1 & ~(_GEN_22 ? 32'h1 << _GEN_1 : 32'h0);
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_22 ? _d_sizes_clr_T_11[127:0] : 128'h0);
      d_first_counter_2 <=
        (~d_first_done | 1'(d_first_counter_2 - 1'h1)) & d_first_counter_2;
      if (d_first_done)
        watchdog_1 <= 32'h0;
      else
        watchdog_1 <= 32'(watchdog_1 + 32'h1);
    end
    if (a_first_done & ~a_first_counter) begin
      size <= io_in_a_bits_size;
      source <= io_in_a_bits_source;
      address <= io_in_a_bits_address;
    end
    if (d_first_done & ~d_first_counter) begin
      opcode_1 <= io_in_d_bits_opcode;
      size_1 <= io_in_d_bits_size;
      source_1 <= io_in_d_bits_source;
    end
  end // always @(posedge)
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (
    .out (_plusarg_reader_out)
  );
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (
    .out (_plusarg_reader_1_out)
  );
endmodule

