--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 14 22:48:24 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     square_wave_generator
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1600 items scored, 31 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.118ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             counter_20__i1  (from clk_c +)
   Destination:    FD1S3AX    D              wave_out_12  (to clk_c +)

   Delay:                   6.293ns  (30.1% logic, 69.9% route), 18 logic levels.

 Constraint Details:

      6.293ns data_path counter_20__i1 to wave_out_12 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.118ns

 Path Details: counter_20__i1 to wave_out_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              counter_20__i1 (from clk_c)
Route         2   e 1.258                                  counter[1]
A1_TO_FCO   ---     0.329           B[2] to COUT           add_27_2
Route         1   e 0.020                                  n331
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_4
Route         1   e 0.020                                  n332
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_6
Route         1   e 0.020                                  n333
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_8
Route         1   e 0.020                                  n334
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_10
Route         1   e 0.020                                  n335
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_12
Route         1   e 0.020                                  n336
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_14
Route         1   e 0.020                                  n337
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_16
Route         1   e 0.020                                  n338
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_18
Route         1   e 0.020                                  n339
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_20
Route         1   e 0.020                                  n340
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_22
Route         1   e 0.020                                  n341
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_24
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_26
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_28
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_30
Route         1   e 0.020                                  n345
FCI_TO_F    ---     0.322            CIN to S[2]           add_27_32
Route        33   e 1.819                                  n178
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  wave_out_N_66
                  --------
                    6.293  (30.1% logic, 69.9% route), 18 logic levels.


Error:  The following path violates requirements by 1.118ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             counter_20__i2  (from clk_c +)
   Destination:    FD1S3AX    D              wave_out_12  (to clk_c +)

   Delay:                   6.293ns  (30.1% logic, 69.9% route), 18 logic levels.

 Constraint Details:

      6.293ns data_path counter_20__i2 to wave_out_12 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.118ns

 Path Details: counter_20__i2 to wave_out_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              counter_20__i2 (from clk_c)
Route         2   e 1.258                                  counter[2]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_27_2
Route         1   e 0.020                                  n331
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_4
Route         1   e 0.020                                  n332
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_6
Route         1   e 0.020                                  n333
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_8
Route         1   e 0.020                                  n334
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_10
Route         1   e 0.020                                  n335
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_12
Route         1   e 0.020                                  n336
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_14
Route         1   e 0.020                                  n337
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_16
Route         1   e 0.020                                  n338
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_18
Route         1   e 0.020                                  n339
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_20
Route         1   e 0.020                                  n340
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_22
Route         1   e 0.020                                  n341
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_24
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_26
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_28
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_30
Route         1   e 0.020                                  n345
FCI_TO_F    ---     0.322            CIN to S[2]           add_27_32
Route        33   e 1.819                                  n178
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  wave_out_N_66
                  --------
                    6.293  (30.1% logic, 69.9% route), 18 logic levels.


Error:  The following path violates requirements by 1.118ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             counter_20__i0  (from clk_c +)
   Destination:    FD1S3AX    D              wave_out_12  (to clk_c +)

   Delay:                   6.293ns  (30.1% logic, 69.9% route), 18 logic levels.

 Constraint Details:

      6.293ns data_path counter_20__i0 to wave_out_12 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.118ns

 Path Details: counter_20__i0 to wave_out_12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              counter_20__i0 (from clk_c)
Route         2   e 1.258                                  counter[0]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_27_2
Route         1   e 0.020                                  n331
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_4
Route         1   e 0.020                                  n332
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_6
Route         1   e 0.020                                  n333
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_8
Route         1   e 0.020                                  n334
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_10
Route         1   e 0.020                                  n335
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_12
Route         1   e 0.020                                  n336
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_14
Route         1   e 0.020                                  n337
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_16
Route         1   e 0.020                                  n338
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_18
Route         1   e 0.020                                  n339
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_20
Route         1   e 0.020                                  n340
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_22
Route         1   e 0.020                                  n341
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_24
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_26
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_28
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.051            CIN to COUT           add_27_30
Route         1   e 0.020                                  n345
FCI_TO_F    ---     0.322            CIN to S[2]           add_27_32
Route        33   e 1.819                                  n178
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  wave_out_N_66
                  --------
                    6.293  (30.1% logic, 69.9% route), 18 logic levels.

Warning: 6.118 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     6.118 ns|    18 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n178                                    |      33|      31|     99.00%
                                        |        |        |
n345                                    |       1|      31|     99.00%
                                        |        |        |
wave_out_N_66                           |       1|      31|     99.00%
                                        |        |        |
n344                                    |       1|      29|     93.55%
                                        |        |        |
n343                                    |       1|      27|     87.10%
                                        |        |        |
n342                                    |       1|      25|     80.65%
                                        |        |        |
n341                                    |       1|      23|     74.19%
                                        |        |        |
n340                                    |       1|      21|     67.74%
                                        |        |        |
n339                                    |       1|      19|     61.29%
                                        |        |        |
n338                                    |       1|      17|     54.84%
                                        |        |        |
n337                                    |       1|      15|     48.39%
                                        |        |        |
n336                                    |       1|      13|     41.94%
                                        |        |        |
n335                                    |       1|      11|     35.48%
                                        |        |        |
n334                                    |       1|       9|     29.03%
                                        |        |        |
n333                                    |       1|       7|     22.58%
                                        |        |        |
n332                                    |       1|       5|     16.13%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 31  Score: 19748

Constraints cover  1600 paths, 99 nets, and 195 connections (98.5% coverage)


Peak memory: 271343616 bytes, TRCE: 1499136 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
