Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/SNUM2/Projet VHDL/DE10_Lite(1)_restored/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
