Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 31 14:10:23 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.088        0.000                      0                12679        0.121        0.000                      0                12679        2.083        0.000                       0                  4774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.088        0.000                      0                12679        0.121        0.000                      0                12679        2.083        0.000                       0                  4774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/icmp_ln21_reg_740_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_7_psdsp/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 3.818ns (59.191%)  route 2.632ns (40.809%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/ap_clk
    SLICE_X35Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/icmp_ln21_reg_740_pp0_iter3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/icmp_ln21_reg_740_pp0_iter3_reg_reg[0]/Q
                         net (fo=11, routed)          0.613     2.042    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/icmp_ln21_reg_740_pp0_iter3_reg
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_OPMODE[4]_P[0])
                                                      2.326     4.368 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/mul_ln34_reg_900_reg/P[0]
                         net (fo=1, routed)           0.931     5.298    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/mul_ln34_reg_900_reg_n_110
    SLICE_X35Y33         LUT2 (Prop_lut2_I1_O)        0.124     5.422 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_16/O
                         net (fo=1, routed)           0.000     5.422    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_16_n_5
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.028 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_12/O[3]
                         net (fo=1, routed)           0.521     6.549    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/tmp4_mid1_fu_634_p2[3]
    SLICE_X36Y30         LUT5 (Prop_lut5_I0_O)        0.306     6.855 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_7/O
                         net (fo=1, routed)           0.568     7.423    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/out[3]
    SLICE_X36Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_7_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/ap_clk
    SLICE_X36Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_7_psdsp/C
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)       -0.045     7.511    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/add_ln34_reg_937_reg_i_7_psdsp
  -------------------------------------------------------------------
                         required time                          7.511    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/tmp10_0_0_mid2_reg_1482_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.041ns (34.482%)  route 3.878ns (65.518%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ap_clk
    SLICE_X92Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/tmp10_0_0_mid2_reg_1482_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/tmp10_0_0_mid2_reg_1482_reg[1]/Q
                         net (fo=7, routed)           0.660     2.151    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/tmp10_0_0_mid2_reg_1482_reg[0]
    SLICE_X94Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.275 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_425/O
                         net (fo=1, routed)           0.000     2.275    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/sext_ln40_3_fu_765_p1[1]
    SLICE_X94Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_395/CO[3]
                         net (fo=1, routed)           0.000     2.788    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_395_n_5
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.007 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_391/O[0]
                         net (fo=1, routed)           0.483     3.490    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/sext_ln40_3_fu_765_p1[5]
    SLICE_X95Y45         LUT6 (Prop_lut6_I2_O)        0.295     3.785 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_305/O
                         net (fo=1, routed)           0.401     4.186    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_305_n_5
    SLICE_X95Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.310 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_179/O
                         net (fo=1, routed)           0.782     5.092    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/grp_depthwise_conv2d_fix_fu_474_input_r_address0[5]
    SLICE_X94Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.216 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_64/O
                         net (fo=1, routed)           0.171     5.387    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_11
    SLICE_X94Y44         LUT5 (Prop_lut5_I2_O)        0.124     5.511 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.381     6.892    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[5]
    RAMB36_X5Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 2.005ns (33.881%)  route 3.913ns (66.119%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X91Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=130, routed)         1.050     2.479    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1
    SLICE_X91Y39         LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435_n_5
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.001 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.001    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402_n_5
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394/CO[3]
                         net (fo=1, routed)           0.000     3.115    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394_n_5
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.354 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390/O[2]
                         net (fo=1, routed)           0.613     3.968    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390_n_10
    SLICE_X95Y43         LUT6 (Prop_lut6_I5_O)        0.302     4.270 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.154     4.424    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_279_n_5
    SLICE_X95Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_150/O
                         net (fo=1, routed)           0.647     5.194    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_150_n_5
    SLICE_X99Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.318 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_49/O
                         net (fo=1, routed)           0.319     5.638    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ram_reg_0_7
    SLICE_X96Y43         LUT5 (Prop_lut5_I2_O)        0.124     5.762 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.129     6.891    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X5Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 2.005ns (33.921%)  route 3.906ns (66.079%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X91Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=130, routed)         1.050     2.479    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1
    SLICE_X91Y39         LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435_n_5
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.001 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.001    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402_n_5
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394/CO[3]
                         net (fo=1, routed)           0.000     3.115    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394_n_5
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.354 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390/O[2]
                         net (fo=1, routed)           0.613     3.968    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390_n_10
    SLICE_X95Y43         LUT6 (Prop_lut6_I5_O)        0.302     4.270 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.154     4.424    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_279_n_5
    SLICE_X95Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_150/O
                         net (fo=1, routed)           0.647     5.194    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_150_n_5
    SLICE_X99Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.318 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_49/O
                         net (fo=1, routed)           0.319     5.638    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ram_reg_0_7
    SLICE_X96Y43         LUT5 (Prop_lut5_I2_O)        0.124     5.762 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.122     6.884    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X4Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.985ns (33.769%)  route 3.893ns (66.231%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X91Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=130, routed)         1.050     2.479    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1
    SLICE_X91Y39         LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435_n_5
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.001 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.001    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402_n_5
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394/CO[3]
                         net (fo=1, routed)           0.000     3.115    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394_n_5
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.337 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390/O[0]
                         net (fo=1, routed)           0.298     3.636    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390_n_12
    SLICE_X91Y43         LUT6 (Prop_lut6_I5_O)        0.299     3.935 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_291/O
                         net (fo=1, routed)           0.602     4.536    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_291_n_5
    SLICE_X96Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.660 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.568     5.228    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_23
    SLICE_X96Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_55/O
                         net (fo=1, routed)           0.171     5.523    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_17
    SLICE_X96Y45         LUT5 (Prop_lut5_I2_O)        0.124     5.647 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.204     6.851    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X4Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 1.891ns (32.227%)  route 3.977ns (67.773%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X91Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=130, routed)         1.050     2.479    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1
    SLICE_X91Y39         LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435_n_5
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.001 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.001    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402_n_5
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.240 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394/O[2]
                         net (fo=1, routed)           0.551     3.791    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394_n_10
    SLICE_X91Y42         LUT6 (Prop_lut6_I5_O)        0.302     4.093 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_301/O
                         net (fo=1, routed)           0.326     4.419    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_301_n_5
    SLICE_X92Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.543 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_174/O
                         net (fo=1, routed)           0.691     5.234    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_17
    SLICE_X99Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.358 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.154     5.512    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_13
    SLICE_X99Y51         LUT5 (Prop_lut5_I2_O)        0.124     5.636 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.205     6.841    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[6]
    RAMB36_X4Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 2.101ns (35.947%)  route 3.744ns (64.053%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X91Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=130, routed)         1.050     2.479    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1
    SLICE_X91Y39         LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435_n_5
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.001 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.001    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402_n_5
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394/CO[3]
                         net (fo=1, routed)           0.000     3.115    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394_n_5
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.449 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390/O[1]
                         net (fo=1, routed)           0.457     3.906    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390_n_11
    SLICE_X90Y43         LUT6 (Prop_lut6_I5_O)        0.303     4.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_285/O
                         net (fo=1, routed)           0.307     4.516    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_285_n_5
    SLICE_X92Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_156/O
                         net (fo=1, routed)           0.296     4.936    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_26
    SLICE_X93Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.060 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_52/O
                         net (fo=1, routed)           0.446     5.506    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_19
    SLICE_X95Y45         LUT5 (Prop_lut5_I2_O)        0.124     5.630 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.187     6.818    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.835ns  (logic 2.005ns (34.365%)  route 3.830ns (65.635%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X93Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363_reg[0]/Q
                         net (fo=5, routed)           0.820     2.249    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363[0]
    SLICE_X98Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.373 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_441/O
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_441_n_5
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.886 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_419/CO[3]
                         net (fo=1, routed)           0.000     2.886    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_419_n_5
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.125 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_408/O[2]
                         net (fo=1, routed)           0.728     3.853    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/add_ln40_17_fu_846_p2[6]
    SLICE_X97Y44         LUT6 (Prop_lut6_I0_O)        0.301     4.154 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.360     4.514    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_361_n_5
    SLICE_X96Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.638 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_234/O
                         net (fo=1, routed)           0.306     4.944    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[6]
    SLICE_X96Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.068 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.404     5.473    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_35
    SLICE_X97Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.597 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_24/O
                         net (fo=8, routed)           1.211     6.808    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[6]
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 2.005ns (34.399%)  route 3.824ns (65.601%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X93Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363_reg[0]/Q
                         net (fo=5, routed)           0.820     2.249    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/tmp10_1_0_mid2_reg_1363[0]
    SLICE_X98Y41         LUT2 (Prop_lut2_I0_O)        0.124     2.373 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_441/O
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_441_n_5
    SLICE_X98Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.886 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_419/CO[3]
                         net (fo=1, routed)           0.000     2.886    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_419_n_5
    SLICE_X98Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.125 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_408/O[2]
                         net (fo=1, routed)           0.728     3.853    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/add_ln40_17_fu_846_p2[6]
    SLICE_X97Y44         LUT6 (Prop_lut6_I0_O)        0.301     4.154 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.360     4.514    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_361_n_5
    SLICE_X96Y44         LUT4 (Prop_lut4_I3_O)        0.124     4.638 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_234/O
                         net (fo=1, routed)           0.306     4.944    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[6]
    SLICE_X96Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.068 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.404     5.473    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_35
    SLICE_X97Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.597 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_24/O
                         net (fo=8, routed)           1.205     6.802    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[6]
    RAMB36_X5Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (ap_clk rise@6.667ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 2.101ns (36.080%)  route 3.722ns (63.920%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.591 - 6.667 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X91Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=130, routed)         1.050     2.479    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_enable_reg_pp0_iter1
    SLICE_X91Y39         LUT5 (Prop_lut5_I1_O)        0.124     2.603 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435/O
                         net (fo=1, routed)           0.000     2.603    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_435_n_5
    SLICE_X91Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.001 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402/CO[3]
                         net (fo=1, routed)           0.000     3.001    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_402_n_5
    SLICE_X91Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394/CO[3]
                         net (fo=1, routed)           0.000     3.115    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_394_n_5
    SLICE_X91Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.449 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390/O[1]
                         net (fo=1, routed)           0.457     3.906    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_390_n_11
    SLICE_X90Y43         LUT6 (Prop_lut6_I5_O)        0.303     4.209 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_285/O
                         net (fo=1, routed)           0.307     4.516    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_285_n_5
    SLICE_X92Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ram_reg_0_i_156/O
                         net (fo=1, routed)           0.296     4.936    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_26
    SLICE_X93Y44         LUT6 (Prop_lut6_I3_O)        0.124     5.060 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/ram_reg_0_i_52/O
                         net (fo=1, routed)           0.446     5.506    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_19
    SLICE_X95Y45         LUT5 (Prop_lut5_I2_O)        0.124     5.630 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.166     6.796    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X4Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.667     6.667 r  
                                                      0.000     6.667 r  ap_clk (IN)
                         net (fo=4774, unset)         0.924     7.591    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     7.591    
                         clock uncertainty           -0.035     7.556    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.990    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/out_h_0_reg_522_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/select_ln31_reg_1588_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/ap_clk
    SLICE_X47Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/out_h_0_reg_522_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/out_h_0_reg_522_reg[3]/Q
                         net (fo=12, routed)          0.077     0.628    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/zext_ln39_7_fu_1061_p1[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.673 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/select_ln31_reg_1588[3]_i_2/O
                         net (fo=1, routed)           0.000     0.673    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/select_ln31_fu_1031_p3[3]
    SLICE_X46Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/select_ln31_reg_1588_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/ap_clk
    SLICE_X46Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/select_ln31_reg_1588_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_1_fu_482/select_ln31_reg_1588_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.568%)  route 0.078ns (29.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/ap_clk
    SLICE_X47Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682_reg[9]/Q
                         net (fo=3, routed)           0.078     0.629    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682[9]
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.674 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567[9]_i_1/O
                         net (fo=1, routed)           0.000     0.674    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567[9]_i_1_n_5
    SLICE_X46Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/ap_clk
    SLICE_X46Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.481%)  route 0.078ns (29.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y42         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.078     0.629    bd_0_i/hls_inst/inst/input_data_dest_V_0_state_reg_n_5_[0]
    SLICE_X50Y42         LUT5 (Prop_lut5_I3_O)        0.045     0.674 r  bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A[0]_i_1/O
                         net (fo=1, routed)           0.000     0.674    bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A[0]_i_1_n_5
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y42         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/input_data_dest_V_0_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/add_ln31_reg_603_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/indvar_flatten_reg_187_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ap_clk
    SLICE_X68Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/add_ln31_reg_603_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/add_ln31_reg_603_reg[5]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/add_ln31_reg_603[5]
    SLICE_X69Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/indvar_flatten_reg_187_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/ap_clk
    SLICE_X69Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/indvar_flatten_reg_187_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X69Y46         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_545/indvar_flatten_reg_187_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.513%)  route 0.082ns (30.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/ap_clk
    SLICE_X47Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682_reg[10]/Q
                         net (fo=3, routed)           0.082     0.633    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_reg_1682[10]
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.678 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567[10]_i_1/O
                         net (fo=1, routed)           0.000     0.678    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567[10]_i_1_n_5
    SLICE_X46Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/ap_clk
    SLICE_X46Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_488/buffer_0_reg_567_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter10_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter11_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.492%)  route 0.085ns (37.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_clk
    SLICE_X63Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter10_reg/Q
                         net (fo=4, routed)           0.085     0.636    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter10
    SLICE_X63Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_clk
    SLICE_X63Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter11_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter11_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln24_reg_1218_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln32_reg_1477_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X93Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln24_reg_1218_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln24_reg_1218_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln24_reg_1218[0]
    SLICE_X92Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln32_reg_1477[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln32_fu_792_p3[0]
    SLICE_X92Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln32_reg_1477_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/ap_clk
    SLICE_X92Y59         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln32_reg_1477_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y59         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/select_ln32_reg_1477_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_reg_738_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_0_reg_213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/ap_clk
    SLICE_X77Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_reg_738_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_reg_738_reg[0]/Q
                         net (fo=1, routed)           0.058     0.610    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_reg_738[0]
    SLICE_X76Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_0_reg_213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/ap_clk
    SLICE_X76Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_0_reg_213_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X76Y41         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_527/depth_0_reg_213_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ap_clk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg[6]
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ap_clk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.064     0.496    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ap_clk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter4_reg[7]
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4774, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/ap_clk
    SLICE_X54Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.064     0.496    bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_1_reg_661_pp0_iter5_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X4Y25   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_13_reg_1588_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X3Y22   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_3_reg_1648_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X3Y9    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_506/mul_ln9_1_reg_713_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X4Y23   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_8_reg_1723_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X2Y17   bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_551/add_ln18_reg_656_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X3Y25   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_450/mul_ln40_14_reg_1593_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X3Y21   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_4_reg_1678_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X4Y21   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_reg_1613_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X4Y32   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_426/mul_ln40_5_reg_1595_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.667       2.783      DSP48_X3Y20   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_474/mul_ln40_5_reg_1683_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.334       2.084      SLICE_X50Y38  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         3.334       2.084      SLICE_X50Y41  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.333       2.083      SLICE_X50Y38  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y39  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y40  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         3.333       2.083      SLICE_X50Y41  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK



