\hypertarget{stm32h7xx__hal__fdcan_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+fdcan.\+h}
\label{stm32h7xx__hal__fdcan_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_fdcan.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_fdcan.h}}
\mbox{\hyperlink{stm32h7xx__hal__fdcan_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_FDCAN\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_FDCAN\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00025}00025\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00031}00031\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00032}00032\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00041}00041\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00049}00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00051}00051\ \ \ HAL\_FDCAN\_STATE\_RESET\ \ \ \ \ \ =\ 0x00U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00052}00052\ \ \ HAL\_FDCAN\_STATE\_READY\ \ \ \ \ \ =\ 0x01U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00053}00053\ \ \ HAL\_FDCAN\_STATE\_BUSY\ \ \ \ \ \ \ =\ 0x02U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00054}00054\ \ \ HAL\_FDCAN\_STATE\_ERROR\ \ \ \ \ \ =\ 0x03U\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00055}00055\ \}\ HAL\_FDCAN\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00060}00060\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00061}00061\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00062}00062\ \ \ uint32\_t\ FrameFormat;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00065}00065\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00068}00068\ \ \ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ AutoRetransmission;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00071}00071\ \ \ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ TransmitPause;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00074}00074\ \ \ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ ProtocolException;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00077}00077\ \ \ uint32\_t\ NominalPrescaler;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00081}00081\ \ \ uint32\_t\ NominalSyncJumpWidth;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00086}00086\ \ \ uint32\_t\ NominalTimeSeg1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00089}00089\ \ \ uint32\_t\ NominalTimeSeg2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00092}00092\ \ \ uint32\_t\ DataPrescaler;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00096}00096\ \ \ uint32\_t\ DataSyncJumpWidth;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00101}00101\ \ \ uint32\_t\ DataTimeSeg1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00104}00104\ \ \ uint32\_t\ DataTimeSeg2;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00107}00107\ \ \ uint32\_t\ MessageRAMOffset;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00110}00110\ \ \ uint32\_t\ StdFiltersNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00113}00113\ \ \ uint32\_t\ ExtFiltersNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00116}00116\ \ \ uint32\_t\ RxFifo0ElmtsNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00119}00119\ \ \ uint32\_t\ RxFifo0ElmtSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00122}00122\ \ \ uint32\_t\ RxFifo1ElmtsNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00125}00125\ \ \ uint32\_t\ RxFifo1ElmtSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00128}00128\ \ \ uint32\_t\ RxBuffersNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00131}00131\ \ \ uint32\_t\ RxBufferSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00134}00134\ \ \ uint32\_t\ TxEventsNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00137}00137\ \ \ uint32\_t\ TxBuffersNbr;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00140}00140\ \ \ uint32\_t\ TxFifoQueueElmtsNbr;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00143}00143\ \ \ uint32\_t\ TxFifoQueueMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00146}00146\ \ \ uint32\_t\ TxElmtSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00149}00149\ \}\ FDCAN\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00154}00154\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00155}00155\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00156}00156\ \ \ uint32\_t\ ClockCalibration;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00159}00159\ \ \ uint32\_t\ ClockDivider;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00163}00163\ \ \ uint32\_t\ MinOscClkPeriods;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00167}00167\ \ \ uint32\_t\ CalFieldLength;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00170}00170\ \ \ uint32\_t\ TimeQuantaPerBitTime;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00173}00173\ \ \ uint32\_t\ WatchdogStartValue;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00177}00177\ \}\ FDCAN\_ClkCalUnitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00182}00182\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00183}00183\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00184}00184\ \ \ uint32\_t\ IdType;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00187}00187\ \ \ uint32\_t\ FilterIndex;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00192}00192\ \ \ uint32\_t\ FilterType;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00199}00199\ \ \ uint32\_t\ FilterConfig;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00202}00202\ \ \ uint32\_t\ FilterID1;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00207}00207\ \ \ uint32\_t\ FilterID2;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00214}00214\ \ \ uint32\_t\ RxBufferIndex;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00220}00220\ \ \ uint32\_t\ IsCalibrationMsg;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00228}00228\ \}\ FDCAN\_FilterTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00233}00233\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00234}00234\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00235}00235\ \ \ uint32\_t\ Identifier;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00240}00240\ \ \ uint32\_t\ IdType;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00244}00244\ \ \ uint32\_t\ TxFrameType;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00247}00247\ \ \ uint32\_t\ DataLength;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00250}00250\ \ \ uint32\_t\ ErrorStateIndicator;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00253}00253\ \ \ uint32\_t\ BitRateSwitch;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00257}00257\ \ \ uint32\_t\ FDFormat;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00261}00261\ \ \ uint32\_t\ TxEventFifoControl;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00264}00264\ \ \ uint32\_t\ MessageMarker;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00268}00268\ \}\ FDCAN\_TxHeaderTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00273}00273\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00274}00274\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00275}00275\ \ \ uint32\_t\ Identifier;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00280}00280\ \ \ uint32\_t\ IdType;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00283}00283\ \ \ uint32\_t\ RxFrameType;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00286}00286\ \ \ uint32\_t\ DataLength;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00289}00289\ \ \ uint32\_t\ ErrorStateIndicator;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00292}00292\ \ \ uint32\_t\ BitRateSwitch;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00296}00296\ \ \ uint32\_t\ FDFormat;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00300}00300\ \ \ uint32\_t\ RxTimestamp;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00304}00304\ \ \ uint32\_t\ FilterIndex;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00309}00309\ \ \ uint32\_t\ IsFilterMatchingFrame;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00314}00314\ \}\ FDCAN\_RxHeaderTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00315}00315\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00319}00319\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00320}00320\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00321}00321\ \ \ uint32\_t\ Identifier;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00326}00326\ \ \ uint32\_t\ IdType;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00329}00329\ \ \ uint32\_t\ TxFrameType;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00332}00332\ \ \ uint32\_t\ DataLength;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00335}00335\ \ \ uint32\_t\ ErrorStateIndicator;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00338}00338\ \ \ uint32\_t\ BitRateSwitch;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00342}00342\ \ \ uint32\_t\ FDFormat;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00346}00346\ \ \ uint32\_t\ TxTimestamp;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00350}00350\ \ \ uint32\_t\ MessageMarker;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00354}00354\ \ \ uint32\_t\ EventType;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00357}00357\ \}\ FDCAN\_TxEventFifoTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00358}00358\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00362}00362\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00363}00363\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00364}00364\ \ \ uint32\_t\ FilterList;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00369}00369\ \ \ uint32\_t\ FilterIndex;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00374}00374\ \ \ uint32\_t\ MessageStorage;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00377}00377\ \ \ uint32\_t\ MessageIndex;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00384}00384\ \}\ FDCAN\_HpMsgStatusTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00385}00385\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00389}00389\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00390}00390\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00391}00391\ \ \ uint32\_t\ LastErrorCode;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00394}00394\ \ \ uint32\_t\ DataLastErrorCode;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00398}00398\ \ \ uint32\_t\ Activity;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00401}00401\ \ \ uint32\_t\ ErrorPassive;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00406}00406\ \ \ uint32\_t\ Warning;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00411}00411\ \ \ uint32\_t\ BusOff;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00416}00416\ \ \ uint32\_t\ RxESIflag;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00421}00421\ \ \ uint32\_t\ RxBRSflag;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00426}00426\ \ \ uint32\_t\ RxFDFflag;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00431}00431\ \ \ uint32\_t\ ProtocolException;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00436}00436\ \ \ uint32\_t\ TDCvalue;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00439}00439\ \}\ FDCAN\_ProtocolStatusTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00440}00440\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00444}00444\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00445}00445\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00446}00446\ \ \ uint32\_t\ TxErrorCnt;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00449}00449\ \ \ uint32\_t\ RxErrorCnt;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00452}00452\ \ \ uint32\_t\ RxErrorPassive;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00457}00457\ \ \ uint32\_t\ ErrorLogging;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00463}00463\ \}\ FDCAN\_ErrorCountersTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00468}00468\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00469}00469\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00470}00470\ \ \ uint32\_t\ OperationMode;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00473}00473\ \ \ uint32\_t\ GapEnable;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00478}00478\ \ \ uint32\_t\ TimeMaster;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00481}00481\ \ \ uint32\_t\ SyncDevLimit;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00486}00486\ \ \ uint32\_t\ InitRefTrigOffset;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00489}00489\ \ \ uint32\_t\ ExternalClkSync;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00494}00494\ \ \ uint32\_t\ AppWdgLimit;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00502}00502\ \ \ uint32\_t\ GlobalTimeFilter;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00507}00507\ \ \ uint32\_t\ ClockCalibration;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00512}00512\ \ \ uint32\_t\ EvtTrigPolarity;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00517}00517\ \ \ uint32\_t\ BasicCyclesNbr;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00520}00520\ \ \ uint32\_t\ CycleStartSync;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00523}00523\ \ \ uint32\_t\ TxEnableWindow;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00526}00526\ \ \ uint32\_t\ ExpTxTrigNbr;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00531}00531\ \ \ uint32\_t\ TURNumerator;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00535}00535\ \ \ uint32\_t\ TURDenominator;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00538}00538\ \ \ uint32\_t\ TriggerMemoryNbr;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00541}00541\ \ \ uint32\_t\ StopWatchTrigSel;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00544}00544\ \ \ uint32\_t\ EventTrigSel;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00547}00547\ \}\ FDCAN\_TT\_ConfigTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00552}00552\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00553}00553\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00554}00554\ \ \ uint32\_t\ TriggerIndex;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00557}00557\ \ \ uint32\_t\ TimeMark;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00560}00560\ \ \ uint32\_t\ RepeatFactor;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00563}00563\ \ \ uint32\_t\ StartCycle;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00567}00567\ \ \ uint32\_t\ TmEventInt;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00572}00572\ \ \ uint32\_t\ TmEventExt;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00577}00577\ \ \ uint32\_t\ TriggerType;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00580}00580\ \ \ uint32\_t\ FilterType;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00583}00583\ \ \ uint32\_t\ TxBufferIndex;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00588}00588\ \ \ uint32\_t\ FilterIndex;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00595}00595\ \}\ FDCAN\_TriggerTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00596}00596\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00600}00600\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00601}00601\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00602}00602\ \ \ uint32\_t\ ErrorLevel;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00605}00605\ \ \ uint32\_t\ MasterState;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00608}00608\ \ \ uint32\_t\ SyncState;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00611}00611\ \ \ uint32\_t\ GTimeQuality;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00617}00617\ \ \ uint32\_t\ ClockQuality;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00623}00623\ \ \ uint32\_t\ RefTrigOffset;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00626}00626\ \ \ uint32\_t\ GTimeDiscPending;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00631}00631\ \ \ uint32\_t\ GapFinished;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00636}00636\ \ \ uint32\_t\ MasterPriority;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00639}00639\ \ \ uint32\_t\ GapStarted;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00644}00644\ \ \ uint32\_t\ WaitForEvt;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00649}00649\ \ \ uint32\_t\ AppWdgEvt;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00654}00654\ \ \ uint32\_t\ ECSPending;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00659}00659\ \ \ uint32\_t\ PhaseLock;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00664}00664\ \}\ FDCAN\_TTOperationStatusTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00665}00665\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00669}00669\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00670}00670\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00671}00671\ \ \ uint32\_t\ StandardFilterSA;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00674}00674\ \ \ uint32\_t\ ExtendedFilterSA;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00677}00677\ \ \ uint32\_t\ RxFIFO0SA;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00680}00680\ \ \ uint32\_t\ RxFIFO1SA;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00683}00683\ \ \ uint32\_t\ RxBufferSA;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00686}00686\ \ \ uint32\_t\ TxEventFIFOSA;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00689}00689\ \ \ uint32\_t\ TxBufferSA;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00692}00692\ \ \ uint32\_t\ TxFIFOQSA;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00695}00695\ \ \ uint32\_t\ TTMemorySA;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00698}00698\ \ \ uint32\_t\ EndAddress;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00701}00701\ \}\ FDCAN\_MsgRamAddressTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00702}00702\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00706}00706\ \textcolor{preprocessor}{\#if\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00707}00707\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00708}00708\ \#else}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00709}00709\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00710}00710\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00711}00711\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00712}00712\ \ \ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\_GlobalTypeDef}}\ \ \ \ \ \ \ \ \ *Instance;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00714}00714\ \ \ \mbox{\hyperlink{struct_t_t_c_a_n___type_def}{TTCAN\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *ttcan;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00716}00716\ \ \ FDCAN\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00718}00718\ \ \ FDCAN\_MsgRamAddressTypeDef\ \ msgRam;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00720}00720\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LatestTxFifoQRequest;\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00723}00723\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_FDCAN\_StateTypeDef\ State;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00725}00725\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00727}00727\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ErrorCode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00729}00729\ \textcolor{preprocessor}{\#if\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00730}00730\ \ \ void\ (*\ ClockCalibrationCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ClkCalibrationITs);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00731}00731\ \ \ void\ (*\ TxEventFifoCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TxEventFifoITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00732}00732\ \ \ void\ (*\ RxFifo0Callback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo0ITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00733}00733\ \ \ void\ (*\ RxFifo1Callback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo1ITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00734}00734\ \ \ void\ (*\ TxFifoEmptyCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00735}00735\ \ \ void\ (*\ TxBufferCompleteCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndexes);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00736}00736\ \ \ void\ (*\ TxBufferAbortCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndexes);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00737}00737\ \ \ void\ (*\ RxBufferNewMessageCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00738}00738\ \ \ void\ (*\ HighPriorityMessageCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00739}00739\ \ \ void\ (*\ TimestampWraparoundCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00740}00740\ \ \ void\ (*\ TimeoutOccurredCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00741}00741\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00742}00742\ \ \ void\ (*\ ErrorStatusCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ErrorStatusITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00743}00743\ \ \ void\ (*\ TT\_ScheduleSyncCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTSchedSyncITs);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00744}00744\ \ \ void\ (*\ TT\_TimeMarkCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTTimeMarkITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00745}00745\ \ \ void\ (*\ TT\_StopWatchCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ SWTime,\ uint32\_t\ SWCycleCount);\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00746}00746\ \ \ void\ (*\ TT\_GlobalTimeCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTGlobTimeITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00748}00748\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00749}00749\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00750}00750\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00751}00751\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00752}00752\ \}\ FDCAN\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00753}00753\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00754}00754\ \textcolor{preprocessor}{\#if\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00758}00758\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00759}00759\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00760}00760\ \ \ HAL\_FDCAN\_TX\_FIFO\_EMPTY\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x00U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00761}00761\ \ \ HAL\_FDCAN\_RX\_BUFFER\_NEW\_MSG\_CB\_ID\ \ \ \ =\ 0x01U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00762}00762\ \ \ HAL\_FDCAN\_HIGH\_PRIO\_MESSAGE\_CB\_ID\ \ \ \ =\ 0x02U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00763}00763\ \ \ HAL\_FDCAN\_TIMESTAMP\_WRAPAROUND\_CB\_ID\ =\ 0x03U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00764}00764\ \ \ HAL\_FDCAN\_TIMEOUT\_OCCURRED\_CB\_ID\ \ \ \ \ =\ 0x04U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00765}00765\ \ \ HAL\_FDCAN\_ERROR\_CALLBACK\_CB\_ID\ \ \ \ \ \ \ =\ 0x05U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00767}00767\ \ \ HAL\_FDCAN\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00768}00768\ \ \ HAL\_FDCAN\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x07U,\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00770}00770\ \}\ HAL\_FDCAN\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00775}00775\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_CallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00776}00776\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_ClockCalibrationCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ClkCalibrationITs);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00777}00777\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TxEventFifoCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TxEventFifoITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00778}00778\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_RxFifo0CallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo0ITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00779}00779\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_RxFifo1CallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo1ITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00780}00780\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TxBufferCompleteCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndexes);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00781}00781\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TxBufferAbortCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndexes);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00782}00782\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_ErrorStatusCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ErrorStatusITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00783}00783\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TT\_ScheduleSyncCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTSchedSyncITs);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00784}00784\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TT\_TimeMarkCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTTimeMarkITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00785}00785\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TT\_StopWatchCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ SWTime,\ uint32\_t\ SWCycleCount);\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00786}00786\ \textcolor{keyword}{typedef}\ \ void\ (*pFDCAN\_TT\_GlobalTimeCallbackTypeDef)(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTGlobTimeITs);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00787}00787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00793}00793\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00801}00801\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00802}00802\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TIMEOUT\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00803}00803\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_NOT\_INITIALIZED\ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_NOT\_READY\ \ \ \ \ \ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00805}00805\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_NOT\_STARTED\ \ \ \ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00806}00806\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_NOT\_SUPPORTED\ \ \ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_PARAM\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_PENDING\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_RAM\_ACCESS\ \ \ \ \ \ ((uint32\_t)0x00000080U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00810}00810\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_FIFO\_EMPTY\ \ \ \ \ \ ((uint32\_t)0x00000100U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_FIFO\_FULL\ \ \ \ \ \ \ ((uint32\_t)0x00000200U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_LOG\_OVERFLOW\ \ \ \ FDCAN\_IR\_ELO\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_RAM\_WDG\ \ \ \ \ \ \ \ \ FDCAN\_IR\_WDI\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_PROTOCOL\_ARBT\ \ \ FDCAN\_IR\_PEA\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00815}00815\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_PROTOCOL\_DATA\ \ \ FDCAN\_IR\_PED\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00816}00816\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_RESERVED\_AREA\ \ \ FDCAN\_IR\_ARA\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_GLOBAL\_TIME\ \ FDCAN\_TTIR\_GTE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_TX\_UNDERFLOW\ FDCAN\_TTIR\_TXU\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_TX\_OVERFLOW\ \ FDCAN\_TTIR\_TXO\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_SCHEDULE1\ \ \ \ FDCAN\_TTIR\_SE1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_SCHEDULE2\ \ \ \ FDCAN\_TTIR\_SE2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_NO\_INIT\_REF\ \ FDCAN\_TTIR\_IWT\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_NO\_REF\ \ \ \ \ \ \ FDCAN\_TTIR\_WT\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_APPL\_WDG\ \ \ \ \ FDCAN\_TTIR\_AW\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_TT\_CONFIG\ \ \ \ \ \ \ FDCAN\_TTIR\_CER\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00827}00827\ \textcolor{preprocessor}{\#if\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ HAL\_FDCAN\_ERROR\_INVALID\_CALLBACK\ ((uint32\_t)0x00000100U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00829}00829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00837}00837\ \textcolor{preprocessor}{\#define\ FDCAN\_FRAME\_CLASSIC\ \ \ ((uint32\_t)0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ FDCAN\_FRAME\_FD\_NO\_BRS\ ((uint32\_t)FDCAN\_CCCR\_FDOE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00839}00839\ \textcolor{preprocessor}{\#define\ FDCAN\_FRAME\_FD\_BRS\ \ \ \ ((uint32\_t)(FDCAN\_CCCR\_FDOE\ |\ FDCAN\_CCCR\_BRSE))\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ FDCAN\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ FDCAN\_MODE\_RESTRICTED\_OPERATION\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ FDCAN\_MODE\_BUS\_MONITORING\ \ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00850}00850\ \textcolor{preprocessor}{\#define\ FDCAN\_MODE\_INTERNAL\_LOOPBACK\ \ \ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00851}00851\ \textcolor{preprocessor}{\#define\ FDCAN\_MODE\_EXTERNAL\_LOOPBACK\ \ \ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00859}00859\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_CALIBRATION\_DISABLE\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_CALIBRATION\_ENABLE\ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00868}00868\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV1\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00869}00869\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV2\ \ ((uint32\_t)0x00010000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00870}00870\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV4\ \ ((uint32\_t)0x00020000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00871}00871\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV6\ \ ((uint32\_t)0x00030000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00872}00872\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV8\ \ ((uint32\_t)0x00040000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00873}00873\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV10\ ((uint32\_t)0x00050000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00874}00874\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV12\ ((uint32\_t)0x00060000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00875}00875\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV14\ ((uint32\_t)0x00070000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00876}00876\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV16\ ((uint32\_t)0x00080000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00877}00877\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV18\ ((uint32\_t)0x00090000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00878}00878\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV20\ ((uint32\_t)0x000A0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV22\ ((uint32\_t)0x000B0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV24\ ((uint32\_t)0x000C0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV26\ ((uint32\_t)0x000D0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV28\ ((uint32\_t)0x000E0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_DIV30\ ((uint32\_t)0x000F0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ FDCAN\_CALIB\_FIELD\_LENGTH\_32\ ((uint32\_t)0x00000000U)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ FDCAN\_CALIB\_FIELD\_LENGTH\_64\ ((uint32\_t)FDCANCCU\_CCFG\_CFL)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_NOT\_CALIBRATED\ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_BASIC\_CALIBRATED\ \ \ \ \ ((uint32\_t)0x40000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ FDCAN\_CLOCK\_PRECISION\_CALIBRATED\ ((uint32\_t)0x80000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ FDCAN\_CALIB\_TIME\_QUANTA\_COUNTER\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ FDCAN\_CALIB\_CLOCK\_PERIOD\_COUNTER\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ FDCAN\_CALIB\_WATCHDOG\_COUNTER\ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00920}00920\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_8\ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00921}00921\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_12\ ((uint32\_t)0x00000005U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00922}00922\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_16\ ((uint32\_t)0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00923}00923\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_20\ ((uint32\_t)0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00924}00924\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_24\ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00925}00925\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_32\ ((uint32\_t)0x0000000AU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00926}00926\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_48\ ((uint32\_t)0x0000000EU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00927}00927\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_BYTES\_64\ ((uint32\_t)0x00000012U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_FIFO\_OPERATION\ \ ((uint32\_t)0x00000000U)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00936}00936\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_QUEUE\_OPERATION\ ((uint32\_t)FDCAN\_TXBC\_TFQM)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00944}00944\ \textcolor{preprocessor}{\#define\ FDCAN\_STANDARD\_ID\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ FDCAN\_EXTENDED\_ID\ ((uint32\_t)0x40000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00953}00953\ \textcolor{preprocessor}{\#define\ FDCAN\_DATA\_FRAME\ \ \ ((uint32\_t)0x00000000U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00954}00954\ \textcolor{preprocessor}{\#define\ FDCAN\_REMOTE\_FRAME\ ((uint32\_t)0x20000000U)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00962}00962\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_0\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_1\ \ ((uint32\_t)0x00010000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_2\ \ ((uint32\_t)0x00020000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_3\ \ ((uint32\_t)0x00030000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_4\ \ ((uint32\_t)0x00040000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_5\ \ ((uint32\_t)0x00050000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_6\ \ ((uint32\_t)0x00060000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_7\ \ ((uint32\_t)0x00070000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_8\ \ ((uint32\_t)0x00080000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_12\ ((uint32\_t)0x00090000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_16\ ((uint32\_t)0x000A0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_20\ ((uint32\_t)0x000B0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_24\ ((uint32\_t)0x000C0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00975}00975\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_32\ ((uint32\_t)0x000D0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_48\ ((uint32\_t)0x000E0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ FDCAN\_DLC\_BYTES\_64\ ((uint32\_t)0x000F0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00985}00985\ \textcolor{preprocessor}{\#define\ FDCAN\_ESI\_ACTIVE\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00986}00986\ \textcolor{preprocessor}{\#define\ FDCAN\_ESI\_PASSIVE\ ((uint32\_t)0x80000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00994}00994\ \textcolor{preprocessor}{\#define\ FDCAN\_BRS\_OFF\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ FDCAN\_BRS\_ON\ \ ((uint32\_t)0x00100000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01003}01003\ \textcolor{preprocessor}{\#define\ FDCAN\_CLASSIC\_CAN\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01004}01004\ \textcolor{preprocessor}{\#define\ FDCAN\_FD\_CAN\ \ \ \ \ \ ((uint32\_t)0x00200000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ FDCAN\_NO\_TX\_EVENTS\ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01013}01013\ \textcolor{preprocessor}{\#define\ FDCAN\_STORE\_TX\_EVENTS\ ((uint32\_t)0x00800000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01021}01021\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_RANGE\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01022}01022\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_DUAL\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_MASK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01024}01024\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_RANGE\_NO\_EIDM\ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01032}01032\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_DISABLE\ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01033}01033\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_TO\_RXFIFO0\ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01034}01034\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_TO\_RXFIFO1\ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01035}01035\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_REJECT\ \ \ \ \ \ \ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01036}01036\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_HP\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01037}01037\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_TO\_RXFIFO0\_HP\ ((uint32\_t)0x00000005U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01038}01038\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_TO\_RXFIFO1\_HP\ ((uint32\_t)0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_TO\_RXBUFFER\ \ \ ((uint32\_t)0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01047}01047\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER0\ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01048}01048\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER1\ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01049}01049\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER2\ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01050}01050\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER3\ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01051}01051\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER4\ \ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01052}01052\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER5\ \ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01053}01053\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER6\ \ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01054}01054\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER7\ \ ((uint32\_t)0x00000080U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01055}01055\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER8\ \ ((uint32\_t)0x00000100U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01056}01056\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER9\ \ ((uint32\_t)0x00000200U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01057}01057\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER10\ ((uint32\_t)0x00000400U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01058}01058\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER11\ ((uint32\_t)0x00000800U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01059}01059\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER12\ ((uint32\_t)0x00001000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01060}01060\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER13\ ((uint32\_t)0x00002000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01061}01061\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER14\ ((uint32\_t)0x00004000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01062}01062\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER15\ ((uint32\_t)0x00008000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01063}01063\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER16\ ((uint32\_t)0x00010000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01064}01064\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER17\ ((uint32\_t)0x00020000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01065}01065\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER18\ ((uint32\_t)0x00040000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER19\ ((uint32\_t)0x00080000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01067}01067\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER20\ ((uint32\_t)0x00100000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01068}01068\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER21\ ((uint32\_t)0x00200000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01069}01069\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER22\ ((uint32\_t)0x00400000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01070}01070\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER23\ ((uint32\_t)0x00800000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01071}01071\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER24\ ((uint32\_t)0x01000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01072}01072\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER25\ ((uint32\_t)0x02000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01073}01073\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER26\ ((uint32\_t)0x04000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01074}01074\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER27\ ((uint32\_t)0x08000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01075}01075\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER28\ ((uint32\_t)0x10000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01076}01076\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER29\ ((uint32\_t)0x20000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01077}01077\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER30\ ((uint32\_t)0x40000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01078}01078\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_BUFFER31\ ((uint32\_t)0x80000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01086}01086\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_FIFO0\ \ \ \ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01087}01087\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_FIFO1\ \ \ \ ((uint32\_t)0x00000041U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER0\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01089}01089\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER1\ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01090}01090\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER2\ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01091}01091\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER3\ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01092}01092\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER4\ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01093}01093\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER5\ \ ((uint32\_t)0x00000005U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER6\ \ ((uint32\_t)0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01095}01095\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER7\ \ ((uint32\_t)0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01096}01096\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER8\ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01097}01097\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER9\ \ ((uint32\_t)0x00000009U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01098}01098\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER10\ ((uint32\_t)0x0000000AU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER11\ ((uint32\_t)0x0000000BU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER12\ ((uint32\_t)0x0000000CU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01101}01101\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER13\ ((uint32\_t)0x0000000DU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01102}01102\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER14\ ((uint32\_t)0x0000000EU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01103}01103\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER15\ ((uint32\_t)0x0000000FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01104}01104\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER16\ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01105}01105\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER17\ ((uint32\_t)0x00000011U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01106}01106\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER18\ ((uint32\_t)0x00000012U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER19\ ((uint32\_t)0x00000013U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01108}01108\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER20\ ((uint32\_t)0x00000014U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01109}01109\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER21\ ((uint32\_t)0x00000015U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01110}01110\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER22\ ((uint32\_t)0x00000016U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01111}01111\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER23\ ((uint32\_t)0x00000017U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01112}01112\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER24\ ((uint32\_t)0x00000018U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01113}01113\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER25\ ((uint32\_t)0x00000019U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01114}01114\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER26\ ((uint32\_t)0x0000001AU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01115}01115\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER27\ ((uint32\_t)0x0000001BU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01116}01116\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER28\ ((uint32\_t)0x0000001CU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01117}01117\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER29\ ((uint32\_t)0x0000001DU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01118}01118\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER30\ ((uint32\_t)0x0000001EU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01119}01119\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER31\ ((uint32\_t)0x0000001FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01120}01120\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER32\ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01121}01121\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER33\ ((uint32\_t)0x00000021U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01122}01122\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER34\ ((uint32\_t)0x00000022U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01123}01123\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER35\ ((uint32\_t)0x00000023U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01124}01124\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER36\ ((uint32\_t)0x00000024U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01125}01125\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER37\ ((uint32\_t)0x00000025U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01126}01126\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER38\ ((uint32\_t)0x00000026U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER39\ ((uint32\_t)0x00000027U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01128}01128\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER40\ ((uint32\_t)0x00000028U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01129}01129\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER41\ ((uint32\_t)0x00000029U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01130}01130\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER42\ ((uint32\_t)0x0000002AU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER43\ ((uint32\_t)0x0000002BU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01132}01132\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER44\ ((uint32\_t)0x0000002CU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01133}01133\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER45\ ((uint32\_t)0x0000002DU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER46\ ((uint32\_t)0x0000002EU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER47\ ((uint32\_t)0x0000002FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER48\ ((uint32\_t)0x00000030U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER49\ ((uint32\_t)0x00000031U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER50\ ((uint32\_t)0x00000032U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER51\ ((uint32\_t)0x00000033U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER52\ ((uint32\_t)0x00000034U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER53\ ((uint32\_t)0x00000035U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01142}01142\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER54\ ((uint32\_t)0x00000036U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01143}01143\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER55\ ((uint32\_t)0x00000037U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01144}01144\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER56\ ((uint32\_t)0x00000038U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01145}01145\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER57\ ((uint32\_t)0x00000039U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01146}01146\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER58\ ((uint32\_t)0x0000003AU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01147}01147\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER59\ ((uint32\_t)0x0000003BU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01148}01148\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER60\ ((uint32\_t)0x0000003CU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01149}01149\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER61\ ((uint32\_t)0x0000003DU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01150}01150\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER62\ ((uint32\_t)0x0000003EU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01151}01151\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_BUFFER63\ ((uint32\_t)0x0000003FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01159}01159\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_EVENT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ FDCAN\_TX\_IN\_SPITE\_OF\_ABORT\ ((uint32\_t)0x00800000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01168}01168\ \textcolor{preprocessor}{\#define\ FDCAN\_HP\_STORAGE\_NO\_FIFO\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ FDCAN\_HP\_STORAGE\_MSG\_LOST\ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01170}01170\ \textcolor{preprocessor}{\#define\ FDCAN\_HP\_STORAGE\_RXFIFO0\ \ ((uint32\_t)0x00000080U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01171}01171\ \textcolor{preprocessor}{\#define\ FDCAN\_HP\_STORAGE\_RXFIFO1\ \ ((uint32\_t)0x000000C0U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01179}01179\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_NONE\ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01180}01180\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_STUFF\ \ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01181}01181\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_FORM\ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01182}01182\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_ACK\ \ \ \ \ \ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01183}01183\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_BIT1\ \ \ \ \ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01184}01184\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_BIT0\ \ \ \ \ \ ((uint32\_t)0x00000005U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01185}01185\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_CRC\ \ \ \ \ \ \ ((uint32\_t)0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01186}01186\ \textcolor{preprocessor}{\#define\ FDCAN\_PROTOCOL\_ERROR\_NO\_CHANGE\ ((uint32\_t)0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01194}01194\ \textcolor{preprocessor}{\#define\ FDCAN\_COM\_STATE\_SYNC\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01195}01195\ \textcolor{preprocessor}{\#define\ FDCAN\_COM\_STATE\_IDLE\ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01196}01196\ \textcolor{preprocessor}{\#define\ FDCAN\_COM\_STATE\_RX\ \ \ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01197}01197\ \textcolor{preprocessor}{\#define\ FDCAN\_COM\_STATE\_TX\ \ \ ((uint32\_t)0x00000018U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01205}01205\ \textcolor{preprocessor}{\#define\ FDCAN\_CFG\_TX\_EVENT\_FIFO\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01206}01206\ \textcolor{preprocessor}{\#define\ FDCAN\_CFG\_RX\_FIFO0\ \ \ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01207}01207\ \textcolor{preprocessor}{\#define\ FDCAN\_CFG\_RX\_FIFO1\ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01215}01215\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_FIFO\_BLOCKING\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01216}01216\ \textcolor{preprocessor}{\#define\ FDCAN\_RX\_FIFO\_OVERWRITE\ ((uint32\_t)0x80000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01224}01224\ \textcolor{preprocessor}{\#define\ FDCAN\_ACCEPT\_IN\_RX\_FIFO0\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01225}01225\ \textcolor{preprocessor}{\#define\ FDCAN\_ACCEPT\_IN\_RX\_FIFO1\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01226}01226\ \textcolor{preprocessor}{\#define\ FDCAN\_REJECT\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01234}01234\ \textcolor{preprocessor}{\#define\ FDCAN\_FILTER\_REMOTE\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01235}01235\ \textcolor{preprocessor}{\#define\ FDCAN\_REJECT\_REMOTE\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01243}01243\ \textcolor{preprocessor}{\#define\ FDCAN\_INTERRUPT\_LINE0\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01244}01244\ \textcolor{preprocessor}{\#define\ FDCAN\_INTERRUPT\_LINE1\ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_INTERNAL\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01253}01253\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_EXTERNAL\ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01261}01261\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_1\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01262}01262\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_2\ \ ((uint32\_t)0x00010000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01263}01263\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_3\ \ ((uint32\_t)0x00020000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01264}01264\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_4\ \ ((uint32\_t)0x00030000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01265}01265\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_5\ \ ((uint32\_t)0x00040000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01266}01266\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_6\ \ ((uint32\_t)0x00050000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01267}01267\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_7\ \ ((uint32\_t)0x00060000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01268}01268\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_8\ \ ((uint32\_t)0x00070000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01269}01269\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_9\ \ ((uint32\_t)0x00080000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01270}01270\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_10\ ((uint32\_t)0x00090000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01271}01271\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_11\ ((uint32\_t)0x000A0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01272}01272\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_12\ ((uint32\_t)0x000B0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01273}01273\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_13\ ((uint32\_t)0x000C0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01274}01274\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_14\ ((uint32\_t)0x000D0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01275}01275\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_15\ ((uint32\_t)0x000E0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01276}01276\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMESTAMP\_PRESC\_16\ ((uint32\_t)0x000F0000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01284}01284\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMEOUT\_CONTINUOUS\ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01285}01285\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMEOUT\_TX\_EVENT\_FIFO\ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01286}01286\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMEOUT\_RX\_FIFO0\ \ \ \ \ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01287}01287\ \textcolor{preprocessor}{\#define\ FDCAN\_TIMEOUT\_RX\_FIFO1\ \ \ \ \ \ ((uint32\_t)0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01295}01295\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REF\_MESSAGE\_NO\_PAYLOAD\ \ ((uint32\_t)0x00000000U)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01296}01296\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REF\_MESSAGE\_ADD\_PAYLOAD\ ((uint32\_t)FDCAN\_TTRMC\_RMPS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01304}01304\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_CYCLE\ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01305}01305\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_2ND\_CYCLE\ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01306}01306\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_4TH\_CYCLE\ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01307}01307\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_8TH\_CYCLE\ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01308}01308\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_16TH\_CYCLE\ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01309}01309\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_32ND\_CYCLE\ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01310}01310\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REPEAT\_EVERY\_64TH\_CYCLE\ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01318}01318\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TX\_REF\_TRIGGER\ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01319}01319\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TX\_REF\_TRIGGER\_GAP\ \ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01320}01320\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TX\_TRIGGER\_SINGLE\ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01321}01321\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TX\_TRIGGER\_CONTINUOUS\ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01322}01322\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TX\_TRIGGER\_ARBITRATION\ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01323}01323\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TX\_TRIGGER\_MERGED\ \ \ \ \ \ ((uint32\_t)0x00000005U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01324}01324\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_WATCH\_TRIGGER\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000006U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01325}01325\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_WATCH\_TRIGGER\_GAP\ \ \ \ \ \ ((uint32\_t)0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01326}01326\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_RX\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01327}01327\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TIME\_BASE\_TRIGGER\ \ \ \ \ \ ((uint32\_t)0x00000009U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01328}01328\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_END\_OF\_LIST\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x0000000AU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01336}01336\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TM\_NO\_INTERNAL\_EVENT\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01337}01337\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TM\_GEN\_INTERNAL\_EVENT\ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01345}01345\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TM\_NO\_EXTERNAL\_EVENT\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TM\_GEN\_EXTERNAL\_EVENT\ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01354}01354\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_COMMUNICATION\_LEVEL1\ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01355}01355\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_COMMUNICATION\_LEVEL2\ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01356}01356\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_COMMUNICATION\_LEVEL0\ \ \ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01364}01364\ \textcolor{preprocessor}{\#define\ FDCAN\_STRICTLY\_TT\_OPERATION\ \ \ \ \ ((uint32\_t)0x00000000U)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01365}01365\ \textcolor{preprocessor}{\#define\ FDCAN\_EXT\_EVT\_SYNC\_TT\_OPERATION\ ((uint32\_t)FDCAN\_TTOCF\_GEN)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01373}01373\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01374}01374\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_POTENTIAL\_MASTER\ ((uint32\_t)FDCAN\_TTOCF\_TM)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01382}01382\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EXT\_CLK\_SYNC\_DISABLE\ ((uint32\_t)0x00000000U)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01383}01383\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EXT\_CLK\_SYNC\_ENABLE\ \ ((uint32\_t)FDCAN\_TTOCF\_EECS)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01391}01391\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_GLOB\_TIME\_FILT\_DISABLE\ ((uint32\_t)0x00000000U)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01392}01392\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_GLOB\_TIME\_FILT\_ENABLE\ \ ((uint32\_t)FDCAN\_TTOCF\_EGTF)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01400}01400\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_AUTO\_CLK\_CALIB\_DISABLE\ ((uint32\_t)0x00000000U)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01401}01401\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_AUTO\_CLK\_CALIB\_ENABLE\ \ ((uint32\_t)FDCAN\_TTOCF\_ECC)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01409}01409\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EVT\_TRIG\_POL\_RISING\ \ ((uint32\_t)0x00000000U)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01410}01410\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EVT\_TRIG\_POL\_FALLING\ ((uint32\_t)FDCAN\_TTOCF\_EVTP)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01418}01418\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_1\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01419}01419\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_2\ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01420}01420\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_4\ \ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01421}01421\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_8\ \ ((uint32\_t)0x00000007U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01422}01422\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_16\ ((uint32\_t)0x0000000FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01423}01423\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_32\ ((uint32\_t)0x0000001FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01424}01424\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_64\ ((uint32\_t)0x0000003FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01432}01432\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_NO\_SYNC\_PULSE\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01433}01433\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_SYNC\_BASIC\_CYCLE\_START\ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01434}01434\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_SYNC\_MATRIX\_START\ \ \ \ \ \ ((uint32\_t)0x00000080U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01442}01442\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_0\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01443}01443\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_1\ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01444}01444\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_2\ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01445}01445\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_3\ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01453}01453\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EVENT\_TRIGGER\_0\ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01454}01454\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EVENT\_TRIGGER\_1\ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01455}01455\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EVENT\_TRIGGER\_2\ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01456}01456\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_EVENT\_TRIGGER\_3\ ((uint32\_t)0x00000030U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01464}01464\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_DISABLED\ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01465}01465\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_CYCLE\_TIME\ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01466}01466\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_LOCAL\_TIME\ \ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01467}01467\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_GLOBAL\_TIME\ ((uint32\_t)0x00000018U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01475}01475\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_RISING\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01476}01476\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_STOP\_WATCH\_FALLING\ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01484}01484\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REG\_TIMEMARK\_DIABLED\ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01485}01485\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REG\_TIMEMARK\_CYC\_TIME\ ((uint32\_t)0x00000040U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01486}01486\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REG\_TIMEMARK\_LOC\_TIME\ ((uint32\_t)0x00000080U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01487}01487\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_REG\_TIMEMARK\_GLO\_TIME\ ((uint32\_t)0x000000C0U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01495}01495\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_NO\_ERROR\ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01496}01496\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_WARNING\ \ \ \ \ \ ((uint32\_t)0x00000001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01497}01497\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_ERROR\ \ \ \ \ \ \ \ ((uint32\_t)0x00000002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01498}01498\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_SEVERE\_ERROR\ ((uint32\_t)0x00000003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01506}01506\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_MASTER\_OFF\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01507}01507\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_TIME\_SLAVE\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01508}01508\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_BACKUP\_TIME\_MASTER\ \ ((uint32\_t)0x00000008U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01509}01509\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_CURRENT\_TIME\_MASTER\ ((uint32\_t)0x0000000CU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01517}01517\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_OUT\_OF\_SYNC\ \ \ ((uint32\_t)0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01518}01518\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_SYNCHRONIZING\ ((uint32\_t)0x00000010U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01519}01519\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IN\_GAP\ \ \ \ \ \ \ \ ((uint32\_t)0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01520}01520\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IN\_SCHEDULE\ \ \ ((uint32\_t)0x00000030U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01528}01528\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MASK\ ((uint32\_t)0x3FCFFFFFU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01529}01529\ \textcolor{preprocessor}{\#define\ CCU\_IR\_MASK\ \ \ ((uint32\_t)0xC0000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01537}01537\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_COMPLETE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01538}01538\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_ABORT\_COMPLETE\ \ \ \ \ \ \ FDCAN\_IR\_TCF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01539}01539\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_FIFO\_EMPTY\ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TFE\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01540}01540\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_HIGH\_PRIORITY\_MSG\ \ \ \ FDCAN\_IR\_HPM\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01541}01541\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_BUFFER\_NEW\_MESSAGE\ \ \ FDCAN\_IR\_DRX\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01542}01542\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_EVT\_FIFO\_ELT\_LOST\ \ \ \ FDCAN\_IR\_TEFL\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01543}01543\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_EVT\_FIFO\_FULL\ \ \ \ \ \ \ \ FDCAN\_IR\_TEFF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01544}01544\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_EVT\_FIFO\_WATERMARK\ \ \ FDCAN\_IR\_TEFW\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01545}01545\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TX\_EVT\_FIFO\_NEW\_DATA\ \ \ \ FDCAN\_IR\_TEFN\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01546}01546\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO0\_MESSAGE\_LOST\ \ \ FDCAN\_IR\_RF0L\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01547}01547\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO0\_FULL\ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0F\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01548}01548\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO0\_WATERMARK\ \ \ \ \ \ FDCAN\_IR\_RF0W\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01549}01549\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO0\_NEW\_MESSAGE\ \ \ \ FDCAN\_IR\_RF0N\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01550}01550\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO1\_MESSAGE\_LOST\ \ \ FDCAN\_IR\_RF1L\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01551}01551\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO1\_FULL\ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1F\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01552}01552\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO1\_WATERMARK\ \ \ \ \ \ FDCAN\_IR\_RF1W\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01553}01553\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RX\_FIFO1\_NEW\_MESSAGE\ \ \ \ FDCAN\_IR\_RF1N\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01554}01554\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RAM\_ACCESS\_FAILURE\ \ \ \ \ \ FDCAN\_IR\_MRAF\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01555}01555\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_ERROR\_LOGGING\_OVERFLOW\ \ FDCAN\_IR\_ELO\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01556}01556\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_ERROR\_PASSIVE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_EP\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01557}01557\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_ERROR\_WARNING\ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_EW\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01558}01558\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_BUS\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_BO\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01559}01559\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RAM\_WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_WDI\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01560}01560\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_ARB\_PROTOCOL\_ERROR\ \ \ \ \ \ FDCAN\_IR\_PEA\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01561}01561\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_DATA\_PROTOCOL\_ERROR\ \ \ \ \ FDCAN\_IR\_PED\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01562}01562\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_RESERVED\_ADDRESS\_ACCESS\ FDCAN\_IR\_ARA\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01563}01563\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TIMESTAMP\_WRAPAROUND\ \ \ \ FDCAN\_IR\_TSW\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01564}01564\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_TIMEOUT\_OCCURRED\ \ \ \ \ \ \ \ FDCAN\_IR\_TOO\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01565}01565\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_CALIB\_STATE\_CHANGED\ \ \ \ \ (FDCANCCU\_IR\_CSC\ <<\ 30)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01566}01566\ \textcolor{preprocessor}{\#define\ FDCAN\_FLAG\_CALIB\_WATCHDOG\_EVENT\ \ \ \ (FDCANCCU\_IR\_CWE\ <<\ 30)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01578}01578\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_COMPLETE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TCE\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01579}01579\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_ABORT\_COMPLETE\ \ \ \ \ FDCAN\_IE\_TCFE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01580}01580\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_FIFO\_EMPTY\ \ \ \ \ \ \ \ \ FDCAN\_IE\_TFEE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01588}01588\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_HIGH\_PRIORITY\_MSG\ \ FDCAN\_IE\_HPME\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01589}01589\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_BUFFER\_NEW\_MESSAGE\ FDCAN\_IE\_DRXE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01597}01597\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TIMESTAMP\_WRAPAROUND\ \ FDCAN\_IE\_TSWE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01598}01598\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TIMEOUT\_OCCURRED\ \ \ \ \ \ FDCAN\_IE\_TOOE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01606}01606\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_CALIB\_STATE\_CHANGED\ \ (FDCANCCU\_IE\_CSCE\ <<\ 30)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01607}01607\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_CALIB\_WATCHDOG\_EVENT\ (FDCANCCU\_IE\_CWEE\ <<\ 30)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01615}01615\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_EVT\_FIFO\_ELT\_LOST\ \ FDCAN\_IE\_TEFLE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01616}01616\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_EVT\_FIFO\_FULL\ \ \ \ \ \ FDCAN\_IE\_TEFFE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01617}01617\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_EVT\_FIFO\_WATERMARK\ FDCAN\_IE\_TEFWE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01618}01618\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_TX\_EVT\_FIFO\_NEW\_DATA\ \ FDCAN\_IE\_TEFNE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01626}01626\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO0\_MESSAGE\_LOST\ FDCAN\_IE\_RF0LE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01627}01627\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO0\_FULL\ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0FE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01628}01628\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO0\_WATERMARK\ \ \ \ FDCAN\_IE\_RF0WE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01629}01629\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO0\_NEW\_MESSAGE\ \ FDCAN\_IE\_RF0NE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01637}01637\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO1\_MESSAGE\_LOST\ FDCAN\_IE\_RF1LE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01638}01638\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO1\_FULL\ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1FE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01639}01639\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO1\_WATERMARK\ \ \ \ FDCAN\_IE\_RF1WE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01640}01640\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RX\_FIFO1\_NEW\_MESSAGE\ \ FDCAN\_IE\_RF1NE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01648}01648\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RAM\_ACCESS\_FAILURE\ \ \ \ \ \ FDCAN\_IE\_MRAFE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01649}01649\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_ERROR\_LOGGING\_OVERFLOW\ \ FDCAN\_IE\_ELOE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01650}01650\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RAM\_WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_WDIE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01651}01651\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_ARB\_PROTOCOL\_ERROR\ \ \ \ \ \ FDCAN\_IE\_PEAE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01652}01652\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_DATA\_PROTOCOL\_ERROR\ \ \ \ \ FDCAN\_IE\_PEDE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01653}01653\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_RESERVED\_ADDRESS\_ACCESS\ FDCAN\_IE\_ARAE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01661}01661\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_ERROR\_PASSIVE\ FDCAN\_IE\_EPE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01662}01662\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_ERROR\_WARNING\ FDCAN\_IE\_EWE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01663}01663\ \textcolor{preprocessor}{\#define\ FDCAN\_IT\_BUS\_OFF\ \ \ \ \ \ \ FDCAN\_IE\_BOE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01675}01675\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_BASIC\_CYCLE\_START\ \ \ \ FDCAN\_TTIR\_SBC\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01676}01676\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_MATRIX\_CYCLE\_START\ \ \ FDCAN\_TTIR\_SMC\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01677}01677\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_SYNC\_MODE\_CHANGE\ \ \ \ \ FDCAN\_TTIR\_CSM\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01678}01678\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_START\_OF\_GAP\ \ \ \ \ \ \ \ \ FDCAN\_TTIR\_SOG\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01679}01679\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_REG\_TIME\_MARK\ \ \ \ \ \ \ \ FDCAN\_TTIR\_RTMI\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01680}01680\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_TRIG\_TIME\_MARK\ \ \ \ \ \ \ FDCAN\_TTIR\_TTMI\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01681}01681\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_STOP\_WATCH\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TTIR\_SWE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01682}01682\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_GLOBAL\_TIME\_WRAP\ \ \ \ \ FDCAN\_TTIR\_GTW\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01683}01683\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_GLOBAL\_TIME\_DISC\ \ \ \ \ FDCAN\_TTIR\_GTD\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01684}01684\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_GLOBAL\_TIME\_ERROR\ \ \ \ FDCAN\_TTIR\_GTE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01685}01685\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_TX\_COUNT\_UNDERFLOW\ \ \ FDCAN\_TTIR\_TXU\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01686}01686\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_TX\_COUNT\_OVERFLOW\ \ \ \ FDCAN\_TTIR\_TXO\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01687}01687\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_SCHEDULING\_ERROR\_1\ \ \ FDCAN\_TTIR\_SE1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01688}01688\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_SCHEDULING\_ERROR\_2\ \ \ FDCAN\_TTIR\_SE2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01689}01689\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_ERROR\_LEVEL\_CHANGE\ \ \ FDCAN\_TTIR\_ELC\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01690}01690\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_INIT\_WATCH\_TRIGGER\ \ \ FDCAN\_TTIR\_IWT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01691}01691\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_WATCH\_TRIGGER\ \ \ \ \ \ \ \ FDCAN\_TTIR\_WT\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01692}01692\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_APPLICATION\_WATCHDOG\ FDCAN\_TTIR\_AW\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01693}01693\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_FLAG\_CONFIG\_ERROR\ \ \ \ \ \ \ \ \ FDCAN\_TTIR\_CER\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01705}01705\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_BASIC\_CYCLE\_START\ \ FDCAN\_TTIE\_SBCE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01706}01706\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_MATRIX\_CYCLE\_START\ FDCAN\_TTIE\_SMCE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01707}01707\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_SYNC\_MODE\_CHANGE\ \ \ FDCAN\_TTIE\_CSME\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01708}01708\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_START\_OF\_GAP\ \ \ \ \ \ \ FDCAN\_TTIE\_SOGE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01716}01716\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_REG\_TIME\_MARK\ \ FDCAN\_TTIE\_RTMIE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01717}01717\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_TRIG\_TIME\_MARK\ FDCAN\_TTIE\_TTMIE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01725}01725\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_STOP\_WATCH\ FDCAN\_TTIE\_SWEE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01733}01733\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_GLOBAL\_TIME\_WRAP\ FDCAN\_TTIE\_GTWE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01734}01734\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_GLOBAL\_TIME\_DISC\ FDCAN\_TTIE\_GTDE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01742}01742\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_GLOBAL\_TIME\_ERROR\ \ FDCAN\_TTIE\_GTEE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01743}01743\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_TX\_COUNT\_UNDERFLOW\ FDCAN\_TTIE\_TXUE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01744}01744\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_TX\_COUNT\_OVERFLOW\ \ FDCAN\_TTIE\_TXOE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01745}01745\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_SCHEDULING\_ERROR\_1\ FDCAN\_TTIE\_SE1E\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01746}01746\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_SCHEDULING\_ERROR\_2\ FDCAN\_TTIE\_SE2E\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01747}01747\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_ERROR\_LEVEL\_CHANGE\ FDCAN\_TTIE\_ELCE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01755}01755\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_INIT\_WATCH\_TRIGGER\ \ \ FDCAN\_TTIE\_IWTE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01756}01756\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_WATCH\_TRIGGER\ \ \ \ \ \ \ \ FDCAN\_TTIE\_WTE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01757}01757\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_APPLICATION\_WATCHDOG\ FDCAN\_TTIE\_AWE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01758}01758\ \textcolor{preprocessor}{\#define\ FDCAN\_TT\_IT\_CONFIG\_ERROR\ \ \ \ \ \ \ \ \ FDCAN\_TTIE\_CERE\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01771}01771\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01780}01780\ \textcolor{preprocessor}{\#if\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01781}01781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01782}01782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_FDCAN\_STATE\_RESET;\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01783}01783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01784}01784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01785}01785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01786}01786\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01787}01787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_FDCAN\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01788}01788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01789}01789\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01797}01797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01798}01798\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01799}01799\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>IE\ |=\ ((\_\_INTERRUPT\_\_)\ \&\ FDCAN\_IR\_MASK);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01800}01800\ \textcolor{preprocessor}{\ \ \ \ FDCAN\_CCU-\/>IE\ |=\ (((\_\_INTERRUPT\_\_)\ \&\ CCU\_IR\_MASK)\ >>\ 30);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01801}01801\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01802}01802\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01803}01803\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01811}01811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01812}01812\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01813}01813\ \textcolor{preprocessor}{\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IE)\ \&=\ \string~((\_\_INTERRUPT\_\_)\ \&\ FDCAN\_IR\_MASK);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01814}01814\ \textcolor{preprocessor}{\ \ \ \ FDCAN\_CCU-\/>IE\ \&=\ \string~(((\_\_INTERRUPT\_\_)\ \&\ CCU\_IR\_MASK)\ >>\ 30);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01815}01815\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01816}01816\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01824}01824\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_GET\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_INTERRUPT\_\_)\ <\ FDCAN\_IT\_CALIB\_WATCHDOG\_EVENT)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IR\ \&\ (\_\_INTERRUPT\_\_))\ :\ ((FDCAN\_CCU-\/>IR\ <<\ 30)\ \&\ (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01825}01825\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01833}01833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_CLEAR\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01834}01834\ \textcolor{preprocessor}{do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01835}01835\ \textcolor{preprocessor}{\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IR)\ =\ ((\_\_INTERRUPT\_\_)\ \&\ FDCAN\_IR\_MASK);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01836}01836\ \textcolor{preprocessor}{\ \ \ \ FDCAN\_CCU-\/>IR\ =\ (((\_\_INTERRUPT\_\_)\ \&\ CCU\_IR\_MASK)\ >>\ 30);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01837}01837\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01838}01838\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01846}01846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (((\_\_FLAG\_\_)\ <\ FDCAN\_FLAG\_CALIB\_WATCHDOG\_EVENT)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IR\ \&\ (\_\_FLAG\_\_))\ :\ ((FDCAN\_CCU-\/>IR\ <<\ 30)\ \&\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01847}01847\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01855}01855\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01856}01856\ \textcolor{preprocessor}{do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01857}01857\ \textcolor{preprocessor}{\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IR)\ =\ ((\_\_FLAG\_\_)\ \&\ FDCAN\_IR\_MASK);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01858}01858\ \textcolor{preprocessor}{\ \ \ \ FDCAN\_CCU-\/>IR\ =\ (((\_\_FLAG\_\_)\ \&\ CCU\_IR\_MASK)\ >>\ 30);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01859}01859\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01860}01860\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01867}01867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_INTERRUPT\_\_)\ <\ FDCAN\_IT\_CALIB\_WATCHDOG\_EVENT)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>IE\ \&\ (\_\_INTERRUPT\_\_))\ :\ ((FDCAN\_CCU-\/>IE\ <<\ 30)\ \&\ (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01868}01868\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01876}01876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIE)\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01877}01877\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01885}01885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIE)\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01886}01886\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01894}01894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_GET\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIR)\ \&\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01895}01895\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01903}01903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_CLEAR\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIR)\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01904}01904\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01912}01912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIR)\ \&\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01913}01913\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01921}01921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIR)\ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01922}01922\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01929}01929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_FDCAN\_TT\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ (((\_\_HANDLE\_\_)-\/>ttcan-\/>TTIE)\ \&\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01930}01930\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01935}01935\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01943}01943\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01944}01944\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_Init(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01945}01945\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DeInit(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01946}01946\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{fdcan_8c_a93a2756cf80884d125eecad39c785c5d}{HAL\_FDCAN\_MspInit}}(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01947}01947\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{fdcan_8c_a7c1e54efb942c6aa706dbfc9f35914f9}{HAL\_FDCAN\_MspDeInit}}(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01948}01948\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnterPowerDownMode(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01949}01949\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ExitPowerDownMode(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01950}01950\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01951}01951\ \textcolor{preprocessor}{\#if\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ ==\ 1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01952}01952\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01953}01953\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ HAL\_FDCAN\_CallbackIDTypeDef\ CallbackID,\ pFDCAN\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01954}01954\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ HAL\_FDCAN\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01955}01955\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterClockCalibrationCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_ClockCalibrationCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01956}01956\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterClockCalibrationCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01957}01957\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTxEventFifoCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TxEventFifoCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01958}01958\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTxEventFifoCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01959}01959\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterRxFifo0Callback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_RxFifo0CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01960}01960\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterRxFifo0Callback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01961}01961\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterRxFifo1Callback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_RxFifo1CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01962}01962\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterRxFifo1Callback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01963}01963\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTxBufferCompleteCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TxBufferCompleteCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01964}01964\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTxBufferCompleteCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01965}01965\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTxBufferAbortCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TxBufferAbortCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01966}01966\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTxBufferAbortCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01967}01967\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterErrorStatusCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_ErrorStatusCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01968}01968\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterErrorStatusCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01969}01969\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTTScheduleSyncCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TT\_ScheduleSyncCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01970}01970\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTTScheduleSyncCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01971}01971\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTTTimeMarkCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TT\_TimeMarkCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01972}01972\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTTTimeMarkCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01973}01973\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTTStopWatchCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TT\_StopWatchCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01974}01974\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTTStopWatchCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01975}01975\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_RegisterTTGlobalTimeCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ pFDCAN\_TT\_GlobalTimeCallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01976}01976\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_UnRegisterTTGlobalTimeCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01977}01977\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_FDCAN\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01985}01985\ \textcolor{comment}{/*\ Configuration\ functions\ ****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01986}01986\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigClockCalibration(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_ClkCalUnitTypeDef\ *sCcuConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01987}01987\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_FDCAN\_GetClockCalibrationState(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01988}01988\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ResetClockCalibrationState(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01989}01989\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_FDCAN\_GetClockCalibrationCounter(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ Counter);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01990}01990\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigFilter(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_FilterTypeDef\ *sFilterConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01991}01991\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigGlobalFilter(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ NonMatchingStd,\ uint32\_t\ NonMatchingExt,\ uint32\_t\ RejectRemoteStd,\ uint32\_t\ RejectRemoteExt);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01992}01992\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigExtendedIdMask(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ Mask);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01993}01993\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigRxFifoOverwrite(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo,\ uint32\_t\ OperationMode);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01994}01994\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigFifoWatermark(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ FIFO,\ uint32\_t\ Watermark);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01995}01995\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigRamWatchdog(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ CounterStartValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01996}01996\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigTimestampCounter(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TimestampPrescaler);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01997}01997\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnableTimestampCounter(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TimestampOperation);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01998}01998\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DisableTimestampCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l01999}01999\ uint16\_t\ \ \ \ \ \ \ \ \ \ HAL\_FDCAN\_GetTimestampCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02000}02000\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ResetTimestampCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02001}02001\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigTimeoutCounter(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TimeoutOperation,\ uint32\_t\ TimeoutPeriod);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02002}02002\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnableTimeoutCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02003}02003\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DisableTimeoutCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02004}02004\ uint16\_t\ \ \ \ \ \ \ \ \ \ HAL\_FDCAN\_GetTimeoutCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02005}02005\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ResetTimeoutCounter(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02006}02006\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigTxDelayCompensation(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TdcOffset,\ uint32\_t\ TdcFilter);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02007}02007\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnableTxDelayCompensation(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02008}02008\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DisableTxDelayCompensation(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02009}02009\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnableISOMode(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02010}02010\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DisableISOMode(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02011}02011\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnableEdgeFiltering(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02012}02012\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DisableEdgeFiltering(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02020}02020\ \textcolor{comment}{/*\ Control\ functions\ **********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02021}02021\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_Start(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02022}02022\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_Stop(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02023}02023\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_AddMessageToTxFifoQ(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_TxHeaderTypeDef\ *pTxHeader,\ uint8\_t\ *pTxData);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02024}02024\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_AddMessageToTxBuffer(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_TxHeaderTypeDef\ *pTxHeader,\ uint8\_t\ *pTxData,\ uint32\_t\ BufferIndex);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02025}02025\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_EnableTxBufferRequest(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndex);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02026}02026\ uint32\_t\ HAL\_FDCAN\_GetLatestTxFifoQRequestBuffer(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02027}02027\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_AbortTxRequest(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndex);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02028}02028\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_GetRxMessage(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxLocation,\ FDCAN\_RxHeaderTypeDef\ *pRxHeader,\ uint8\_t\ *pRxData);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02029}02029\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_GetTxEvent(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_TxEventFifoTypeDef\ *pTxEvent);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02030}02030\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_GetHighPriorityMessageStatus(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_HpMsgStatusTypeDef\ *HpMsgStatus);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02031}02031\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_GetProtocolStatus(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_ProtocolStatusTypeDef\ *ProtocolStatus);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02032}02032\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_GetErrorCounters(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_ErrorCountersTypeDef\ *ErrorCounters);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02033}02033\ uint32\_t\ HAL\_FDCAN\_IsRxBufferMessageAvailable(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxBufferIndex);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02034}02034\ uint32\_t\ HAL\_FDCAN\_IsTxBufferMessagePending(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TxBufferIndex);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02035}02035\ uint32\_t\ HAL\_FDCAN\_GetRxFifoFillLevel(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02036}02036\ uint32\_t\ HAL\_FDCAN\_GetTxFifoFreeLevel(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02037}02037\ uint32\_t\ HAL\_FDCAN\_IsRestrictedOperationMode(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02038}02038\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ExitRestrictedOperationMode(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02046}02046\ \textcolor{comment}{/*\ TT\ Configuration\ and\ control\ functions**************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02047}02047\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigOperation(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_TT\_ConfigTypeDef\ *pTTParams);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02048}02048\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigReferenceMessage(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ IdType,\ uint32\_t\ Identifier,\ uint32\_t\ Payload);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02049}02049\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigTrigger(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_TriggerTypeDef\ *sTriggerConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02050}02050\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_SetGlobalTime(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TimePreset);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02051}02051\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_SetClockSynchronization(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ NewTURNumerator);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02052}02052\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigStopWatch(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ Source,\ uint32\_t\ Polarity);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02053}02053\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigRegisterTimeMark(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TimeMarkSource,\ uint32\_t\ TimeMarkValue,\ uint32\_t\ RepeatFactor,\ uint32\_t\ StartCycle);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02054}02054\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_EnableRegisterTimeMarkPulse(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02055}02055\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_DisableRegisterTimeMarkPulse(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02056}02056\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_EnableTriggerTimeMarkPulse(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02057}02057\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_DisableTriggerTimeMarkPulse(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02058}02058\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_EnableHardwareGapControl(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02059}02059\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_DisableHardwareGapControl(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02060}02060\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_EnableTimeMarkGapControl(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02061}02061\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_DisableTimeMarkGapControl(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02062}02062\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_SetNextIsGap(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02063}02063\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_SetEndOfGap(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02064}02064\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigExternalSyncPhase(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TargetPhase);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02065}02065\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_EnableExternalSynchronization(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02066}02066\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_DisableExternalSynchronization(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02067}02067\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_GetOperationStatus(FDCAN\_HandleTypeDef\ *hfdcan,\ FDCAN\_TTOperationStatusTypeDef\ *TTOpStatus);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02075}02075\ \textcolor{comment}{/*\ Interrupts\ management\ ******************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02076}02076\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ConfigInterruptLines(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ITList,\ uint32\_t\ InterruptLine);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02077}02077\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ConfigInterruptLines(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTITList,\ uint32\_t\ InterruptLine);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02078}02078\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_ActivateNotification(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ActiveITs,\ uint32\_t\ BufferIndexes);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02079}02079\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_DeactivateNotification(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ InactiveITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02080}02080\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_ActivateNotification(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ActiveTTITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02081}02081\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_FDCAN\_TT\_DeactivateNotification(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ InactiveTTITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02082}02082\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_FDCAN\_IRQHandler(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02090}02090\ \textcolor{comment}{/*\ Callback\ functions\ *********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02091}02091\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_ClockCalibrationCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ClkCalibrationITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02092}02092\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TxEventFifoCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TxEventFifoITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02093}02093\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_RxFifo0Callback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo0ITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02094}02094\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_RxFifo1Callback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ RxFifo1ITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02095}02095\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TxFifoEmptyCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02096}02096\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TxBufferCompleteCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndexes);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02097}02097\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TxBufferAbortCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ BufferIndexes);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02098}02098\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_RxBufferNewMessageCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02099}02099\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_HighPriorityMessageCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02100}02100\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TimestampWraparoundCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02101}02101\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TimeoutOccurredCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02102}02102\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_ErrorCallback(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02103}02103\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_ErrorStatusCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ ErrorStatusITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02104}02104\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TT\_ScheduleSyncCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTSchedSyncITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02105}02105\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TT\_TimeMarkCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTTimeMarkITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02106}02106\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TT\_StopWatchCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ SWTime,\ uint32\_t\ SWCycleCount);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02107}02107\ \textcolor{keywordtype}{void}\ HAL\_FDCAN\_TT\_GlobalTimeCallback(FDCAN\_HandleTypeDef\ *hfdcan,\ uint32\_t\ TTGlobTimeITs);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02115}02115\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ *************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02116}02116\ uint32\_t\ HAL\_FDCAN\_GetError(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02117}02117\ HAL\_FDCAN\_StateTypeDef\ HAL\_FDCAN\_GetState(FDCAN\_HandleTypeDef\ *hfdcan);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02126}02126\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02135}02135\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02144}02144\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02153}02153\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02157}02157\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_FRAME\_FORMAT(FORMAT)\ (((FORMAT)\ ==\ FDCAN\_FRAME\_CLASSIC\ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02158}02158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FORMAT)\ ==\ FDCAN\_FRAME\_FD\_NO\_BRS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02159}02159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FORMAT)\ ==\ FDCAN\_FRAME\_FD\_BRS\ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02160}02160\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_MODE(MODE)\ (((MODE)\ ==\ FDCAN\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02161}02161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_MODE\_RESTRICTED\_OPERATION)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02162}02162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_MODE\_BUS\_MONITORING\ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02163}02163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_MODE\_INTERNAL\_LOOPBACK\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02164}02164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_MODE\_EXTERNAL\_LOOPBACK\ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02165}02165\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02166}02166\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_CLOCK\_CALIBRATION(CALIBRATION)\ (((CALIBRATION)\ ==\ FDCAN\_CLOCK\_CALIBRATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02167}02167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CALIBRATION)\ ==\ FDCAN\_CLOCK\_CALIBRATION\_ENABLE\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02168}02168\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02169}02169\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_CKDIV(CKDIV)\ (((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV1\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02170}02170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV2\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02171}02171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV4\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02172}02172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV6\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02173}02173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV8\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02174}02174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02175}02175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02176}02176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02177}02177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02178}02178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV18)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02179}02179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02180}02180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV22)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02181}02181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV24)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02182}02182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV26)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02183}02183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV28)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02184}02184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CKDIV)\ ==\ FDCAN\_CLOCK\_DIV30))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02185}02185\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_NOMINAL\_PRESCALER(PRESCALER)\ (((PRESCALER)\ >=\ 1U)\ \&\&\ ((PRESCALER)\ <=\ 512U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02186}02186\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_NOMINAL\_SJW(SJW)\ (((SJW)\ >=\ 1U)\ \&\&\ ((SJW)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02187}02187\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_NOMINAL\_TSEG1(TSEG1)\ (((TSEG1)\ >=\ 1U)\ \&\&\ ((TSEG1)\ <=\ 256U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02188}02188\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_NOMINAL\_TSEG2(TSEG2)\ (((TSEG2)\ >=\ 1U)\ \&\&\ ((TSEG2)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02189}02189\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_DATA\_PRESCALER(PRESCALER)\ (((PRESCALER)\ >=\ 1U)\ \&\&\ ((PRESCALER)\ <=\ 32U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02190}02190\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_DATA\_SJW(SJW)\ (((SJW)\ >=\ 1U)\ \&\&\ ((SJW)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02191}02191\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_DATA\_TSEG1(TSEG1)\ (((TSEG1)\ >=\ 1U)\ \&\&\ ((TSEG1)\ <=\ 32U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02192}02192\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_DATA\_TSEG2(TSEG2)\ (((TSEG2)\ >=\ 1U)\ \&\&\ ((TSEG2)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02193}02193\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_MAX\_VALUE(VALUE,\ MAX)\ ((VALUE)\ <=\ (MAX))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02194}02194\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_MIN\_VALUE(VALUE,\ MIN)\ ((VALUE)\ >=\ (MIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02195}02195\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_DATA\_SIZE(SIZE)\ (((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_8\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02196}02196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02197}02197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02198}02198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02199}02199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_24)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02200}02200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02201}02201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02202}02202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SIZE)\ ==\ FDCAN\_DATA\_BYTES\_64))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02203}02203\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TX\_FIFO\_QUEUE\_MODE(MODE)\ (((MODE)\ ==\ FDCAN\_TX\_FIFO\_OPERATION\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02204}02204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_TX\_QUEUE\_OPERATION))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02205}02205\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_ID\_TYPE(ID\_TYPE)\ (((ID\_TYPE)\ ==\ FDCAN\_STANDARD\_ID)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02206}02206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ID\_TYPE)\ ==\ FDCAN\_EXTENDED\_ID))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02207}02207\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_FILTER\_CFG(CONFIG)\ (((CONFIG)\ ==\ FDCAN\_FILTER\_DISABLE\ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02208}02208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_TO\_RXFIFO0\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02209}02209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_TO\_RXFIFO1\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02210}02210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_REJECT\ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02211}02211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_HP\ \ \ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02212}02212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_TO\_RXFIFO0\_HP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02213}02213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_TO\_RXFIFO1\_HP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02214}02214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CONFIG)\ ==\ FDCAN\_FILTER\_TO\_RXBUFFER\ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02215}02215\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TX\_LOCATION(LOCATION)\ (((LOCATION)\ ==\ FDCAN\_TX\_BUFFER0\ )\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER1\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02216}02216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER2\ )\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER3\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02217}02217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER4\ )\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER5\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02218}02218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER6\ )\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER7\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02219}02219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER8\ )\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER9\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02220}02220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER10)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02221}02221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER12)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02222}02222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER14)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02223}02223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER16)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02224}02224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER18)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02225}02225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER20)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02226}02226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER22)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02227}02227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER24)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02228}02228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER26)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02229}02229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER28)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02230}02230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER30)\ ||\ ((LOCATION)\ ==\ FDCAN\_TX\_BUFFER31))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02231}02231\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_RX\_FIFO(FIFO)\ (((FIFO)\ ==\ FDCAN\_RX\_FIFO0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02232}02232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FIFO)\ ==\ FDCAN\_RX\_FIFO1))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02233}02233\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_RX\_FIFO\_MODE(MODE)\ (((MODE)\ ==\ FDCAN\_RX\_FIFO\_BLOCKING\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02234}02234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_RX\_FIFO\_OVERWRITE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02235}02235\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_STD\_FILTER\_TYPE(TYPE)\ (((TYPE)\ ==\ FDCAN\_FILTER\_RANGE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02236}02236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_FILTER\_DUAL\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02237}02237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_FILTER\_MASK\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02238}02238\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_EXT\_FILTER\_TYPE(TYPE)\ (((TYPE)\ ==\ FDCAN\_FILTER\_RANGE\ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02239}02239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_FILTER\_DUAL\ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02240}02240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_FILTER\_MASK\ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02241}02241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_FILTER\_RANGE\_NO\_EIDM))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02242}02242\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_FRAME\_TYPE(TYPE)\ (((TYPE)\ ==\ FDCAN\_DATA\_FRAME\ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02243}02243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_REMOTE\_FRAME))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02244}02244\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_DLC(DLC)\ (((DLC)\ ==\ FDCAN\_DLC\_BYTES\_0\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02245}02245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_1\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02246}02246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_2\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02247}02247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_3\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02248}02248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_4\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02249}02249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_5\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02250}02250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_6\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02251}02251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_7\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02252}02252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_8\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02253}02253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02254}02254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02255}02255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02256}02256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_24)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02257}02257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02258}02258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02259}02259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DLC)\ ==\ FDCAN\_DLC\_BYTES\_64))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02260}02260\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_ESI(ESI)\ (((ESI)\ ==\ FDCAN\_ESI\_ACTIVE\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02261}02261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ESI)\ ==\ FDCAN\_ESI\_PASSIVE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02262}02262\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_BRS(BRS)\ (((BRS)\ ==\ FDCAN\_BRS\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02263}02263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BRS)\ ==\ FDCAN\_BRS\_ON\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02264}02264\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_FDF(FDF)\ (((FDF)\ ==\ FDCAN\_CLASSIC\_CAN)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02265}02265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FDF)\ ==\ FDCAN\_FD\_CAN\ \ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02266}02266\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_EFC(EFC)\ (((EFC)\ ==\ FDCAN\_NO\_TX\_EVENTS\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02267}02267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EFC)\ ==\ FDCAN\_STORE\_TX\_EVENTS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02268}02268\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_IT(IT)\ (((IT)\ \&\ \string~(FDCAN\_IR\_MASK\ |\ CCU\_IR\_MASK))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02269}02269\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_IT(IT)\ (((IT)\ \&\ 0xFFF80000U)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02270}02270\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_FIFO\_WATERMARK(FIFO)\ (((FIFO)\ ==\ FDCAN\_CFG\_TX\_EVENT\_FIFO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02271}02271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FIFO)\ ==\ FDCAN\_CFG\_RX\_FIFO0\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02272}02272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FIFO)\ ==\ FDCAN\_CFG\_RX\_FIFO1\ \ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02273}02273\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_NON\_MATCHING(DESTINATION)\ (((DESTINATION)\ ==\ FDCAN\_ACCEPT\_IN\_RX\_FIFO0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02274}02274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DESTINATION)\ ==\ FDCAN\_ACCEPT\_IN\_RX\_FIFO1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02275}02275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DESTINATION)\ ==\ FDCAN\_REJECT\ \ \ \ \ \ \ \ \ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02276}02276\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_REJECT\_REMOTE(DESTINATION)\ (((DESTINATION)\ ==\ FDCAN\_FILTER\_REMOTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02277}02277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DESTINATION)\ ==\ FDCAN\_REJECT\_REMOTE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02278}02278\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_IT\_LINE(IT\_LINE)\ (((IT\_LINE)\ ==\ FDCAN\_INTERRUPT\_LINE0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02279}02279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT\_LINE)\ ==\ FDCAN\_INTERRUPT\_LINE1))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02280}02280\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TIMESTAMP(OPERATION)\ (((OPERATION)\ ==\ FDCAN\_TIMESTAMP\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02281}02281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPERATION)\ ==\ FDCAN\_TIMESTAMP\_EXTERNAL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02282}02282\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TIMESTAMP\_PRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_1\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02283}02283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_2\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02284}02284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_3\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02285}02285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_4\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02286}02286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_5\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02287}02287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_6\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02288}02288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_7\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02289}02289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_8\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02290}02290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_9\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02291}02291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02292}02292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02293}02293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02294}02294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02295}02295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02296}02296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02297}02297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ FDCAN\_TIMESTAMP\_PRESC\_16))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02298}02298\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TIMEOUT(OPERATION)\ (((OPERATION)\ ==\ FDCAN\_TIMEOUT\_CONTINUOUS\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02299}02299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPERATION)\ ==\ FDCAN\_TIMEOUT\_TX\_EVENT\_FIFO)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02300}02300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPERATION)\ ==\ FDCAN\_TIMEOUT\_RX\_FIFO0\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02301}02301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPERATION)\ ==\ FDCAN\_TIMEOUT\_RX\_FIFO1\ \ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02302}02302\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_CALIBRATION\_FIELD\_LENGTH(LENGTH)\ (((LENGTH)\ ==\ FDCAN\_CALIB\_FIELD\_LENGTH\_32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02303}02303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ FDCAN\_CALIB\_FIELD\_LENGTH\_64))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02304}02304\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_CALIBRATION\_COUNTER(COUNTER)\ (((COUNTER)\ ==\ FDCAN\_CALIB\_TIME\_QUANTA\_COUNTER\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02305}02305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COUNTER)\ ==\ FDCAN\_CALIB\_CLOCK\_PERIOD\_COUNTER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02306}02306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COUNTER)\ ==\ FDCAN\_CALIB\_WATCHDOG\_COUNTER\ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02307}02307\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_REFERENCE\_MESSAGE\_PAYLOAD(PAYLOAD)\ (((PAYLOAD)\ ==\ FDCAN\_TT\_REF\_MESSAGE\_NO\_PAYLOAD\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02308}02308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PAYLOAD)\ ==\ FDCAN\_TT\_REF\_MESSAGE\_ADD\_PAYLOAD))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02309}02309\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_REPEAT\_FACTOR(FACTOR)\ (((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_CYCLE\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02310}02310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_2ND\_CYCLE\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02311}02311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_4TH\_CYCLE\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02312}02312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_8TH\_CYCLE\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02313}02313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_16TH\_CYCLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02314}02314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_32ND\_CYCLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02315}02315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FACTOR)\ ==\ FDCAN\_TT\_REPEAT\_EVERY\_64TH\_CYCLE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02316}02316\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TRIGGER\_TYPE(TYPE)\ (((TYPE)\ ==\ FDCAN\_TT\_TX\_REF\_TRIGGER\ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02317}02317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_TX\_REF\_TRIGGER\_GAP\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02318}02318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_TX\_TRIGGER\_SINGLE\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02319}02319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_TX\_TRIGGER\_CONTINUOUS\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02320}02320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_TX\_TRIGGER\_ARBITRATION)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02321}02321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_TX\_TRIGGER\_MERGED\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02322}02322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_WATCH\_TRIGGER\ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02323}02323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_WATCH\_TRIGGER\_GAP\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02324}02324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_RX\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02325}02325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_TIME\_BASE\_TRIGGER\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02326}02326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TYPE)\ ==\ FDCAN\_TT\_END\_OF\_LIST\ \ \ \ \ \ \ \ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02327}02327\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TM\_EVENT\_INTERNAL(EVENT)\ (((EVENT)\ ==\ FDCAN\_TT\_TM\_NO\_INTERNAL\_EVENT\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02328}02328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EVENT)\ ==\ FDCAN\_TT\_TM\_GEN\_INTERNAL\_EVENT))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02329}02329\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TM\_EVENT\_EXTERNAL(EVENT)\ (((EVENT)\ ==\ FDCAN\_TT\_TM\_NO\_EXTERNAL\_EVENT\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02330}02330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EVENT)\ ==\ FDCAN\_TT\_TM\_GEN\_EXTERNAL\_EVENT))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02331}02331\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_OPERATION\_MODE(MODE)\ (((MODE)\ ==\ FDCAN\_TT\_COMMUNICATION\_LEVEL1\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02332}02332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_TT\_COMMUNICATION\_LEVEL2\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02333}02333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ FDCAN\_TT\_COMMUNICATION\_LEVEL0\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02334}02334\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_OPERATION(OPERATION)\ (((OPERATION)\ ==\ FDCAN\_STRICTLY\_TT\_OPERATION\ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02335}02335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPERATION)\ ==\ FDCAN\_EXT\_EVT\_SYNC\_TT\_OPERATION))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02336}02336\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TIME\_MASTER(FUNCTION)\ (((FUNCTION)\ ==\ FDCAN\_TT\_SLAVE\ \ \ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02337}02337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FUNCTION)\ ==\ FDCAN\_TT\_POTENTIAL\_MASTER))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02338}02338\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_EXTERNAL\_CLK\_SYNC(SYNC)\ (((SYNC)\ ==\ FDCAN\_TT\_EXT\_CLK\_SYNC\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02339}02339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYNC)\ ==\ FDCAN\_TT\_EXT\_CLK\_SYNC\_ENABLE\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02340}02340\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_GLOBAL\_TIME\_FILTERING(FILTERING)\ (((FILTERING)\ ==\ FDCAN\_TT\_GLOB\_TIME\_FILT\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02341}02341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FILTERING)\ ==\ FDCAN\_TT\_GLOB\_TIME\_FILT\_ENABLE\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02342}02342\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_AUTO\_CLK\_CALIBRATION(CALIBRATION)\ (((CALIBRATION)\ ==\ FDCAN\_TT\_AUTO\_CLK\_CALIB\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02343}02343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CALIBRATION)\ ==\ FDCAN\_TT\_AUTO\_CLK\_CALIB\_ENABLE\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02344}02344\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_EVENT\_TRIGGER\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ FDCAN\_TT\_EVT\_TRIG\_POL\_RISING\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02345}02345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ FDCAN\_TT\_EVT\_TRIG\_POL\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02346}02346\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_BASIC\_CYCLES\_NUMBER(NUMBER)\ (((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_1\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02347}02347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_2\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02348}02348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_4\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02349}02349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_8\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02350}02350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02351}02351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02352}02352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((NUMBER)\ ==\ FDCAN\_TT\_CYCLES\_PER\_MATRIX\_64))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02353}02353\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_CYCLE\_START\_SYNC(SYNC)\ (((SYNC)\ ==\ FDCAN\_TT\_NO\_SYNC\_PULSE\ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02354}02354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYNC)\ ==\ FDCAN\_TT\_SYNC\_BASIC\_CYCLE\_START)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02355}02355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYNC)\ ==\ FDCAN\_TT\_SYNC\_MATRIX\_START\ \ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02356}02356\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TX\_ENABLE\_WINDOW(NTU)\ (((NTU)\ >=\ 1U)\ \&\&\ ((NTU)\ <=\ 16U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02357}02357\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TUR\_NUMERATOR(NUMERATOR)\ (((NUMERATOR)\ >=\ 0x10000U)\ \&\&\ ((NUMERATOR)\ <=\ 0x1FFFFU))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02358}02358\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TUR\_DENOMINATOR(DENOMINATOR)\ (((DENOMINATOR)\ >=\ 0x0001U)\ \&\&\ ((DENOMINATOR)\ <=\ 0x3FFFU))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02359}02359\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TUR\_LEVEL\_1(NC,DC)\ ((NC)\ >=\ (4U\ *\ (DC)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02360}02360\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TUR\_LEVEL\_0\_2(NC,DC)\ ((NC)\ >=\ (8U\ *\ (DC)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02361}02361\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_STOP\_WATCH\_TRIGGER(TRIGGER)\ (((TRIGGER)\ ==\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02362}02362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TRIGGER)\ ==\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02363}02363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TRIGGER)\ ==\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02364}02364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TRIGGER)\ ==\ FDCAN\_TT\_STOP\_WATCH\_TRIGGER\_3))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02365}02365\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_EVENT\_TRIGGER(TRIGGER)\ (((TRIGGER)\ ==\ FDCAN\_TT\_EVENT\_TRIGGER\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02366}02366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TRIGGER)\ ==\ FDCAN\_TT\_EVENT\_TRIGGER\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02367}02367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TRIGGER)\ ==\ FDCAN\_TT\_EVENT\_TRIGGER\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02368}02368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TRIGGER)\ ==\ FDCAN\_TT\_EVENT\_TRIGGER\_3))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02369}02369\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_TIME\_PRESET(TIME)\ (((TIME)\ <=\ 0xFFFFU)\ \&\&\ ((TIME)\ !=\ 0x8000U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02370}02370\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_STOP\_WATCH\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ FDCAN\_TT\_STOP\_WATCH\_DISABLED\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02371}02371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ FDCAN\_TT\_STOP\_WATCH\_CYCLE\_TIME\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02372}02372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ FDCAN\_TT\_STOP\_WATCH\_LOCAL\_TIME\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02373}02373\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ FDCAN\_TT\_STOP\_WATCH\_GLOBAL\_TIME))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02374}02374\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_STOP\_WATCH\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ FDCAN\_TT\_STOP\_WATCH\_RISING\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02375}02375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ FDCAN\_TT\_STOP\_WATCH\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02376}02376\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_TT\_REGISTER\_TIME\_MARK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ FDCAN\_TT\_REG\_TIMEMARK\_DIABLED\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02377}02377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ FDCAN\_TT\_REG\_TIMEMARK\_CYC\_TIME)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02378}02378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ FDCAN\_TT\_REG\_TIMEMARK\_LOC\_TIME)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02379}02379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ FDCAN\_TT\_REG\_TIMEMARK\_GLO\_TIME))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02384}02384\ \textcolor{comment}{/*\ Private\ functions\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02393}02393\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02408}02408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02409}02409\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02410}02410\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02411}02411\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02412}02412\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02413}02413\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02414}02414\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_FDCAN\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02415}02415\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02416}02416\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__fdcan_8h_source_l02417}02417\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
