(module SOP65P640X120-17N (layer F.Cu) (tedit 5BACF593)
  (descr "PWP (R-PDSO-G16)")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference U** (at 0 -3.81) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value SOP65P640X120-17N (at 0 3.81) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -3.925 -2.8) (end 3.925 -2.8) (layer Dwgs.User) (width 0.05))
  (fp_line (start 3.925 -2.8) (end 3.925 2.8) (layer Dwgs.User) (width 0.05))
  (fp_line (start 3.925 2.8) (end -3.925 2.8) (layer Dwgs.User) (width 0.05))
  (fp_line (start -3.925 2.8) (end -3.925 -2.8) (layer Dwgs.User) (width 0.05))
  (fp_line (start -2.2 -2.5) (end 2.2 -2.5) (layer Dwgs.User) (width 0.1))
  (fp_line (start 2.2 -2.5) (end 2.2 2.5) (layer Dwgs.User) (width 0.1))
  (fp_line (start 2.2 2.5) (end -2.2 2.5) (layer Dwgs.User) (width 0.1))
  (fp_line (start -2.2 2.5) (end -2.2 -2.5) (layer Dwgs.User) (width 0.1))
  (fp_line (start -2.2 -1.85) (end -1.55 -2.5) (layer Dwgs.User) (width 0.1))
  (fp_line (start -3.675 -2.85) (end -2.2 -2.85) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -2.938 -2.275 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -2.938 -1.625 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -2.938 -0.975 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -2.938 -0.325 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -2.938 0.325 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -2.938 0.975 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -2.938 1.625 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at -2.938 2.275 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at 2.938 2.275 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at 2.938 1.625 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at 2.938 0.975 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at 2.938 0.325 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at 2.938 -0.325 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at 2.938 -0.975 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 15 smd rect (at 2.938 -1.625 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at 2.938 -2.275 90) (size 0.45 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at 0 0) (size 2.41 3.29) (layers F.Cu F.Paste F.Mask))
)
