Analysis & Synthesis report for DE2_BaseProject
Thu Nov 28 11:43:27 2013
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 28 11:43:27 2013           ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DE2_BaseProject                             ;
; Top-level Entity Name              ; DE2_TOP                                     ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_TOP            ; DE2_BaseProject    ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Nov 28 11:43:22 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system.vhd
    Info (12022): Found design unit 1: first_nios2_system-rtl
    Info (12023): Found entity 1: first_nios2_system
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd
    Info (12022): Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl
    Info (12023): Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_width_adapter.vhd
    Info (12022): Found design unit 1: first_nios2_system_width_adapter-rtl
    Info (12023): Found entity 1: first_nios2_system_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_width_adapter_002.vhd
    Info (12022): Found design unit 1: first_nios2_system_width_adapter_002-rtl
    Info (12023): Found entity 1: first_nios2_system_width_adapter_002
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_dma_engine_0_avalon_master_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_dma_engine_0_avalon_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_onchip_mem_s1_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_onchip_mem_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_sys_clk_timer_s1_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_sys_clk_timer_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_sysid_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_regfile_final_0_avalon_slave_0_translator.vhd
    Info (12022): Found design unit 1: first_nios2_system_regfile_final_0_avalon_slave_0_translator-rtl
    Info (12023): Found entity 1: first_nios2_system_regfile_final_0_avalon_slave_0_translator
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file final_fpga/synthesis/first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd
    Info (12022): Found design unit 1: first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent-rtl
    Info (12023): Found entity 1: first_nios2_system_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_irq_mapper.sv
    Info (12023): Found entity 1: first_nios2_system_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv
    Info (12023): Found entity 1: first_nios2_system_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: first_nios2_system_rsp_xbar_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv
    Info (12023): Found entity 1: first_nios2_system_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux_005.sv
    Info (12023): Found entity 1: first_nios2_system_cmd_xbar_mux_005
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv
    Info (12023): Found entity 1: first_nios2_system_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: first_nios2_system_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: first_nios2_system_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv
    Info (12023): Found entity 1: first_nios2_system_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_id_router_005.sv
    Info (12023): Found entity 1: first_nios2_system_id_router_005_default_decode
    Info (12023): Found entity 2: first_nios2_system_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_id_router.sv
    Info (12023): Found entity 1: first_nios2_system_id_router_default_decode
    Info (12023): Found entity 2: first_nios2_system_id_router
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_addr_router_002.sv
    Info (12023): Found entity 1: first_nios2_system_addr_router_002_default_decode
    Info (12023): Found entity 2: first_nios2_system_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_addr_router.sv
    Info (12023): Found entity 1: first_nios2_system_addr_router_default_decode
    Info (12023): Found entity 2: first_nios2_system_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/dma_engine.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/regfile_final.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_if.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_wcontrol.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_addressing.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_avdetect.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_buffer.vhd
Info (12021): Found 0 design units, including 0 entities, in source file final_fpga/synthesis/submodules/grab_rcontrol.vhd
Info (12021): Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v
    Info (12023): Found entity 1: first_nios2_system_new_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: first_nios2_system_new_sdram_controller_0
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_sysid.v
    Info (12023): Found entity 1: first_nios2_system_sysid
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_sys_clk_timer.v
    Info (12023): Found entity 1: first_nios2_system_sys_clk_timer
Info (12021): Found 5 design units, including 5 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_jtag_uart.v
    Info (12023): Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: first_nios2_system_jtag_uart_scfifo_w
    Info (12023): Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: first_nios2_system_jtag_uart_scfifo_r
    Info (12023): Found entity 5: first_nios2_system_jtag_uart
Info (12021): Found 23 design units, including 23 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu.v
    Info (12023): Found entity 1: first_nios2_system_cpu_ic_data_module
    Info (12023): Found entity 2: first_nios2_system_cpu_ic_tag_module
    Info (12023): Found entity 3: first_nios2_system_cpu_register_bank_a_module
    Info (12023): Found entity 4: first_nios2_system_cpu_register_bank_b_module
    Info (12023): Found entity 5: first_nios2_system_cpu_nios2_oci_debug
    Info (12023): Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: first_nios2_system_cpu_nios2_ocimem
    Info (12023): Found entity 8: first_nios2_system_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: first_nios2_system_cpu_nios2_oci_break
    Info (12023): Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: first_nios2_system_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: first_nios2_system_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: first_nios2_system_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: first_nios2_system_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: first_nios2_system_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: first_nios2_system_cpu_nios2_oci_pib
    Info (12023): Found entity 20: first_nios2_system_cpu_nios2_oci_im
    Info (12023): Found entity 21: first_nios2_system_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: first_nios2_system_cpu_nios2_oci
    Info (12023): Found entity 23: first_nios2_system_cpu
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_mult_cell.v
    Info (12023): Found entity 1: first_nios2_system_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v
    Info (12023): Found entity 1: first_nios2_system_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_cpu_test_bench.v
    Info (12023): Found entity 1: first_nios2_system_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/first_nios2_system_onchip_mem.v
    Info (12023): Found entity 1: first_nios2_system_onchip_mem
Error (10500): VHDL syntax error at DE2_TOP.vhd(501) near text ")";  expecting "(", or an identifier, or  unary operator File: C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd Line: 501
Info (12021): Found 0 design units, including 0 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd
Info (144001): Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 514 megabytes
    Error: Processing ended: Thu Nov 28 11:43:28 2013
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg.


