// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute2_HH_
#define _compute2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dataflow_stalls_kernel_mul_64s_64s_64_6.h"

namespace ap_rtl {

struct compute2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<64> > to_V_din;
    sc_in< sc_logic > to_V_full_n;
    sc_out< sc_logic > to_V_write;
    sc_in< sc_lv<64> > from_V_dout;
    sc_in< sc_logic > from_V_empty_n;
    sc_out< sc_logic > from_V_read;
    sc_in< sc_lv<32> > data_count_dout;
    sc_in< sc_logic > data_count_empty_n;
    sc_out< sc_logic > data_count_read;


    // Module declarations
    compute2(sc_module_name name);
    SC_HAS_PROCESS(compute2);

    ~compute2();

    sc_trace_file* mVcdFile;

    dataflow_stalls_kernel_mul_64s_64s_64_6<1,6,64,64,64>* dataflow_stalls_kernel_mul_64s_64s_64_6_U18;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > to_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_reg_150;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_reg_150;
    sc_signal< sc_logic > from_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_i_fu_115_p2;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_86_p3;
    sc_signal< sc_logic > data_count_blk_n;
    sc_signal< sc_lv<32> > data_count_read_reg_142;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_predicate_op23_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_reg_150;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_reg_150;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_reg_150;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_reg_150;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_reg_150;
    sc_signal< sc_lv<64> > tmp_5_reg_154;
    sc_signal< sc_lv<64> > grp_fu_131_p2;
    sc_signal< sc_lv<64> > tmp_6_reg_160;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > i_2_fu_76;
    sc_signal< sc_lv<32> > i_fu_120_p2;
    sc_signal< sc_logic > grp_fu_131_ce;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_predicate_op23_read_state2();
    void thread_ap_ready();
    void thread_data_count_blk_n();
    void thread_data_count_read();
    void thread_from_V_blk_n();
    void thread_from_V_read();
    void thread_grp_fu_131_ce();
    void thread_i_fu_120_p2();
    void thread_tmp_i_fu_115_p2();
    void thread_tmp_nbreadreq_fu_86_p3();
    void thread_to_V_blk_n();
    void thread_to_V_din();
    void thread_to_V_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
