`timescale 1ns / 1ps

module mux_4x1_tb();
    reg [1:0]S;
    reg [3:0]D;
    wire Y;
    mux_4x1 uut(S,D,Y);
    initial begin
        S = 0;
        D = 0;
        #10 D = 4'b1010;
            S = 2'b00;
        #10 S = 2'b01;
        #10 S = 2'b10;
        #10 S = 2'b11;
        #20 $finish;
    end
endmodule
