# 4-Stage Operational Transconductance Amplifier (OTA) Design – 0.6 µm CMOS

This repository presents the design and analysis of a **4-stage Operational Transconductance Amplifier (OTA)** implemented using a **0.6 µm CMOS technology**. The project focuses on achieving high gain through multistage amplification while maintaining stability using frequency compensation techniques.

## Project Overview
The objective of this project is to design a multi-stage OTA suitable for analog signal processing applications. The design includes transistor-level schematic implementation, compensation network design, and performance evaluation through simulation.

The complete design flow was carried out using **Cadence Virtuoso**, following standard analog CMOS design practices.

## Key Features
- 4-stage OTA architecture for high DC gain
- Designed in 0.6 µm CMOS technology
- Frequency compensation using Miller compensation and RC network
- Performance analysis including gain, phase margin, and stability
- Schematic-level simulation and verification

## Repository Contents
- **0.6u_4_stage_OTA.docx**  
  Detailed project report including:
  - OTA architecture explanation
  - Transistor sizing and design methodology
  - Compensation technique description
  - Simulation setup
  - Performance results and analysis

## Design Methodology
1. Selection of multi-stage OTA topology
2. Biasing network design for proper operating regions
3. Gain stage implementation
4. Frequency compensation for stability
5. Simulation-based verification and analysis

## Tools & Technology
- Cadence Virtuoso
- Analog CMOS Design
- 0.6 µm CMOS Technology Node

## Applications
- Analog signal conditioning
- Amplification stages in mixed-signal ICs
- Educational and research purposes in analog VLSI design

## Author
**Aditi Dhibar**

## Notes
This project is intended for academic and learning purposes. The design and results are based on schematic-level simulations.
