Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 24 16:00:22 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: clock1/tube_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[2]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_bmpg_1/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 820 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.146     -276.983                    610                 3157        0.117        0.000                      0                 3157        3.000        0.000                       0                  1364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock1/clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk        {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk        {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk              0.216        0.000                      0                 2616        0.212        0.000                      0                 2616       21.239        0.000                       0                  1188  
  clk_out2_cpuclk             93.641        0.000                      0                  301        0.117        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.146     -276.983                    610                  656        0.149        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/clk/inst/clk_in1
  To Clock:  clock1/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.767ns  (logic 5.050ns (28.424%)  route 12.717ns (71.576%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 23.243 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.886    22.650    switch/E[0]
    SLICE_X59Y26         FDCE                                         r  switch/ioread_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.503    23.243    switch/clk_out1
    SLICE_X59Y26         FDCE                                         r  switch/ioread_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.243    
                         clock uncertainty           -0.175    23.068    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.202    22.866    switch/ioread_data_reg[12]
  -------------------------------------------------------------------
                         required time                         22.866    
                         arrival time                         -22.650    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.352ns  (logic 4.938ns (24.262%)  route 15.414ns (75.738%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 26.223 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.979 f  decode32_1/r_reg[0][27]_i_13/O[1]
                         net (fo=2, routed)           0.683    16.661    executs32_1/data2[23]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.306    16.967 f  executs32_1/r[0][25]_i_12/O
                         net (fo=1, routed)           0.842    17.809    Ifetc32_1/r_reg[27][27]_1
    SLICE_X46Y32         LUT5 (Prop_lut5_I4_O)        0.124    17.933 r  Ifetc32_1/r[0][25]_i_7/O
                         net (fo=1, routed)           0.479    18.412    executs32_1/r_reg[27][28]
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.536 f  executs32_1/r[0][25]_i_3/O
                         net (fo=8, routed)           0.669    19.205    Ifetc32_1/r_reg[27][30]_0[15]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.124    19.329 r  Ifetc32_1/ram_i_85/O
                         net (fo=1, routed)           0.805    20.135    executs32_1/r_reg[27][24]_2
    SLICE_X51Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.259 f  executs32_1/ram_i_33/O
                         net (fo=1, routed)           0.149    20.407    executs32_1/ram_i_33_n_1
    SLICE_X51Y34         LUT4 (Prop_lut4_I1_O)        0.124    20.531 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.486    21.018    executs32_1/MemWrite
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.124    21.142 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.094    25.235    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975    23.714    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.836 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.472    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.726 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.497    26.223    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.223    
                         clock uncertainty           -0.175    26.048    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.516    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.516    
                         arrival time                         -25.235    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.332ns  (logic 4.938ns (24.287%)  route 15.394ns (75.713%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 26.216 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.979 f  decode32_1/r_reg[0][27]_i_13/O[1]
                         net (fo=2, routed)           0.683    16.661    executs32_1/data2[23]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.306    16.967 f  executs32_1/r[0][25]_i_12/O
                         net (fo=1, routed)           0.842    17.809    Ifetc32_1/r_reg[27][27]_1
    SLICE_X46Y32         LUT5 (Prop_lut5_I4_O)        0.124    17.933 r  Ifetc32_1/r[0][25]_i_7/O
                         net (fo=1, routed)           0.479    18.412    executs32_1/r_reg[27][28]
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.536 f  executs32_1/r[0][25]_i_3/O
                         net (fo=8, routed)           0.669    19.205    Ifetc32_1/r_reg[27][30]_0[15]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.124    19.329 r  Ifetc32_1/ram_i_85/O
                         net (fo=1, routed)           0.805    20.135    executs32_1/r_reg[27][24]_2
    SLICE_X51Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.259 f  executs32_1/ram_i_33/O
                         net (fo=1, routed)           0.149    20.407    executs32_1/ram_i_33_n_1
    SLICE_X51Y34         LUT4 (Prop_lut4_I1_O)        0.124    20.531 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.486    21.018    executs32_1/MemWrite
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.124    21.142 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          4.073    25.215    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X0Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975    23.714    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.836 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.472    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.726 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.490    26.216    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    26.216    
                         clock uncertainty           -0.175    26.041    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.509    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.509    
                         arrival time                         -25.215    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.620ns  (logic 5.050ns (28.660%)  route 12.570ns (71.340%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 23.244 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.740    22.503    switch/E[0]
    SLICE_X59Y27         FDCE                                         r  switch/ioread_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.504    23.244    switch/clk_out1
    SLICE_X59Y27         FDCE                                         r  switch/ioread_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.244    
                         clock uncertainty           -0.175    23.069    
    SLICE_X59Y27         FDCE (Setup_fdce_C_CE)      -0.202    22.867    switch/ioread_data_reg[0]
  -------------------------------------------------------------------
                         required time                         22.867    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.620ns  (logic 5.050ns (28.660%)  route 12.570ns (71.340%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 23.244 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.740    22.503    switch/E[0]
    SLICE_X59Y27         FDCE                                         r  switch/ioread_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.504    23.244    switch/clk_out1
    SLICE_X59Y27         FDCE                                         r  switch/ioread_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.244    
                         clock uncertainty           -0.175    23.069    
    SLICE_X59Y27         FDCE (Setup_fdce_C_CE)      -0.202    22.867    switch/ioread_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.867    
                         arrival time                         -22.503    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.552ns  (logic 5.050ns (28.772%)  route 12.502ns (71.228%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 23.178 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.671    22.435    switch/E[0]
    SLICE_X57Y26         FDCE                                         r  switch/ioread_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.438    23.178    switch/clk_out1
    SLICE_X57Y26         FDCE                                         r  switch/ioread_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.178    
                         clock uncertainty           -0.175    23.003    
    SLICE_X57Y26         FDCE (Setup_fdce_C_CE)      -0.202    22.801    switch/ioread_data_reg[13]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -22.435    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.552ns  (logic 5.050ns (28.772%)  route 12.502ns (71.228%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 23.178 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.671    22.435    switch/E[0]
    SLICE_X57Y26         FDCE                                         r  switch/ioread_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.438    23.178    switch/clk_out1
    SLICE_X57Y26         FDCE                                         r  switch/ioread_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.178    
                         clock uncertainty           -0.175    23.003    
    SLICE_X57Y26         FDCE (Setup_fdce_C_CE)      -0.202    22.801    switch/ioread_data_reg[9]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -22.435    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.549ns  (logic 5.050ns (28.777%)  route 12.499ns (71.223%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 23.179 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.668    22.432    switch/E[0]
    SLICE_X57Y27         FDCE                                         r  switch/ioread_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.439    23.179    switch/clk_out1
    SLICE_X57Y27         FDCE                                         r  switch/ioread_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.179    
                         clock uncertainty           -0.175    23.004    
    SLICE_X57Y27         FDCE (Setup_fdce_C_CE)      -0.202    22.802    switch/ioread_data_reg[11]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -22.432    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switch/ioread_data_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.549ns  (logic 5.050ns (28.777%)  route 12.499ns (71.223%))
  Logic Levels:           14  (CARRY4=1 LUT3=4 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 23.179 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.096 r  decode32_1/r_reg[0][27]_i_13/O[2]
                         net (fo=2, routed)           0.499    16.595    executs32_1/data2[24]
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.301    16.896 r  executs32_1/r[0][26]_i_11/O
                         net (fo=1, routed)           0.906    17.801    Ifetc32_1/r_reg[27][27]_2
    SLICE_X47Y34         LUT5 (Prop_lut5_I4_O)        0.124    17.925 r  Ifetc32_1/r[0][26]_i_7/O
                         net (fo=1, routed)           0.784    18.710    executs32_1/r_reg[27][29]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.124    18.834 r  executs32_1/r[0][26]_i_4/O
                         net (fo=7, routed)           0.638    19.472    executs32_1/data_reg[31]_0[16]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.124    19.596 f  executs32_1/ioread_data[15]_i_22/O
                         net (fo=1, routed)           0.423    20.019    executs32_1/ioread_data[15]_i_22_n_1
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    20.143 f  executs32_1/ioread_data[15]_i_11/O
                         net (fo=2, routed)           0.940    21.082    executs32_1/ioread_data[15]_i_11_n_1
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    21.206 f  executs32_1/ioread_data[15]_i_5/O
                         net (fo=1, routed)           0.433    21.640    executs32_1/ioread_data[15]_i_5_n_1
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.124    21.764 r  executs32_1/ioread_data[15]_i_1/O
                         net (fo=16, routed)          0.668    22.432    switch/E[0]
    SLICE_X57Y27         FDCE                                         r  switch/ioread_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.439    23.179    switch/clk_out1
    SLICE_X57Y27         FDCE                                         r  switch/ioread_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.179    
                         clock uncertainty           -0.175    23.004    
    SLICE_X57Y27         FDCE (Setup_fdce_C_CE)      -0.202    22.802    switch/ioread_data_reg[8]
  -------------------------------------------------------------------
                         required time                         22.802    
                         arrival time                         -22.432    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.119ns  (logic 4.938ns (24.544%)  route 15.181ns (75.456%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 26.210 - 21.739 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        2.226     2.226    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.350 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.841     3.191    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.287 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.596     4.883    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.337 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.386     8.723    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[7]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.847 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.120    10.967    decode32_1/douta[8]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  decode32_1/write_data_reg[24]_i_13/O
                         net (fo=1, routed)           0.000    11.091    decode32_1/write_data_reg[24]_i_13_n_1
    SLICE_X34Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    11.305 r  decode32_1/write_data_reg[24]_i_5/O
                         net (fo=1, routed)           1.412    12.717    decode32_1/write_data_reg[24]_i_5_n_1
    SLICE_X48Y12         LUT6 (Prop_lut6_I5_O)        0.297    13.014 r  decode32_1/write_data_reg[24]_i_1/O
                         net (fo=3, routed)           1.443    14.457    Ifetc32_1/D[24]
    SLICE_X50Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.581 r  Ifetc32_1/PC[31]_i_69/O
                         net (fo=8, routed)           0.846    15.428    Ifetc32_1/PC_reg[0]_7
    SLICE_X52Y32         LUT3 (Prop_lut3_I0_O)        0.124    15.552 r  Ifetc32_1/r[0][27]_i_20/O
                         net (fo=1, routed)           0.000    15.552    decode32_1/r_reg[27][27]_0[0]
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    15.979 f  decode32_1/r_reg[0][27]_i_13/O[1]
                         net (fo=2, routed)           0.683    16.661    executs32_1/data2[23]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.306    16.967 f  executs32_1/r[0][25]_i_12/O
                         net (fo=1, routed)           0.842    17.809    Ifetc32_1/r_reg[27][27]_1
    SLICE_X46Y32         LUT5 (Prop_lut5_I4_O)        0.124    17.933 r  Ifetc32_1/r[0][25]_i_7/O
                         net (fo=1, routed)           0.479    18.412    executs32_1/r_reg[27][28]
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124    18.536 f  executs32_1/r[0][25]_i_3/O
                         net (fo=8, routed)           0.669    19.205    Ifetc32_1/r_reg[27][30]_0[15]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.124    19.329 r  Ifetc32_1/ram_i_85/O
                         net (fo=1, routed)           0.805    20.135    executs32_1/r_reg[27][24]_2
    SLICE_X51Y34         LUT6 (Prop_lut6_I4_O)        0.124    20.259 f  executs32_1/ram_i_33/O
                         net (fo=1, routed)           0.149    20.407    executs32_1/ram_i_33_n_1
    SLICE_X51Y34         LUT4 (Prop_lut4_I1_O)        0.124    20.531 r  executs32_1/ram_i_18/O
                         net (fo=2, routed)           0.486    21.018    executs32_1/MemWrite
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.124    21.142 r  executs32_1/ram_i_2/O
                         net (fo=15, routed)          3.860    25.002    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975    23.714    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.836 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636    24.472    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.726 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.484    26.210    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.210    
                         clock uncertainty           -0.175    26.035    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    25.503    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.503    
                         arrival time                         -25.002    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.952%)  route 0.126ns (33.049%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.554    22.293    Ifetc32_1/clk_out1
    SLICE_X44Y28         FDCE                                         r  Ifetc32_1/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.146    22.439 r  Ifetc32_1/PC_reg[31]/Q
                         net (fo=2, routed)           0.126    22.565    Ifetc32_1/PC[31]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.675 r  Ifetc32_1/link_addr_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.000    22.675    Ifetc32_1/link_addr_reg[31]_i_2_n_6
    SLICE_X42Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.821    22.560    Ifetc32_1/clk_out1
    SLICE_X42Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.329    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134    22.463    Ifetc32_1/link_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        -22.463    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.393ns  (logic 0.255ns (64.931%)  route 0.138ns (35.069%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.552    22.291    Ifetc32_1/clk_out1
    SLICE_X45Y23         FDCE                                         r  Ifetc32_1/PC_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.146    22.437 r  Ifetc32_1/PC_reg[8]/Q
                         net (fo=4, routed)           0.138    22.574    Ifetc32_1/PC[8]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    22.683 r  Ifetc32_1/link_addr_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.683    Ifetc32_1/link_addr_reg[8]_i_1_n_5
    SLICE_X42Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    22.559    Ifetc32_1/clk_out1
    SLICE_X42Y22         FDRE                                         r  Ifetc32_1/link_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.328    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.134    22.462    Ifetc32_1/link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        -22.462    
                         arrival time                          22.683    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.916%)  route 0.121ns (32.084%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 22.289 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.550    22.289    Ifetc32_1/clk_out1
    SLICE_X41Y25         FDCE                                         r  Ifetc32_1/PC_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.146    22.435 r  Ifetc32_1/PC_reg[18]/Q
                         net (fo=3, routed)           0.121    22.556    Ifetc32_1/PC[18]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    22.667 r  Ifetc32_1/link_addr_reg[20]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.667    Ifetc32_1/link_addr_reg[20]_i_1_n_7
    SLICE_X42Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X42Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.305    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134    22.439    Ifetc32_1/link_addr_reg[18]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.667    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.711%)  route 0.181ns (55.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X47Y24         FDCE                                         r  Ifetc32_1/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[0]/Q
                         net (fo=4, routed)           0.181    22.616    Ifetc32_1/PC[0]
    SLICE_X45Y21         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.822    22.561    Ifetc32_1/clk_out1
    SLICE_X45Y21         FDRE                                         r  Ifetc32_1/link_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.310    
    SLICE_X45Y21         FDRE (Hold_fdre_C_D)         0.077    22.387    Ifetc32_1/link_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.387    
                         arrival time                          22.616    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.381ns  (logic 0.261ns (68.490%)  route 0.120ns (31.510%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.553    22.292    Ifetc32_1/clk_out1
    SLICE_X41Y27         FDCE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.146    22.438 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.120    22.558    Ifetc32_1/PC[25]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.673 r  Ifetc32_1/link_addr_reg[28]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.673    Ifetc32_1/link_addr_reg[28]_i_1_n_8
    SLICE_X42Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    22.559    Ifetc32_1/clk_out1
    SLICE_X42Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.308    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.134    22.442    Ifetc32_1/link_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        -22.442    
                         arrival time                          22.673    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.392ns  (logic 0.261ns (66.550%)  route 0.131ns (33.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 22.289 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.550    22.289    Ifetc32_1/clk_out1
    SLICE_X41Y24         FDCE                                         r  Ifetc32_1/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.146    22.435 r  Ifetc32_1/PC_reg[13]/Q
                         net (fo=4, routed)           0.131    22.566    Ifetc32_1/PC[13]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.681 r  Ifetc32_1/link_addr_reg[16]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.681    Ifetc32_1/link_addr_reg[16]_i_1_n_8
    SLICE_X42Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X42Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.305    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.134    22.439    Ifetc32_1/link_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.681    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.393ns  (logic 0.257ns (65.390%)  route 0.136ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 22.557 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X40Y23         FDCE                                         r  Ifetc32_1/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[10]/Q
                         net (fo=4, routed)           0.136    22.572    Ifetc32_1/PC[10]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    22.683 r  Ifetc32_1/link_addr_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.683    Ifetc32_1/link_addr_reg[12]_i_1_n_7
    SLICE_X42Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.818    22.557    Ifetc32_1/clk_out1
    SLICE_X42Y23         FDRE                                         r  Ifetc32_1/link_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.306    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.134    22.440    Ifetc32_1/link_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        -22.440    
                         arrival time                          22.683    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.416ns  (logic 0.296ns (71.140%)  route 0.120ns (28.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 22.559 - 21.739 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 22.292 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.553    22.292    Ifetc32_1/clk_out1
    SLICE_X41Y27         FDCE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.146    22.438 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.120    22.558    Ifetc32_1/PC[25]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.708 r  Ifetc32_1/link_addr_reg[28]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.708    Ifetc32_1/link_addr_reg[28]_i_1_n_7
    SLICE_X42Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.820    22.559    Ifetc32_1/clk_out1
    SLICE_X42Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.308    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.134    22.442    Ifetc32_1/link_addr_reg[26]
  -------------------------------------------------------------------
                         required time                        -22.442    
                         arrival time                          22.708    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.427ns  (logic 0.296ns (69.291%)  route 0.131ns (30.709%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 22.289 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.550    22.289    Ifetc32_1/clk_out1
    SLICE_X41Y24         FDCE                                         r  Ifetc32_1/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.146    22.435 r  Ifetc32_1/PC_reg[13]/Q
                         net (fo=4, routed)           0.131    22.566    Ifetc32_1/PC[13]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.716 r  Ifetc32_1/link_addr_reg[16]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.716    Ifetc32_1/link_addr_reg[16]_i_1_n_7
    SLICE_X42Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X42Y24         FDRE                                         r  Ifetc32_1/link_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.305    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.134    22.439    Ifetc32_1/link_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.716    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.324%)  route 0.176ns (40.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 22.556 - 21.739 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 22.290 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.551    22.290    Ifetc32_1/clk_out1
    SLICE_X40Y26         FDCE                                         r  Ifetc32_1/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.146    22.436 r  Ifetc32_1/PC_reg[19]/Q
                         net (fo=3, routed)           0.176    22.611    Ifetc32_1/PC[19]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.721 r  Ifetc32_1/link_addr_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.000    22.721    Ifetc32_1/link_addr_reg[20]_i_1_n_6
    SLICE_X42Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        0.817    22.556    Ifetc32_1/clk_out1
    SLICE_X42Y25         FDRE                                         r  Ifetc32_1/link_addr_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.251    22.305    
    SLICE_X42Y25         FDRE (Hold_fdre_C_D)         0.134    22.439    Ifetc32_1/link_addr_reg[19]
  -------------------------------------------------------------------
                         required time                        -22.439    
                         arrival time                          22.721    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y8      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y2      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y2      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y4      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y9      dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y16     decode32_1/r_reg[0][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y16     decode32_1/r_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y8      decode32_1/r_reg[3][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y7      decode32_1/r_reg[4][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X36Y7      decode32_1/r_reg[4][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X40Y9      decode32_1/r_reg[4][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X40Y9      decode32_1/r_reg[4][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y9      decode32_1/r_reg[4][14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X46Y9      decode32_1/r_reg[4][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X49Y13     decode32_1/r_reg[4][16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X31Y19     decode32_1/r_reg[0][30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X30Y19     decode32_1/r_reg[3][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y27     Ifetc32_1/link_addr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y27     Ifetc32_1/link_addr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y27     Ifetc32_1/link_addr_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y27     Ifetc32_1/link_addr_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y19     decode32_1/r_reg[5][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y19     decode32_1/r_reg[5][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y22     Ifetc32_1/link_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X42Y22     Ifetc32_1/link_addr_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.641ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.320ns (22.452%)  route 4.559ns (77.548%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.009     7.433    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.008   101.441    
                         clock uncertainty           -0.199   101.243    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169   101.074    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.074    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 93.641    

Slack (MET) :             93.641ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.320ns (22.452%)  route 4.559ns (77.548%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.009     7.433    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.008   101.441    
                         clock uncertainty           -0.199   101.243    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.169   101.074    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.074    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 93.641    

Slack (MET) :             93.788ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.320ns (23.172%)  route 4.377ns (76.828%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 101.433 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.827     7.250    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   101.433    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.008   101.441    
                         clock uncertainty           -0.199   101.243    
    SLICE_X35Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.038    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.038    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 93.788    

Slack (MET) :             93.907ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.320ns (23.291%)  route 4.347ns (76.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.472     6.295    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.802     7.221    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.097   101.531    
                         clock uncertainty           -0.199   101.333    
    SLICE_X37Y30         FDCE (Setup_fdce_C_CE)      -0.205   101.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.128    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 93.907    

Slack (MET) :             93.907ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.320ns (23.291%)  route 4.347ns (76.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.472     6.295    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.802     7.221    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.097   101.531    
                         clock uncertainty           -0.199   101.333    
    SLICE_X37Y30         FDCE (Setup_fdce_C_CE)      -0.205   101.128    uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.128    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 93.907    

Slack (MET) :             93.936ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.320ns (23.797%)  route 4.227ns (76.203%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.677     7.100    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.008   101.440    
                         clock uncertainty           -0.199   101.242    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.037    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.037    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 93.936    

Slack (MET) :             93.936ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.320ns (23.797%)  route 4.227ns (76.203%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.677     7.100    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.432   101.432    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.008   101.440    
                         clock uncertainty           -0.199   101.242    
    SLICE_X35Y28         FDRE (Setup_fdre_C_CE)      -0.205   101.037    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.037    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                 93.936    

Slack (MET) :             94.110ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.320ns (24.557%)  route 4.055ns (75.443%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.505     6.929    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X33Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.199   101.244    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.039    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.039    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 94.110    

Slack (MET) :             94.110ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.320ns (24.557%)  route 4.055ns (75.443%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.476     6.299    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.423 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.505     6.929    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X33Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.008   101.442    
                         clock uncertainty           -0.199   101.244    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.205   101.039    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.039    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                 94.110    

Slack (MET) :             94.118ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.320ns (24.096%)  route 4.158ns (75.904%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     1.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.419     1.972 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.283     3.255    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.327     3.582 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.792     4.374    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.326     4.700 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.999     5.699    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.472     6.295    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.419 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.612     7.031    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   101.434    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.119   101.553    
                         clock uncertainty           -0.199   101.355    
    SLICE_X36Y30         FDCE (Setup_fdce_C_CE)      -0.205   101.150    uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.150    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 94.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.335%)  route 0.192ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.192     0.886    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.586    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.769    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.749    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X31Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.553    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.075     0.628    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.048%)  route 0.087ns (31.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.087     0.781    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/scndry_out
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.826 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1/O
                         net (fo=1, routed)           0.000     0.826    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_26_out
    SLICE_X30Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.121     0.687    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.342%)  route 0.118ns (45.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.118     0.812    uart_bmpg_1/inst/upg_inst/s_axi_rdata[1]
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[1]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.076     0.661    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.117     0.810    uart_bmpg_1/inst/upg_inst/s_axi_rdata[7]
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.064     0.649    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.227ns (41.747%)  route 0.317ns (58.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.128     0.683 r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.317     0.999    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.099     1.098 r  uart_bmpg_1/inst/upg_inst/msg_indx[5]_i_1/O
                         net (fo=1, routed)           0.000     1.098    uart_bmpg_1/inst/upg_inst/p_0_in__0[5]
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y30         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.121     0.937    uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=5, routed)           0.080     0.776    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[3]
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.821 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     0.821    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X32Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     0.822    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X32Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.091     0.659    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y27         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.123     0.840    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.820     0.820    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y28         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X30Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.676    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553     0.553    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.116     0.809    uart_bmpg_1/inst/upg_inst/s_axi_rdata[4]
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.819     0.819    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.060     0.645    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=5, routed)           0.092     0.787    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/bus2ip_addr_i_reg[2]
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.832 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     0.832    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_1
    SLICE_X32Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     0.822    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X32Y30         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.092     0.660    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y33     uart_bmpg_1/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X34Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y30     uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y25     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y25     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y26     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y28     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X30Y26     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clock1/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          610  Failing Endpoints,  Worst Slack       -1.146ns,  Total Violation     -276.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.479ns  (logic 0.962ns (12.862%)  route 6.517ns (87.138%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 308.734 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.477   304.548    Ifetc32_1/upg_done_o
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.118   304.666 r  Ifetc32_1/instmem_i_3/O
                         net (fo=8, routed)           1.861   306.527    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.326   306.853 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.180   309.033    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.481   308.734    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.648    
                         clock uncertainty           -0.319   308.330    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   307.887    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.887    
                         arrival time                        -309.033    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.155ns  (logic 0.642ns (8.973%)  route 6.513ns (91.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 308.739 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.814   303.886    Ifetc32_1/upg_done_o
    SLICE_X46Y22         LUT4 (Prop_lut4_I2_O)        0.124   304.010 r  Ifetc32_1/instmem_i_16/O
                         net (fo=15, routed)          4.699   308.708    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.486   308.739    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.653    
                         clock uncertainty           -0.319   308.335    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   307.769    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.769    
                         arrival time                        -308.708    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.894ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.931ns  (logic 0.642ns (9.262%)  route 6.289ns (90.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 308.732 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.787   304.859    dmemory32_1/upg_done_o
    SLICE_X32Y23         LUT3 (Prop_lut3_I1_O)        0.124   304.983 r  dmemory32_1/instmem_i_33/O
                         net (fo=8, routed)           3.502   308.485    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.479   308.732    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.646    
                         clock uncertainty           -0.319   308.328    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   307.591    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.591    
                         arrival time                        -308.485    
  -------------------------------------------------------------------
                         slack                                 -0.894    

Slack (VIOLATED) :        -0.882ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.183ns  (logic 0.642ns (8.937%)  route 6.541ns (91.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 808.825 - 804.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 801.553 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   801.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   802.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.506   803.578    executs32_1/upg_done_o
    SLICE_X42Y29         LUT4 (Prop_lut4_I3_O)        0.124   803.702 r  executs32_1/ram_i_12/O
                         net (fo=15, routed)          5.035   808.737    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   806.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.122   806.445 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636   807.081    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254   807.335 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.490   808.825    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085   808.739    
                         clock uncertainty           -0.319   808.420    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   807.854    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        807.854    
                         arrival time                        -808.737    
  -------------------------------------------------------------------
                         slack                                 -0.882    

Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        7.181ns  (logic 0.642ns (8.941%)  route 6.539ns (91.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 808.825 - 804.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 801.553 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   801.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   802.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.487   803.558    executs32_1/upg_done_o
    SLICE_X43Y31         LUT4 (Prop_lut4_I3_O)        0.124   803.682 r  executs32_1/ram_i_7/O
                         net (fo=15, routed)          5.052   808.734    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   806.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.122   806.445 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636   807.081    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254   807.335 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.490   808.825    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085   808.739    
                         clock uncertainty           -0.319   808.420    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   807.854    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        807.854    
                         arrival time                        -808.734    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.069ns  (logic 0.642ns (9.082%)  route 6.427ns (90.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 308.737 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.640   303.712    Ifetc32_1/upg_done_o
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.124   303.836 r  Ifetc32_1/instmem_i_12/O
                         net (fo=15, routed)          4.787   308.623    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   308.737    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.651    
                         clock uncertainty           -0.319   308.333    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   307.767    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.767    
                         arrival time                        -308.623    
  -------------------------------------------------------------------
                         slack                                 -0.856    

Slack (VIOLATED) :        -0.851ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.191ns  (logic 0.962ns (13.377%)  route 6.229ns (86.623%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 308.741 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.477   304.548    Ifetc32_1/upg_done_o
    SLICE_X43Y29         LUT4 (Prop_lut4_I2_O)        0.118   304.666 f  Ifetc32_1/instmem_i_3/O
                         net (fo=8, routed)           1.891   306.557    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X50Y19         LUT2 (Prop_lut2_I0_O)        0.326   306.883 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.862   308.745    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.488   308.741    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.655    
                         clock uncertainty           -0.319   308.337    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   307.894    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.894    
                         arrival time                        -308.745    
  -------------------------------------------------------------------
                         slack                                 -0.851    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.069ns  (logic 0.642ns (9.082%)  route 6.427ns (90.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 308.746 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          1.640   303.712    Ifetc32_1/upg_done_o
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.124   303.836 r  Ifetc32_1/instmem_i_12/O
                         net (fo=15, routed)          4.787   308.623    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.493   308.746    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.660    
                         clock uncertainty           -0.319   308.342    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   307.776    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.776    
                         arrival time                        -308.623    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.847ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.684ns  (logic 0.668ns (9.994%)  route 6.016ns (90.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 308.734 - 304.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 301.553 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   301.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   302.071 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.921   304.992    dmemory32_1/upg_done_o
    SLICE_X32Y22         LUT3 (Prop_lut3_I1_O)        0.150   305.142 r  dmemory32_1/instmem_i_26/O
                         net (fo=8, routed)           3.095   308.237    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   306.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.423 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.739   307.162    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.253 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.481   308.734    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.648    
                         clock uncertainty           -0.319   308.330    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.939   307.391    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.391    
                         arrival time                        -308.237    
  -------------------------------------------------------------------
                         slack                                 -0.847    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.774ns  (logic 0.668ns (9.862%)  route 6.106ns (90.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 808.828 - 804.348 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 801.553 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   800.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   801.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   798.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   799.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   800.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553   801.553    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518   802.071 f  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          2.921   804.992    dmemory32_1/upg_done_o
    SLICE_X32Y22         LUT3 (Prop_lut3_I1_O)        0.150   805.142 r  dmemory32_1/instmem_i_26/O
                         net (fo=8, routed)           3.185   808.327    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   804.348 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   805.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   802.676 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   804.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   804.348 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.975   806.323    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.122   806.445 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.636   807.081    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254   807.335 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.493   808.828    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   808.742    
                         clock uncertainty           -0.319   808.423    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.939   807.484    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        807.484    
                         arrival time                        -808.327    
  -------------------------------------------------------------------
                         slack                                 -0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.209ns (8.174%)  route 2.348ns (91.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.630     1.349    Ifetc32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.394 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.718     3.112    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105     1.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.161 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.522    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.551 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.414    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.461    
                         clock uncertainty            0.319     2.780    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.963    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.439ns  (logic 0.209ns (8.568%)  route 2.230ns (91.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 502.397 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164   500.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.435   501.153    executs32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.198 r  executs32_1/ram_i_3/O
                         net (fo=8, routed)           1.795   502.994    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X48Y37         FDRE                                         r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105   501.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.160 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.458    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.565 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.832   502.397    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y37         FDRE                                         r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.047   502.443    
                         clock uncertainty            0.319   502.762    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.066   502.828    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                       -502.828    
                         arrival time                         502.994    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.209ns (8.053%)  route 2.386ns (91.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.630     1.349    Ifetc32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.394 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.756     3.150    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y6          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105     1.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.161 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.522    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.551 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.422    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.469    
                         clock uncertainty            0.319     2.788    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.971    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.209ns (8.006%)  route 2.401ns (91.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.630     1.349    Ifetc32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.394 r  Ifetc32_1/instmem_i_10/O
                         net (fo=15, routed)          1.772     3.165    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105     1.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.161 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.522    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.551 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.417    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.464    
                         clock uncertainty            0.319     2.783    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.966    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.576ns  (logic 0.208ns (8.075%)  route 2.368ns (91.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 502.441 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164   500.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.630   501.349    Ifetc32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.044   501.393 r  Ifetc32_1/ram_i_10/O
                         net (fo=15, routed)          1.738   503.131    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105   501.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.160 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.458    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.565 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.441    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.488    
                         clock uncertainty            0.319   502.806    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.117   502.923    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.924    
                         arrival time                         503.131    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.592ns  (logic 0.208ns (8.026%)  route 2.384ns (91.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns = ( 502.442 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164   500.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.630   501.349    Ifetc32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.044   501.393 r  Ifetc32_1/ram_i_10/O
                         net (fo=15, routed)          1.754   503.146    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105   501.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.160 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.458    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.565 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.877   502.442    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.489    
                         clock uncertainty            0.319   502.808    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.117   502.925    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.925    
                         arrival time                         503.146    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.209ns (7.895%)  route 2.438ns (92.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.729     1.448    Ifetc32_1/upg_done_o
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.493 r  Ifetc32_1/instmem_i_9/O
                         net (fo=15, routed)          1.709     3.202    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y0          RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105     1.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.161 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.522    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.551 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.430    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     2.477    
                         clock uncertainty            0.319     2.796    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.979    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.667ns  (logic 0.209ns (7.837%)  route 2.458ns (92.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 502.441 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164   500.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.596   501.314    executs32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.359 r  executs32_1/ram_i_6/O
                         net (fo=15, routed)          1.862   503.222    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105   501.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.160 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.458    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.565 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.441    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.488    
                         clock uncertainty            0.319   502.807    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   502.990    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.990    
                         arrival time                         503.221    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.672ns  (logic 0.209ns (7.821%)  route 2.463ns (92.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 502.445 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555   500.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164   500.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.596   501.314    executs32_1/upg_done_o
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.359 r  executs32_1/ram_i_6/O
                         net (fo=15, routed)          1.868   503.227    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105   501.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.160 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.298   501.458    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.565 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.880   502.445    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.492    
                         clock uncertainty            0.319   502.811    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   502.994    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.994    
                         arrival time                         503.227    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.209ns (7.857%)  route 2.451ns (92.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     0.555    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X34Y31         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.164     0.719 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=65, routed)          0.696     1.414    Ifetc32_1/upg_done_o
    SLICE_X41Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.459 r  Ifetc32_1/instmem_i_14/O
                         net (fo=15, routed)          1.755     3.215    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y0          RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1122, routed)        1.105     1.105    clock1/clk_out1
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.161 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.361     1.522    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.551 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.879     2.430    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y0          RAMB18E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     2.477    
                         clock uncertainty            0.319     2.796    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.979    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.236    





