orientation,row,col,pin_num_in_cell,port_name,mapped_pin,GPIO_type,Associated Clock,Clock Edge
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[24],pad_fpga_o[24],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[25],pad_fpga_o[25],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[26],pad_fpga_o[26],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[27],pad_fpga_o[27],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[28],pad_fpga_o[28],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[29],pad_fpga_o[29],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[30],pad_fpga_o[30],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[31],pad_fpga_o[31],out,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[24],pad_fpga_i[24],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[25],pad_fpga_i[25],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[26],pad_fpga_i[26],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[27],pad_fpga_i[27],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[28],pad_fpga_i[28],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[29],pad_fpga_i[29],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[30],pad_fpga_i[30],in,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[31],pad_fpga_i[31],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[16],pad_fpga_i[16],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[17],pad_fpga_i[17],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[18],pad_fpga_i[18],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[19],pad_fpga_i[19],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[20],pad_fpga_i[20],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[21],pad_fpga_i[21],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[22],pad_fpga_i[22],in,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[23],pad_fpga_i[23],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[0],pad_fpga_i[0],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[1],pad_fpga_i[1],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[2],pad_fpga_i[2],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[3],pad_fpga_i[3],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[4],pad_fpga_i[4],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[5],pad_fpga_i[5],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[6],pad_fpga_i[6],in,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[7],pad_fpga_i[7],in,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[16],pad_fpga_o[16],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[17],pad_fpga_o[17],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[18],pad_fpga_o[18],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[19],pad_fpga_o[19],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[20],pad_fpga_o[20],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[21],pad_fpga_o[21],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[22],pad_fpga_o[22],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[23],pad_fpga_o[23],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[0],pad_fpga_o[0],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[1],pad_fpga_o[1],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[2],pad_fpga_o[2],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[3],pad_fpga_o[3],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[4],pad_fpga_o[4],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[5],pad_fpga_o[5],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[6],pad_fpga_o[6],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[7],pad_fpga_o[7],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[8],pad_fpga_o[8],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[9],pad_fpga_o[9],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[10],pad_fpga_o[10],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[11],pad_fpga_o[11],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[12],pad_fpga_o[12],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[13],pad_fpga_o[13],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[14],pad_fpga_o[14],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[15],pad_fpga_o[15],out,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[8],pad_fpga_i[8],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[9],pad_fpga_i[9],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[10],pad_fpga_i[10],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[11],pad_fpga_i[11],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[12],pad_fpga_i[12],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[13],pad_fpga_i[13],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[14],pad_fpga_i[14],in,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[15],pad_fpga_i[15],in,,
