Selecting top level module width_trans
@N: CG364 :"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\dffre.v":1:7:1:11|Synthesizing module dffre

@N: CG364 :"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\width_trans.v":5:7:5:17|Synthesizing module width_trans

@W: CS263 :"D:\myducuments\_junior_1\electricsystemdesign\isp_lab2\width_trans.v":10:23:10:23|Port-width mismatch for port r. Formal has width 1, Actual 32
