# 5 cache (Part I)

Amdahl's lawì— ë”°ë¼ multiprocessorë¡œ ì–»ì„ ìˆ˜ ìˆëŠ” speedupì€ ì œí•œì ì´ë‹¤. í•˜ì§€ë§Œ performanceë¥¼ ë” í–¥ìƒì‹œí‚¤ê¸° ìœ„í•œ ë‹¤ë¥¸ ì ‘ê·¼ë²•ë„ ì¡´ì¬í•œë‹¤. ë°”ë¡œ memory systemì„ ë”ìš± íš¨ìœ¨ì ìœ¼ë¡œ ë§Œë“œëŠ” ë°©ì‹ì´ë‹¤.

---

## 5.1 Memory Technology

- Static RAM(SRAM): cache. access timeì´ cycle timeê³¼ ê±°ì˜ ë™ì¼í•˜ë‹¤.

  - ì •ë³´ê°€ ë°”ë€Œì§€ ì•Šë„ë¡ bitë‹¹ 6ê°œì—ì„œ 8ê°œì˜ capacitorë¥¼ ì‚¬ìš©í•œë‹¤.

- Dynamic RAM(DRAM): main memory

  - bitë‹¹ 1ê°œì˜ capacitorë¥¼ ì‚¬ìš©í•œë‹¤.(ë”°ë¼ì„œ SRAMë³´ë‹¤ ì§‘ì ë„ê°€ ë” ë†’ë‹¤.)

ë”°ë¼ì„œ RAMì€ SRAMì— ë¹„í•´ í›¨ì”¬ ëŠë ¤ë„, ë™ì¼í•œ densityë¼ë©´ DRAMì´ ë” ë§ì€ bitë¥¼ ì €ì¥í•  ìˆ˜ ìˆë‹¤. í•˜ì§€ë§Œ ì „í•˜ í˜•íƒœë¡œ dataë¥¼ ì €ì¥í•˜ê¸° ë•Œë¬¸ì— dataë¥¼ ìœ ì§€í•˜ê¸° ìœ„í•œ refreshê°€ í•„ìš”í•˜ë‹¤ëŠ” ë‹¨ì ì´ ìˆë‹¤.(ê·¸ëŸ¼ì—ë„ ì „ë ¥ ì†Œëª¨ëŠ” SRAMë³´ë‹¤ íš¨ìœ¨ì ì´ë‹¤.)

> refreshëŠ” ë‹¨ìˆœíˆ ì…€ì— ìˆëŠ” ê°’ì„ ì½ê³  ë‹¤ì‹œ ì“°ëŠ” ì‘ì—…ì´ë‹¤. word ë‹¨ìœ„ë¡œ í•œë²ˆì— ì½ê³  ë‹¤ì‹œ ì“°ëŠ” ê³¼ì •ì„ ê±°ì¹œë‹¤.

> ëª¨ë°”ì¼ ì¥ì¹˜ê°€ ê°–ëŠ” DRAMì€ 4GBì´ì§€ë§Œ, ì‹¤ì œë¡œëŠ” ì´ë³´ë‹¤ë„ ë” í° ìš©ëŸ‰ì˜ applicationì„ ì‹¤í–‰í•˜ëŠ” ê²ƒì„ ë³¼ ìˆ˜ ìˆë‹¤. ì´ëŠ” OSê°€ ì•±ì˜ í•„ìš”í•œ ë¶€ë¶„ë§Œ storageì—ì„œ loadí•˜ê¸° ë•Œë¬¸ì´ë‹¤. ì´ ê³¼ì •ì—ì„œ **virtual memory**(ê°€ìƒ ë©”ëª¨ë¦¬) systemì„ í†µí•´ íš¨ìœ¨ì ìœ¼ë¡œ memoryë¥¼ ê´€ë¦¬í•œë‹¤.

ëª¨ë“  dataì™€ instructionì˜ original locationì€ storage(hard disk, SSD ë“±)ì´ë‹¤. ì „ì›ì´ êº¼ì§€ë©´ SRAMê³¼ DRAMì— ì €ì¥ëœ ë‚´ìš©ì€ ì‚¬ë¼ì§„ë‹¤. memory hierarchyì— ë”°ë¼ diskì—ì„œ main memoryì¸ DRAM memoryìœ¼ë¡œ itemsê°€ ë³µì‚¬ë˜ê³ , DRAMì—ì„œ ê·¸ë³´ë‹¤ë„ ë” ì‘ì€ SRAM memoryë¡œ ë³µì‚¬ëœë‹¤.

---

## 5.2 Principle of Locality

- Temporal locality

    ê°™ì€ í•­ëª©ì— ë°˜ë³µì ìœ¼ë¡œ ì ‘ê·¼í•˜ëŠ” ê²½í–¥.
    
    > ì˜ˆë¥¼ ë“¤ì–´ loopë¬¸ì˜ ê²½ìš° ë™ì¼í•œ ë³€ìˆ˜ì™€ instructionì— ê³„ì† ì ‘ê·¼í•˜ëŠ” ê²½ìš°ê°€ ë§ë‹¤. ë³€ìˆ˜ì˜ ê°’ì€ ë°”ë€” ìˆ˜ ìˆìœ¼ë‚˜ location ìì²´ëŠ” ë™ì¼í•˜ë‹¤.

- Spatial locality

    ì°¸ì¡°ëœ í•­ëª©ì˜ ê·¼ì²˜ì— ìˆëŠ” í•­ëª©ë“¤ì— ì ‘ê·¼í•˜ëŠ” ê²½í–¥. 
    
    > arrayë‚˜ sequential instruction access ê°™ì€ ê²½ìš° ìˆœì°¨ì ìœ¼ë¡œ ì ‘ê·¼í•˜ëŠ” ê²½ìš°ê°€ ë§ë‹¤.(1000, 1008, 1016...)

---

## 5.3 Memory Hierarchy Levels

ì»´í“¨í„°ëŠ” memoryë¥¼ **memory hierarchy**(ë©”ëª¨ë¦¬ ê³„ì¸µ êµ¬ì¡°)ë¡œ memoryë¥¼ êµ¬ì„±í•¨ìœ¼ë¡œì¨ localityë¥¼ í™œìš©í•œë‹¤.

![memory hierarchy](images/memory_hierarchy.png)

- ê³„ì¸µ ì‚¬ì´ ì •ë³´ ì „ì†¡ì˜ ìµœì†Œ ë‹¨ìœ„ë¥¼ **block** ë˜ëŠ” **line**ì´ë¼ê³  ì§€ì¹­í•œë‹¤.(ì£¼ë¡œ multiple words ë‹¨ìœ„)

- ìµœê·¼ì— ì ‘ê·¼í•œ dataëŠ” processorì— ê°€ê¹Œì´ ì ì¬í•œë‹¤.(temporary locality í™œìš©)

- í•„ìš”í•œ dataë¿ë§Œ ì•„ë‹ˆë¼, ì¸ì ‘í•œ ë‹¤ëŸ‰ì˜ dataë¥¼ block ë‹¨ìœ„ë¡œ ìƒìœ„ ê³„ì¸µìœ¼ë¡œ ê°€ì ¸ì˜¨ë‹¤.(spatial locality í™œìš©)

---

### 5.3.1 hit ratio, miss ratio

ì´ì²˜ëŸ¼ processorê°€ upper level(ìƒìœ„ ê³„ì¸µ)ì˜ ì–´ë–¤ blockì— dataë¥¼ ìš”êµ¬í–ˆì„ ë•Œ, dataê°€ ìˆê±°ë‚˜ ì—†ëŠ” ê²½ìš°ë¥¼ ë‹¤ìŒê³¼ ê°™ì€ ìš©ì–´ë¡œ ì§€ì¹­í•œë‹¤.

![memory hierarchy](images/memory_hierarchy_levels.png)

> ê·¸ë¦¼ì€ processor, cache, DRAM ìˆœì„œ

- **hit**: upper levelì— dataê°€ ìˆì–´ì„œ ì„±ê³µì ìœ¼ë¡œ accessí•œ ê²½ìš°

  - hit ratio: hit ìˆ˜ / access ìˆ˜

- **miss**: upper levelì— dataê°€ ì—†ì–´ì„œ, lower levelì—ì„œ blockì„ ê°€ì ¸ì™€ upper level blockê³¼ êµì²´í•˜ëŠ” ê²½ìš°

  - miss ratio: miss ìˆ˜ / access ìˆ˜ = 1 - hit ratio

---

## 5.4 cache mapping

ê·¸ëŸ°ë° cacheë¥¼ ì´ìš©í•˜ê¸° ìœ„í•´ì„œëŠ” ë‘ ê°€ì§€ ì˜ë¬¸ì„ í•´ê²°í•´ì•¼ í•œë‹¤.

1. dataë¥¼ cache ë‚´ì— ê°€ì ¸ì™”ëŠ”ê°€?

2. dataë¥¼ ê°€ì ¸ì™”ë‹¤ë©´ ì–´ë””ì— ê°€ì ¸ì™”ëŠ”ê°€?

> ì˜ˆë¥¼ ë“¤ì–´ ë‚´ê°€ ë„ì„œê´€(DRAM)ì—ì„œ ì§‘(cache)ë¡œ ì±…ì„ 1000ê¶Œ ëŒ€ì¶œí•´ ì™”ë‹¤ë©´, ë¬´ìŠ¨ ì±…ì„ ë¹Œë ¸ê³  ì–´ë””ì— ìˆëŠ”ì§€ ì•Œê¸° í˜ë“¤ ê²ƒì´ë‹¤.

processorê°€ item $X_1, \cdots , X_{n-1}, X_{n}$ ê°€ í•„ìš”í•œë°, í˜„ì¬ $X_{n}$ ì´ ì—†ë‹¤ê³  í•˜ì. ê·¸ëŸ¬ë©´ $X_{n}$ ì„ cacheì—ì„œ ê°€ì ¸ì˜¤ë ¤ê³  ì‹œë„í•  ê²ƒì´ë‹¤.

![cache example](images/cache_example.png)

ê·¸ëŸ°ë° dataê°€ ê·œì¹™ ì—†ì´ ë³´ê´€ë˜ì–´ ìˆë‹¤ë©´, cacheì—ì„œ dataë¥¼ ì°¾ëŠ” ì‹œê°„ê¹Œì§€ ê°ìˆ˜í•´ì•¼ í•œë‹¤. ë”°ë¼ì„œ ì„¤ê³„ìë“¤ì€ dataê°€ cache ì–´ë””ì— ìœ„ì¹˜í•˜ëŠ”ì§€ ì•Œ ìˆ˜ ìˆë„ë¡ í•˜ëŠ” ê·œì¹™ì„ ì •í–ˆë‹¤.

---

### 5.4.1 Direct Mapped Cache

> dataë¥¼ ê°€ì ¸ì™”ë‹¤ë©´ ì–´ë””ì— ê°€ì ¸ì™”ëŠ”ê°€?

ìš°ì„  ê°€ì¥ ê°„ë‹¨í•œ ë°©ë²•ìœ¼ë¡œ wordì˜ memory addressë¥¼ cacheì˜ ë”± í•œ ì¥ì†Œì— mappingí•  ìˆ˜ ìˆë‹¤. ì•„ë˜ì™€ ê°™ì´ DRAMì—ì„œ cacheë¡œ mappingí•˜ëŠ” modulo í•¨ìˆ˜ê°€ ìˆë‹¤ê³  í•˜ì.

![mapping](images/mapping.png)

- ì˜ˆì‹œì˜ cache entryëŠ” 8ê°œì´ë‹¤. ë”°ë¼ì„œ $\log_{2}{8} = 3$ bitsë¥¼ cache indexë¡œ ì‚¬ìš©í•œë‹¤.

- block ì£¼ì†Œì˜ í•˜ìœ„ 3bitë§Œ ì·¨í•˜ë©´ ì–´ëŠ cache indexì— ìœ„ì¹˜í• ì§€ ì•Œ ìˆ˜ ìˆë‹¤.(low-order address bits)

- mapping: (block address) modulo (\#blocks in cache)

   - ì˜ˆ: '01000 modulo 8'

ê·¸ë¦¼ 8block cache ì˜ˆì‹œë¥¼ ë” ì‚´í´ë³´ì. 

- 01000: í•˜ìœ„ 3bitì— ë”°ë¼ cache index 000ì— mapping

- 01100: í•˜ìœ„ 3bitì— ë”°ë¼ cache index 100ì— mapping

---

#### 5.4.1.1 tags

í•˜ì§€ë§Œ ì—¬ëŸ¬ block addressê°€ ê°™ì€ memory addressì— mappingë˜ë¯€ë¡œ, processorê°€ ì°¾ëŠ” dataì¸ì§€ ë°”ë¡œ êµ¬ë¶„í•˜ê¸° ìœ„í•´ì„œëŠ” ì¶”ê°€ ì •ë³´ê°€ ë” í•„ìš”í•  ê²ƒì´ë‹¤. ì´ë¥¼ ìœ„í•´ cacheì— **tag**ë¥¼ ì €ì¥í•´ì„œ, ë‚´ê°€ ì›í•˜ëŠ” ì •ë³´ì¸ì§€ ì‹ë³„í•  ìˆ˜ ìˆëŠ” ì •ë³´ë¥¼ íŒŒì•…í•œë‹¤.

ìœ„ ì˜ˆì‹œì—ì„œ 5bit address ì¤‘ í•˜ìœ„ 3bitëŠ” cache indexë¡œ ì‚¬ìš©ë˜ì—ˆë‹¤. ë°˜ëŒ€ë¡œ tagëŠ” ì‚¬ìš©ë˜ì§€ ì•Šì€ ìƒìœ„ bitsë¥¼ ì´ìš©í•´ êµ¬ì„±í•œë‹¤. 

---

#### 5.4.1.2 valid bits

> dataë¥¼ cache ë‚´ì— ê°€ì ¸ì™”ëŠ”ê°€?

ê·¸ëŸ°ë° ì»´í“¨í„°ë¥¼ ì²˜ìŒ ì¼°ì„ ë•Œ cacheëŠ” ë¹„ì–´ìˆì„ ê²ƒì´ê³ , ì´ëŸ¬í•œ tag field ì •ë³´ëŠ” ì•„ë¬´ëŸ° ì˜ë¯¸ê°€ ì—†ì„ ê²ƒì´ë‹¤. ë˜í•œ direct mapped cacheì˜ íŠ¹ì„±ìƒ, ì¼ë¶€ cache entryëŠ” ë§ì€ instructionì„ ìˆ˜í–‰í•œ ë’¤ì—ë„ ë¹„ì–´ìˆì„ ìˆ˜ ìˆë‹¤.(**Ping-Pong problem**)

ê·¸ë ‡ë‹¤ë©´ cache blockì´ validí•œì§€(emptyí•œì§€ ì•„ë‹Œì§€)ë¥¼ ì–´ë–»ê²Œ ì•Œ ìˆ˜ ìˆì„ê¹Œ? ì´ë¥¼ ë‚˜íƒ€ë‚´ëŠ” indicatorê°€ ë°”ë¡œ **valid bits**ì´ë‹¤. valid bitê°€ 0ì´ë¼ë©´ í•´ë‹¹ cache entryëŠ” ë¹„ì–´ìˆëŠ” ê²ƒì´ë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 1: cache example&nbsp;&nbsp;&nbsp;</span>

8ê°œ blockì„ ê°–ëŠ” cacheê°€ ìˆë‹¤ê³  í•˜ì. block í•˜ë‚˜ë‹¹ 1 word(32bit)ë¥¼ ì €ì¥í•œë‹¤.

- initial snapshotì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

  | Index | V | Tag | Data | 
  | :---: | :---: | :---: | :---: |
  | 000 | N | | |
  | 001 | N | | |
  | 010 | N | | |
  | 011 | N | | |
  | 100 | N | | |
  | 101 | N | | |
  | 110 | N | | |
  | 111 | N | | |

ë‹¤ìŒ wordë¥¼ ìˆœì°¨ì ìœ¼ë¡œ ê°€ì ¸ì™”ë‹¤ê³  í•  ë•Œ, hit/miss ì—¬ë¶€, cache blockê³¼ cacheì˜ snapshotì„ ì ì–´ë³´ì.

- 1

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 22 | 10 110 | - | - |  

- 2

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 26 | 11 010 | - | - |  

- 3

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 22 | 10 110 | - | - |
  | 26 | 11 010 | - | - |

- 4

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 16 | 10 000 | - | - |
  | 3 | 00 011 | - | - |
  | 16 | 10 000 | - | - |

- 5

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 18 | 10 010 | - | - |

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

- 1: cache missê°€ ì¼ì–´ë‚œë‹¤.

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 22 | 10 110 | Miss | 110 |  

  | Index | V | Tag | Data | 
  | :---: | :---: | :---: | :---: |
  | 000 | N | | |
  | 001 | N | | |
  | 010 | N | | |
  | 011 | N | | |
  | 100 | N | | |
  | 101 | N | | |
  | 110 | Y | 10 | Mem[10110] |
  | 111 | N | | |

- 2: cache missê°€ ì¼ì–´ë‚œë‹¤.

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 26 | 11 010 | Miss | 010 |  

  | Index | V | Tag | Data | 
  | :---: | :---: | :---: | :---: |
  | 000 | N | | |
  | 001 | N | | |
  | 010 | Y | 11 | Mem[11010] |
  | 011 | N | | |
  | 100 | N | | |
  | 101 | N | | |
  | 110 | Y | 10 | Mem[10110] |
  | 111 | N | | |

- 3: cache hitì´ ì¼ì–´ë‚œë‹¤.

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 22 | 10 110 | Hit | 110 |
  | 26 | 11 010 | Hit | 010 |

  | Index | V | Tag | Data | 
  | :---: | :---: | :---: | :---: |
  | 000 | N | | |
  | 001 | N | | |
  | 010 | Y | 11 | Mem[11010] |
  | 011 | N | | |
  | 100 | N | | |
  | 101 | N | | |
  | 110 | Y | 10 | Mem[10110] |
  | 111 | N | | |

- 4: cache miss, hit ëª¨ë‘ ì¼ì–´ë‚œë‹¤.

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 16 | 10 000 | Miss | 000 |
  | 3 | 00 011 | Miss | 011 |
  | 16 | 10 000 | Hit | 000 |

  | Index | V | Tag | Data | 
  | :---: | :---: | :---: | :---: |
  | 000 | Y | 10 | Mem[10000] |
  | 001 | N | | |
  | 010 | Y | 11 | Mem[11010] |
  | 011 | Y | 00 | Mem[00011] |
  | 100 | N | | |
  | 101 | N | | |
  | 110 | Y | 10 | Mem[10110] |
  | 111 | N | | |

- 5: cache miss ë° overwriteê°€ ì¼ì–´ë‚œë‹¤.

  | Word addr | Binary addr | Hit/Miss | Cache block |
  | :---: | :---: | :---: | :---: |
  | 18 | 10 010 | Miss | 010 |

  | Index | V | Tag | Data | 
  | :---: | :---: | :---: | :---: |
  | 000 | Y | 10 | Mem[10000] |
  | 001 | N | | |
  | **010** | **Y** | **10** | **Mem[11010]** |
  | 011 | Y | 00 | Mem[00011] |
  | 100 | N | | |
  | 101 | N | | |
  | 110 | Y | 10 | Mem[10110] |
  | 111 | N | | |

---

### 5.4.2 address subdivision

ì´ì œ memory addressê°€ ì£¼ì–´ì¡Œì„ ë•Œ, cacheì—ì„œ dataë¥¼ ì°¾ëŠ” ê³¼ì •ì„ ì„¸ë¶„í™”í•˜ì—¬ ì‚´í´ë³´ì.

> ì§€ê¸ˆê¹Œì§€ì˜ ì˜ˆì‹œì²˜ëŸ¼ word ë‹¨ìœ„ì˜ memory addressê°€ ì£¼ì–´ì§„ë‹¤ê³  í•˜ì.

![address subdivision](images/address_subdivision.png)

> =: comparator

- ì˜ˆì‹œì—ì„œ cacheëŠ” 1blockë‹¹ 1wordë¥¼ ì €ì¥í•˜ë©°, $2^{10}=1024$ ê°œ wordê¹Œì§€ ì €ì¥í•  ìˆ˜ ìˆë‹¤.

  - memory alignmentì— ë”°ë¼ memory addressëŠ” 4ì˜ ë°°ìˆ˜ë¡œ ì£¼ì–´ì§„ë‹¤. ê·¸ë¦¬ê³  memory addressì˜ í•˜ìœ„ 2bitëŠ” í•´ë‹¹ word ë‚´ì—ì„œ byte ìˆœì„œë¥¼ ë‚˜íƒ€ë‚¸ë‹¤. **ë”°ë¼ì„œ ìµœí•˜ìœ„ 2bitëŠ” cacheì—ì„œ ì‚¬ìš©í•˜ì§€ ì•ŠëŠ”ë‹¤.**

- wordì˜ 32bitì—ì„œ $\log_{2}{1024}= 10$ ì¦‰, í•˜ìœ„ 10bitë¥¼ cache index(byte offset)ë¡œ ì‚¬ìš©í•œë‹¤.

- ë‚˜ë¨¸ì§€ 20bitë¥¼ ê·¸ëŒ€ë¡œ tagë¡œ ì‚¬ìš©/ë¹„êµí•œë‹¤.

ìœ„ ì‹œìŠ¤í…œì—ì„œëŠ” memory addressì—ì„œ ìƒìœ„ 20bitê°€ tagì™€ ê°™ê³ , valid bitê°€ 1ì´ë©´ cache hitê°€ ì¼ì–´ë‚œë‹¤.

---

### 5.4.3 address subdivision: larger block size

ê·¸ëŸ°ë° ë°©ê¸ˆ ì˜ˆì‹œì—ì„œëŠ” cache blockì˜ í¬ê¸°ê°€ 1word(4bytes)ì˜€ì§€ë§Œ, ì¼ë°˜ì ìœ¼ë¡œ cacheëŠ” í•œ blockì´ multiple wordsë¥¼ ì €ì¥í•œë‹¤.

![larger block size cache](images/larger_block_size_cache.png)

- block ë‚´ wordë¥¼ êµ¬ë¶„í•˜ëŠ” ì—­í• ì„ í•˜ëŠ” bitê°€ ì¶”ê°€ë¡œ í•„ìš”í•˜ë‹¤.

- Muxê°€ ì¶”ê°€ë˜ë©° extra delayê°€ ë°œìƒí•œë‹¤. ë” ì»¤ì§€ëŠ” fetch timeê³¼ ë”ë¶ˆì–´ block sizeê°€ í´ ë•Œ ë°œìƒí•˜ëŠ” ë‹¨ì ì´ë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 2: larger block size&nbsp;&nbsp;&nbsp;</span>

1wordë³´ë‹¤ í° ë‹¨ìœ„ë¥¼ ì €ì¥í•˜ëŠ” larger blockì„ ìƒê°í•´ ë³´ì. cacheëŠ” ì´ 64 blocksìœ¼ë¡œ êµ¬ì„±ë˜ì–´ ìˆìœ¼ë©°, 16 bytes(4 words)/block ë‹¨ìœ„ë¡œ ì €ì¥í•˜ëŠ” direct mapped cacheë¼ê³  í•˜ì.

memory addressê°€ ì£¼ì–´ì¡Œì„ ë•Œ, cacheì—ì„œ dataë¥¼ ì°¾ëŠ” ê³¼ì •ì„ ì„¸ë¶„í™”í•˜ë¼.

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

1. ìš°ì„  cacheê°€ ì´ 64 blockìœ¼ë¡œ ì €ì¥ë˜ì–´ ìˆìœ¼ë¯€ë¡œ, index bitë¡œ $\log_{2}{64} = 6$  bitë¥¼ ì‚¬ìš©í•  ê²ƒì´ë‹¤.

2. í•œ blockì´ 4ê°œ wordsë¡œ êµ¬ì„±ë˜ì–´ ìˆìœ¼ë¯€ë¡œ, wordë¥¼ êµ¬ë¶„í•˜ê¸° ìœ„í•œ offsetìœ¼ë¡œ $\log_{2}{4} = 2$ ë¥¼ ì‚¬ìš©í•  ê²ƒì´ë‹¤.

3. word ë‹¨ìœ„ ë‚´ byte offset $\log_{2}{4} = 2$ ì€ ë¬´ì‹œí•œë‹¤.

4. ë”°ë¼ì„œ tagë¡œ ì €ì¥í•˜ëŠ” bitëŠ” 32 - 6 - 4 = 22bitsê°€ ëœë‹¤.

cacheì˜ ì „ì²´ bit ìˆ˜ë¥¼ ê³„ì‚°í•´ ë³´ì.

- \#blocks(64ê°œ) x {block size(4 words * 32 bits) + tag size(22 bits) + valid bit(1 bit)} = 64 x (128 + 22 + 1) = 9664 bits

> total bitsë¥¼ êµ¬í•˜ëŠ” ë¬¸ì œì—ì„œëŠ” tag bitì™€ valid bitê¹Œì§€ ê³ ë ¤í•´ì„œ sizeë¥¼ ê³„ì‚°í–ˆì§€ë§Œ, ì‹¤ì œ cache sizeëŠ” items sizeë§Œì„ ì·¨ê¸‰í•œë‹¤.

---

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 3: larger blockì˜ cache index êµ¬í•˜ê¸°&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒ ì¡°ê±´ì˜ cacheê°€ ìˆë‹¤ê³  í•˜ì. 

- block size: 16 bytes

- \#blocks: 64

byte address 1200ì€ ëª‡ ë²ˆ blockì— mappingë˜ëŠ”ê°€?

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

í•œ blockì´ 16bytesì”© ì €ì¥í•˜ë¯€ë¡œ, byte addressì˜ block addressëŠ” ë‹¤ìŒê³¼ ê°™ì€ ì—°ì‚°ìœ¼ë¡œ êµ¬í•  ìˆ˜ ìˆë‹¤.

- block address = $\frac{1200}{16} = 75$

- block mapping ê³µì‹ì— ë”°ë¼ 75 modulo 64 = 11ë²ˆ blockì— mappingëœë‹¤.

> ì¡°ê±´ì´ byte addressì¸ì§€, word addressì¸ì§€ë¥¼ ëª…í™•íˆ êµ¬ë¶„í•´ì„œ ì—°ì‚°í•´ì•¼ í•œë‹¤. 

> ì˜ˆë¥¼ ë“¤ì–´ ë§Œì•½ ë¬¸ì œì—ì„œ byte addressê°€ ì•„ë‹Œ words address 300ê°€ ì£¼ì–´ì¡Œë‹¤ë©´ $\frac{300}{4} = 75$ ìœ¼ë¡œ ê³„ì‚°í•´ì•¼ í•œë‹¤.

---

## 5.5 block size considerations

cacheì˜ blockì´ ì»¤ì§€ë©´ ì–´ë–¤ ì¥ë‹¨ì ì´ ìˆì„ê¹Œ? ì˜ˆë¥¼ ë“¤ì–´ cacheê°€ dataë¥¼ 16ê°œì”© ë¬¶ì–´ì„œ ê°€ì ¸ì˜¨ë‹¤ê³  í•˜ì. ê·¸ëŸ¬ë©´ processorê°€ $x_0$ ë§Œ ìš”ì²­í–ˆì–´ë„, cacheëŠ” DRAMì—ì„œ $x_1, x_2, ..., x_{15}$ ê¹Œì§€ ëª¨ë‘ ê°€ì ¸ì˜¤ê²Œ ëœë‹¤.

- ì¥ì 

  - blockì´ í¬ë©´ spatial localityë¥¼ ë” ì˜ í™œìš©í•  ìˆ˜ ìˆë‹¤.

- ë‹¨ì 

  - fetch timeì´ ëŠ˜ì–´ë‚˜ë©´ì„œ, cache miss ë•Œ ë°œìƒí•˜ëŠ” penaltyê°€ ì»¤ì§„ë‹¤.

    > fetch time: (1) ì²« wordë¥¼ ê°€ì ¸ì˜¤ëŠ” ë° ë“œëŠ” latency (2) ë‚˜ë¨¸ì§€ ë¶€ë¶„ì„ ê°€ì ¸ì˜¤ëŠ” ë° ë“œëŠ” latency 

    > (2)ëŠ” **early restart**(ì¡°ê¸° ì¬ì‹œì‘, block ë‚´ ìš”ì²­í•œ wordê°€ ë„ì°©í•˜ë©´ ê³§ë°”ë¡œ ì‹¤í–‰í•˜ëŠ” ë°©ì‹)ë¥¼ í†µí•´ latencyë¥¼ ì¤„ì¼ ìˆ˜ ìˆë‹¤.

  - block sizeê°€ ì»¤ì§€ë©´ ê·¸ë§Œí¼ cache block ê°œìˆ˜ê°€ ì ì–´ì§„ë‹¤. ë”°ë¼ì„œ ê°™ì€ block ìœ„ì¹˜ì— ëŒ€í•œ dataë“¤ì˜ ê²½ìŸì´ ì‹¬í•´ì§„ë‹¤. 
  
     > ê²°ê³¼ì ìœ¼ë¡œ localityë¥¼ ì¶©ë¶„íˆ í™œìš©í•˜ì§€ ëª»í•˜ê³ , ê³„ì† ë‹¤ë¥¸ dataë¡œ overwriteë˜ëŠ” ì¼ì´ ë°œìƒí•  ìˆ˜ ìˆë‹¤.

ì•„ë˜ ê·¸ë¦¼ì„ ë³´ì. ê·¸ë¦¼ì€ cache sizeì™€ block sizeì— ë”°ë¥¸ miss rateë¥¼ ë‚˜íƒ€ë‚¸ë‹¤.

> cache sizeëŠ” valid bitë‚˜ tag fieldëŠ” ì œì™¸í•˜ê³ , ì˜¤ì§ ì €ì¥í•˜ëŠ” dataì˜ bits ìˆ˜ë§Œì„ ê³ ë ¤í•œë‹¤.

![miss rate with increasing block sizes](images/miss_rate_with_block_size.png)

> ì„œë²„ê¸‰ CPUì—ì„œ ì‚¬ìš©í•˜ëŠ” **LLC**(Large-Level Cache)ì˜ ê²½ìš° M ë‹¨ìœ„ê°€ ë„˜ëŠ” cache sizeë¥¼ ê°–ê¸°ë„ í•œë‹¤.

- cache sizeì— ë¹„í•´ ìƒëŒ€ì ìœ¼ë¡œ block sizeê°€ ë„ˆë¬´ í¬ë©´ miss rateê°€ ì»¤ì§„ë‹¤.

  > cache size 4Kì—ì„œëŠ” block sizeê°€ 64ê°€ ë„˜ëŠ” êµ¬ê°„ë¶€í„° overshootê°€ ë°œìƒí–ˆë‹¤.

cacheì—ì„œ block sizeëŠ” width, \#blocksëŠ” heightë¡œ ìƒê°í•˜ì. 

- widthê°€ 256ì´ë©° heightê°€ 16ì¼ ë•Œ 256 x 16 = $2^8$ x $2^4$ = $2^{12}$ = 4Kê°€ ëœë‹¤.

- ë°˜ëŒ€ë¡œ 4K cache sizeì—ì„œëŠ” \#blocks(cache lines)ê°€ ê²¨ìš° 16ê°œë°–ì— ì—†ë‹¤ëŠ” ê²ƒì„ ì•Œ ìˆ˜ ìˆë‹¤.

ì´ì²˜ëŸ¼ <U>block sizeë¥¼ ëŠ˜ë¦¬ë©´ spatial localityëŠ” ì»¤ì§€ì§€ë§Œ</U>, <U>blocks ìˆ˜ê°€ ì ì–´ì§€ë©´ì„œ temporal localityëŠ” ì¤„ì–´ë“œëŠ”</U> **trade-off**ê°€ ìˆë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 4: larger blockì˜ cache index êµ¬í•˜ê¸°&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒê³¼ ê°™ì€ cache size, block sizeë¥¼ ê°–ëŠ” cacheì—ì„œ (1) block ìˆ˜ì™€ (2) ì „ì²´ bit ìˆ˜ë¥¼ êµ¬í•˜ì—¬ë¼.

- cache size 32KB

- 1 block(=cache line) = 16 words

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

ìš°ì„  16 wordsëŠ” 16 x 4 bytes = 64 bytesì´ë‹¤. ì´ë¥¼ ë°”íƒ•ìœ¼ë¡œ cacheê°€ ì–¼ë§Œí¼ \#blocksë¥¼ ê°–ëŠ”ì§€ ê³„ì‚°í•´ ë³´ì.

32KB / 64B = $2^9$ = 512 \#blocks

32 bits addressëŠ” ë‹¤ìŒê³¼ ê°™ì´ êµ¬ë¶„ëœë‹¤.

- byte offset: 2 bits

- word offset: 1 cache lineì´ 16( $=2^4$ ) wordsë¥¼ ì €ì¥í•˜ë¯€ë¡œ 4 bits

- index: \#blocks 512( $=2^9$ ) ì´ë¯€ë¡œ 9 bits

- tag: 32 - (2 + 4 + 9) = 17 bits

- valid bit: 1bit

ë”°ë¼ì„œ cacheì—ì„œ ì“°ëŠ” ì „ì²´ bits ìˆ˜ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.

- \#blocks x (block size(data) + tag size + valid bit)

  - 512 * (64*8 + 17 + 1) bits = 271,360 bits

---