INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/Dual_port_ram_jk/Dual_port_ram_jk.srcs/sources_1/new/Dual_port_ram_jk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_port_ram_jk
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/Dual_port_ram_jk/Dual_port_ram_jk.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
