// Seed: 4043007609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_2 = 1;
  uwire id_6;
  always $display(id_4, id_1, id_5);
  supply1 id_7, id_8, id_9;
  always force id_8 = id_9 - {id_6, id_2};
  assign id_1 = 1;
  parameter id_10 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1[-1'b0][-1] = 1;
  wire id_3, id_4;
  wire id_5;
  assign id_2 = 1;
  logic [7:0][1 : -1] id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wor id_7;
  always $display(id_6 & id_7,);
endmodule
