// Seed: 305449574
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4
);
  assign id_2 = id_1[1>=1'b0 : 1];
  assign id_2 = 1;
  logic id_5;
  assign id_5 = 1;
  logic id_6;
endmodule
