{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745490941744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745490941755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 06:35:41 2025 " "Processing started: Thu Apr 24 06:35:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745490941755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490941755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_sNN_SSRM_vhdl -c sls_sNN_SSRM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_sNN_SSRM_vhdl -c sls_sNN_SSRM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490941755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745490942399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745490942399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_xor2-func " "Found design unit 1: sls_xor2-func" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_xor2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948625 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_xor2 " "Found entity 1: sls_xor2" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl_tb-behavior " "Found design unit 1: sls_SSRM_vhdl_tb-behavior" {  } { { "sls_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948630 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl_tb " "Found entity 1: sls_SSRM_vhdl_tb" {  } { { "sls_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl-mixed " "Found design unit 1: sls_SSRM_vhdl-mixed" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948634 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl " "Found entity 1: sls_SSRM_vhdl" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_ssrm_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_package " "Found design unit 1: sls_SSRM_package" {  } { { "sls_SSRM_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_SSRM_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_not-func " "Found design unit 1: sls_not-func" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948644 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_not " "Found entity 1: sls_not" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_add_sub_vhdl-func " "Found design unit 1: sls_nbit_add_sub_vhdl-func" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948648 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_vhdl " "Found entity 1: sls_nbit_add_sub_vhdl" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_out_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_out_vhdl-beh " "Found design unit 1: sls_nbit_2sc_out_vhdl-beh" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_out_vhdl " "Found entity 1: sls_nbit_2sc_out_vhdl" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_in_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_in_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_in_vhdl-struc " "Found design unit 1: sls_nbit_2sc_in_vhdl-struc" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948657 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_in_vhdl " "Found entity 1: sls_nbit_2sc_in_vhdl" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbitsfr_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbitsfr_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nBitSFR_vhdl-beh " "Found design unit 1: sls_nBitSFR_vhdl-beh" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948662 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nBitSFR_vhdl " "Found entity 1: sls_nBitSFR_vhdl" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_dff_vhdl-beh " "Found design unit 1: sls_dff_vhdl-beh" {  } { { "sls_dff_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_dff_vhdl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948666 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_dff_vhdl " "Found entity 1: sls_dff_vhdl" {  } { { "sls_dff_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_and2-func " "Found design unit 1: sls_and2-func" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_and2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948670 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_and2 " "Found entity 1: sls_and2" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_signed_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_signed_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_signed_comparator-SYN " "Found design unit 1: sls_signed_comparator-SYN" {  } { { "sls_signed_comparator.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_signed_comparator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948675 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_signed_comparator " "Found entity 1: sls_signed_comparator" {  } { { "sls_signed_comparator.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_signed_comparator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_16bit_signed_mult_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_16bit_signed_mult_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_16bit_signed_mult_vhdl-SYN " "Found design unit 1: sls_16bit_signed_mult_vhdl-SYN" {  } { { "sls_16bit_signed_mult_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_16bit_signed_mult_vhdl.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948679 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_16bit_signed_mult_vhdl " "Found entity 1: sls_16bit_signed_mult_vhdl" {  } { { "sls_16bit_signed_mult_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_16bit_signed_mult_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_16bit_signed_add_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_16bit_signed_add_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_16bit_signed_add_vhdl-SYN " "Found design unit 1: sls_16bit_signed_add_vhdl-SYN" {  } { { "sls_16bit_signed_add_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_16bit_signed_add_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948684 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_16bit_signed_add_vhdl " "Found entity 1: sls_16bit_signed_add_vhdl" {  } { { "sls_16bit_signed_add_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_16bit_signed_add_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixdata_rom_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixdata_rom_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixdata_rom_vhdl-SYN " "Found design unit 1: pixdata_rom_vhdl-SYN" {  } { { "pixData_rom_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/pixData_rom_vhdl.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948689 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixData_rom_vhdl " "Found entity 1: pixData_rom_vhdl" {  } { { "pixData_rom_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/pixData_rom_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "olw_rom_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file olw_rom_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 olw_rom_vhdl-SYN " "Found design unit 1: olw_rom_vhdl-SYN" {  } { { "olw_rom_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/olw_rom_vhdl.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948693 ""} { "Info" "ISGN_ENTITY_NAME" "1 olw_rom_vhdl " "Found entity 1: olw_rom_vhdl" {  } { { "olw_rom_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/olw_rom_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oldatain_ram_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oldatain_ram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oldatain_ram_vhdl-SYN " "Found design unit 1: oldatain_ram_vhdl-SYN" {  } { { "oldatain_ram_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/oldatain_ram_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948698 ""} { "Info" "ISGN_ENTITY_NAME" "1 oldatain_ram_vhdl " "Found entity 1: oldatain_ram_vhdl" {  } { { "oldatain_ram_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/oldatain_ram_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oladdrscnt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oladdrscnt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oladdrscnt_vhdl-SYN " "Found design unit 1: oladdrscnt_vhdl-SYN" {  } { { "olAddrsCnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/olAddrsCnt_vhdl.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948703 ""} { "Info" "ISGN_ENTITY_NAME" "1 olAddrsCnt_vhdl " "Found entity 1: olAddrsCnt_vhdl" {  } { { "olAddrsCnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/olAddrsCnt_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hlw_rom_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hlw_rom_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hlw_rom_vhdl-SYN " "Found design unit 1: hlw_rom_vhdl-SYN" {  } { { "hlw_rom_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/hlw_rom_vhdl.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948707 ""} { "Info" "ISGN_ENTITY_NAME" "1 hlw_rom_vhdl " "Found entity 1: hlw_rom_vhdl" {  } { { "hlw_rom_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/hlw_rom_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hladdrscnt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hladdrscnt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hladdrscnt_vhdl-SYN " "Found design unit 1: hladdrscnt_vhdl-SYN" {  } { { "hlAddrsCnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/hlAddrsCnt_vhdl.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948712 ""} { "Info" "ISGN_ENTITY_NAME" "1 hlAddrsCnt_vhdl " "Found entity 1: hlAddrsCnt_vhdl" {  } { { "hlAddrsCnt_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/hlAddrsCnt_vhdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_snn_dp_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_snn_dp_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_sNN_DP_vhdl-structural " "Found design unit 1: sls_sNN_DP_vhdl-structural" {  } { { "sls_sNN_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_DP_vhdl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948716 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_sNN_DP_vhdl " "Found entity 1: sls_sNN_DP_vhdl" {  } { { "sls_sNN_DP_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_DP_vhdl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_snn_cu_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_snn_cu_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_sNN_CU_vhdl-behavioral " "Found design unit 1: sls_sNN_CU_vhdl-behavioral" {  } { { "sls_sNN_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_CU_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948720 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_sNN_CU_vhdl " "Found entity 1: sls_sNN_CU_vhdl" {  } { { "sls_sNN_CU_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_CU_vhdl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_simpleneuron_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_simpleneuron_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_simpleneuron_vhdl-structural " "Found design unit 1: sls_simpleneuron_vhdl-structural" {  } { { "sls_simpleneuron_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_simpleneuron_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948724 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_simpleneuron_vhdl " "Found entity 1: sls_simpleneuron_vhdl" {  } { { "sls_simpleneuron_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_simpleneuron_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_signis_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_signis_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_signis_vhdl-mixed " "Found design unit 1: sls_signis_vhdl-mixed" {  } { { "sls_signis_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_signis_vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948729 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_signis_vhdl " "Found entity 1: sls_signis_vhdl" {  } { { "sls_signis_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_signis_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_package " "Found design unit 1: sls_package" {  } { { "sls_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_reg_vhdl-beh " "Found design unit 1: sls_nbit_reg_vhdl-beh" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_reg_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948739 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_reg_vhdl " "Found entity 1: sls_nbit_reg_vhdl" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_reg_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948743 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_snn_ssrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_snn_ssrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_sNN_vhdl-mixed " "Found design unit 1: sls_sNN_vhdl-mixed" {  } { { "sls_sNN_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_SSRM_vhdl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948748 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_sNN_vhdl " "Found entity 1: sls_sNN_vhdl" {  } { { "sls_sNN_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_SSRM_vhdl.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slow_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slow_clock_generator-beh " "Found design unit 1: slow_clock_generator-beh" {  } { { "slow_clock_generator.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/slow_clock_generator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948752 ""} { "Info" "ISGN_ENTITY_NAME" "1 slow_clock_generator " "Found entity 1: slow_clock_generator" {  } { { "slow_clock_generator.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/slow_clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_snn_ssrm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_snn_ssrm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_sNN_SSRM_vhdl_tb-testbench " "Found design unit 1: sls_sNN_SSRM_vhdl_tb-testbench" {  } { { "sls_sNN_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_SSRM_vhdl_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948757 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_sNN_SSRM_vhdl_tb " "Found entity 1: sls_sNN_SSRM_vhdl_tb" {  } { { "sls_sNN_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_vhdl/sls_sNN_SSRM_vhdl_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745490948757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490948757 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "sls_sNN_SSRM_vhdl " "Top-level design entity \"sls_sNN_SSRM_vhdl\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1745490949764 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745490949921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 24 06:35:49 2025 " "Processing ended: Thu Apr 24 06:35:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745490949921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745490949921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745490949921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745490949921 ""}
