Time resolution is 1 ps
XilinxAXIVIP: Found at Path: rhd_axi_tb_wrapper_tb.DUT.rhd_axi_tb_i.axi_vip_0.inst
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
ERROR: 205344.0 ps rhd_axi_tb_wrapper_tb.DUT.rhd_axi_tb_i.axi_vip_0.inst.IF  : XILINX_RESET_PULSE_WIDTH: Holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP. --UG1037. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_reset_check_to_warn(), or filter using clr_xilinx_reset_check().
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000011111111 actual   = 0x0000000000000000000000000000000000000000000000000000000011111111
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000000 actual   = 0x0000000000000000000000000000000000000000000000000000000000000000
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000008 actual   = 0x0000000000000000000000000000000000000000000000000000000000000008
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000005 actual   = 0x0000000000000000000000000000000000000000000000000000000000000005
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000000 actual   = 0x0000000000000000000000000000000000000000000000000000000000000000
Executing Axi4 End Of Simulation checks
$finish called at time : 2003337568 ps : File "C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/src/rhd_axi_tb_wrapper_tb.sv" Line 94
