Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Wed Sep 12 16:52:58 2018
| Host             : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------------------------------+
| Total On-Chip Power (W)  | 1248.195 (Junction temp exceeded!) |
| Dynamic (W)              | 1247.397                           |
| Device Static (W)        | 0.798                              |
| Effective TJA (C/W)      | 4.6                                |
| Max Ambient (C)          | 0.0                                |
| Junction Temperature (C) | 125.0                              |
| Confidence Level         | Low                                |
| Setting File             | ---                                |
| Simulation Activity File | ---                                |
| Design Nets Matched      | NA                                 |
+--------------------------+------------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   673.139 |    41851 |       --- |             --- |
|   LUT as Logic |   649.320 |    25028 |     63400 |           39.48 |
|   F7/F8 Muxes  |    22.290 |     8454 |     63400 |           13.33 |
|   Register     |     1.520 |     6507 |    126800 |            5.13 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   CARRY4       |     0.002 |        3 |     15850 |            0.02 |
|   Others       |     0.000 |       16 |       --- |             --- |
| Signals        |   573.900 |    22898 |       --- |             --- |
| Block RAM      |     0.127 |        1 |       135 |            0.74 |
| I/O            |     0.232 |        7 |       210 |            3.33 |
| Static Power   |     0.798 |          |           |                 |
| Total          |  1248.196 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |  1247.731 |    1247.168 |      0.563 |
| Vccaux    |       1.800 |     0.101 |       0.008 |      0.093 |
| Vcco33    |       3.300 |     0.066 |       0.062 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.028 |       0.010 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |  1247.398 |
|   AES0                                       |  1232.541 |
|     r1                                       |    54.345 |
|     r10                                      |    63.899 |
|     r11                                      |    65.140 |
|     r12                                      |    66.219 |
|     r13                                      |    65.851 |
|     r14                                      |    14.184 |
|       t1                                     |     8.654 |
|         q0                                   |     0.463 |
|         q1                                   |     0.565 |
|         q10                                  |     0.428 |
|         q11                                  |     0.652 |
|         q12                                  |     0.457 |
|         q13                                  |     0.565 |
|         q14                                  |     0.430 |
|         q15                                  |     0.555 |
|         q2                                   |     0.430 |
|         q3                                   |     0.545 |
|         q4                                   |     0.497 |
|         q5                                   |     0.677 |
|         q6                                   |     0.476 |
|         q7                                   |     0.740 |
|         q8                                   |     0.439 |
|         q9                                   |     0.736 |
|     r2                                       |    64.067 |
|     r3                                       |    64.298 |
|     r4                                       |    65.009 |
|     r5                                       |    65.001 |
|     r6                                       |    64.740 |
|     r7                                       |    64.924 |
|     r8                                       |    65.206 |
|     r9                                       |    66.350 |
|   D0                                         |     0.438 |
|     U0                                       |     0.438 |
|       inst_blk_mem_gen                       |     0.438 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.438 |
|           valid.cstr                         |     0.438 |
|             ramloop[0].ram.r                 |     0.438 |
|               prim_init.ram                  |     0.438 |
|   DB0                                        |     0.037 |
|   DC0                                        |     0.061 |
|   K0                                         |    11.469 |
|     U0                                       |    11.469 |
|       inst_blk_mem_gen                       |    11.469 |
|         gnbram.gnativebmg.native_blk_mem_gen |    11.469 |
|           valid.cstr                         |    11.469 |
|             ramloop[0].ram.r                 |    11.469 |
|               prim_init.ram                  |    11.469 |
|   KB0                                        |     0.030 |
|   KC0                                        |     0.837 |
|   U0                                         |     1.017 |
+----------------------------------------------+-----------+


