

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 18 11:46:12 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  987907|  987907|  987907|  987907|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.B_CONV1.gep.BIAS            |       6|       6|         2|          1|          1|       6|    yes   |
        |- memcpy.pic_in.gep.FM_DDR_BUFF1     |    1025|    1025|         3|          1|          1|    1024|    yes   |
        |- memcpy.W_CONV1.gep.WEIGHT          |     151|     151|         3|          1|          1|     150|    yes   |
        |- L_L_L_conv1_label1                 |  940804|  940804|        13|          8|          1|  117600|    yes   |
        |- L_L_conv1_label2                   |   42336|   42336|        10|          9|          1|    4704|    yes   |
        |- L_L_conv1_label3                   |    2372|    2372|        23|          2|          1|    1176|    yes   |
        |- memcpy.FM_DDR_BUFF2.conv_out1.gep  |    1177|    1177|         3|          1|          1|    1176|    yes   |
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1425|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      7|     619|   1730|
|Memory           |       14|      -|     384|     78|
|Multiplexer      |        -|      -|       -|   1604|
|Register         |        0|      -|    1971|    224|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      7|    2974|   5061|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      3|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv_top_fadd_32nbkb_U1   |conv_top_fadd_32nbkb  |        0|      2|  205|  390|
    |conv_top_fadd_32nbkb_U2   |conv_top_fadd_32nbkb  |        0|      2|  205|  390|
    |conv_top_fcmp_32ndEe_U4   |conv_top_fcmp_32ndEe  |        0|      0|   66|  239|
    |conv_top_fmul_32ncud_U3   |conv_top_fmul_32ncud  |        0|      3|  143|  321|
    |conv_top_mux_63_3eOg_U5   |conv_top_mux_63_3eOg  |        0|      0|    0|   65|
    |conv_top_mux_63_3eOg_U6   |conv_top_mux_63_3eOg  |        0|      0|    0|   65|
    |conv_top_mux_63_3eOg_U7   |conv_top_mux_63_3eOg  |        0|      0|    0|   65|
    |conv_top_mux_63_3eOg_U8   |conv_top_mux_63_3eOg  |        0|      0|    0|   65|
    |conv_top_mux_63_3eOg_U9   |conv_top_mux_63_3eOg  |        0|      0|    0|   65|
    |conv_top_mux_63_3eOg_U10  |conv_top_mux_63_3eOg  |        0|      0|    0|   65|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      7|  619| 1730|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+
    |W_CONV1_0_U     |conv1_W_CONV1_0     |        0|  64|  13|    25|   32|     1|          800|
    |W_CONV1_1_U     |conv1_W_CONV1_0     |        0|  64|  13|    25|   32|     1|          800|
    |W_CONV1_2_U     |conv1_W_CONV1_0     |        0|  64|  13|    25|   32|     1|          800|
    |W_CONV1_3_U     |conv1_W_CONV1_0     |        0|  64|  13|    25|   32|     1|          800|
    |W_CONV1_4_U     |conv1_W_CONV1_0     |        0|  64|  13|    25|   32|     1|          800|
    |W_CONV1_5_U     |conv1_W_CONV1_0     |        0|  64|  13|    25|   32|     1|          800|
    |conv1_buff_0_U  |conv1_conv1_buff_0  |        2|   0|   0|   784|   32|     1|        25088|
    |conv1_buff_1_U  |conv1_conv1_buff_0  |        2|   0|   0|   784|   32|     1|        25088|
    |conv1_buff_2_U  |conv1_conv1_buff_0  |        2|   0|   0|   784|   32|     1|        25088|
    |conv1_buff_3_U  |conv1_conv1_buff_0  |        2|   0|   0|   784|   32|     1|        25088|
    |conv1_buff_4_U  |conv1_conv1_buff_0  |        2|   0|   0|   784|   32|     1|        25088|
    |conv1_buff_5_U  |conv1_conv1_buff_0  |        2|   0|   0|   784|   32|     1|        25088|
    |pic_in_U        |conv1_pic_in        |        2|   0|   0|  1024|   32|     1|        32768|
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                    |       14| 384|  78|  5878|  416|    13|       188096|
    +----------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |c_4_fu_2013_p2                     |     +    |      0|  0|  15|           1|           5|
    |c_5_fu_2388_p2                     |     +    |      0|  0|  15|           5|           2|
    |c_6_fu_1781_p2                     |     +    |      0|  0|  15|           5|           1|
    |chl_out_2_fu_2485_p2               |     +    |      0|  0|  12|           3|           1|
    |chl_out_3_fu_1831_p2               |     +    |      0|  0|  12|           3|           1|
    |chl_out_fu_2198_p2                 |     +    |      0|  0|  12|           3|           1|
    |indvar_flatten131_op_fu_2033_p2    |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten182_op_fu_2325_p2    |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten30_op_fu_1618_p2     |     +    |      0|  0|  17|          13|           1|
    |indvar_flatten68_op_fu_1850_p2     |     +    |      0|  0|  23|          16|           1|
    |indvar_flatten_next1_1_fu_1498_p2  |     +    |      0|  0|  24|          17|           1|
    |indvar_flatten_next1_3_fu_1961_p2  |     +    |      0|  0|  17|          13|           1|
    |indvar_flatten_next1_5_fu_2281_p2  |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_op_fu_1837_p2       |     +    |      0|  0|  15|           8|           1|
    |indvar_next4_fu_1388_p2            |     +    |      0|  0|  13|          11|           1|
    |indvar_next5_fu_1405_p2            |     +    |      0|  0|  15|           8|           1|
    |indvar_next6_fu_2614_p2            |     +    |      0|  0|  13|          11|           1|
    |indvar_next_fu_1340_p2             |     +    |      0|  0|  12|           3|           1|
    |kc_2_fu_1554_p2                    |     +    |      0|  0|  12|           3|           1|
    |kr_2_fu_1504_p2                    |     +    |      0|  0|  12|           3|           1|
    |next_mul3_fu_2640_p2               |     +    |      0|  0|  29|          12|          22|
    |next_mul_fu_1411_p2                |     +    |      0|  0|  23|           9|          16|
    |next_urem3_fu_2620_p2              |     +    |      0|  0|  13|           1|          11|
    |next_urem_fu_1431_p2               |     +    |      0|  0|  15|           8|           1|
    |r_4_fu_1967_p2                     |     +    |      0|  0|  15|           1|           5|
    |r_5_fu_2287_p2                     |     +    |      0|  0|  15|           5|           2|
    |r_6_fu_1723_p2                     |     +    |      0|  0|  15|           5|           1|
    |tmp_105_fu_1910_p2                 |     +    |      0|  0|   8|          11|          11|
    |tmp_111_fu_2076_p2                 |     +    |      0|  0|   8|          11|          11|
    |tmp_123_fu_2417_p2                 |     +    |      0|  0|  13|          11|          11|
    |tmp_124_fu_2532_p2                 |     +    |      0|  0|  13|          11|          11|
    |tmp_125_fu_2451_p2                 |     +    |      0|  0|  13|          11|          11|
    |tmp_126_fu_2547_p2                 |     +    |      0|  0|  13|          11|          11|
    |tmp_127_fu_2592_p2                 |     +    |      0|  0|   8|           9|           9|
    |tmp_50_mid1_fu_1728_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_61_fu_1486_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_61_mid1_fu_1804_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_87_fu_1456_p2                  |     +    |      0|  0|  15|           3|           5|
    |tmp_90_fu_1650_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_91_fu_1656_p2                  |     +    |      0|  0|   8|           6|           5|
    |tmp_93_fu_1695_p2                  |     +    |      0|  0|   8|           6|           6|
    |tmp_95_fu_1612_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_101_fu_1895_p2                 |     -    |      0|  0|   8|          11|          11|
    |tmp_109_fu_2061_p2                 |     -    |      0|  0|   8|          11|          11|
    |tmp_115_fu_2353_p2                 |     -    |      0|  0|  13|          11|          11|
    |tmp_118_fu_2526_p2                 |     -    |      0|  0|  13|          11|          11|
    |tmp_121_fu_2583_p2                 |     -    |      0|  0|   8|           9|           9|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state82_io                |    and   |      0|  0|   2|           1|           1|
    |exitcond1_mid_fu_2007_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond4_mid4_fu_1718_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_mid5_fu_1775_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_mid_fu_1674_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten32_m_fu_1548_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_7_fu_1586_p2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_1536_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_2382_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp_79_fu_2239_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond10_fu_2608_p2              |   icmp   |      0|  0|  13|          11|          11|
    |exitcond5_fu_2001_p2               |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_2376_p2               |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_1382_p2               |   icmp   |      0|  0|  13|          11|          12|
    |exitcond8_fu_1399_p2               |   icmp   |      0|  0|  11|           8|           8|
    |exitcond9_fu_1334_p2               |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten10_fu_1542_p2      |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_flatten11_fu_1955_p2      |   icmp   |      0|  0|  13|          13|          13|
    |exitcond_flatten12_fu_1973_p2      |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_flatten13_fu_2275_p2      |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten14_fu_2293_p2      |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_flatten8_fu_1510_p2       |   icmp   |      0|  0|  13|          16|          15|
    |exitcond_flatten9_fu_1530_p2       |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_flatten_fu_1492_p2        |   icmp   |      0|  0|  18|          17|          15|
    |exitcond_fu_1668_p2                |   icmp   |      0|  0|   9|           3|           3|
    |notlhs_fu_2221_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_2227_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |sel_tmp2_i_fu_2146_p2              |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp4_i_fu_2159_p2              |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_i_fu_2172_p2              |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_i_fu_2185_p2              |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp_i_fu_2133_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_106_fu_1437_p2                 |   icmp   |      0|  0|  11|           8|           5|
    |tmp_128_fu_2626_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_s_fu_1451_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |not_exitcond_flatten_4_fu_1580_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp_102_fu_1786_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_103_fu_1791_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_110_fu_2019_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_122_fu_2393_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_43_mid2_v_fu_2497_p2           |    or    |      0|  0|   5|           5|           1|
    |tmp_48_fu_2259_p2                  |    or    |      0|  0|   5|           5|           1|
    |tmp_48_mid1_fu_2433_p2             |    or    |      0|  0|   5|           5|           1|
    |tmp_76_fu_2233_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_86_fu_1598_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_92_fu_1560_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_94_fu_1592_p2                  |    or    |      0|  0|   2|           1|           1|
    |UnifiedRetVal_i_fu_2190_p3         |  select  |      0|  0|  32|           1|          32|
    |c2_mid_fu_1979_p3                  |  select  |      0|  0|   5|           1|           1|
    |c5_mid_fu_2299_p3                  |  select  |      0|  0|   5|           1|           1|
    |c_mid3_fu_1604_p3                  |  select  |      0|  0|   5|           1|           1|
    |chl_out2_mid2_fu_1796_p3           |  select  |      0|  0|   3|           1|           1|
    |chl_out3_mid2_fu_2025_p3           |  select  |      0|  0|   3|           1|           1|
    |chl_out6_mid2_fu_2398_p3           |  select  |      0|  0|   3|           1|           1|
    |idx_urem3_fu_2632_p3               |  select  |      0|  0|  11|           1|          11|
    |idx_urem_fu_1443_p3                |  select  |      0|  0|   8|           1|           8|
    |indvar_flatten_next1_2_fu_2253_p3  |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next1_4_fu_2491_p3  |  select  |      0|  0|   7|           1|           1|
    |indvar_flatten_next1_fu_1949_p3    |  select  |      0|  0|  16|           1|           1|
    |indvar_flatten_next9_fu_1926_p3    |  select  |      0|  0|  13|           1|           1|
    |indvar_flatten_next_fu_1843_p3     |  select  |      0|  0|   8|           1|           1|
    |kc_cast_mid2_fu_1679_p3            |  select  |      0|  0|   3|           1|           3|
    |kc_mid_fu_1516_p3                  |  select  |      0|  0|   3|           1|           1|
    |kr_cast_mid2_fu_1624_p3            |  select  |      0|  0|   3|           1|           3|
    |r_mid_fu_1566_p3                   |  select  |      0|  0|   5|           1|           1|
    |sel_tmp1_i_fu_2138_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_i_fu_2151_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_i_fu_2164_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp7_i_fu_2177_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_39_mid2_v_fu_1987_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_40_mid2_v_fu_2307_p3           |  select  |      0|  0|   5|           1|           5|
    |tmp_46_mid2_fu_2067_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_47_mid2_fu_2406_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_49_mid2_fu_2439_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_49_mid_fu_2359_p3              |  select  |      0|  0|   5|           1|           1|
    |tmp_52_mid2_fu_1757_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_53_mid2_fu_2477_p3             |  select  |      0|  0|   4|           1|           4|
    |tmp_53_mid_fu_2365_p3              |  select  |      0|  0|   4|           1|           1|
    |tmp_56_fu_2245_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_62_mid2_fu_1810_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_62_mid3_fu_1711_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_62_mid5_fu_1763_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_62_mid_fu_1662_p3              |  select  |      0|  0|   5|           1|           1|
    |tmp_63_mid2_fu_1901_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_66_fu_1461_p3                  |  select  |      0|  0|   5|           1|           5|
    |tmp_96_fu_1737_p3                  |  select  |      0|  0|   5|           1|           5|
    |tmp_97_fu_1743_p3                  |  select  |      0|  0|   5|           1|           5|
    |tmp_98_fu_1750_p3                  |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|   2|           2|           1|
    |exitcond_flatten32_n_fu_1574_p2    |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_1_fu_1770_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_2_fu_1995_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_3_fu_2371_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_1524_p2    |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1425|         668|         779|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |BIAS_blk_n_AR                              |    9|          2|    1|          2|
    |BIAS_blk_n_R                               |    9|          2|    1|          2|
    |FM_DDR_BUFF1_blk_n_AR                      |    9|          2|    1|          2|
    |FM_DDR_BUFF1_blk_n_R                       |    9|          2|    1|          2|
    |FM_DDR_BUFF2_blk_n_AW                      |    9|          2|    1|          2|
    |FM_DDR_BUFF2_blk_n_B                       |    9|          2|    1|          2|
    |FM_DDR_BUFF2_blk_n_W                       |    9|          2|    1|          2|
    |WEIGHT_blk_n_AR                            |    9|          2|    1|          2|
    |WEIGHT_blk_n_R                             |    9|          2|    1|          2|
    |W_CONV1_0_address0                         |   15|          3|    5|         15|
    |W_CONV1_1_address0                         |   15|          3|    5|         15|
    |W_CONV1_2_address0                         |   15|          3|    5|         15|
    |W_CONV1_3_address0                         |   15|          3|    5|         15|
    |W_CONV1_4_address0                         |   15|          3|    5|         15|
    |W_CONV1_5_address0                         |   15|          3|    5|         15|
    |ap_NS_fsm                                  |  233|         54|    1|         54|
    |ap_enable_reg_pp0_iter1                    |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter11                   |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_c2_phi_fu_1152_p4               |    9|          2|    5|         10|
    |ap_phi_mux_c5_phi_fu_1207_p4               |    9|          2|    5|         10|
    |ap_phi_mux_c_phi_fu_1096_p4                |    9|          2|    5|         10|
    |ap_phi_mux_chl_out2_phi_fu_1107_p4         |    9|          2|    3|          6|
    |ap_phi_mux_chl_out3_phi_fu_1163_p4         |    9|          2|    3|          6|
    |ap_phi_mux_chl_out6_phi_fu_1218_p4         |    9|          2|    3|          6|
    |ap_phi_mux_indvar8_phi_fu_971_p4           |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten1_phi_fu_1039_p4  |    9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten2_phi_fu_1062_p4  |    9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten3_phi_fu_1119_p4  |    9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten4_phi_fu_1141_p4  |    9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten5_phi_fu_1174_p4  |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten6_phi_fu_1196_p4  |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten9_phi_fu_1016_p4  |    9|          2|   17|         34|
    |ap_phi_mux_indvar_flatten_phi_fu_1084_p4   |    9|          2|    8|         16|
    |ap_phi_mux_indvar_phi_fu_959_p4            |    9|          2|    3|          6|
    |ap_phi_mux_kc_phi_fu_1051_p4               |    9|          2|    3|          6|
    |ap_phi_mux_kr_phi_fu_1027_p4               |    9|          2|    3|          6|
    |ap_phi_mux_r1_phi_fu_1130_p4               |    9|          2|    5|         10|
    |ap_phi_mux_r4_phi_fu_1185_p4               |    9|          2|    5|         10|
    |ap_phi_mux_r_phi_fu_1073_p4                |    9|          2|    5|         10|
    |ap_sig_ioackin_m_axi_BIAS_ARREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_WEIGHT_ARREADY        |    9|          2|    1|          2|
    |c2_reg_1148                                |    9|          2|    5|         10|
    |c5_reg_1203                                |    9|          2|    5|         10|
    |c_reg_1092                                 |    9|          2|    5|         10|
    |chl_out2_reg_1103                          |    9|          2|    3|          6|
    |chl_out3_reg_1159                          |    9|          2|    3|          6|
    |chl_out6_reg_1214                          |    9|          2|    3|          6|
    |conv1_buff_0_address0                      |   38|          7|   10|         70|
    |conv1_buff_0_address1                      |   15|          3|   10|         30|
    |conv1_buff_0_d0                            |   15|          3|   32|         96|
    |conv1_buff_1_address0                      |   38|          7|   10|         70|
    |conv1_buff_1_address1                      |   15|          3|   10|         30|
    |conv1_buff_1_d0                            |   15|          3|   32|         96|
    |conv1_buff_2_address0                      |   38|          7|   10|         70|
    |conv1_buff_2_address1                      |   15|          3|   10|         30|
    |conv1_buff_2_d0                            |   15|          3|   32|         96|
    |conv1_buff_3_address0                      |   38|          7|   10|         70|
    |conv1_buff_3_address1                      |   15|          3|   10|         30|
    |conv1_buff_3_d0                            |   15|          3|   32|         96|
    |conv1_buff_4_address0                      |   38|          7|   10|         70|
    |conv1_buff_4_address1                      |   15|          3|   10|         30|
    |conv1_buff_4_d0                            |   15|          3|   32|         96|
    |conv1_buff_5_address0                      |   38|          7|   10|         70|
    |conv1_buff_5_address1                      |   15|          3|   10|         30|
    |conv1_buff_5_d0                            |   15|          3|   32|         96|
    |conv_out1_0_address0                       |   15|          3|    8|         24|
    |conv_out1_1_address0                       |   15|          3|    8|         24|
    |conv_out1_2_address0                       |   15|          3|    8|         24|
    |conv_out1_3_address0                       |   15|          3|    8|         24|
    |conv_out1_4_address0                       |   15|          3|    8|         24|
    |conv_out1_5_address0                       |   15|          3|    8|         24|
    |grp_fu_1259_p0                             |   27|          5|   32|        160|
    |grp_fu_1259_p1                             |   27|          5|   32|        160|
    |grp_fu_1267_p0                             |   15|          3|   32|         96|
    |grp_fu_1267_p1                             |   15|          3|   32|         96|
    |grp_fu_1277_p7                             |   15|          3|    3|          9|
    |grp_fu_1294_p7                             |   15|          3|    3|          9|
    |indvar2_reg_979                            |    9|          2|    8|         16|
    |indvar4_reg_1226                           |    9|          2|   11|         22|
    |indvar8_reg_967                            |    9|          2|   11|         22|
    |indvar_flatten1_reg_1035                   |    9|          2|   16|         32|
    |indvar_flatten2_reg_1058                   |    9|          2|   13|         26|
    |indvar_flatten3_reg_1115                   |    9|          2|   13|         26|
    |indvar_flatten4_reg_1137                   |    9|          2|    8|         16|
    |indvar_flatten5_reg_1170                   |    9|          2|   11|         22|
    |indvar_flatten6_reg_1192                   |    9|          2|    7|         14|
    |indvar_flatten9_reg_1012                   |    9|          2|   17|         34|
    |indvar_flatten_reg_1080                    |    9|          2|    8|         16|
    |indvar_reg_955                             |    9|          2|    3|          6|
    |kc_reg_1047                                |    9|          2|    3|          6|
    |kr_reg_1023                                |    9|          2|    3|          6|
    |phi_mul3_reg_1237                          |    9|          2|   22|         44|
    |phi_mul_reg_990                            |    9|          2|   16|         32|
    |phi_urem3_reg_1248                         |    9|          2|   11|         22|
    |phi_urem_reg_1001                          |    9|          2|    8|         16|
    |pic_in_address0                            |   15|          3|   10|         30|
    |r1_reg_1126                                |    9|          2|    5|         10|
    |r4_reg_1181                                |    9|          2|    5|         10|
    |r_reg_1069                                 |    9|          2|    5|         10|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 1604|        338|  939|       2833|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |B_CONV1_0                                  |  32|   0|   32|          0|
    |B_CONV1_1                                  |  32|   0|   32|          0|
    |B_CONV1_2                                  |  32|   0|   32|          0|
    |B_CONV1_3                                  |  32|   0|   32|          0|
    |B_CONV1_4                                  |  32|   0|   32|          0|
    |B_CONV1_5                                  |  32|   0|   32|          0|
    |FM_DDR_BUFF1_read_reg_2705                 |  32|   0|   32|          0|
    |UnifiedRetVal_i_reg_3083                   |  32|   0|   32|          0|
    |WEIGHT_read_reg_2740                       |  32|   0|   32|          0|
    |ap_CS_fsm                                  |  53|   0|   53|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                    |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_BIAS_ARREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_WEIGHT_ARREADY        |   1|   0|    1|          0|
    |c2_mid_reg_3005                            |   5|   0|    5|          0|
    |c2_reg_1148                                |   5|   0|    5|          0|
    |c5_mid_reg_3136                            |   5|   0|    5|          0|
    |c5_reg_1203                                |   5|   0|    5|          0|
    |c_4_reg_3022                               |   5|   0|    5|          0|
    |c_6_reg_2900                               |   5|   0|    5|          0|
    |c_mid3_reg_2832                            |   5|   0|    5|          0|
    |c_reg_1092                                 |   5|   0|    5|          0|
    |chl_out2_mid2_reg_2905                     |   3|   0|    3|          0|
    |chl_out2_mid2_reg_2905_pp3_iter1_reg       |   3|   0|    3|          0|
    |chl_out2_reg_1103                          |   3|   0|    3|          0|
    |chl_out3_mid2_reg_3027                     |   3|   0|    3|          0|
    |chl_out3_reg_1159                          |   3|   0|    3|          0|
    |chl_out6_mid2_reg_3161                     |   3|   0|    3|          0|
    |chl_out6_reg_1214                          |   3|   0|    3|          0|
    |chl_out_2_reg_3247                         |   3|   0|    3|          0|
    |chl_out_3_reg_2916                         |   3|   0|    3|          0|
    |chl_out_reg_3088                           |   3|   0|    3|          0|
    |conv1_buff_0_addr_1_reg_3048               |  10|   0|   10|          0|
    |conv1_buff_0_addr_reg_2946                 |  10|   0|   10|          0|
    |conv1_buff_1_addr_1_reg_3053               |  10|   0|   10|          0|
    |conv1_buff_1_addr_reg_2951                 |  10|   0|   10|          0|
    |conv1_buff_2_addr_1_reg_3058               |  10|   0|   10|          0|
    |conv1_buff_2_addr_reg_2956                 |  10|   0|   10|          0|
    |conv1_buff_3_addr_1_reg_3063               |  10|   0|   10|          0|
    |conv1_buff_3_addr_reg_2961                 |  10|   0|   10|          0|
    |conv1_buff_4_addr_1_reg_3068               |  10|   0|   10|          0|
    |conv1_buff_4_addr_reg_2966                 |  10|   0|   10|          0|
    |conv1_buff_5_addr_1_reg_3073               |  10|   0|   10|          0|
    |conv1_buff_5_addr_reg_2971                 |  10|   0|   10|          0|
    |div54_t_reg_3401                           |   3|   0|    3|          0|
    |div_t_reg_2731                             |   3|   0|    3|          0|
    |div_t_reg_2731_pp2_iter1_reg               |   3|   0|    3|          0|
    |exitcond10_reg_3352                        |   1|   0|    1|          0|
    |exitcond10_reg_3352_pp6_iter1_reg          |   1|   0|    1|          0|
    |exitcond1_mid_reg_3017                     |   1|   0|    1|          0|
    |exitcond4_mid5_reg_2895                    |   1|   0|    1|          0|
    |exitcond7_reg_2696                         |   1|   0|    1|          0|
    |exitcond7_reg_2696_pp1_iter1_reg           |   1|   0|    1|          0|
    |exitcond8_reg_2710                         |   1|   0|    1|          0|
    |exitcond8_reg_2710_pp2_iter1_reg           |   1|   0|    1|          0|
    |exitcond9_reg_2687                         |   1|   0|    1|          0|
    |exitcond_flatten11_reg_2991                |   1|   0|    1|          0|
    |exitcond_flatten12_reg_3000                |   1|   0|    1|          0|
    |exitcond_flatten13_reg_3118                |   1|   0|    1|          0|
    |exitcond_flatten14_reg_3127                |   1|   0|    1|          0|
    |exitcond_flatten32_m_reg_2788              |   1|   0|    1|          0|
    |exitcond_flatten8_reg_2770                 |   1|   0|    1|          0|
    |exitcond_flatten_mid_7_reg_2818            |   1|   0|    1|          0|
    |exitcond_flatten_reg_2755                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_2755_pp3_iter1_reg    |   1|   0|    1|          0|
    |indvar2_reg_979                            |   8|   0|    8|          0|
    |indvar4_reg_1226                           |  11|   0|   11|          0|
    |indvar8_reg_967                            |  11|   0|   11|          0|
    |indvar8_reg_967_pp1_iter1_reg              |  11|   0|   11|          0|
    |indvar_flatten131_op_reg_3038              |   8|   0|    8|          0|
    |indvar_flatten182_op_reg_3156              |   7|   0|    7|          0|
    |indvar_flatten1_reg_1035                   |  16|   0|   16|          0|
    |indvar_flatten2_reg_1058                   |  13|   0|   13|          0|
    |indvar_flatten30_op_reg_2843               |  13|   0|   13|          0|
    |indvar_flatten3_reg_1115                   |  13|   0|   13|          0|
    |indvar_flatten4_reg_1137                   |   8|   0|    8|          0|
    |indvar_flatten5_reg_1170                   |  11|   0|   11|          0|
    |indvar_flatten68_op_reg_2926               |  16|   0|   16|          0|
    |indvar_flatten6_reg_1192                   |   7|   0|    7|          0|
    |indvar_flatten9_reg_1012                   |  17|   0|   17|          0|
    |indvar_flatten_next1_1_reg_2759            |  17|   0|   17|          0|
    |indvar_flatten_next1_2_reg_3103            |   8|   0|    8|          0|
    |indvar_flatten_next1_3_reg_2995            |  13|   0|   13|          0|
    |indvar_flatten_next1_4_reg_3252            |   7|   0|    7|          0|
    |indvar_flatten_next1_5_reg_3122            |  11|   0|   11|          0|
    |indvar_flatten_next1_reg_2986              |  16|   0|   16|          0|
    |indvar_flatten_next9_reg_2976              |  13|   0|   13|          0|
    |indvar_flatten_next_reg_2921               |   8|   0|    8|          0|
    |indvar_flatten_reg_1080                    |   8|   0|    8|          0|
    |indvar_next4_reg_2700                      |  11|   0|   11|          0|
    |indvar_next_reg_2691                       |   3|   0|    3|          0|
    |indvar_reg_955                             |   3|   0|    3|          0|
    |kc_2_reg_2795                              |   3|   0|    3|          0|
    |kc_cast_mid2_reg_2853                      |   3|   0|    3|          0|
    |kc_mid_reg_2778                            |   3|   0|    3|          0|
    |kc_reg_1047                                |   3|   0|    3|          0|
    |kr_2_reg_2764                              |   3|   0|    3|          0|
    |kr_cast_mid2_reg_2848                      |   3|   0|    3|          0|
    |kr_reg_1023                                |   3|   0|    3|          0|
    |not_exitcond_flatten_4_reg_2813            |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_2783              |   1|   0|    1|          0|
    |phi_mul3_reg_1237                          |  22|   0|   22|          0|
    |phi_mul_reg_990                            |  16|   0|   16|          0|
    |phi_urem3_reg_1248                         |  11|   0|   11|          0|
    |phi_urem_reg_1001                          |   8|   0|    8|          0|
    |pic_in_load_reg_2931                       |  32|   0|   32|          0|
    |r1_reg_1126                                |   5|   0|    5|          0|
    |r4_reg_1181                                |   5|   0|    5|          0|
    |r_mid_reg_2807                             |   5|   0|    5|          0|
    |r_reg_1069                                 |   5|   0|    5|          0|
    |reg_1311                                   |  32|   0|   32|          0|
    |reg_1322                                   |  32|   0|   32|          0|
    |tmp_126_reg_3297                           |  10|   0|   11|          1|
    |tmp_126_reg_3297_pp5_iter4_reg             |  10|   0|   11|          1|
    |tmp_39_mid2_v_reg_3010                     |   5|   0|    5|          0|
    |tmp_40_mid2_v_reg_3142                     |   5|   0|    5|          0|
    |tmp_44_mid2_v_reg_3150                     |   4|   0|    4|          0|
    |tmp_46_mid2_reg_3043                       |   5|   0|    5|          0|
    |tmp_47_mid2_cast_reg_3172                  |   5|   0|   11|          6|
    |tmp_47_mid2_reg_3167                       |   5|   0|    5|          0|
    |tmp_48_reg_3108                            |   4|   0|    5|          1|
    |tmp_49_mid2_cast_reg_3207                  |   4|   0|   11|          7|
    |tmp_52_mid2_reg_2888                       |   5|   0|    5|          0|
    |tmp_53_mid2_reg_3242                       |   4|   0|    4|          0|
    |tmp_56_reg_3093                            |  32|   0|   32|          0|
    |tmp_58_reg_3342                            |  32|   0|   32|          0|
    |tmp_59_reg_3347                            |  32|   0|   32|          0|
    |tmp_61_reg_2750                            |   5|   0|    5|          0|
    |tmp_63_mid2_reg_2941                       |   5|   0|    5|          0|
    |tmp_68_reg_2936                            |  32|   0|   32|          0|
    |tmp_69_reg_2981                            |  32|   0|   32|          0|
    |tmp_71_reg_3078                            |  32|   0|   32|          0|
    |tmp_73_reg_3113                            |   4|   0|    4|          0|
    |tmp_78_reg_3406                            |  32|   0|   32|          0|
    |tmp_81_reg_3257                            |  32|   0|   32|          0|
    |tmp_82_reg_3262                            |  32|   0|   32|          0|
    |tmp_83_reg_3302                            |  32|   0|   32|          0|
    |tmp_84_reg_3337                            |  32|   0|   32|          0|
    |tmp_86_reg_2827                            |   1|   0|    1|          0|
    |tmp_92_reg_2801                            |   1|   0|    1|          0|
    |tmp_95_reg_2838                            |   5|   0|    5|          0|
    |tmp_reg_2724                               |   5|   0|    5|          0|
    |tmp_reg_2724_pp2_iter1_reg                 |   5|   0|    5|          0|
    |chl_out6_mid2_reg_3161                     |  64|  32|    3|          0|
    |exitcond_flatten13_reg_3118                |  64|  32|    1|          0|
    |tmp_40_mid2_v_reg_3142                     |  64|  32|    5|          0|
    |tmp_44_mid2_v_reg_3150                     |  64|  32|    4|          0|
    |tmp_47_mid2_cast_reg_3172                  |  64|  32|   11|          6|
    |tmp_49_mid2_cast_reg_3207                  |  64|  32|   11|          7|
    |tmp_53_mid2_reg_3242                       |  64|  32|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1971| 224| 1578|         29|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     conv1    | return value |
|m_axi_FM_DDR_BUFF1_AWVALID   | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWREADY   |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWADDR    | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWID      | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWLEN     | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWSIZE    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWBURST   | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWLOCK    | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWCACHE   | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWPROT    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWQOS     | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWREGION  | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWUSER    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WVALID    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WREADY    |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WDATA     | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WSTRB     | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WLAST     | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WID       | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WUSER     | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARVALID   | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARREADY   |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARADDR    | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARID      | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARLEN     | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARSIZE    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARBURST   | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARLOCK    | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARCACHE   | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARPROT    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARQOS     | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARREGION  | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARUSER    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RVALID    |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RREADY    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RDATA     |  in |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RLAST     |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RID       |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RUSER     |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RRESP     |  in |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BVALID    |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BREADY    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BRESP     |  in |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BID       |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BUSER     |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWVALID   | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWREADY   |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWADDR    | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWID      | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWLEN     | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWSIZE    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWBURST   | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWLOCK    | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWCACHE   | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWPROT    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWQOS     | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWREGION  | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWUSER    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WVALID    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WREADY    |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WDATA     | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WSTRB     | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WLAST     | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WID       | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WUSER     | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARVALID   | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARREADY   |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARADDR    | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARID      | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARLEN     | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARSIZE    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARBURST   | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARLOCK    | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARCACHE   | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARPROT    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARQOS     | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARREGION  | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARUSER    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RVALID    |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RREADY    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RDATA     |  in |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RLAST     |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RID       |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RUSER     |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RRESP     |  in |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BVALID    |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BREADY    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BRESP     |  in |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BID       |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BUSER     |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_WEIGHT_AWVALID         | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWREADY         |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWADDR          | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWID            | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWLEN           | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWSIZE          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWBURST         | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWLOCK          | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWCACHE         | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWPROT          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWQOS           | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWREGION        | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWUSER          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WVALID          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WREADY          |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WDATA           | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WSTRB           | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WLAST           | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WID             | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WUSER           | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARVALID         | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARREADY         |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARADDR          | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARID            | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARLEN           | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARSIZE          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARBURST         | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARLOCK          | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARCACHE         | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARPROT          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARQOS           | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARREGION        | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARUSER          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RVALID          |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RREADY          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RDATA           |  in |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RLAST           |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RID             |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RUSER           |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RRESP           |  in |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BVALID          |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BREADY          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BRESP           |  in |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BID             |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BUSER           |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_BIAS_AWVALID           | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWREADY           |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWADDR            | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWID              | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWLEN             | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWSIZE            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWBURST           | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWLOCK            | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWCACHE           | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWPROT            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWQOS             | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWREGION          | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWUSER            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WVALID            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WREADY            |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WDATA             | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WSTRB             | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WLAST             | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WID               | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WUSER             | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARVALID           | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARREADY           |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARADDR            | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARID              | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARLEN             | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARSIZE            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARBURST           | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARLOCK            | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARCACHE           | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARPROT            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARQOS             | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARREGION          | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARUSER            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RVALID            |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RREADY            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RDATA             |  in |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RLAST             |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RID               |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RUSER             |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RRESP             |  in |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BVALID            |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BREADY            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BRESP             |  in |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BID               |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BUSER             |  in |    1|    m_axi   |     BIAS     |    pointer   |
|conv_out1_0_address0         | out |    8|  ap_memory |  conv_out1_0 |     array    |
|conv_out1_0_ce0              | out |    1|  ap_memory |  conv_out1_0 |     array    |
|conv_out1_0_we0              | out |    1|  ap_memory |  conv_out1_0 |     array    |
|conv_out1_0_d0               | out |   32|  ap_memory |  conv_out1_0 |     array    |
|conv_out1_0_q0               |  in |   32|  ap_memory |  conv_out1_0 |     array    |
|conv_out1_1_address0         | out |    8|  ap_memory |  conv_out1_1 |     array    |
|conv_out1_1_ce0              | out |    1|  ap_memory |  conv_out1_1 |     array    |
|conv_out1_1_we0              | out |    1|  ap_memory |  conv_out1_1 |     array    |
|conv_out1_1_d0               | out |   32|  ap_memory |  conv_out1_1 |     array    |
|conv_out1_1_q0               |  in |   32|  ap_memory |  conv_out1_1 |     array    |
|conv_out1_2_address0         | out |    8|  ap_memory |  conv_out1_2 |     array    |
|conv_out1_2_ce0              | out |    1|  ap_memory |  conv_out1_2 |     array    |
|conv_out1_2_we0              | out |    1|  ap_memory |  conv_out1_2 |     array    |
|conv_out1_2_d0               | out |   32|  ap_memory |  conv_out1_2 |     array    |
|conv_out1_2_q0               |  in |   32|  ap_memory |  conv_out1_2 |     array    |
|conv_out1_3_address0         | out |    8|  ap_memory |  conv_out1_3 |     array    |
|conv_out1_3_ce0              | out |    1|  ap_memory |  conv_out1_3 |     array    |
|conv_out1_3_we0              | out |    1|  ap_memory |  conv_out1_3 |     array    |
|conv_out1_3_d0               | out |   32|  ap_memory |  conv_out1_3 |     array    |
|conv_out1_3_q0               |  in |   32|  ap_memory |  conv_out1_3 |     array    |
|conv_out1_4_address0         | out |    8|  ap_memory |  conv_out1_4 |     array    |
|conv_out1_4_ce0              | out |    1|  ap_memory |  conv_out1_4 |     array    |
|conv_out1_4_we0              | out |    1|  ap_memory |  conv_out1_4 |     array    |
|conv_out1_4_d0               | out |   32|  ap_memory |  conv_out1_4 |     array    |
|conv_out1_4_q0               |  in |   32|  ap_memory |  conv_out1_4 |     array    |
|conv_out1_5_address0         | out |    8|  ap_memory |  conv_out1_5 |     array    |
|conv_out1_5_ce0              | out |    1|  ap_memory |  conv_out1_5 |     array    |
|conv_out1_5_we0              | out |    1|  ap_memory |  conv_out1_5 |     array    |
|conv_out1_5_d0               | out |   32|  ap_memory |  conv_out1_5 |     array    |
|conv_out1_5_q0               |  in |   32|  ap_memory |  conv_out1_5 |     array    |
+-----------------------------+-----+-----+------------+--------------+--------------+

