

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Fri Nov 17 13:24:55 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4704|     9408| 47.040 us | 94.080 us |  4704|  9408|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4703|     9407|  6 ~ 12  |          -|          -|   784|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + ReuseLoop                      |        5|        5|         4|          1|          1|     3|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     12|       -|      -|    -|
|Expression       |        -|      -|       0|    681|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|     316|     73|    -|
|Multiplexer      |        -|      -|       -|    476|    -|
|Register         |        0|      -|    1494|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|    1810|   1262|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_12s_26_1_1_U12  |myproject_mul_mul_16s_12s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U1   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U2   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U3   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U4   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U5   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U6   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U7   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U8   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U9   |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U10  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U11  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_0_0_U     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|   64|  32|    0|    28|   16|     1|          448|
    |line_buffer_Array_V_1271_0_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|   64|  32|    0|    28|   16|     1|          448|
    |w2_V_U                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V          |        0|  188|   9|    0|     3|  188|     1|          564|
    +------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0|  316|  73|    0|    59|  220|     3|         1460|
    +------------------------------+----------------------------------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1152_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_1167_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_1182_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_1197_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln321_fu_1254_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_1265_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_1208_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_1219_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln703_151_fu_1147_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_153_fu_1158_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_154_fu_1162_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_156_fu_1173_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_157_fu_1177_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_159_fu_1188_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_160_fu_1192_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_1143_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln79_fu_528_p2         |     +    |      0|  0|  14|          10|           1|
    |i_iw_fu_540_p2             |     +    |      0|  0|  10|           2|           1|
    |w_index_fu_700_p2          |     +    |      0|  0|  10|           2|           1|
    |and_ln289_3_fu_688_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_694_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_682_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_228           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_390           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_529           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op266  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln194_fu_534_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln289_4_fu_636_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_5_fu_656_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_6_fu_676_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_626_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_1203_p2      |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_1249_p2      |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln43_fu_711_p2        |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln79_fu_1290_p2       |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |select_ln203_12_fu_569_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_13_fu_588_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_550_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_1270_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_1224_p3    |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 681|         553|         293|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  38|          7|    1|          7|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                   |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_477_p4   |  15|          3|   32|         96|
    |ap_phi_mux_w_index40_phi_fu_290_p4        |   9|          2|    2|          4|
    |ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_75_reg_342  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_76_reg_353  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_77_reg_364  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_78_reg_375  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_79_reg_386  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_80_reg_397  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_81_reg_408  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_82_reg_419  |  21|          4|   16|         64|
    |ap_phi_reg_pp1_iter2_phi_ln56_reg_298     |  21|          4|   16|         64|
    |data_V_data_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |i_iw_0_i_i_i_i_reg_275                    |   9|          2|    2|          4|
    |indvar_flatten41_reg_263                  |   9|          2|   10|         20|
    |pX_3                                      |   9|          2|   32|         64|
    |pY_3                                      |   9|          2|   32|         64|
    |real_start                                |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                      |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                      |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                      |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                      |   9|          2|    1|          2|
    |sX_3                                      |   9|          2|   32|         64|
    |tmp_data_0_V_838_reg_430                  |   9|          2|   16|         32|
    |tmp_data_1_V_836_reg_441                  |   9|          2|   16|         32|
    |tmp_data_2_V_834_reg_452                  |   9|          2|   16|         32|
    |tmp_data_3_V_832_reg_463                  |   9|          2|   16|         32|
    |w_index40_reg_286                         |   9|          2|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 476|         96|  409|       1239|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |DataOut_V_8_reg_1385                      |  16|   0|   16|          0|
    |DataOut_V_reg_1390                        |  16|   0|   16|          0|
    |acc_0_V_reg_1776                          |  16|   0|   16|          0|
    |acc_1_V_reg_1782                          |  16|   0|   16|          0|
    |acc_2_V_reg_1788                          |  16|   0|   16|          0|
    |acc_3_V_reg_1794                          |  16|   0|   16|          0|
    |add_ln79_reg_1410                         |  10|   0|   10|          0|
    |and_ln289_4_reg_1458                      |   1|   0|    1|          0|
    |ap_CS_fsm                                 |   6|   0|    6|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_72_reg_309  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_73_reg_320  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_74_reg_331  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_75_reg_342  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_76_reg_353  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_77_reg_364  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_78_reg_375  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_79_reg_386  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_80_reg_397  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_81_reg_408  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_82_reg_419  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_phi_ln56_reg_298     |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_72_reg_309  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_73_reg_320  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_74_reg_331  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_75_reg_342  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_76_reg_353  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_77_reg_364  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_78_reg_375  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_79_reg_386  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_80_reg_397  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_81_reg_408  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_82_reg_419  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_phi_ln56_reg_298     |  16|   0|   16|          0|
    |i_iw_0_i_i_i_i_reg_275                    |   2|   0|    2|          0|
    |icmp_ln289_4_reg_1441                     |   1|   0|    1|          0|
    |icmp_ln289_reg_1431                       |   1|   0|    1|          0|
    |icmp_ln43_reg_1472                        |   1|   0|    1|          0|
    |indvar_flatten41_reg_263                  |  10|   0|   10|          0|
    |kernel_data_V_0                           |  16|   0|   16|          0|
    |kernel_data_V_1272                        |  16|   0|   16|          0|
    |kernel_data_V_2273                        |  16|   0|   16|          0|
    |kernel_data_V_2273_load_reg_1395          |  16|   0|   16|          0|
    |kernel_data_V_3274                        |  16|   0|   16|          0|
    |kernel_data_V_4                           |  16|   0|   16|          0|
    |kernel_data_V_5                           |  16|   0|   16|          0|
    |kernel_data_V_5_load_reg_1400             |  16|   0|   16|          0|
    |kernel_data_V_6                           |  16|   0|   16|          0|
    |kernel_data_V_7                           |  16|   0|   16|          0|
    |kernel_data_V_8                           |  16|   0|   16|          0|
    |kernel_data_V_8_load_reg_1405             |  16|   0|   16|          0|
    |pX_3                                      |  32|   0|   32|          0|
    |pX_3_load_reg_1452                        |  32|   0|   32|          0|
    |pY_3                                      |  32|   0|   32|          0|
    |pY_3_load_reg_1446                        |  32|   0|   32|          0|
    |sX_3                                      |  32|   0|   32|          0|
    |sX_3_load_reg_1426                        |  32|   0|   32|          0|
    |sY_3                                      |  32|   0|   32|          0|
    |sY_3_load_reg_1436                        |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |tmp_172_reg_1511                          |  16|   0|   16|          0|
    |tmp_173_reg_1531                          |  16|   0|   16|          0|
    |tmp_174_reg_1551                          |  16|   0|   16|          0|
    |tmp_175_reg_1571                          |  16|   0|   16|          0|
    |tmp_176_reg_1591                          |  16|   0|   16|          0|
    |tmp_177_reg_1611                          |  16|   0|   16|          0|
    |tmp_178_reg_1631                          |  16|   0|   16|          0|
    |tmp_179_reg_1651                          |  16|   0|   16|          0|
    |tmp_180_reg_1671                          |  16|   0|   16|          0|
    |tmp_181_reg_1691                          |  16|   0|   16|          0|
    |tmp_182_reg_1711                          |  12|   0|   12|          0|
    |tmp_data_0_V_838_reg_430                  |  16|   0|   16|          0|
    |tmp_data_0_V_reg_1380                     |  16|   0|   16|          0|
    |tmp_data_1_V_836_reg_441                  |  16|   0|   16|          0|
    |tmp_data_2_V_834_reg_452                  |  16|   0|   16|          0|
    |tmp_data_3_V_832_reg_463                  |  16|   0|   16|          0|
    |trunc_ln3_reg_1716                        |  16|   0|   16|          0|
    |trunc_ln56_reg_1491                       |  16|   0|   16|          0|
    |trunc_ln708_149_reg_1726                  |  16|   0|   16|          0|
    |trunc_ln708_150_reg_1731                  |  16|   0|   16|          0|
    |trunc_ln708_151_reg_1736                  |  16|   0|   16|          0|
    |trunc_ln708_152_reg_1741                  |  16|   0|   16|          0|
    |trunc_ln708_153_reg_1746                  |  16|   0|   16|          0|
    |trunc_ln708_154_reg_1751                  |  16|   0|   16|          0|
    |trunc_ln708_155_reg_1756                  |  16|   0|   16|          0|
    |trunc_ln708_156_reg_1761                  |  16|   0|   16|          0|
    |trunc_ln708_157_reg_1766                  |  16|   0|   16|          0|
    |trunc_ln708_158_reg_1771                  |  16|   0|   16|          0|
    |trunc_ln708_s_reg_1721                    |  16|   0|   16|          0|
    |w_index40_reg_286                         |   2|   0|    2|          0|
    |w_index_reg_1462                          |   2|   0|    2|          0|
    |icmp_ln43_reg_1472                        |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1494|  32| 1431|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|data_V_data_V_TDATA    |  in |   16|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TVALID   |  in |    1|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TREADY   | out |    1|    axis    |                             data_V_data_V                             |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din     | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din     | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

