Analysis & Synthesis report for decodificador_BCD
Wed Feb 19 07:40:36 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |BCD
 10. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 16. Port Connectivity Checks: "decoder_7_seg:display_m"
 17. Port Connectivity Checks: "decoder_7_seg:display_c"
 18. Port Connectivity Checks: "decoder_7_seg:display_d"
 19. Port Connectivity Checks: "decoder_7_seg:display_u"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 19 07:40:36 2025          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; decodificador_BCD                              ;
; Top-level Entity Name              ; BCD                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 316                                            ;
;     Total combinational functions  ; 316                                            ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 38                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; BCD                ; decodificador_BCD  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; decoder_7_seg.v                  ; yes             ; User Verilog HDL File        ; C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v            ;         ;
; BCD.v                            ; yes             ; User Verilog HDL File        ; C:/diseno con logica programable/decodificador_BCD/BCD.v                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; db/lpm_divide_2nl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_2nl.tdf      ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/sign_div_unsign_1nh.tdf ;         ;
; db/alt_u_div_cke.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/alt_u_div_cke.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_oll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_oll.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/alt_u_div_ohe.tdf       ;         ;
; db/lpm_divide_lll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_lll.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_ihe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/alt_u_div_ihe.tdf       ;         ;
; db/lpm_divide_itl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_itl.tdf      ;         ;
; db/lpm_divide_ltl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_ltl.tdf      ;         ;
; db/lpm_divide_vul.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_vul.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 316                                                                                                                         ;
;                                             ;                                                                                                                             ;
; Total combinational functions               ; 316                                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                                             ;
;     -- 4 input functions                    ; 87                                                                                                                          ;
;     -- 3 input functions                    ; 70                                                                                                                          ;
;     -- <=2 input functions                  ; 159                                                                                                                         ;
;                                             ;                                                                                                                             ;
; Logic elements by mode                      ;                                                                                                                             ;
;     -- normal mode                          ; 224                                                                                                                         ;
;     -- arithmetic mode                      ; 92                                                                                                                          ;
;                                             ;                                                                                                                             ;
; Total registers                             ; 0                                                                                                                           ;
;     -- Dedicated logic registers            ; 0                                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                                           ;
;                                             ;                                                                                                                             ;
; I/O pins                                    ; 38                                                                                                                          ;
;                                             ;                                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                           ;
;                                             ;                                                                                                                             ;
; Maximum fan-out node                        ; lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider|add_sub_9_result_int[10]~14 ;
; Maximum fan-out                             ; 34                                                                                                                          ;
; Total fan-out                               ; 901                                                                                                                         ;
; Average fan-out                             ; 2.30                                                                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                  ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |BCD                                   ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 38   ; 0            ; 0          ; |BCD                                                                                                 ; BCD                 ; work         ;
;    |decoder_7_seg:display_c|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|decoder_7_seg:display_c                                                                         ; decoder_7_seg       ; work         ;
;    |decoder_7_seg:display_d|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|decoder_7_seg:display_d                                                                         ; decoder_7_seg       ; work         ;
;    |decoder_7_seg:display_u|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|decoder_7_seg:display_u                                                                         ; decoder_7_seg       ; work         ;
;    |lpm_divide:Div0|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_vul:auto_generated|  ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div0|lpm_divide_vul:auto_generated                                                   ; lpm_divide_vul      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div0|lpm_divide_vul:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_cke:divider|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div0|lpm_divide_vul:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider ; alt_u_div_cke       ; work         ;
;    |lpm_divide:Div1|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div1|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div2|                   ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_itl:auto_generated|  ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div2|lpm_divide_itl:auto_generated                                                   ; lpm_divide_itl      ; work         ;
;          |sign_div_unsign_klh:divider| ; 47 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div2|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_ihe:divider|    ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Div2|lpm_divide_itl:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
;    |lpm_divide:Mod0|                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_2nl:auto_generated|  ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod0|lpm_divide_2nl:auto_generated                                                   ; lpm_divide_2nl      ; work         ;
;          |sign_div_unsign_1nh:divider| ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh ; work         ;
;             |alt_u_div_cke:divider|    ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod0|lpm_divide_2nl:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_cke:divider ; alt_u_div_cke       ; work         ;
;    |lpm_divide:Mod1|                   ; 88 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_oll:auto_generated|  ; 88 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod1|lpm_divide_oll:auto_generated                                                   ; lpm_divide_oll      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 88 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 88 (88)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Mod2|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_lll:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod2|lpm_divide_lll:auto_generated                                                   ; lpm_divide_lll      ; work         ;
;          |sign_div_unsign_klh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_ihe:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |BCD|lpm_divide:Mod2|lpm_divide_lll:auto_generated|sign_div_unsign_klh:divider|alt_u_div_ihe:divider ; alt_u_div_ihe       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BCD ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_lll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_itl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vul ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder_7_seg:display_m"                                                                                                                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_in ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder_7_seg:display_c"                                                                                                                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_in ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder_7_seg:display_d"                                                                                                                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_in ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder_7_seg:display_u"                                                                                                                                                               ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_in ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (4 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_lcell_comb ; 322                         ;
;     arith             ; 92                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 70                          ;
;     normal            ; 230                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 119                         ;
;         4 data inputs ; 87                          ;
;                       ;                             ;
; Max LUT depth         ; 24.60                       ;
; Average LUT depth     ; 20.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Feb 19 07:40:08 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off decodificador_BCD -c decodificador_BCD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_nbits_7seg.v
    Info (12023): Found entity 1: top_Nbits_7seg File: C:/diseno con logica programable/decodificador_BCD/top_Nbits_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_7_seg.v
    Info (12023): Found entity 1: decoder_7_seg File: C:/diseno con logica programable/decodificador_BCD/decoder_7_seg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: BCD File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_tb.sv
    Info (12023): Found entity 1: BCD_tb File: C:/diseno con logica programable/decodificador_BCD/BCD_tb.sv Line: 1
Info (12127): Elaborating entity "BCD" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at BCD.v(14): truncated value with size 32 to match size of target (10) File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 14
Warning (10230): Verilog HDL assignment warning at BCD.v(15): truncated value with size 32 to match size of target (10) File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 15
Warning (10230): Verilog HDL assignment warning at BCD.v(16): truncated value with size 32 to match size of target (10) File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 16
Warning (10230): Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (10) File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 17
Warning (10230): Verilog HDL assignment warning at BCD.v(18): truncated value with size 32 to match size of target (10) File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 18
Warning (10230): Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (10) File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 19
Info (12128): Elaborating entity "decoder_7_seg" for hierarchy "decoder_7_seg:display_u" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 25
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 14
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 15
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf
    Info (12023): Found entity 1: lpm_divide_2nl File: C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_2nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: C:/diseno con logica programable/decodificador_BCD/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf
    Info (12023): Found entity 1: alt_u_div_cke File: C:/diseno con logica programable/decodificador_BCD/db/alt_u_div_cke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/diseno con logica programable/decodificador_BCD/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/diseno con logica programable/decodificador_BCD/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 17
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf
    Info (12023): Found entity 1: lpm_divide_oll File: C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_oll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/diseno con logica programable/decodificador_BCD/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/diseno con logica programable/decodificador_BCD/db/alt_u_div_ohe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 19
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf
    Info (12023): Found entity 1: lpm_divide_lll File: C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_lll.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/diseno con logica programable/decodificador_BCD/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf
    Info (12023): Found entity 1: alt_u_div_ihe File: C:/diseno con logica programable/decodificador_BCD/db/alt_u_div_ihe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 18
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf
    Info (12023): Found entity 1: lpm_divide_itl File: C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_itl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 16
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_ltl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 14
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vul.tdf
    Info (12023): Found entity 1: lpm_divide_vul File: C:/diseno con logica programable/decodificador_BCD/db/lpm_divide_vul.tdf Line: 25
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg_out4[6]" is stuck at VCC File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 9
    Warning (13410): Pin "seg_out4[2]" is stuck at GND File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 9
    Warning (13410): Pin "seg_out4[1]" is stuck at GND File: C:/diseno con logica programable/decodificador_BCD/BCD.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 354 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 316 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 13189 megabytes
    Info: Processing ended: Wed Feb 19 07:40:36 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:55


