<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv</a>
defines: 
time_elapsed: 1.116s
ram usage: 41392 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6sfis6i2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>: No timescale set for &#34;async_array&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>: Compile module &#34;work@async_array&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>: Top level module &#34;work@async_array&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp6sfis6i2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_async_array
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6sfis6i2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6sfis6i2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@async_array)
 |vpiName:work@async_array
 |uhdmallPackages:
 \_package: builtin, parent:work@async_array
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@async_array, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv</a>, line:1, parent:work@async_array
   |vpiDefName:work@async_array
   |vpiFullName:work@async_array
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:6
       |vpiFullName:work@async_array
       |vpiStmt:
       \_sys_func_call: ($readmemb), line:8
         |vpiName:$readmemb
         |vpiArgument:
         \_constant: , line:8
           |vpiConstType:6
           |vpiDecompile:&#34;array.dat&#34;
           |vpiSize:11
           |STRING:&#34;array.dat&#34;
         |vpiArgument:
         \_ref_obj: (mem), line:8
           |vpiName:mem
       |vpiStmt:
       \_sys_func_call: ($async$and$array), line:11
         |vpiName:$async$and$array
         |vpiArgument:
         \_ref_obj: (mem), line:11
           |vpiName:mem
         |vpiArgument:
         \_operation: , line:11
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (a1), line:11
             |vpiName:a1
           |vpiOperand:
           \_ref_obj: (a2), line:11
             |vpiName:a2
           |vpiOperand:
           \_ref_obj: (a3), line:11
             |vpiName:a3
           |vpiOperand:
           \_ref_obj: (a4), line:11
             |vpiName:a4
           |vpiOperand:
           \_ref_obj: (a5), line:11
             |vpiName:a5
           |vpiOperand:
           \_ref_obj: (a6), line:11
             |vpiName:a6
           |vpiOperand:
           \_ref_obj: (a7), line:11
             |vpiName:a7
         |vpiArgument:
         \_operation: , line:11
           |vpiOpType:33
           |vpiOperand:
           \_ref_obj: (b1), line:11
             |vpiName:b1
           |vpiOperand:
           \_ref_obj: (b2), line:11
             |vpiName:b2
           |vpiOperand:
           \_ref_obj: (b3), line:11
             |vpiName:b3
   |vpiPort:
   \_port: (a1), line:1
     |vpiName:a1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a1), line:1
         |vpiName:a1
         |vpiFullName:work@async_array.a1
   |vpiPort:
   \_port: (a2), line:1
     |vpiName:a2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a2), line:1
         |vpiName:a2
         |vpiFullName:work@async_array.a2
   |vpiPort:
   \_port: (a3), line:1
     |vpiName:a3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a3), line:1
         |vpiName:a3
         |vpiFullName:work@async_array.a3
   |vpiPort:
   \_port: (a4), line:1
     |vpiName:a4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a4), line:1
         |vpiName:a4
         |vpiFullName:work@async_array.a4
   |vpiPort:
   \_port: (a5), line:1
     |vpiName:a5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a5), line:1
         |vpiName:a5
         |vpiFullName:work@async_array.a5
   |vpiPort:
   \_port: (a6), line:1
     |vpiName:a6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a6), line:1
         |vpiName:a6
         |vpiFullName:work@async_array.a6
   |vpiPort:
   \_port: (a7), line:1
     |vpiName:a7
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a7), line:1
         |vpiName:a7
         |vpiFullName:work@async_array.a7
   |vpiPort:
   \_port: (b1), line:1
     |vpiName:b1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b1), line:5
         |vpiName:b1
         |vpiFullName:work@async_array.b1
         |vpiNetType:36
   |vpiPort:
   \_port: (b2), line:1
     |vpiName:b2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b2), line:5
         |vpiName:b2
         |vpiFullName:work@async_array.b2
         |vpiNetType:36
   |vpiPort:
   \_port: (b3), line:1
     |vpiName:b3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b3), line:5
         |vpiName:b3
         |vpiFullName:work@async_array.b3
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (mem), line:4
     |vpiName:mem
     |vpiFullName:work@async_array.mem
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (b1), line:5
   |vpiNet:
   \_logic_net: (b2), line:5
   |vpiNet:
   \_logic_net: (b3), line:5
   |vpiNet:
   \_logic_net: (a1), line:1
   |vpiNet:
   \_logic_net: (a2), line:1
   |vpiNet:
   \_logic_net: (a3), line:1
   |vpiNet:
   \_logic_net: (a4), line:1
   |vpiNet:
   \_logic_net: (a5), line:1
   |vpiNet:
   \_logic_net: (a6), line:1
   |vpiNet:
   \_logic_net: (a7), line:1
 |uhdmtopModules:
 \_module: work@async_array (work@async_array), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv</a>, line:1
   |vpiDefName:work@async_array
   |vpiName:work@async_array
   |vpiPort:
   \_port: (a1), line:1, parent:work@async_array
     |vpiName:a1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a1), line:1, parent:work@async_array
         |vpiName:a1
         |vpiFullName:work@async_array.a1
   |vpiPort:
   \_port: (a2), line:1, parent:work@async_array
     |vpiName:a2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a2), line:1, parent:work@async_array
         |vpiName:a2
         |vpiFullName:work@async_array.a2
   |vpiPort:
   \_port: (a3), line:1, parent:work@async_array
     |vpiName:a3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a3), line:1, parent:work@async_array
         |vpiName:a3
         |vpiFullName:work@async_array.a3
   |vpiPort:
   \_port: (a4), line:1, parent:work@async_array
     |vpiName:a4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a4), line:1, parent:work@async_array
         |vpiName:a4
         |vpiFullName:work@async_array.a4
   |vpiPort:
   \_port: (a5), line:1, parent:work@async_array
     |vpiName:a5
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a5), line:1, parent:work@async_array
         |vpiName:a5
         |vpiFullName:work@async_array.a5
   |vpiPort:
   \_port: (a6), line:1, parent:work@async_array
     |vpiName:a6
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a6), line:1, parent:work@async_array
         |vpiName:a6
         |vpiFullName:work@async_array.a6
   |vpiPort:
   \_port: (a7), line:1, parent:work@async_array
     |vpiName:a7
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a7), line:1, parent:work@async_array
         |vpiName:a7
         |vpiFullName:work@async_array.a7
   |vpiPort:
   \_port: (b1), line:1, parent:work@async_array
     |vpiName:b1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b1), line:5, parent:work@async_array
         |vpiName:b1
         |vpiFullName:work@async_array.b1
         |vpiNetType:36
   |vpiPort:
   \_port: (b2), line:1, parent:work@async_array
     |vpiName:b2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b2), line:5, parent:work@async_array
         |vpiName:b2
         |vpiFullName:work@async_array.b2
         |vpiNetType:36
   |vpiPort:
   \_port: (b3), line:1, parent:work@async_array
     |vpiName:b3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b3), line:5, parent:work@async_array
         |vpiName:b3
         |vpiFullName:work@async_array.b3
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (b1), line:5, parent:work@async_array
   |vpiNet:
   \_logic_net: (b2), line:5, parent:work@async_array
   |vpiNet:
   \_logic_net: (b3), line:5, parent:work@async_array
   |vpiNet:
   \_logic_net: (a1), line:1, parent:work@async_array
   |vpiNet:
   \_logic_net: (a2), line:1, parent:work@async_array
   |vpiNet:
   \_logic_net: (a3), line:1, parent:work@async_array
   |vpiNet:
   \_logic_net: (a4), line:1, parent:work@async_array
   |vpiNet:
   \_logic_net: (a5), line:1, parent:work@async_array
   |vpiNet:
   \_logic_net: (a6), line:1, parent:work@async_array
   |vpiNet:
   \_logic_net: (a7), line:1, parent:work@async_array
   |vpiArrayNet:
   \_array_net: (mem), line:4, parent:work@async_array
     |vpiName:mem
     |vpiFullName:work@async_array.mem
     |vpiNet:
     \_logic_net: , parent:mem
       |vpiFullName:work@async_array.mem
       |vpiNetType:36
       |vpiRange:
       \_range: , line:4
         |vpiLeftRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
     |vpiRange:
     \_range: , line:4
       |vpiLeftRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
Object: \work_async_array of type 3000
Object: \work_async_array of type 32
Object: \a1 of type 44
Object: \a2 of type 44
Object: \a3 of type 44
Object: \a4 of type 44
Object: \a5 of type 44
Object: \a6 of type 44
Object: \a7 of type 44
Object: \b1 of type 44
Object: \b2 of type 44
Object: \b3 of type 44
Object: \b1 of type 36
Object: \b2 of type 36
Object: \b3 of type 36
Object: \a1 of type 36
Object: \a2 of type 36
Object: \a3 of type 36
Object: \a4 of type 36
Object: \a5 of type 36
Object: \a6 of type 36
Object: \a7 of type 36
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_async_array of type 32
Object:  of type 24
Object:  of type 4
Object: \$readmemb of type 56
Object:  of type 7
Object: \mem of type 608
Object: \$async$and$array of type 56
Object: \mem of type 608
Object:  of type 39
Object: \a1 of type 608
Object: \a2 of type 608
Object: \a3 of type 608
Object: \a4 of type 608
Object: \a5 of type 608
Object: \a6 of type 608
Object: \a7 of type 608
Object:  of type 39
Object: \b1 of type 608
Object: \b2 of type 608
Object: \b3 of type 608
Object: \mem of type 36
Object: \b1 of type 36
Object: \b2 of type 36
Object: \b3 of type 36
Object: \a1 of type 36
Object: \a2 of type 36
Object: \a3 of type 36
Object: \a4 of type 36
Object: \a5 of type 36
Object: \a6 of type 36
Object: \a7 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_async_array&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d1faf0] str=&#39;\work_async_array&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d1fdb0] str=&#39;\a1&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d201c0] str=&#39;\a2&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d203a0] str=&#39;\a3&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d20560] str=&#39;\a4&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d20700] str=&#39;\a5&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d208c0] str=&#39;\a6&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d20a80] str=&#39;\a7&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d20c40] str=&#39;\b1&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d20e00] str=&#39;\b2&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:1</a>.0-1.0&gt; [0x1d21050] str=&#39;\b3&#39; output reg port=10
      AST_MEMORY &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d21230] str=&#39;\mem&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d21450]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d21750] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d21910] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d215b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d21c50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:4</a>.0-4.0&gt; [0x1d21dd0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d21f90]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:6</a>.0-6.0&gt; [0x1d220b0]
          AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:8</a>.0-8.0&gt; [0x1d22230] str=&#39;\$readmemb&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:8</a>.0-8.0&gt; [0x1d22610] str=&#39;&#34;array.dat&#34;&#39; bits=&#39;0010001001100001011100100111001001100001011110010010111001100100011000010111010000100010&#39;(88) range=[87:0] int=1684108322
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:8</a>.0-8.0&gt; [0x1d223d0] str=&#39;\mem&#39;
          AST_FCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d22810] str=&#39;\$async$and$array&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d22930] str=&#39;\mem&#39;
            AST_CONCAT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d22b30]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d23820] str=&#39;\a7&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d236a0] str=&#39;\a6&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d234d0] str=&#39;\a5&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d23350] str=&#39;\a4&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d231d0] str=&#39;\a3&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d23030] str=&#39;\a2&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d22ce0] str=&#39;\a1&#39;
            AST_CONCAT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d239a0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d24470] str=&#39;\b3&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d242f0] str=&#39;\b2&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:11</a>.0-11.0&gt; [0x1d23ac0] str=&#39;\b1&#39;
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p621.sv:8</a>: ERROR: Can&#39;t resolve function name `\$readmemb&#39;.

</pre>
</body>