
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3672 (git sha1 924f1713, gcc 8.3.0-6+rpi1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v
Parsing Verilog input from `/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v' to AST representation.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\VexRiscv'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v
Parsing Verilog input from `/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

4.4.1. Analyzing design hierarchy..
Top module:  \top

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.
/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0: Warning: System task `$display' outside initial block is unsupported.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\top'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\InstructionCache'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$2494'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$2493'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$2492'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5884$1844'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5870$1837'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5856$1830'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5842$1823'.
Found and cleaned up 15 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3962$1500'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3954$1499'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3938$1484'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3930$1483'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3914$1468'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3906$1467'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3890$1452'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3882$1451'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Found and cleaned up 6 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Cleaned up 38 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$226 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:226$3860 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:210$3855 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:201$3853 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:193$3852 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:186$3851 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1052$3797 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1042$3794 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1030$3792 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1017$3789 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1002$3788 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:987$3787 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:972$3786 in module DataCache.
Marked 11 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:936$3783 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:924$3762 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:905$3759 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:885$3754 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:873$3747 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:866$3746 in module DataCache.
Marked 11 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:832$3742 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:816$3739 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:806$3736 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:782$3717 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:768$3715 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:754$3713 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:740$3711 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:726$3709 in module DataCache.
Marked 9 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:699$3706 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:692$3705 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:685$3703 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:675$3702 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:665$3701 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:655$3700 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:642$3699 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:635$3698 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:628$3697 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:621$3696 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:614$3695 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:599$3689 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:592$3687 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6677$3408 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6670$3407 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6591$3338 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6582$3335 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6573$3334 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6547$3325 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6533$3324 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6519$3319 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6505$3318 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6381$3305 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6360$3304 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6350$3303 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6341$3299 in module VexRiscv.
Marked 15 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6219$3294 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6211$3292 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6194$3282 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6180$3281 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6173$3280 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6166$3279 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6155$3272 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6140$3270 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6130$3269 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6120$3268 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6110$3267 in module VexRiscv.
Marked 13 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6039$3240 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6023$3232 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5963$3222 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5928$3220 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5912$3215 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5832$3211 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5820$3204 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5782$3194 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5754$3192 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5670$3184 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5652$3183 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5586$3180 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5570$3177 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5556$3173 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5547$3171 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5474$3133 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5454$3132 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5432$3119 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5424$3108 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5416$3107 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5408$3106 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5400$3103 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5392$3101 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5382$3093 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5375$3091 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5363$3088 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5335$3058 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5327$3047 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5319$3046 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5311$3045 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5303$3042 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5295$3040 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5283$3029 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5276$3027 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5264$3024 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5231$2993 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5220$2991 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5206$2990 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5139$2983 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5124$2981 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5105$2980 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5095$2979 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5086$2976 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5078$2973 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5071$2972 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5061$2970 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5049$2969 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5037$2968 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5027$2966 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5018$2965 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5004$2964 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4995$2963 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4986$2962 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4975$2960 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4928$2947 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4918$2946 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4908$2943 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4895$2942 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4827$2924 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4782$2917 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4743$2910 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4723$2899 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4712$2895 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4701$2891 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4686$2887 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4679$2886 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4672$2885 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4642$2879 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4632$2878 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4625$2876 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4615$2873 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4602$2871 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4582$2870 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4575$2869 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4565$2868 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4557$2867 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4547$2866 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4536$2865 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4526$2864 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4519$2863 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4508$2862 in module VexRiscv.
Marked 6 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4487$2856 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4477$2855 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4466$2854 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4450$2843 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4443$2840 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4430$2839 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4423$2838 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4414$2837 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4407$2836 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4400$2835 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4393$2834 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4360$2831 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4348$2829 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4340$2828 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4303$2827 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4272$2825 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4242$2823 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4226$2822 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3313$2819 in module VexRiscv.
Marked 75 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4177$1559 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4160$1552 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4143$1545 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4126$1538 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4109$1531 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4092$1524 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4025$1519 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4014$1518 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4003$1517 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3857$1449 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3840$1448 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3823$1447 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3806$1446 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3789$1445 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3772$1444 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3721$1441 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3704$1440 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3687$1439 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3670$1438 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3653$1437 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3636$1436 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3619$1435 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3568$1432 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821 in module top.
Marked 3 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634 in module top.
Marked 5 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425 in module top.
Marked 5 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395 in module top.
Marked 5 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365 in module top.
Marked 5 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305 in module top.
Marked 1 switch rules as full_case in process $proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294 in module top.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 114 redundant assignments.
Promoted 1154 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$230'.
  Set init value: \Q = 1'0
Found init rule in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2485$3615'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2484$3614'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1534$2487'.
  Set init value: \builder_inferedsdrtristate11_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1530$2486'.
  Set init value: \builder_inferedsdrtristate10_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1526$2485'.
  Set init value: \builder_inferedsdrtristate9_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1522$2484'.
  Set init value: \builder_inferedsdrtristate8_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1518$2483'.
  Set init value: \builder_inferedsdrtristate7_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1514$2482'.
  Set init value: \builder_inferedsdrtristate6_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1510$2481'.
  Set init value: \builder_inferedsdrtristate5_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1506$2480'.
  Set init value: \builder_inferedsdrtristate4_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1502$2479'.
  Set init value: \builder_inferedsdrtristate3_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1498$2478'.
  Set init value: \builder_inferedsdrtristate2_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1494$2477'.
  Set init value: \builder_inferedsdrtristate1_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1490$2476'.
  Set init value: \builder_inferedsdrtristate0_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1485$2475'.
  Set init value: \builder_regs1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1484$2474'.
  Set init value: \builder_regs0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1483$2473'.
  Set init value: \builder_sync_f_array_muxed = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1482$2472'.
  Set init value: \builder_sync_rhs_array_muxed6 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1481$2471'.
  Set init value: \builder_sync_rhs_array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1480$2470'.
  Set init value: \builder_sync_rhs_array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1479$2469'.
  Set init value: \builder_sync_rhs_array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1478$2468'.
  Set init value: \builder_sync_rhs_array_muxed2 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1477$2467'.
  Set init value: \builder_sync_rhs_array_muxed1 = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1476$2466'.
  Set init value: \builder_sync_rhs_array_muxed0 = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1475$2465'.
  Set init value: \builder_comb_rhs_array_muxed31 = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1474$2464'.
  Set init value: \builder_comb_rhs_array_muxed30 = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1473$2463'.
  Set init value: \builder_comb_rhs_array_muxed29 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1472$2462'.
  Set init value: \builder_comb_rhs_array_muxed28 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1471$2461'.
  Set init value: \builder_comb_rhs_array_muxed27 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1470$2460'.
  Set init value: \builder_comb_rhs_array_muxed26 = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1469$2459'.
  Set init value: \builder_comb_rhs_array_muxed25 = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1468$2458'.
  Set init value: \builder_comb_rhs_array_muxed24 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1467$2457'.
  Set init value: \builder_comb_rhs_array_muxed23 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1466$2456'.
  Set init value: \builder_comb_rhs_array_muxed22 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1465$2455'.
  Set init value: \builder_comb_rhs_array_muxed21 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1464$2454'.
  Set init value: \builder_comb_rhs_array_muxed20 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1463$2453'.
  Set init value: \builder_comb_rhs_array_muxed19 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1462$2452'.
  Set init value: \builder_comb_rhs_array_muxed18 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1461$2451'.
  Set init value: \builder_comb_rhs_array_muxed17 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1460$2450'.
  Set init value: \builder_comb_rhs_array_muxed16 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1459$2449'.
  Set init value: \builder_comb_rhs_array_muxed15 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1458$2448'.
  Set init value: \builder_comb_rhs_array_muxed14 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1457$2447'.
  Set init value: \builder_comb_rhs_array_muxed13 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1456$2446'.
  Set init value: \builder_comb_rhs_array_muxed12 = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1455$2445'.
  Set init value: \builder_comb_t_array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1454$2444'.
  Set init value: \builder_comb_t_array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1453$2443'.
  Set init value: \builder_comb_t_array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1452$2442'.
  Set init value: \builder_comb_rhs_array_muxed11 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1451$2441'.
  Set init value: \builder_comb_rhs_array_muxed10 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1450$2440'.
  Set init value: \builder_comb_rhs_array_muxed9 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1449$2439'.
  Set init value: \builder_comb_rhs_array_muxed8 = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1448$2438'.
  Set init value: \builder_comb_rhs_array_muxed7 = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1447$2437'.
  Set init value: \builder_comb_rhs_array_muxed6 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1446$2436'.
  Set init value: \builder_comb_t_array_muxed2 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1445$2435'.
  Set init value: \builder_comb_t_array_muxed1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1444$2434'.
  Set init value: \builder_comb_t_array_muxed0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1443$2433'.
  Set init value: \builder_comb_rhs_array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1442$2432'.
  Set init value: \builder_comb_rhs_array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1441$2431'.
  Set init value: \builder_comb_rhs_array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1440$2430'.
  Set init value: \builder_comb_rhs_array_muxed2 = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1439$2429'.
  Set init value: \builder_comb_rhs_array_muxed1 = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1438$2428'.
  Set init value: \builder_comb_rhs_array_muxed0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1437$2427'.
  Set init value: \builder_soclinux_we_next_value_ce2 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1436$2426'.
  Set init value: \builder_soclinux_we_next_value2 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1435$2425'.
  Set init value: \builder_soclinux_adr_next_value_ce1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1434$2424'.
  Set init value: \builder_soclinux_adr_next_value1 = 14'00000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1433$2423'.
  Set init value: \builder_soclinux_dat_w_next_value_ce0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1432$2422'.
  Set init value: \builder_soclinux_dat_w_next_value0 = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1431$2421'.
  Set init value: \builder_next_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1430$2420'.
  Set init value: \builder_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1408$2419'.
  Set init value: \builder_csr_bankarray_interface7_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1383$2418'.
  Set init value: \builder_csr_bankarray_interface6_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1318$2417'.
  Set init value: \builder_csr_bankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1277$2416'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1236$2415'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1227$2414'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1223$2413'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1219$2412'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1178$2411'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1109$2410'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1105$2409'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1102$2408'.
  Set init value: \builder_error = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1101$2407'.
  Set init value: \builder_slave_sel_r = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1100$2406'.
  Set init value: \builder_slave_sel = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1099$2405'.
  Set init value: \builder_grant = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1093$2404'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1089$2403'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1082$2401'.
  Set init value: \builder_soclinux_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1078$2400'.
  Set init value: \builder_soclinux_wishbone_dat_r = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1074$2399'.
  Set init value: \builder_soclinux_dat_w = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1073$2398'.
  Set init value: \builder_soclinux_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1072$2397'.
  Set init value: \builder_soclinux_adr = 14'00000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1071$2396'.
  Set init value: \soclinux_count_spimaster_next_value_ce = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1070$2395'.
  Set init value: \soclinux_count_spimaster_next_value = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1069$2394'.
  Set init value: \builder_spimaster_next_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1068$2393'.
  Set init value: \builder_spimaster_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1067$2392'.
  Set init value: \main_wishbone_bridge_count_litedramwishbone2native_next_value_ce = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1066$2391'.
  Set init value: \main_wishbone_bridge_count_litedramwishbone2native_next_value = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1065$2390'.
  Set init value: \builder_litedramwishbone2native_next_state = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1064$2389'.
  Set init value: \builder_litedramwishbone2native_state = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1063$2388'.
  Set init value: \builder_fullmemorywe_next_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1062$2387'.
  Set init value: \builder_fullmemorywe_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1061$2386'.
  Set init value: \builder_new_master_rdata_valid3 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1060$2385'.
  Set init value: \builder_new_master_rdata_valid2 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1059$2384'.
  Set init value: \builder_new_master_rdata_valid1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1058$2383'.
  Set init value: \builder_new_master_rdata_valid0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1057$2382'.
  Set init value: \builder_new_master_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1040$2377'.
  Set init value: \builder_multiplexer_next_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1039$2376'.
  Set init value: \builder_multiplexer_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1038$2375'.
  Set init value: \builder_bankmachine3_next_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1037$2374'.
  Set init value: \builder_bankmachine3_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1036$2373'.
  Set init value: \builder_bankmachine2_next_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1035$2372'.
  Set init value: \builder_bankmachine2_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1034$2371'.
  Set init value: \builder_bankmachine1_next_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1033$2370'.
  Set init value: \builder_bankmachine1_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1032$2369'.
  Set init value: \builder_bankmachine0_next_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1031$2368'.
  Set init value: \builder_bankmachine0_state = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1030$2367'.
  Set init value: \builder_refresher_next_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1029$2366'.
  Set init value: \builder_refresher_state = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1028$2365'.
  Set init value: \soclinux_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1027$2364'.
  Set init value: \soclinux_storage = 16'0000000001111101
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1026$2363'.
  Set init value: \soclinux_miso_data = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1025$2362'.
  Set init value: \soclinux_mosi_sel = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1024$2361'.
  Set init value: \soclinux_mosi_data = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1021$2360'.
  Set init value: \soclinux_clk_divider1 = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1020$2359'.
  Set init value: \soclinux_miso_latch = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1019$2358'.
  Set init value: \soclinux_mosi_latch = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1018$2357'.
  Set init value: \soclinux_count = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1017$2356'.
  Set init value: \soclinux_cs_enable = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1016$2355'.
  Set init value: \soclinux_clk_enable = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1015$2354'.
  Set init value: \soclinux_loopback_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1014$2353'.
  Set init value: \soclinux_loopback_storage = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1013$2352'.
  Set init value: \soclinux_cs_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1012$2351'.
  Set init value: \soclinux_cs_storage = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1007$2350'.
  Set init value: \soclinux_mosi_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1006$2349'.
  Set init value: \soclinux_mosi_storage = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1001$2348'.
  Set init value: \soclinux_control_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1000$2347'.
  Set init value: \soclinux_control_storage = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:998$2346'.
  Set init value: \soclinux_start1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:994$2345'.
  Set init value: \soclinux_miso = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:992$2344'.
  Set init value: \soclinux_irq = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:991$2343'.
  Set init value: \soclinux_done0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:988$2342'.
  Set init value: \main_count = 22'1011111010111100001000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:985$2341'.
  Set init value: \main_mode = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:984$2340'.
  Set init value: \main_chaser = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:983$2339'.
  Set init value: \main_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:982$2338'.
  Set init value: \main_storage = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:978$2337'.
  Set init value: \main_wishbone_bridge_wdata_consumed = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:977$2336'.
  Set init value: \main_wishbone_bridge_cmd_consumed = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:971$2335'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:969$2334'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_demux = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:968$2333'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:967$2332'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:966$2331'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:965$2330'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:957$2329'.
  Set init value: \main_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:940$2328'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_mux = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:938$2327'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_source_payload_data = 18'000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:933$2326'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:916$2325'.
  Set init value: \main_wishbone_bridge_count = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:901$2322'.
  Set init value: \main_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:898$2321'.
  Set init value: \main_word_inc = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:897$2320'.
  Set init value: \main_word_clr = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:896$2319'.
  Set init value: \main_tag_di_dirty = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:891$2318'.
  Set init value: \main_tag_port_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:888$2317'.
  Set init value: \main_adr_offset_r = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:887$2316'.
  Set init value: \main_write_from_slave = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:886$2315'.
  Set init value: \main_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:885$2314'.
  Set init value: \main_data_port_we = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:882$2313'.
  Set init value: \main_interface_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:880$2312'.
  Set init value: \main_interface_stb = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:879$2311'.
  Set init value: \main_interface_cyc = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:870$2309'.
  Set init value: \main_wb_sdram_ack = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:866$2308'.
  Set init value: \main_wb_sdram_dat_r = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:852$2305'.
  Set init value: \main_port_cmd_payload_addr = 24'000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:851$2304'.
  Set init value: \main_port_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:849$2303'.
  Set init value: \main_port_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:847$2302'.
  Set init value: \main_sdram_time1 = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:845$2301'.
  Set init value: \main_sdram_en1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:844$2300'.
  Set init value: \main_sdram_time0 = 5'00000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:842$2299'.
  Set init value: \main_sdram_en0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:839$2298'.
  Set init value: \main_sdram_twtrcon_count = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:838$2297'.
  Set init value: \main_sdram_twtrcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:836$2296'.
  Set init value: \main_sdram_tccdcon_count = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:835$2295'.
  Set init value: \main_sdram_tccdcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:831$2293'.
  Set init value: \main_sdram_trrdcon_count = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:830$2292'.
  Set init value: \main_sdram_trrdcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:826$2289'.
  Set init value: \main_sdram_steerer_sel = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:822$2286'.
  Set init value: \main_sdram_choose_req_grant = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:820$2285'.
  Set init value: \main_sdram_choose_req_valids = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:816$2284'.
  Set init value: \main_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:815$2283'.
  Set init value: \main_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:814$2282'.
  Set init value: \main_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:811$2281'.
  Set init value: \main_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:809$2280'.
  Set init value: \main_sdram_choose_req_want_activates = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:807$2279'.
  Set init value: \main_sdram_choose_req_want_writes = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:806$2278'.
  Set init value: \main_sdram_choose_req_want_reads = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:804$2277'.
  Set init value: \main_sdram_choose_cmd_grant = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:802$2276'.
  Set init value: \main_sdram_choose_cmd_valids = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:798$2275'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:797$2274'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:796$2273'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:785$2267'.
  Set init value: \main_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:784$2266'.
  Set init value: \main_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:782$2265'.
  Set init value: \main_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:781$2264'.
  Set init value: \main_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:779$2263'.
  Set init value: \main_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:778$2262'.
  Set init value: \main_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:776$2261'.
  Set init value: \main_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:775$2260'.
  Set init value: \main_sdram_bankmachine3_row_close = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:774$2259'.
  Set init value: \main_sdram_bankmachine3_row_open = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:772$2258'.
  Set init value: \main_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:771$2257'.
  Set init value: \main_sdram_bankmachine3_row = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:770$2256'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:769$2255'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:768$2254'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_last = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:767$2253'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_first = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:765$2252'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:744$2251'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:743$2250'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:742$2249'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:740$2247'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:721$2244'.
  Set init value: \main_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:720$2243'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:719$2242'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:718$2241'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:717$2240'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:716$2239'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:715$2238'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:713$2237'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:712$2236'.
  Set init value: \main_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:711$2235'.
  Set init value: \main_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:710$2234'.
  Set init value: \main_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:708$2233'.
  Set init value: \main_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:707$2232'.
  Set init value: \main_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:701$2231'.
  Set init value: \main_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:700$2230'.
  Set init value: \main_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:698$2229'.
  Set init value: \main_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:697$2228'.
  Set init value: \main_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:695$2227'.
  Set init value: \main_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:694$2226'.
  Set init value: \main_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:692$2225'.
  Set init value: \main_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:691$2224'.
  Set init value: \main_sdram_bankmachine2_row_close = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:690$2223'.
  Set init value: \main_sdram_bankmachine2_row_open = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:688$2222'.
  Set init value: \main_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:687$2221'.
  Set init value: \main_sdram_bankmachine2_row = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:686$2220'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:685$2219'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:684$2218'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_last = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:683$2217'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_first = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:681$2216'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:660$2215'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:659$2214'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:658$2213'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:656$2211'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:637$2208'.
  Set init value: \main_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:636$2207'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:635$2206'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:634$2205'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:633$2204'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:632$2203'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:631$2202'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:629$2201'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:628$2200'.
  Set init value: \main_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:627$2199'.
  Set init value: \main_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:626$2198'.
  Set init value: \main_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:624$2197'.
  Set init value: \main_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:623$2196'.
  Set init value: \main_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:617$2195'.
  Set init value: \main_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:616$2194'.
  Set init value: \main_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:614$2193'.
  Set init value: \main_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:613$2192'.
  Set init value: \main_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:611$2191'.
  Set init value: \main_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:610$2190'.
  Set init value: \main_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:608$2189'.
  Set init value: \main_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:607$2188'.
  Set init value: \main_sdram_bankmachine1_row_close = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:606$2187'.
  Set init value: \main_sdram_bankmachine1_row_open = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:604$2186'.
  Set init value: \main_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:603$2185'.
  Set init value: \main_sdram_bankmachine1_row = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:602$2184'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:601$2183'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:600$2182'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_last = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:599$2181'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_first = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:597$2180'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:576$2179'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:575$2178'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:574$2177'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:572$2175'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:553$2172'.
  Set init value: \main_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:552$2171'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:551$2170'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:550$2169'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:549$2168'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:548$2167'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:547$2166'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:545$2165'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:544$2164'.
  Set init value: \main_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:543$2163'.
  Set init value: \main_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:542$2162'.
  Set init value: \main_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:540$2161'.
  Set init value: \main_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:539$2160'.
  Set init value: \main_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:533$2159'.
  Set init value: \main_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:532$2158'.
  Set init value: \main_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:530$2157'.
  Set init value: \main_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:529$2156'.
  Set init value: \main_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:527$2155'.
  Set init value: \main_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:526$2154'.
  Set init value: \main_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:524$2153'.
  Set init value: \main_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:523$2152'.
  Set init value: \main_sdram_bankmachine0_row_close = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:522$2151'.
  Set init value: \main_sdram_bankmachine0_row_open = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:520$2150'.
  Set init value: \main_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:519$2149'.
  Set init value: \main_sdram_bankmachine0_row = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:518$2148'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'0000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:517$2147'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:516$2146'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_last = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:515$2145'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_first = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:513$2144'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:492$2143'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:491$2142'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:490$2141'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:488$2139'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:469$2136'.
  Set init value: \main_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:468$2135'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:467$2134'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:466$2133'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:465$2132'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:464$2131'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:463$2130'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:461$2129'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:460$2128'.
  Set init value: \main_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:459$2127'.
  Set init value: \main_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:458$2126'.
  Set init value: \main_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:456$2125'.
  Set init value: \main_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:455$2124'.
  Set init value: \main_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:449$2123'.
  Set init value: \main_sdram_sequencer_count = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:448$2122'.
  Set init value: \main_sdram_sequencer_counter = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:447$2121'.
  Set init value: \main_sdram_sequencer_done1 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:444$2120'.
  Set init value: \main_sdram_sequencer_start0 = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:443$2119'.
  Set init value: \main_sdram_postponer_count = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:442$2118'.
  Set init value: \main_sdram_postponer_req_o = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:440$2117'.
  Set init value: \main_sdram_timer_count1 = 9'110000110
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:432$2114'.
  Set init value: \main_sdram_cmd_payload_we = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:431$2113'.
  Set init value: \main_sdram_cmd_payload_ras = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:430$2112'.
  Set init value: \main_sdram_cmd_payload_cas = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:429$2111'.
  Set init value: \main_sdram_cmd_payload_ba = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:428$2110'.
  Set init value: \main_sdram_cmd_payload_a = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:427$2109'.
  Set init value: \main_sdram_cmd_last = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:426$2108'.
  Set init value: \main_sdram_cmd_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:425$2107'.
  Set init value: \main_sdram_cmd_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:422$2106'.
  Set init value: \main_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:420$2105'.
  Set init value: \main_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:414$2103'.
  Set init value: \main_sdram_dfi_p0_we_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:413$2102'.
  Set init value: \main_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:412$2101'.
  Set init value: \main_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:411$2100'.
  Set init value: \main_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:410$2099'.
  Set init value: \main_sdram_dfi_p0_bank = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:409$2098'.
  Set init value: \main_sdram_dfi_p0_address = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:407$2097'.
  Set init value: \main_sdram_interface_wdata_we = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:406$2096'.
  Set init value: \main_sdram_interface_wdata = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:375$2095'.
  Set init value: \main_sdram_rddata_status = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:374$2094'.
  Set init value: \main_sdram_wrdata_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:373$2093'.
  Set init value: \main_sdram_wrdata_storage = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:372$2092'.
  Set init value: \main_sdram_baddress_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:371$2091'.
  Set init value: \main_sdram_baddress_storage = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:370$2090'.
  Set init value: \main_sdram_address_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:369$2089'.
  Set init value: \main_sdram_address_storage = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:364$2087'.
  Set init value: \main_sdram_command_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:363$2086'.
  Set init value: \main_sdram_command_storage = 6'000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:362$2085'.
  Set init value: \main_sdram_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:361$2084'.
  Set init value: \main_sdram_storage = 4'0001
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:354$2083'.
  Set init value: \main_sdram_master_p0_rddata_en = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:353$2082'.
  Set init value: \main_sdram_master_p0_wrdata_mask = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:352$2081'.
  Set init value: \main_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:351$2080'.
  Set init value: \main_sdram_master_p0_wrdata = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:350$2079'.
  Set init value: \main_sdram_master_p0_act_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:349$2078'.
  Set init value: \main_sdram_master_p0_reset_n = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:348$2077'.
  Set init value: \main_sdram_master_p0_odt = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:347$2076'.
  Set init value: \main_sdram_master_p0_cke = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:346$2075'.
  Set init value: \main_sdram_master_p0_we_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:345$2074'.
  Set init value: \main_sdram_master_p0_ras_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:344$2073'.
  Set init value: \main_sdram_master_p0_cs_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:343$2072'.
  Set init value: \main_sdram_master_p0_cas_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:342$2071'.
  Set init value: \main_sdram_master_p0_bank = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:341$2070'.
  Set init value: \main_sdram_master_p0_address = 13'0000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:340$2069'.
  Set init value: \main_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:339$2068'.
  Set init value: \main_sdram_slave_p0_rddata = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:324$2067'.
  Set init value: \main_sdram_inti_p0_rddata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:323$2066'.
  Set init value: \main_sdram_inti_p0_rddata = 16'0000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:314$2064'.
  Set init value: \main_sdram_inti_p0_we_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:313$2063'.
  Set init value: \main_sdram_inti_p0_ras_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:312$2062'.
  Set init value: \main_sdram_inti_p0_cs_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:311$2061'.
  Set init value: \main_sdram_inti_p0_cas_n = 1'1
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:308$2060'.
  Set init value: \main_rddata_en = 3'000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:307$2059'.
  Set init value: \main_dfi_p0_rddata_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:282$2058'.
  Set init value: \main_soclinux_timer_value = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:281$2057'.
  Set init value: \main_soclinux_timer_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:280$2056'.
  Set init value: \main_soclinux_timer_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:271$2055'.
  Set init value: \main_soclinux_timer_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:270$2054'.
  Set init value: \main_soclinux_timer_zero_clear = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:268$2053'.
  Set init value: \main_soclinux_timer_zero_pending = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:263$2052'.
  Set init value: \main_soclinux_timer_value_status = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:262$2051'.
  Set init value: \main_soclinux_timer_update_value_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:261$2050'.
  Set init value: \main_soclinux_timer_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:260$2049'.
  Set init value: \main_soclinux_timer_en_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:259$2048'.
  Set init value: \main_soclinux_timer_en_storage = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:258$2047'.
  Set init value: \main_soclinux_timer_reload_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:257$2046'.
  Set init value: \main_soclinux_timer_reload_storage = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:256$2045'.
  Set init value: \main_soclinux_timer_load_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:255$2044'.
  Set init value: \main_soclinux_timer_load_storage = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:239$2042'.
  Set init value: \main_soclinux_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:238$2041'.
  Set init value: \main_soclinux_uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:237$2040'.
  Set init value: \main_soclinux_uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:235$2038'.
  Set init value: \main_soclinux_uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:228$2037'.
  Set init value: \main_soclinux_uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:202$2036'.
  Set init value: \main_soclinux_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:201$2035'.
  Set init value: \main_soclinux_uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:200$2034'.
  Set init value: \main_soclinux_uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:198$2032'.
  Set init value: \main_soclinux_uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:191$2031'.
  Set init value: \main_soclinux_uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:163$2028'.
  Set init value: \main_soclinux_uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:162$2027'.
  Set init value: \main_soclinux_uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:161$2026'.
  Set init value: \main_soclinux_uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:157$2025'.
  Set init value: \main_soclinux_uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:153$2024'.
  Set init value: \main_soclinux_uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:152$2023'.
  Set init value: \main_soclinux_uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:150$2022'.
  Set init value: \main_soclinux_uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:148$2021'.
  Set init value: \main_soclinux_uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:147$2020'.
  Set init value: \main_soclinux_uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:145$2019'.
  Set init value: \main_soclinux_uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:132$2018'.
  Set init value: \main_soclinux_rx_busy = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:131$2017'.
  Set init value: \main_soclinux_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:130$2016'.
  Set init value: \main_soclinux_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:129$2015'.
  Set init value: \main_soclinux_rx_r = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:127$2014'.
  Set init value: \main_soclinux_rx_clkphase = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:126$2013'.
  Set init value: \main_soclinux_rx_clken = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:125$2012'.
  Set init value: \main_soclinux_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:121$2009'.
  Set init value: \main_soclinux_source_valid = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:120$2008'.
  Set init value: \main_soclinux_tx_busy = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:119$2007'.
  Set init value: \main_soclinux_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:118$2006'.
  Set init value: \main_soclinux_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:117$2005'.
  Set init value: \main_soclinux_tx_clkphase = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:116$2004'.
  Set init value: \main_soclinux_tx_clken = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:112$2003'.
  Set init value: \main_soclinux_sink_ready = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:110$2002'.
  Set init value: \main_soclinux_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:109$2001'.
  Set init value: \main_soclinux_storage = 85899345
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:107$2000'.
  Set init value: \main_soclinux_ram_we = 4'0000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:100$1998'.
  Set init value: \main_soclinux_ram_bus_ram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:87$1996'.
  Set init value: \main_soclinux_soclinux_ram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:79$1994'.
  Set init value: \main_soclinux_cpu_time_cmp = 64'1111111111111111111111111111111111111111111111111111111111111111
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:78$1993'.
  Set init value: \main_soclinux_cpu_time = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:76$1992'.
  Set init value: \main_soclinux_cpu_time_cmp_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:75$1991'.
  Set init value: \main_soclinux_cpu_time_cmp_storage = 64'1111111111111111111111111111111111111111111111111111111111111111
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:72$1990'.
  Set init value: \main_soclinux_cpu_time_status = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:45$1988'.
  Set init value: \main_soclinux_cpu_interrupt0 = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:43$1987'.
  Set init value: \main_soclinux_soccontroller_bus_errors = 0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:37$1986'.
  Set init value: \main_soclinux_soccontroller_scratch_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:36$1985'.
  Set init value: \main_soclinux_soccontroller_scratch_storage = 305419896
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:35$1984'.
  Set init value: \main_soclinux_soccontroller_reset_re = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:34$1983'.
  Set init value: \main_soclinux_soccontroller_reset_storage = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1550$2491'.
  Set init value: \builder_inferedsdrtristate15_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1546$2490'.
  Set init value: \builder_inferedsdrtristate14_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1542$2489'.
  Set init value: \builder_inferedsdrtristate13_oe = 1'0
Found init rule in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1538$2488'.
  Set init value: \builder_inferedsdrtristate12_oe = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$230'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
     1/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$201_EN[3:0]$205
     2/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$201_DATA[3:0]$204
     3/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$201_ADDR[3:0]$203
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$169'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
     1/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$145_EN[3:0]$150
     2/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$145_DATA[3:0]$149
     3/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$145_ADDR[3:0]$148
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
     1/12: $0\decodeStage_hit_error[0:0]
     2/12: $0\decodeStage_hit_valid[0:0]
     3/12: $0\decodeStage_mmuRsp_refilling[0:0]
     4/12: $0\decodeStage_mmuRsp_exception[0:0]
     5/12: $0\decodeStage_mmuRsp_allowExecute[0:0]
     6/12: $0\decodeStage_mmuRsp_allowWrite[0:0]
     7/12: $0\decodeStage_mmuRsp_allowRead[0:0]
     8/12: $0\decodeStage_mmuRsp_isIoAccess[0:0]
     9/12: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    10/12: $0\io_cpu_fetch_data_regNextWhen[31:0]
    11/12: $0\lineLoader_flushCounter[7:0]
    12/12: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:226$3860'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:210$3855'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:201$3853'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:193$3852'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:186$3851'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:180$3849'.
     1/1: $0\_zz_11_[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:174$3845'.
     1/3: $0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848
     2/3: $0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_DATA[31:0]$3847
     3/3: $0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_ADDR[9:0]$3846
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:168$3843'.
     1/1: $0\_zz_10_[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:162$3839'.
     1/3: $0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842
     2/3: $0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_DATA[21:0]$3841
     3/3: $0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_ADDR[6:0]$3840
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
     1/10: $0\stageB_mmuRsp_physicalAddress[31:0] [31:12]
     2/10: $0\stageB_mmuRsp_physicalAddress[31:0] [11:5]
     3/10: $0\stageB_mmuRsp_physicalAddress[31:0] [4:0]
     4/10: $0\loader_error[0:0]
     5/10: $0\loader_waysAllocator[0:0]
     6/10: $0\loader_valid[0:0]
     7/10: $0\stageB_memCmdSent[0:0]
     8/10: $0\stageB_lrsc_reserved[0:0]
     9/10: $0\stageB_flusher_valid[0:0]
    10/10: $0\loader_counter_value[2:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
     1/30: $0\stageB_amo_resultRegValid[0:0]
     2/30: $0\stageB_colisions[0:0]
     3/30: $0\stageB_mask[3:0]
     4/30: $0\stageB_waysHits[0:0]
     5/30: $0\stageB_dataReadRsp_0[31:0]
     6/30: $0\stageB_tagsReadRsp_0_address[19:0]
     7/30: $0\stageB_tagsReadRsp_0_error[0:0]
     8/30: $0\stageB_tagsReadRsp_0_valid[0:0]
     9/30: $0\stageB_mmuRsp_refilling[0:0]
    10/30: $0\stageB_mmuRsp_exception[0:0]
    11/30: $0\stageB_mmuRsp_allowExecute[0:0]
    12/30: $0\stageB_mmuRsp_allowWrite[0:0]
    13/30: $0\stageB_mmuRsp_allowRead[0:0]
    14/30: $0\stageB_mmuRsp_isIoAccess[0:0]
    15/30: $0\stageB_request_amoCtrl_alu[2:0]
    16/30: $0\stageB_request_amoCtrl_swap[0:0]
    17/30: $0\stageB_isAmo[0:0]
    18/30: $0\stageB_request_isLrsc[0:0]
    19/30: $0\stageB_request_size[1:0]
    20/30: $0\stageB_request_data[31:0]
    21/30: $0\stageB_request_wr[0:0]
    22/30: $0\stage0_colisions_regNextWhen[0:0]
    23/30: $0\stageA_mask[3:0]
    24/30: $0\stageA_request_amoCtrl_alu[2:0]
    25/30: $0\stageA_request_amoCtrl_swap[0:0]
    26/30: $0\stageA_request_isAmo[0:0]
    27/30: $0\stageA_request_isLrsc[0:0]
    28/30: $0\stageA_request_size[1:0]
    29/30: $0\stageA_request_data[31:0]
    30/30: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1052$3797'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1042$3794'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1030$3792'.
     1/2: $2\io_cpu_writeBack_data[31:0]
     2/2: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1017$3789'.
     1/3: $3\io_mem_cmd_payload_wr[0:0]
     2/3: $2\io_mem_cmd_payload_wr[0:0]
     3/3: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1002$3788'.
     1/3: $3\io_mem_cmd_payload_last[0:0]
     2/3: $2\io_mem_cmd_payload_last[0:0]
     3/3: $1\io_mem_cmd_payload_last[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:987$3787'.
     1/3: $3\io_mem_cmd_payload_length[2:0]
     2/3: $2\io_mem_cmd_payload_length[2:0]
     3/3: $1\io_mem_cmd_payload_length[2:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:972$3786'.
     1/3: $3\io_mem_cmd_payload_address[31:0]
     2/3: $2\io_mem_cmd_payload_address[31:0]
     3/3: $1\io_mem_cmd_payload_address[31:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:936$3783'.
     1/11: $11\io_mem_cmd_valid[0:0]
     2/11: $10\io_mem_cmd_valid[0:0]
     3/11: $9\io_mem_cmd_valid[0:0]
     4/11: $8\io_mem_cmd_valid[0:0]
     5/11: $7\io_mem_cmd_valid[0:0]
     6/11: $6\io_mem_cmd_valid[0:0]
     7/11: $5\io_mem_cmd_valid[0:0]
     8/11: $4\io_mem_cmd_valid[0:0]
     9/11: $3\io_mem_cmd_valid[0:0]
    10/11: $2\io_mem_cmd_valid[0:0]
    11/11: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:924$3762'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:905$3759'.
     1/6: $6\io_cpu_redo[0:0]
     2/6: $5\io_cpu_redo[0:0]
     3/6: $4\io_cpu_redo[0:0]
     4/6: $3\io_cpu_redo[0:0]
     5/6: $2\io_cpu_redo[0:0]
     6/6: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:885$3754'.
     1/1: $1\stageB_amo_result[31:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:873$3747'.
     1/1: $1\stageB_requestDataBypass[31:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:866$3746'.
     1/1: $1\io_cpu_flush_ready[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:832$3742'.
     1/11: $11\io_cpu_writeBack_haltIt[0:0]
     2/11: $10\io_cpu_writeBack_haltIt[0:0]
     3/11: $9\io_cpu_writeBack_haltIt[0:0]
     4/11: $8\io_cpu_writeBack_haltIt[0:0]
     5/11: $7\io_cpu_writeBack_haltIt[0:0]
     6/11: $6\io_cpu_writeBack_haltIt[0:0]
     7/11: $5\io_cpu_writeBack_haltIt[0:0]
     8/11: $4\io_cpu_writeBack_haltIt[0:0]
     9/11: $3\io_cpu_writeBack_haltIt[0:0]
    10/11: $2\io_cpu_writeBack_haltIt[0:0]
    11/11: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:816$3739'.
     1/5: $5\stageB_loaderValid[0:0]
     2/5: $4\stageB_loaderValid[0:0]
     3/5: $3\stageB_loaderValid[0:0]
     4/5: $2\stageB_loaderValid[0:0]
     5/5: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:806$3736'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:782$3717'.
     1/1: $1\_zz_6_[3:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:768$3715'.
     1/4: $4\dataWriteCmd_payload_mask[3:0]
     2/4: $3\dataWriteCmd_payload_mask[3:0]
     3/4: $2\dataWriteCmd_payload_mask[3:0]
     4/4: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:754$3713'.
     1/4: $4\dataWriteCmd_payload_data[31:0]
     2/4: $3\dataWriteCmd_payload_data[31:0]
     3/4: $2\dataWriteCmd_payload_data[31:0]
     4/4: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:740$3711'.
     1/4: $4\dataWriteCmd_payload_address[9:0]
     2/4: $3\dataWriteCmd_payload_address[9:0]
     3/4: $2\dataWriteCmd_payload_address[9:0]
     4/4: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:726$3709'.
     1/4: $4\dataWriteCmd_payload_way[0:0]
     2/4: $3\dataWriteCmd_payload_way[0:0]
     3/4: $2\dataWriteCmd_payload_way[0:0]
     4/4: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:699$3706'.
     1/9: $9\dataWriteCmd_valid[0:0]
     2/9: $8\dataWriteCmd_valid[0:0]
     3/9: $7\dataWriteCmd_valid[0:0]
     4/9: $6\dataWriteCmd_valid[0:0]
     5/9: $5\dataWriteCmd_valid[0:0]
     6/9: $4\dataWriteCmd_valid[0:0]
     7/9: $3\dataWriteCmd_valid[0:0]
     8/9: $2\dataWriteCmd_valid[0:0]
     9/9: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:692$3705'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:685$3703'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:675$3702'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:665$3701'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:655$3700'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:642$3699'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:635$3698'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:628$3697'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:621$3696'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:614$3695'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:599$3689'.
     1/1: $1\_zz_2_[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:592$3687'.
     1/1: $1\_zz_1_[0:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
     1/4: $0\_zz_41_[7:0]
     2/4: $0\_zz_40_[7:0]
     3/4: $0\_zz_39_[7:0]
     4/4: $0\_zz_38_[7:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
     1/12: $0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668
     2/12: $0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_DATA[7:0]$3667
     3/12: $0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_ADDR[9:0]$3666
     4/12: $0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671
     5/12: $0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_DATA[7:0]$3670
     6/12: $0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_ADDR[9:0]$3669
     7/12: $0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674
     8/12: $0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_DATA[7:0]$3673
     9/12: $0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_ADDR[9:0]$3672
    10/12: $0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677
    11/12: $0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_DATA[7:0]$3676
    12/12: $0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_ADDR[9:0]$3675
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:565$3664'.
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:559$3662'.
     1/1: $0\_zz_10_[21:0]
Creating decoders for process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:553$3658'.
     1/3: $0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661
     2/3: $0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_DATA[21:0]$3660
     3/3: $0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_ADDR[6:0]$3659
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2485$3615'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2484$3614'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
     1/204: $0\memory_DivPlugin_rs1[32:0] [32]
     2/204: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/204: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/204: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
     5/204: $0\decode_to_execute_RS1[31:0]
     6/204: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
     7/204: $0\memory_to_writeBack_IS_MUL[0:0]
     8/204: $0\execute_to_memory_IS_MUL[0:0]
     9/204: $0\decode_to_execute_IS_MUL[0:0]
    10/204: $0\execute_to_memory_IS_DIV[0:0]
    11/204: $0\decode_to_execute_IS_DIV[0:0]
    12/204: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    13/204: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    14/204: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    15/204: $0\decode_to_execute_BRANCH_CTRL[1:0]
    16/204: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    17/204: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    18/204: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    19/204: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    20/204: $0\decode_to_execute_MEMORY_LRSC[0:0]
    21/204: $0\execute_to_memory_MUL_LH[33:0]
    22/204: $0\memory_to_writeBack_MEMORY_WR[0:0]
    23/204: $0\execute_to_memory_MEMORY_WR[0:0]
    24/204: $0\decode_to_execute_MEMORY_WR[0:0]
    25/204: $0\memory_to_writeBack_PC[31:0]
    26/204: $0\execute_to_memory_PC[31:0]
    27/204: $0\decode_to_execute_PC[31:0]
    28/204: $0\execute_to_memory_SHIFT_CTRL[1:0]
    29/204: $0\decode_to_execute_SHIFT_CTRL[1:0]
    30/204: $0\decode_to_execute_ALU_CTRL[1:0]
    31/204: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    32/204: $0\execute_to_memory_BRANCH_DO[0:0]
    33/204: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    34/204: $0\memory_to_writeBack_IS_SFENCE_VMA[0:0]
    35/204: $0\execute_to_memory_IS_SFENCE_VMA[0:0]
    36/204: $0\decode_to_execute_IS_SFENCE_VMA[0:0]
    37/204: $0\memory_to_writeBack_MUL_HH[33:0]
    38/204: $0\execute_to_memory_MUL_HH[33:0]
    39/204: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    40/204: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    41/204: $0\decode_to_execute_SRC1_CTRL[1:0]
    42/204: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    43/204: $0\execute_to_memory_MUL_HL[33:0]
    44/204: $0\decode_to_execute_MEMORY_AMO[0:0]
    45/204: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/204: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    47/204: $0\decode_to_execute_RS2[31:0]
    48/204: $0\execute_to_memory_MUL_LL[31:0]
    49/204: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    50/204: $0\decode_to_execute_SRC2_CTRL[1:0]
    51/204: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    52/204: $0\execute_to_memory_BRANCH_CALC[31:0]
    53/204: $0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0]
    54/204: $0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0]
    55/204: $0\execute_to_memory_INSTRUCTION[31:0]
    56/204: $0\decode_to_execute_INSTRUCTION[31:0]
    57/204: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    58/204: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    59/204: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    60/204: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    61/204: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    62/204: $0\memory_to_writeBack_ENV_CTRL[1:0]
    63/204: $0\execute_to_memory_ENV_CTRL[1:0]
    64/204: $0\decode_to_execute_ENV_CTRL[1:0]
    65/204: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    66/204: $0\decode_to_execute_IS_CSR[0:0]
    67/204: $0\memory_to_writeBack_MUL_LOW[51:0]
    68/204: $0\memory_DivPlugin_div_result[31:0]
    69/204: $0\memory_DivPlugin_div_done[0:0]
    70/204: $0\memory_DivPlugin_div_needRevert[0:0]
    71/204: $0\memory_DivPlugin_rs1[32:0] [31:0]
    72/204: $0\memory_DivPlugin_rs2[31:0]
    73/204: $0\CsrPlugin_mip_MSIP[0:0]
    74/204: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/204: $0\CsrPlugin_interrupt_code[3:0]
    76/204: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/204: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/204: $0\CsrPlugin_sepc[31:0]
    79/204: $0\CsrPlugin_stval[31:0]
    80/204: $0\CsrPlugin_scause_exceptionCode[3:0]
    81/204: $0\CsrPlugin_scause_interrupt[0:0]
    82/204: $0\CsrPlugin_sscratch[31:0]
    83/204: $0\CsrPlugin_stvec_base[29:0]
    84/204: $0\CsrPlugin_stvec_mode[1:0]
    85/204: $0\CsrPlugin_minstret[63:0]
    86/204: $0\CsrPlugin_mtval[31:0]
    87/204: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/204: $0\CsrPlugin_mcause_interrupt[0:0]
    89/204: $0\CsrPlugin_mscratch[31:0]
    90/204: $0\CsrPlugin_mepc[31:0]
    91/204: $0\CsrPlugin_mtvec_base[29:0]
    92/204: $0\CsrPlugin_mtvec_mode[1:0]
    93/204: $0\_zz_187_[31:0]
    94/204: $0\_zz_186_[4:0]
    95/204: $0\MmuPlugin_shared_pteBuffer_PPN1[11:0]
    96/204: $0\MmuPlugin_shared_pteBuffer_PPN0[9:0]
    97/204: $0\MmuPlugin_shared_pteBuffer_RSW[1:0]
    98/204: $0\MmuPlugin_shared_pteBuffer_D[0:0]
    99/204: $0\MmuPlugin_shared_pteBuffer_A[0:0]
   100/204: $0\MmuPlugin_shared_pteBuffer_G[0:0]
   101/204: $0\MmuPlugin_shared_pteBuffer_U[0:0]
   102/204: $0\MmuPlugin_shared_pteBuffer_X[0:0]
   103/204: $0\MmuPlugin_shared_pteBuffer_W[0:0]
   104/204: $0\MmuPlugin_shared_pteBuffer_R[0:0]
   105/204: $0\MmuPlugin_shared_pteBuffer_V[0:0]
   106/204: $0\MmuPlugin_shared_portId[0:0]
   107/204: $0\MmuPlugin_shared_vpn_1[9:0]
   108/204: $0\MmuPlugin_shared_vpn_0[9:0]
   109/204: $0\MmuPlugin_ports_1_cache_3_allowUser[0:0]
   110/204: $0\MmuPlugin_ports_1_cache_3_allowExecute[0:0]
   111/204: $0\MmuPlugin_ports_1_cache_3_allowWrite[0:0]
   112/204: $0\MmuPlugin_ports_1_cache_3_allowRead[0:0]
   113/204: $0\MmuPlugin_ports_1_cache_3_physicalAddress_1[9:0]
   114/204: $0\MmuPlugin_ports_1_cache_3_physicalAddress_0[9:0]
   115/204: $0\MmuPlugin_ports_1_cache_3_virtualAddress_1[9:0]
   116/204: $0\MmuPlugin_ports_1_cache_3_virtualAddress_0[9:0]
   117/204: $0\MmuPlugin_ports_1_cache_3_superPage[0:0]
   118/204: $0\MmuPlugin_ports_1_cache_3_exception[0:0]
   119/204: $0\MmuPlugin_ports_1_cache_2_allowUser[0:0]
   120/204: $0\MmuPlugin_ports_1_cache_2_allowExecute[0:0]
   121/204: $0\MmuPlugin_ports_1_cache_2_allowWrite[0:0]
   122/204: $0\MmuPlugin_ports_1_cache_2_allowRead[0:0]
   123/204: $0\MmuPlugin_ports_1_cache_2_physicalAddress_1[9:0]
   124/204: $0\MmuPlugin_ports_1_cache_2_physicalAddress_0[9:0]
   125/204: $0\MmuPlugin_ports_1_cache_2_virtualAddress_1[9:0]
   126/204: $0\MmuPlugin_ports_1_cache_2_virtualAddress_0[9:0]
   127/204: $0\MmuPlugin_ports_1_cache_2_superPage[0:0]
   128/204: $0\MmuPlugin_ports_1_cache_2_exception[0:0]
   129/204: $0\MmuPlugin_ports_1_cache_1_allowUser[0:0]
   130/204: $0\MmuPlugin_ports_1_cache_1_allowExecute[0:0]
   131/204: $0\MmuPlugin_ports_1_cache_1_allowWrite[0:0]
   132/204: $0\MmuPlugin_ports_1_cache_1_allowRead[0:0]
   133/204: $0\MmuPlugin_ports_1_cache_1_physicalAddress_1[9:0]
   134/204: $0\MmuPlugin_ports_1_cache_1_physicalAddress_0[9:0]
   135/204: $0\MmuPlugin_ports_1_cache_1_virtualAddress_1[9:0]
   136/204: $0\MmuPlugin_ports_1_cache_1_virtualAddress_0[9:0]
   137/204: $0\MmuPlugin_ports_1_cache_1_superPage[0:0]
   138/204: $0\MmuPlugin_ports_1_cache_1_exception[0:0]
   139/204: $0\MmuPlugin_ports_1_cache_0_allowUser[0:0]
   140/204: $0\MmuPlugin_ports_1_cache_0_allowExecute[0:0]
   141/204: $0\MmuPlugin_ports_1_cache_0_allowWrite[0:0]
   142/204: $0\MmuPlugin_ports_1_cache_0_allowRead[0:0]
   143/204: $0\MmuPlugin_ports_1_cache_0_physicalAddress_1[9:0]
   144/204: $0\MmuPlugin_ports_1_cache_0_physicalAddress_0[9:0]
   145/204: $0\MmuPlugin_ports_1_cache_0_virtualAddress_1[9:0]
   146/204: $0\MmuPlugin_ports_1_cache_0_virtualAddress_0[9:0]
   147/204: $0\MmuPlugin_ports_1_cache_0_superPage[0:0]
   148/204: $0\MmuPlugin_ports_1_cache_0_exception[0:0]
   149/204: $0\MmuPlugin_ports_0_cache_3_allowUser[0:0]
   150/204: $0\MmuPlugin_ports_0_cache_3_allowExecute[0:0]
   151/204: $0\MmuPlugin_ports_0_cache_3_allowWrite[0:0]
   152/204: $0\MmuPlugin_ports_0_cache_3_allowRead[0:0]
   153/204: $0\MmuPlugin_ports_0_cache_3_physicalAddress_1[9:0]
   154/204: $0\MmuPlugin_ports_0_cache_3_physicalAddress_0[9:0]
   155/204: $0\MmuPlugin_ports_0_cache_3_virtualAddress_1[9:0]
   156/204: $0\MmuPlugin_ports_0_cache_3_virtualAddress_0[9:0]
   157/204: $0\MmuPlugin_ports_0_cache_3_superPage[0:0]
   158/204: $0\MmuPlugin_ports_0_cache_3_exception[0:0]
   159/204: $0\MmuPlugin_ports_0_cache_2_allowUser[0:0]
   160/204: $0\MmuPlugin_ports_0_cache_2_allowExecute[0:0]
   161/204: $0\MmuPlugin_ports_0_cache_2_allowWrite[0:0]
   162/204: $0\MmuPlugin_ports_0_cache_2_allowRead[0:0]
   163/204: $0\MmuPlugin_ports_0_cache_2_physicalAddress_1[9:0]
   164/204: $0\MmuPlugin_ports_0_cache_2_physicalAddress_0[9:0]
   165/204: $0\MmuPlugin_ports_0_cache_2_virtualAddress_1[9:0]
   166/204: $0\MmuPlugin_ports_0_cache_2_virtualAddress_0[9:0]
   167/204: $0\MmuPlugin_ports_0_cache_2_superPage[0:0]
   168/204: $0\MmuPlugin_ports_0_cache_2_exception[0:0]
   169/204: $0\MmuPlugin_ports_0_cache_1_allowUser[0:0]
   170/204: $0\MmuPlugin_ports_0_cache_1_allowExecute[0:0]
   171/204: $0\MmuPlugin_ports_0_cache_1_allowWrite[0:0]
   172/204: $0\MmuPlugin_ports_0_cache_1_allowRead[0:0]
   173/204: $0\MmuPlugin_ports_0_cache_1_physicalAddress_1[9:0]
   174/204: $0\MmuPlugin_ports_0_cache_1_physicalAddress_0[9:0]
   175/204: $0\MmuPlugin_ports_0_cache_1_virtualAddress_1[9:0]
   176/204: $0\MmuPlugin_ports_0_cache_1_virtualAddress_0[9:0]
   177/204: $0\MmuPlugin_ports_0_cache_1_superPage[0:0]
   178/204: $0\MmuPlugin_ports_0_cache_1_exception[0:0]
   179/204: $0\MmuPlugin_ports_0_cache_0_allowUser[0:0]
   180/204: $0\MmuPlugin_ports_0_cache_0_allowExecute[0:0]
   181/204: $0\MmuPlugin_ports_0_cache_0_allowWrite[0:0]
   182/204: $0\MmuPlugin_ports_0_cache_0_allowRead[0:0]
   183/204: $0\MmuPlugin_ports_0_cache_0_physicalAddress_1[9:0]
   184/204: $0\MmuPlugin_ports_0_cache_0_physicalAddress_0[9:0]
   185/204: $0\MmuPlugin_ports_0_cache_0_virtualAddress_1[9:0]
   186/204: $0\MmuPlugin_ports_0_cache_0_virtualAddress_0[9:0]
   187/204: $0\MmuPlugin_ports_0_cache_0_superPage[0:0]
   188/204: $0\MmuPlugin_ports_0_cache_0_exception[0:0]
   189/204: $0\MmuPlugin_satp_ppn[19:0]
   190/204: $0\_zz_145_[0:0]
   191/204: $0\_zz_144_[2:0]
   192/204: $0\_zz_143_[3:0]
   193/204: $0\_zz_142_[31:0]
   194/204: $0\_zz_141_[31:0]
   195/204: $0\_zz_140_[0:0]
   196/204: $0\_zz_138_[0:0]
   197/204: $0\_zz_137_[2:0]
   198/204: $0\_zz_136_[3:0]
   199/204: $0\_zz_135_[31:0]
   200/204: $0\_zz_134_[31:0]
   201/204: $0\_zz_133_[0:0]
   202/204: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   203/204: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   204/204: $0\_zz_119_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
     1/85: $0\_zz_238_[0:0]
     2/85: $0\_zz_231_[0:0]
     3/85: $0\memory_DivPlugin_div_counter_value[5:0]
     4/85: $0\execute_CsrPlugin_wfiWake[0:0]
     5/85: $0\CsrPlugin_hadException[0:0]
     6/85: $0\CsrPlugin_lastStageWasWfi[0:0]
     7/85: $0\CsrPlugin_interrupt_valid[0:0]
     8/85: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     9/85: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
    10/85: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    11/85: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    12/85: $0\_zz_185_[0:0]
    13/85: $0\_zz_172_[0:0]
    14/85: $0\MmuPlugin_ports_1_entryToReplace_value[1:0]
    15/85: $0\MmuPlugin_ports_0_entryToReplace_value[1:0]
    16/85: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    17/85: $0\_zz_232_[2:0]
    18/85: $0\_zz_230_[2:0]
    19/85: $0\memory_to_writeBack_IS_DBUS_SHARING[0:0]
    20/85: $0\execute_to_memory_IS_DBUS_SHARING[0:0]
    21/85: $0\memory_to_writeBack_INSTRUCTION[31:0]
    22/85: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    23/85: $0\_zz_228_[31:0]
    24/85: $0\_zz_226_[31:0]
    25/85: $0\CsrPlugin_sie_SSIE[0:0]
    26/85: $0\CsrPlugin_sie_STIE[0:0]
    27/85: $0\CsrPlugin_sie_SEIE[0:0]
    28/85: $0\CsrPlugin_sip_SSIP[0:0]
    29/85: $0\CsrPlugin_sip_STIP[0:0]
    30/85: $0\CsrPlugin_sip_SEIP_SOFT[0:0]
    31/85: $0\CsrPlugin_sstatus_SPP[0:0]
    32/85: $0\CsrPlugin_sstatus_SPIE[0:0]
    33/85: $0\CsrPlugin_sstatus_SIE[0:0]
    34/85: $0\CsrPlugin_mideleg_SS[0:0]
    35/85: $0\CsrPlugin_mideleg_SE[0:0]
    36/85: $0\CsrPlugin_mideleg_ST[0:0]
    37/85: $0\CsrPlugin_medeleg_SPF[0:0]
    38/85: $0\CsrPlugin_medeleg_LPF[0:0]
    39/85: $0\CsrPlugin_medeleg_IPF[0:0]
    40/85: $0\CsrPlugin_medeleg_ES[0:0]
    41/85: $0\CsrPlugin_medeleg_EU[0:0]
    42/85: $0\CsrPlugin_medeleg_SAF[0:0]
    43/85: $0\CsrPlugin_medeleg_SAM[0:0]
    44/85: $0\CsrPlugin_medeleg_LAF[0:0]
    45/85: $0\CsrPlugin_medeleg_LAM[0:0]
    46/85: $0\CsrPlugin_medeleg_II[0:0]
    47/85: $0\CsrPlugin_medeleg_IAF[0:0]
    48/85: $0\CsrPlugin_medeleg_IAM[0:0]
    49/85: $0\CsrPlugin_mie_MSIE[0:0]
    50/85: $0\CsrPlugin_mie_MTIE[0:0]
    51/85: $0\CsrPlugin_mie_MEIE[0:0]
    52/85: $0\CsrPlugin_mstatus_MPP[1:0]
    53/85: $0\CsrPlugin_mstatus_MPIE[0:0]
    54/85: $0\CsrPlugin_mstatus_MIE[0:0]
    55/85: $0\_zz_210_[1:0]
    56/85: $0\MmuPlugin_shared_state_1_[2:0]
    57/85: $0\MmuPlugin_ports_1_cache_3_valid[0:0]
    58/85: $0\MmuPlugin_ports_1_cache_2_valid[0:0]
    59/85: $0\MmuPlugin_ports_1_cache_1_valid[0:0]
    60/85: $0\MmuPlugin_ports_1_cache_0_valid[0:0]
    61/85: $0\MmuPlugin_ports_0_cache_3_valid[0:0]
    62/85: $0\MmuPlugin_ports_0_cache_2_valid[0:0]
    63/85: $0\MmuPlugin_ports_0_cache_1_valid[0:0]
    64/85: $0\MmuPlugin_ports_0_cache_0_valid[0:0]
    65/85: $0\MmuPlugin_satp_mode[0:0]
    66/85: $0\MmuPlugin_status_mprv[0:0]
    67/85: $0\MmuPlugin_status_mxr[0:0]
    68/85: $0\MmuPlugin_status_sum[0:0]
    69/85: $0\DBusCachedPlugin_rspCounter[31:0]
    70/85: $0\_zz_139_[0:0]
    71/85: $0\_zz_132_[0:0]
    72/85: $0\IBusCachedPlugin_rspCounter[31:0]
    73/85: $0\IBusCachedPlugin_injector_decodeRemoved[0:0]
    74/85: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    75/85: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    76/85: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    77/85: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    78/85: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    79/85: $0\_zz_118_[0:0]
    80/85: $0\_zz_116_[0:0]
    81/85: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    82/85: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    83/85: $0\writeBack_arbitration_isValid[0:0]
    84/85: $0\memory_arbitration_isValid[0:0]
    85/85: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6677$3408'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6670$3407'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6608$3346'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6591$3338'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6582$3335'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6573$3334'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6547$3325'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6533$3324'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6519$3319'.
     1/1: $1\execute_CsrPlugin_writeData[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6505$3318'.
     1/1: $1\execute_CsrPlugin_readToWriteData[9:9]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6381$3305'.
     1/20: $1\execute_CsrPlugin_readData[31:0] [31]
     2/20: $1\execute_CsrPlugin_readData[31:0] [25:20]
     3/20: $1\execute_CsrPlugin_readData[31:0] [11]
     4/20: $1\execute_CsrPlugin_readData[31:0] [7]
     5/20: $1\execute_CsrPlugin_readData[31:0] [16:13]
     6/20: $1\execute_CsrPlugin_readData[31:0] [0]
     7/20: $1\execute_CsrPlugin_readData[31:0] [4]
     8/20: $1\execute_CsrPlugin_readData[31:0] [9]
     9/20: $1\execute_CsrPlugin_readData[31:0] [8]
    10/20: $1\execute_CsrPlugin_readData[31:0] [2]
    11/20: $1\execute_CsrPlugin_readData[31:0] [12]
    12/20: $1\execute_CsrPlugin_readData[31:0] [3]
    13/20: $1\execute_CsrPlugin_readData[31:0] [6]
    14/20: $1\execute_CsrPlugin_readData[31:0] [17]
    15/20: $1\execute_CsrPlugin_readData[31:0] [1]
    16/20: $1\execute_CsrPlugin_readData[31:0] [10]
    17/20: $1\execute_CsrPlugin_readData[31:0] [19]
    18/20: $1\execute_CsrPlugin_readData[31:0] [5]
    19/20: $1\execute_CsrPlugin_readData[31:0] [18]
    20/20: $1\execute_CsrPlugin_readData[31:0] [30:26]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6360$3304'.
     1/3: $3\CsrPlugin_selfException_payload_code[3:0]
     2/3: $2\CsrPlugin_selfException_payload_code[3:0]
     3/3: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6350$3303'.
     1/2: $2\CsrPlugin_selfException_valid[0:0]
     2/2: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6341$3299'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6219$3294'.
     1/15: $15\execute_CsrPlugin_illegalAccess[0:0]
     2/15: $14\execute_CsrPlugin_illegalAccess[0:0]
     3/15: $13\execute_CsrPlugin_illegalAccess[0:0]
     4/15: $12\execute_CsrPlugin_illegalAccess[0:0]
     5/15: $11\execute_CsrPlugin_illegalAccess[0:0]
     6/15: $10\execute_CsrPlugin_illegalAccess[0:0]
     7/15: $9\execute_CsrPlugin_illegalAccess[0:0]
     8/15: $8\execute_CsrPlugin_illegalAccess[0:0]
     9/15: $7\execute_CsrPlugin_illegalAccess[0:0]
    10/15: $6\execute_CsrPlugin_illegalAccess[0:0]
    11/15: $5\execute_CsrPlugin_illegalAccess[0:0]
    12/15: $4\execute_CsrPlugin_illegalAccess[0:0]
    13/15: $3\execute_CsrPlugin_illegalAccess[0:0]
    14/15: $2\execute_CsrPlugin_illegalAccess[0:0]
    15/15: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6211$3292'.
     1/1: $1\execute_CsrPlugin_inWfi[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6194$3282'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6180$3281'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6173$3280'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6166$3279'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6155$3272'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6140$3270'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6130$3269'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6120$3268'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6110$3267'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6039$3240'.
     1/13: $13\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     2/13: $12\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     3/13: $11\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     4/13: $10\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     5/13: $9\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     6/13: $8\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     7/13: $7\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     8/13: $6\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
     9/13: $5\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
    10/13: $4\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
    11/13: $3\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
    12/13: $2\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
    13/13: $1\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6023$3232'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5993$3226'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5978$3225'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5963$3222'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5940$3221'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5928$3220'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5912$3215'.
     1/1: $1\_zz_203_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5890$3214'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5875$3213'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5851$3212'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5832$3211'.
     1/1: $1\_zz_196_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5820$3204'.
     1/3: $3\_zz_195_[0:0]
     2/3: $2\_zz_195_[0:0]
     3/3: $1\_zz_195_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5782$3194'.
     1/10: $10\_zz_183_[0:0]
     2/10: $9\_zz_183_[0:0]
     3/10: $8\_zz_183_[0:0]
     4/10: $7\_zz_183_[0:0]
     5/10: $6\_zz_183_[0:0]
     6/10: $5\_zz_183_[0:0]
     7/10: $4\_zz_183_[0:0]
     8/10: $3\_zz_183_[0:0]
     9/10: $2\_zz_183_[0:0]
    10/10: $1\_zz_183_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5754$3192'.
     1/10: $10\_zz_182_[0:0]
     2/10: $9\_zz_182_[0:0]
     3/10: $8\_zz_182_[0:0]
     4/10: $7\_zz_182_[0:0]
     5/10: $6\_zz_182_[0:0]
     6/10: $5\_zz_182_[0:0]
     7/10: $4\_zz_182_[0:0]
     8/10: $3\_zz_182_[0:0]
     9/10: $2\_zz_182_[0:0]
    10/10: $1\_zz_182_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5719$3191'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5682$3188'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5670$3184'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5652$3183'.
     1/1: $1\_zz_179_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5629$3182'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5605$3181'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5586$3180'.
     1/1: $1\_zz_174_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5570$3177'.
     1/1: $1\_zz_173_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5556$3173'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5547$3171'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5474$3133'.
     1/1: $1\MmuPlugin_dBusAccess_cmd_payload_address[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5454$3132'.
     1/1: $1\MmuPlugin_dBusAccess_cmd_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5432$3119'.
     1/1: $1\IBusCachedPlugin_mmuBus_rsp_refilling[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5424$3108'.
     1/1: $1\IBusCachedPlugin_mmuBus_rsp_exception[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5416$3107'.
     1/1: $1\IBusCachedPlugin_mmuBus_rsp_allowExecute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5408$3106'.
     1/1: $1\IBusCachedPlugin_mmuBus_rsp_allowWrite[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5400$3103'.
     1/1: $1\IBusCachedPlugin_mmuBus_rsp_allowRead[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5392$3101'.
     1/1: $1\IBusCachedPlugin_mmuBus_rsp_physicalAddress[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5382$3093'.
     1/2: $2\MmuPlugin_ports_1_requireMmuLockup[0:0]
     2/2: $1\MmuPlugin_ports_1_requireMmuLockup[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5375$3091'.
     1/1: $1\MmuPlugin_ports_1_entryToReplace_valueNext[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5363$3088'.
     1/2: $2\MmuPlugin_ports_1_entryToReplace_willIncrement[0:0]
     2/2: $1\MmuPlugin_ports_1_entryToReplace_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5335$3058'.
     1/1: $1\DBusCachedPlugin_mmuBus_rsp_refilling[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5327$3047'.
     1/1: $1\DBusCachedPlugin_mmuBus_rsp_exception[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5319$3046'.
     1/1: $1\DBusCachedPlugin_mmuBus_rsp_allowExecute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5311$3045'.
     1/1: $1\DBusCachedPlugin_mmuBus_rsp_allowWrite[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5303$3042'.
     1/1: $1\DBusCachedPlugin_mmuBus_rsp_allowRead[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5295$3040'.
     1/1: $1\DBusCachedPlugin_mmuBus_rsp_physicalAddress[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5283$3029'.
     1/3: $3\MmuPlugin_ports_0_requireMmuLockup[0:0]
     2/3: $2\MmuPlugin_ports_0_requireMmuLockup[0:0]
     3/3: $1\MmuPlugin_ports_0_requireMmuLockup[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5276$3027'.
     1/1: $1\MmuPlugin_ports_0_entryToReplace_valueNext[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5264$3024'.
     1/2: $2\MmuPlugin_ports_0_entryToReplace_willIncrement[0:0]
     2/2: $1\MmuPlugin_ports_0_entryToReplace_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5231$2993'.
     1/2: $2\DBusCachedPlugin_forceDatapath[0:0]
     2/2: $1\DBusCachedPlugin_forceDatapath[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5220$2991'.
     1/3: $3\MmuPlugin_dBusAccess_cmd_ready[0:0]
     2/3: $2\MmuPlugin_dBusAccess_cmd_ready[0:0]
     3/3: $1\MmuPlugin_dBusAccess_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5206$2990'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5186$2989'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5157$2986'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5139$2983'.
     1/2: $1\writeBack_DBusCachedPlugin_rspShifted[15:0] [15:8]
     2/2: $1\writeBack_DBusCachedPlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5124$2981'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5105$2980'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5095$2979'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5086$2976'.
     1/1: $1\_zz_260_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5078$2973'.
     1/1: $1\_zz_259_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5071$2972'.
     1/1: $1\DBusCachedPlugin_mmuBus_cmd_bypassTranslation[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5061$2970'.
     1/1: $1\_zz_257_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5049$2969'.
     1/2: $2\_zz_254_[0:0]
     2/2: $1\_zz_254_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5037$2968'.
     1/3: $3\_zz_253_[0:0]
     2/3: $2\_zz_253_[0:0]
     3/3: $1\_zz_253_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5027$2966'.
     1/2: $2\_zz_252_[1:0]
     2/2: $1\_zz_252_[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5018$2965'.
     1/2: $2\_zz_251_[31:0]
     2/2: $1\_zz_251_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5004$2964'.
     1/1: $1\_zz_147_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4995$2963'.
     1/2: $2\_zz_250_[0:0]
     2/2: $1\_zz_250_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4986$2962'.
     1/2: $2\_zz_249_[31:0]
     2/2: $1\_zz_249_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4975$2960'.
     1/3: $3\_zz_248_[0:0]
     2/3: $2\_zz_248_[0:0]
     3/3: $1\_zz_248_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4928$2947'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4918$2946'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4908$2943'.
     1/2: $2\_zz_247_[0:0]
     2/2: $1\_zz_247_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4895$2942'.
     1/3: $3\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/3: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     3/3: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4879$2931'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4855$2927'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4840$2926'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4827$2924'.
     1/1: $1\_zz_126_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4805$2923'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4790$2922'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4782$2917'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4760$2916'.
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4743$2910'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4723$2899'.
     1/1: $1\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4712$2895'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4701$2891'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4686$2887'.
     1/1: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4679$2886'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4672$2885'.
     1/1: $1\IBusCachedPlugin_fetchPc_corrected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4642$2879'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4632$2878'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4625$2876'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4615$2873'.
     1/2: $2\IBusCachedPlugin_fetcherflushIt[0:0]
     2/2: $1\IBusCachedPlugin_fetcherflushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4602$2871'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4582$2870'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4575$2869'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4565$2868'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4557$2867'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4547$2866'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4536$2865'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4526$2864'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4519$2863'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4508$2862'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4487$2856'.
     1/6: $6\execute_arbitration_haltItself[0:0]
     2/6: $5\execute_arbitration_haltItself[0:0]
     3/6: $4\execute_arbitration_haltItself[0:0]
     4/6: $3\execute_arbitration_haltItself[0:0]
     5/6: $2\execute_arbitration_haltItself[0:0]
     6/6: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4477$2855'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4466$2854'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4450$2843'.
     1/4: $4\decode_arbitration_haltByOther[0:0]
     2/4: $3\decode_arbitration_haltByOther[0:0]
     3/4: $2\decode_arbitration_haltByOther[0:0]
     4/4: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4443$2840'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4430$2839'.
     1/2: $2\_zz_101_[31:0]
     2/2: $1\_zz_101_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4423$2838'.
     1/1: $1\_zz_100_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4414$2837'.
     1/1: $1\_zz_97_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4407$2836'.
     1/1: $1\_zz_96_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4400$2835'.
     1/1: $1\_zz_95_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4393$2834'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4360$2831'.
     1/3: $3\_zz_93_[31:0]
     2/3: $2\_zz_93_[31:0]
     3/3: $1\_zz_93_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4348$2829'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4340$2828'.
     1/1: $1\_zz_61_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4303$2827'.
     1/3: $3\_zz_43_[31:0]
     2/3: $2\_zz_43_[31:0]
     3/3: $1\_zz_43_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4272$2825'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4242$2823'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4226$2822'.
     1/2: $2\_zz_42_[31:0]
     2/2: $1\_zz_42_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
     1/11: $1\_zz_289_[0:0]
     2/11: $1\_zz_288_[0:0]
     3/11: $1\_zz_287_[0:0]
     4/11: $1\_zz_286_[0:0]
     5/11: $1\_zz_285_[9:0]
     6/11: $1\_zz_284_[9:0]
     7/11: $1\_zz_283_[9:0]
     8/11: $1\_zz_282_[9:0]
     9/11: $1\_zz_281_[0:0]
    10/11: $1\_zz_280_[0:0]
    11/11: $1\_zz_279_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
     1/11: $1\_zz_278_[0:0]
     2/11: $1\_zz_277_[0:0]
     3/11: $1\_zz_276_[0:0]
     4/11: $1\_zz_275_[0:0]
     5/11: $1\_zz_274_[9:0]
     6/11: $1\_zz_273_[9:0]
     7/11: $1\_zz_272_[9:0]
     8/11: $1\_zz_271_[9:0]
     9/11: $1\_zz_270_[0:0]
    10/11: $1\_zz_269_[0:0]
    11/11: $1\_zz_268_[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3313$2819'.
     1/1: $1\_zz_267_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3204$2817'.
     1/1: $0\_zz_266_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3198$2815'.
     1/1: $0\_zz_265_[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3192$2811'.
     1/3: $0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814
     2/3: $0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_DATA[31:0]$2813
     3/3: $0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_ADDR[4:0]$2812
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1534$2487'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1530$2486'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1526$2485'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1522$2484'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1518$2483'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1514$2482'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1510$2481'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1506$2480'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1502$2479'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1498$2478'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1494$2477'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1490$2476'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1485$2475'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1484$2474'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1483$2473'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1482$2472'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1481$2471'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1480$2470'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1479$2469'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1478$2468'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1477$2467'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1476$2466'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1475$2465'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1474$2464'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1473$2463'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1472$2462'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1471$2461'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1470$2460'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1469$2459'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1468$2458'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1467$2457'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1466$2456'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1465$2455'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1464$2454'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1463$2453'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1462$2452'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1461$2451'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1460$2450'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1459$2449'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1458$2448'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1457$2447'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1456$2446'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1455$2445'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1454$2444'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1453$2443'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1452$2442'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1451$2441'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1450$2440'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1449$2439'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1448$2438'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1447$2437'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1446$2436'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1445$2435'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1444$2434'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1443$2433'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1442$2432'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1441$2431'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1440$2430'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1439$2429'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1438$2428'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1437$2427'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1436$2426'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1435$2425'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1434$2424'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1433$2423'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1432$2422'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1431$2421'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1430$2420'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1408$2419'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1383$2418'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1318$2417'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1277$2416'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1236$2415'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1227$2414'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1223$2413'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1219$2412'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1178$2411'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1109$2410'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1105$2409'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1102$2408'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1101$2407'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1100$2406'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1099$2405'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1093$2404'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1089$2403'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1086$2402'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1082$2401'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1078$2400'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1074$2399'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1073$2398'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1072$2397'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1071$2396'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1070$2395'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1069$2394'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1068$2393'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1067$2392'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1066$2391'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1065$2390'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1064$2389'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1063$2388'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1062$2387'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1061$2386'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1060$2385'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1059$2384'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1058$2383'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1057$2382'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1056$2381'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1055$2380'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1054$2379'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1053$2378'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1040$2377'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1039$2376'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1038$2375'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1037$2374'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1036$2373'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1035$2372'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1034$2371'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1033$2370'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1032$2369'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1031$2368'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1030$2367'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1029$2366'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1028$2365'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1027$2364'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1026$2363'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1025$2362'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1024$2361'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1021$2360'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1020$2359'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1019$2358'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1018$2357'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1017$2356'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1016$2355'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1015$2354'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1014$2353'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1013$2352'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1012$2351'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1007$2350'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1006$2349'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1001$2348'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1000$2347'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:998$2346'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:994$2345'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:992$2344'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:991$2343'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:988$2342'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:985$2341'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:984$2340'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:983$2339'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:982$2338'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:978$2337'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:977$2336'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:971$2335'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:969$2334'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:968$2333'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:967$2332'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:966$2331'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:965$2330'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:957$2329'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:940$2328'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:938$2327'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:933$2326'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:916$2325'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:908$2324'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:907$2323'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:901$2322'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:898$2321'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:897$2320'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:896$2319'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:891$2318'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:888$2317'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:887$2316'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:886$2315'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:885$2314'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:882$2313'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:880$2312'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:879$2311'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:874$2310'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:870$2309'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:866$2308'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:862$2307'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:861$2306'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:852$2305'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:851$2304'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:849$2303'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:847$2302'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:845$2301'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:844$2300'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:842$2299'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:839$2298'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:838$2297'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:836$2296'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:835$2295'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:833$2294'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:831$2293'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:830$2292'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:828$2291'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:827$2290'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:826$2289'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:825$2288'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:824$2287'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:822$2286'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:820$2285'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:816$2284'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:815$2283'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:814$2282'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:811$2281'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:809$2280'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:807$2279'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:806$2278'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:804$2277'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:802$2276'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:798$2275'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:797$2274'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:796$2273'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:793$2272'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:791$2271'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:790$2270'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:789$2269'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:788$2268'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:785$2267'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:784$2266'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:782$2265'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:781$2264'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:779$2263'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:778$2262'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:776$2261'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:775$2260'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:774$2259'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:772$2258'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:771$2257'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:770$2256'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:769$2255'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:768$2254'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:767$2253'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:765$2252'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:744$2251'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:743$2250'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:742$2249'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:741$2248'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:740$2247'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:725$2246'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:724$2245'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:721$2244'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:720$2243'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:719$2242'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:718$2241'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:717$2240'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:716$2239'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:715$2238'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:713$2237'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:712$2236'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:711$2235'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:710$2234'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:708$2233'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:707$2232'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:701$2231'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:700$2230'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:698$2229'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:697$2228'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:695$2227'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:694$2226'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:692$2225'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:691$2224'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:690$2223'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:688$2222'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:687$2221'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:686$2220'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:685$2219'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:684$2218'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:683$2217'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:681$2216'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:660$2215'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:659$2214'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:658$2213'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:657$2212'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:656$2211'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:641$2210'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:640$2209'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:637$2208'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:636$2207'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:635$2206'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:634$2205'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:633$2204'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:632$2203'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:631$2202'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:629$2201'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:628$2200'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:627$2199'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:626$2198'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:624$2197'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:623$2196'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:617$2195'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:616$2194'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:614$2193'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:613$2192'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:611$2191'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:610$2190'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:608$2189'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:607$2188'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:606$2187'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:604$2186'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:603$2185'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:602$2184'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:601$2183'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:600$2182'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:599$2181'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:597$2180'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:576$2179'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:575$2178'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:574$2177'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:573$2176'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:572$2175'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:557$2174'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:556$2173'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:553$2172'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:552$2171'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:551$2170'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:550$2169'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:549$2168'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:548$2167'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:547$2166'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:545$2165'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:544$2164'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:543$2163'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:542$2162'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:540$2161'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:539$2160'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:533$2159'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:532$2158'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:530$2157'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:529$2156'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:527$2155'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:526$2154'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:524$2153'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:523$2152'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:522$2151'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:520$2150'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:519$2149'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:518$2148'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:517$2147'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:516$2146'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:515$2145'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:513$2144'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:492$2143'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:491$2142'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:490$2141'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:489$2140'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:488$2139'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:473$2138'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:472$2137'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:469$2136'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:468$2135'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:467$2134'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:466$2133'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:465$2132'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:464$2131'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:463$2130'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:461$2129'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:460$2128'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:459$2127'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:458$2126'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:456$2125'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:455$2124'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:449$2123'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:448$2122'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:447$2121'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:444$2120'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:443$2119'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:442$2118'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:440$2117'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:434$2116'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:433$2115'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:432$2114'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:431$2113'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:430$2112'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:429$2111'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:428$2110'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:427$2109'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:426$2108'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:425$2107'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:422$2106'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:420$2105'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:418$2104'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:414$2103'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:413$2102'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:412$2101'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:411$2100'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:410$2099'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:409$2098'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:407$2097'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:406$2096'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:375$2095'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:374$2094'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:373$2093'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:372$2092'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:371$2091'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:370$2090'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:369$2089'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:368$2088'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:364$2087'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:363$2086'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:362$2085'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:361$2084'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:354$2083'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:353$2082'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:352$2081'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:351$2080'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:350$2079'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:349$2078'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:348$2077'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:347$2076'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:346$2075'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:345$2074'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:344$2073'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:343$2072'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:342$2071'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:341$2070'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:340$2069'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:339$2068'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:324$2067'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:323$2066'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:318$2065'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:314$2064'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:313$2063'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:312$2062'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:311$2061'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:308$2060'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:307$2059'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:282$2058'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:281$2057'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:280$2056'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:271$2055'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:270$2054'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:268$2053'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:263$2052'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:262$2051'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:261$2050'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:260$2049'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:259$2048'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:258$2047'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:257$2046'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:256$2045'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:255$2044'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:254$2043'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:239$2042'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:238$2041'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:237$2040'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:236$2039'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:235$2038'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:228$2037'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:202$2036'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:201$2035'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:200$2034'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:199$2033'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:198$2032'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:191$2031'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:183$2030'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:182$2029'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:163$2028'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:162$2027'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:161$2026'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:157$2025'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:153$2024'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:152$2023'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:150$2022'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:148$2021'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:147$2020'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:145$2019'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:132$2018'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:131$2017'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:130$2016'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:129$2015'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:127$2014'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:126$2013'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:125$2012'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:124$2011'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:123$2010'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:121$2009'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:120$2008'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:119$2007'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:118$2006'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:117$2005'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:116$2004'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:112$2003'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:110$2002'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:109$2001'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:107$2000'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:104$1999'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:100$1998'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:91$1997'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:87$1996'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:80$1995'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:79$1994'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:78$1993'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:76$1992'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:75$1991'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:72$1990'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:71$1989'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:45$1988'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:43$1987'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:37$1986'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:36$1985'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:35$1984'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:34$1983'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
     1/3: $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930
     2/3: $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_DATA[7:0]$1929
     3/3: $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_ADDR[8:0]$1928
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
     1/3: $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925
     2/3: $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_DATA[7:0]$1924
     3/3: $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_ADDR[8:0]$1923
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
     1/3: $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920
     2/3: $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_DATA[7:0]$1919
     3/3: $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_ADDR[8:0]$1918
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
     1/3: $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915
     2/3: $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_DATA[7:0]$1914
     3/3: $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_ADDR[8:0]$1913
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
     1/3: $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910
     2/3: $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_DATA[7:0]$1909
     3/3: $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_ADDR[8:0]$1908
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
     1/3: $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905
     2/3: $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_DATA[7:0]$1904
     3/3: $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_ADDR[8:0]$1903
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
     1/3: $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900
     2/3: $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_DATA[7:0]$1899
     3/3: $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_ADDR[8:0]$1898
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
     1/3: $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895
     2/3: $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_DATA[7:0]$1894
     3/3: $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_ADDR[8:0]$1893
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
     1/3: $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890
     2/3: $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_DATA[7:0]$1889
     3/3: $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_ADDR[8:0]$1888
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
     1/3: $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885
     2/3: $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_DATA[7:0]$1884
     3/3: $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_ADDR[8:0]$1883
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
     1/3: $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880
     2/3: $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_DATA[7:0]$1879
     3/3: $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_ADDR[8:0]$1878
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
     1/3: $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875
     2/3: $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_DATA[7:0]$1874
     3/3: $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_ADDR[8:0]$1873
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
     1/3: $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870
     2/3: $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_DATA[7:0]$1869
     3/3: $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_ADDR[8:0]$1868
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
     1/3: $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865
     2/3: $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_DATA[7:0]$1864
     3/3: $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_ADDR[8:0]$1863
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
     1/3: $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860
     2/3: $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_DATA[7:0]$1859
     3/3: $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_ADDR[8:0]$1858
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
     1/3: $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855
     2/3: $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_DATA[7:0]$1854
     3/3: $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_ADDR[8:0]$1853
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
     1/3: $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849
     2/3: $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_DATA[23:0]$1848
     3/3: $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_ADDR[8:0]$1847
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1550$2491'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
     1/3: $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842
     2/3: $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_DATA[24:0]$1841
     3/3: $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_ADDR[2:0]$1840
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1546$2490'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
     1/3: $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835
     2/3: $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_DATA[24:0]$1834
     3/3: $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_ADDR[2:0]$1833
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1542$2489'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
     1/3: $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828
     2/3: $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_DATA[24:0]$1827
     3/3: $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_ADDR[2:0]$1826
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1538$2488'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
     1/3: $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821
     2/3: $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_DATA[24:0]$1820
     3/3: $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_ADDR[2:0]$1819
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5826$1816'.
     1/1: $0\memdat_4[9:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
     1/3: $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814
     2/3: $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_DATA[9:0]$1813
     3/3: $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_ADDR[3:0]$1812
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5809$1809'.
     1/1: $0\memdat_2[9:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
     1/3: $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807
     2/3: $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_DATA[9:0]$1806
     3/3: $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_ADDR[3:0]$1805
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5790$1802'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
     1/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791
     2/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_DATA[31:0]$1790
     3/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_ADDR[10:0]$1789
     4/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794
     5/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_DATA[31:0]$1793
     6/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_ADDR[10:0]$1792
     7/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797
     8/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_DATA[31:0]$1796
     9/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_ADDR[10:0]$1795
    10/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800
    11/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_DATA[31:0]$1799
    12/12: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_ADDR[10:0]$1798
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5758$1786'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
     1/257: $0\soclinux_storage[15:0] [15:8]
     2/257: $0\main_soclinux_rx_clkphase[31:0]
     3/257: $0\main_soclinux_tx_clkphase[31:0]
     4/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [63:56]
     5/257: $0\main_soclinux_storage[31:0] [15:8]
     6/257: $0\main_soclinux_storage[31:0] [23:16]
     7/257: $0\main_soclinux_timer_load_storage[31:0] [31:24]
     8/257: $0\main_soclinux_timer_reload_storage[31:0] [15:8]
     9/257: $0\main_soclinux_timer_reload_storage[31:0] [23:16]
    10/257: $0\main_soclinux_rx_clken[0:0]
    11/257: $0\main_soclinux_timer_load_storage[31:0] [15:8]
    12/257: $0\main_soclinux_timer_load_storage[31:0] [23:16]
    13/257: $0\soclinux_control_storage[15:0] [15:8]
    14/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:112]
    15/257: $0\main_sdram_wrdata_storage[15:0] [7:0]
    16/257: $0\main_sdram_address_storage[12:0] [7:0]
    17/257: $0\main_soclinux_storage[31:0] [7:0]
    18/257: $0\main_soclinux_soccontroller_scratch_storage[31:0] [15:8]
    19/257: $0\main_soclinux_soccontroller_scratch_storage[31:0] [23:16]
    20/257: $0\main_soclinux_soccontroller_scratch_storage[31:0] [31:24]
    21/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [15:8]
    22/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [23:16]
    23/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [31:24]
    24/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [39:32]
    25/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [47:40]
    26/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [55:48]
    27/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:80]
    28/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [79:64]
    29/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:48]
    30/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [47:32]
    31/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:16]
    32/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [15:0]
    33/257: $0\main_soclinux_timer_reload_storage[31:0] [31:24]
    34/257: $0\main_soclinux_timer_value[31:0]
    35/257: $0\main_soclinux_tx_clken[0:0]
    36/257: $0\main_soclinux_storage[31:0] [31:24]
    37/257: $0\main_soclinux_re[0:0]
    38/257: $0\builder_csr_bankarray_interface7_bank_bus_dat_r[7:0]
    39/257: $0\main_soclinux_uart_eventmanager_re[0:0]
    40/257: $0\builder_csr_bankarray_interface6_bank_bus_dat_r[7:0]
    41/257: $0\main_soclinux_timer_eventmanager_re[0:0]
    42/257: $0\main_soclinux_timer_update_value_re[0:0]
    43/257: $0\main_soclinux_timer_en_re[0:0]
    44/257: $0\main_soclinux_timer_reload_re[0:0]
    45/257: $0\main_soclinux_timer_load_re[0:0]
    46/257: $0\builder_csr_bankarray_interface5_bank_bus_dat_r[7:0]
    47/257: $0\soclinux_re[0:0]
    48/257: $0\soclinux_loopback_re[0:0]
    49/257: $0\soclinux_cs_re[0:0]
    50/257: $0\soclinux_mosi_re[0:0]
    51/257: $0\soclinux_control_re[0:0]
    52/257: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[7:0]
    53/257: $0\main_sdram_wrdata_re[0:0]
    54/257: $0\main_sdram_baddress_re[0:0]
    55/257: $0\main_sdram_address_re[0:0]
    56/257: $0\main_sdram_command_re[0:0]
    57/257: $0\main_sdram_re[0:0]
    58/257: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[7:0]
    59/257: $0\main_re[0:0]
    60/257: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[7:0]
    61/257: $0\builder_csr_bankarray_sel_r[0:0]
    62/257: $0\main_soclinux_soccontroller_scratch_re[0:0]
    63/257: $0\main_soclinux_soccontroller_reset_re[0:0]
    64/257: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[7:0]
    65/257: $0\main_soclinux_cpu_time_cmp_re[0:0]
    66/257: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[7:0]
    67/257: $0\builder_slave_sel_r[3:0]
    68/257: $0\builder_state[1:0]
    69/257: $0\builder_spimaster_state[1:0]
    70/257: $0\spisdcard_cs_n[0:0]
    71/257: $0\soclinux_clk_divider1[15:0]
    72/257: $0\builder_litedramwishbone2native_state[0:0]
    73/257: $0\builder_fullmemorywe_state[1:0]
    74/257: $0\builder_new_master_rdata_valid3[0:0]
    75/257: $0\builder_new_master_rdata_valid2[0:0]
    76/257: $0\builder_new_master_rdata_valid1[0:0]
    77/257: $0\builder_new_master_rdata_valid0[0:0]
    78/257: $0\builder_new_master_wdata_ready[0:0]
    79/257: $0\builder_multiplexer_state[2:0]
    80/257: $0\main_sdram_dfi_p0_wrdata_en[0:0]
    81/257: $0\main_sdram_dfi_p0_rddata_en[0:0]
    82/257: $0\main_sdram_dfi_p0_we_n[0:0]
    83/257: $0\main_sdram_dfi_p0_ras_n[0:0]
    84/257: $0\main_sdram_dfi_p0_cas_n[0:0]
    85/257: $0\main_sdram_dfi_p0_address[12:0]
    86/257: $0\main_sdram_dfi_p0_bank[1:0]
    87/257: $0\main_sdram_dfi_p0_cs_n[0:0]
    88/257: $0\builder_bankmachine3_state[2:0]
    89/257: $0\builder_bankmachine2_state[2:0]
    90/257: $0\builder_bankmachine1_state[2:0]
    91/257: $0\builder_bankmachine0_state[2:0]
    92/257: $0\builder_refresher_state[1:0]
    93/257: $0\main_sdram_sequencer_done1[0:0]
    94/257: $0\main_sdram_cmd_payload_we[0:0]
    95/257: $0\main_sdram_cmd_payload_ras[0:0]
    96/257: $0\main_sdram_cmd_payload_cas[0:0]
    97/257: $0\main_sdram_cmd_payload_ba[1:0]
    98/257: $0\main_sdram_cmd_payload_a[12:0]
    99/257: $0\main_sdram_postponer_req_o[0:0]
   100/257: $0\main_dfi_p0_rddata_valid[0:0]
   101/257: $0\main_rddata_en[2:0]
   102/257: $0\main_soclinux_timer_zero_old_trigger[0:0]
   103/257: $0\main_soclinux_uart_rx_old_trigger[0:0]
   104/257: $0\main_soclinux_uart_tx_old_trigger[0:0]
   105/257: $0\main_soclinux_rx_r[0:0]
   106/257: $0\main_soclinux_source_valid[0:0]
   107/257: $0\main_soclinux_sink_ready[0:0]
   108/257: $0\main_soclinux_ram_bus_ram_bus_ack[0:0]
   109/257: $0\main_soclinux_soclinux_ram_bus_ack[0:0]
   110/257: $0\main_soclinux_cpu_time[63:0]
   111/257: $0\builder_count[19:0]
   112/257: $0\builder_grant[0:0]
   113/257: $0\builder_soclinux_dat_w[7:0]
   114/257: $0\builder_soclinux_we[0:0]
   115/257: $0\builder_soclinux_adr[13:0]
   116/257: $0\soclinux_control_storage[15:0] [7:0]
   117/257: $0\soclinux_miso_data[7:0]
   118/257: $0\soclinux_mosi_sel[2:0]
   119/257: $0\soclinux_mosi_data[7:0]
   120/257: $0\soclinux_count[2:0]
   121/257: $0\soclinux_loopback_storage[0:0]
   122/257: $0\soclinux_cs_storage[0:0]
   123/257: $0\soclinux_mosi_storage[7:0]
   124/257: $0\main_sdram_wrdata_storage[15:0] [15:8]
   125/257: $0\soclinux_miso[7:0]
   126/257: $0\main_count[21:0]
   127/257: $0\main_mode[0:0]
   128/257: $0\main_chaser[7:0]
   129/257: $0\main_storage[7:0]
   130/257: $0\main_wishbone_bridge_wdata_consumed[0:0]
   131/257: $0\main_wishbone_bridge_cmd_consumed[0:0]
   132/257: $0\main_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   133/257: $0\main_wishbone_bridge_rdata_converter_converter_demux[2:0]
   134/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[3:0]
   135/257: $0\main_sdram_timer_count1[8:0]
   136/257: $0\main_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   137/257: $0\main_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   138/257: $0\main_wishbone_bridge_wdata_converter_converter_mux[2:0]
   139/257: $0\main_wishbone_bridge_count[2:0]
   140/257: $0\main_sdram_time1[3:0]
   141/257: $0\main_sdram_time0[4:0]
   142/257: $0\main_sdram_twtrcon_count[2:0]
   143/257: $0\main_sdram_twtrcon_ready[0:0]
   144/257: $0\main_sdram_tccdcon_count[0:0]
   145/257: $0\main_sdram_tccdcon_ready[0:0]
   146/257: $0\main_sdram_trrdcon_count[0:0]
   147/257: $0\main_sdram_trrdcon_ready[0:0]
   148/257: $0\main_sdram_choose_req_grant[1:0]
   149/257: $0\main_sdram_choose_cmd_grant[1:0]
   150/257: $0\main_sdram_bankmachine3_trascon_count[1:0]
   151/257: $0\main_sdram_bankmachine3_trascon_ready[0:0]
   152/257: $0\main_sdram_bankmachine3_trccon_count[1:0]
   153/257: $0\main_sdram_bankmachine3_trccon_ready[0:0]
   154/257: $0\main_sdram_bankmachine3_twtpcon_count[1:0]
   155/257: $0\main_sdram_bankmachine3_twtpcon_ready[0:0]
   156/257: $0\main_sdram_bankmachine3_row_opened[0:0]
   157/257: $0\main_sdram_bankmachine3_row[12:0]
   158/257: $0\main_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:0]
   159/257: $0\main_sdram_bankmachine3_cmd_buffer_source_payload_we[0:0]
   160/257: $0\main_sdram_bankmachine3_cmd_buffer_source_last[0:0]
   161/257: $0\main_sdram_bankmachine3_cmd_buffer_source_first[0:0]
   162/257: $0\main_sdram_bankmachine3_cmd_buffer_source_valid[0:0]
   163/257: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0]
   164/257: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0]
   165/257: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0]
   166/257: $0\main_sdram_bankmachine2_trascon_count[1:0]
   167/257: $0\main_sdram_bankmachine2_trascon_ready[0:0]
   168/257: $0\main_sdram_bankmachine2_trccon_count[1:0]
   169/257: $0\main_sdram_bankmachine2_trccon_ready[0:0]
   170/257: $0\main_sdram_bankmachine2_twtpcon_count[1:0]
   171/257: $0\main_sdram_bankmachine2_twtpcon_ready[0:0]
   172/257: $0\main_sdram_bankmachine2_row_opened[0:0]
   173/257: $0\main_sdram_bankmachine2_row[12:0]
   174/257: $0\main_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:0]
   175/257: $0\main_sdram_bankmachine2_cmd_buffer_source_payload_we[0:0]
   176/257: $0\main_sdram_bankmachine2_cmd_buffer_source_last[0:0]
   177/257: $0\main_sdram_bankmachine2_cmd_buffer_source_first[0:0]
   178/257: $0\main_sdram_bankmachine2_cmd_buffer_source_valid[0:0]
   179/257: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0]
   180/257: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0]
   181/257: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0]
   182/257: $0\main_sdram_bankmachine1_trascon_count[1:0]
   183/257: $0\main_sdram_bankmachine1_trascon_ready[0:0]
   184/257: $0\main_sdram_bankmachine1_trccon_count[1:0]
   185/257: $0\main_sdram_bankmachine1_trccon_ready[0:0]
   186/257: $0\main_sdram_bankmachine1_twtpcon_count[1:0]
   187/257: $0\main_sdram_bankmachine1_twtpcon_ready[0:0]
   188/257: $0\main_sdram_bankmachine1_row_opened[0:0]
   189/257: $0\main_sdram_bankmachine1_row[12:0]
   190/257: $0\main_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:0]
   191/257: $0\main_sdram_bankmachine1_cmd_buffer_source_payload_we[0:0]
   192/257: $0\main_sdram_bankmachine1_cmd_buffer_source_last[0:0]
   193/257: $0\main_sdram_bankmachine1_cmd_buffer_source_first[0:0]
   194/257: $0\main_sdram_bankmachine1_cmd_buffer_source_valid[0:0]
   195/257: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0]
   196/257: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0]
   197/257: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0]
   198/257: $0\main_sdram_bankmachine0_trascon_count[1:0]
   199/257: $0\main_sdram_bankmachine0_trascon_ready[0:0]
   200/257: $0\main_sdram_bankmachine0_trccon_count[1:0]
   201/257: $0\main_sdram_bankmachine0_trccon_ready[0:0]
   202/257: $0\main_sdram_bankmachine0_twtpcon_count[1:0]
   203/257: $0\main_sdram_bankmachine0_twtpcon_ready[0:0]
   204/257: $0\main_sdram_bankmachine0_row_opened[0:0]
   205/257: $0\main_sdram_bankmachine0_row[12:0]
   206/257: $0\main_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:0]
   207/257: $0\main_sdram_bankmachine0_cmd_buffer_source_payload_we[0:0]
   208/257: $0\main_sdram_bankmachine0_cmd_buffer_source_last[0:0]
   209/257: $0\main_sdram_bankmachine0_cmd_buffer_source_first[0:0]
   210/257: $0\main_sdram_bankmachine0_cmd_buffer_source_valid[0:0]
   211/257: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0]
   212/257: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0]
   213/257: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0]
   214/257: $0\main_sdram_sequencer_count[0:0]
   215/257: $0\main_sdram_sequencer_counter[2:0]
   216/257: $0\main_sdram_postponer_count[0:0]
   217/257: $0\main_sdram_rddata_status[15:0]
   218/257: $0\main_sdram_address_storage[12:0] [12:8]
   219/257: $0\main_sdram_baddress_storage[1:0]
   220/257: $0\main_soclinux_soccontroller_scratch_storage[31:0] [7:0]
   221/257: $0\main_sdram_command_storage[5:0]
   222/257: $0\main_sdram_storage[3:0]
   223/257: $0\main_soclinux_timer_eventmanager_storage[0:0]
   224/257: $0\main_soclinux_timer_zero_pending[0:0]
   225/257: $0\main_soclinux_timer_value_status[31:0]
   226/257: $0\main_soclinux_timer_update_value_storage[0:0]
   227/257: $0\main_soclinux_timer_en_storage[0:0]
   228/257: $0\main_soclinux_timer_load_storage[31:0] [7:0]
   229/257: $0\soclinux_storage[15:0] [7:0]
   230/257: $0\main_soclinux_uart_rx_fifo_consume[3:0]
   231/257: $0\main_soclinux_uart_rx_fifo_produce[3:0]
   232/257: $0\main_soclinux_uart_rx_fifo_level0[4:0]
   233/257: $0\main_soclinux_uart_rx_fifo_readable[0:0]
   234/257: $0\main_soclinux_uart_tx_fifo_consume[3:0]
   235/257: $0\main_soclinux_uart_tx_fifo_produce[3:0]
   236/257: $0\main_soclinux_uart_tx_fifo_level0[4:0]
   237/257: $0\main_soclinux_uart_tx_fifo_readable[0:0]
   238/257: $0\main_soclinux_uart_eventmanager_storage[1:0]
   239/257: $0\main_soclinux_uart_rx_pending[0:0]
   240/257: $0\main_soclinux_uart_tx_pending[0:0]
   241/257: $0\main_soclinux_rx_busy[0:0]
   242/257: $0\main_soclinux_rx_bitcount[3:0]
   243/257: $0\main_soclinux_rx_reg[7:0]
   244/257: $0\main_soclinux_source_payload_data[7:0]
   245/257: $0\main_soclinux_tx_busy[0:0]
   246/257: $0\main_soclinux_tx_bitcount[3:0]
   247/257: $0\main_soclinux_tx_reg[7:0]
   248/257: $0\main_soclinux_timer_reload_storage[31:0] [7:0]
   249/257: $0\main_soclinux_cpu_time_cmp[63:0]
   250/257: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [111:96]
   251/257: $0\main_soclinux_cpu_time_status[63:0]
   252/257: $0\main_soclinux_soccontroller_bus_errors[31:0]
   253/257: $0\main_soclinux_cpu_time_cmp_storage[63:0] [7:0]
   254/257: $0\main_soclinux_soccontroller_reset_storage[0:0]
   255/257: $0\spisdcard_mosi[0:0]
   256/257: $0\spisdcard_clk[0:0]
   257/257: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4177$1559'.
     1/1: $0\builder_sync_f_array_muxed[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4160$1552'.
     1/1: $0\builder_sync_rhs_array_muxed6[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4143$1545'.
     1/1: $0\builder_sync_rhs_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4126$1538'.
     1/1: $0\builder_sync_rhs_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4109$1531'.
     1/1: $0\builder_sync_rhs_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4092$1524'.
     1/1: $0\builder_sync_rhs_array_muxed2[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523'.
     1/1: $0\builder_sync_rhs_array_muxed1[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522'.
     1/1: $0\builder_sync_rhs_array_muxed0[1:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521'.
     1/1: $0\builder_comb_rhs_array_muxed31[1:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520'.
     1/1: $0\builder_comb_rhs_array_muxed30[2:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4025$1519'.
     1/1: $0\builder_comb_rhs_array_muxed29[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4014$1518'.
     1/1: $0\builder_comb_rhs_array_muxed28[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4003$1517'.
     1/1: $0\builder_comb_rhs_array_muxed27[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516'.
     1/1: $0\builder_comb_rhs_array_muxed26[3:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515'.
     1/1: $0\builder_comb_rhs_array_muxed25[31:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514'.
     1/1: $0\builder_comb_rhs_array_muxed24[29:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3962$1500'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3954$1499'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3938$1484'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3930$1483'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3914$1468'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3906$1467'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3890$1452'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3882$1451'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3857$1449'.
     1/1: $0\builder_comb_t_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3840$1448'.
     1/1: $0\builder_comb_t_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3823$1447'.
     1/1: $0\builder_comb_t_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3806$1446'.
     1/1: $0\builder_comb_rhs_array_muxed11[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3789$1445'.
     1/1: $0\builder_comb_rhs_array_muxed10[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3772$1444'.
     1/1: $0\builder_comb_rhs_array_muxed9[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443'.
     1/1: $0\builder_comb_rhs_array_muxed8[1:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442'.
     1/1: $0\builder_comb_rhs_array_muxed7[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3721$1441'.
     1/1: $0\builder_comb_rhs_array_muxed6[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3704$1440'.
     1/1: $0\builder_comb_t_array_muxed2[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3687$1439'.
     1/1: $0\builder_comb_t_array_muxed1[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3670$1438'.
     1/1: $0\builder_comb_t_array_muxed0[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3653$1437'.
     1/1: $0\builder_comb_rhs_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3636$1436'.
     1/1: $0\builder_comb_rhs_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3619$1435'.
     1/1: $0\builder_comb_rhs_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434'.
     1/1: $0\builder_comb_rhs_array_muxed2[1:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433'.
     1/1: $0\builder_comb_rhs_array_muxed1[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3568$1432'.
     1/1: $0\builder_comb_rhs_array_muxed0[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3390$1217'.
     1/1: $0\soclinux_start1[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
     1/9: $0\builder_next_state[1:0]
     2/9: $0\builder_soclinux_we_next_value_ce2[0:0]
     3/9: $0\builder_soclinux_we_next_value2[0:0]
     4/9: $0\builder_soclinux_adr_next_value_ce1[0:0]
     5/9: $0\builder_soclinux_wishbone_ack[0:0]
     6/9: $0\builder_soclinux_adr_next_value1[13:0]
     7/9: $0\builder_soclinux_wishbone_dat_r[31:0]
     8/9: $0\builder_soclinux_dat_w_next_value_ce0[0:0]
     9/9: $0\builder_soclinux_dat_w_next_value0[7:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
     1/9: $0\builder_spimaster_next_state[1:0]
     2/9: $0\soclinux_miso_latch[0:0]
     3/9: $0\soclinux_mosi_latch[0:0]
     4/9: $0\soclinux_done0[0:0]
     5/9: $0\soclinux_cs_enable[0:0]
     6/9: $0\soclinux_clk_enable[0:0]
     7/9: $0\soclinux_count_spimaster_next_value_ce[0:0]
     8/9: $0\soclinux_count_spimaster_next_value[2:0]
     9/9: $0\soclinux_irq[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
     1/1: { $0\user_led7[0:0] $0\user_led6[0:0] $0\user_led5[0:0] $0\user_led4[0:0] $0\user_led3[0:0] $0\user_led2[0:0] $0\user_led1[0:0] $0\user_led0[0:0] }
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832'.
     1/1: $0\main_wishbone_bridge_wdata_converter_converter_source_payload_data[17:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
     1/7: $0\builder_litedramwishbone2native_next_state[0:0]
     2/7: $0\main_wishbone_bridge_count_litedramwishbone2native_next_value_ce[0:0]
     3/7: $0\main_port_cmd_valid[0:0]
     4/7: $0\main_wishbone_bridge_count_litedramwishbone2native_next_value[2:0]
     5/7: $0\main_port_cmd_payload_addr[23:0]
     6/7: $0\main_port_cmd_payload_we[0:0]
     7/7: $0\main_wishbone_bridge_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
     1/10: $0\builder_fullmemorywe_next_state[1:0]
     2/10: $0\main_tag_di_dirty[0:0]
     3/10: $0\main_wb_sdram_ack[0:0]
     4/10: $0\main_interface_we[0:0]
     5/10: $0\main_tag_port_we[0:0]
     6/10: $0\main_interface_stb[0:0]
     7/10: $0\main_interface_cyc[0:0]
     8/10: $0\main_write_from_slave[0:0]
     9/10: $0\main_word_inc[0:0]
    10/10: $0\main_word_clr[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794'.
     1/1: $0\main_wb_sdram_dat_r[31:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782'.
     1/2: $0\main_data_port_dat_w[127:0]
     2/2: $0\main_data_port_we[15:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781'.
     1/2: $0\main_sdram_interface_wdata_we[1:0]
     2/2: $0\main_sdram_interface_wdata[15:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
     1/8: $0\builder_multiplexer_next_state[2:0]
     2/8: $0\main_sdram_cmd_ready[0:0]
     3/8: $0\main_sdram_choose_req_want_writes[0:0]
     4/8: $0\main_sdram_choose_req_want_reads[0:0]
     5/8: $0\main_sdram_en0[0:0]
     6/8: $0\main_sdram_en1[0:0]
     7/8: $0\main_sdram_steerer_sel[1:0]
     8/8: $0\main_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2603$625'.
     1/1: $0\main_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2594$618'.
     1/1: $0\main_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2585$611'.
     1/1: $0\main_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2576$604'.
     1/1: $0\main_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2570$603'.
     1/1: $0\main_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2564$602'.
     1/1: $0\main_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2558$601'.
     1/1: $0\main_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2537$545'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2531$544'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2525$543'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
     1/14: $0\builder_bankmachine3_next_state[2:0]
     2/14: $0\main_sdram_bankmachine3_cmd_payload_is_write[0:0]
     3/14: $0\main_sdram_bankmachine3_cmd_payload_is_read[0:0]
     4/14: $0\main_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
     5/14: $0\main_sdram_bankmachine3_cmd_payload_we[0:0]
     6/14: $0\main_sdram_bankmachine3_cmd_payload_ras[0:0]
     7/14: $0\main_sdram_bankmachine3_cmd_payload_cas[0:0]
     8/14: $0\main_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     9/14: $0\main_sdram_bankmachine3_row_close[0:0]
    10/14: $0\main_sdram_bankmachine3_row_open[0:0]
    11/14: $0\main_sdram_bankmachine3_cmd_valid[0:0]
    12/14: $0\main_sdram_bankmachine3_refresh_gnt[0:0]
    13/14: $0\main_sdram_bankmachine3_req_rdata_valid[0:0]
    14/14: $0\main_sdram_bankmachine3_req_wdata_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438'.
     1/1: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2366$434'.
     1/1: $0\main_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425'.
     1/1: $0\main_sdram_bankmachine3_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
     1/14: $0\builder_bankmachine2_next_state[2:0]
     2/14: $0\main_sdram_bankmachine2_cmd_payload_is_write[0:0]
     3/14: $0\main_sdram_bankmachine2_cmd_payload_is_read[0:0]
     4/14: $0\main_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
     5/14: $0\main_sdram_bankmachine2_cmd_payload_we[0:0]
     6/14: $0\main_sdram_bankmachine2_cmd_payload_ras[0:0]
     7/14: $0\main_sdram_bankmachine2_cmd_payload_cas[0:0]
     8/14: $0\main_sdram_bankmachine2_row_close[0:0]
     9/14: $0\main_sdram_bankmachine2_row_open[0:0]
    10/14: $0\main_sdram_bankmachine2_row_col_n_addr_sel[0:0]
    11/14: $0\main_sdram_bankmachine2_cmd_valid[0:0]
    12/14: $0\main_sdram_bankmachine2_refresh_gnt[0:0]
    13/14: $0\main_sdram_bankmachine2_req_rdata_valid[0:0]
    14/14: $0\main_sdram_bankmachine2_req_wdata_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408'.
     1/1: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2215$404'.
     1/1: $0\main_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395'.
     1/1: $0\main_sdram_bankmachine2_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
     1/14: $0\builder_bankmachine1_next_state[2:0]
     2/14: $0\main_sdram_bankmachine1_cmd_payload_is_write[0:0]
     3/14: $0\main_sdram_bankmachine1_cmd_payload_is_read[0:0]
     4/14: $0\main_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
     5/14: $0\main_sdram_bankmachine1_cmd_payload_we[0:0]
     6/14: $0\main_sdram_bankmachine1_cmd_payload_ras[0:0]
     7/14: $0\main_sdram_bankmachine1_cmd_payload_cas[0:0]
     8/14: $0\main_sdram_bankmachine1_row_close[0:0]
     9/14: $0\main_sdram_bankmachine1_row_open[0:0]
    10/14: $0\main_sdram_bankmachine1_cmd_valid[0:0]
    11/14: $0\main_sdram_bankmachine1_refresh_gnt[0:0]
    12/14: $0\main_sdram_bankmachine1_req_rdata_valid[0:0]
    13/14: $0\main_sdram_bankmachine1_row_col_n_addr_sel[0:0]
    14/14: $0\main_sdram_bankmachine1_req_wdata_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378'.
     1/1: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2064$374'.
     1/1: $0\main_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365'.
     1/1: $0\main_sdram_bankmachine1_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
     1/14: $0\builder_bankmachine0_next_state[2:0]
     2/14: $0\main_sdram_bankmachine0_cmd_payload_is_write[0:0]
     3/14: $0\main_sdram_bankmachine0_cmd_payload_is_read[0:0]
     4/14: $0\main_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
     5/14: $0\main_sdram_bankmachine0_cmd_payload_we[0:0]
     6/14: $0\main_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     7/14: $0\main_sdram_bankmachine0_cmd_payload_ras[0:0]
     8/14: $0\main_sdram_bankmachine0_cmd_payload_cas[0:0]
     9/14: $0\main_sdram_bankmachine0_row_close[0:0]
    10/14: $0\main_sdram_bankmachine0_row_open[0:0]
    11/14: $0\main_sdram_bankmachine0_cmd_valid[0:0]
    12/14: $0\main_sdram_bankmachine0_refresh_gnt[0:0]
    13/14: $0\main_sdram_bankmachine0_req_rdata_valid[0:0]
    14/14: $0\main_sdram_bankmachine0_req_wdata_ready[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348'.
     1/1: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1913$344'.
     1/1: $0\main_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335'.
     1/1: $0\main_sdram_bankmachine0_cmd_payload_a[12:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
     1/4: $0\builder_refresher_next_state[1:0]
     2/4: $0\main_sdram_cmd_valid[0:0]
     3/4: $0\main_sdram_sequencer_start0[0:0]
     4/4: $0\main_sdram_cmd_last[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
     1/4: $0\main_sdram_inti_p0_ras_n[0:0]
     2/4: $0\main_sdram_inti_p0_cas_n[0:0]
     3/4: $0\main_sdram_inti_p0_we_n[0:0]
     4/4: $0\main_sdram_inti_p0_cs_n[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
     1/18: $0\main_sdram_master_p0_rddata_en[0:0]
     2/18: $0\main_sdram_master_p0_wrdata_mask[1:0]
     3/18: $0\main_sdram_master_p0_wrdata_en[0:0]
     4/18: $0\main_sdram_master_p0_wrdata[15:0]
     5/18: $0\main_sdram_master_p0_act_n[0:0]
     6/18: $0\main_sdram_master_p0_reset_n[0:0]
     7/18: $0\main_sdram_master_p0_odt[0:0]
     8/18: $0\main_sdram_master_p0_cke[0:0]
     9/18: $0\main_sdram_master_p0_we_n[0:0]
    10/18: $0\main_sdram_master_p0_ras_n[0:0]
    11/18: $0\main_sdram_master_p0_cs_n[0:0]
    12/18: $0\main_sdram_master_p0_cas_n[0:0]
    13/18: $0\main_sdram_master_p0_bank[1:0]
    14/18: $0\main_sdram_master_p0_address[12:0]
    15/18: $0\main_sdram_inti_p0_rddata_valid[0:0]
    16/18: $0\main_sdram_inti_p0_rddata[15:0]
    17/18: $0\main_sdram_slave_p0_rddata_valid[0:0]
    18/18: $0\main_sdram_slave_p0_rddata[15:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1694$313'.
     1/1: $0\main_soclinux_timer_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305'.
     1/1: $0\main_soclinux_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294'.
     1/1: $0\main_soclinux_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1624$286'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1618$284'.
     1/1: $0\main_soclinux_uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1613$283'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1607$281'.
     1/1: $0\main_soclinux_uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260'.
Creating decoders for process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258'.

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:226$3860'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:210$3855'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:201$3853'.
No latch inferred for signal `\InstructionCache.\_zz_2_' from process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:193$3852'.
No latch inferred for signal `\InstructionCache.\_zz_1_' from process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:186$3851'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1052$3797'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1042$3794'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1030$3792'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1017$3789'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_last' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1002$3788'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_length' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:987$3787'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:972$3786'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:936$3783'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:924$3762'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:905$3759'.
No latch inferred for signal `\DataCache.\stageB_amo_result' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:885$3754'.
No latch inferred for signal `\DataCache.\stageB_requestDataBypass' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:873$3747'.
No latch inferred for signal `\DataCache.\io_cpu_flush_ready' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:866$3746'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:832$3742'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:816$3739'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:806$3736'.
No latch inferred for signal `\DataCache.\_zz_6_' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:782$3717'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:768$3715'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:754$3713'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:740$3711'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:726$3709'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:699$3706'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:692$3705'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:685$3703'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:675$3702'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:665$3701'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:655$3700'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:642$3699'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:635$3698'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:628$3697'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:621$3696'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:614$3695'.
No latch inferred for signal `\DataCache.\_zz_2_' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:599$3689'.
No latch inferred for signal `\DataCache.\_zz_1_' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:592$3687'.
No latch inferred for signal `\DataCache.\_zz_11_' from process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:565$3664'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6677$3408'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6670$3407'.
No latch inferred for signal `\VexRiscv.\_zz_225_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6608$3346'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6591$3338'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6582$3335'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6573$3334'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6547$3325'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6533$3324'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeData' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6519$3319'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readToWriteData' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6505$3318'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readData' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6381$3305'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6360$3304'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6350$3303'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6341$3299'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6219$3294'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_inWfi' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6211$3292'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6194$3282'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6180$3281'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6173$3280'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6166$3279'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6155$3272'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6140$3270'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6130$3269'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6120$3268'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6110$3267'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6039$3240'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6023$3232'.
No latch inferred for signal `\VexRiscv.\_zz_209_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5993$3226'.
No latch inferred for signal `\VexRiscv.\_zz_207_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5978$3225'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5963$3222'.
No latch inferred for signal `\VexRiscv.\_zz_205_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5940$3221'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5928$3220'.
No latch inferred for signal `\VexRiscv.\_zz_203_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5912$3215'.
No latch inferred for signal `\VexRiscv.\_zz_202_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5890$3214'.
No latch inferred for signal `\VexRiscv.\_zz_200_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5875$3213'.
No latch inferred for signal `\VexRiscv.\_zz_198_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5851$3212'.
No latch inferred for signal `\VexRiscv.\_zz_196_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5832$3211'.
No latch inferred for signal `\VexRiscv.\_zz_195_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5820$3204'.
No latch inferred for signal `\VexRiscv.\_zz_183_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5782$3194'.
No latch inferred for signal `\VexRiscv.\_zz_182_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5754$3192'.
No latch inferred for signal `\VexRiscv.\_zz_181_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5719$3191'.
No latch inferred for signal `\VexRiscv.\_zz_180_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5682$3188'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5670$3184'.
No latch inferred for signal `\VexRiscv.\_zz_179_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5652$3183'.
No latch inferred for signal `\VexRiscv.\_zz_178_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5629$3182'.
No latch inferred for signal `\VexRiscv.\_zz_176_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5605$3181'.
No latch inferred for signal `\VexRiscv.\_zz_174_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5586$3180'.
No latch inferred for signal `\VexRiscv.\_zz_173_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5570$3177'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5556$3173'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5547$3171'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_dBusAccess_cmd_payload_address' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5474$3133'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_dBusAccess_cmd_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5454$3132'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_mmuBus_rsp_refilling' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5432$3119'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_mmuBus_rsp_exception' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5424$3108'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_mmuBus_rsp_allowExecute' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5416$3107'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_mmuBus_rsp_allowWrite' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5408$3106'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_mmuBus_rsp_allowRead' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5400$3103'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_mmuBus_rsp_physicalAddress' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5392$3101'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_ports_1_requireMmuLockup' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5382$3093'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_ports_1_entryToReplace_valueNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5375$3091'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_ports_1_entryToReplace_willIncrement' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5363$3088'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_rsp_refilling' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5335$3058'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_rsp_exception' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5327$3047'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_rsp_allowExecute' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5319$3046'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_rsp_allowWrite' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5311$3045'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_rsp_allowRead' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5303$3042'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_rsp_physicalAddress' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5295$3040'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_ports_0_requireMmuLockup' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5283$3029'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_ports_0_entryToReplace_valueNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5276$3027'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_ports_0_entryToReplace_willIncrement' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5264$3024'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_forceDatapath' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5231$2993'.
No latch inferred for signal `\VexRiscv.\MmuPlugin_dBusAccess_cmd_ready' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5220$2991'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5206$2990'.
No latch inferred for signal `\VexRiscv.\_zz_151_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5186$2989'.
No latch inferred for signal `\VexRiscv.\_zz_149_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5157$2986'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5139$2983'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5124$2981'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5105$2980'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5095$2979'.
No latch inferred for signal `\VexRiscv.\_zz_260_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5086$2976'.
No latch inferred for signal `\VexRiscv.\_zz_259_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5078$2973'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_mmuBus_cmd_bypassTranslation' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5071$2972'.
No latch inferred for signal `\VexRiscv.\_zz_257_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5061$2970'.
No latch inferred for signal `\VexRiscv.\_zz_254_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5049$2969'.
No latch inferred for signal `\VexRiscv.\_zz_253_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5037$2968'.
No latch inferred for signal `\VexRiscv.\_zz_252_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5027$2966'.
No latch inferred for signal `\VexRiscv.\_zz_251_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5018$2965'.
No latch inferred for signal `\VexRiscv.\_zz_147_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5004$2964'.
No latch inferred for signal `\VexRiscv.\_zz_250_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4995$2963'.
No latch inferred for signal `\VexRiscv.\_zz_249_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4986$2962'.
No latch inferred for signal `\VexRiscv.\_zz_248_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4975$2960'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4928$2947'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4918$2946'.
No latch inferred for signal `\VexRiscv.\_zz_247_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4908$2943'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4895$2942'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4879$2931'.
No latch inferred for signal `\VexRiscv.\_zz_130_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4855$2927'.
No latch inferred for signal `\VexRiscv.\_zz_128_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4840$2926'.
No latch inferred for signal `\VexRiscv.\_zz_126_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4827$2924'.
No latch inferred for signal `\VexRiscv.\_zz_125_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4805$2923'.
No latch inferred for signal `\VexRiscv.\_zz_123_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4790$2922'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4782$2917'.
No latch inferred for signal `\VexRiscv.\_zz_121_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4760$2916'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4743$2910'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_cacheRspArbitration_halt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4723$2899'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4712$2895'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4701$2891'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4686$2887'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4679$2886'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_corrected' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4672$2885'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4642$2879'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4632$2878'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4625$2876'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherflushIt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4615$2873'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4602$2871'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4582$2870'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4575$2869'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4565$2868'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4557$2867'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4547$2866'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4536$2865'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4526$2864'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4519$2863'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4508$2862'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4487$2856'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4477$2855'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4466$2854'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4450$2843'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4443$2840'.
No latch inferred for signal `\VexRiscv.\_zz_101_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4430$2839'.
No latch inferred for signal `\VexRiscv.\_zz_100_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4423$2838'.
No latch inferred for signal `\VexRiscv.\_zz_97_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4414$2837'.
No latch inferred for signal `\VexRiscv.\_zz_96_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4407$2836'.
No latch inferred for signal `\VexRiscv.\_zz_95_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4400$2835'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4393$2834'.
No latch inferred for signal `\VexRiscv.\_zz_93_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4360$2831'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4348$2829'.
No latch inferred for signal `\VexRiscv.\_zz_61_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4340$2828'.
No latch inferred for signal `\VexRiscv.\_zz_43_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4303$2827'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4272$2825'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4242$2823'.
No latch inferred for signal `\VexRiscv.\_zz_42_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4226$2822'.
No latch inferred for signal `\VexRiscv.\_zz_279_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_280_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_281_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_282_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_283_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_284_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_285_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_286_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_287_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_288_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_289_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
No latch inferred for signal `\VexRiscv.\_zz_268_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_269_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_270_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_271_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_272_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_273_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_274_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_275_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_276_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_277_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_278_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
No latch inferred for signal `\VexRiscv.\_zz_267_' from process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3313$2819'.
No latch inferred for signal `\top.\builder_soclinux_wishbone_err' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1086$2402'.
No latch inferred for signal `\top.\builder_locked3' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1056$2381'.
No latch inferred for signal `\top.\builder_locked2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1055$2380'.
No latch inferred for signal `\top.\builder_locked1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1054$2379'.
No latch inferred for signal `\top.\builder_locked0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1053$2378'.
No latch inferred for signal `\top.\main_wishbone_bridge_wdata_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:908$2324'.
No latch inferred for signal `\top.\main_wishbone_bridge_wdata_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:907$2323'.
No latch inferred for signal `\top.\main_wb_sdram_err' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:874$2310'.
No latch inferred for signal `\top.\main_port_rdata_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:862$2307'.
No latch inferred for signal `\top.\main_port_rdata_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:861$2306'.
No latch inferred for signal `\top.\main_sdram_tfawcon_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:833$2294'.
No latch inferred for signal `\top.\main_sdram_steerer1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:828$2291'.
No latch inferred for signal `\top.\main_sdram_steerer0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:827$2290'.
No latch inferred for signal `\top.\main_sdram_nop_ba' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:825$2288'.
No latch inferred for signal `\top.\main_sdram_nop_a' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:824$2287'.
No latch inferred for signal `\top.\main_sdram_choose_cmd_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:793$2272'.
No latch inferred for signal `\top.\main_sdram_choose_cmd_want_activates' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:791$2271'.
No latch inferred for signal `\top.\main_sdram_choose_cmd_want_cmds' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:790$2270'.
No latch inferred for signal `\top.\main_sdram_choose_cmd_want_writes' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:789$2269'.
No latch inferred for signal `\top.\main_sdram_choose_cmd_want_reads' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:788$2268'.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:741$2248'.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:725$2246'.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:724$2245'.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:657$2212'.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:641$2210'.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:640$2209'.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:573$2176'.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:557$2174'.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:556$2173'.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_replace' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:489$2140'.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_sink_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:473$2138'.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_sink_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:472$2137'.
No latch inferred for signal `\top.\main_sdram_cmd_payload_is_write' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:434$2116'.
No latch inferred for signal `\top.\main_sdram_cmd_payload_is_read' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:433$2115'.
No latch inferred for signal `\top.\main_sdram_dfi_p0_act_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:418$2104'.
No latch inferred for signal `\top.\main_sdram_command_issue_w' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:368$2088'.
No latch inferred for signal `\top.\main_sdram_inti_p0_act_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:318$2065'.
No latch inferred for signal `\top.\main_soclinux_uart_reset' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:254$2043'.
No latch inferred for signal `\top.\main_soclinux_uart_rx_fifo_replace' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:236$2039'.
No latch inferred for signal `\top.\main_soclinux_uart_tx_fifo_replace' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:199$2033'.
No latch inferred for signal `\top.\main_soclinux_uart_tx_fifo_sink_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:183$2030'.
No latch inferred for signal `\top.\main_soclinux_uart_tx_fifo_sink_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:182$2029'.
No latch inferred for signal `\top.\main_soclinux_source_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:124$2011'.
No latch inferred for signal `\top.\main_soclinux_source_first' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:123$2010'.
No latch inferred for signal `\top.\main_soclinux_ram_bus_ram_bus_err' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:104$1999'.
No latch inferred for signal `\top.\main_soclinux_soclinux_ram_bus_err' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:91$1997'.
No latch inferred for signal `\top.\main_soclinux_vexriscv' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:80$1995'.
No latch inferred for signal `\top.\main_soclinux_cpu_latch_w' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:71$1989'.
No latch inferred for signal `\top.\builder_sync_f_array_muxed' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4177$1559'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_f_array_muxed` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4177$1559`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed6' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4160$1552'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed6` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4160$1552`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed5' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4143$1545'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed5` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4143$1545`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed4' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4126$1538'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed4` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4126$1538`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed3' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4109$1531'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed3` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4109$1531`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4092$1524'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed2` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4092$1524`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed1 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523`.
No latch inferred for signal `\top.\builder_sync_rhs_array_muxed0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed0 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_sync_rhs_array_muxed0 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed31' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed31 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed31 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed30' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed30 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed30 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed30 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed29' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4025$1519'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed29` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4025$1519`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed28' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4014$1518'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed28` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4014$1518`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed27' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4003$1517'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed27` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4003$1517`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed26' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed26 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed26 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed26 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed26 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed25' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed25 [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed24' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed24 [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed23' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3962$1500'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed23` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3962$1500`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed22' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3954$1499'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed22` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3954$1499`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed21' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed21 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed20' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3938$1484'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed20` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3938$1484`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed19' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3930$1483'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed19` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3930$1483`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed18' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed18 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed17' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3914$1468'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed17` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3914$1468`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed16' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3906$1467'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed16` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3906$1467`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed15' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed15 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed14' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3890$1452'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed14` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3890$1452`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed13' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3882$1451'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed13` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3882$1451`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed12' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed12 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450`.
No latch inferred for signal `\top.\builder_comb_t_array_muxed5' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3857$1449'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_t_array_muxed5` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3857$1449`.
No latch inferred for signal `\top.\builder_comb_t_array_muxed4' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3840$1448'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_t_array_muxed4` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3840$1448`.
No latch inferred for signal `\top.\builder_comb_t_array_muxed3' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3823$1447'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_t_array_muxed3` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3823$1447`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed11' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3806$1446'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed11` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3806$1446`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed10' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3789$1445'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed10` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3789$1445`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed9' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3772$1444'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed9` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3772$1444`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed8' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed8 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed8 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed7' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed7 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed6' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3721$1441'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed6` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3721$1441`.
No latch inferred for signal `\top.\builder_comb_t_array_muxed2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3704$1440'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_t_array_muxed2` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3704$1440`.
No latch inferred for signal `\top.\builder_comb_t_array_muxed1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3687$1439'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_t_array_muxed1` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3687$1439`.
No latch inferred for signal `\top.\builder_comb_t_array_muxed0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3670$1438'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_t_array_muxed0` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3670$1438`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed5' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3653$1437'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed5` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3653$1437`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed4' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3636$1436'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed4` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3636$1436`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed3' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3619$1435'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed3` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3619$1435`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed2 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed2 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed1 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433`.
No latch inferred for signal `\top.\builder_comb_rhs_array_muxed0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3568$1432'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_comb_rhs_array_muxed0` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3568$1432`.
No latch inferred for signal `\top.\soclinux_start1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3390$1217'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_start1` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3390$1217`.
No latch inferred for signal `\top.\builder_csr_bankarray_sram_bus_dat_r' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073`.
No latch inferred for signal `\top.\builder_shared_dat_r' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
No latch inferred for signal `\top.\builder_shared_ack' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_ack` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
No latch inferred for signal `\top.\builder_error' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_error` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876`.
No latch inferred for signal `\top.\builder_slave_sel' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861`.
No latch inferred for signal `\top.\builder_soclinux_wishbone_dat_r' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_dat_r [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_wishbone_ack' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_wishbone_ack` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_dat_w_next_value0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value0 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_dat_w_next_value_ce0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_dat_w_next_value_ce0` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_adr_next_value1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value1 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_adr_next_value_ce1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_adr_next_value_ce1` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_we_next_value2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_we_next_value2` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\builder_soclinux_we_next_value_ce2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_soclinux_we_next_value_ce2` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849`.
No latch inferred for signal `\top.\soclinux_done0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_done0` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_irq' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_irq` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_clk_enable' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_clk_enable` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_cs_enable' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_cs_enable` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_mosi_latch' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_mosi_latch` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_miso_latch' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_miso_latch` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\builder_spimaster_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_spimaster_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_spimaster_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_count_spimaster_next_value' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_count_spimaster_next_value [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_count_spimaster_next_value [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_count_spimaster_next_value [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\soclinux_count_spimaster_next_value_ce' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing init bit 1'0 for non-memory siginal `\top.\soclinux_count_spimaster_next_value_ce` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845`.
No latch inferred for signal `\top.\user_led0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led2' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led3' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led4' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led5' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led6' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\user_led7' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
No latch inferred for signal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833`.
No latch inferred for signal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832`.
No latch inferred for signal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826`.
No latch inferred for signal `\top.\main_port_cmd_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\main_port_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\main_port_cmd_payload_addr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_port_cmd_payload_addr [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\main_wishbone_bridge_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\builder_litedramwishbone2native_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_litedramwishbone2native_next_state` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\main_wishbone_bridge_count_litedramwishbone2native_next_value' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_count_litedramwishbone2native_next_value [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_count_litedramwishbone2native_next_value [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_count_litedramwishbone2native_next_value [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\main_wishbone_bridge_count_litedramwishbone2native_next_value_ce' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wishbone_bridge_count_litedramwishbone2native_next_value_ce` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821`.
No latch inferred for signal `\top.\main_wb_sdram_ack' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_ack` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_interface_cyc' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_interface_cyc` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_interface_stb' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_interface_stb` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_interface_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_interface_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_write_from_slave' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_write_from_slave` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_tag_port_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_tag_port_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_tag_di_dirty' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_tag_di_dirty` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_word_clr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_word_clr` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_word_inc' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\main_word_inc` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\builder_fullmemorywe_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_fullmemorywe_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_fullmemorywe_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795`.
No latch inferred for signal `\top.\main_wb_sdram_dat_r' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794'.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
Removing init bit 1'0 for non-memory siginal `\top.\main_wb_sdram_dat_r [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794`.
No latch inferred for signal `\top.\main_data_port_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782'.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_we [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
No latch inferred for signal `\top.\main_data_port_dat_w' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782'.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [32]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [33]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [34]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [35]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [36]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [37]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [38]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [39]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [40]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [41]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [42]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [43]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [44]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [45]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [46]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [47]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [48]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [49]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [50]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [51]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [52]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [53]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [54]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [55]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [56]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [57]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [58]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [59]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [60]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [61]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [62]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [63]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [64]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [65]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [66]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [67]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [68]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [69]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [70]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [71]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [72]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [73]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [74]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [75]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [76]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [77]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [78]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [79]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [80]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [81]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [82]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [83]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [84]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [85]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [86]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [87]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [88]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [89]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [90]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [91]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [92]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [93]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [94]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [95]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [96]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [97]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [98]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [99]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [100]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [101]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [102]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [103]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [104]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [105]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [106]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [107]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [108]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [109]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [110]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [111]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [112]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [113]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [114]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [115]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [116]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [117]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [118]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [119]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [120]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [121]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [122]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [123]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [124]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [125]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [126]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
Removing init bit 1'0 for non-memory siginal `\top.\main_data_port_dat_w [127]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782`.
No latch inferred for signal `\top.\main_sdram_interface_wdata' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
No latch inferred for signal `\top.\main_sdram_interface_wdata_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata_we [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_interface_wdata_we [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781`.
No latch inferred for signal `\top.\main_sdram_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_choose_req_want_reads' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_want_reads` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_choose_req_want_writes' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_want_writes` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_choose_req_want_activates' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_want_activates` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_choose_req_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_steerer_sel' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_steerer_sel [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_steerer_sel [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_en0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_en0` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_en1' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_en1` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\builder_multiplexer_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_multiplexer_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_multiplexer_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_multiplexer_next_state [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2603$625'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2603$625`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2594$618'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2594$618`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2585$611'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2585$611`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2576$604'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2576$604`.
No latch inferred for signal `\top.\main_sdram_choose_req_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2570$603'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2570$603`.
No latch inferred for signal `\top.\main_sdram_choose_req_cmd_payload_ras' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2564$602'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_cmd_payload_ras` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2564$602`.
No latch inferred for signal `\top.\main_sdram_choose_req_cmd_payload_cas' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2558$601'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_cmd_payload_cas` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2558$601`.
No latch inferred for signal `\top.\main_sdram_choose_req_valids' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_valids [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_valids [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_valids [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_req_valids [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548`.
No latch inferred for signal `\top.\main_sdram_choose_cmd_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2537$545'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2537$545`.
No latch inferred for signal `\top.\main_sdram_choose_cmd_cmd_payload_ras' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2531$544'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_cmd_payload_ras` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2531$544`.
No latch inferred for signal `\top.\main_sdram_choose_cmd_cmd_payload_cas' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2525$543'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_cmd_payload_cas` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2525$543`.
No latch inferred for signal `\top.\main_sdram_choose_cmd_valids' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_valids [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_valids [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_valids [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_choose_cmd_valids [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_req_wdata_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_req_wdata_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_req_rdata_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_req_rdata_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_refresh_gnt' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_refresh_gnt` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_cas' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_cas` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_ras' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_ras` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_is_cmd' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_is_cmd` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_is_read' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_is_read` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_is_write' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_is_write` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_row_open' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_row_open` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_row_close' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_row_close` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_row_col_n_addr_sel' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_row_col_n_addr_sel` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\builder_bankmachine3_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine3_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine3_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine3_next_state [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_auto_precharge' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2366$434'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_auto_precharge` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2366$434`.
No latch inferred for signal `\top.\main_sdram_bankmachine3_cmd_payload_a' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine3_cmd_payload_a [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_req_wdata_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_req_wdata_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_req_rdata_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_req_rdata_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_refresh_gnt' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_refresh_gnt` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_cas' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_cas` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_ras' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_ras` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_is_cmd' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_is_cmd` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_is_read' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_is_read` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_is_write' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_is_write` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_row_open' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_row_open` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_row_close' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_row_close` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_row_col_n_addr_sel' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_row_col_n_addr_sel` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\builder_bankmachine2_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine2_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine2_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine2_next_state [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_auto_precharge' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2215$404'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_auto_precharge` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2215$404`.
No latch inferred for signal `\top.\main_sdram_bankmachine2_cmd_payload_a' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine2_cmd_payload_a [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_req_wdata_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_req_wdata_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_req_rdata_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_req_rdata_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_refresh_gnt' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_refresh_gnt` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_cas' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_cas` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_ras' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_ras` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_is_cmd' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_is_cmd` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_is_read' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_is_read` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_is_write' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_is_write` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_row_open' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_row_open` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_row_close' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_row_close` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_row_col_n_addr_sel' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_row_col_n_addr_sel` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\builder_bankmachine1_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine1_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine1_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine1_next_state [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_auto_precharge' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2064$374'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_auto_precharge` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2064$374`.
No latch inferred for signal `\top.\main_sdram_bankmachine1_cmd_payload_a' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine1_cmd_payload_a [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_req_wdata_ready' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_req_wdata_ready` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_req_rdata_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_req_rdata_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_refresh_gnt' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_refresh_gnt` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_cas' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_cas` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_ras' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_ras` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_we` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_is_cmd' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_is_cmd` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_is_read' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_is_read` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_is_write' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_is_write` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_row_open' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_row_open` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_row_close' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_row_close` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_row_col_n_addr_sel' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_row_col_n_addr_sel` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\builder_bankmachine0_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine0_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine0_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_bankmachine0_next_state [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_auto_precharge' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1913$344'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_auto_precharge` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1913$344`.
No latch inferred for signal `\top.\main_sdram_bankmachine0_cmd_payload_a' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_bankmachine0_cmd_payload_a [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335`.
No latch inferred for signal `\top.\main_sdram_cmd_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_cmd_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331`.
No latch inferred for signal `\top.\main_sdram_cmd_last' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_cmd_last` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331`.
No latch inferred for signal `\top.\main_sdram_sequencer_start0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_sequencer_start0` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331`.
No latch inferred for signal `\top.\builder_refresher_next_state' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_refresher_next_state [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_refresher_next_state [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331`.
No latch inferred for signal `\top.\main_sdram_inti_p0_cas_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_inti_p0_cas_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318`.
No latch inferred for signal `\top.\main_sdram_inti_p0_cs_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_inti_p0_cs_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318`.
No latch inferred for signal `\top.\main_sdram_inti_p0_ras_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_inti_p0_ras_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318`.
No latch inferred for signal `\top.\main_sdram_inti_p0_we_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_inti_p0_we_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318`.
No latch inferred for signal `\top.\main_sdram_inti_p0_rddata' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_inti_p0_rddata_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_inti_p0_rddata_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_slave_p0_rddata' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_slave_p0_rddata_valid' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_slave_p0_rddata_valid` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_address' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_address [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_bank' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_bank [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_bank [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_cas_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_master_p0_cas_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_cs_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_master_p0_cs_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_ras_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_master_p0_ras_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_we_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_master_p0_we_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_cke' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_cke` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_odt' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_odt` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_reset_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_reset_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_act_n' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'1 for non-memory siginal `\top.\main_sdram_master_p0_act_n` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_wrdata' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_wrdata_en' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata_en` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_wrdata_mask' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata_mask [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_wrdata_mask [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_sdram_master_p0_rddata_en' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing init bit 1'0 for non-memory siginal `\top.\main_sdram_master_p0_rddata_en` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317`.
No latch inferred for signal `\top.\main_soclinux_timer_zero_clear' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1694$313'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_timer_zero_clear` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1694$313`.
No latch inferred for signal `\top.\main_soclinux_uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_rx_fifo_wrport_adr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_rx_fifo_wrport_adr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_rx_fifo_wrport_adr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_rx_fifo_wrport_adr [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305`.
No latch inferred for signal `\top.\main_soclinux_uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_tx_fifo_wrport_adr [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_tx_fifo_wrport_adr [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_tx_fifo_wrport_adr [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_tx_fifo_wrport_adr [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294`.
No latch inferred for signal `\top.\main_soclinux_uart_eventmanager_pending_w' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1624$286'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_eventmanager_pending_w [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1624$286`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_eventmanager_pending_w [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1624$286`.
No latch inferred for signal `\top.\main_soclinux_uart_rx_clear' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1618$284'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_rx_clear` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1618$284`.
No latch inferred for signal `\top.\main_soclinux_uart_eventmanager_status_w' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1613$283'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_eventmanager_status_w [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1613$283`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_eventmanager_status_w [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1613$283`.
No latch inferred for signal `\top.\main_soclinux_uart_tx_clear' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1607$281'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_uart_tx_clear` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1607$281`.
No latch inferred for signal `\top.\main_soclinux_ram_we' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_ram_we [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_ram_we [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_ram_we [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_ram_we [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260`.
No latch inferred for signal `\top.\main_soclinux_cpu_interrupt0' from process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258'.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [0]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [1]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [2]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [3]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [4]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [5]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [6]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [7]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [8]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [9]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [10]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [11]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [12]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [13]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [14]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [15]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [16]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [17]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [18]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [19]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [20]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [21]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [22]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [23]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [24]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [25]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [26]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [27]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [28]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [29]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [30]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.
Removing init bit 1'0 for non-memory siginal `\top.\main_soclinux_cpu_interrupt0 [31]` in process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258`.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
  created $dff cell `$procdff$11602' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$201_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
  created $dff cell `$procdff$11603' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$201_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
  created $dff cell `$procdff$11604' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$201_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
  created $dff cell `$procdff$11605' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$169'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$145_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
  created $dff cell `$procdff$11606' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$145_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
  created $dff cell `$procdff$11607' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$145_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
  created $dff cell `$procdff$11608' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\InstructionCache.\_zz_3_' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11609' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11610' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11611' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11612' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11613' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11614' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11615' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11616' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11617' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11618' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11619' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11620' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
  created $dff cell `$procdff$11621' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
  created $dff cell `$procdff$11622' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
  created $dff cell `$procdff$11623' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
  created $dff cell `$procdff$11624' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
  created $dff cell `$procdff$11625' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
  created $dff cell `$procdff$11626' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_11_' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:180$3849'.
  created $dff cell `$procdff$11627' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_ADDR' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:174$3845'.
  created $dff cell `$procdff$11628' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_DATA' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:174$3845'.
  created $dff cell `$procdff$11629' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:174$3845'.
  created $dff cell `$procdff$11630' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_10_' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:168$3843'.
  created $dff cell `$procdff$11631' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_ADDR' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:162$3839'.
  created $dff cell `$procdff$11632' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_DATA' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:162$3839'.
  created $dff cell `$procdff$11633' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN' using process `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:162$3839'.
  created $dff cell `$procdff$11634' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11635' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_valid' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11636' with positive edge clock.
Creating register for signal `\DataCache.\stageB_lrsc_reserved' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11637' with positive edge clock.
Creating register for signal `\DataCache.\stageB_memCmdSent' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11638' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11639' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11640' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11641' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
  created $dff cell `$procdff$11642' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11643' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11644' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11645' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11646' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11647' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11648' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11649' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_data' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11650' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11651' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_isLrsc' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11652' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_isAmo' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11653' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_amoCtrl_swap' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11654' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_amoCtrl_alu' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11655' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11656' with positive edge clock.
Creating register for signal `\DataCache.\stage0_colisions_regNextWhen' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11657' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11658' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_data' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11659' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11660' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_isLrsc' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11661' with positive edge clock.
Creating register for signal `\DataCache.\stageB_isAmo' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11662' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_amoCtrl_swap' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11663' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_amoCtrl_alu' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11664' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11665' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11666' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11667' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11668' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11669' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11670' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11671' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11672' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11673' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11674' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHits' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11675' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11676' with positive edge clock.
Creating register for signal `\DataCache.\stageB_colisions' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11677' with positive edge clock.
Creating register for signal `\DataCache.\stageB_amo_resultRegValid' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11678' with positive edge clock.
Creating register for signal `\DataCache.\stageB_amo_resultReg' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
  created $dff cell `$procdff$11679' with positive edge clock.
Creating register for signal `\DataCache.\_zz_38_' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
  created $dff cell `$procdff$11680' with positive edge clock.
Creating register for signal `\DataCache.\_zz_39_' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
  created $dff cell `$procdff$11681' with positive edge clock.
Creating register for signal `\DataCache.\_zz_40_' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
  created $dff cell `$procdff$11682' with positive edge clock.
Creating register for signal `\DataCache.\_zz_41_' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
  created $dff cell `$procdff$11683' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_ADDR' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11684' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_DATA' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11685' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11686' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_ADDR' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11687' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_DATA' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11688' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11689' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_ADDR' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11690' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_DATA' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11691' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11692' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_ADDR' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11693' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_DATA' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11694' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
  created $dff cell `$procdff$11695' with positive edge clock.
Creating register for signal `\DataCache.\_zz_10_' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:559$3662'.
  created $dff cell `$procdff$11696' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_ADDR' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:553$3658'.
  created $dff cell `$procdff$11697' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_DATA' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:553$3658'.
  created $dff cell `$procdff$11698' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN' using process `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:553$3658'.
  created $dff cell `$procdff$11699' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_119_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11700' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11701' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11702' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_133_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11703' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_134_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11704' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_135_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11705' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_136_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11706' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_137_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11707' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_138_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11708' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_140_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11709' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_141_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11710' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_142_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11711' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_143_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11712' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_144_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11713' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_145_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11714' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_satp_ppn' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11715' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11716' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11717' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11718' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11719' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11720' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11721' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11722' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11723' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11724' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11725' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11726' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11727' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11728' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11729' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11730' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11731' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11732' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11733' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11734' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11735' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11736' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11737' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11738' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11739' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11740' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11741' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11742' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11743' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11744' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11745' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11746' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11747' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11748' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11749' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11750' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11751' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11752' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11753' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11754' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11755' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11756' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11757' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11758' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11759' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11760' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11761' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11762' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11763' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11764' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11765' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11766' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11767' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11768' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11769' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11770' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11771' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11772' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11773' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11774' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11775' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11776' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11777' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11778' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11779' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11780' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11781' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11782' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11783' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11784' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11785' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_exception' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11786' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_superPage' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11787' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_virtualAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11788' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_virtualAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11789' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_physicalAddress_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11790' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_physicalAddress_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11791' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_allowRead' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11792' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_allowWrite' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11793' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_allowExecute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11794' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_allowUser' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11795' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_vpn_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11796' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_vpn_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11797' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_portId' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11798' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_V' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11799' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_R' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11800' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_W' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11801' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_X' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11802' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_U' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11803' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_G' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11804' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_A' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11805' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_D' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11806' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_RSW' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11807' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_PPN0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11808' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_pteBuffer_PPN1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11809' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_186_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11810' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_187_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11811' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11812' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11813' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11814' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11815' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11816' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11817' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mscratch' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11818' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11819' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11820' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11821' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11822' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11823' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sip_SEIP_INPUT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11824' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_stvec_mode' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11825' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_stvec_base' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11826' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sscratch' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11827' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_scause_interrupt' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11828' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_scause_exceptionCode' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11829' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_stval' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11830' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sepc' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11831' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11832' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11833' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11834' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11835' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11836' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11837' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11838' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11839' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11840' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11841' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11842' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11843' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11844' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11845' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11846' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11847' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11848' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11849' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11850' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11851' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11852' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11853' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11854' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11855' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11856' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11857' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11858' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11859' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11860' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11861' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11862' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11863' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11864' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11865' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_AMO' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11866' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11867' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11868' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11869' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11870' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11871' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11872' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11873' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_SFENCE_VMA' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11874' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_SFENCE_VMA' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11875' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_SFENCE_VMA' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11876' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11877' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11886' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11887' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11888' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11889' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_LRSC' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11890' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11891' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11892' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11893' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11894' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11895' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11896' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11897' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11898' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11899' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11900' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11901' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11902' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11903' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11904' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11905' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11906' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11907' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
  created $dff cell `$procdff$11908' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11909' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11910' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11911' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11912' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11913' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11914' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_116_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11915' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_118_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11916' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11917' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11918' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11919' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11920' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11921' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_decodeRemoved' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11922' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11923' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_132_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11924' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_139_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11925' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11926' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_status_sum' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11927' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_status_mxr' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11928' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_status_mprv' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11929' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_satp_mode' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11930' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_0_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11931' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_1_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11932' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_2_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11933' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_cache_3_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11934' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_0_entryToReplace_value' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11935' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_0_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11936' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_1_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11937' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_2_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11938' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_cache_3_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11939' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_ports_1_entryToReplace_value' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11940' with positive edge clock.
Creating register for signal `\VexRiscv.\MmuPlugin_shared_state_1_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11941' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_172_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11942' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_185_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11943' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_210_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11944' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11945' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11946' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11947' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11948' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11949' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11950' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_IAM' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11951' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_IAF' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11952' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_II' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11953' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_LAM' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11954' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_LAF' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11955' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_SAM' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11956' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_SAF' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11957' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_EU' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11958' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_ES' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11959' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_IPF' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11960' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_LPF' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11961' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_medeleg_SPF' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11962' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mideleg_ST' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11963' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mideleg_SE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11964' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mideleg_SS' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11965' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sstatus_SIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11966' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sstatus_SPIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11967' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sstatus_SPP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11968' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sip_SEIP_SOFT' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11969' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sip_STIP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11970' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sip_SSIP' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11971' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sie_SEIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11972' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sie_STIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11973' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_sie_SSIE' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11974' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11975' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11976' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11977' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11978' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11979' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_lastStageWasWfi' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11980' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11981' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11982' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11983' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_226_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11984' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_228_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11985' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11986' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11987' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DBUS_SHARING' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11988' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_DBUS_SHARING' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11989' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_230_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11990' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_231_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11991' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_232_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11992' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_238_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
  created $dff cell `$procdff$11993' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_266_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3204$2817'.
  created $dff cell `$procdff$11994' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_265_' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3198$2815'.
  created $dff cell `$procdff$11995' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_ADDR' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3192$2811'.
  created $dff cell `$procdff$11996' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_DATA' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3192$2811'.
  created $dff cell `$procdff$11997' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN' using process `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3192$2811'.
  created $dff cell `$procdff$11998' with positive edge clock.
Creating register for signal `\top.\memadr_18' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
  created $dff cell `$procdff$11999' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
  created $dff cell `$procdff$12000' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
  created $dff cell `$procdff$12001' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
  created $dff cell `$procdff$12002' with positive edge clock.
Creating register for signal `\top.\memadr_17' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
  created $dff cell `$procdff$12003' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
  created $dff cell `$procdff$12004' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
  created $dff cell `$procdff$12005' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
  created $dff cell `$procdff$12006' with positive edge clock.
Creating register for signal `\top.\memadr_16' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
  created $dff cell `$procdff$12007' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
  created $dff cell `$procdff$12008' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
  created $dff cell `$procdff$12009' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
  created $dff cell `$procdff$12010' with positive edge clock.
Creating register for signal `\top.\memadr_15' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
  created $dff cell `$procdff$12011' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
  created $dff cell `$procdff$12012' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
  created $dff cell `$procdff$12013' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
  created $dff cell `$procdff$12014' with positive edge clock.
Creating register for signal `\top.\memadr_14' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
  created $dff cell `$procdff$12015' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
  created $dff cell `$procdff$12016' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
  created $dff cell `$procdff$12017' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
  created $dff cell `$procdff$12018' with positive edge clock.
Creating register for signal `\top.\memadr_13' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
  created $dff cell `$procdff$12019' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
  created $dff cell `$procdff$12020' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
  created $dff cell `$procdff$12021' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
  created $dff cell `$procdff$12022' with positive edge clock.
Creating register for signal `\top.\memadr_12' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
  created $dff cell `$procdff$12023' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
  created $dff cell `$procdff$12024' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
  created $dff cell `$procdff$12025' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
  created $dff cell `$procdff$12026' with positive edge clock.
Creating register for signal `\top.\memadr_11' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
  created $dff cell `$procdff$12027' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
  created $dff cell `$procdff$12028' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
  created $dff cell `$procdff$12029' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
  created $dff cell `$procdff$12030' with positive edge clock.
Creating register for signal `\top.\memadr_10' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
  created $dff cell `$procdff$12031' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
  created $dff cell `$procdff$12032' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
  created $dff cell `$procdff$12033' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
  created $dff cell `$procdff$12034' with positive edge clock.
Creating register for signal `\top.\memadr_9' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
  created $dff cell `$procdff$12035' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
  created $dff cell `$procdff$12037' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\top.\memadr_8' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
  created $dff cell `$procdff$12039' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
  created $dff cell `$procdff$12041' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\top.\memadr_7' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
  created $dff cell `$procdff$12045' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
  created $dff cell `$procdff$12046' with positive edge clock.
Creating register for signal `\top.\memadr_6' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
  created $dff cell `$procdff$12048' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
  created $dff cell `$procdff$12049' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
  created $dff cell `$procdff$12050' with positive edge clock.
Creating register for signal `\top.\memadr_5' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
  created $dff cell `$procdff$12051' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
  created $dff cell `$procdff$12052' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
  created $dff cell `$procdff$12053' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
  created $dff cell `$procdff$12054' with positive edge clock.
Creating register for signal `\top.\memadr_4' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
  created $dff cell `$procdff$12055' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
  created $dff cell `$procdff$12056' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
  created $dff cell `$procdff$12057' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
  created $dff cell `$procdff$12058' with positive edge clock.
Creating register for signal `\top.\memadr_3' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
  created $dff cell `$procdff$12059' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
  created $dff cell `$procdff$12060' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
  created $dff cell `$procdff$12061' with positive edge clock.
Creating register for signal `\top.$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\top.\memadr_2' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\top.$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\top.$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\top.$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\top.\memdat_8' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\top.\memdat_7' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\top.\memdat_6' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\top.\memdat_5' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\top.\memdat_4' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5826$1816'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5809$1809'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\top.\memadr_1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5790$1802'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_ADDR' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_DATA' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5758$1786'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\top.\spisdcard_clk' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\top.\spisdcard_mosi' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\top.\spisdcard_cs_n' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12111' with positive edge clock.
Creating register for signal `\top.\main_soclinux_soccontroller_reset_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12112' with positive edge clock.
Creating register for signal `\top.\main_soclinux_soccontroller_reset_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12113' with positive edge clock.
Creating register for signal `\top.\main_soclinux_soccontroller_scratch_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12114' with positive edge clock.
Creating register for signal `\top.\main_soclinux_soccontroller_scratch_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12115' with positive edge clock.
Creating register for signal `\top.\main_soclinux_soccontroller_bus_errors' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12116' with positive edge clock.
Creating register for signal `\top.\main_soclinux_cpu_time_status' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12117' with positive edge clock.
Creating register for signal `\top.\main_soclinux_cpu_time_cmp_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12118' with positive edge clock.
Creating register for signal `\top.\main_soclinux_cpu_time_cmp_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12119' with positive edge clock.
Creating register for signal `\top.\main_soclinux_cpu_time' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12120' with positive edge clock.
Creating register for signal `\top.\main_soclinux_cpu_time_cmp' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12121' with positive edge clock.
Creating register for signal `\top.\main_soclinux_soclinux_ram_bus_ack' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12122' with positive edge clock.
Creating register for signal `\top.\main_soclinux_ram_bus_ram_bus_ack' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12123' with positive edge clock.
Creating register for signal `\top.\main_soclinux_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12124' with positive edge clock.
Creating register for signal `\top.\main_soclinux_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12125' with positive edge clock.
Creating register for signal `\top.\main_soclinux_sink_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12126' with positive edge clock.
Creating register for signal `\top.\main_soclinux_tx_clken' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12127' with positive edge clock.
Creating register for signal `\top.\main_soclinux_tx_clkphase' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12128' with positive edge clock.
Creating register for signal `\top.\main_soclinux_tx_reg' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12129' with positive edge clock.
Creating register for signal `\top.\main_soclinux_tx_bitcount' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12130' with positive edge clock.
Creating register for signal `\top.\main_soclinux_tx_busy' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12131' with positive edge clock.
Creating register for signal `\top.\main_soclinux_source_valid' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12132' with positive edge clock.
Creating register for signal `\top.\main_soclinux_source_payload_data' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12133' with positive edge clock.
Creating register for signal `\top.\main_soclinux_rx_clken' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12134' with positive edge clock.
Creating register for signal `\top.\main_soclinux_rx_clkphase' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12135' with positive edge clock.
Creating register for signal `\top.\main_soclinux_rx_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12136' with positive edge clock.
Creating register for signal `\top.\main_soclinux_rx_reg' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12137' with positive edge clock.
Creating register for signal `\top.\main_soclinux_rx_bitcount' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12138' with positive edge clock.
Creating register for signal `\top.\main_soclinux_rx_busy' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12139' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_tx_pending' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12140' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_tx_old_trigger' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12141' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_rx_pending' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12142' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_rx_old_trigger' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12143' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_eventmanager_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12144' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_eventmanager_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12145' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_tx_fifo_readable' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12146' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_tx_fifo_level0' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12147' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_tx_fifo_produce' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12148' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_tx_fifo_consume' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12149' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_rx_fifo_readable' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12150' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_rx_fifo_level0' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12151' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_rx_fifo_produce' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12152' with positive edge clock.
Creating register for signal `\top.\main_soclinux_uart_rx_fifo_consume' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12153' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_load_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12154' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_load_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12155' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_reload_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12156' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_reload_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12157' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_en_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12158' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_en_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12159' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_update_value_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12160' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_update_value_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12161' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_value_status' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12162' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_zero_pending' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12163' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_zero_old_trigger' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12164' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_eventmanager_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12165' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_eventmanager_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12166' with positive edge clock.
Creating register for signal `\top.\main_soclinux_timer_value' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12167' with positive edge clock.
Creating register for signal `\top.\main_dfi_p0_rddata_valid' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12168' with positive edge clock.
Creating register for signal `\top.\main_rddata_en' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12169' with positive edge clock.
Creating register for signal `\top.\main_sdram_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12170' with positive edge clock.
Creating register for signal `\top.\main_sdram_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12171' with positive edge clock.
Creating register for signal `\top.\main_sdram_command_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12172' with positive edge clock.
Creating register for signal `\top.\main_sdram_command_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12173' with positive edge clock.
Creating register for signal `\top.\main_sdram_address_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12174' with positive edge clock.
Creating register for signal `\top.\main_sdram_address_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12175' with positive edge clock.
Creating register for signal `\top.\main_sdram_baddress_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12176' with positive edge clock.
Creating register for signal `\top.\main_sdram_baddress_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12177' with positive edge clock.
Creating register for signal `\top.\main_sdram_wrdata_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12178' with positive edge clock.
Creating register for signal `\top.\main_sdram_wrdata_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12179' with positive edge clock.
Creating register for signal `\top.\main_sdram_rddata_status' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12180' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_address' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12181' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_bank' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12182' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_cas_n' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12183' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_cs_n' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12184' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_ras_n' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12185' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_we_n' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12186' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_wrdata_en' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12187' with positive edge clock.
Creating register for signal `\top.\main_sdram_dfi_p0_rddata_en' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12188' with positive edge clock.
Creating register for signal `\top.\main_sdram_cmd_payload_a' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12189' with positive edge clock.
Creating register for signal `\top.\main_sdram_cmd_payload_ba' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12190' with positive edge clock.
Creating register for signal `\top.\main_sdram_cmd_payload_cas' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12191' with positive edge clock.
Creating register for signal `\top.\main_sdram_cmd_payload_ras' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12192' with positive edge clock.
Creating register for signal `\top.\main_sdram_cmd_payload_we' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12193' with positive edge clock.
Creating register for signal `\top.\main_sdram_timer_count1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12194' with positive edge clock.
Creating register for signal `\top.\main_sdram_postponer_req_o' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12195' with positive edge clock.
Creating register for signal `\top.\main_sdram_postponer_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12196' with positive edge clock.
Creating register for signal `\top.\main_sdram_sequencer_done1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12197' with positive edge clock.
Creating register for signal `\top.\main_sdram_sequencer_counter' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12198' with positive edge clock.
Creating register for signal `\top.\main_sdram_sequencer_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12199' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_level' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12200' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12201' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12202' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_source_valid' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12203' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_source_first' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12204' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_source_last' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12205' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_source_payload_we' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12206' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12207' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_row' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12208' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_row_opened' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12209' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_twtpcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12210' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_twtpcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12211' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_trccon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12212' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_trccon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12213' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_trascon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12214' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine0_trascon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12215' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_level' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12216' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12217' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12218' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_source_valid' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12219' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_source_first' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12220' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_source_last' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12221' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_source_payload_we' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12222' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12223' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_row' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12224' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_row_opened' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12225' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_twtpcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12226' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_twtpcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12227' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_trccon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12228' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_trccon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12229' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_trascon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12230' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine1_trascon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12231' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_level' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12232' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12233' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12234' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_source_valid' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12235' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_source_first' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12236' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_source_last' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12237' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_source_payload_we' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12238' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12239' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_row' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12240' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_row_opened' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12241' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_twtpcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12242' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_twtpcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12243' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_trccon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12244' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_trccon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12245' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_trascon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12246' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine2_trascon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12247' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_level' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12248' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_produce' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12249' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_lookahead_consume' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12250' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_source_valid' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12251' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_source_first' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12252' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_source_last' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12253' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_source_payload_we' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12254' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_cmd_buffer_source_payload_addr' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12255' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_row' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12256' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_row_opened' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12257' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_twtpcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12258' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_twtpcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12259' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_trccon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12260' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_trccon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12261' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_trascon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12262' with positive edge clock.
Creating register for signal `\top.\main_sdram_bankmachine3_trascon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12263' with positive edge clock.
Creating register for signal `\top.\main_sdram_choose_cmd_grant' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12264' with positive edge clock.
Creating register for signal `\top.\main_sdram_choose_req_grant' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12265' with positive edge clock.
Creating register for signal `\top.\main_sdram_trrdcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12266' with positive edge clock.
Creating register for signal `\top.\main_sdram_trrdcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12267' with positive edge clock.
Creating register for signal `\top.\main_sdram_tccdcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12268' with positive edge clock.
Creating register for signal `\top.\main_sdram_tccdcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12269' with positive edge clock.
Creating register for signal `\top.\main_sdram_twtrcon_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12270' with positive edge clock.
Creating register for signal `\top.\main_sdram_twtrcon_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12271' with positive edge clock.
Creating register for signal `\top.\main_sdram_time0' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12272' with positive edge clock.
Creating register for signal `\top.\main_sdram_time1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12273' with positive edge clock.
Creating register for signal `\top.\main_adr_offset_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12274' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12275' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_wdata_converter_converter_mux' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12276' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_rdata_converter_converter_source_first' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12277' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_rdata_converter_converter_source_last' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12278' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12279' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12280' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_rdata_converter_converter_demux' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12281' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12282' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_cmd_consumed' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12283' with positive edge clock.
Creating register for signal `\top.\main_wishbone_bridge_wdata_consumed' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12284' with positive edge clock.
Creating register for signal `\top.\main_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12285' with positive edge clock.
Creating register for signal `\top.\main_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12286' with positive edge clock.
Creating register for signal `\top.\main_chaser' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12287' with positive edge clock.
Creating register for signal `\top.\main_mode' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12288' with positive edge clock.
Creating register for signal `\top.\main_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12289' with positive edge clock.
Creating register for signal `\top.\soclinux_miso' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12290' with positive edge clock.
Creating register for signal `\top.\soclinux_control_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12291' with positive edge clock.
Creating register for signal `\top.\soclinux_control_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12292' with positive edge clock.
Creating register for signal `\top.\soclinux_mosi_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12293' with positive edge clock.
Creating register for signal `\top.\soclinux_mosi_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12294' with positive edge clock.
Creating register for signal `\top.\soclinux_cs_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12295' with positive edge clock.
Creating register for signal `\top.\soclinux_cs_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12296' with positive edge clock.
Creating register for signal `\top.\soclinux_loopback_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12297' with positive edge clock.
Creating register for signal `\top.\soclinux_loopback_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12298' with positive edge clock.
Creating register for signal `\top.\soclinux_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12299' with positive edge clock.
Creating register for signal `\top.\soclinux_clk_divider1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12300' with positive edge clock.
Creating register for signal `\top.\soclinux_mosi_data' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12301' with positive edge clock.
Creating register for signal `\top.\soclinux_mosi_sel' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12302' with positive edge clock.
Creating register for signal `\top.\soclinux_miso_data' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12303' with positive edge clock.
Creating register for signal `\top.\soclinux_storage' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12304' with positive edge clock.
Creating register for signal `\top.\soclinux_re' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12305' with positive edge clock.
Creating register for signal `\top.\builder_refresher_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12306' with positive edge clock.
Creating register for signal `\top.\builder_bankmachine0_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12307' with positive edge clock.
Creating register for signal `\top.\builder_bankmachine1_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12308' with positive edge clock.
Creating register for signal `\top.\builder_bankmachine2_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12309' with positive edge clock.
Creating register for signal `\top.\builder_bankmachine3_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12310' with positive edge clock.
Creating register for signal `\top.\builder_multiplexer_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12311' with positive edge clock.
Creating register for signal `\top.\builder_new_master_wdata_ready' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12312' with positive edge clock.
Creating register for signal `\top.\builder_new_master_rdata_valid0' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12313' with positive edge clock.
Creating register for signal `\top.\builder_new_master_rdata_valid1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12314' with positive edge clock.
Creating register for signal `\top.\builder_new_master_rdata_valid2' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12315' with positive edge clock.
Creating register for signal `\top.\builder_new_master_rdata_valid3' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12316' with positive edge clock.
Creating register for signal `\top.\builder_fullmemorywe_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\top.\builder_litedramwishbone2native_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12318' with positive edge clock.
Creating register for signal `\top.\builder_spimaster_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\top.\builder_soclinux_adr' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12320' with positive edge clock.
Creating register for signal `\top.\builder_soclinux_we' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\top.\builder_soclinux_dat_w' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12322' with positive edge clock.
Creating register for signal `\top.\builder_grant' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\top.\builder_slave_sel_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\top.\builder_count' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12326' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12327' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_sel_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12329' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12330' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12331' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12332' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface6_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12333' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface7_bank_bus_dat_r' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12334' with positive edge clock.
Creating register for signal `\top.\builder_state' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12335' with positive edge clock.
Creating register for signal `\top.\builder_regs0' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12336' with positive edge clock.
Creating register for signal `\top.\builder_regs1' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
  created $dff cell `$procdff$12337' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate0_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12338' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate1_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12339' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate2_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12340' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate3_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12341' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate4_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12342' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate5_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12343' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate6_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12344' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate7_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12345' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate8_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12346' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate9_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12347' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate10_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12348' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate11_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12349' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate12_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12350' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate13_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12351' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate14_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12352' with positive edge clock.
Creating register for signal `\top.\builder_inferedsdrtristate15_oe' using process `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
  created $dff cell `$procdff$12353' with positive edge clock.

4.5.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$230'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$226'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$202'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$169'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$147'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$146'.
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:309$3885'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:271$3882'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:226$3860'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:226$3860'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:210$3855'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:210$3855'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:201$3853'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:201$3853'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:193$3852'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:193$3852'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:186$3851'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:186$3851'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:180$3849'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:180$3849'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:174$3845'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:174$3845'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:168$3843'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:168$3843'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:162$3839'.
Removing empty process `InstructionCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:162$3839'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1125$3815'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1059$3799'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1052$3797'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1052$3797'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1042$3794'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1042$3794'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1030$3792'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1030$3792'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1017$3789'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1017$3789'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1002$3788'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1002$3788'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:987$3787'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:987$3787'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:972$3786'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:972$3786'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:936$3783'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:936$3783'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:924$3762'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:924$3762'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:905$3759'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:905$3759'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:885$3754'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:885$3754'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:873$3747'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:873$3747'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:866$3746'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:866$3746'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:832$3742'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:832$3742'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:816$3739'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:816$3739'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:806$3736'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:806$3736'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:782$3717'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:782$3717'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:768$3715'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:768$3715'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:754$3713'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:754$3713'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:740$3711'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:740$3711'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:726$3709'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:726$3709'.
Found and cleaned up 9 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:699$3706'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:699$3706'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:692$3705'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:692$3705'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:685$3703'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:685$3703'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:675$3702'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:675$3702'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:665$3701'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:665$3701'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:655$3700'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:655$3700'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:642$3699'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:642$3699'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:635$3698'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:635$3698'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:628$3697'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:628$3697'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:621$3696'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:621$3696'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:614$3695'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:614$3695'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:599$3689'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:599$3689'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:592$3687'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:592$3687'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:583$3682'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:568$3665'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:565$3664'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:559$3662'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:559$3662'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:553$3658'.
Removing empty process `DataCache.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:553$3658'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2485$3615'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2484$3614'.
Found and cleaned up 122 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7264$3478'.
Found and cleaned up 108 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6705$3420'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6677$3408'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6677$3408'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6670$3407'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6670$3407'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6608$3346'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6591$3338'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6591$3338'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6582$3335'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6582$3335'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6573$3334'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6573$3334'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6547$3325'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6547$3325'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6533$3324'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6533$3324'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6519$3319'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6519$3319'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6505$3318'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6505$3318'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6381$3305'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6381$3305'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6360$3304'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6360$3304'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6350$3303'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6350$3303'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6341$3299'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6341$3299'.
Found and cleaned up 15 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6219$3294'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6219$3294'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6211$3292'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6211$3292'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6194$3282'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6194$3282'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6180$3281'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6180$3281'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6173$3280'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6173$3280'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6166$3279'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6166$3279'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6155$3272'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6155$3272'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6140$3270'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6140$3270'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6130$3269'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6130$3269'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6120$3268'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6120$3268'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6110$3267'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6110$3267'.
Found and cleaned up 13 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6039$3240'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6039$3240'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6023$3232'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6023$3232'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5993$3226'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5978$3225'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5963$3222'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5963$3222'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5940$3221'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5928$3220'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5928$3220'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5912$3215'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5912$3215'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5890$3214'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5875$3213'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5851$3212'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5832$3211'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5832$3211'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5820$3204'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5820$3204'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5782$3194'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5782$3194'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5754$3192'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5754$3192'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5719$3191'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5682$3188'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5670$3184'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5670$3184'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5652$3183'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5652$3183'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5629$3182'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5605$3181'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5586$3180'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5586$3180'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5570$3177'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5570$3177'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5556$3173'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5556$3173'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5547$3171'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5547$3171'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5474$3133'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5474$3133'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5454$3132'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5454$3132'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5432$3119'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5432$3119'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5424$3108'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5424$3108'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5416$3107'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5416$3107'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5408$3106'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5408$3106'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5400$3103'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5400$3103'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5392$3101'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5392$3101'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5382$3093'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5382$3093'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5375$3091'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5375$3091'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5363$3088'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5363$3088'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5335$3058'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5335$3058'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5327$3047'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5327$3047'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5319$3046'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5319$3046'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5311$3045'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5311$3045'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5303$3042'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5303$3042'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5295$3040'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5295$3040'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5283$3029'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5283$3029'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5276$3027'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5276$3027'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5264$3024'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5264$3024'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5231$2993'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5231$2993'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5220$2991'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5220$2991'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5206$2990'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5206$2990'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5186$2989'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5157$2986'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5139$2983'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5139$2983'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5124$2981'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5124$2981'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5105$2980'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5105$2980'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5095$2979'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5095$2979'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5086$2976'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5086$2976'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5078$2973'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5078$2973'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5071$2972'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5071$2972'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5061$2970'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5061$2970'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5049$2969'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5049$2969'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5037$2968'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5037$2968'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5027$2966'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5027$2966'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5018$2965'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5018$2965'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5004$2964'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5004$2964'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4995$2963'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4995$2963'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4986$2962'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4986$2962'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4975$2960'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4975$2960'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4928$2947'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4928$2947'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4918$2946'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4918$2946'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4908$2943'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4908$2943'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4895$2942'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4895$2942'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4879$2931'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4855$2927'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4840$2926'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4827$2924'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4827$2924'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4805$2923'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4790$2922'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4782$2917'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4782$2917'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4760$2916'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4743$2910'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4743$2910'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4723$2899'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4723$2899'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4712$2895'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4712$2895'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4701$2891'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4701$2891'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4686$2887'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4686$2887'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4679$2886'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4679$2886'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4672$2885'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4672$2885'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4642$2879'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4642$2879'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4632$2878'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4632$2878'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4625$2876'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4625$2876'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4615$2873'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4615$2873'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4602$2871'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4602$2871'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4582$2870'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4582$2870'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4575$2869'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4575$2869'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4565$2868'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4565$2868'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4557$2867'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4557$2867'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4547$2866'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4547$2866'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4536$2865'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4536$2865'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4526$2864'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4526$2864'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4519$2863'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4519$2863'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4508$2862'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4508$2862'.
Found and cleaned up 6 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4487$2856'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4487$2856'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4477$2855'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4477$2855'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4466$2854'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4466$2854'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4450$2843'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4450$2843'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4443$2840'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4443$2840'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4430$2839'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4430$2839'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4423$2838'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4423$2838'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4414$2837'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4414$2837'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4407$2836'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4407$2836'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4400$2835'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4400$2835'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4393$2834'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4393$2834'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4360$2831'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4360$2831'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4348$2829'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4348$2829'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4340$2828'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4340$2828'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4303$2827'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4303$2827'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4272$2825'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4272$2825'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4242$2823'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4242$2823'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4226$2822'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4226$2822'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3390$2821'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3333$2820'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3313$2819'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3313$2819'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3204$2817'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3204$2817'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3198$2815'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3198$2815'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3192$2811'.
Removing empty process `VexRiscv.$proc$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3192$2811'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1534$2487'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1530$2486'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1526$2485'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1522$2484'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1518$2483'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1514$2482'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1510$2481'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1506$2480'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1502$2479'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1498$2478'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1494$2477'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1490$2476'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1485$2475'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1484$2474'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1483$2473'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1482$2472'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1481$2471'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1480$2470'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1479$2469'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1478$2468'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1477$2467'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1476$2466'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1475$2465'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1474$2464'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1473$2463'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1472$2462'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1471$2461'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1470$2460'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1469$2459'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1468$2458'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1467$2457'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1466$2456'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1465$2455'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1464$2454'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1463$2453'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1462$2452'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1461$2451'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1460$2450'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1459$2449'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1458$2448'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1457$2447'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1456$2446'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1455$2445'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1454$2444'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1453$2443'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1452$2442'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1451$2441'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1450$2440'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1449$2439'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1448$2438'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1447$2437'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1446$2436'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1445$2435'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1444$2434'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1443$2433'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1442$2432'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1441$2431'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1440$2430'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1439$2429'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1438$2428'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1437$2427'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1436$2426'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1435$2425'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1434$2424'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1433$2423'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1432$2422'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1431$2421'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1430$2420'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1408$2419'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1383$2418'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1318$2417'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1277$2416'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1236$2415'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1227$2414'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1223$2413'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1219$2412'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1178$2411'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1109$2410'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1105$2409'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1102$2408'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1101$2407'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1100$2406'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1099$2405'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1093$2404'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1089$2403'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1086$2402'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1082$2401'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1078$2400'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1074$2399'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1073$2398'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1072$2397'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1071$2396'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1070$2395'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1069$2394'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1068$2393'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1067$2392'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1066$2391'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1065$2390'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1064$2389'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1063$2388'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1062$2387'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1061$2386'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1060$2385'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1059$2384'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1058$2383'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1057$2382'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1056$2381'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1055$2380'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1054$2379'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1053$2378'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1040$2377'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1039$2376'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1038$2375'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1037$2374'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1036$2373'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1035$2372'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1034$2371'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1033$2370'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1032$2369'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1031$2368'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1030$2367'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1029$2366'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1028$2365'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1027$2364'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1026$2363'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1025$2362'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1024$2361'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1021$2360'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1020$2359'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1019$2358'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1018$2357'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1017$2356'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1016$2355'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1015$2354'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1014$2353'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1013$2352'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1012$2351'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1007$2350'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1006$2349'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1001$2348'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1000$2347'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:998$2346'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:994$2345'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:992$2344'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:991$2343'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:988$2342'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:985$2341'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:984$2340'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:983$2339'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:982$2338'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:978$2337'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:977$2336'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:971$2335'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:969$2334'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:968$2333'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:967$2332'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:966$2331'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:965$2330'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:957$2329'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:940$2328'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:938$2327'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:933$2326'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:916$2325'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:908$2324'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:907$2323'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:901$2322'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:898$2321'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:897$2320'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:896$2319'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:891$2318'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:888$2317'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:887$2316'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:886$2315'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:885$2314'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:882$2313'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:880$2312'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:879$2311'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:874$2310'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:870$2309'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:866$2308'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:862$2307'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:861$2306'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:852$2305'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:851$2304'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:849$2303'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:847$2302'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:845$2301'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:844$2300'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:842$2299'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:839$2298'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:838$2297'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:836$2296'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:835$2295'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:833$2294'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:831$2293'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:830$2292'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:828$2291'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:827$2290'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:826$2289'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:825$2288'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:824$2287'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:822$2286'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:820$2285'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:816$2284'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:815$2283'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:814$2282'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:811$2281'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:809$2280'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:807$2279'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:806$2278'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:804$2277'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:802$2276'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:798$2275'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:797$2274'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:796$2273'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:793$2272'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:791$2271'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:790$2270'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:789$2269'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:788$2268'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:785$2267'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:784$2266'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:782$2265'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:781$2264'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:779$2263'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:778$2262'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:776$2261'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:775$2260'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:774$2259'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:772$2258'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:771$2257'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:770$2256'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:769$2255'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:768$2254'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:767$2253'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:765$2252'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:744$2251'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:743$2250'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:742$2249'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:741$2248'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:740$2247'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:725$2246'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:724$2245'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:721$2244'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:720$2243'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:719$2242'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:718$2241'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:717$2240'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:716$2239'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:715$2238'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:713$2237'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:712$2236'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:711$2235'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:710$2234'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:708$2233'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:707$2232'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:701$2231'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:700$2230'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:698$2229'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:697$2228'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:695$2227'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:694$2226'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:692$2225'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:691$2224'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:690$2223'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:688$2222'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:687$2221'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:686$2220'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:685$2219'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:684$2218'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:683$2217'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:681$2216'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:660$2215'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:659$2214'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:658$2213'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:657$2212'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:656$2211'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:641$2210'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:640$2209'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:637$2208'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:636$2207'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:635$2206'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:634$2205'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:633$2204'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:632$2203'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:631$2202'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:629$2201'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:628$2200'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:627$2199'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:626$2198'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:624$2197'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:623$2196'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:617$2195'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:616$2194'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:614$2193'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:613$2192'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:611$2191'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:610$2190'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:608$2189'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:607$2188'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:606$2187'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:604$2186'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:603$2185'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:602$2184'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:601$2183'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:600$2182'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:599$2181'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:597$2180'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:576$2179'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:575$2178'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:574$2177'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:573$2176'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:572$2175'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:557$2174'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:556$2173'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:553$2172'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:552$2171'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:551$2170'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:550$2169'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:549$2168'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:548$2167'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:547$2166'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:545$2165'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:544$2164'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:543$2163'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:542$2162'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:540$2161'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:539$2160'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:533$2159'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:532$2158'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:530$2157'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:529$2156'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:527$2155'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:526$2154'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:524$2153'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:523$2152'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:522$2151'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:520$2150'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:519$2149'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:518$2148'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:517$2147'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:516$2146'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:515$2145'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:513$2144'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:492$2143'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:491$2142'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:490$2141'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:489$2140'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:488$2139'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:473$2138'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:472$2137'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:469$2136'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:468$2135'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:467$2134'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:466$2133'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:465$2132'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:464$2131'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:463$2130'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:461$2129'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:460$2128'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:459$2127'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:458$2126'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:456$2125'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:455$2124'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:449$2123'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:448$2122'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:447$2121'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:444$2120'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:443$2119'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:442$2118'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:440$2117'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:434$2116'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:433$2115'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:432$2114'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:431$2113'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:430$2112'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:429$2111'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:428$2110'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:427$2109'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:426$2108'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:425$2107'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:422$2106'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:420$2105'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:418$2104'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:414$2103'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:413$2102'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:412$2101'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:411$2100'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:410$2099'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:409$2098'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:407$2097'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:406$2096'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:375$2095'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:374$2094'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:373$2093'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:372$2092'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:371$2091'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:370$2090'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:369$2089'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:368$2088'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:364$2087'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:363$2086'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:362$2085'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:361$2084'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:354$2083'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:353$2082'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:352$2081'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:351$2080'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:350$2079'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:349$2078'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:348$2077'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:347$2076'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:346$2075'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:345$2074'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:344$2073'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:343$2072'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:342$2071'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:341$2070'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:340$2069'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:339$2068'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:324$2067'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:323$2066'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:318$2065'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:314$2064'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:313$2063'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:312$2062'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:311$2061'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:308$2060'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:307$2059'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:282$2058'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:281$2057'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:280$2056'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:271$2055'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:270$2054'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:268$2053'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:263$2052'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:262$2051'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:261$2050'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:260$2049'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:259$2048'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:258$2047'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:257$2046'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:256$2045'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:255$2044'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:254$2043'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:239$2042'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:238$2041'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:237$2040'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:236$2039'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:235$2038'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:228$2037'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:202$2036'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:201$2035'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:200$2034'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:199$2033'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:198$2032'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:191$2031'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:183$2030'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:182$2029'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:163$2028'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:162$2027'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:161$2026'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:157$2025'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:153$2024'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:152$2023'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:150$2022'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:148$2021'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:147$2020'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:145$2019'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:132$2018'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:131$2017'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:130$2016'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:129$2015'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:127$2014'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:126$2013'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:125$2012'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:124$2011'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:123$2010'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:121$2009'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:120$2008'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:119$2007'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:118$2006'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:117$2005'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:116$2004'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:112$2003'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:110$2002'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:109$2001'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:107$2000'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:104$1999'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:100$1998'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:91$1997'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:87$1996'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:80$1995'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:79$1994'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:78$1993'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:76$1992'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:75$1991'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:72$1990'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:71$1989'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:45$1988'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:43$1987'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:37$1986'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:36$1985'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:35$1984'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:34$1983'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6107$1927'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6097$1922'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6087$1917'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6077$1912'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6067$1907'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6057$1902'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6047$1897'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6037$1892'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6027$1887'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6017$1882'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6007$1877'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5997$1872'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5987$1867'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5977$1862'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5967$1857'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5957$1852'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5892$1846'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1550$2491'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5878$1839'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1546$2490'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5864$1832'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1542$2489'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5850$1825'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1538$2488'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5836$1818'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5826$1816'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5826$1816'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5820$1811'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5809$1809'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5809$1809'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5803$1804'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5790$1802'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5770$1788'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5758$1786'.
Found and cleaned up 264 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4243$1561'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4224$1560'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4177$1559'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4177$1559'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4160$1552'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4160$1552'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4143$1545'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4143$1545'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4126$1538'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4126$1538'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4109$1531'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4109$1531'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4092$1524'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4092$1524'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4075$1523'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4058$1522'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4047$1521'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4036$1520'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4025$1519'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4025$1519'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4014$1518'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4014$1518'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4003$1517'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4003$1517'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3992$1516'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3981$1515'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3970$1514'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3962$1500'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3954$1499'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3946$1498'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3938$1484'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3930$1483'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3922$1482'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3914$1468'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3906$1467'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3898$1466'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3890$1452'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3882$1451'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3874$1450'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3857$1449'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3857$1449'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3840$1448'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3840$1448'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3823$1447'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3823$1447'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3806$1446'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3806$1446'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3789$1445'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3789$1445'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3772$1444'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3772$1444'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3755$1443'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3738$1442'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3721$1441'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3721$1441'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3704$1440'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3704$1440'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3687$1439'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3687$1439'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3670$1438'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3670$1438'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3653$1437'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3653$1437'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3636$1436'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3636$1436'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3619$1435'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3619$1435'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3602$1434'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3585$1433'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3568$1432'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3568$1432'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3390$1217'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3390$1217'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3304$1073'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3181$876'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3140$861'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3088$849'.
Found and cleaned up 6 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3039$845'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3013$838'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2983$833'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2932$832'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2897$826'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2861$821'.
Found and cleaned up 7 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2781$795'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2759$794'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2744$782'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2724$781'.
Found and cleaned up 9 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2616$634'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2603$625'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2603$625'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2594$618'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2594$618'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2585$611'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2585$611'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2576$604'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2576$604'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2570$603'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2570$603'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2564$602'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2564$602'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2558$601'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2558$601'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2544$548'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2537$545'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2537$545'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2531$544'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2531$544'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2525$543'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2525$543'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2511$490'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2404$447'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2388$438'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2366$434'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2366$434'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2355$425'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2253$417'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2237$408'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2215$404'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2215$404'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2204$395'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2102$387'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2086$378'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2064$374'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2064$374'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2053$365'.
Found and cleaned up 14 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1951$357'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1935$348'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1913$344'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1913$344'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1902$335'.
Found and cleaned up 4 empty switches in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1857$331'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1798$318'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1740$317'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1694$313'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1694$313'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1676$305'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1646$294'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1624$286'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1618$284'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1618$284'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1613$283'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1607$281'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1607$281'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1567$260'.
Removing empty process `top.$proc$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1557$258'.
Cleaned up 1119 empty switches.

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~928 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1015 unused cells and 6955 unused wires.
<suppressed ~1323 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3270 debug messages>
Removed a total of 1090 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3930: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port A of cell $flatten\VexRiscv.\dataCache_1_.$procmux$4072: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'0
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1_.$procmux$4070: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'1
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1_.$procmux$4704: \VexRiscv.dataCache_1_.stageB_flusher_valid -> 1'1
      Replacing known input bits on port A of cell $procmux$10380: \builder_litedramwishbone2native_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10378: \builder_litedramwishbone2native_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10375: \builder_litedramwishbone2native_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9119: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$9117: \builder_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$9115: \builder_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$9123: \builder_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$9121: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$9287: \main_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9285: \main_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9303: \main_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9301: \main_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9319: \main_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9317: \main_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9417: \main_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9415: \main_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9433: \main_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9431: \main_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9449: \main_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9447: \main_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9512: \main_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9510: \main_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9528: \main_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9526: \main_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9544: \main_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9542: \main_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9607: \main_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9605: \main_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9623: \main_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9621: \main_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9639: \main_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9637: \main_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9702: \main_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9700: \main_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9718: \main_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9716: \main_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$9734: \main_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$9732: \main_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$9788: \main_sdram_sequencer_count -> 1'0
      Replacing known input bits on port A of cell $procmux$9955: \main_soclinux_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$9951: \main_soclinux_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$9948: \main_soclinux_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$9958: \main_soclinux_rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6515.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6524.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6533.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6542.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6626.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7009.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7027.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7043.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7052.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7063.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7077.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7093.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7111.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7131.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7153.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7178.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7206.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7236.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7267.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7350.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7357.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7365.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7374.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7384.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7395.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7407.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7420.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7434.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7449.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7465.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7482.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7505.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7526.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7529.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7535.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7548.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7550.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7556.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7566.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7568.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7574.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7592.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7605.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7607.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7613.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7623.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7625.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7631.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7649.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7717.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7744.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7759.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7768.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7778.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7780.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7786.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7808.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7814.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7820.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7829.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7835.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7841.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7847.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7856.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7877.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7886.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7898.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7907.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7920.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7929.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$7939.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7941.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7947.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8011.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8083.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8101.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8110.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8173.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8195.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8205.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8207.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8213.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8223.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8225.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8231.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8243.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8249.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8258.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8268.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8270.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8276.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8286.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8288.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8294.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8306.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8312.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$8321.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3987.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4159.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4161.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4167.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4194.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4196.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4202.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4212.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4214.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4220.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4233.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4236.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4238.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4245.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4248.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4250.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4257.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4260.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4262.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4270.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4272.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4275.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4277.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4284.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4287.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4289.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4296.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4299.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4301.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4308.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4310.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4317.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4319.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4325.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4345.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4347.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4349.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4356.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4358.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4364.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4389.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4392.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4394.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4402.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4404.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4407.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4409.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4416.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4419.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4421.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4428.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4431.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4433.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4440.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4442.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4449.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4451.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4458.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4460.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4466.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4483.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4485.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4487.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4494.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4496.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4502.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4522.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4524.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4530.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4543.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4545.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4551.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4564.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4566.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4572.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4585.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4587.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4593.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4610.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4612.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4614.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4623.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4625.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4627.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4629.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4637.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4639.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4641.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4649.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4651.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4653.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4660.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4662.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1_.$procmux$4668.
    dead port 1/2 on $mux $procmux$9180.
Removed 192 multiplexer ports.
<suppressed ~998 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6636: $auto$opt_reduce.cc:134:opt_mux$12355
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6643: $auto$opt_reduce.cc:134:opt_mux$12357
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6735: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5035_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_mux$12359 $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP $flatten\VexRiscv.$procmux$6649_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6769: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_mux$12363 $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP $auto$opt_reduce.cc:134:opt_mux$12361 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6789: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12365 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6878: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12367 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6894: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5035_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12375 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_mux$12373 $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $auto$opt_reduce.cc:134:opt_mux$12371 $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP $flatten\VexRiscv.$procmux$6649_CMP $auto$opt_reduce.cc:134:opt_mux$12369 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6936: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12377 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6952: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12383 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_mux$12381 $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP $auto$opt_reduce.cc:134:opt_mux$12379 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6974: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12385 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7270: { $flatten\VexRiscv.$procmux$5994_CMP $flatten\VexRiscv.$procmux$6750_CMP $flatten\VexRiscv.$procmux$7207_CMP $flatten\VexRiscv.$procmux$6036_CMP $flatten\VexRiscv.$procmux$5119_CMP $flatten\VexRiscv.$procmux$6675_CMP $flatten\VexRiscv.$procmux$6744_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$6654_CMP $flatten\VexRiscv.$procmux$6900_CMP $flatten\VexRiscv.$procmux$6651_CMP $flatten\VexRiscv.$procmux$6649_CMP $auto$opt_reduce.cc:134:opt_mux$12387 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7518: { $flatten\VexRiscv.$procmux$7521_CMP $auto$opt_reduce.cc:134:opt_mux$12389 }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$7595: { }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$7652: { }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7683: $auto$opt_reduce.cc:134:opt_mux$12391
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$8452:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN[31:0]$2814 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4000:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN[31:0]$3848 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4008:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN[21:0]$3842 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4732:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN[7:0]$3668 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4738:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN[7:0]$3671 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4744:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN[7:0]$3674 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4750:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [7:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN[7:0]$3677 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4758:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [21:1] = { $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] $flatten\VexRiscv.\dataCache_1_.$0$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN[21:0]$3661 [0] }
    New ctrl vector for $pmux cell $procmux$10098: $auto$opt_reduce.cc:134:opt_mux$12393
    New ctrl vector for $pmux cell $procmux$10103: $auto$opt_reduce.cc:134:opt_mux$12395
    New ctrl vector for $pmux cell $procmux$10108: { $procmux$10101_CMP $auto$opt_reduce.cc:134:opt_mux$12397 }
    New ctrl vector for $pmux cell $procmux$10113: { $procmux$10101_CMP $auto$opt_reduce.cc:134:opt_mux$12399 }
    New ctrl vector for $pmux cell $procmux$10118: { $procmux$10101_CMP $auto$opt_reduce.cc:134:opt_mux$12401 }
    New ctrl vector for $pmux cell $procmux$10123: { $procmux$10101_CMP $auto$opt_reduce.cc:134:opt_mux$12403 }
    New ctrl vector for $pmux cell $procmux$10128: { $procmux$10101_CMP $auto$opt_reduce.cc:134:opt_mux$12405 }
    New ctrl vector for $pmux cell $procmux$10271: $auto$opt_reduce.cc:134:opt_mux$12407
    New ctrl vector for $pmux cell $procmux$10286: $auto$opt_reduce.cc:134:opt_mux$12409
    New ctrl vector for $pmux cell $procmux$10293: $auto$opt_reduce.cc:134:opt_mux$12411
    New ctrl vector for $pmux cell $procmux$10297: $auto$opt_reduce.cc:134:opt_mux$12413
    New ctrl vector for $pmux cell $procmux$10323: $auto$opt_reduce.cc:134:opt_mux$12415
    New ctrl vector for $pmux cell $procmux$10330: $auto$opt_reduce.cc:134:opt_mux$12417
    New ctrl vector for $pmux cell $procmux$10335: { $procmux$10314_CMP $auto$opt_reduce.cc:134:opt_mux$12419 }
    New ctrl vector for $pmux cell $procmux$10465: $auto$opt_reduce.cc:134:opt_mux$12421
    New ctrl vector for $pmux cell $procmux$10469: $auto$opt_reduce.cc:134:opt_mux$12423
    New ctrl vector for $pmux cell $procmux$10552: $auto$opt_reduce.cc:134:opt_mux$12425
    New ctrl vector for $pmux cell $procmux$10559: $auto$opt_reduce.cc:134:opt_mux$12427
    New ctrl vector for $pmux cell $procmux$10573: { $procmux$10530_CMP $auto$opt_reduce.cc:134:opt_mux$12429 }
    New ctrl vector for $pmux cell $procmux$10579: $auto$opt_reduce.cc:134:opt_mux$12431
    New ctrl vector for $pmux cell $procmux$10659: $auto$opt_reduce.cc:134:opt_mux$12433
    New ctrl vector for $pmux cell $procmux$10679: $auto$opt_reduce.cc:134:opt_mux$12435
    New ctrl vector for $pmux cell $procmux$10708: { $procmux$10643_CMP $auto$opt_reduce.cc:134:opt_mux$12437 }
    New ctrl vector for $pmux cell $procmux$10736: $auto$opt_reduce.cc:134:opt_mux$12439
    New ctrl vector for $pmux cell $procmux$10748: $auto$opt_reduce.cc:134:opt_mux$12441
    New ctrl vector for $pmux cell $procmux$10770: { $procmux$10643_CMP $procmux$10635_CMP $auto$opt_reduce.cc:134:opt_mux$12443 }
    New ctrl vector for $pmux cell $procmux$10799: $auto$opt_reduce.cc:134:opt_mux$12445
    New ctrl vector for $pmux cell $procmux$10819: $auto$opt_reduce.cc:134:opt_mux$12447
    New ctrl vector for $pmux cell $procmux$10880: $auto$opt_reduce.cc:134:opt_mux$12449
    New ctrl vector for $pmux cell $procmux$10900: $auto$opt_reduce.cc:134:opt_mux$12451
    New ctrl vector for $pmux cell $procmux$10929: { $procmux$10864_CMP $auto$opt_reduce.cc:134:opt_mux$12453 }
    New ctrl vector for $pmux cell $procmux$10957: $auto$opt_reduce.cc:134:opt_mux$12455
    New ctrl vector for $pmux cell $procmux$10963: $auto$opt_reduce.cc:134:opt_mux$12457
    New ctrl vector for $pmux cell $procmux$10991: { $procmux$10864_CMP $procmux$10856_CMP $auto$opt_reduce.cc:134:opt_mux$12459 }
    New ctrl vector for $pmux cell $procmux$11020: $auto$opt_reduce.cc:134:opt_mux$12461
    New ctrl vector for $pmux cell $procmux$11040: $auto$opt_reduce.cc:134:opt_mux$12463
    New ctrl vector for $pmux cell $procmux$11101: $auto$opt_reduce.cc:134:opt_mux$12465
    New ctrl vector for $pmux cell $procmux$11121: $auto$opt_reduce.cc:134:opt_mux$12467
    New ctrl vector for $pmux cell $procmux$11150: { $procmux$11085_CMP $auto$opt_reduce.cc:134:opt_mux$12469 }
    New ctrl vector for $pmux cell $procmux$11178: $auto$opt_reduce.cc:134:opt_mux$12471
    New ctrl vector for $pmux cell $procmux$11184: $auto$opt_reduce.cc:134:opt_mux$12473
    New ctrl vector for $pmux cell $procmux$11206: { $procmux$11085_CMP $procmux$11077_CMP $auto$opt_reduce.cc:134:opt_mux$12475 }
    New ctrl vector for $pmux cell $procmux$11235: $auto$opt_reduce.cc:134:opt_mux$12477
    New ctrl vector for $pmux cell $procmux$11261: $auto$opt_reduce.cc:134:opt_mux$12479
    New ctrl vector for $pmux cell $procmux$11322: $auto$opt_reduce.cc:134:opt_mux$12481
    New ctrl vector for $pmux cell $procmux$11342: $auto$opt_reduce.cc:134:opt_mux$12483
    New ctrl vector for $pmux cell $procmux$11371: { $procmux$11306_CMP $auto$opt_reduce.cc:134:opt_mux$12485 }
    New ctrl vector for $pmux cell $procmux$11405: $auto$opt_reduce.cc:134:opt_mux$12487
    New ctrl vector for $pmux cell $procmux$11411: $auto$opt_reduce.cc:134:opt_mux$12489
    New ctrl vector for $pmux cell $procmux$11433: { $procmux$11306_CMP $procmux$11298_CMP $auto$opt_reduce.cc:134:opt_mux$12491 }
    New ctrl vector for $pmux cell $procmux$11462: $auto$opt_reduce.cc:134:opt_mux$12493
    New ctrl vector for $pmux cell $procmux$11482: $auto$opt_reduce.cc:134:opt_mux$12495
    Consolidated identical input bits for $mux cell $procmux$8458:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [7:1] = { $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] $0$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN[7:0]$1930 [0] }
    Consolidated identical input bits for $mux cell $procmux$8464:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [7:1] = { $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] $0$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN[7:0]$1925 [0] }
    Consolidated identical input bits for $mux cell $procmux$8470:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [7:1] = { $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] $0$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN[7:0]$1920 [0] }
    Consolidated identical input bits for $mux cell $procmux$8476:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [7:1] = { $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] $0$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN[7:0]$1915 [0] }
    Consolidated identical input bits for $mux cell $procmux$8482:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [7:1] = { $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] $0$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN[7:0]$1910 [0] }
    Consolidated identical input bits for $mux cell $procmux$8488:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [7:1] = { $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] $0$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN[7:0]$1905 [0] }
    Consolidated identical input bits for $mux cell $procmux$8494:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [7:1] = { $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] $0$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN[7:0]$1900 [0] }
    Consolidated identical input bits for $mux cell $procmux$8500:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [7:1] = { $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] $0$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN[7:0]$1895 [0] }
    Consolidated identical input bits for $mux cell $procmux$8506:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [7:1] = { $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] $0$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN[7:0]$1890 [0] }
    Consolidated identical input bits for $mux cell $procmux$8512:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [7:1] = { $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] $0$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN[7:0]$1885 [0] }
    Consolidated identical input bits for $mux cell $procmux$8518:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [7:1] = { $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] $0$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN[7:0]$1880 [0] }
    Consolidated identical input bits for $mux cell $procmux$8524:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [7:1] = { $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] $0$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN[7:0]$1875 [0] }
    Consolidated identical input bits for $mux cell $procmux$8530:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [7:1] = { $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] $0$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN[7:0]$1870 [0] }
    Consolidated identical input bits for $mux cell $procmux$8536:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [7:1] = { $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] $0$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN[7:0]$1865 [0] }
    Consolidated identical input bits for $mux cell $procmux$8542:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [7:1] = { $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] $0$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN[7:0]$1860 [0] }
    Consolidated identical input bits for $mux cell $procmux$8548:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [7:1] = { $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] $0$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN[7:0]$1855 [0] }
    Consolidated identical input bits for $mux cell $procmux$8554:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0]
      New connections: $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [23:1] = { $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] $0$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN[23:0]$1849 [0] }
    Consolidated identical input bits for $mux cell $procmux$8560:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0]
      New connections: $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [24:1] = { $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] $0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN[24:0]$1842 [0] }
    Consolidated identical input bits for $mux cell $procmux$8566:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0]
      New connections: $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [24:1] = { $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] $0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN[24:0]$1835 [0] }
    Consolidated identical input bits for $mux cell $procmux$8572:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0]
      New connections: $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [24:1] = { $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] $0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN[24:0]$1828 [0] }
    Consolidated identical input bits for $mux cell $procmux$8578:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0]
      New connections: $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [24:1] = { $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] $0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN[24:0]$1821 [0] }
    Consolidated identical input bits for $mux cell $procmux$8586:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0]
      New connections: $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [9:1] = { $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] $0$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN[9:0]$1814 [0] }
    Consolidated identical input bits for $mux cell $procmux$8594:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0]
      New connections: $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [9:1] = { $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] $0$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN[9:0]$1807 [0] }
    Consolidated identical input bits for $mux cell $procmux$8600:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0]
      New connections: $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791 [0] }
    Consolidated identical input bits for $mux cell $procmux$8606:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8]
      New connections: { $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [31:9] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_EN[31:0]$1794 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$8612:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16]
      New connections: { $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [31:17] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [15:0] } = { 8'00000000 $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$8618:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24]
      New connections: { $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [31:25] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [23:0] } = { $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] $0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5778$234_EN[31:0]$1800 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $procmux$8893: { $eq$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3266$1010_Y $procmux$8879_CMP $procmux$8877_CMP $procmux$8876_CMP $procmux$8875_CMP $procmux$8874_CMP $procmux$8873_CMP $eq$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3388$1211_Y $procmux$8894_CMP }
    New ctrl vector for $pmux cell $procmux$8932: { $procmux$8857_CMP $procmux$8856_CMP $procmux$8855_CMP $procmux$8854_CMP $procmux$8853_CMP $procmux$8852_CMP $procmux$8851_CMP $procmux$8850_CMP $procmux$8849_CMP $procmux$8848_CMP $procmux$8847_CMP $procmux$8846_CMP $procmux$8845_CMP $procmux$8844_CMP $procmux$8843_CMP $eq$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3244$1002_Y }
  Optimizing cells in module \top.
Performed a total of 104 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$12190 ($dff) from module top.
Setting constant 0-bit at position 1 on $procdff$12190 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$11842 ($dff) from module top.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1393 unused wires.
<suppressed ~22 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10293.
    dead port 2/2 on $mux $procmux$10293.
    dead port 1/2 on $mux $procmux$10297.
Removed 3 multiplexer ports.
<suppressed ~1004 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5844: $auto$opt_reduce.cc:134:opt_mux$12497
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5854: $auto$opt_reduce.cc:134:opt_mux$12499
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5864: $auto$opt_reduce.cc:134:opt_mux$12501
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5876: $auto$opt_reduce.cc:134:opt_mux$12503
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5888: $auto$opt_reduce.cc:134:opt_mux$12505
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5900: $auto$opt_reduce.cc:134:opt_mux$12507
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5925: $auto$opt_reduce.cc:134:opt_mux$12509
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5950: $auto$opt_reduce.cc:134:opt_mux$12511
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5975: $auto$opt_reduce.cc:134:opt_mux$12513
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6446: $auto$opt_reduce.cc:134:opt_mux$12515
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6462: $auto$opt_reduce.cc:134:opt_mux$12517
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6478: $auto$opt_reduce.cc:134:opt_mux$12519
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$7270: { $auto$opt_reduce.cc:134:opt_mux$12523 $auto$opt_reduce.cc:134:opt_mux$12521 $auto$opt_reduce.cc:134:opt_mux$12387 }
    New ctrl vector for $pmux cell $procmux$10128: $auto$opt_reduce.cc:134:opt_mux$12393
  Optimizing cells in module \top.
Performed a total of 14 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 1 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 2 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 3 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 4 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 5 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 6 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 7 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 8 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 9 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 10 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 11 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 12 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 13 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 14 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 15 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 16 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 17 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 18 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 19 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 20 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 21 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 22 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 23 on $procdff$12106 ($dff) from module top.
Setting constant 0-bit at position 0 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 1 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 2 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 3 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 4 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 5 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 6 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 7 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 8 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 9 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 10 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 11 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 12 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 13 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 14 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 15 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 24 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 25 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 26 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 27 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 28 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 29 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 30 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 31 on $procdff$12103 ($dff) from module top.
Setting constant 0-bit at position 0 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 1 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 2 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 3 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 4 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 5 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 6 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 7 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 16 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 17 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 18 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 19 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 20 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 21 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 22 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 23 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 24 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 25 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 26 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 27 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 28 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 29 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 30 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 31 on $procdff$12100 ($dff) from module top.
Setting constant 0-bit at position 8 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 9 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 10 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 11 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 12 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 13 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 14 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 15 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 16 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 17 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 18 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 19 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 20 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 21 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 22 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 23 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 24 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 25 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 26 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 27 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 28 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 29 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 30 on $procdff$12097 ($dff) from module top.
Setting constant 0-bit at position 31 on $procdff$12097 ($dff) from module top.

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 17 unused wires.
<suppressed ~4 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1004 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.$flatten\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3194$2495_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:176$3834_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:570$3617_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:573$3618_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:576$3619_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:579$3620_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:555$3616_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5959$242_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5969$243_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6059$252_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6069$253_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6079$254_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6089$255_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6099$256_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6109$257_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5979$244_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5989$245_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5999$246_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6009$247_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6019$248_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6029$249_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6039$250_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6049$251_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.MmuPlugin_shared_state_1_ as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv._zz_137_ as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.builder_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_refresher_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_state as FSM state register:
    Register has an initialization value.
Not marking top.main_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking top.main_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.main_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1004 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$12335 ($dff) from module top (D = \builder_next_state, Q = \builder_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12524 ($sdff) from module top (D = \builder_next_state, Q = \builder_state).
Adding SRST signal on $procdff$12334 ($dff) from module top (D = $procmux$8811_Y, Q = \builder_csr_bankarray_interface7_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12333 ($dff) from module top (D = $procmux$8820_Y, Q = \builder_csr_bankarray_interface6_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12332 ($dff) from module top (D = $procmux$8841_Y, Q = \builder_csr_bankarray_interface5_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12331 ($dff) from module top (D = $procmux$8871_Y, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12330 ($dff) from module top (D = $procmux$8893_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12329 ($dff) from module top (D = \main_storage, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12328 ($dff) from module top (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$12327 ($dff) from module top (D = $procmux$8918_Y, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12326 ($dff) from module top (D = $procmux$8932_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 8'00000000).
Adding SRST signal on $procdff$12325 ($dff) from module top (D = $procmux$9109_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12545 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5128$1785_Y, Q = \builder_count).
Adding SRST signal on $procdff$12324 ($dff) from module top (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$12323 ($dff) from module top (D = $procmux$9119_Y, Q = \builder_grant, rval = 1'0).
Adding EN signal on $procdff$12322 ($dff) from module top (D = \builder_soclinux_wishbone_dat_w [7:0], Q = \builder_soclinux_dat_w).
Adding SRST signal on $procdff$12321 ($dff) from module top (D = $procmux$9130_Y, Q = \builder_soclinux_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12550 ($sdff) from module top (D = \builder_soclinux_we_next_value2, Q = \builder_soclinux_we).
Adding EN signal on $procdff$12320 ($dff) from module top (D = \builder_soclinux_adr_next_value1, Q = \builder_soclinux_adr).
Adding SRST signal on $auto$opt_dff.cc:764:run$12552 ($dffe) from module top (D = { \builder_shared_adr [13:11] \builder_soclinux_wishbone_adr [10:0] }, Q = \builder_soclinux_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$12319 ($dff) from module top (D = \builder_spimaster_next_state, Q = \builder_spimaster_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12558 ($sdff) from module top (D = \builder_spimaster_next_state, Q = \builder_spimaster_state).
Adding SRST signal on $procdff$12318 ($dff) from module top (D = \builder_litedramwishbone2native_next_state, Q = \builder_litedramwishbone2native_state, rval = 1'0).
Adding SRST signal on $procdff$12317 ($dff) from module top (D = \builder_fullmemorywe_next_state, Q = \builder_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12573 ($sdff) from module top (D = \builder_fullmemorywe_next_state, Q = \builder_fullmemorywe_state).
Adding SRST signal on $procdff$12316 ($dff) from module top (D = \builder_new_master_rdata_valid2, Q = \builder_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$12315 ($dff) from module top (D = \builder_new_master_rdata_valid1, Q = \builder_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$12314 ($dff) from module top (D = \builder_new_master_rdata_valid0, Q = \builder_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$12313 ($dff) from module top (D = $or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4967$1760_Y, Q = \builder_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$12312 ($dff) from module top (D = $or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4966$1748_Y, Q = \builder_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$12311 ($dff) from module top (D = \builder_multiplexer_next_state, Q = \builder_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12588 ($sdff) from module top (D = \builder_multiplexer_next_state, Q = \builder_multiplexer_state).
Adding SRST signal on $procdff$12310 ($dff) from module top (D = \builder_bankmachine3_next_state, Q = \builder_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12604 ($sdff) from module top (D = \builder_bankmachine3_next_state, Q = \builder_bankmachine3_state).
Adding SRST signal on $procdff$12309 ($dff) from module top (D = \builder_bankmachine2_next_state, Q = \builder_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12624 ($sdff) from module top (D = \builder_bankmachine2_next_state, Q = \builder_bankmachine2_state).
Adding SRST signal on $procdff$12308 ($dff) from module top (D = \builder_bankmachine1_next_state, Q = \builder_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12644 ($sdff) from module top (D = \builder_bankmachine1_next_state, Q = \builder_bankmachine1_state).
Adding SRST signal on $procdff$12307 ($dff) from module top (D = \builder_bankmachine0_next_state, Q = \builder_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12664 ($sdff) from module top (D = \builder_bankmachine0_next_state, Q = \builder_bankmachine0_state).
Adding SRST signal on $procdff$12306 ($dff) from module top (D = \builder_refresher_next_state, Q = \builder_refresher_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12684 ($sdff) from module top (D = \builder_refresher_next_state, Q = \builder_refresher_state).
Adding SRST signal on $procdff$12304 ($dff) from module top (D = { $procmux$8624_Y $procmux$9859_Y }, Q = \soclinux_storage, rval = 16'0000000001111101).
Adding EN signal on $auto$opt_dff.cc:702:run$12694 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \soclinux_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$12694 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \soclinux_storage [7:0]).
Adding SRST signal on $procdff$12303 ($dff) from module top (D = $procmux$9143_Y, Q = \soclinux_miso_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12697 ($sdff) from module top (D = $procmux$9141_Y, Q = \soclinux_miso_data).
Adding SRST signal on $procdff$12302 ($dff) from module top (D = $procmux$9150_Y, Q = \soclinux_mosi_sel, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12699 ($sdff) from module top (D = $procmux$9150_Y, Q = \soclinux_mosi_sel).
Adding SRST signal on $procdff$12301 ($dff) from module top (D = $procmux$9155_Y, Q = \soclinux_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12703 ($sdff) from module top (D = \soclinux_mosi_storage, Q = \soclinux_mosi_data).
Adding SRST signal on $procdff$12300 ($dff) from module top (D = $procmux$8963_Y, Q = \soclinux_clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12299 ($dff) from module top (D = $procmux$9159_Y, Q = \soclinux_count, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12706 ($sdff) from module top (D = \soclinux_count_spimaster_next_value, Q = \soclinux_count).
Adding SRST signal on $procdff$12297 ($dff) from module top (D = $procmux$9163_Y, Q = \soclinux_loopback_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12708 ($sdff) from module top (D = \builder_soclinux_dat_w [0], Q = \soclinux_loopback_storage).
Adding SRST signal on $procdff$12295 ($dff) from module top (D = $procmux$9167_Y, Q = \soclinux_cs_storage, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$12710 ($sdff) from module top (D = \builder_soclinux_dat_w [0], Q = \soclinux_cs_storage).
Adding EN signal on $procdff$12293 ($dff) from module top (D = \builder_soclinux_dat_w, Q = \soclinux_mosi_storage).
Adding SRST signal on $procdff$12292 ($dff) from module top (D = \builder_csr_bankarray_csrbank4_control0_re, Q = \soclinux_control_re, rval = 1'0).
Adding SRST signal on $procdff$12291 ($dff) from module top (D = { $procmux$8671_Y $procmux$9136_Y }, Q = \soclinux_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12714 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \soclinux_control_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$12714 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \soclinux_control_storage [7:0]).
Adding SRST signal on $procdff$12290 ($dff) from module top (D = $procmux$9175_Y, Q = \soclinux_miso, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12717 ($sdff) from module top (D = \soclinux_miso_data, Q = \soclinux_miso).
Adding SRST signal on $procdff$12289 ($dff) from module top (D = $procmux$9180_Y, Q = \main_count, rval = 22'1011111010111100001000).
Adding SRST signal on $procdff$12288 ($dff) from module top (D = $procmux$9186_Y, Q = \main_mode, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12722 ($sdff) from module top (D = 1'1, Q = \main_mode).
Adding SRST signal on $procdff$12287 ($dff) from module top (D = $procmux$9190_Y, Q = \main_chaser, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12724 ($sdff) from module top (D = { \main_chaser [6:0] $not$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5052$1774_Y }, Q = \main_chaser).
Adding SRST signal on $procdff$12286 ($dff) from module top (D = \builder_csr_bankarray_csrbank2_out0_re, Q = \main_re, rval = 1'0).
Adding SRST signal on $procdff$12285 ($dff) from module top (D = $procmux$9194_Y, Q = \main_storage, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12727 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_storage).
Adding SRST signal on $procdff$12284 ($dff) from module top (D = $procmux$9198_Y, Q = \main_wishbone_bridge_wdata_consumed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12731 ($sdff) from module top (D = 1'1, Q = \main_wishbone_bridge_wdata_consumed).
Adding SRST signal on $procdff$12283 ($dff) from module top (D = $procmux$9205_Y, Q = \main_wishbone_bridge_cmd_consumed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12735 ($sdff) from module top (D = 1'1, Q = \main_wishbone_bridge_cmd_consumed).
Adding SRST signal on $procdff$12282 ($dff) from module top (D = $procmux$9217_Y, Q = \main_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$12281 ($dff) from module top (D = $procmux$9224_Y, Q = \main_wishbone_bridge_rdata_converter_converter_demux, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12738 ($sdff) from module top (D = $procmux$9222_Y, Q = \main_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$12279 ($dff) from module top (D = { $procmux$8677_Y $procmux$10037_Y $procmux$8729_Y $procmux$8738_Y $procmux$8748_Y $procmux$8759_Y $procmux$8771_Y $procmux$8784_Y }, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [127:112]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [95:80]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [79:64]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [63:48]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [47:32]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [31:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [15:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$12740 ($sdff) from module top (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [111:96]).
Adding SRST signal on $procdff$12276 ($dff) from module top (D = $procmux$9256_Y, Q = \main_wishbone_bridge_wdata_converter_converter_mux, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12765 ($sdff) from module top (D = $procmux$9254_Y, Q = \main_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$12275 ($dff) from module top (D = $procmux$9260_Y, Q = \main_wishbone_bridge_count, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12767 ($sdff) from module top (D = \main_wishbone_bridge_count_litedramwishbone2native_next_value, Q = \main_wishbone_bridge_count).
Adding SRST signal on $procdff$12273 ($dff) from module top (D = $procmux$9267_Y, Q = \main_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$12769 ($sdff) from module top (D = $procmux$9267_Y, Q = \main_sdram_time1).
Adding SRST signal on $procdff$12272 ($dff) from module top (D = $procmux$9274_Y, Q = \main_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$12773 ($sdff) from module top (D = $procmux$9274_Y, Q = \main_sdram_time0).
Adding SRST signal on $procdff$12271 ($dff) from module top (D = $procmux$9281_Y [2], Q = \main_sdram_twtrcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12271 ($dff) from module top (D = $procmux$9278_Y [1:0], Q = \main_sdram_twtrcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12780 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4959$1735_Y [1:0], Q = \main_sdram_twtrcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$12777 ($sdff) from module top (D = $procmux$9281_Y [2], Q = \main_sdram_twtrcon_count [2]).
Adding SRST signal on $procdff$12270 ($dff) from module top (D = $procmux$9287_Y, Q = \main_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12269 ($dff) from module top (D = $procmux$9294_Y, Q = \main_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12790 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4944$1732_Y, Q = \main_sdram_tccdcon_count).
Adding SRST signal on $procdff$12268 ($dff) from module top (D = $procmux$9306_Y, Q = \main_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12267 ($dff) from module top (D = $procmux$9310_Y, Q = \main_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12795 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4929$1729_Y, Q = \main_sdram_trrdcon_count).
Adding SRST signal on $procdff$12266 ($dff) from module top (D = $procmux$9322_Y, Q = \main_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12265 ($dff) from module top (D = $procmux$9363_Y, Q = \main_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12798 ($sdff) from module top (D = $procmux$9334_Y, Q = \main_sdram_choose_req_grant).
Adding SRST signal on $procdff$12263 ($dff) from module top (D = $procmux$9411_Y [1], Q = \main_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$12263 ($dff) from module top (D = $procmux$9408_Y [0], Q = \main_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12815 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4779$1717_Y [0], Q = \main_sdram_bankmachine3_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$12812 ($sdff) from module top (D = $procmux$9411_Y [1], Q = \main_sdram_bankmachine3_trascon_count [1]).
Adding SRST signal on $procdff$12262 ($dff) from module top (D = $procmux$9417_Y, Q = \main_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12261 ($dff) from module top (D = $procmux$9427_Y, Q = \main_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12823 ($sdff) from module top (D = $procmux$9427_Y, Q = \main_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$12260 ($dff) from module top (D = $procmux$9433_Y, Q = \main_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12259 ($dff) from module top (D = $procmux$9443_Y, Q = \main_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12830 ($sdff) from module top (D = $procmux$9443_Y, Q = \main_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$12258 ($dff) from module top (D = $procmux$9449_Y, Q = \main_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12257 ($dff) from module top (D = $procmux$9456_Y, Q = \main_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12839 ($sdff) from module top (D = 1'1, Q = \main_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$12256 ($dff) from module top (D = $procmux$9466_Y, Q = \main_sdram_bankmachine3_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12841 ($sdff) from module top (D = \main_sdram_bankmachine3_cmd_buffer_source_payload_addr [21:9], Q = \main_sdram_bankmachine3_row).
Adding SRST signal on $procdff$12255 ($dff) from module top (D = $procmux$9470_Y, Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12847 ($sdff) from module top (D = \main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [22:1], Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$12254 ($dff) from module top (D = $procmux$9474_Y, Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12849 ($sdff) from module top (D = \main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$12251 ($dff) from module top (D = $procmux$9482_Y, Q = \main_sdram_bankmachine3_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12851 ($sdff) from module top (D = \main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine3_cmd_buffer_source_valid).
Adding SRST signal on $procdff$12250 ($dff) from module top (D = $procmux$9486_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12853 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4722$1701_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$12249 ($dff) from module top (D = $procmux$9490_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12855 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4719$1700_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$12248 ($dff) from module top (D = $procmux$9499_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$12857 ($sdff) from module top (D = $procmux$9499_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$12247 ($dff) from module top (D = $procmux$9506_Y [1], Q = \main_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$12247 ($dff) from module top (D = $procmux$9503_Y [0], Q = \main_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12868 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4703$1695_Y [0], Q = \main_sdram_bankmachine2_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$12865 ($sdff) from module top (D = $procmux$9506_Y [1], Q = \main_sdram_bankmachine2_trascon_count [1]).
Adding SRST signal on $procdff$12246 ($dff) from module top (D = $procmux$9512_Y, Q = \main_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12245 ($dff) from module top (D = $procmux$9522_Y, Q = \main_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12876 ($sdff) from module top (D = $procmux$9522_Y, Q = \main_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$12244 ($dff) from module top (D = $procmux$9528_Y, Q = \main_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12243 ($dff) from module top (D = $procmux$9538_Y, Q = \main_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12883 ($sdff) from module top (D = $procmux$9538_Y, Q = \main_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$12242 ($dff) from module top (D = $procmux$9544_Y, Q = \main_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12241 ($dff) from module top (D = $procmux$9551_Y, Q = \main_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12892 ($sdff) from module top (D = 1'1, Q = \main_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$12240 ($dff) from module top (D = $procmux$9561_Y, Q = \main_sdram_bankmachine2_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12894 ($sdff) from module top (D = \main_sdram_bankmachine2_cmd_buffer_source_payload_addr [21:9], Q = \main_sdram_bankmachine2_row).
Adding SRST signal on $procdff$12239 ($dff) from module top (D = $procmux$9565_Y, Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12900 ($sdff) from module top (D = \main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [22:1], Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$12238 ($dff) from module top (D = $procmux$9569_Y, Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12902 ($sdff) from module top (D = \main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$12235 ($dff) from module top (D = $procmux$9577_Y, Q = \main_sdram_bankmachine2_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12904 ($sdff) from module top (D = \main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine2_cmd_buffer_source_valid).
Adding SRST signal on $procdff$12234 ($dff) from module top (D = $procmux$9581_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12906 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4646$1679_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$12233 ($dff) from module top (D = $procmux$9585_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12908 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4643$1678_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$12232 ($dff) from module top (D = $procmux$9594_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$12910 ($sdff) from module top (D = $procmux$9594_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$12231 ($dff) from module top (D = $procmux$9601_Y [1], Q = \main_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$12231 ($dff) from module top (D = $procmux$9598_Y [0], Q = \main_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12921 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4627$1673_Y [0], Q = \main_sdram_bankmachine1_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$12918 ($sdff) from module top (D = $procmux$9601_Y [1], Q = \main_sdram_bankmachine1_trascon_count [1]).
Adding SRST signal on $procdff$12230 ($dff) from module top (D = $procmux$9607_Y, Q = \main_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12229 ($dff) from module top (D = $procmux$9617_Y, Q = \main_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12929 ($sdff) from module top (D = $procmux$9617_Y, Q = \main_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$12228 ($dff) from module top (D = $procmux$9623_Y, Q = \main_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12227 ($dff) from module top (D = $procmux$9633_Y, Q = \main_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12936 ($sdff) from module top (D = $procmux$9633_Y, Q = \main_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$12226 ($dff) from module top (D = $procmux$9639_Y, Q = \main_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12225 ($dff) from module top (D = $procmux$9646_Y, Q = \main_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12945 ($sdff) from module top (D = 1'1, Q = \main_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$12224 ($dff) from module top (D = $procmux$9656_Y, Q = \main_sdram_bankmachine1_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12947 ($sdff) from module top (D = \main_sdram_bankmachine1_cmd_buffer_source_payload_addr [21:9], Q = \main_sdram_bankmachine1_row).
Adding SRST signal on $procdff$12223 ($dff) from module top (D = $procmux$9660_Y, Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12953 ($sdff) from module top (D = \main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [22:1], Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$12222 ($dff) from module top (D = $procmux$9664_Y, Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12955 ($sdff) from module top (D = \main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$12219 ($dff) from module top (D = $procmux$9672_Y, Q = \main_sdram_bankmachine1_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12957 ($sdff) from module top (D = \main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine1_cmd_buffer_source_valid).
Adding SRST signal on $procdff$12218 ($dff) from module top (D = $procmux$9676_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12959 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4570$1657_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$12217 ($dff) from module top (D = $procmux$9680_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12961 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4567$1656_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$12216 ($dff) from module top (D = $procmux$9689_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$12963 ($sdff) from module top (D = $procmux$9689_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$12215 ($dff) from module top (D = $procmux$9696_Y [1], Q = \main_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$12215 ($dff) from module top (D = $procmux$9693_Y [0], Q = \main_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12974 ($sdff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4551$1651_Y [0], Q = \main_sdram_bankmachine0_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$12971 ($sdff) from module top (D = $procmux$9696_Y [1], Q = \main_sdram_bankmachine0_trascon_count [1]).
Adding SRST signal on $procdff$12214 ($dff) from module top (D = $procmux$9702_Y, Q = \main_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12213 ($dff) from module top (D = $procmux$9712_Y, Q = \main_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12982 ($sdff) from module top (D = $procmux$9712_Y, Q = \main_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$12212 ($dff) from module top (D = $procmux$9718_Y, Q = \main_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12211 ($dff) from module top (D = $procmux$9728_Y, Q = \main_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12989 ($sdff) from module top (D = $procmux$9728_Y, Q = \main_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$12210 ($dff) from module top (D = $procmux$9734_Y, Q = \main_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12209 ($dff) from module top (D = $procmux$9741_Y, Q = \main_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12998 ($sdff) from module top (D = 1'1, Q = \main_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$12208 ($dff) from module top (D = $procmux$9751_Y, Q = \main_sdram_bankmachine0_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13000 ($sdff) from module top (D = \main_sdram_bankmachine0_cmd_buffer_source_payload_addr [21:9], Q = \main_sdram_bankmachine0_row).
Adding SRST signal on $procdff$12207 ($dff) from module top (D = $procmux$9755_Y, Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13006 ($sdff) from module top (D = \main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [22:1], Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$12206 ($dff) from module top (D = $procmux$9759_Y, Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13008 ($sdff) from module top (D = \main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$12203 ($dff) from module top (D = $procmux$9767_Y, Q = \main_sdram_bankmachine0_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13010 ($sdff) from module top (D = \main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine0_cmd_buffer_source_valid).
Adding SRST signal on $procdff$12202 ($dff) from module top (D = $procmux$9771_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13012 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4494$1635_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$12201 ($dff) from module top (D = $procmux$9775_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13014 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4491$1634_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$12200 ($dff) from module top (D = $procmux$9784_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$13016 ($sdff) from module top (D = $procmux$9784_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$12199 ($dff) from module top (D = $procmux$9790_Y, Q = \main_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13026 ($sdff) from module top (D = $procmux$9788_Y, Q = \main_sdram_sequencer_count).
Adding SRST signal on $procdff$12198 ($dff) from module top (D = $procmux$9800_Y, Q = \main_sdram_sequencer_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13030 ($sdff) from module top (D = $procmux$9800_Y, Q = \main_sdram_sequencer_counter).
Adding SRST signal on $procdff$12197 ($dff) from module top (D = $procmux$9009_Y, Q = \main_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$12196 ($dff) from module top (D = $procmux$9809_Y, Q = \main_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13035 ($sdff) from module top (D = $procmux$9807_Y, Q = \main_sdram_postponer_count).
Adding SRST signal on $procdff$12195 ($dff) from module top (D = $procmux$9048_Y, Q = \main_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$12194 ($dff) from module top (D = $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4421$1619_Y, Q = \main_sdram_timer_count1, rval = 9'110000110).
Adding SRST signal on $procdff$12193 ($dff) from module top (D = $procmux$9013_Y, Q = \main_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$12192 ($dff) from module top (D = $procmux$9023_Y, Q = \main_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$12191 ($dff) from module top (D = $procmux$9030_Y, Q = \main_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$12189 ($dff) from module top (D = $procmux$9040_Y, Q = \main_sdram_cmd_payload_a, rval = 13'0000000000000).
Adding SRST signal on $procdff$12188 ($dff) from module top (D = $and$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4150$1547_Y, Q = \main_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$12187 ($dff) from module top (D = \main_sdram_twtrcon_valid, Q = \main_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$12186 ($dff) from module top (D = $not$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4917$1727_Y, Q = \main_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$12185 ($dff) from module top (D = $not$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4916$1726_Y, Q = \main_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$12183 ($dff) from module top (D = $not$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4915$1725_Y, Q = \main_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$12182 ($dff) from module top (D = \main_sdram_choose_req_cmd_payload_ba, Q = \main_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$12181 ($dff) from module top (D = \builder_sync_rhs_array_muxed1, Q = \main_sdram_dfi_p0_address, rval = 13'0000000000000).
Adding SRST signal on $procdff$12180 ($dff) from module top (D = $procmux$9813_Y, Q = \main_sdram_rddata_status, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13076 ($sdff) from module top (D = \main_sdram_inti_p0_rddata, Q = \main_sdram_rddata_status).
Adding EN signal on $procdff$12178 ($dff) from module top (D = \builder_soclinux_dat_w, Q = \main_sdram_wrdata_storage [15:8]).
Adding EN signal on $procdff$12178 ($dff) from module top (D = \builder_soclinux_dat_w, Q = \main_sdram_wrdata_storage [7:0]).
Adding EN signal on $procdff$12176 ($dff) from module top (D = \builder_soclinux_dat_w [1:0], Q = \main_sdram_baddress_storage).
Adding EN signal on $procdff$12174 ($dff) from module top (D = \builder_soclinux_dat_w [4:0], Q = \main_sdram_address_storage [12:8]).
Adding EN signal on $procdff$12174 ($dff) from module top (D = \builder_soclinux_dat_w, Q = \main_sdram_address_storage [7:0]).
Adding SRST signal on $procdff$12172 ($dff) from module top (D = $procmux$9825_Y, Q = \main_sdram_command_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13083 ($sdff) from module top (D = \builder_soclinux_dat_w [5:0], Q = \main_sdram_command_storage).
Adding SRST signal on $procdff$12170 ($dff) from module top (D = $procmux$9829_Y, Q = \main_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$13085 ($sdff) from module top (D = \builder_soclinux_dat_w [3:0], Q = \main_sdram_storage).
Adding SRST signal on $procdff$12169 ($dff) from module top (D = { \main_rddata_en [1:0] \main_dfi_p0_rddata_en }, Q = \main_rddata_en, rval = 3'000).
Adding SRST signal on $procdff$12168 ($dff) from module top (D = \main_rddata_en [2], Q = \main_dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$12167 ($dff) from module top (D = $procmux$8796_Y, Q = \main_soclinux_timer_value, rval = 0).
Adding SRST signal on $procdff$12165 ($dff) from module top (D = $procmux$9833_Y, Q = \main_soclinux_timer_eventmanager_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13090 ($sdff) from module top (D = \builder_soclinux_dat_w [0], Q = \main_soclinux_timer_eventmanager_storage).
Adding SRST signal on $procdff$12164 ($dff) from module top (D = \main_soclinux_timer_eventmanager_status_w, Q = \main_soclinux_timer_zero_old_trigger, rval = 1'0).
Adding SRST signal on $procdff$12163 ($dff) from module top (D = $procmux$9839_Y, Q = \main_soclinux_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13093 ($sdff) from module top (D = $procmux$9839_Y, Q = \main_soclinux_timer_zero_pending).
Adding SRST signal on $procdff$12162 ($dff) from module top (D = $procmux$9843_Y, Q = \main_soclinux_timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13097 ($sdff) from module top (D = \main_soclinux_timer_value, Q = \main_soclinux_timer_value_status).
Adding SRST signal on $procdff$12161 ($dff) from module top (D = \builder_csr_bankarray_csrbank5_update_value0_re, Q = \main_soclinux_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$12160 ($dff) from module top (D = $procmux$9847_Y, Q = \main_soclinux_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13100 ($sdff) from module top (D = \builder_soclinux_dat_w [0], Q = \main_soclinux_timer_update_value_storage).
Adding SRST signal on $procdff$12158 ($dff) from module top (D = $procmux$9851_Y, Q = \main_soclinux_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13102 ($sdff) from module top (D = \builder_soclinux_dat_w [0], Q = \main_soclinux_timer_en_storage).
Adding SRST signal on $procdff$12156 ($dff) from module top (D = { $procmux$8788_Y $procmux$8654_Y $procmux$8650_Y $procmux$10026_Y }, Q = \main_soclinux_timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13104 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_reload_storage [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$13104 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_reload_storage [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$13104 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_reload_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$13104 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_reload_storage [7:0]).
Adding SRST signal on $procdff$12154 ($dff) from module top (D = { $procmux$8646_Y $procmux$8667_Y $procmux$8663_Y $procmux$9855_Y }, Q = \main_soclinux_timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13109 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_load_storage [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$13109 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_load_storage [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$13109 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_load_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$13109 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_timer_load_storage [7:0]).
Adding SRST signal on $procdff$12153 ($dff) from module top (D = $procmux$9863_Y, Q = \main_soclinux_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$13114 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4371$1606_Y, Q = \main_soclinux_uart_rx_fifo_consume).
Adding SRST signal on $procdff$12152 ($dff) from module top (D = $procmux$9869_Y, Q = \main_soclinux_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$13116 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4368$1605_Y, Q = \main_soclinux_uart_rx_fifo_produce).
Adding SRST signal on $procdff$12151 ($dff) from module top (D = $procmux$9880_Y, Q = \main_soclinux_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$13118 ($sdff) from module top (D = $procmux$9880_Y, Q = \main_soclinux_uart_rx_fifo_level0).
Adding SRST signal on $procdff$12150 ($dff) from module top (D = $procmux$9889_Y, Q = \main_soclinux_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13126 ($sdff) from module top (D = $procmux$9889_Y, Q = \main_soclinux_uart_rx_fifo_readable).
Adding SRST signal on $procdff$12149 ($dff) from module top (D = $procmux$9895_Y, Q = \main_soclinux_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$13130 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4349$1595_Y, Q = \main_soclinux_uart_tx_fifo_consume).
Adding SRST signal on $procdff$12148 ($dff) from module top (D = $procmux$9901_Y, Q = \main_soclinux_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$13132 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4346$1594_Y, Q = \main_soclinux_uart_tx_fifo_produce).
Adding SRST signal on $procdff$12147 ($dff) from module top (D = $procmux$9912_Y, Q = \main_soclinux_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$13134 ($sdff) from module top (D = $procmux$9912_Y, Q = \main_soclinux_uart_tx_fifo_level0).
Adding SRST signal on $procdff$12146 ($dff) from module top (D = $procmux$9921_Y, Q = \main_soclinux_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13142 ($sdff) from module top (D = $procmux$9921_Y, Q = \main_soclinux_uart_tx_fifo_readable).
Adding SRST signal on $procdff$12144 ($dff) from module top (D = $procmux$9927_Y, Q = \main_soclinux_uart_eventmanager_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$13146 ($sdff) from module top (D = \builder_soclinux_dat_w [1:0], Q = \main_soclinux_uart_eventmanager_storage).
Adding SRST signal on $procdff$12143 ($dff) from module top (D = \builder_csr_bankarray_csrbank6_rxempty_w, Q = \main_soclinux_uart_rx_old_trigger, rval = 1'0).
Adding SRST signal on $procdff$12142 ($dff) from module top (D = $procmux$9933_Y, Q = \main_soclinux_uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13149 ($sdff) from module top (D = $procmux$9933_Y, Q = \main_soclinux_uart_rx_pending).
Adding SRST signal on $procdff$12141 ($dff) from module top (D = \builder_csr_bankarray_csrbank6_txfull_w, Q = \main_soclinux_uart_tx_old_trigger, rval = 1'0).
Adding SRST signal on $procdff$12140 ($dff) from module top (D = $procmux$9941_Y, Q = \main_soclinux_uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13154 ($sdff) from module top (D = $procmux$9941_Y, Q = \main_soclinux_uart_tx_pending).
Adding SRST signal on $procdff$12139 ($dff) from module top (D = $procmux$9960_Y, Q = \main_soclinux_rx_busy, rval = 1'0).
Adding EN signal on $procdff$12138 ($dff) from module top (D = $0\main_soclinux_rx_bitcount[3:0], Q = \main_soclinux_rx_bitcount).
Adding EN signal on $procdff$12137 ($dff) from module top (D = { \builder_regs1 \main_soclinux_rx_reg [7:1] }, Q = \main_soclinux_rx_reg).
Adding SRST signal on $procdff$12136 ($dff) from module top (D = \builder_regs1, Q = \main_soclinux_rx_r, rval = 1'0).
Adding SRST signal on $procdff$12135 ($dff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4320$1586_Y [31:0], Q = \main_soclinux_rx_clkphase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$12134 ($dff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4320$1586_Y [32], Q = \main_soclinux_rx_clken, rval = 1'0).
Adding SRST signal on $procdff$12133 ($dff) from module top (D = $procmux$9993_Y, Q = \main_soclinux_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13180 ($sdff) from module top (D = \main_soclinux_rx_reg, Q = \main_soclinux_source_payload_data).
Adding SRST signal on $procdff$12132 ($dff) from module top (D = $procmux$9071_Y, Q = \main_soclinux_source_valid, rval = 1'0).
Adding SRST signal on $procdff$12131 ($dff) from module top (D = $procmux$10006_Y, Q = \main_soclinux_tx_busy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13195 ($sdff) from module top (D = $procmux$10006_Y, Q = \main_soclinux_tx_busy).
Adding SRST signal on $procdff$12130 ($dff) from module top (D = $procmux$10010_Y, Q = \main_soclinux_tx_bitcount, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$13205 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4272$1576_Y, Q = \main_soclinux_tx_bitcount).
Adding EN signal on $procdff$12129 ($dff) from module top (D = $0\main_soclinux_tx_reg[7:0], Q = \main_soclinux_tx_reg).
Adding SRST signal on $procdff$12127 ($dff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4288$1579_Y [32], Q = \main_soclinux_tx_clken, rval = 1'0).
Adding SRST signal on $procdff$12126 ($dff) from module top (D = $procmux$9086_Y, Q = \main_soclinux_sink_ready, rval = 1'0).
Adding SRST signal on $procdff$12124 ($dff) from module top (D = { $procmux$8805_Y $procmux$8642_Y $procmux$8638_Y $procmux$8685_Y }, Q = \main_soclinux_storage, rval = 85899345).
Adding EN signal on $auto$opt_dff.cc:702:run$13226 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_storage [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$13226 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_storage [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$13226 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$13226 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_storage [7:0]).
Adding SRST signal on $procdff$12123 ($dff) from module top (D = $procmux$9098_Y, Q = \main_soclinux_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$12122 ($dff) from module top (D = $procmux$9102_Y, Q = \main_soclinux_soclinux_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$12121 ($dff) from module top (D = $procmux$10030_Y, Q = \main_soclinux_cpu_time_cmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$13233 ($sdff) from module top (D = \main_soclinux_cpu_time_cmp_storage, Q = \main_soclinux_cpu_time_cmp).
Adding SRST signal on $procdff$12120 ($dff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4249$1564_Y, Q = \main_soclinux_cpu_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$12118 ($dff) from module top (D = { $procmux$8634_Y $procmux$8721_Y $procmux$8717_Y $procmux$8713_Y $procmux$8709_Y $procmux$8705_Y $procmux$8701_Y $procmux$10051_Y }, Q = \main_soclinux_cpu_time_cmp_storage, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [63:56]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [55:48]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [47:40]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [39:32]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$13236 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_cpu_time_cmp_storage [7:0]).
Adding SRST signal on $procdff$12117 ($dff) from module top (D = $procmux$10041_Y, Q = \main_soclinux_cpu_time_status, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13245 ($sdff) from module top (D = \main_soclinux_cpu_time, Q = \main_soclinux_cpu_time_status).
Adding SRST signal on $procdff$12116 ($dff) from module top (D = $procmux$10047_Y, Q = \main_soclinux_soccontroller_bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13247 ($sdff) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4246$1563_Y, Q = \main_soclinux_soccontroller_bus_errors).
Adding SRST signal on $procdff$12114 ($dff) from module top (D = { $procmux$8697_Y $procmux$8693_Y $procmux$8689_Y $procmux$9821_Y }, Q = \main_soclinux_soccontroller_scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:702:run$13251 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_soccontroller_scratch_storage [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$13251 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_soccontroller_scratch_storage [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$13251 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_soccontroller_scratch_storage [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$13251 ($sdff) from module top (D = \builder_soclinux_dat_w, Q = \main_soclinux_soccontroller_scratch_storage [7:0]).
Adding SRST signal on $procdff$12113 ($dff) from module top (D = \builder_csr_bankarray_csrbank1_reset0_re, Q = \main_soclinux_soccontroller_reset_re, rval = 1'0).
Adding SRST signal on $procdff$12112 ($dff) from module top (D = $procmux$10055_Y, Q = \main_soclinux_soccontroller_reset_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13257 ($sdff) from module top (D = \builder_soclinux_dat_w [0], Q = \main_soclinux_soccontroller_reset_storage).
Adding SRST signal on $procdff$12111 ($dff) from module top (D = $or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5073$1780_Y, Q = \spisdcard_cs_n, rval = 1'0).
Adding SRST signal on $procdff$12110 ($dff) from module top (D = $procmux$10064_Y, Q = \spisdcard_mosi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13260 ($sdff) from module top (D = \builder_sync_f_array_muxed, Q = \spisdcard_mosi).
Adding SRST signal on $procdff$12109 ($dff) from module top (D = $procmux$10071_Y, Q = \spisdcard_clk, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13266 ($sdff) from module top (D = $procmux$10071_Y, Q = \spisdcard_clk).
Adding SRST signal on $procdff$12108 ($dff) from module top (D = $procmux$10084_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$13270 ($sdff) from module top (D = $procmux$10084_Y, Q = \serial_tx).
Adding SRST signal on $procdff$12102 ($dff) from module top (D = 8'xxxxxxxx, Q = $memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_DATA [31:24], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$13274 ($sdff) from module top.
Adding SRST signal on $procdff$12099 ($dff) from module top (D = 16'xxxxxxxxxxxxxxxx, Q = $memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_DATA [31:16], rval = 16'0000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$13275 ($sdff) from module top.
Adding SRST signal on $procdff$12096 ($dff) from module top (D = 24'xxxxxxxxxxxxxxxxxxxxxxxx, Q = $memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_DATA [31:8], rval = 24'000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$13276 ($sdff) from module top.
Adding SRST signal on $procdff$12091 ($dff) from module top (D = 2'xx, Q = $memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_DATA [9:8], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13277 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13277 ($sdff) from module top.
Adding EN signal on $procdff$12088 ($dff) from module top (D = $memrd$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5811$1810_DATA, Q = \memdat_2).
Adding SRST signal on $procdff$12086 ($dff) from module top (D = 2'xx, Q = $memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_DATA [9:8], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13279 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13279 ($sdff) from module top.
Adding EN signal on $procdff$12083 ($dff) from module top (D = $memrd$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5828$1817_DATA, Q = \memdat_4).
Adding SRST signal on $procdff$12081 ($dff) from module top (D = 2'xx, Q = $memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_DATA [24:23], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13281 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13281 ($sdff) from module top.
Adding SRST signal on $procdff$12077 ($dff) from module top (D = 2'xx, Q = $memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_DATA [24:23], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13282 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13282 ($sdff) from module top.
Adding SRST signal on $procdff$12073 ($dff) from module top (D = 2'xx, Q = $memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_DATA [24:23], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13283 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13283 ($sdff) from module top.
Adding SRST signal on $procdff$12069 ($dff) from module top (D = 2'xx, Q = $memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_DATA [24:23], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13284 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13284 ($sdff) from module top.
Adding SRST signal on $procdff$12065 ($dff) from module top (D = 4'xxxx, Q = $memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_DATA [22:19], rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13285 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13285 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$13285 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$13285 ($sdff) from module top.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11696 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:561$3663_DATA, Q = \VexRiscv.dataCache_1_._zz_10_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11683 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:588$3686_DATA, Q = \VexRiscv.dataCache_1_._zz_41_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11682 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:587$3685_DATA, Q = \VexRiscv.dataCache_1_._zz_40_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11681 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:586$3684_DATA, Q = \VexRiscv.dataCache_1_._zz_39_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11680 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:585$3683_DATA, Q = \VexRiscv.dataCache_1_._zz_38_).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11677 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_colisions, Q = \VexRiscv.dataCache_1_.stageB_colisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11676 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_mask, Q = \VexRiscv.dataCache_1_.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11675 ($dff) from module top (D = \VexRiscv.dataCache_1_._zz_8_, Q = \VexRiscv.dataCache_1_.stageB_waysHits).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11674 ($dff) from module top (D = { \VexRiscv.dataCache_1_._zz_41_ \VexRiscv.dataCache_1_._zz_40_ \VexRiscv.dataCache_1_._zz_39_ \VexRiscv.dataCache_1_._zz_38_ }, Q = \VexRiscv.dataCache_1_.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11672 ($dff) from module top (D = \VexRiscv.dataCache_1_._zz_10_ [1], Q = \VexRiscv.dataCache_1_.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11670 ($dff) from module top (D = \VexRiscv.DBusCachedPlugin_mmuBus_rsp_refilling, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11669 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_exception, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_exception).
Adding SRST signal on $auto$opt_dff.cc:764:run$13297 ($dffe) from module top (D = $flatten\VexRiscv.$logic_and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5329$3057_Y, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_exception, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11667 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_allowWrite, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_allowWrite).
Adding SRST signal on $auto$opt_dff.cc:764:run$13299 ($dffe) from module top (D = \VexRiscv.MmuPlugin_ports_0_cacheLine_allowWrite, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_allowWrite, rval = 1'1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11666 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_allowRead, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_allowRead).
Adding SRST signal on $auto$opt_dff.cc:764:run$13301 ($dffe) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5305$3044_Y, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_allowRead, rval = 1'1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11665 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_isIoAccess, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11664 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_amoCtrl_alu, Q = \VexRiscv.dataCache_1_.stageB_request_amoCtrl_alu).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11663 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_amoCtrl_swap, Q = \VexRiscv.dataCache_1_.stageB_request_amoCtrl_swap).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11662 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_isAmo, Q = \VexRiscv.dataCache_1_.stageB_isAmo).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11661 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_isLrsc, Q = \VexRiscv.dataCache_1_.stageB_request_isLrsc).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11660 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_size, Q = \VexRiscv.dataCache_1_.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11659 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_data, Q = \VexRiscv.dataCache_1_.stageB_request_data).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11658 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageA_request_wr, Q = \VexRiscv.dataCache_1_.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11657 ($dff) from module top (D = \VexRiscv.dataCache_1_.stage0_colisions, Q = \VexRiscv.dataCache_1_.stage0_colisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11656 ($dff) from module top (D = \VexRiscv.dataCache_1_.stage0_mask, Q = \VexRiscv.dataCache_1_.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11655 ($dff) from module top (D = \VexRiscv.decode_to_execute_INSTRUCTION [31:29], Q = \VexRiscv.dataCache_1_.stageA_request_amoCtrl_alu).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11654 ($dff) from module top (D = \VexRiscv.decode_to_execute_INSTRUCTION [27], Q = \VexRiscv.dataCache_1_.stageA_request_amoCtrl_swap).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11653 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_execute_args_isAmo, Q = \VexRiscv.dataCache_1_.stageA_request_isAmo).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11652 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_execute_args_isLrsc, Q = \VexRiscv.dataCache_1_.stageA_request_isLrsc).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11651 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_execute_args_size, Q = \VexRiscv.dataCache_1_.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11650 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_execute_args_data, Q = \VexRiscv.dataCache_1_.stageA_request_data).
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11649 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_execute_args_wr, Q = \VexRiscv.dataCache_1_.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11642 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$procmux$4038_Y, Q = \VexRiscv.dataCache_1_.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13320 ($sdff) from module top (D = 1'0, Q = \VexRiscv.dataCache_1_.loader_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13321 ($sdffe) from module top.
Adding EN signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11641 ($dff) from module top (D = 1'1, Q = \VexRiscv.dataCache_1_.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$13322 ($dffe) from module top.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11640 ($dff) from module top (D = \VexRiscv.dataCache_1_.loader_counter_valueNext, Q = \VexRiscv.dataCache_1_.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11639 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$procmux$4048_Y, Q = \VexRiscv.dataCache_1_.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13326 ($sdff) from module top (D = 1'1, Q = \VexRiscv.dataCache_1_.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11638 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$procmux$4055_Y, Q = \VexRiscv.dataCache_1_.stageB_memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13332 ($sdff) from module top (D = 1'1, Q = \VexRiscv.dataCache_1_.stageB_memCmdSent).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11637 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$procmux$4062_Y, Q = \VexRiscv.dataCache_1_.stageB_lrsc_reserved, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13336 ($sdff) from module top (D = 1'1, Q = \VexRiscv.dataCache_1_.stageB_lrsc_reserved).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11636 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$procmux$4072_Y, Q = \VexRiscv.dataCache_1_.stageB_flusher_valid, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11635 ($dff) from module top (D = $flatten\VexRiscv.\dataCache_1_.$procmux$4024_Y, Q = \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [11:5], rval = 7'0000000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1_.$procdff$11635 ($dff) from module top (D = { $flatten\VexRiscv.\dataCache_1_.$procmux$4014_Y $flatten\VexRiscv.\dataCache_1_.$procmux$4031_Y }, Q = { \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:12] \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:0] }, rval = 25'0000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13344 ($sdff) from module top (D = { \VexRiscv.DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:28] \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_physicalAddress [27:12] \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_physicalAddress [4:0] }, Q = { \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:12] \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:0] }).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11631 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:170$3844_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_10_).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11627 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:182$3850_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_11_).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11626 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3936_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13348 ($sdff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:301$3884_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11625 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3941_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13352 ($sdff) from module top (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11624 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3950_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$13354 ($sdff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3950_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11623 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3955_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13358 ($sdff) from module top (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13359 ($sdffe) from module top.
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11622 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3966_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13360 ($sdff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3966_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11621 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache._zz_10_ [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11620 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_valid, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11619 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_refilling, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11618 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_exception, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding SRST signal on $auto$opt_dff.cc:764:run$13367 ($dffe) from module top (D = $flatten\VexRiscv.$logic_and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5426$3118_Y, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11617 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_allowExecute, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding SRST signal on $auto$opt_dff.cc:764:run$13369 ($dffe) from module top (D = \VexRiscv.MmuPlugin_ports_1_cacheLine_allowExecute, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute, rval = 1'1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11613 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11612 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11611 ($dff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3930_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$13373 ($sdff) from module top (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:314$3886_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11610 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$11993 ($dff) from module top (D = $flatten\VexRiscv.$logic_and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7260$3477_Y, Q = \VexRiscv._zz_238_, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11992 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5777_Y, Q = \VexRiscv._zz_232_, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13377 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$5775_Y, Q = \VexRiscv._zz_232_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11991 ($dff) from module top (D = $flatten\VexRiscv.$logic_and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7253$3472_Y, Q = \VexRiscv._zz_231_, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11990 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5784_Y, Q = \VexRiscv._zz_230_, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13380 ($sdff) from module top (D = $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7250$3471_Y, Q = \VexRiscv._zz_230_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11989 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5789_Y, Q = \VexRiscv.memory_to_writeBack_IS_DBUS_SHARING, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13386 ($sdff) from module top (D = \VexRiscv.execute_to_memory_IS_DBUS_SHARING, Q = \VexRiscv.memory_to_writeBack_IS_DBUS_SHARING).
Adding SRST signal on $flatten\VexRiscv.$procdff$11988 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5796_Y, Q = \VexRiscv.execute_to_memory_IS_DBUS_SHARING, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13388 ($sdff) from module top (D = \VexRiscv.execute_IS_DBUS_SHARING, Q = \VexRiscv.execute_to_memory_IS_DBUS_SHARING).
Adding SRST signal on $flatten\VexRiscv.$procdff$11987 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5801_Y, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13390 ($sdff) from module top (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding SRST signal on $flatten\VexRiscv.$procdff$11986 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5806_Y, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13392 ($sdff) from module top (D = \VexRiscv._zz_43_, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding SRST signal on $flatten\VexRiscv.$procdff$11985 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5820_Y, Q = \VexRiscv._zz_228_, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13394 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData, Q = \VexRiscv._zz_228_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11984 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5837_Y, Q = \VexRiscv._zz_226_, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13398 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData, Q = \VexRiscv._zz_226_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11983 ($dff) from module top (D = $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6595$3339_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$11982 ($dff) from module top (D = $flatten\VexRiscv.$ne$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7083$3451_Y, Q = \VexRiscv.execute_CsrPlugin_wfiWake, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11981 ($dff) from module top (D = \VexRiscv.CsrPlugin_exception, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11979 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5731_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11978 ($dff) from module top (D = $flatten\VexRiscv.$logic_and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7010$3448_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11977 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5743_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11976 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5749_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11975 ($dff) from module top (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11974 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5844_Y, Q = \VexRiscv.CsrPlugin_sie_SSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13420 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [1], Q = \VexRiscv.CsrPlugin_sie_SSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11973 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5854_Y, Q = \VexRiscv.CsrPlugin_sie_STIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13424 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [5], Q = \VexRiscv.CsrPlugin_sie_STIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11972 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5864_Y, Q = \VexRiscv.CsrPlugin_sie_SEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13428 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [9], Q = \VexRiscv.CsrPlugin_sie_SEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11971 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5876_Y, Q = \VexRiscv.CsrPlugin_sip_SSIP, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13432 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [1], Q = \VexRiscv.CsrPlugin_sip_SSIP).
Adding SRST signal on $flatten\VexRiscv.$procdff$11970 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5888_Y, Q = \VexRiscv.CsrPlugin_sip_STIP, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13436 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [5], Q = \VexRiscv.CsrPlugin_sip_STIP).
Adding SRST signal on $flatten\VexRiscv.$procdff$11969 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5900_Y, Q = \VexRiscv.CsrPlugin_sip_SEIP_SOFT, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13440 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [9], Q = \VexRiscv.CsrPlugin_sip_SEIP_SOFT).
Adding SRST signal on $flatten\VexRiscv.$procdff$11968 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5925_Y, Q = \VexRiscv.CsrPlugin_sstatus_SPP, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.$procdff$11967 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5950_Y, Q = \VexRiscv.CsrPlugin_sstatus_SPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11966 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5975_Y, Q = \VexRiscv.CsrPlugin_sstatus_SIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11965 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5993_Y, Q = \VexRiscv.CsrPlugin_mideleg_SS, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13447 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [1], Q = \VexRiscv.CsrPlugin_mideleg_SS).
Adding SRST signal on $flatten\VexRiscv.$procdff$11964 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6008_Y, Q = \VexRiscv.CsrPlugin_mideleg_SE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13451 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [9], Q = \VexRiscv.CsrPlugin_mideleg_SE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11963 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6023_Y, Q = \VexRiscv.CsrPlugin_mideleg_ST, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13455 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [5], Q = \VexRiscv.CsrPlugin_mideleg_ST).
Adding SRST signal on $flatten\VexRiscv.$procdff$11962 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6035_Y, Q = \VexRiscv.CsrPlugin_medeleg_SPF, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13459 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [15], Q = \VexRiscv.CsrPlugin_medeleg_SPF).
Adding SRST signal on $flatten\VexRiscv.$procdff$11961 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6047_Y, Q = \VexRiscv.CsrPlugin_medeleg_LPF, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13463 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [13], Q = \VexRiscv.CsrPlugin_medeleg_LPF).
Adding SRST signal on $flatten\VexRiscv.$procdff$11960 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6059_Y, Q = \VexRiscv.CsrPlugin_medeleg_IPF, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13467 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [12], Q = \VexRiscv.CsrPlugin_medeleg_IPF).
Adding SRST signal on $flatten\VexRiscv.$procdff$11959 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6071_Y, Q = \VexRiscv.CsrPlugin_medeleg_ES, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13471 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [9], Q = \VexRiscv.CsrPlugin_medeleg_ES).
Adding SRST signal on $flatten\VexRiscv.$procdff$11958 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6083_Y, Q = \VexRiscv.CsrPlugin_medeleg_EU, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13475 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [8], Q = \VexRiscv.CsrPlugin_medeleg_EU).
Adding SRST signal on $flatten\VexRiscv.$procdff$11957 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6095_Y, Q = \VexRiscv.CsrPlugin_medeleg_SAF, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13479 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [7], Q = \VexRiscv.CsrPlugin_medeleg_SAF).
Adding SRST signal on $flatten\VexRiscv.$procdff$11956 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6107_Y, Q = \VexRiscv.CsrPlugin_medeleg_SAM, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13483 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [6], Q = \VexRiscv.CsrPlugin_medeleg_SAM).
Adding SRST signal on $flatten\VexRiscv.$procdff$11955 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6119_Y, Q = \VexRiscv.CsrPlugin_medeleg_LAF, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13487 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [5], Q = \VexRiscv.CsrPlugin_medeleg_LAF).
Adding SRST signal on $flatten\VexRiscv.$procdff$11954 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6131_Y, Q = \VexRiscv.CsrPlugin_medeleg_LAM, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13491 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [4], Q = \VexRiscv.CsrPlugin_medeleg_LAM).
Adding SRST signal on $flatten\VexRiscv.$procdff$11953 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6143_Y, Q = \VexRiscv.CsrPlugin_medeleg_II, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13495 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [2], Q = \VexRiscv.CsrPlugin_medeleg_II).
Adding SRST signal on $flatten\VexRiscv.$procdff$11952 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6155_Y, Q = \VexRiscv.CsrPlugin_medeleg_IAF, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13499 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [1], Q = \VexRiscv.CsrPlugin_medeleg_IAF).
Adding SRST signal on $flatten\VexRiscv.$procdff$11951 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6167_Y, Q = \VexRiscv.CsrPlugin_medeleg_IAM, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13503 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [0], Q = \VexRiscv.CsrPlugin_medeleg_IAM).
Adding SRST signal on $flatten\VexRiscv.$procdff$11950 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6175_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13507 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11949 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6183_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13511 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11948 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6191_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13515 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11947 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6216_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$11946 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6241_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11945 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6266_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11944 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6276_Y, Q = \VexRiscv._zz_210_, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$11943 ($dff) from module top (D = \VexRiscv._zz_184_, Q = \VexRiscv._zz_185_, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11941 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6288_Y, Q = \VexRiscv.MmuPlugin_shared_state_1_, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$13524 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6288_Y, Q = \VexRiscv.MmuPlugin_shared_state_1_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11940 ($dff) from module top (D = \VexRiscv.MmuPlugin_ports_1_entryToReplace_valueNext, Q = \VexRiscv.MmuPlugin_ports_1_entryToReplace_value, rval = 2'00).
Adding SRST signal on $flatten\VexRiscv.$procdff$11939 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6316_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_3_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11938 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6331_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_2_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11937 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6346_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_1_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11936 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6361_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_0_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11935 ($dff) from module top (D = \VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext, Q = \VexRiscv.MmuPlugin_ports_0_entryToReplace_value, rval = 2'00).
Adding SRST signal on $flatten\VexRiscv.$procdff$11934 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6376_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_3_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11933 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6391_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_2_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11932 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6406_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_1_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11931 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6421_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_0_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11930 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6433_Y, Q = \VexRiscv.MmuPlugin_satp_mode, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13564 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [31], Q = \VexRiscv.MmuPlugin_satp_mode).
Adding SRST signal on $flatten\VexRiscv.$procdff$11929 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6446_Y, Q = \VexRiscv.MmuPlugin_status_mprv, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13568 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [17], Q = \VexRiscv.MmuPlugin_status_mprv).
Adding SRST signal on $flatten\VexRiscv.$procdff$11928 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6462_Y, Q = \VexRiscv.MmuPlugin_status_mxr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13572 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [19], Q = \VexRiscv.MmuPlugin_status_mxr).
Adding SRST signal on $flatten\VexRiscv.$procdff$11927 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6478_Y, Q = \VexRiscv.MmuPlugin_status_sum, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13576 ($sdff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [18], Q = \VexRiscv.MmuPlugin_status_sum).
Adding SRST signal on $flatten\VexRiscv.$procdff$11925 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6491_Y, Q = \VexRiscv._zz_139_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13580 ($sdff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_valid, Q = \VexRiscv._zz_139_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11924 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6498_Y, Q = \VexRiscv._zz_132_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13582 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6498_Y, Q = \VexRiscv._zz_132_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11922 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6508_Y, Q = \VexRiscv.IBusCachedPlugin_injector_decodeRemoved, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13588 ($sdff) from module top (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_injector_decodeRemoved).
Adding SRST signal on $flatten\VexRiscv.$procdff$11921 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6517_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13592 ($sdff) from module top (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4).
Adding SRST signal on $flatten\VexRiscv.$procdff$11920 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6526_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13596 ($sdff) from module top (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3).
Adding SRST signal on $flatten\VexRiscv.$procdff$11919 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6535_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13600 ($sdff) from module top (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$11918 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6544_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13604 ($sdff) from module top (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$11917 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6553_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13606 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6553_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11916 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6558_Y, Q = \VexRiscv._zz_118_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13612 ($sdff) from module top (D = \VexRiscv.IBusCachedPlugin_iBusRsp_stages_1_output_valid, Q = \VexRiscv._zz_118_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11915 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6567_Y, Q = \VexRiscv._zz_116_, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13614 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6567_Y, Q = \VexRiscv._zz_116_).
Adding SRST signal on $flatten\VexRiscv.$procdff$11914 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6574_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13620 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6574_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$11912 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6581_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$13624 ($sdff) from module top (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_5_ \VexRiscv.IBusCachedPlugin_cache._zz_8_ [2:0] 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13625 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13625 ($sdffe) from module top.
Adding SRST signal on $flatten\VexRiscv.$procdff$11911 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6588_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13626 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6588_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11910 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6595_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13630 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6595_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11909 ($dff) from module top (D = $flatten\VexRiscv.$procmux$6602_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13634 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$6602_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11907 ($dff) from module top (D = $or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3186$886_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$11906 ($dff) from module top (D = \VexRiscv.decode_IS_RS1_SIGNED, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$11905 ($dff) from module top (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$11904 ($dff) from module top (D = \VexRiscv.decode_BYPASSABLE_EXECUTE_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$11903 ($dff) from module top (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$11902 ($dff) from module top (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$11901 ($dff) from module top (D = \VexRiscv.decode_IS_MUL, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$11900 ($dff) from module top (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$11899 ($dff) from module top (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$11895 ($dff) from module top (D = { \VexRiscv._zz_522_ \VexRiscv._zz_523_ }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11894 ($dff) from module top (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$11893 ($dff) from module top (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$11892 ($dff) from module top (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$11891 ($dff) from module top (D = \VexRiscv.decode_MEMORY_ENABLE, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$11890 ($dff) from module top (D = \VexRiscv.decode_MEMORY_LRSC, Q = \VexRiscv.decode_to_execute_MEMORY_LRSC).
Adding EN signal on $flatten\VexRiscv.$procdff$11889 ($dff) from module top (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$11888 ($dff) from module top (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$11887 ($dff) from module top (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$11886 ($dff) from module top (D = \VexRiscv.decode_MEMORY_WR, Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$11885 ($dff) from module top (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$11884 ($dff) from module top (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$11883 ($dff) from module top (D = \VexRiscv._zz_119_, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$11882 ($dff) from module top (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11881 ($dff) from module top (D = { \VexRiscv._zz_547_ \VexRiscv._zz_6_ [0] }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11880 ($dff) from module top (D = { \VexRiscv._zz_627_ \VexRiscv._zz_628_ }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11879 ($dff) from module top (D = \VexRiscv.decode_CSR_READ_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_READ_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$11878 ($dff) from module top (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$11877 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$11876 ($dff) from module top (D = \VexRiscv.execute_to_memory_IS_SFENCE_VMA, Q = \VexRiscv.memory_to_writeBack_IS_SFENCE_VMA).
Adding EN signal on $flatten\VexRiscv.$procdff$11875 ($dff) from module top (D = \VexRiscv.decode_to_execute_IS_SFENCE_VMA, Q = \VexRiscv.execute_to_memory_IS_SFENCE_VMA).
Adding EN signal on $flatten\VexRiscv.$procdff$11874 ($dff) from module top (D = \VexRiscv.decode_IS_SFENCE_VMA, Q = \VexRiscv.decode_to_execute_IS_SFENCE_VMA).
Adding EN signal on $flatten\VexRiscv.$procdff$11873 ($dff) from module top (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$11872 ($dff) from module top (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$11871 ($dff) from module top (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$11870 ($dff) from module top (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$11869 ($dff) from module top (D = { \VexRiscv._zz_609_ \VexRiscv._zz_12_ [0] }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11868 ($dff) from module top (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$11867 ($dff) from module top (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$11866 ($dff) from module top (D = \VexRiscv.decode_MEMORY_AMO, Q = \VexRiscv.decode_to_execute_MEMORY_AMO).
Adding EN signal on $flatten\VexRiscv.$procdff$11865 ($dff) from module top (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$11864 ($dff) from module top (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$11863 ($dff) from module top (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$11862 ($dff) from module top (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$11861 ($dff) from module top (D = { \VexRiscv._zz_509_ \VexRiscv._zz_511_ }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11860 ($dff) from module top (D = { \VexRiscv._zz_565_ \VexRiscv._zz_566_ }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11859 ($dff) from module top (D = \VexRiscv._zz_406_ [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$11858 ($dff) from module top (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13684 ($dffe) from module top.
Adding EN signal on $flatten\VexRiscv.$procdff$11857 ($dff) from module top (D = \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW, Q = \VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$11856 ($dff) from module top (D = \VexRiscv.dataCache_1_.io_cpu_execute_address [1:0], Q = \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$11855 ($dff) from module top (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$11854 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$11853 ($dff) from module top (D = \VexRiscv.decode_IS_RS1_SIGNED, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$11852 ($dff) from module top (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$11851 ($dff) from module top (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$11850 ($dff) from module top (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$13692 ($dffe) from module top (D = \VexRiscv._zz_74_, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$11849 ($dff) from module top (D = \VexRiscv.decode_MEMORY_MANAGMENT, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$11848 ($dff) from module top (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11847 ($dff) from module top (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11846 ($dff) from module top (D = { \VexRiscv._zz_536_ \VexRiscv._zz_537_ }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11845 ($dff) from module top (D = \VexRiscv._zz_42_, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$11844 ($dff) from module top (D = \VexRiscv.decode_IS_CSR, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$11843 ($dff) from module top (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$11841 ($dff) from module top (D = \VexRiscv._zz_440_ [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$11840 ($dff) from module top (D = $flatten\VexRiscv.$procmux$4908_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$13706 ($sdff) from module top (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$11839 ($dff) from module top (D = $flatten\VexRiscv.$logic_and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7536$3546_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$11838 ($dff) from module top (D = $flatten\VexRiscv.$procmux$4768_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$11838 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$13710 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$13709 ($sdff) from module top (D = $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7526$3530_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$11837 ($dff) from module top (D = $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7535$3537_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$11836 ($dff) from module top (D = $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$11836 ($dff) from module top (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$11833 ($dff) from module top (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$11832 ($dff) from module top (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$11827 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData, Q = \VexRiscv.CsrPlugin_sscratch).
Adding EN signal on $flatten\VexRiscv.$procdff$11826 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [31:2], Q = \VexRiscv.CsrPlugin_stvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$11825 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [1:0], Q = \VexRiscv.CsrPlugin_stvec_mode).
Adding EN signal on $flatten\VexRiscv.$procdff$11821 ($dff) from module top (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$11820 ($dff) from module top (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$11819 ($dff) from module top (D = $flatten\VexRiscv.$logic_not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7498$3525_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\VexRiscv.$procdff$11818 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData, Q = \VexRiscv.CsrPlugin_mscratch).
Adding SRST signal on $flatten\VexRiscv.$procdff$11817 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$11813 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$11811 ($dff) from module top (D = \VexRiscv._zz_93_, Q = \VexRiscv._zz_187_).
Adding EN signal on $flatten\VexRiscv.$procdff$11810 ($dff) from module top (D = \VexRiscv.memory_to_writeBack_INSTRUCTION [11:7], Q = \VexRiscv._zz_186_).
Adding EN signal on $flatten\VexRiscv.$procdff$11809 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:20], Q = \VexRiscv.MmuPlugin_shared_pteBuffer_PPN1).
Adding EN signal on $flatten\VexRiscv.$procdff$11808 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_shared_pteBuffer_PPN0).
Adding EN signal on $flatten\VexRiscv.$procdff$11798 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5158_Y, Q = \VexRiscv.MmuPlugin_shared_portId).
Adding SRST signal on $auto$opt_dff.cc:764:run$13766 ($dffe) from module top (D = $flatten\VexRiscv.$procmux$5156_Y, Q = \VexRiscv.MmuPlugin_shared_portId, rval = 1'1).
Adding EN signal on $flatten\VexRiscv.$procdff$11797 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5164_Y, Q = \VexRiscv.MmuPlugin_shared_vpn_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11796 ($dff) from module top (D = $flatten\VexRiscv.$procmux$5170_Y, Q = \VexRiscv.MmuPlugin_shared_vpn_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11795 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_1_cache_3_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11794 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_1_cache_3_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11791 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_1_cache_3_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11790 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_1_cache_3_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11789 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_1_cache_3_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11788 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_1_cache_3_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11787 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_3_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11786 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_3_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11785 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_1_cache_2_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11784 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_1_cache_2_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11781 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_1_cache_2_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11780 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_1_cache_2_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11779 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_1_cache_2_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11778 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_1_cache_2_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11777 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_2_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11776 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_2_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11775 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_1_cache_1_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11774 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_1_cache_1_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11771 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_1_cache_1_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11770 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_1_cache_1_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11769 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_1_cache_1_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11768 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_1_cache_1_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11767 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_1_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11766 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_1_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11765 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_1_cache_0_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11764 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_1_cache_0_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11761 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_1_cache_0_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11760 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_1_cache_0_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11759 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_1_cache_0_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11758 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_1_cache_0_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11757 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_0_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11756 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_1_cache_0_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11755 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_0_cache_3_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11754 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_0_cache_3_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11753 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [2], Q = \VexRiscv.MmuPlugin_ports_0_cache_3_allowWrite).
Adding EN signal on $flatten\VexRiscv.$procdff$11752 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [1], Q = \VexRiscv.MmuPlugin_ports_0_cache_3_allowRead).
Adding EN signal on $flatten\VexRiscv.$procdff$11751 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_0_cache_3_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11750 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_0_cache_3_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11749 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_0_cache_3_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11748 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_0_cache_3_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11747 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_3_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11746 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_3_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11745 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_0_cache_2_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11744 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_0_cache_2_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11743 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [2], Q = \VexRiscv.MmuPlugin_ports_0_cache_2_allowWrite).
Adding EN signal on $flatten\VexRiscv.$procdff$11742 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [1], Q = \VexRiscv.MmuPlugin_ports_0_cache_2_allowRead).
Adding EN signal on $flatten\VexRiscv.$procdff$11741 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_0_cache_2_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11740 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_0_cache_2_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11739 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_0_cache_2_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11738 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_0_cache_2_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11737 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_2_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11736 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_2_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11735 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_0_cache_1_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11734 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_0_cache_1_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11733 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [2], Q = \VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite).
Adding EN signal on $flatten\VexRiscv.$procdff$11732 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [1], Q = \VexRiscv.MmuPlugin_ports_0_cache_1_allowRead).
Adding EN signal on $flatten\VexRiscv.$procdff$11731 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11730 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11729 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11728 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11727 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_1_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11726 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_1_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11725 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [4], Q = \VexRiscv.MmuPlugin_ports_0_cache_0_allowUser).
Adding EN signal on $flatten\VexRiscv.$procdff$11724 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [3], Q = \VexRiscv.MmuPlugin_ports_0_cache_0_allowExecute).
Adding EN signal on $flatten\VexRiscv.$procdff$11723 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [2], Q = \VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite).
Adding EN signal on $flatten\VexRiscv.$procdff$11722 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [1], Q = \VexRiscv.MmuPlugin_ports_0_cache_0_allowRead).
Adding EN signal on $flatten\VexRiscv.$procdff$11721 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [29:20], Q = \VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11720 ($dff) from module top (D = \VexRiscv.dataCache_1__io_cpu_writeBack_data [19:10], Q = \VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11719 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_1, Q = \VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1).
Adding EN signal on $flatten\VexRiscv.$procdff$11718 ($dff) from module top (D = \VexRiscv.MmuPlugin_shared_vpn_0, Q = \VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0).
Adding EN signal on $flatten\VexRiscv.$procdff$11717 ($dff) from module top (D = $flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_0_superPage).
Adding EN signal on $flatten\VexRiscv.$procdff$11716 ($dff) from module top (D = $flatten\VexRiscv.$logic_or$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3484_Y, Q = \VexRiscv.MmuPlugin_ports_0_cache_0_exception).
Adding EN signal on $flatten\VexRiscv.$procdff$11715 ($dff) from module top (D = \VexRiscv.execute_CsrPlugin_writeData [19:0], Q = \VexRiscv.MmuPlugin_satp_ppn).
Adding EN signal on $flatten\VexRiscv.$procdff$11713 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_length, Q = \VexRiscv._zz_144_).
Adding EN signal on $flatten\VexRiscv.$procdff$11712 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv._zz_143_).
Adding EN signal on $flatten\VexRiscv.$procdff$11711 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv._zz_142_).
Adding EN signal on $flatten\VexRiscv.$procdff$11710 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv._zz_141_).
Adding EN signal on $flatten\VexRiscv.$procdff$11709 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv._zz_140_).
Adding EN signal on $flatten\VexRiscv.$procdff$11707 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_payload_length, Q = \VexRiscv._zz_137_).
Adding EN signal on $flatten\VexRiscv.$procdff$11706 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageB_mask, Q = \VexRiscv._zz_136_).
Adding EN signal on $flatten\VexRiscv.$procdff$11705 ($dff) from module top (D = \VexRiscv.dataCache_1_.stageB_requestDataBypass, Q = \VexRiscv._zz_135_).
Adding EN signal on $flatten\VexRiscv.$procdff$11704 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_payload_address, Q = \VexRiscv._zz_134_).
Adding EN signal on $flatten\VexRiscv.$procdff$11703 ($dff) from module top (D = \VexRiscv.dataCache_1__io_mem_cmd_payload_wr, Q = \VexRiscv._zz_133_).
Adding EN signal on $flatten\VexRiscv.$procdff$11702 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$11701 ($dff) from module top (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$14072 ($dffe) from module top.
Adding EN signal on $flatten\VexRiscv.$procdff$11700 ($dff) from module top (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_119_).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 985 unused cells and 959 unused wires.
<suppressed ~1007 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~46 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~610 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$12556: { $auto$rtlil.cc:2121:Not$12554 $procmux$10261_CMP $procmux$10260_CMP }
  Optimizing cells in module \top.
Performed a total of 1 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~522 debug messages>
Removed a total of 174 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11633 ($dff) from module top (D = 1'x, Q = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:164$3833_DATA [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$14074 ($sdff) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$14073 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$14073 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$14071 ($dffe) from module top.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 174 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~613 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13659 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13659 ($dffe) from module top.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~613 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13658 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13658 ($dffe) from module top.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~613 debug messages>

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13657 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13657 ($dffe) from module top.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~613 debug messages>

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.44. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port top.$meminit$\mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1954 (mem).
Removed top 26 address bits (of 32) from memory init port top.$meminit$\mem_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1955 (mem_2).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1907$337 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1907$337 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1907$337 ($or).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2058$367 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2058$367 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2058$367 ($or).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2209$397 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2209$397 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2209$397 ($or).
Removed top 5 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12628 ($ne).
Removed top 2 bits (of 13) from port A of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2360$427 ($or).
Removed top 4 bits (of 13) from port B of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2360$427 ($or).
Removed top 2 bits (of 13) from port Y of cell top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2360$427 ($or).
Removed top 9 bits (of 30) from port Y of cell top.$sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2847$798 ($sub).
Removed top 9 bits (of 30) from port A of cell top.$sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2847$798 ($sub).
Removed top 26 bits (of 27) from port B of cell top.$sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2847$798 ($sub).
Removed top 5 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12648 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12775 ($ne).
Removed top 5 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12668 ($ne).
Removed cell top.$procmux$8460 ($mux).
Removed cell top.$procmux$8462 ($mux).
Removed cell top.$procmux$8466 ($mux).
Removed cell top.$procmux$8468 ($mux).
Removed cell top.$procmux$8472 ($mux).
Removed cell top.$procmux$8474 ($mux).
Removed cell top.$procmux$8478 ($mux).
Removed cell top.$procmux$8480 ($mux).
Removed cell top.$procmux$8484 ($mux).
Removed cell top.$procmux$8486 ($mux).
Removed cell top.$procmux$8490 ($mux).
Removed cell top.$procmux$8492 ($mux).
Removed cell top.$procmux$8496 ($mux).
Removed cell top.$procmux$8498 ($mux).
Removed cell top.$procmux$8502 ($mux).
Removed cell top.$procmux$8504 ($mux).
Removed cell top.$procmux$8508 ($mux).
Removed cell top.$procmux$8510 ($mux).
Removed cell top.$procmux$8514 ($mux).
Removed cell top.$procmux$8516 ($mux).
Removed cell top.$procmux$8520 ($mux).
Removed cell top.$procmux$8522 ($mux).
Removed cell top.$procmux$8526 ($mux).
Removed cell top.$procmux$8528 ($mux).
Removed cell top.$procmux$8532 ($mux).
Removed cell top.$procmux$8534 ($mux).
Removed cell top.$procmux$8538 ($mux).
Removed cell top.$procmux$8540 ($mux).
Removed cell top.$procmux$8544 ($mux).
Removed cell top.$procmux$8546 ($mux).
Removed cell top.$procmux$8550 ($mux).
Removed cell top.$procmux$8552 ($mux).
Removed cell top.$procmux$8556 ($mux).
Removed cell top.$procmux$8558 ($mux).
Removed cell top.$procmux$8562 ($mux).
Removed cell top.$procmux$8564 ($mux).
Removed cell top.$procmux$8568 ($mux).
Removed cell top.$procmux$8570 ($mux).
Removed cell top.$procmux$8574 ($mux).
Removed cell top.$procmux$8576 ($mux).
Removed cell top.$procmux$8580 ($mux).
Removed cell top.$procmux$8582 ($mux).
Removed cell top.$procmux$8588 ($mux).
Removed cell top.$procmux$8590 ($mux).
Removed cell top.$procmux$8596 ($mux).
Removed cell top.$procmux$8598 ($mux).
Removed cell top.$procmux$8602 ($mux).
Removed cell top.$procmux$8604 ($mux).
Removed cell top.$procmux$8608 ($mux).
Removed cell top.$procmux$8610 ($mux).
Removed cell top.$procmux$8614 ($mux).
Removed cell top.$procmux$8616 ($mux).
Removed cell top.$procmux$8620 ($mux).
Removed cell top.$procmux$8622 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$8747_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$8758_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$8770_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$8814_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$8825_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$8826_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$8827_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8843_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8844_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8845_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8846_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8847_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8848_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8849_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$8850_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$8851_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$8852_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$8853_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$8854_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$8855_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$8856_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$procmux$8857_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$8873_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$8874_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$8875_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$8876_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$8877_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$8878_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$procmux$8879_CMP0 ($eq).
Removed top 2 bits (of 13) from mux cell top.$procmux$9040 ($mux).
Removed top 7 bits (of 8) from mux cell top.$procmux$9141 ($mux).
Removed cell top.$procmux$9147 ($mux).
Removed cell top.$procmux$9264 ($mux).
Removed cell top.$procmux$9271 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$9278 ($mux).
Removed cell top.$procmux$9326 ($mux).
Removed cell top.$procmux$9336 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$9339 ($mux).
Removed cell top.$procmux$9345 ($mux).
Removed cell top.$procmux$9354 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$9357 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$9408 ($mux).
Removed cell top.$procmux$9424 ($mux).
Removed cell top.$procmux$9440 ($mux).
Removed cell top.$procmux$9494 ($mux).
Removed cell top.$procmux$9497 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$9503 ($mux).
Removed cell top.$procmux$9519 ($mux).
Removed cell top.$procmux$9535 ($mux).
Removed cell top.$procmux$9589 ($mux).
Removed cell top.$procmux$9592 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$9598 ($mux).
Removed cell top.$procmux$9614 ($mux).
Removed cell top.$procmux$9630 ($mux).
Removed cell top.$procmux$9684 ($mux).
Removed cell top.$procmux$9687 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$9693 ($mux).
Removed cell top.$procmux$9709 ($mux).
Removed cell top.$procmux$9725 ($mux).
Removed cell top.$procmux$9779 ($mux).
Removed cell top.$procmux$9782 ($mux).
Removed cell top.$procmux$9797 ($mux).
Removed cell top.$procmux$9837 ($mux).
Removed cell top.$procmux$9875 ($mux).
Removed cell top.$procmux$9878 ($mux).
Removed cell top.$procmux$9886 ($mux).
Removed cell top.$procmux$9907 ($mux).
Removed cell top.$procmux$9910 ($mux).
Removed cell top.$procmux$9918 ($mux).
Removed cell top.$procmux$9939 ($mux).
Removed cell top.$procmux$9964 ($mux).
Removed cell top.$procmux$9967 ($mux).
Removed cell top.$procmux$9998 ($mux).
Removed cell top.$procmux$10001 ($mux).
Removed cell top.$procmux$10003 ($mux).
Removed cell top.$procmux$10016 ($mux).
Removed cell top.$procmux$10019 ($mux).
Removed cell top.$procmux$10021 ($mux).
Removed cell top.$procmux$10068 ($mux).
Removed cell top.$procmux$10081 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10093_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10094_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$10095_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$10100_CMP0 ($eq).
Removed cell top.$procmux$10151 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$10159_CMP0 ($eq).
Removed cell top.$procmux$10256 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$10261_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell top.$procmux$10290 ($mux).
Removed cell top.$procmux$10300 ($mux).
Removed cell top.$procmux$10303 ($mux).
Removed cell top.$procmux$10307 ($mux).
Removed cell top.$procmux$10309 ($mux).
Removed cell top.$procmux$10312 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$10314_CMP0 ($eq).
Removed top 2 bits (of 18) from mux cell top.$procmux$10367 ($pmux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10371_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10372_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$10373_CMP0 ($eq).
Removed cell top.$procmux$10410 ($mux).
Removed cell top.$procmux$10413 ($mux).
Removed cell top.$procmux$10417 ($mux).
Removed top 1 bits (of 2) from mux cell top.$procmux$10421 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$10426_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$10499_CMP0 ($eq).
Removed cell top.$procmux$10515 ($mux).
Removed cell top.$procmux$10517 ($mux).
Removed cell top.$procmux$10525 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10527_CMP0 ($eq).
Removed cell top.$procmux$10528 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10530_CMP0 ($eq).
Removed cell top.$procmux$10531 ($mux).
Removed cell top.$procmux$10533 ($mux).
Removed top 2 bits (of 3) from mux cell top.$procmux$10535 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$procmux$10537_CMP0 ($eq).
Removed cell top.$procmux$10615 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$10617 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$10619 ($mux).
Removed cell top.$procmux$10621 ($mux).
Removed cell top.$procmux$10627 ($mux).
Removed cell top.$procmux$10631 ($mux).
Removed cell top.$procmux$10633 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10635_CMP0 ($eq).
Removed cell top.$procmux$10636 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10638_CMP0 ($eq).
Removed cell top.$procmux$10639 ($mux).
Removed cell top.$procmux$10641 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$procmux$10643_CMP0 ($eq).
Removed cell top.$procmux$10836 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$10838 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$10840 ($mux).
Removed cell top.$procmux$10842 ($mux).
Removed cell top.$procmux$10852 ($mux).
Removed cell top.$procmux$10854 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10856_CMP0 ($eq).
Removed cell top.$procmux$10857 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$10859_CMP0 ($eq).
Removed cell top.$procmux$10860 ($mux).
Removed cell top.$procmux$10862 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$procmux$10864_CMP0 ($eq).
Removed cell top.$procmux$11057 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$11059 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$11061 ($mux).
Removed cell top.$procmux$11063 ($mux).
Removed cell top.$procmux$11073 ($mux).
Removed cell top.$procmux$11075 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$11077_CMP0 ($eq).
Removed cell top.$procmux$11078 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$11080_CMP0 ($eq).
Removed cell top.$procmux$11081 ($mux).
Removed cell top.$procmux$11083 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$procmux$11085_CMP0 ($eq).
Removed cell top.$procmux$11278 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$11280 ($mux).
Removed top 1 bits (of 3) from mux cell top.$procmux$11282 ($mux).
Removed cell top.$procmux$11284 ($mux).
Removed cell top.$procmux$11294 ($mux).
Removed cell top.$procmux$11296 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$11298_CMP0 ($eq).
Removed cell top.$procmux$11299 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$procmux$11301_CMP0 ($eq).
Removed cell top.$procmux$11302 ($mux).
Removed cell top.$procmux$11304 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$procmux$11306_CMP0 ($eq).
Removed cell top.$procmux$11497 ($mux).
Removed cell top.$procmux$11500 ($mux).
Removed cell top.$procmux$11504 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$11506_CMP0 ($eq).
Removed top 7 bits (of 8) from FF cell top.$procdff$12002 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12006 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12010 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12014 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12018 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12022 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12026 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12030 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12034 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12038 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12042 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12046 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12050 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12054 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12058 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12062 ($dff).
Removed top 23 bits (of 24) from FF cell top.$procdff$12066 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$12070 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$12074 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$12078 ($dff).
Removed top 24 bits (of 25) from FF cell top.$procdff$12082 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$12087 ($dff).
Removed top 2 bits (of 10) from FF cell top.$auto$opt_dff.cc:764:run$13280 ($dffe).
Removed top 9 bits (of 10) from FF cell top.$procdff$12092 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12097 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12100 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12103 ($dff).
Removed top 7 bits (of 8) from FF cell top.$procdff$12106 ($dff).
Removed top 2 bits (of 10) from FF cell top.$auto$opt_dff.cc:764:run$13278 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$13721 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$13534 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$13532 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$13530 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$13528 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$13199 ($ne).
Removed top 2 bits (of 13) from FF cell top.$auto$opt_dff.cc:702:run$13056 ($sdff).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:540$3652 ($add).
Removed top 1 bits (of 2) from mux cell top.$flatten\VexRiscv.\dataCache_1_.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:544$3656 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:934$3778 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1053$3798 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1141$3817 ($add).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4205 ($mux).
Removed top 27 bits (of 32) from mux cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4209 ($mux).
Removed top 27 bits (of 32) from mux cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4218 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4223 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4371_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4372_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4373_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12600 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4512_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4520 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4528 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4533 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4541 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4549 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4554 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4562 ($mux).
Removed top 5 bits (of 9) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12608 ($ne).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4570 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4575 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4583 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4591 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4596 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4674 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4677 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4683 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4689 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4695 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4707 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4713 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4734 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4736 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4740 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4742 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4746 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4748 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4752 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4754 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4760 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4762 ($mux).
Removed top 7 bits (of 8) from FF cell top.$flatten\VexRiscv.\dataCache_1_.$procdff$11686 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\VexRiscv.\dataCache_1_.$procdff$11689 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\VexRiscv.\dataCache_1_.$procdff$11692 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\VexRiscv.\dataCache_1_.$procdff$11695 ($dff).
Removed top 21 bits (of 22) from FF cell top.$flatten\VexRiscv.\dataCache_1_.$procdff$11699 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:301$3884 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:314$3886 ($add).
Removed cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3948 ($mux).
Removed cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3964 ($mux).
Removed cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4002 ($mux).
Removed cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4004 ($mux).
Removed cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4010 ($mux).
Removed cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4012 ($mux).
Removed top 31 bits (of 32) from FF cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11630 ($dff).
Removed top 21 bits (of 22) from FF cell top.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11634 ($dff).
Removed top 31 bits (of 32) from FF cell top.$flatten\VexRiscv.$procdff$11998 ($dff).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$13391 ($sdffe).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$13687 ($dffe).
Removed top 2 bits (of 12) from FF cell top.$auto$opt_dff.cc:764:run$13760 ($dffe).
Removed cell top.$flatten\VexRiscv.$procmux$8456 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$8454 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$procmux$8446_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$procmux$8445_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$procmux$8444_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$8390_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$8335_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$8194_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$8017 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$7956 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\VexRiscv.$procmux$7932 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\VexRiscv.$procmux$7927 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$7905 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$7823 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$7818 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\VexRiscv.$procmux$7812 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$7803_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$7793_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$7673_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$7669_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$7664_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$7660_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\VexRiscv.$procmux$7466_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\VexRiscv.$procmux$7450_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\VexRiscv.$procmux$7421_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\VexRiscv.$procmux$7408_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\VexRiscv.$procmux$7396_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\VexRiscv.$procmux$7358_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$7015 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\VexRiscv.$procmux$7006 ($pmux).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$6656_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$6649_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$6634_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$6600 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6593 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6586 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6572 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6551 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6496 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6300 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$procmux$6299_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$6297 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6294 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\VexRiscv.$procmux$6290 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$procmux$6289_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$6286 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$6283 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\VexRiscv.$procmux$6281 ($mux).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$6036_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5994_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5929_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5926_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$5914_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5877_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5848_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5845_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5662_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$5168 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$5162 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$5156 ($mux).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5119_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5109_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5093_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5064_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5057_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5035_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5017_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$5005_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$4995_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$4985 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$4977 ($mux).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$procmux$4932_CMP0 ($eq).
Removed cell top.$flatten\VexRiscv.$procmux$4916 ($mux).
Removed cell top.$flatten\VexRiscv.$procmux$4914 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7535$3537 ($add).
Removed top 32 bits (of 33) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534 ($add).
Removed top 1 bits (of 33) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3533 ($mux).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\VexRiscv.$not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3532 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\VexRiscv.$not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3532 ($not).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7328$3481 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7255$3474 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7250$3471 ($add).
Removed top 27 bits (of 32) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6693$3414 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6615$3350 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6613$3348 ($and).
Removed top 1 bits (of 33) from port B of cell top.$flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6604$3340 ($sub).
Removed top 5 bits (of 6) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6595$3339 ($add).
Removed top 14 bits (of 66) from port A of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6572$3333 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6572$3333 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6572$3333 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6571$3332 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6570$3331 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6570$3331 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6569$3330 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6569$3330 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6568$3329 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6568$3329 ($mul).
Removed top 1 bits (of 7) from port B of cell top.$flatten\VexRiscv.$ne$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6210$3291 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6209$3283 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5823$3206 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5717$3189 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3166 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3165 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3164 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3163 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3162 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3161 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3160 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3159 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5503$3158 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5502$3156 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5502$3154 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5500$3149 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5500$3148 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5499$3147 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5499$3146 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5498$3145 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5498$3144 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5497$3143 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5496$3141 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5496$3140 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5376$3092 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5277$3028 ($add).
Removed top 2 bits (of 4) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5134$2982 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4893$2941 ($mux).
Removed top 12 bits (of 32) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2929 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4783$2919 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4687$2888 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4461$2849 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4461$2847 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3188$2810 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3187$2808 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3183$2805 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3183$2803 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3183$2801 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3183$2799 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3182$2798 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3181$2796 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3177$2793 ($eq).
Removed top 4 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3177$2791 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3177$2789 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3177$2788 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3177$2787 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3176$2786 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3176$2785 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3175$2784 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3175$2783 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3173$2782 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3171$2781 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3171$2780 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3171$2779 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3171$2777 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3171$2776 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3171$2775 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3170$2774 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3169$2772 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3169$2771 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3167$2770 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3162$2769 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3160$2768 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3158$2767 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3158$2766 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3157$2765 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3157$2764 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3156$2763 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3153$2760 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3153$2759 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3152$2758 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3152$2757 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3151$2756 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3151$2755 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3150$2754 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3150$2753 ($and).
Removed top 4 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3149$2752 ($eq).
Removed top 4 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3149$2751 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3143$2746 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3140$2745 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3139$2744 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3139$2743 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3137$2742 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3132$2738 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3130$2737 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3130$2736 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3126$2733 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3113$2725 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3112$2724 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3112$2723 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3111$2722 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3111$2721 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3110$2720 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3092$2709 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3090$2708 ($and).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3086$2706 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3080$2702 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3080$2701 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3079$2700 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3079$2699 ($eq).
Removed top 4 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3078$2698 ($eq).
Removed top 4 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3078$2697 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3077$2695 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3075$2694 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3073$2693 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3067$2691 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3060$2688 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3058$2687 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3057$2686 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3056$2685 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3056$2684 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3054$2683 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3052$2682 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3051$2681 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3051$2680 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3049$2679 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3045$2677 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3045$2676 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3043$2675 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3036$2672 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3035$2671 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3033$2670 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3031$2669 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3030$2667 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3026$2665 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3025$2664 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3025$2663 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3023$2662 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3020$2658 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3017$2656 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3014$2655 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3011$2651 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3010$2649 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3010$2648 ($and).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3008$2647 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3008$2646 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3006$2645 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3004$2644 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3002$2643 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3000$2642 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2997$2638 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2996$2636 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2994$2635 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2994$2634 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2994$2633 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2994$2632 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2992$2631 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2989$2630 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2985$2626 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2983$2625 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2983$2624 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2982$2623 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2982$2622 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2980$2621 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2979$2620 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2978$2619 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2978$2618 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2977$2617 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2977$2616 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2975$2615 ($and).
Removed top 1 bits (of 33) from port A of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2916$2613 ($add).
Removed top 32 bits (of 33) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2916$2613 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2916$2613 ($add).
Removed top 19 bits (of 52) from port A of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2895$2605 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2895$2605 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2895$2605 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2894$2604 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2893$2603 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2893$2603 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$and$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2893$2603 ($and).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2893$2602 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2893$2602 ($not).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\VexRiscv.$sshr$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2880$2599 ($sshr).
Removed top 31 bits (of 32) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2877$2598 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2873$2594 ($add).
Removed top 1 bits (of 3) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2835$2593 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2834$2592 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2823$2591 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$lt$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2809$2560 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2809$2558 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2806$2555 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2802$2551 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2778$2517 ($eq).
Removed top 7 bits (of 10) from mux cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4557 ($mux).
Removed cell top.$flatten\VexRiscv.\dataCache_1_.$procmux$4686 ($mux).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$13669 ($dffe).
Removed top 1 bits (of 52) from port A of cell top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6571$3332 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2894$2604 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2894$2604 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$13670 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\VexRiscv.$mul$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6570$3331 ($mul).
Removed top 24 bits (of 32) from wire top.$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_EN[31:0]$1791.
Removed top 16 bits (of 32) from wire top.$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_DATA[31:0]$1793.
Removed top 8 bits (of 32) from wire top.$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_DATA[31:0]$1796.
Removed top 8 bits (of 32) from wire top.$0$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_EN[31:0]$1797.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_DATA[24:0]$1820.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_DATA[24:0]$1827.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_DATA[24:0]$1834.
Removed top 2 bits (of 25) from wire top.$0$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_DATA[24:0]$1841.
Removed top 1 bits (of 33) from wire top.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\VexRiscv.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 20 bits (of 32) from wire top.$flatten\VexRiscv.$2\_zz_249_[31:0].
Removed top 2 bits (of 4) from wire top.$flatten\VexRiscv.$3\CsrPlugin_selfException_payload_code[3:0].
Removed top 1 bits (of 4) from wire top.$flatten\VexRiscv.$3\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534_Y.
Removed top 1 bits (of 2) from wire top.$flatten\VexRiscv.$not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2893$2602_Y.
Removed top 1 bits (of 33) from wire top.$flatten\VexRiscv.$not$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3532_Y.
Removed top 1 bits (of 3) from wire top.$flatten\VexRiscv.$procmux$6281_Y.
Removed top 1 bits (of 3) from wire top.$flatten\VexRiscv.$procmux$6290_Y.
Removed top 2 bits (of 4) from wire top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5134$2982_Y.
Removed top 1 bits (of 33) from wire top.$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3533_Y.
Removed top 24 bits (of 32) from wire top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5772$231_DATA.
Removed top 16 bits (of 32) from wire top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5774$232_DATA.
Removed top 8 bits (of 32) from wire top.$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5776$233_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5805$235_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5822$236_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5838$237_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5852$238_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5866$239_DATA.
Removed top 2 bits (of 25) from wire top.$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5880$240_DATA.
Removed top 2 bits (of 13) from wire top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1907$337_Y.
Removed top 2 bits (of 13) from wire top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2058$367_Y.
Removed top 2 bits (of 13) from wire top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2209$397_Y.
Removed top 2 bits (of 13) from wire top.$or$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2360$427_Y.
Removed top 1 bits (of 8) from wire top.$procmux$10016_Y.
Removed top 1 bits (of 8) from wire top.$procmux$10019_Y.
Removed top 1 bits (of 8) from wire top.$procmux$10021_Y.
Removed top 1 bits (of 2) from wire top.$procmux$10421_Y.
Removed top 2 bits (of 3) from wire top.$procmux$10535_Y.
Removed top 1 bits (of 3) from wire top.$procmux$10617_Y.
Removed top 1 bits (of 3) from wire top.$procmux$10619_Y.
Removed top 1 bits (of 3) from wire top.$procmux$10838_Y.
Removed top 1 bits (of 3) from wire top.$procmux$10840_Y.
Removed top 1 bits (of 3) from wire top.$procmux$11059_Y.
Removed top 1 bits (of 3) from wire top.$procmux$11061_Y.
Removed top 1 bits (of 3) from wire top.$procmux$11280_Y.
Removed top 1 bits (of 3) from wire top.$procmux$11282_Y.
Removed top 2 bits (of 13) from wire top.$procmux$9040_Y.
Removed top 1 bits (of 2) from wire top.$procmux$9339_Y.
Removed top 1 bits (of 2) from wire top.$procmux$9357_Y.
Removed top 24 bits (of 32) from wire top.builder_soclinux_wishbone_dat_r.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din.
Removed top 2 bits (of 25) from wire top.main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w.
Removed top 30 bits (of 32) from wire top.main_soclinux_cpu_interrupt0.
Removed top 4 bits (of 23) from wire top.main_tag_di_tag.
Removed top 2 bits (of 144) from wire top.main_wishbone_bridge_wdata_converter_converter_sink_payload_data.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 276 unused wires.
<suppressed ~14 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 18 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5898$1850 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$10426_CMP $eq$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2796$796_Y \builder_done \builder_litedramwishbone2native_state \main_write_from_slave }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5794$1803 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$10260_CMP \builder_csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6053$1901 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10499_CMP $procmux$10370_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6043$1896 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10499_CMP $procmux$10370_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6033$1891 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10498_CMP $procmux$10371_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6023$1886 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10498_CMP $procmux$10371_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6013$1881 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10498_CMP $procmux$10372_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6003$1876 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10498_CMP $procmux$10372_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5993$1871 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10499_CMP $procmux$10498_CMP $procmux$10373_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5983$1866 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10499_CMP $procmux$10498_CMP $procmux$10373_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6113$1931 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10374_CMP $procmux$10373_CMP $procmux$10372_CMP $procmux$10371_CMP $procmux$10370_CMP $procmux$10369_CMP $procmux$10368_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6103$1926 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10374_CMP $procmux$10373_CMP $procmux$10372_CMP $procmux$10371_CMP $procmux$10370_CMP $procmux$10369_CMP $procmux$10368_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6093$1921 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10368_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6083$1916 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10368_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6073$1911 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10499_CMP $procmux$10369_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6063$1906 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10499_CMP $procmux$10369_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5973$1861 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10499_CMP $procmux$10498_CMP $procmux$10374_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5963$1856 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10500_CMP $procmux$10499_CMP $procmux$10498_CMP $procmux$10374_CMP \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$3ee26d6ec3e84c62780ab3a1e6835af3ab9d7465\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$f3a9875e03c52965378a785308bba19d20f90391\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~118 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$57246927cd958ceb8a1b66d0a5c7acbd283b286a\_80_mul for cells of type $mul.
Using template $paramod$4f6754d98eb10d060cb1338d1ad25ec95f03045a\_80_mul for cells of type $mul.
Using template $paramod$738639264c9aebc655ebda67fba0129d74a9b416\_80_mul for cells of type $mul.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=32\A_SIGNED=1\B_SIGNED=1 for cells of type $__MUL18X18.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=32\A_SIGNED=0\B_SIGNED=0 for cells of type $__MUL18X18.
Using template $paramod\$__MUL18X18\A_WIDTH=18\B_WIDTH=18\Y_WIDTH=34\A_SIGNED=1\B_SIGNED=1 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~268 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2876$824 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3063$846 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4246$1563 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4249$1564 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4272$1576 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4288$1579 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4301$1583 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4320$1586 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4346$1594 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4349$1595 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4353$1600 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4368$1605 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4371$1606 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4375$1611 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4474$1630 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4491$1634 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4494$1635 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4498$1640 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4567$1656 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4570$1657 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4574$1662 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4643$1678 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4646$1679 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4650$1684 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4719$1700 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4722$1701 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4726$1706 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4992$1764 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5003$1767 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5064$1777 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2873$2594 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2874$2595 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2895$2605 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2916$2613 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4687$2888 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2930 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5277$3028 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5376$3092 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6015$3227 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6571$3332 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6572$3333 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6595$3339 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7250$3471 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7255$3474 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7535$3537 ($add).
  creating $macc model for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2874$823 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2823$2591 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2894$2604 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6604$3340 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:301$3884 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:314$3886 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1053$3798 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1141$3817 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:540$3652 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:541$3653 ($add).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3036$841 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3037$843 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3065$847 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4357$1601 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4379$1612 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4400$1614 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4421$1619 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4427$1620 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4438$1623 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4502$1641 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4521$1645 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4536$1648 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4551$1651 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4578$1663 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4597$1667 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4612$1670 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4627$1673 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4654$1685 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4673$1689 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4688$1692 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4703$1695 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4730$1707 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4749$1711 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4764$1714 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4779$1717 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4790$1721 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4797$1724 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4929$1729 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4944$1732 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4959$1735 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5059$1776 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5082$1781 ($sub).
  creating $macc model for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5128$1785 ($sub).
  merging $macc model for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:541$3653 into $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:540$3652.
  merging $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2895$2605 into $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6571$3332.
  merging $macc model for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2874$2595 into $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2873$2594.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4959$1735.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4944$1732.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4929$1729.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4797$1724.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4790$1721.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4779$1717.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4764$1714.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4749$1711.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4730$1707.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4703$1695.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4688$1692.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4673$1689.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4654$1685.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4627$1673.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4612$1670.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4597$1667.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4578$1663.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4551$1651.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4536$1648.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4521$1645.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4502$1641.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4438$1623.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4427$1620.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4421$1619.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4400$1614.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4379$1612.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4357$1601.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3065$847.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3037$843.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3036$841.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5059$1776.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1141$3817.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1053$3798.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:314$3886.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:301$3884.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6604$3340.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2894$2604.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2823$2591.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2874$823.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7535$3537.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7255$3474.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7250$3471.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6595$3339.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6572$3333.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6015$3227.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5376$3092.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5277$3028.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2930.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4687$2888.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2916$2613.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5082$1781.
  creating $alu model for $macc $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5128$1785.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5064$1777.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5003$1767.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4992$1764.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4726$1706.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4722$1701.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4719$1700.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4650$1684.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4646$1679.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4643$1678.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4574$1662.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4570$1657.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4567$1656.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4498$1640.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4494$1635.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4491$1634.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4474$1630.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4375$1611.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4371$1606.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4368$1605.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4353$1600.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4349$1595.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4346$1594.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4320$1586.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4301$1583.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4288$1579.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4272$1576.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4249$1564.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4246$1563.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3063$846.
  creating $alu model for $macc $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2876$824.
  creating $macc cell for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:540$3652: $auto$alumacc.cc:365:replace_macc$14148
  creating $macc cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6571$3332: $auto$alumacc.cc:365:replace_macc$14149
  creating $macc cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2873$2594: $auto$alumacc.cc:365:replace_macc$14150
  creating $alu model for $flatten\VexRiscv.$lt$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6107$3265 ($lt): new $alu
  creating $alu model for $flatten\VexRiscv.$lt$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6333$3295 ($lt): new $alu
  creating $alu model for $ge$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1564$259 ($ge): new $alu
  creating $alu cell for $ge$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:1564$259: $auto$alumacc.cc:485:replace_alu$14154
  creating $alu cell for $flatten\VexRiscv.$lt$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6333$3295: $auto$alumacc.cc:485:replace_alu$14163
  creating $alu cell for $flatten\VexRiscv.$lt$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6107$3265: $auto$alumacc.cc:485:replace_alu$14168
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2876$824: $auto$alumacc.cc:485:replace_alu$14173
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3063$846: $auto$alumacc.cc:485:replace_alu$14176
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4246$1563: $auto$alumacc.cc:485:replace_alu$14179
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4249$1564: $auto$alumacc.cc:485:replace_alu$14182
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4272$1576: $auto$alumacc.cc:485:replace_alu$14185
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4288$1579: $auto$alumacc.cc:485:replace_alu$14188
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4301$1583: $auto$alumacc.cc:485:replace_alu$14191
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4320$1586: $auto$alumacc.cc:485:replace_alu$14194
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4346$1594: $auto$alumacc.cc:485:replace_alu$14197
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4349$1595: $auto$alumacc.cc:485:replace_alu$14200
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4353$1600: $auto$alumacc.cc:485:replace_alu$14203
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4368$1605: $auto$alumacc.cc:485:replace_alu$14206
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4371$1606: $auto$alumacc.cc:485:replace_alu$14209
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4375$1611: $auto$alumacc.cc:485:replace_alu$14212
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4474$1630: $auto$alumacc.cc:485:replace_alu$14215
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4491$1634: $auto$alumacc.cc:485:replace_alu$14218
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4494$1635: $auto$alumacc.cc:485:replace_alu$14221
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4498$1640: $auto$alumacc.cc:485:replace_alu$14224
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4567$1656: $auto$alumacc.cc:485:replace_alu$14227
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4570$1657: $auto$alumacc.cc:485:replace_alu$14230
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4574$1662: $auto$alumacc.cc:485:replace_alu$14233
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4643$1678: $auto$alumacc.cc:485:replace_alu$14236
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4646$1679: $auto$alumacc.cc:485:replace_alu$14239
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4650$1684: $auto$alumacc.cc:485:replace_alu$14242
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4719$1700: $auto$alumacc.cc:485:replace_alu$14245
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4722$1701: $auto$alumacc.cc:485:replace_alu$14248
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4726$1706: $auto$alumacc.cc:485:replace_alu$14251
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4992$1764: $auto$alumacc.cc:485:replace_alu$14254
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5003$1767: $auto$alumacc.cc:485:replace_alu$14257
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5064$1777: $auto$alumacc.cc:485:replace_alu$14260
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5128$1785: $auto$alumacc.cc:485:replace_alu$14263
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5082$1781: $auto$alumacc.cc:485:replace_alu$14266
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2916$2613: $auto$alumacc.cc:485:replace_alu$14269
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4687$2888: $auto$alumacc.cc:485:replace_alu$14272
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2930: $auto$alumacc.cc:485:replace_alu$14275
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5277$3028: $auto$alumacc.cc:485:replace_alu$14278
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5376$3092: $auto$alumacc.cc:485:replace_alu$14281
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6015$3227: $auto$alumacc.cc:485:replace_alu$14284
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6572$3333: $auto$alumacc.cc:485:replace_alu$14287
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6595$3339: $auto$alumacc.cc:485:replace_alu$14290
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7250$3471: $auto$alumacc.cc:485:replace_alu$14293
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7255$3474: $auto$alumacc.cc:485:replace_alu$14296
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7534$3534: $auto$alumacc.cc:485:replace_alu$14299
  creating $alu cell for $flatten\VexRiscv.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7535$3537: $auto$alumacc.cc:485:replace_alu$14302
  creating $alu cell for $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2874$823: $auto$alumacc.cc:485:replace_alu$14305
  creating $alu cell for $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2823$2591: $auto$alumacc.cc:485:replace_alu$14308
  creating $alu cell for $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2894$2604: $auto$alumacc.cc:485:replace_alu$14311
  creating $alu cell for $flatten\VexRiscv.$sub$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6604$3340: $auto$alumacc.cc:485:replace_alu$14314
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:301$3884: $auto$alumacc.cc:485:replace_alu$14317
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:314$3886: $auto$alumacc.cc:485:replace_alu$14320
  creating $alu cell for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1053$3798: $auto$alumacc.cc:485:replace_alu$14323
  creating $alu cell for $flatten\VexRiscv.\dataCache_1_.$add$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:1141$3817: $auto$alumacc.cc:485:replace_alu$14326
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5059$1776: $auto$alumacc.cc:485:replace_alu$14329
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3036$841: $auto$alumacc.cc:485:replace_alu$14332
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3037$843: $auto$alumacc.cc:485:replace_alu$14335
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:3065$847: $auto$alumacc.cc:485:replace_alu$14338
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4357$1601: $auto$alumacc.cc:485:replace_alu$14341
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4379$1612: $auto$alumacc.cc:485:replace_alu$14344
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4400$1614: $auto$alumacc.cc:485:replace_alu$14347
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4421$1619: $auto$alumacc.cc:485:replace_alu$14350
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4427$1620: $auto$alumacc.cc:485:replace_alu$14353
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4438$1623: $auto$alumacc.cc:485:replace_alu$14356
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4502$1641: $auto$alumacc.cc:485:replace_alu$14359
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4521$1645: $auto$alumacc.cc:485:replace_alu$14362
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4536$1648: $auto$alumacc.cc:485:replace_alu$14365
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4551$1651: $auto$alumacc.cc:485:replace_alu$14368
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4578$1663: $auto$alumacc.cc:485:replace_alu$14371
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4597$1667: $auto$alumacc.cc:485:replace_alu$14374
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4612$1670: $auto$alumacc.cc:485:replace_alu$14377
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4627$1673: $auto$alumacc.cc:485:replace_alu$14380
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4654$1685: $auto$alumacc.cc:485:replace_alu$14383
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4673$1689: $auto$alumacc.cc:485:replace_alu$14386
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4688$1692: $auto$alumacc.cc:485:replace_alu$14389
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4703$1695: $auto$alumacc.cc:485:replace_alu$14392
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4730$1707: $auto$alumacc.cc:485:replace_alu$14395
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4749$1711: $auto$alumacc.cc:485:replace_alu$14398
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4764$1714: $auto$alumacc.cc:485:replace_alu$14401
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4779$1717: $auto$alumacc.cc:485:replace_alu$14404
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4790$1721: $auto$alumacc.cc:485:replace_alu$14407
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4797$1724: $auto$alumacc.cc:485:replace_alu$14410
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4929$1729: $auto$alumacc.cc:485:replace_alu$14413
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4944$1732: $auto$alumacc.cc:485:replace_alu$14416
  creating $alu cell for $sub$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4959$1735: $auto$alumacc.cc:485:replace_alu$14419
  created 86 $alu and 3 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~536 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $procmux$10415: { $procmux$10426_CMP $procmux$10419_CMP }
    New ctrl vector for $pmux cell $procmux$10522: { $procmux$10537_CMP $auto$opt_reduce.cc:134:opt_mux$14423 $procmux$10524_CMP $procmux$10523_CMP }
    New ctrl vector for $pmux cell $procmux$10629: { $auto$opt_reduce.cc:134:opt_mux$14427 $auto$opt_reduce.cc:134:opt_mux$14425 }
    New ctrl vector for $pmux cell $procmux$10850: { $auto$opt_reduce.cc:134:opt_mux$14431 $auto$opt_reduce.cc:134:opt_mux$14429 }
    New ctrl vector for $pmux cell $procmux$11071: { $auto$opt_reduce.cc:134:opt_mux$14435 $auto$opt_reduce.cc:134:opt_mux$14433 }
    New ctrl vector for $pmux cell $procmux$11292: { $auto$opt_reduce.cc:134:opt_mux$14439 $auto$opt_reduce.cc:134:opt_mux$14437 }
  Optimizing cells in module \top.
Performed a total of 6 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 1 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 2 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 3 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 4 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 5 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 6 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 7 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 8 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 9 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 10 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 11 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 12 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 13 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 14 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 15 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 16 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 17 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 18 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 19 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 20 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 21 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 22 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 23 on $procdff$12105 ($dff) from module top.
Setting constant 1-bit at position 0 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 1 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 2 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 3 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 4 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 5 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 6 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 7 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 8 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 9 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 10 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 11 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 12 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 13 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 14 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 15 on $procdff$12102 ($dff) from module top.
Setting constant 1-bit at position 0 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 1 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 2 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 3 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 4 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 5 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 6 on $procdff$12099 ($dff) from module top.
Setting constant 1-bit at position 7 on $procdff$12099 ($dff) from module top.
Adding SRST signal on $procdff$12069 ($dff) from module top (D = { $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2874$823_Y [23:11] $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:2874$823_Y [8:0] \main_interface_we }, Q = $auto$wreduce.cc:454:run$14103 [22:0], rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$12065 ($dff) from module top (D = $procmux$10431_Y, Q = $memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5894$241_DATA [23], rval = 1'0).
Setting constant 0-bit at position 1 on $flatten\VexRiscv.\dataCache_1_.$procdff$11698 ($dff) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$13215 ($dffe) from module top (D = \memdat_2 [7], Q = \main_soclinux_tx_reg [7], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$13165 ($dffe) from module top (D = $add$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:4301$1583_Y, Q = \main_soclinux_rx_bitcount, rval = 4'0000).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 117 unused wires.
<suppressed ~34 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~534 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3613' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3892' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3891' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3829' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3830' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3831' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3832' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memwr$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:0$3828' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1967' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1968' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1977' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1978' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1979' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1980' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1981' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1982' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1969' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1970' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1971' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1972' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1973' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1974' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1975' in module `\top': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1976' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1956' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1957' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1958' in module `\top': merged $dff to cell.
Checking cell `$memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1959' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1960' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1961' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1962' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1963' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1964' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1965' in module `\top': merged $dff to cell.
Checking cell `$memwr$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1966' in module `\top': merged $dff to cell.
Checking cell `$flatten\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3200$2816' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.$memrd$\RegFilePlugin_regFile$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:3206$2818' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_datas$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:182$3850' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:170$3844' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol0$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:585$3683' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol1$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:586$3684' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol2$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:587$3685' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_data_symbol3$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:588$3686' in module `\top': merged data $dff to cell.
Checking cell `$flatten\VexRiscv.\dataCache_1_.$memrd$\ways_0_tags$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:561$3663' in module `\top': merged data $dff to cell.
Checking cell `$memrd$\data_mem_grain0$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5963$1856' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5973$1861' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain10$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6063$1906' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain11$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6073$1911' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain12$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6083$1916' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain13$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6093$1921' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain14$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6103$1926' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain15$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6113$1931' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5983$1866' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5993$1871' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6003$1876' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6013$1881' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain6$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6023$1886' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain7$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6033$1891' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain8$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6043$1896' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain9$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:6053$1901' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5759$1787' in module `\top': merged data $dff to cell.
Checking cell `$memrd$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5782$1801' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\mem_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5794$1803' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5811$1810' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5828$1817' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_2$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5846$1824' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_3$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5860$1831' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_4$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5874$1838' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\storage_5$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5888$1845' in module `\top': no (compatible) $dff found.
Checking cell `$memrd$\tag_mem$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:5898$1850' in module `\top': merged address $dff to cell.

4.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 92 unused cells and 117 unused wires.
<suppressed ~112 debug messages>

4.25.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.mem_1 by address:
  New clock domain: posedge \VexRiscv.IBusCachedPlugin_cache.clk
    Port 0 ($memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1956) has addr \builder_soclinux_wishbone_adr [10:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1957) has addr \builder_soclinux_wishbone_adr [10:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1958) has addr \builder_soclinux_wishbone_adr [10:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem_1$/home/pi/oss/linux-on-litex-vexriscv/build/ulx3s/gateware/top.v:0$1959) has addr \builder_soclinux_wishbone_adr [10:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

4.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.25.6. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.VexRiscv.IBusCachedPlugin_cache.ways_0_datas:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_datas.1.0.0
Processing top.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
Processing top.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.VexRiscv.dataCache_1_.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol0.0.0.0
Processing top.VexRiscv.dataCache_1_.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol1.0.0.0
Processing top.VexRiscv.dataCache_1_.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol2.0.0.0
Processing top.VexRiscv.dataCache_1_.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_data_symbol3.0.0.0
Processing top.VexRiscv.dataCache_1_.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1_.ways_0_tags.0.0.0
Processing top.data_mem_grain0:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain0.0.0.0
Processing top.data_mem_grain1:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain1.0.0.0
Processing top.data_mem_grain10:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain10.0.0.0
Processing top.data_mem_grain11:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain11.0.0.0
Processing top.data_mem_grain12:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain12.0.0.0
Processing top.data_mem_grain13:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain13.0.0.0
Processing top.data_mem_grain14:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain14.0.0.0
Processing top.data_mem_grain15:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain15.0.0.0
Processing top.data_mem_grain2:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain2.0.0.0
Processing top.data_mem_grain3:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain3.0.0.0
Processing top.data_mem_grain4:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain4.0.0.0
Processing top.data_mem_grain5:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain5.0.0.0
Processing top.data_mem_grain6:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain6.0.0.0
Processing top.data_mem_grain7:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain7.0.0.0
Processing top.data_mem_grain8:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain8.0.0.0
Processing top.data_mem_grain9:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain9.0.0.0
Processing top.mem:
  Properties: ports=1 bits=327680 rports=1 wports=0 dbits=32 abits=14 words=10240
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=83
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=83
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=62
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=62
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=6144 waste=6144 efficiency=62
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6144 efficiency=62
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=83
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=62
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=6144 waste=6144 efficiency=62
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=83
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=62
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=6144 waste=6144 efficiency=62
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=62, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=62, cells=32, acells=2
    Efficiency for rule 4.3: efficiency=83, cells=24, acells=3
    Efficiency for rule 4.2: efficiency=88, cells=20, acells=5
    Efficiency for rule 4.1: efficiency=88, cells=20, acells=10
    Efficiency for rule 1.1: efficiency=88, cells=20, acells=20
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 1 0>: mem.0.1.0
      Creating $__ECP5_DP16KD cell at grid position <0 2 0>: mem.0.2.0
      Creating $__ECP5_DP16KD cell at grid position <0 3 0>: mem.0.3.0
      Creating $__ECP5_DP16KD cell at grid position <0 4 0>: mem.0.4.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 1 0>: mem.1.1.0
      Creating $__ECP5_DP16KD cell at grid position <1 2 0>: mem.1.2.0
      Creating $__ECP5_DP16KD cell at grid position <1 3 0>: mem.1.3.0
      Creating $__ECP5_DP16KD cell at grid position <1 4 0>: mem.1.4.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: mem.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 1 0>: mem.2.1.0
      Creating $__ECP5_DP16KD cell at grid position <2 2 0>: mem.2.2.0
      Creating $__ECP5_DP16KD cell at grid position <2 3 0>: mem.2.3.0
      Creating $__ECP5_DP16KD cell at grid position <2 4 0>: mem.2.4.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: mem.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 1 0>: mem.3.1.0
      Creating $__ECP5_DP16KD cell at grid position <3 2 0>: mem.3.2.0
      Creating $__ECP5_DP16KD cell at grid position <3 3 0>: mem.3.3.0
      Creating $__ECP5_DP16KD cell at grid position <3 4 0>: mem.3.4.0
Processing top.mem_1:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: mem_1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: mem_1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: mem_1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: mem_1.3.0.0
Processing top.mem_2:
  Properties: ports=1 bits=312 rports=1 wports=0 dbits=8 abits=6 words=39
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=473 dwaste=28 bwaste=18120 waste=18120 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=473 dwaste=28 bwaste=18120 waste=18120 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=473 dwaste=28 bwaste=18120 waste=18120 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=985 dwaste=10 bwaste=18120 waste=18120 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2009 dwaste=1 bwaste=18120 waste=18120 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4057 dwaste=0 bwaste=16228 waste=16228 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8153 dwaste=0 bwaste=16306 waste=16306 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16345 dwaste=0 bwaste=16345 waste=16345 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=985 dwaste=10 bwaste=18120 waste=18120 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2009 dwaste=1 bwaste=18120 waste=18120 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4057 dwaste=0 bwaste=16228 waste=16228 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8153 dwaste=0 bwaste=16306 waste=16306 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16345 dwaste=0 bwaste=16345 waste=16345 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=985 dwaste=10 bwaste=18120 waste=18120 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2009 dwaste=1 bwaste=18120 waste=18120 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4057 dwaste=0 bwaste=16228 waste=16228 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8153 dwaste=0 bwaste=16306 waste=16306 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16345 dwaste=0 bwaste=16345 waste=16345 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.storage_2:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.storage_3:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.storage_4:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.storage_5:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=11 bwaste=18232 waste=18232 efficiency=1
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=11 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=2 bwaste=18376 waste=18376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=3 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.tag_mem:
  Properties: ports=2 bits=12288 rports=1 wports=1 dbits=24 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6144 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=12, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: tag_mem.0.0.0
        Adding extra logic for transparent port B1.1.

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$66f7b7a9dd3f499ead7b66dfbda87042c3f31926\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7f392415bd247690db0a4876148cbdaca096adcc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$69a26f7f448eb95fc0c630cd7d82fffadcc94e8f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$984bab16f115495353a693bd74039aafda73082b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2c48ff25feb7c3fcf8816c75cd2e17468568357c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7b0132d0f2f8fc3e347dbb8225293c5a5fd24378\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d270131e564ae16d5164f2d7409e0409e7bfcbc9\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$485c88400d10b0f3643f823407982828a2024fad\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod\$__ECP5_PDPW16KD\CLKPOL2=1\CLKPOL3=1 for cells of type $__ECP5_PDPW16KD.
Using template $paramod$903d550286893f2a2052112d826717bae0cfddd6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bdab9a4289d40ebe1d36b23ee9c37342344d5f9d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$53ee28ef64dad4154760d925d330877195073d27\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$65796086bbb28e4fc94fd5158e5ad83744ede8d4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$20e509a3c17e2cb7edaa2497a0ec8bb2daefb1c0\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e5258842f9b7ed66e96cfd1568239e8f598c6bfe\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2b5dbca6cf9d8c28f27aa7cecb1218d9e9fe4bc6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$094ab2ece720e830030ef932be0bd0a7cc36a56f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6155bd6e214cdd2ad90b45a4ae9946bae0900e64\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$76fe95d9135a02f68dd3d5fcb8e02052f6a88689\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$571f5959f24a1d6cbe7e90d33b0a7ea2422f4a8c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c97c0060ae32aa3cbc9f8d33231fd7f04341b337\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~486 debug messages>

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: VexRiscv.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: VexRiscv.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: VexRiscv.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: VexRiscv.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: VexRiscv.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: VexRiscv.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: VexRiscv.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: VexRiscv.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: VexRiscv.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: VexRiscv.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: VexRiscv.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: VexRiscv.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: VexRiscv.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: VexRiscv.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: VexRiscv.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: VexRiscv.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: VexRiscv.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: VexRiscv.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: VexRiscv.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: VexRiscv.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: VexRiscv.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: VexRiscv.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: VexRiscv.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: VexRiscv.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: VexRiscv.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: VexRiscv.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: VexRiscv.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: VexRiscv.RegFilePlugin_regFile.7.1.1
Processing top.mem_2:
  Properties: ports=1 bits=312 rports=1 wports=0 dbits=8 abits=6 words=39
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=9 dwaste=0 bwaste=36 waste=36 efficiency=81
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
Processing top.storage_2:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=3 bwaste=56 waste=56 efficiency=44
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=56 efficiency=44
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_2.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_2.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_2.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_2.6.0.0
Processing top.storage_3:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=3 bwaste=56 waste=56 efficiency=44
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=56 efficiency=44
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_3.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_3.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_3.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_3.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_3.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_3.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_3.6.0.0
Processing top.storage_4:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=3 bwaste=56 waste=56 efficiency=44
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=56 efficiency=44
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_4.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_4.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_4.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_4.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_4.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_4.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_4.6.0.0
Processing top.storage_5:
  Properties: ports=2 bits=200 rports=1 wports=1 dbits=25 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=3 bwaste=56 waste=56 efficiency=44
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=56 efficiency=44
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_5.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_5.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_5.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_5.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_5.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_5.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_5.6.0.0

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=1 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~80 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1304 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~561 debug messages>
Removed a total of 187 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$14865 ($dff) from module top (D = $auto$memory_bram.cc:886:replace_memory$14858, Q = $auto$memory_bram.cc:990:replace_memory$14864, rval = 4'0000).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 12 unused cells and 1577 unused wires.
<suppressed ~26 debug messages>

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$15792 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 20 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 21 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 22 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 24 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 25 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 26 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 27 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 28 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 29 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 30 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 31 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 32 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 33 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 34 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.
Setting constant 0-bit at position 35 on $auto$memory_bram.cc:884:replace_memory$14857 ($dff) from module top.

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.31.10. Rerunning OPT passes. (Removed registers in this run.)

4.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$opt_dff.cc:702:run$15792 ($sdff) from module top.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.31.15. Rerunning OPT passes. (Removed registers in this run.)

4.31.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.31.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.18. Executing OPT_DFF pass (perform DFF optimizations).

4.31.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.31.20. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem_2 in module \top:
  created 39 $dff cells and 0 static cells of width 8.
Extracted addr FF from read port 0 of top.mem_2: mem_2$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~47 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~502 debug messages>

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$12997: { $procmux$11306_CMP $procmux$11301_CMP $procmux$11293_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$12944: { $procmux$11085_CMP $procmux$11080_CMP $procmux$11072_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$12891: { $procmux$10864_CMP $procmux$10859_CMP $procmux$10851_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$12838: { $procmux$10643_CMP $procmux$10638_CMP $procmux$10630_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6281:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$14091 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14091 [0]
      New connections: $auto$wreduce.cc:454:run$14091 [1] = $auto$wreduce.cc:454:run$14091 [0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6290:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$14092 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$14092 [0]
      New connections: $auto$wreduce.cc:454:run$14092 [1] = $auto$wreduce.cc:454:run$14092 [0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6292:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$14092 [1:0] }, B=3'001, Y=$flatten\VexRiscv.$procmux$6292_Y
      New ports: A=$auto$wreduce.cc:454:run$14092 [1:0], B=2'01, Y=$flatten\VexRiscv.$procmux$6292_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$6292_Y [2] = 1'0
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6648: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5035_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP $flatten\VexRiscv.$procmux$6649_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6666: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$6675_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6682: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5929_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$4932_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5848_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6701: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5929_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$4932_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5848_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6720: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6755: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6769: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_mux$12357 $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP $auto$opt_reduce.cc:134:opt_mux$12361 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6789: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12365 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6806: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5035_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP $flatten\VexRiscv.$procmux$6649_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6824: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5929_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$6675_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6841: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5929_CMP $flatten\VexRiscv.$procmux$5035_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$4932_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5848_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP $flatten\VexRiscv.$procmux$6649_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6862: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6878: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12365 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6920: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6936: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12365 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6952: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12365 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_mux$12357 $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP $auto$opt_reduce.cc:134:opt_mux$12361 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6974: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $auto$opt_reduce.cc:134:opt_mux$12365 $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5662_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6992: { $flatten\VexRiscv.$procmux$5838_CMP $flatten\VexRiscv.$procmux$5821_CMP $flatten\VexRiscv.$procmux$5109_CMP $flatten\VexRiscv.$procmux$5005_CMP $flatten\VexRiscv.$procmux$6656_CMP $flatten\VexRiscv.$procmux$5064_CMP $flatten\VexRiscv.$procmux$5093_CMP $flatten\VexRiscv.$procmux$5017_CMP $flatten\VexRiscv.$procmux$5057_CMP }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7012:
      Old ports: A=4'0010, B={ 2'10 $auto$wreduce.cc:454:run$14086 [1:0] }, Y=\VexRiscv.CsrPlugin_selfException_payload_code
      New ports: A=3'010, B={ 1'1 $auto$wreduce.cc:454:run$14086 [1:0] }, Y={ \VexRiscv.CsrPlugin_selfException_payload_code [3] \VexRiscv.CsrPlugin_selfException_payload_code [1:0] }
      New connections: \VexRiscv.CsrPlugin_selfException_payload_code [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7348:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$13\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$13\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$13\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7355:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$12\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$12\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$12\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7363:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$11\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$11\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$11\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7372:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$10\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$10\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$10\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7382:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$9\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$9\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$9\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7393:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$8\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$8\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$8\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7405:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$7\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$7\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$7\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7418:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$6\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$6\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$6\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7432:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$5\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$5\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$5\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7447:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$4\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$4\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$4\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7463:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$3\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$3\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$3\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7480:
      Old ports: A=2'11, B=2'01, Y=$flatten\VexRiscv.$2\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.$2\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1]
      New connections: $flatten\VexRiscv.$2\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7502:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7679:
      Old ports: A={ \VexRiscv.MmuPlugin_satp_ppn \VexRiscv.MmuPlugin_shared_vpn_1 2'00 }, B={ \VexRiscv.MmuPlugin_shared_pteBuffer_PPN1 [9:0] \VexRiscv.MmuPlugin_shared_pteBuffer_PPN0 \VexRiscv.MmuPlugin_shared_vpn_0 2'00 }, Y=\VexRiscv.MmuPlugin_dBusAccess_cmd_payload_address
      New ports: A={ \VexRiscv.MmuPlugin_satp_ppn \VexRiscv.MmuPlugin_shared_vpn_1 }, B={ \VexRiscv.MmuPlugin_shared_pteBuffer_PPN1 [9:0] \VexRiscv.MmuPlugin_shared_pteBuffer_PPN0 \VexRiscv.MmuPlugin_shared_vpn_0 }, Y=\VexRiscv.MmuPlugin_dBusAccess_cmd_payload_address [31:2]
      New connections: \VexRiscv.MmuPlugin_dBusAccess_cmd_payload_address [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7702:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [31:2] 2'00 }, B={ \VexRiscv.MmuPlugin_ports_1_cacheLine_physicalAddress_1 $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5394$3102_Y \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'00 }, Y=\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_physicalAddress
      New ports: A=\VexRiscv.IBusCachedPlugin_fetchPc_pcReg [31:12], B={ \VexRiscv.MmuPlugin_ports_1_cacheLine_physicalAddress_1 $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5394$3102_Y }, Y=\VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_physicalAddress [31:12]
      New connections: \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuBus_rsp_physicalAddress [11:0] = { \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7738:
      Old ports: A=\VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, B={ \VexRiscv.MmuPlugin_ports_0_cacheLine_physicalAddress_1 $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5297$3041_Y \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [11:0] }, Y={ \VexRiscv.DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:28] \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_physicalAddress [27:0] }
      New ports: A=\VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31:12], B={ \VexRiscv.MmuPlugin_ports_0_cacheLine_physicalAddress_1 $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5297$3041_Y }, Y={ \VexRiscv.DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:28] \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_physicalAddress [27:12] }
      New connections: \VexRiscv.dataCache_1_.io_cpu_memory_mmuBus_rsp_physicalAddress [11:0] = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [11:0]
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$7792:
      Old ports: A={ \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:16] \VexRiscv._zz_151_ [15:8] \VexRiscv._zz_149_ [7:0] }, B={ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_149_ [7:0] \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_151_ [15:8] \VexRiscv._zz_149_ [7:0] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1__io_cpu_writeBack_data [31:16] \VexRiscv._zz_151_ [15:8] }, B={ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_148_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_150_ \VexRiscv._zz_151_ [15:8] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_149_ [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7812:
      Old ports: A={ 1'1 \VexRiscv._zz_360_ [1:0] }, B={ 1'1 \VexRiscv._zz_361_ [1:0] }, Y=$auto$wreduce.cc:454:run$14087 [2:0]
      New ports: A=\VexRiscv._zz_360_ [1:0], B=\VexRiscv._zz_361_ [1:0], Y=$auto$wreduce.cc:454:run$14087 [1:0]
      New connections: $auto$wreduce.cc:454:run$14087 [2] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$7913:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_147_
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_147_ [31:8]
      New connections: \VexRiscv._zz_147_ [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7953:
      Old ports: A=4'1100, B=4'0001, Y=\VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code
      New ports: A=2'10, B=2'01, Y={ \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [2] \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [0] }
      New connections: { \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [3] \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [1] } = { \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2834$2592:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_360_ [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_360_ [1]
      New connections: \VexRiscv._zz_360_ [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:2835$2593:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_361_ [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_361_ [1]
      New connections: \VexRiscv._zz_361_ [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2929:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2929_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2929_Y [19:11] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2929_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4877$2929_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [19:11] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [10:5] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6693$3414:
      Old ports: A={ \VexRiscv._zz_141_ [4:2] 2'00 }, B={ \VexRiscv._zz_232_ 2'00 }, Y={ \main_soclinux_cpu_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6693$3414_Y [1:0] }
      New ports: A=\VexRiscv._zz_141_ [4:2], B=\VexRiscv._zz_232_, Y=\main_soclinux_cpu_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:6693$3414_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4191:
      Old ports: A=3'111, B=3'000, Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0]
      New connections: $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [2:1] = { $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0] $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4209:
      Old ports: A=5'00000, B={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2] 2'00 }, Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:0]
      New ports: A=3'000, B=\VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2], Y=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:2]
      New connections: $flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4511:
      Old ports: A=4'1111, B=8'00010011, Y=\VexRiscv.dataCache_1_._zz_6_
      New ports: A=2'11, B=4'0001, Y=\VexRiscv.dataCache_1_._zz_6_ [2:1]
      New connections: { \VexRiscv.dataCache_1_._zz_6_ [3] \VexRiscv.dataCache_1_._zz_6_ [0] } = { \VexRiscv.dataCache_1_._zz_6_ [2] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$10510:
      Old ports: A=2'00, B=2'11, Y=\main_sdram_interface_wdata_we
      New ports: A=1'0, B=1'1, Y=\main_sdram_interface_wdata_we [0]
      New connections: \main_sdram_interface_wdata_we [1] = \main_sdram_interface_wdata_we [0]
    Consolidated identical input bits for $mux cell $procmux$10519:
      Old ports: A=3'100, B=3'010, Y=$procmux$10519_Y
      New ports: A=2'10, B=2'01, Y=$procmux$10519_Y [2:1]
      New connections: $procmux$10519_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9040:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$auto$wreduce.cc:454:run$14121 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14121 [10]
      New connections: $auto$wreduce.cc:454:run$14121 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$9348:
      Old ports: A=2'00, B=2'11, Y=$procmux$9348_Y
      New ports: A=1'0, B=1'1, Y=$procmux$9348_Y [0]
      New connections: $procmux$9348_Y [1] = $procmux$9348_Y [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$7485:
      Old ports: A=2'11, B={ $flatten\VexRiscv.$2\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$3\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$4\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$5\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$6\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$7\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$8\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$9\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$10\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$11\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$12\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] $flatten\VexRiscv.$13\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] }, Y=\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped
      New ports: A=1'1, B={ $flatten\VexRiscv.$2\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$3\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$4\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$5\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$6\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$7\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$8\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$9\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$10\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$11\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$12\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] $flatten\VexRiscv.$13\CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped[1:0] [1] }, Y=\VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [1]
      New connections: \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7502:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:5969$3224_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7508:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7806:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$14087 [2:0] }, B={ 2'11 \VexRiscv._zz_360_ [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$14087 [1:0] }, B={ 1'1 \VexRiscv._zz_360_ [1] 1'1 }, Y={ \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3] \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0] }
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:7440$3523:
      Old ports: A=4'0010, B=\VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code, Y=$flatten\VexRiscv.$procmux$4985_Y
      New ports: A=3'010, B={ \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [2] 1'0 \VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_code [0] }, Y=$flatten\VexRiscv.$procmux$4985_Y [2:0]
      New connections: $flatten\VexRiscv.$procmux$4985_Y [3] = $flatten\VexRiscv.$procmux$4985_Y [2]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4200:
      Old ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0], B=3'000, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_length
      New ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_length[2:0] [0], B=1'0, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_length [0]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_payload_length [2:1] = { \VexRiscv.dataCache_1__io_mem_cmd_payload_length [0] \VexRiscv.dataCache_1__io_mem_cmd_payload_length [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1_.$procmux$4218:
      Old ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:0], B={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2] 2'00 }, Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:0]
      New ports: A=$flatten\VexRiscv.\dataCache_1_.$3\io_mem_cmd_payload_address[31:0] [4:2], B=\VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [4:2], Y=\VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_payload_address [1:0] = 2'00
  Optimizing cells in module \top.
Performed a total of 65 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$13730 ($dffe) from module top (D = $flatten\VexRiscv.$procmux$4989_Y [2], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2], rval = 1'1).
Handling const CLK on $memory\mem_2[0]$15793 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[0]$15793 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[0]$15793 ($dff) from module top.
Handling const CLK on $memory\mem_2[1]$15795 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[1]$15795 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[1]$15795 ($dff) from module top.
Handling const CLK on $memory\mem_2[2]$15797 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[2]$15797 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[2]$15797 ($dff) from module top.
Handling const CLK on $memory\mem_2[3]$15799 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[3]$15799 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[3]$15799 ($dff) from module top.
Handling const CLK on $memory\mem_2[4]$15801 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[4]$15801 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[4]$15801 ($dff) from module top.
Handling const CLK on $memory\mem_2[5]$15803 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[5]$15803 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[5]$15803 ($dff) from module top.
Handling const CLK on $memory\mem_2[6]$15805 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[6]$15805 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[6]$15805 ($dff) from module top.
Handling const CLK on $memory\mem_2[7]$15807 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[7]$15807 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[7]$15807 ($dff) from module top.
Handling const CLK on $memory\mem_2[8]$15809 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[8]$15809 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[8]$15809 ($dff) from module top.
Handling const CLK on $memory\mem_2[9]$15811 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[9]$15811 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[9]$15811 ($dff) from module top.
Handling const CLK on $memory\mem_2[10]$15813 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[10]$15813 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[10]$15813 ($dff) from module top.
Handling const CLK on $memory\mem_2[11]$15815 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[11]$15815 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[11]$15815 ($dff) from module top.
Handling const CLK on $memory\mem_2[12]$15817 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[12]$15817 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[12]$15817 ($dff) from module top.
Handling const CLK on $memory\mem_2[13]$15819 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[13]$15819 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[13]$15819 ($dff) from module top.
Handling const CLK on $memory\mem_2[14]$15821 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[14]$15821 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[14]$15821 ($dff) from module top.
Handling const CLK on $memory\mem_2[15]$15823 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[15]$15823 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[15]$15823 ($dff) from module top.
Handling const CLK on $memory\mem_2[16]$15825 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[16]$15825 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[16]$15825 ($dff) from module top.
Handling const CLK on $memory\mem_2[17]$15827 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 1-bit at position 6 on $memory\mem_2[17]$15827 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[17]$15827 ($dff) from module top.
Handling const CLK on $memory\mem_2[18]$15829 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[18]$15829 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[18]$15829 ($dff) from module top.
Handling const CLK on $memory\mem_2[19]$15831 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[19]$15831 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[19]$15831 ($dff) from module top.
Handling const CLK on $memory\mem_2[20]$15833 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[20]$15833 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[20]$15833 ($dff) from module top.
Handling const CLK on $memory\mem_2[21]$15835 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[21]$15835 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[21]$15835 ($dff) from module top.
Handling const CLK on $memory\mem_2[22]$15837 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[22]$15837 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[22]$15837 ($dff) from module top.
Handling const CLK on $memory\mem_2[23]$15839 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[23]$15839 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[23]$15839 ($dff) from module top.
Handling const CLK on $memory\mem_2[24]$15841 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[24]$15841 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[24]$15841 ($dff) from module top.
Handling const CLK on $memory\mem_2[25]$15843 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[25]$15843 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[25]$15843 ($dff) from module top.
Handling const CLK on $memory\mem_2[26]$15845 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[26]$15845 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[26]$15845 ($dff) from module top.
Handling const CLK on $memory\mem_2[27]$15847 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[27]$15847 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[27]$15847 ($dff) from module top.
Handling const CLK on $memory\mem_2[28]$15849 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[28]$15849 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[28]$15849 ($dff) from module top.
Handling const CLK on $memory\mem_2[29]$15851 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[29]$15851 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[29]$15851 ($dff) from module top.
Handling const CLK on $memory\mem_2[30]$15853 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[30]$15853 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[30]$15853 ($dff) from module top.
Handling const CLK on $memory\mem_2[31]$15855 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[31]$15855 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[31]$15855 ($dff) from module top.
Handling const CLK on $memory\mem_2[32]$15857 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[32]$15857 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[32]$15857 ($dff) from module top.
Handling const CLK on $memory\mem_2[33]$15859 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[33]$15859 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[33]$15859 ($dff) from module top.
Handling const CLK on $memory\mem_2[34]$15861 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[34]$15861 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[34]$15861 ($dff) from module top.
Handling const CLK on $memory\mem_2[35]$15863 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 1-bit at position 3 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[35]$15863 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[35]$15863 ($dff) from module top.
Handling const CLK on $memory\mem_2[36]$15865 ($dff) from module top (removing D path).
Setting constant 1-bit at position 0 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 1-bit at position 1 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[36]$15865 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[36]$15865 ($dff) from module top.
Handling const CLK on $memory\mem_2[37]$15867 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 1-bit at position 2 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 1-bit at position 4 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 1-bit at position 5 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[37]$15867 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[37]$15867 ($dff) from module top.
Handling const CLK on $memory\mem_2[38]$15869 ($dff) from module top (removing D path).
Setting constant 0-bit at position 0 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 1 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 2 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 3 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 4 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 5 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 6 on $memory\mem_2[38]$15869 ($dff) from module top.
Setting constant 0-bit at position 7 on $memory\mem_2[38]$15869 ($dff) from module top.
Removing always-active EN on mem_2$rdreg[0] ($dffe) from module top.

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 126 unused wires.
<suppressed ~1 debug messages>

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~503 debug messages>

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7812:
      Old ports: A={ \VexRiscv._zz_360_ [1] 1'1 }, B={ \VexRiscv._zz_360_ [1] 1'0 }, Y=$auto$wreduce.cc:454:run$14087 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$14087 [0]
      New connections: $auto$wreduce.cc:454:run$14087 [1] = \VexRiscv._zz_360_ [1]
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][0]$15964:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem_2$rdmux[0][4][0]$a$15917
      New ports: A=2'10, B=2'01, Y={ $memory\mem_2$rdmux[0][4][0]$a$15917 [2] $memory\mem_2$rdmux[0][4][0]$a$15917 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][0]$a$15917 [7:3] $memory\mem_2$rdmux[0][4][0]$a$15917 [1] } = { 2'01 $memory\mem_2$rdmux[0][4][0]$a$15917 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][10]$15994:
      Old ports: A=8'00110000, B=8'00110010, Y=$memory\mem_2$rdmux[0][4][5]$a$15932
      New ports: A=1'0, B=1'1, Y=$memory\mem_2$rdmux[0][4][5]$a$15932 [1]
      New connections: { $memory\mem_2$rdmux[0][4][5]$a$15932 [7:2] $memory\mem_2$rdmux[0][4][5]$a$15932 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][11]$15997:
      Old ports: A=8'00110000, B=8'00101101, Y=$memory\mem_2$rdmux[0][4][5]$b$15933
      New ports: A=2'10, B=2'01, Y={ $memory\mem_2$rdmux[0][4][5]$b$15933 [4] $memory\mem_2$rdmux[0][4][5]$b$15933 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][5]$b$15933 [7:5] $memory\mem_2$rdmux[0][4][5]$b$15933 [3:1] } = { 3'001 $memory\mem_2$rdmux[0][4][5]$b$15933 [0] $memory\mem_2$rdmux[0][4][5]$b$15933 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][13]$16003:
      Old ports: A=8'00101101, B=8'00110001, Y=$memory\mem_2$rdmux[0][4][6]$b$15936
      New ports: A=2'01, B=2'10, Y={ $memory\mem_2$rdmux[0][4][6]$b$15936 [4] $memory\mem_2$rdmux[0][4][6]$b$15936 [2] }
      New connections: { $memory\mem_2$rdmux[0][4][6]$b$15936 [7:5] $memory\mem_2$rdmux[0][4][6]$b$15936 [3] $memory\mem_2$rdmux[0][4][6]$b$15936 [1:0] } = { 3'001 $memory\mem_2$rdmux[0][4][6]$b$15936 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][14]$16006:
      Old ports: A=8'00110001, B=8'00100000, Y=$memory\mem_2$rdmux[0][4][7]$a$15938
      New ports: A=1'1, B=1'0, Y=$memory\mem_2$rdmux[0][4][7]$a$15938 [0]
      New connections: $memory\mem_2$rdmux[0][4][7]$a$15938 [7:1] = { 3'001 $memory\mem_2$rdmux[0][4][7]$a$15938 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][15]$16009:
      Old ports: A=8'00110000, B=8'00111001, Y=$memory\mem_2$rdmux[0][4][7]$b$15939
      New ports: A=1'0, B=1'1, Y=$memory\mem_2$rdmux[0][4][7]$b$15939 [0]
      New connections: $memory\mem_2$rdmux[0][4][7]$b$15939 [7:1] = { 4'0011 $memory\mem_2$rdmux[0][4][7]$b$15939 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][16]$16012:
      Old ports: A=8'00111010, B=8'00110100, Y=$memory\mem_2$rdmux[0][4][8]$a$15941
      New ports: A=2'01, B=2'10, Y=$memory\mem_2$rdmux[0][4][8]$a$15941 [2:1]
      New connections: { $memory\mem_2$rdmux[0][4][8]$a$15941 [7:3] $memory\mem_2$rdmux[0][4][8]$a$15941 [0] } = { 4'0011 $memory\mem_2$rdmux[0][4][8]$a$15941 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][17]$16015:
      Old ports: A=8'00110011, B=8'00111010, Y=$memory\mem_2$rdmux[0][4][8]$b$15942
      New ports: A=2'01, B=2'10, Y={ $memory\mem_2$rdmux[0][4][8]$b$15942 [3] $memory\mem_2$rdmux[0][4][8]$b$15942 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][8]$b$15942 [7:4] $memory\mem_2$rdmux[0][4][8]$b$15942 [2:1] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][18]$16018:
      Old ports: A=8'00110011, B=8'00110100, Y=$memory\mem_2$rdmux[0][4][9]$a$15944
      New ports: A=2'01, B=2'10, Y={ $memory\mem_2$rdmux[0][4][9]$a$15944 [2] $memory\mem_2$rdmux[0][4][9]$a$15944 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][9]$a$15944 [7:3] $memory\mem_2$rdmux[0][4][9]$a$15944 [1] } = { 5'00110 $memory\mem_2$rdmux[0][4][9]$a$15944 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][19]$16021:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\mem_2$rdmux[0][4][9]$b$15945
      New ports: A=1'0, B=1'x, Y=$memory\mem_2$rdmux[0][4][9]$b$15945 [0]
      New connections: $memory\mem_2$rdmux[0][4][9]$b$15945 [7:1] = { $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][1]$15967:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem_2$rdmux[0][4][0]$b$15918
      New ports: A=2'10, B=2'01, Y={ $memory\mem_2$rdmux[0][4][0]$b$15918 [4] $memory\mem_2$rdmux[0][4][0]$b$15918 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][0]$b$15918 [7:5] $memory\mem_2$rdmux[0][4][0]$b$15918 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][2]$15970:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem_2$rdmux[0][4][1]$a$15920
      New ports: A=2'01, B=2'10, Y={ $memory\mem_2$rdmux[0][4][1]$a$15920 [5] $memory\mem_2$rdmux[0][4][1]$a$15920 [3] }
      New connections: { $memory\mem_2$rdmux[0][4][1]$a$15920 [7:6] $memory\mem_2$rdmux[0][4][1]$a$15920 [4] $memory\mem_2$rdmux[0][4][1]$a$15920 [2:0] } = { 1'0 $memory\mem_2$rdmux[0][4][1]$a$15920 [3] $memory\mem_2$rdmux[0][4][1]$a$15920 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][3]$15973:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem_2$rdmux[0][4][1]$b$15921
      New ports: A=2'10, B=2'01, Y={ $memory\mem_2$rdmux[0][4][1]$b$15921 [4] $memory\mem_2$rdmux[0][4][1]$b$15921 [2] }
      New connections: { $memory\mem_2$rdmux[0][4][1]$b$15921 [7:5] $memory\mem_2$rdmux[0][4][1]$b$15921 [3] $memory\mem_2$rdmux[0][4][1]$b$15921 [1:0] } = { 2'01 $memory\mem_2$rdmux[0][4][1]$b$15921 [2] $memory\mem_2$rdmux[0][4][1]$b$15921 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][4]$15976:
      Old ports: A=8'01000011, B=8'00100000, Y=$memory\mem_2$rdmux[0][4][2]$a$15923
      New ports: A=2'01, B=2'10, Y={ $memory\mem_2$rdmux[0][4][2]$a$15923 [5] $memory\mem_2$rdmux[0][4][2]$a$15923 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][2]$a$15923 [7:6] $memory\mem_2$rdmux[0][4][2]$a$15923 [4:1] } = { 1'0 $memory\mem_2$rdmux[0][4][2]$a$15923 [0] 3'000 $memory\mem_2$rdmux[0][4][2]$a$15923 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][5]$15979:
      Old ports: A=8'01101111, B=8'01101110, Y=$memory\mem_2$rdmux[0][4][2]$b$15924
      New ports: A=1'1, B=1'0, Y=$memory\mem_2$rdmux[0][4][2]$b$15924 [0]
      New connections: $memory\mem_2$rdmux[0][4][2]$b$15924 [7:1] = 7'0110111
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][6]$15982:
      Old ports: A=8'00100000, B=8'01010101, Y=$memory\mem_2$rdmux[0][4][3]$a$15926
      New ports: A=2'10, B=2'01, Y={ $memory\mem_2$rdmux[0][4][3]$a$15926 [5] $memory\mem_2$rdmux[0][4][3]$a$15926 [0] }
      New connections: { $memory\mem_2$rdmux[0][4][3]$a$15926 [7:6] $memory\mem_2$rdmux[0][4][3]$a$15926 [4:1] } = { 1'0 $memory\mem_2$rdmux[0][4][3]$a$15926 [0] $memory\mem_2$rdmux[0][4][3]$a$15926 [0] 1'0 $memory\mem_2$rdmux[0][4][3]$a$15926 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][7]$15985:
      Old ports: A=8'01001100, B=8'01011000, Y=$memory\mem_2$rdmux[0][4][3]$b$15927
      New ports: A=2'01, B=2'10, Y={ $memory\mem_2$rdmux[0][4][3]$b$15927 [4] $memory\mem_2$rdmux[0][4][3]$b$15927 [2] }
      New connections: { $memory\mem_2$rdmux[0][4][3]$b$15927 [7:5] $memory\mem_2$rdmux[0][4][3]$b$15927 [3] $memory\mem_2$rdmux[0][4][3]$b$15927 [1:0] } = 6'010100
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][8]$15988:
      Old ports: A=8'00110011, B=8'01010011, Y=$memory\mem_2$rdmux[0][4][4]$a$15929
      New ports: A=2'01, B=2'10, Y=$memory\mem_2$rdmux[0][4][4]$a$15929 [6:5]
      New connections: { $memory\mem_2$rdmux[0][4][4]$a$15929 [7] $memory\mem_2$rdmux[0][4][4]$a$15929 [4:0] } = 6'010011
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][5][9]$15991:
      Old ports: A=8'00100000, B=8'00110010, Y=$memory\mem_2$rdmux[0][4][4]$b$15930
      New ports: A=1'0, B=1'1, Y=$memory\mem_2$rdmux[0][4][4]$b$15930 [1]
      New connections: { $memory\mem_2$rdmux[0][4][4]$b$15930 [7:2] $memory\mem_2$rdmux[0][4][4]$b$15930 [0] } = { 3'001 $memory\mem_2$rdmux[0][4][4]$b$15930 [1] 3'000 }
    Consolidated identical input bits for $mux cell $procmux$11540:
      Old ports: A=2'00, B=\main_sdram_slave_p0_wrdata_mask, Y=\main_dfi_p0_wrdata_mask
      New ports: A=1'0, B=$auto$opt_expr.cc:205:group_cell_inputs$16061, Y=\main_dfi_p0_wrdata_mask [0]
      New connections: \main_dfi_p0_wrdata_mask [1] = \main_dfi_p0_wrdata_mask [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7806:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$14087 [1:0] }, B={ 1'1 \VexRiscv._zz_360_ [1] 1'1 }, Y={ \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3] \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0] }
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$14087 [0] }, B=2'11, Y={ \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3] \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0] }
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_360_ [1]
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][0]$15916:
      Old ports: A=$memory\mem_2$rdmux[0][4][0]$a$15917, B=$memory\mem_2$rdmux[0][4][0]$b$15918, Y=$memory\mem_2$rdmux[0][3][0]$a$15893
      New ports: A={ $memory\mem_2$rdmux[0][4][0]$a$15917 [0] 2'01 $memory\mem_2$rdmux[0][4][0]$a$15917 [2] $memory\mem_2$rdmux[0][4][0]$a$15917 [0] }, B={ 1'1 $memory\mem_2$rdmux[0][4][0]$b$15918 [4] 2'01 $memory\mem_2$rdmux[0][4][0]$b$15918 [0] }, Y={ $memory\mem_2$rdmux[0][3][0]$a$15893 [5:2] $memory\mem_2$rdmux[0][3][0]$a$15893 [0] }
      New connections: { $memory\mem_2$rdmux[0][3][0]$a$15893 [7:6] $memory\mem_2$rdmux[0][3][0]$a$15893 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][1]$15919:
      Old ports: A=$memory\mem_2$rdmux[0][4][1]$a$15920, B=$memory\mem_2$rdmux[0][4][1]$b$15921, Y=$memory\mem_2$rdmux[0][3][0]$b$15894
      New ports: A={ $memory\mem_2$rdmux[0][4][1]$a$15920 [3] $memory\mem_2$rdmux[0][4][1]$a$15920 [5] $memory\mem_2$rdmux[0][4][1]$a$15920 [3] $memory\mem_2$rdmux[0][4][1]$a$15920 [3] 2'00 }, B={ 1'1 $memory\mem_2$rdmux[0][4][1]$b$15921 [2] $memory\mem_2$rdmux[0][4][1]$b$15921 [4] $memory\mem_2$rdmux[0][4][1]$b$15921 [2] $memory\mem_2$rdmux[0][4][1]$b$15921 [2] 1'1 }, Y={ $memory\mem_2$rdmux[0][3][0]$b$15894 [6:2] $memory\mem_2$rdmux[0][3][0]$b$15894 [0] }
      New connections: { $memory\mem_2$rdmux[0][3][0]$b$15894 [7] $memory\mem_2$rdmux[0][3][0]$b$15894 [1] } = { 1'0 $memory\mem_2$rdmux[0][3][0]$b$15894 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][2]$15922:
      Old ports: A=$memory\mem_2$rdmux[0][4][2]$a$15923, B=$memory\mem_2$rdmux[0][4][2]$b$15924, Y=$memory\mem_2$rdmux[0][3][1]$a$15896
      New ports: A={ $memory\mem_2$rdmux[0][4][2]$a$15923 [5] 1'0 $memory\mem_2$rdmux[0][4][2]$a$15923 [0] $memory\mem_2$rdmux[0][4][2]$a$15923 [0] }, B={ 3'111 $memory\mem_2$rdmux[0][4][2]$b$15924 [0] }, Y={ $memory\mem_2$rdmux[0][3][1]$a$15896 [5] $memory\mem_2$rdmux[0][3][1]$a$15896 [2:0] }
      New connections: { $memory\mem_2$rdmux[0][3][1]$a$15896 [7:6] $memory\mem_2$rdmux[0][3][1]$a$15896 [4:3] } = { 1'0 $memory\mem_2$rdmux[0][3][1]$a$15896 [1] 1'0 $memory\mem_2$rdmux[0][3][1]$a$15896 [2] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][3]$15925:
      Old ports: A=$memory\mem_2$rdmux[0][4][3]$a$15926, B=$memory\mem_2$rdmux[0][4][3]$b$15927, Y=$memory\mem_2$rdmux[0][3][1]$b$15897
      New ports: A={ $memory\mem_2$rdmux[0][4][3]$a$15926 [0] $memory\mem_2$rdmux[0][4][3]$a$15926 [5] $memory\mem_2$rdmux[0][4][3]$a$15926 [0] 1'0 $memory\mem_2$rdmux[0][4][3]$a$15926 [0] $memory\mem_2$rdmux[0][4][3]$a$15926 [0] }, B={ 2'10 $memory\mem_2$rdmux[0][4][3]$b$15927 [4] 1'1 $memory\mem_2$rdmux[0][4][3]$b$15927 [2] 1'0 }, Y={ $memory\mem_2$rdmux[0][3][1]$b$15897 [6:2] $memory\mem_2$rdmux[0][3][1]$b$15897 [0] }
      New connections: { $memory\mem_2$rdmux[0][3][1]$b$15897 [7] $memory\mem_2$rdmux[0][3][1]$b$15897 [1] } = 2'00
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][4]$15928:
      Old ports: A=$memory\mem_2$rdmux[0][4][4]$a$15929, B=$memory\mem_2$rdmux[0][4][4]$b$15930, Y=$memory\mem_2$rdmux[0][3][2]$a$15899
      New ports: A={ $memory\mem_2$rdmux[0][4][4]$a$15929 [6:5] 2'11 }, B={ 2'01 $memory\mem_2$rdmux[0][4][4]$b$15930 [1] 1'0 }, Y={ $memory\mem_2$rdmux[0][3][2]$a$15899 [6:5] $memory\mem_2$rdmux[0][3][2]$a$15899 [1:0] }
      New connections: { $memory\mem_2$rdmux[0][3][2]$a$15899 [7] $memory\mem_2$rdmux[0][3][2]$a$15899 [4:2] } = { 1'0 $memory\mem_2$rdmux[0][3][2]$a$15899 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][5]$15931:
      Old ports: A=$memory\mem_2$rdmux[0][4][5]$a$15932, B=$memory\mem_2$rdmux[0][4][5]$b$15933, Y=$memory\mem_2$rdmux[0][3][2]$b$15900
      New ports: A={ 1'1 $memory\mem_2$rdmux[0][4][5]$a$15932 [1] 1'0 }, B={ $memory\mem_2$rdmux[0][4][5]$b$15933 [4] 1'0 $memory\mem_2$rdmux[0][4][5]$b$15933 [0] }, Y={ $memory\mem_2$rdmux[0][3][2]$b$15900 [4] $memory\mem_2$rdmux[0][3][2]$b$15900 [1:0] }
      New connections: { $memory\mem_2$rdmux[0][3][2]$b$15900 [7:5] $memory\mem_2$rdmux[0][3][2]$b$15900 [3:2] } = { 3'001 $memory\mem_2$rdmux[0][3][2]$b$15900 [0] $memory\mem_2$rdmux[0][3][2]$b$15900 [0] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][6]$15934:
      Old ports: A=$memory\mem_2$rdmux[0][4][6]$a$15935, B=$memory\mem_2$rdmux[0][4][6]$b$15936, Y=$memory\mem_2$rdmux[0][3][3]$a$15902
      New ports: A=2'10, B={ $memory\mem_2$rdmux[0][4][6]$b$15936 [4] $memory\mem_2$rdmux[0][4][6]$b$15936 [2] }, Y={ $memory\mem_2$rdmux[0][3][3]$a$15902 [4] $memory\mem_2$rdmux[0][3][3]$a$15902 [2] }
      New connections: { $memory\mem_2$rdmux[0][3][3]$a$15902 [7:5] $memory\mem_2$rdmux[0][3][3]$a$15902 [3] $memory\mem_2$rdmux[0][3][3]$a$15902 [1:0] } = { 3'001 $memory\mem_2$rdmux[0][3][3]$a$15902 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][7]$15937:
      Old ports: A=$memory\mem_2$rdmux[0][4][7]$a$15938, B=$memory\mem_2$rdmux[0][4][7]$b$15939, Y=$memory\mem_2$rdmux[0][3][3]$b$15903
      New ports: A={ $memory\mem_2$rdmux[0][4][7]$a$15938 [0] 1'0 $memory\mem_2$rdmux[0][4][7]$a$15938 [0] }, B={ 1'1 $memory\mem_2$rdmux[0][4][7]$b$15939 [0] $memory\mem_2$rdmux[0][4][7]$b$15939 [0] }, Y={ $memory\mem_2$rdmux[0][3][3]$b$15903 [4:3] $memory\mem_2$rdmux[0][3][3]$b$15903 [0] }
      New connections: { $memory\mem_2$rdmux[0][3][3]$b$15903 [7:5] $memory\mem_2$rdmux[0][3][3]$b$15903 [2:1] } = 5'00100
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][8]$15940:
      Old ports: A=$memory\mem_2$rdmux[0][4][8]$a$15941, B=$memory\mem_2$rdmux[0][4][8]$b$15942, Y=$memory\mem_2$rdmux[0][3][4]$a$15905
      New ports: A={ $memory\mem_2$rdmux[0][4][8]$a$15941 [1] $memory\mem_2$rdmux[0][4][8]$a$15941 [2:1] 1'0 }, B={ $memory\mem_2$rdmux[0][4][8]$b$15942 [3] 2'01 $memory\mem_2$rdmux[0][4][8]$b$15942 [0] }, Y=$memory\mem_2$rdmux[0][3][4]$a$15905 [3:0]
      New connections: $memory\mem_2$rdmux[0][3][4]$a$15905 [7:4] = 4'0011
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][9]$15943:
      Old ports: A=$memory\mem_2$rdmux[0][4][9]$a$15944, B=$memory\mem_2$rdmux[0][4][9]$b$15945, Y=$memory\mem_2$rdmux[0][3][4]$b$15906
      New ports: A={ 2'10 $memory\mem_2$rdmux[0][4][9]$a$15944 [2] $memory\mem_2$rdmux[0][4][9]$a$15944 [0] }, B={ $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] $memory\mem_2$rdmux[0][4][9]$b$15945 [0] }, Y={ $memory\mem_2$rdmux[0][3][4]$b$15906 [4:2] $memory\mem_2$rdmux[0][3][4]$b$15906 [0] }
      New connections: { $memory\mem_2$rdmux[0][3][4]$b$15906 [7:5] $memory\mem_2$rdmux[0][3][4]$b$15906 [1] } = { $memory\mem_2$rdmux[0][3][4]$b$15906 [3] $memory\mem_2$rdmux[0][3][4]$b$15906 [3] $memory\mem_2$rdmux[0][3][4]$b$15906 [4] $memory\mem_2$rdmux[0][3][4]$b$15906 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][3][0]$15892:
      Old ports: A=$memory\mem_2$rdmux[0][3][0]$a$15893, B=$memory\mem_2$rdmux[0][3][0]$b$15894, Y=$memory\mem_2$rdmux[0][2][0]$a$15881
      New ports: A={ 1'1 $memory\mem_2$rdmux[0][3][0]$a$15893 [5:2] 1'0 $memory\mem_2$rdmux[0][3][0]$a$15893 [0] }, B={ $memory\mem_2$rdmux[0][3][0]$b$15894 [6:2] $memory\mem_2$rdmux[0][3][0]$b$15894 [0] $memory\mem_2$rdmux[0][3][0]$b$15894 [0] }, Y=$memory\mem_2$rdmux[0][2][0]$a$15881 [6:0]
      New connections: $memory\mem_2$rdmux[0][2][0]$a$15881 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][3][1]$15895:
      Old ports: A=$memory\mem_2$rdmux[0][3][1]$a$15896, B=$memory\mem_2$rdmux[0][3][1]$b$15897, Y=$memory\mem_2$rdmux[0][2][0]$b$15882
      New ports: A={ $memory\mem_2$rdmux[0][3][1]$a$15896 [1] $memory\mem_2$rdmux[0][3][1]$a$15896 [5] 1'0 $memory\mem_2$rdmux[0][3][1]$a$15896 [2] $memory\mem_2$rdmux[0][3][1]$a$15896 [2:0] }, B={ $memory\mem_2$rdmux[0][3][1]$b$15897 [6:2] 1'0 $memory\mem_2$rdmux[0][3][1]$b$15897 [0] }, Y=$memory\mem_2$rdmux[0][2][0]$b$15882 [6:0]
      New connections: $memory\mem_2$rdmux[0][2][0]$b$15882 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][3][2]$15898:
      Old ports: A=$memory\mem_2$rdmux[0][3][2]$a$15899, B=$memory\mem_2$rdmux[0][3][2]$b$15900, Y=$memory\mem_2$rdmux[0][2][1]$a$15884
      New ports: A={ $memory\mem_2$rdmux[0][3][2]$a$15899 [6:5] $memory\mem_2$rdmux[0][3][2]$a$15899 [1] 1'0 $memory\mem_2$rdmux[0][3][2]$a$15899 [1:0] }, B={ 2'01 $memory\mem_2$rdmux[0][3][2]$b$15900 [4] $memory\mem_2$rdmux[0][3][2]$b$15900 [0] $memory\mem_2$rdmux[0][3][2]$b$15900 [1:0] }, Y={ $memory\mem_2$rdmux[0][2][1]$a$15884 [6:4] $memory\mem_2$rdmux[0][2][1]$a$15884 [2:0] }
      New connections: { $memory\mem_2$rdmux[0][2][1]$a$15884 [7] $memory\mem_2$rdmux[0][2][1]$a$15884 [3] } = { 1'0 $memory\mem_2$rdmux[0][2][1]$a$15884 [2] }
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][3][3]$15901:
      Old ports: A=$memory\mem_2$rdmux[0][3][3]$a$15902, B=$memory\mem_2$rdmux[0][3][3]$b$15903, Y=$memory\mem_2$rdmux[0][2][1]$b$15885
      New ports: A={ $memory\mem_2$rdmux[0][3][3]$a$15902 [4] $memory\mem_2$rdmux[0][3][3]$a$15902 [2] $memory\mem_2$rdmux[0][3][3]$a$15902 [2] 1'1 }, B={ $memory\mem_2$rdmux[0][3][3]$b$15903 [4:3] 1'0 $memory\mem_2$rdmux[0][3][3]$b$15903 [0] }, Y={ $memory\mem_2$rdmux[0][2][1]$b$15885 [4:2] $memory\mem_2$rdmux[0][2][1]$b$15885 [0] }
      New connections: { $memory\mem_2$rdmux[0][2][1]$b$15885 [7:5] $memory\mem_2$rdmux[0][2][1]$b$15885 [1] } = 4'0010
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][3][4]$15904:
      Old ports: A=$memory\mem_2$rdmux[0][3][4]$a$15905, B=$memory\mem_2$rdmux[0][3][4]$b$15906, Y=$memory\mem_2$rdmux[0][2][2]$a$15887
      New ports: A={ 2'01 $memory\mem_2$rdmux[0][3][4]$a$15905 [3:0] }, B={ $memory\mem_2$rdmux[0][3][4]$b$15906 [3] $memory\mem_2$rdmux[0][3][4]$b$15906 [4:2] $memory\mem_2$rdmux[0][3][4]$b$15906 [0] $memory\mem_2$rdmux[0][3][4]$b$15906 [0] }, Y={ $memory\mem_2$rdmux[0][2][2]$a$15887 [6] $memory\mem_2$rdmux[0][2][2]$a$15887 [4:0] }
      New connections: { $memory\mem_2$rdmux[0][2][2]$a$15887 [7] $memory\mem_2$rdmux[0][2][2]$a$15887 [5] } = { $memory\mem_2$rdmux[0][2][2]$a$15887 [6] $memory\mem_2$rdmux[0][2][2]$a$15887 [4] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][2][0]$15880:
      Old ports: A=$memory\mem_2$rdmux[0][2][0]$a$15881, B=$memory\mem_2$rdmux[0][2][0]$b$15882, Y=$memory\mem_2$rdmux[0][1][0]$a$15875
      New ports: A=$memory\mem_2$rdmux[0][2][0]$a$15881 [6:0], B=$memory\mem_2$rdmux[0][2][0]$b$15882 [6:0], Y=$memory\mem_2$rdmux[0][1][0]$a$15875 [6:0]
      New connections: $memory\mem_2$rdmux[0][1][0]$a$15875 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][2][1]$15883:
      Old ports: A=$memory\mem_2$rdmux[0][2][1]$a$15884, B=$memory\mem_2$rdmux[0][2][1]$b$15885, Y=$memory\mem_2$rdmux[0][1][0]$b$15876
      New ports: A={ $memory\mem_2$rdmux[0][2][1]$a$15884 [6:4] $memory\mem_2$rdmux[0][2][1]$a$15884 [2] $memory\mem_2$rdmux[0][2][1]$a$15884 [2:0] }, B={ 2'01 $memory\mem_2$rdmux[0][2][1]$b$15885 [4:2] 1'0 $memory\mem_2$rdmux[0][2][1]$b$15885 [0] }, Y=$memory\mem_2$rdmux[0][1][0]$b$15876 [6:0]
      New connections: $memory\mem_2$rdmux[0][1][0]$b$15876 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][2][2]$15886:
      Old ports: A=$memory\mem_2$rdmux[0][2][2]$a$15887, B=8'xxxxxxxx, Y=$memory\mem_2$rdmux[0][1][1]$a$15878
      New ports: A={ $memory\mem_2$rdmux[0][2][2]$a$15887 [6] $memory\mem_2$rdmux[0][2][2]$a$15887 [4:0] }, B=6'xxxxxx, Y={ $memory\mem_2$rdmux[0][1][1]$a$15878 [6] $memory\mem_2$rdmux[0][1][1]$a$15878 [4:0] }
      New connections: { $memory\mem_2$rdmux[0][1][1]$a$15878 [7] $memory\mem_2$rdmux[0][1][1]$a$15878 [5] } = { $memory\mem_2$rdmux[0][1][1]$a$15878 [6] $memory\mem_2$rdmux[0][1][1]$a$15878 [4] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][1][0]$15874:
      Old ports: A=$memory\mem_2$rdmux[0][1][0]$a$15875, B=$memory\mem_2$rdmux[0][1][0]$b$15876, Y=$memory\mem_2$rdmux[0][0][0]$a$15872
      New ports: A=$memory\mem_2$rdmux[0][1][0]$a$15875 [6:0], B=$memory\mem_2$rdmux[0][1][0]$b$15876 [6:0], Y=$memory\mem_2$rdmux[0][0][0]$a$15872 [6:0]
      New connections: $memory\mem_2$rdmux[0][0][0]$a$15872 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][1][1]$15877:
      Old ports: A=$memory\mem_2$rdmux[0][1][1]$a$15878, B=8'xxxxxxxx, Y=$memory\mem_2$rdmux[0][0][0]$b$15873
      New ports: A={ $memory\mem_2$rdmux[0][1][1]$a$15878 [6] $memory\mem_2$rdmux[0][1][1]$a$15878 [4:0] }, B=6'xxxxxx, Y={ $memory\mem_2$rdmux[0][0][0]$b$15873 [6] $memory\mem_2$rdmux[0][0][0]$b$15873 [4:0] }
      New connections: { $memory\mem_2$rdmux[0][0][0]$b$15873 [7] $memory\mem_2$rdmux[0][0][0]$b$15873 [5] } = { $memory\mem_2$rdmux[0][0][0]$b$15873 [6] $memory\mem_2$rdmux[0][0][0]$b$15873 [4] }
  Optimizing cells in module \top.
Performed a total of 42 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$14069 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$14069 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$14064 ($dffe) from module top (D = \VexRiscv._zz_134_ [1:0], Q = \VexRiscv._zz_141_ [1:0], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13371 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13371 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$13056 ($sdff) from module top.

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 17 unused wires.
<suppressed ~2 debug messages>

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~506 debug messages>

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/pi/oss/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Linux.v:4953$2952:
      Old ports: A={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:5] \VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2] 2'00 }, B={ \VexRiscv._zz_134_ [31:2] 2'00 }, Y=\VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address
      New ports: A={ \VexRiscv.dataCache_1_.stageB_mmuRsp_physicalAddress [31:5] \VexRiscv.dataCache_1__io_mem_cmd_payload_address [4:2] }, B=\VexRiscv._zz_134_ [31:2], Y=\VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address [31:2]
      New connections: \VexRiscv.dataCache_1__io_mem_cmd_s2mPipe_payload_address [1:0] = 2'00
    Consolidated identical input bits for $mux cell $memory\mem_2$rdmux[0][4][0]$15916:
      Old ports: A={ $memory\mem_2$rdmux[0][4][0]$a$15917 [5] 2'01 $memory\mem_2$rdmux[0][4][0]$a$15917 [2] $memory\mem_2$rdmux[0][4][0]$a$15917 [5] }, B={ 1'1 $memory\mem_2$rdmux[0][4][0]$a$15917 [2] 2'01 $memory\mem_2$rdmux[0][4][0]$a$15917 [5] }, Y={ $memory\mem_2$rdmux[0][3][0]$a$15893 [5:2] $memory\mem_2$rdmux[0][3][0]$a$15893 [0] }
      New ports: A={ $memory\mem_2$rdmux[0][4][0]$a$15917 [5] 2'01 $memory\mem_2$rdmux[0][4][0]$a$15917 [2] }, B={ 1'1 $memory\mem_2$rdmux[0][4][0]$a$15917 [2] 2'01 }, Y=$memory\mem_2$rdmux[0][3][0]$a$15893 [5:2]
      New connections: $memory\mem_2$rdmux[0][3][0]$a$15893 [0] = $memory\mem_2$rdmux[0][4][0]$a$15917 [5]
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$13375 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$13375 ($dffe) from module top.

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~506 debug messages>

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.27. Executing OPT_DFF pass (perform DFF optimizations).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=1\Y_WIDTH=9 for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=1\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=16 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper maccmap for cells of type $macc.
  add \VexRiscv.dataCache_1_.stageB_request_data (32 bits, signed)
  add { 1'0 \VexRiscv.dataCache_1_.stageB_request_amoCtrl_alu [2] } (2 bits, signed)
  add \VexRiscv.dataCache_1_._zz_28_ (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$4953c9d565c18659745e06f13317fd2eea31522c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=22\B_WIDTH=1\Y_WIDTH=22 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=64\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=10\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=18 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
  add \VexRiscv._zz_401_ (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_402_ (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_80_ecp5_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=20\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=52 for cells of type $fa.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=52\B_WIDTH=52\Y_WIDTH=52 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.
<suppressed ~9161 debug messages>

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6580 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~5931 debug messages>
Removed a total of 1977 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1946 unused cells and 9522 unused wires.
<suppressed ~1952 debug messages>

4.35.5. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~3956 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~82 debug messages>

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19976 unused wires.
<suppressed ~1 debug messages>

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 13347 gates and 17599 wires to a netlist network with 4250 inputs and 2344 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + dress 
ABC: Total number of equiv classes                =    3320.
ABC: Participating nodes from both networks       =    7366.
ABC: Participating nodes from the first network   =    3443. (  63.88 % of nodes)
ABC: Participating nodes from the second network  =    3923. (  72.78 % of nodes)
ABC: Node pairs (any polarity)                    =    3443. (  63.88 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2801. (  51.97 % of names can be moved)
ABC: Total runtime =     2.50 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5387
ABC RESULTS:        internal signals:    11005
ABC RESULTS:           input signals:     4250
ABC RESULTS:          output signals:     2344
Removing temp directory.
Removed 0 unused cells and 10030 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65279 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16777216 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=234881024 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=11193584 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=861212671 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429409791 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010101010011001100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252693674 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429467376 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1906311167 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1438662485 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=125239296 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111111101111110000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=53452 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=57103 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=866840816 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110001111100010000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100000011001101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001100110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268435456 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147418112 for cells of type $lut.
Using template $paramod$6241fa3e5fa8d57b087a5d779d84dffa6ea27828\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000000000000000000000000000 for cells of type $lut.
Using template $paramod$b1ab02b6d7b4a1d589d377b09bec30a2b2c62af9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010000000000000000000000000000 for cells of type $lut.
Using template $paramod$c7a7d23abbb477e83fd9c5f925e1194205e0200e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod$f2cc8492cfd8058506ca681e889e3139ac9bdb7f\$lut for cells of type $lut.
Using template $paramod$aa446779a3087d39dd4cd79a0d522cc75090ac62\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1073741824 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252654421 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110000101001111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=251 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010000000011010000000000000000 for cells of type $lut.
Using template $paramod$3dd1cfeaac2399e8e1df42382a37ba2eafacb216\$lut for cells of type $lut.
Using template $paramod$3f90aed0d8eb548f602005ffe2ca4ddb51e8f26a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10110000000010110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110001111111111111101001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod$5cea99b479a5e94263e7feab8f12d9efb8eebb68\$lut for cells of type $lut.
Using template $paramod$f78689128b22f4dca36b8e3adbad7168cdba8784\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000010010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10110000000000000000000000000000 for cells of type $lut.
Using template $paramod$f8bdca125e424c8e9c5f5e84960e0e034e7c473c\$lut for cells of type $lut.
Using template $paramod$50ddde3c53ed9f3a904830da716060dc2a4a6794\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=218103808 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=184549387 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1611284429 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=805306367 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65536 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=7 for cells of type $lut.
Using template $paramod$1929d44748517239e36a599c0facfb62ddb99607\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod$4623a96babc0fb9d0dd6b1878a40933c5488119e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=11599856 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111100110010001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1618477048 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod$8fe2ebad1feba325f96d63263e14cfcbdc4b0421\$lut for cells of type $lut.
Using template $paramod$5547587bde2f1ca8d884d89fe5b90567ab8bb30e\$lut for cells of type $lut.
Using template $paramod$5fba6fa4affd3d8cb90b92595f737467c857f3c8\$lut for cells of type $lut.
Using template $paramod$e10ca4aca4e4c8627be5bb912095a9253494b061\$lut for cells of type $lut.
Using template $paramod$6e4e41657a70f7188049c87aa81ca2df3d479a9f\$lut for cells of type $lut.
Using template $paramod$01de5b25c9605395c5c293f0e6a105e4eabbd154\$lut for cells of type $lut.
Using template $paramod$a3da6745c5c369438a7754a834b174016720be2d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001111000000000000000000000000 for cells of type $lut.
Using template $paramod$305ef200f2c199f2d21f47ca6eddb0b35f944ea3\$lut for cells of type $lut.
Using template $paramod$e4410f6068ac195e7117d07a11f0b8cdeea2c9e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=24527 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111110101100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111101111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010110011001111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111100000000000000000000000 for cells of type $lut.
Using template $paramod$68bce9973fad834e383d298cea29cf1d88c767d4\$lut for cells of type $lut.
Using template $paramod$c614a6037ff5e3bd91eb090d0bc47ed503ea34bf\$lut for cells of type $lut.
Using template $paramod$4d83f945ff11bb3e47ac1f4a1cecabb1e1192f01\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod$4bc18ab29081ac9de33990d134f0fc57d437a5b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111110101001111001000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110011000000001111010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=143 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4460288 for cells of type $lut.
Using template $paramod$50cdf14cdecda7c7e34d569928f5004293af93b8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1886912511 for cells of type $lut.
Using template $paramod$becad630673be44c4d16e3360f816e9223d9cbcf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65423 for cells of type $lut.
Using template $paramod$ecd267f563a33374e8db574aacb7bf6428d7e297\$lut for cells of type $lut.
Using template $paramod$898e48637bc4b974fd02ac07b81fd0d72f50e9da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=357913940 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=285212671 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod$84ae49d5974e27ed78140b3ccba055ea77a05f5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=11 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=50659328 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111011000010110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111110101111000011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111110011111111111111100000 for cells of type $lut.
Using template $paramod$d51c2b2783ae0ae911a216695a268e63487765f2\$lut for cells of type $lut.
Using template $paramod$02b9e8ca5d05d74a2c377c2e4f488f4d7f7ec1fd\$lut for cells of type $lut.
Using template $paramod$e22d3901d8cb6f0f9c3212e3eab1d88f3ad5612f\$lut for cells of type $lut.
Using template $paramod$190c1eb6625f8032b16b3e629910dc099fd508bc\$lut for cells of type $lut.
Using template $paramod$e2e74d4a24e34ee1e8ee4682783e085e84aff1be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod$5da641478b14e7ad2256d36cddc5fa4ddaa50ad8\$lut for cells of type $lut.
Using template $paramod$335437ca8357770e7141cf695894febc9bf11aa3\$lut for cells of type $lut.
Using template $paramod$a3e0af0bd3444be7a9fbe1699810c5aa88202b82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=218103821 for cells of type $lut.
Using template $paramod$a3d87b515d81b1a62643058b4ddeee7f36002591\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268500992 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1090519040 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod$b10a866498802752e38df3e29b7faf21196ddaf2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110010100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010111100001111000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111101010100011001100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010110011001111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1739918019 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001100101010101111000011110000 for cells of type $lut.
Using template $paramod$57619346c001bba14f685682aaa48a843cd5a7a5\$lut for cells of type $lut.
Using template $paramod$9c1fdb72bfab429eb035e50b86046f0edb412905\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001010101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=259981312 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1806696448 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001011000011000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65524 for cells of type $lut.
Using template $paramod$04579d5a7f7d11008d5c4dab02ae6edd004a19ac\$lut for cells of type $lut.
Using template $paramod$978fde68d9b11247a3be46539b9e0e7d13edab9b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1879048192 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod$593041bd4188997093fb78f92597731fc77bd928\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252663091 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1911 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110011111101010000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252663244 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=251986703 for cells of type $lut.
Using template $paramod$76666f44bff191e671564a6be8ce47db7409d0b8\$lut for cells of type $lut.
Using template $paramod$275d4b7dd557f9880a1c9fb2b17e6b0e5a1bc217\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100000000000001111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=255066026 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10010000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000100010000111100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111101011111000011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010110011000000111100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=7799024 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010111111001111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1063190528 for cells of type $lut.
Using template $paramod$2cb6faf85742a77ecc70cb7934aab8f2374586c0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001111111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252641399 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001111100011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001010101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101010110011001111111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=267321344 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11001111110011110000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=63743 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=47883 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000000001110111111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16744319 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod$d86957ebe1bb9ca515f523aa958649e2723664a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110000011101110111 for cells of type $lut.
Using template $paramod$c731a3e322df28554ad1a6bf78a4b11a42a31c7e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod$757292a7295756f9722b03a98e9457973f8eb505\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268400384 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110100111101000000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252684851 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=24383 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110000001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod$8eb77df048276dedcb8dacff952b6a11adcd51f5\$lut for cells of type $lut.
Using template $paramod$1d1818d1f1b1719676dd231e382e918f6e9a16a2\$lut for cells of type $lut.
Using template $paramod$7ff4b01bd30f1dbada9f4fe1d6eac8eb39b49a62\$lut for cells of type $lut.
Using template $paramod$fd38c96984eb26c814acbee76ca31f3b56799839\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000101111111000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1429470991 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11100000111101001110111100000100 for cells of type $lut.
Using template $paramod$855ff89ad82822e604e1374fa366bdfab06b8fd1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1392508928 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=84219199 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147450880 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111111111 for cells of type $lut.
Using template $paramod$a34f92a1382803f51908f04132e54ab18ee6b780\$lut for cells of type $lut.
Using template $paramod$7df0a6c7a83f8c495c3947973e0fe0c90468f413\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100011100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2139160065 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2139159553 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001111000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111000011000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1342111744 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001111100010000000000000000000 for cells of type $lut.
Using template $paramod$8079ce169c889d045b9ca39f082cea396fabd2d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=15663104 for cells of type $lut.
Using template $paramod$cf259b608f798b47fdd7498435e4ed20d0ccc604\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111100000001111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1895796480 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod$258b22cbc2b77dd674a53d92d975320b9c9adf5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod$5234f84f9a5edce2ce261a52bee20f4d450344f1\$lut for cells of type $lut.
Using template $paramod$5670d49caeedffba0d3e963ca10324a7856030e2\$lut for cells of type $lut.
Using template $paramod$5f664f54d0df1747ad1906c3be299d878454a5eb\$lut for cells of type $lut.
Using template $paramod$78ff8ebd5f0b3cfeb5955de4d93a5313ae37aeb3\$lut for cells of type $lut.
Using template $paramod$cdc33ef2d7b170c946799ccf1ee9304a2dd4e51d\$lut for cells of type $lut.
Using template $paramod$3b8376d34890e9044b1e4cab1dcaf9a2297495a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=3967 for cells of type $lut.
Using template $paramod$9c59d3d5f05ce12c807b8c26edd2b7b3caf117c3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=459000 for cells of type $lut.
Using template $paramod$a69058a1112c52503532f44ae40017ff569449c9\$lut for cells of type $lut.
Using template $paramod$5f4374372854f9b7b92ad49646de545e25672d6b\$lut for cells of type $lut.
Using template $paramod$d7dd954bfadc6b031d1f21190f2ef4ca266fffb2\$lut for cells of type $lut.
Using template $paramod$5fc2231c15aee7c77d483e5a1f3eb748810c2368\$lut for cells of type $lut.
Using template $paramod$7368a7edd03021f4844660f3d43bf812be80cfb8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001000100000001111111111110000 for cells of type $lut.
Using template $paramod$31a0bf18b19634f35aea5e02fea0bbe67d4e46a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110111111100000000000000000000 for cells of type $lut.
Using template $paramod$e5700c80c0ed7fb9bfa1e6e7cd7a6c440b3856aa\$lut for cells of type $lut.
Using template $paramod$6ef5aff3b463a10358f4104fdc5f8d4f48a784d9\$lut for cells of type $lut.
Using template $paramod$b3ac7605e8bd5ec90d402d6e365fc62fc43054ed\$lut for cells of type $lut.
Using template $paramod$ca6d8a7e025cf3f7f8d51f324707a6eb4c591430\$lut for cells of type $lut.
Using template $paramod$6e9d841278d1b4d1ee3a2f7bfdd7effe7c41cabe\$lut for cells of type $lut.
Using template $paramod$0b0f90d5cb75cccd00ea3d436ff365e9bcd265c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod$55e49321004e7b2d9fc78909ab6aa39da79410ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010101011111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=45007 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod$1b3a424ee2420dea1e49e22858b390cb487e13c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=3003 for cells of type $lut.
Using template $paramod$66a66bc26c214da26d22ad2ada8c13c4cff5f879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=61694 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001100110001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100000000000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2139029631 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268404991 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000100011111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000110010100000000011001100 for cells of type $lut.
Using template $paramod$1ee2a7579c6186174c99cd3ee563c80621b7120f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=33488896 for cells of type $lut.
Using template $paramod$9fb31a77262b563371005613991df329116739f8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16760767 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010001001111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10101111000000000000110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4456688 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod$3e3eff717dce2fc824db03d938fa124c2f06e387\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=655372 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110000111100001111000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111111111111110100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=917504 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111100000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010001100111111111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111101001111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010111011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111000111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11110101111100110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001100100011110000110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=252649676 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=50397695 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1566528989 for cells of type $lut.
No more expansions possible.
<suppressed ~11254 debug messages>

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59469.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59461.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56781.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59265.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59264.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59262.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58821.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58830.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58820.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58814.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58813.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58809.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58808.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58818.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58812.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58802.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58817.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58807.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58796.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58806.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58784.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58795.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58785.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58791.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58789.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58779.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58793.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58778.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58788.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58777.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58773.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58787.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58772.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58782.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58771.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58766.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58756.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58756.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58751.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58744.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58769.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58732.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58731.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58736.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58725.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58721.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58735.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58720.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58730.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58719.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58718.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58644.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58614.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58614.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58614.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58603.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58561.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58438.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58345.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58296.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58281.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58281.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58189.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58588.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58588.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58180.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58164.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58165.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58155.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58167.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58168.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58157.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58150.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59843.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58135.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58140.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58134.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58103.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58114.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58097.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59767.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59772.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58108.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58100.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58096.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58080.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58090.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58084.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58078.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58055.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57550.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58072.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58056.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58047.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58022.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57304.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57904.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57904.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57884.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57884.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58195.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57888.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57888.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58225.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57908.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57908.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58204.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58214.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57896.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57896.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57868.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57868.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57876.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57876.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57856.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57856.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57847.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57847.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57834.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57834.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57818.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57818.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57302.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57783.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57712.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57630.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57630.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57619.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57619.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56774.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56792.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56786.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56783.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56775.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56782.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56779.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56773.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56770.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56778.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56766.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56777.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56765.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56618.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56618.lut3 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut5 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut5 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56565.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56575.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56575.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56575.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56575.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56567.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56567.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56567.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56567.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56567.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56549.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56549.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56549.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56549.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56564.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56564.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56564.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56558.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56558.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56558.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56554.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56554.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56554.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56540.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56540.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56540.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56540.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56543.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56543.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56547.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56547.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56533.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56533.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56537.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56537.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56535.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56535.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56461.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56461.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56461.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56461.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56461.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56461.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60386.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60337.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56453.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56453.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56453.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56453.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56453.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56445.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56445.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56445.lut4 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56445.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56445.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56412.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56441.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56441.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56433.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56433.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56433.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56433.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56433.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56435.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56436.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56440.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56440.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56440.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56440.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56424.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56425.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56425.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56425.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56425.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56425.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56427.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56427.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56427.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56427.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56423.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56423.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56423.lut3 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56413.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56413.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56413.lut4 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56413.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56413.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56415.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56419.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56419.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56419.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56419.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56421.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56421.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56421.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56421.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56403.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56403.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56403.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56403.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56405.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56405.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56409.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56409.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56367.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56367.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56367.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56367.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56367.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56402.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56402.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56398.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56398.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56307.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56307.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56355.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56355.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56329.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56329.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56329.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56329.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56347.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56152.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56152.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56027.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56027.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55811.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55702.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55702.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55702.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55702.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55699.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55699.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55699.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56693.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57519.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57519.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57496.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57496.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57434.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57430.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57430.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60121.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57397.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57397.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59895.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59787.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58601.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58587.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58587.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58587.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56000.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58822.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58625.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58754.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58754.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58608.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58608.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58666.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58666.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58219.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57736.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57892.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57892.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58198.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57872.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57872.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58192.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57864.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57864.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58183.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57852.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57852.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57813.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57813.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58137.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58131.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58116.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58105.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58099.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58093.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58087.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58081.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58075.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58069.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58065.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58066.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57842.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57842.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57838.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57838.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58054.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57826.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57826.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58051.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57822.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57822.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57537.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58041.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58042.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57807.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58037.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58037.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58035.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57796.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57463.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58026.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57900.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57900.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57880.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57880.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57860.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57860.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57830.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57830.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57707.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56689.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57509.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57509.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57497.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56648.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57100.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57095.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57090.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57085.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55561.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55560.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56832.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56790.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56785.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56780.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56776.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56771.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56767.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56673.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56676.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56664.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56666.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56652.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56640.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56587.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56587.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56580.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56556.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56556.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56545.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56545.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56539.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56539.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56532.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56532.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56532.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56498.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56518.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56518.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56518.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56518.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56493.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56493.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56491.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56491.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56464.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56482.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56484.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56484.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56484.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56484.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56484.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56487.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56487.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56466.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56469.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56472.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56472.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56448.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56448.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56438.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56438.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56438.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56432.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56426.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56426.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56426.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56426.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56416.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56416.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56416.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56416.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56416.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55685.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55685.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55685.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55685.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56411.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56411.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56407.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56407.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56400.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56400.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56400.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut3 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut4 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut5 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut6 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut7 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56395.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56395.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56395.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut5 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut6 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut7 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56396.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56396.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56396.lut3 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56370.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56379.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56385.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56386.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56376.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56142.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56142.lut5 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56142.lut7 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55434.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55448.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55448.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55473.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut4 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut5 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55834.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55834.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55834.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55707.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55695.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55693.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55250.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55692.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55683.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55683.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55683.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55683.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55257.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55257.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55258.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55258.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55290.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55277.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55277.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55278.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55281.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55281.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55270.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55276.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55271.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55271.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55275.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55251.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55251.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55252.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55256.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55256.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55255.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55255.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55659.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55659.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut2 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut3 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55405.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55310.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55312.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55312.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55309.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55318.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut6 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut7 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55345.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55343.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55342.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55342.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55351.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55324.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55324.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55329.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55329.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55328.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55328.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55326.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55325.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55325.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55289.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55284.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55284.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55284.lut4 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55284.lut5 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55279.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55279.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55264.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55264.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55265.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55265.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55268.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55268.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55266.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55269.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55269.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55259.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55259.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55254.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55254.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55801.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55603.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55603.lut2 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55603.lut3 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55803.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut3 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut5 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut6 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut7 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut2 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut3 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut4 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut5 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut6 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut7 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55623.lut2 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55623.lut3 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55429.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60260.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55205.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55206.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55226.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55242.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58690.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55249.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55251.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55252.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55257.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55260.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55264.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55266.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55270.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55276.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55274.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55277.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55270.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55278.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55283.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55290.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55292.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55307.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55310.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55309.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55314.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55317.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55318.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55324.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55326.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55330.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55333.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55335.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55343.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55345.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55340.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55351.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55392.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55393.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55405.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55410.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55405.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55373.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55434.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55435.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55448.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55456.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55469.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55475.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55477.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55480.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55481.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55431.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55505.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55503.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55520.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55525.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55434.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55473.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55550.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55560.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55561.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55565.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55566.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55580.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55585.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55586.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55591.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55600.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55603.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55620.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55623.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55638.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55641.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59372.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55652.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55659.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55801.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55669.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55670.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55679.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55683.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55685.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55686.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55687.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55693.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55693.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55695.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55695.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55699.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55699.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55701.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55702.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55703.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55726.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55753.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55759.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55803.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55763.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55763.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55776.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55778.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55799.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55801.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55802.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55803.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55805.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55807.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55811.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55813.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55809.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55811.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55824.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55827.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55828.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55835.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55837.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55838.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55840.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55840.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55842.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55843.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55833.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55829.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55876.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55910.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55946.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55951.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55951.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55956.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55957.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55958.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55959.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55960.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55961.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55962.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55970.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55970.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55976.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55976.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60036.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55990.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55992.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56000.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56001.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56000.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56004.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56005.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56011.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56011.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55499.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56017.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56021.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56022.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56027.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56038.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56061.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56063.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56086.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56142.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56152.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56159.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56161.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56164.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56177.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56189.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56194.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58666.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56263.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56347.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56307.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56685.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56320.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56324.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56320.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56330.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56324.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56330.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57507.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56348.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56348.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56356.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56356.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56365.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56366.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56367.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56369.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56373.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56374.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56376.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56377.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56386.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56384.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56386.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56387.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56390.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56395.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56396.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56398.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56398.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56400.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56402.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56402.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56405.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56405.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56407.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56407.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56409.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56409.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56411.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56411.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56412.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56413.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56417.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56416.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56417.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56418.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56419.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56420.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56421.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56425.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56426.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56427.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56428.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56429.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56433.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56435.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56435.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56436.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56437.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56438.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56439.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56440.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56441.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56438.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56445.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56412.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56448.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56448.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56453.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56455.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56458.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56460.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56491.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56463.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56470.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56474.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56483.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56484.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56465.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56489.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56491.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56493.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56493.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56494.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56499.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56506.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56510.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56516.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56521.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56523.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56524.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56527.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56532.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56535.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56535.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56537.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56537.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56539.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56539.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56543.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56543.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56545.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56545.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56547.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56547.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56549.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56551.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56552.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56554.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56555.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56556.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56559.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56560.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56556.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56563.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56564.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56575.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56567.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56568.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56573.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56549.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56578.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56581.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56582.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56583.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56585.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56587.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56587.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56595.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60403.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56613.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56618.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56619.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56623.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56623.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56625.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56630.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56628.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56628.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56630.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56635.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56633.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56686.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56635.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56638.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56638.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56640.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56657.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56642.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56644.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56644.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56647.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56648.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56650.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56655.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56652.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56655.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56657.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56660.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56660.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56662.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56662.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56664.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56666.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56667.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56671.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56671.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56673.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56675.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56675.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56676.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56679.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56679.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56680.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56682.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56682.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56685.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56686.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56689.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56691.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56693.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56695.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56691.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56704.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56704.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56705.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56712.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56713.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56718.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56712.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56718.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56710.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56791.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56763.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56768.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56769.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56763.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56764.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56765.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56766.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56767.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56768.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56769.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56770.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56771.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56772.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56773.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56774.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56775.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56776.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56777.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56778.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56779.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56780.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56781.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56782.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56783.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56784.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56785.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56786.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56787.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56788.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56789.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56790.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56791.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56792.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56793.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56794.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56784.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56794.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56788.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56789.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56793.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56787.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57444.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57436.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56906.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56906.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56956.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56152.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60336.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57085.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57085.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57090.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57090.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57095.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57095.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57100.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57100.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58918.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60098.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55659.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58888.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58829.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58653.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57307.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57756.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57746.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58604.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58613.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57299.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57300.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57302.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57303.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57304.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57305.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57306.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57307.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57530.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57306.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57397.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57397.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58783.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57401.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57406.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57416.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57418.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57430.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57438.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57440.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58021.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57455.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57485.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57463.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57466.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58025.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57478.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57483.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57473.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57490.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57492.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57493.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57496.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57497.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57497.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57505.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57508.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57509.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57512.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57514.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57517.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57519.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57523.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57525.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57528.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57535.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58045.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57538.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57539.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57542.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56680.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57553.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57556.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57561.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57565.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57572.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57574.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57576.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59966.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56647.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57585.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57587.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57596.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57597.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57598.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56633.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57611.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57613.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57617.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57619.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57623.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57625.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57596.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57628.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57630.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57633.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58774.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57635.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57641.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57652.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57641.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57663.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57664.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57666.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58191.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56650.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57673.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57675.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59837.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57684.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57685.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57687.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57673.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57694.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57705.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57713.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58734.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59936.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57724.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57727.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57729.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57734.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57736.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57737.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57739.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56625.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57746.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57747.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57749.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59795.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57763.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56613.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57771.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57771.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57783.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57787.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57788.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57791.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57795.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57796.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57801.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57802.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57807.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57809.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57809.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58037.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57813.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57818.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57822.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57826.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57830.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57834.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57838.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57842.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58061.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57847.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57852.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57856.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57860.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57864.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58186.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57868.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57872.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57663.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57876.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57880.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57884.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57888.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57892.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58207.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57896.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57900.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57904.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57908.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58200.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59951.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57913.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58111.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57916.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57919.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57305.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57922.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57925.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57791.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57928.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57931.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57801.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57934.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57937.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57940.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57943.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57946.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57949.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57952.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57955.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57574.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57958.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57961.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57964.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57967.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57970.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57973.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57976.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57979.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57982.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57985.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57988.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57991.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57994.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57997.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58000.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58003.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58006.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58008.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58010.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58010.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58011.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58014.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58019.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58021.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58022.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58024.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58024.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58025.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58026.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58030.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58030.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58034.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58034.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58035.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58037.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58041.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58042.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58044.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58044.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58045.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58046.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58047.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58050.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58050.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58051.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58058.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58053.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58054.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58055.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58056.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58053.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58058.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58060.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58060.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58061.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58063.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58063.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57585.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58065.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58066.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58068.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58068.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58069.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58071.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58071.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58072.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58074.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58074.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58075.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58077.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58078.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58080.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58081.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58083.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58083.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58084.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58086.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58086.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58087.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58089.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58089.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58090.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58092.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58092.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58093.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58095.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58095.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58096.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58097.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58099.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58100.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58102.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58102.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58103.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58105.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58107.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58107.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58108.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58110.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58110.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58111.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58113.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58113.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58114.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58116.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58124.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58136.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58130.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58130.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58131.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58133.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58133.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58134.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58135.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58136.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58137.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58139.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58139.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58140.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58141.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58143.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58143.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58145.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58145.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58141.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58149.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58149.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58150.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58151.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58153.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58153.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58154.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58155.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58151.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58157.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58159.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58159.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58154.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58161.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58164.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58165.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58161.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58167.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58168.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58171.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58175.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58171.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58179.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58179.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58180.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58182.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58182.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58183.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58185.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58185.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58186.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58188.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58188.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58189.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58191.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58192.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58194.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58194.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58195.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58197.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58197.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58198.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58200.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58201.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58203.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58203.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58204.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58206.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58206.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58207.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58208.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58210.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58210.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58211.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58213.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58213.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58214.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58216.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58216.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58218.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58218.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58219.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58221.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58221.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58222.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58224.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58224.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58225.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58226.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58227.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58222.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58245.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58249.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58242.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58253.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58254.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58267.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58263.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58274.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58253.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58281.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58282.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58278.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58272.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58281.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58292.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58299.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58300.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58290.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58309.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58313.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58320.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58324.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58332.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58328.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58299.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58338.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58345.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58346.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58347.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58356.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58360.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58346.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58366.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58370.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58374.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58364.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58381.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58381.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58387.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58383.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58393.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58402.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58406.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58414.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58410.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58400.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60382.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58424.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58420.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58434.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58430.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59929.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58440.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58444.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58447.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58448.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58456.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58457.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58465.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58466.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58456.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58465.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58476.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58482.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58484.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58488.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58482.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58474.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58494.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58501.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58502.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60391.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57684.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58498.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58501.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60401.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58561.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58573.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58573.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58574.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58575.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58576.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58577.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58578.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58579.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58580.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58581.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58587.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58588.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58590.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58601.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57299.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58603.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58604.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58608.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58609.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58613.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58614.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58615.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58625.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58810.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58615.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58644.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58622.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58786.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58644.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58653.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57303.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58666.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58780.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58674.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58674.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58724.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58729.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58718.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58719.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58720.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58721.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58608.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58724.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58725.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58726.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58729.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58730.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58731.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58732.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58734.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58735.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58736.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58737.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58726.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58742.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58743.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58744.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58745.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58737.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58750.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58751.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58754.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58756.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58755.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58766.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58605.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58768.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58769.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58770.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58771.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58772.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58773.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58774.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58775.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58776.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58777.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58778.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58779.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58780.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58781.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58782.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58783.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58784.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58785.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58786.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58787.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58788.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58789.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58790.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58791.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58792.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58793.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58794.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58795.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58796.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58797.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58798.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58800.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58801.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58802.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58798.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58792.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58790.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58806.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58807.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58808.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58809.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58810.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58811.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58812.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58813.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58814.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58815.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58816.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58817.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58818.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58819.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58820.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58821.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58822.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58797.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58815.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58827.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58828.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58829.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58830.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58827.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58819.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58835.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58836.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58828.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58839.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58750.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58835.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58855.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58855.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58858.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58860.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58864.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58864.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58867.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58867.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58870.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58858.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58873.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58873.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58876.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58870.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58879.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58879.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58881.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58885.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58885.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58876.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58888.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58836.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58891.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58894.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58894.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58897.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58897.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58900.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58900.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58903.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58903.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58905.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58891.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58908.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58912.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58912.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58914.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58930.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58918.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58920.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58923.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58926.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58933.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58930.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58816.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58933.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58936.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58936.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58939.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58939.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58941.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59394.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58492.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59261.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59268.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59267.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59261.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59262.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59263.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59264.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59265.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59266.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59267.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59268.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59270.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59270.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59272.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59263.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59272.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59266.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59284.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59285.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59290.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59296.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59300.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59305.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59311.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59315.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59320.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59331.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59337.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59357.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59371.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59382.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59387.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59393.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59400.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59407.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60399.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59410.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59413.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59416.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59419.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59422.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59425.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59428.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59435.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60088.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59438.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59445.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59446.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59452.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59467.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59471.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59468.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59475.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59478.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59516.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59538.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59563.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59568.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59578.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58811.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56772.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58768.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59383.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59651.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59705.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59708.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58046.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58077.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58770.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59767.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59789.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59783.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59783.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59785.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59785.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59787.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59789.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59791.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59793.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59795.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59797.lut0 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59793.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59791.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57705.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59797.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59798.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57694.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59819.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59824.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60105.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59824.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59827.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59830.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59830.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59833.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59833.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59839.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59839.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57652.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59845.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59851.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59854.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59854.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59845.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59857.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59860.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59860.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59863.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59866.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59866.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59870.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59870.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59876.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59879.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59879.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59882.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59885.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59885.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59888.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59891.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59891.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59895.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59899.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59901.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59910.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59907.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59901.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59910.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59916.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59913.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59916.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59920.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59920.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59926.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59929.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59932.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59935.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59935.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59938.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59938.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58447.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59944.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58201.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59947.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59947.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58318.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59951.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59957.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57787.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59960.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59960.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59963.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59966.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58175.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56368.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60036.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60042.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60046.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60049.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60049.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60053.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60056.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60058.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60060.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60057.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59439.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60072.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60075.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60075.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60084.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60087.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60087.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60095.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60076.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60098.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60102.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60105.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60107.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60115.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60118.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60118.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57776.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60124.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60130.lut0 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60056.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58391.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58397.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$59831.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58008.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58019.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58226.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58208.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60260.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60375.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60279.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60312.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60312.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60389.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60333.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60336.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60337.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60279.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60346.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$57630.lut1 (4 -> 2)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60369.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60369.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60333.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60375.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60382.lut0 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60386.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60389.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60391.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60346.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60394.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60394.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60396.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60399.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60401.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60403.lut0 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60396.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58794.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58742.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$55500.lut1 (4 -> 0)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58745.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$56764.lut1 (4 -> 3)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58743.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58775.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58776.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58781.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$58211.lut1 (4 -> 1)
  Optimizing lut $abc$55201$auto$blifparse.cc:498:parse_blif$60017.lut1 (4 -> 0)
Removed 0 unused cells and 12155 unused wires.

4.48. Executing AUTONAME pass.
Renamed 337865 objects in module top (158 iterations).
<suppressed ~19132 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \top

4.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.50. Printing statistics.

=== top ===

   Number of wires:               8448
   Number of wire bits:          36696
   Number of public wires:        8448
   Number of public wire bits:   36696
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13186
     CCU2C                         398
     DP16KD                         46
     EHXPLLL                         1
     L6MUX21                       353
     LUT4                         7071
     MULT18X18D                      4
     ODDRX1F                         1
     PDPW16KD                        3
     PFUMX                        1419
     TRELLIS_DPR16X4                60
     TRELLIS_FF                   3814
     TRELLIS_IO                     16

4.51. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.52. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 648cf46120, CPU: user 135.25s system 3.52s, MEM: 1165.72 MB peak
Yosys 0.9+3672 (git sha1 924f1713, gcc 8.3.0-6+rpi1 -fPIC -Os)
Time spent: 21% 8x techmap (33 sec), 13% 1x autoname (20 sec), ...
