# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/imports/src/reg.vhd" \
"../../../../final_project.srcs/sim_1/new/single_reg_tb.vhd" \

# Do not sort compile order
nosort
