// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/21/2019 15:50:35"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_32bitAccumulator (
	Arena_Cout_32bit,
	Arena_Cin_32bit,
	Arena_clk,
	Arena_A_32bit,
	Arena_Q,
	Arena_Sum_32bit,
	Arena_Sum_Immediate);
output 	Arena_Cout_32bit;
input 	Arena_Cin_32bit;
input 	Arena_clk;
input 	[31:0] Arena_A_32bit;
output 	[31:0] Arena_Q;
output 	[31:0] Arena_Sum_32bit;
output 	[31:0] Arena_Sum_Immediate;

// Design Ports Information
// Arena_Cout_32bit	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[31]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[30]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[29]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[28]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[27]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[26]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[25]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[24]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[23]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[22]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[21]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[20]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[19]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[18]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[17]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[16]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[15]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[14]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[13]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[12]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[11]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[9]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[8]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[7]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[6]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[5]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[4]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[3]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Q[0]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[31]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[30]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[29]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[28]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[27]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[26]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[25]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[24]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[23]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[22]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[21]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[20]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[19]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[18]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[17]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[16]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[15]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[14]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[13]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[12]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[11]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[10]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[9]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[8]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[7]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[6]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[5]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[4]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[3]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[1]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_32bit[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[31]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[30]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[29]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[28]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[27]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[26]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[25]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[24]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[23]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[22]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[21]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[20]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[19]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[18]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[17]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[16]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[15]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[13]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[12]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[11]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[10]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[9]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[8]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[7]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[4]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[2]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Sum_Immediate[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_Cin_32bit	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[31]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[30]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[29]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[28]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[27]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[26]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[25]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[24]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[23]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[22]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[21]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[20]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[19]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[18]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[17]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[16]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[15]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[14]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[13]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[12]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[11]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[10]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[9]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[8]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[7]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[6]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[5]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[2]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[1]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_A_32bit[0]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Arena_Cout_32bit_vars[3]~55_combout ;
wire \Arena_clk~combout ;
wire \Arena_clk~clkctrl_outclk ;
wire \inst|Arena_Sum_32bit[4]~13_combout ;
wire \inst|Arena_Cout_32bit_vars[0]~8_combout ;
wire \inst|Arena_Cout_32bit_vars[0]~9_combout ;
wire \inst|Arena_Cout_32bit_vars[1]~10_combout ;
wire \inst|Arena_Cout_32bit_vars[4]~56_combout ;
wire \inst|Arena_Cout_32bit_vars[4]~13_combout ;
wire \inst|Arena_Cout_32bit_vars[2]~12_combout ;
wire \inst|Arena_Cout_32bit_vars[2]~11_combout ;
wire \inst|Arena_Cout_32bit_vars[4]~14_combout ;
wire \inst|Arena_Cout_32bit_vars[4]~15_combout ;
wire \inst|Arena_Cout_32bit_vars[5]~16_combout ;
wire \inst|Arena_Sum_32bit[6]~12_combout ;
wire \inst|Arena_Cout_32bit_vars[6]~18_combout ;
wire \inst|Arena_Cout_32bit_vars[6]~17_combout ;
wire \inst|Arena_Cout_32bit_vars[7]~19_combout ;
wire \inst|Arena_Sum_32bit[8]~11_combout ;
wire \inst|Arena_Cout_32bit_vars[8]~21_combout ;
wire \inst|Arena_Cout_32bit_vars[8]~20_combout ;
wire \inst|Arena_Cout_32bit_vars[9]~22_combout ;
wire \inst|Arena_Cout_32bit_vars[10]~24_combout ;
wire \inst|Arena_Sum_32bit[10]~10_combout ;
wire \inst|Arena_Cout_32bit_vars[10]~23_combout ;
wire \inst|Arena_Cout_32bit_vars[11]~25_combout ;
wire \inst|Arena_Sum_32bit[12]~9_combout ;
wire \inst|Arena_Cout_32bit_vars[12]~26_combout ;
wire \inst|Arena_Cout_32bit_vars[12]~27_combout ;
wire \inst|Arena_Cout_32bit_vars[13]~28_combout ;
wire \inst|Arena_Sum_32bit[14]~8_combout ;
wire \inst|Arena_Cout_32bit_vars[14]~29_combout ;
wire \inst|Arena_Cout_32bit_vars[14]~30_combout ;
wire \inst|Arena_Cout_32bit_vars[15]~31_combout ;
wire \inst|Arena_Sum_32bit[16]~7_combout ;
wire \inst|Arena_Cout_32bit_vars[16]~33_combout ;
wire \inst|Arena_Cout_32bit_vars[16]~32_combout ;
wire \inst|Arena_Cout_32bit_vars[17]~34_combout ;
wire \inst|Arena_Sum_32bit[18]~6_combout ;
wire \inst|Arena_Cout_32bit_vars[18]~35_combout ;
wire \inst|Arena_Cout_32bit_vars[18]~36_combout ;
wire \inst|Arena_Cout_32bit_vars[19]~37_combout ;
wire \inst|Arena_Cout_32bit_vars[20]~38_combout ;
wire \inst|Arena_Cout_32bit_vars[20]~39_combout ;
wire \inst|Arena_Cout_32bit_vars[21]~40_combout ;
wire \inst|Arena_Cout_32bit_vars[22]~41_combout ;
wire \inst|Arena_Cout_32bit_vars[22]~42_combout ;
wire \inst|Arena_Cout_32bit_vars[23]~43_combout ;
wire \inst|Arena_Sum_32bit[24]~3_combout ;
wire \inst|Arena_Cout_32bit_vars[24]~45_combout ;
wire \inst|Arena_Cout_32bit_vars[24]~44_combout ;
wire \inst|Arena_Cout_32bit_vars[25]~46_combout ;
wire \inst|Arena_Sum_32bit[26]~2_combout ;
wire \inst|Arena_Cout_32bit_vars[26]~47_combout ;
wire \inst|Arena_Cout_32bit_vars[26]~48_combout ;
wire \inst|Arena_Cout_32bit_vars[27]~49_combout ;
wire \inst|Arena_Sum_32bit[28]~1_combout ;
wire \inst|Arena_Cout_32bit_vars[28]~50_combout ;
wire \inst|Arena_Cout_32bit_vars[28]~51_combout ;
wire \inst|Arena_Cout_32bit_vars[29]~52_combout ;
wire \inst|Arena_Sum_32bit[30]~0_combout ;
wire \inst|Arena_Cout_32bit_vars[30]~53_combout ;
wire \inst|Arena_Cout_32bit_vars[30]~54_combout ;
wire \inst|Arena_Cout_32bit~0_combout ;
wire \inst5|Arena_data~combout ;
wire \inst|Arena_Sum_32bit[22]~4_combout ;
wire \inst|Arena_Sum_32bit[20]~5_combout ;
wire \inst|Arena_Sum_32bit[2]~14_combout ;
wire \Arena_Cin_32bit~combout ;
wire \inst|Arena_Sum_32bit[0]~15_combout ;
wire [31:0] \inst6|Arena_rData ;
wire [31:0] \inst4|Arena_rData ;
wire [31:0] \inst|Arena_Sum_32bit ;
wire [31:0] \Arena_A_32bit~combout ;


// Location: LCCOMB_X8_Y30_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[3]~55 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[3]~55_combout  = (\inst6|Arena_rData [3] & ((\inst|Arena_Cout_32bit_vars[2]~12_combout ) # ((\inst|Arena_Cout_32bit_vars[2]~11_combout ) # (\inst4|Arena_rData [3])))) # (!\inst6|Arena_rData [3] & (\inst4|Arena_rData [3] & 
// ((\inst|Arena_Cout_32bit_vars[2]~12_combout ) # (\inst|Arena_Cout_32bit_vars[2]~11_combout ))))

	.dataa(\inst6|Arena_rData [3]),
	.datab(\inst|Arena_Cout_32bit_vars[2]~12_combout ),
	.datac(\inst|Arena_Cout_32bit_vars[2]~11_combout ),
	.datad(\inst4|Arena_rData [3]),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[3]~55 .lut_mask = 16'hFEA8;
defparam \inst|Arena_Cout_32bit_vars[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[16]));
// synopsys translate_off
defparam \Arena_A_32bit[16]~I .input_async_reset = "none";
defparam \Arena_A_32bit[16]~I .input_power_up = "low";
defparam \Arena_A_32bit[16]~I .input_register_mode = "none";
defparam \Arena_A_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[16]~I .oe_power_up = "low";
defparam \Arena_A_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[16]~I .operation_mode = "input";
defparam \Arena_A_32bit[16]~I .output_async_reset = "none";
defparam \Arena_A_32bit[16]~I .output_power_up = "low";
defparam \Arena_A_32bit[16]~I .output_register_mode = "none";
defparam \Arena_A_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[14]));
// synopsys translate_off
defparam \Arena_A_32bit[14]~I .input_async_reset = "none";
defparam \Arena_A_32bit[14]~I .input_power_up = "low";
defparam \Arena_A_32bit[14]~I .input_register_mode = "none";
defparam \Arena_A_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[14]~I .oe_power_up = "low";
defparam \Arena_A_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[14]~I .operation_mode = "input";
defparam \Arena_A_32bit[14]~I .output_async_reset = "none";
defparam \Arena_A_32bit[14]~I .output_power_up = "low";
defparam \Arena_A_32bit[14]~I .output_register_mode = "none";
defparam \Arena_A_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[12]));
// synopsys translate_off
defparam \Arena_A_32bit[12]~I .input_async_reset = "none";
defparam \Arena_A_32bit[12]~I .input_power_up = "low";
defparam \Arena_A_32bit[12]~I .input_register_mode = "none";
defparam \Arena_A_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[12]~I .oe_power_up = "low";
defparam \Arena_A_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[12]~I .operation_mode = "input";
defparam \Arena_A_32bit[12]~I .output_async_reset = "none";
defparam \Arena_A_32bit[12]~I .output_power_up = "low";
defparam \Arena_A_32bit[12]~I .output_register_mode = "none";
defparam \Arena_A_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[9]));
// synopsys translate_off
defparam \Arena_A_32bit[9]~I .input_async_reset = "none";
defparam \Arena_A_32bit[9]~I .input_power_up = "low";
defparam \Arena_A_32bit[9]~I .input_register_mode = "none";
defparam \Arena_A_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[9]~I .oe_power_up = "low";
defparam \Arena_A_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[9]~I .operation_mode = "input";
defparam \Arena_A_32bit[9]~I .output_async_reset = "none";
defparam \Arena_A_32bit[9]~I .output_power_up = "low";
defparam \Arena_A_32bit[9]~I .output_register_mode = "none";
defparam \Arena_A_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_clk));
// synopsys translate_off
defparam \Arena_clk~I .input_async_reset = "none";
defparam \Arena_clk~I .input_power_up = "low";
defparam \Arena_clk~I .input_register_mode = "none";
defparam \Arena_clk~I .input_sync_reset = "none";
defparam \Arena_clk~I .oe_async_reset = "none";
defparam \Arena_clk~I .oe_power_up = "low";
defparam \Arena_clk~I .oe_register_mode = "none";
defparam \Arena_clk~I .oe_sync_reset = "none";
defparam \Arena_clk~I .operation_mode = "input";
defparam \Arena_clk~I .output_async_reset = "none";
defparam \Arena_clk~I .output_power_up = "low";
defparam \Arena_clk~I .output_register_mode = "none";
defparam \Arena_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Arena_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Arena_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Arena_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Arena_clk~clkctrl .clock_type = "global clock";
defparam \Arena_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[30]));
// synopsys translate_off
defparam \Arena_A_32bit[30]~I .input_async_reset = "none";
defparam \Arena_A_32bit[30]~I .input_power_up = "low";
defparam \Arena_A_32bit[30]~I .input_register_mode = "none";
defparam \Arena_A_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[30]~I .oe_power_up = "low";
defparam \Arena_A_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[30]~I .operation_mode = "input";
defparam \Arena_A_32bit[30]~I .output_async_reset = "none";
defparam \Arena_A_32bit[30]~I .output_power_up = "low";
defparam \Arena_A_32bit[30]~I .output_register_mode = "none";
defparam \Arena_A_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N24
cycloneii_lcell_comb \inst4|Arena_rData[30] (
// Equation(s):
// \inst4|Arena_rData [30] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [30])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [30])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [30]),
	.datac(\inst4|Arena_rData [30]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [30]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[30] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[29]));
// synopsys translate_off
defparam \Arena_A_32bit[29]~I .input_async_reset = "none";
defparam \Arena_A_32bit[29]~I .input_power_up = "low";
defparam \Arena_A_32bit[29]~I .input_register_mode = "none";
defparam \Arena_A_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[29]~I .oe_power_up = "low";
defparam \Arena_A_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[29]~I .operation_mode = "input";
defparam \Arena_A_32bit[29]~I .output_async_reset = "none";
defparam \Arena_A_32bit[29]~I .output_power_up = "low";
defparam \Arena_A_32bit[29]~I .output_register_mode = "none";
defparam \Arena_A_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N14
cycloneii_lcell_comb \inst4|Arena_rData[29] (
// Equation(s):
// \inst4|Arena_rData [29] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [29])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [29])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [29]),
	.datac(\inst4|Arena_rData [29]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [29]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[29] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[27]));
// synopsys translate_off
defparam \Arena_A_32bit[27]~I .input_async_reset = "none";
defparam \Arena_A_32bit[27]~I .input_power_up = "low";
defparam \Arena_A_32bit[27]~I .input_register_mode = "none";
defparam \Arena_A_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[27]~I .oe_power_up = "low";
defparam \Arena_A_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[27]~I .operation_mode = "input";
defparam \Arena_A_32bit[27]~I .output_async_reset = "none";
defparam \Arena_A_32bit[27]~I .output_power_up = "low";
defparam \Arena_A_32bit[27]~I .output_register_mode = "none";
defparam \Arena_A_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N20
cycloneii_lcell_comb \inst4|Arena_rData[27] (
// Equation(s):
// \inst4|Arena_rData [27] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [27])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [27])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [27]),
	.datac(\inst4|Arena_rData [27]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [27]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[27] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[26]));
// synopsys translate_off
defparam \Arena_A_32bit[26]~I .input_async_reset = "none";
defparam \Arena_A_32bit[26]~I .input_power_up = "low";
defparam \Arena_A_32bit[26]~I .input_register_mode = "none";
defparam \Arena_A_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[26]~I .oe_power_up = "low";
defparam \Arena_A_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[26]~I .operation_mode = "input";
defparam \Arena_A_32bit[26]~I .output_async_reset = "none";
defparam \Arena_A_32bit[26]~I .output_power_up = "low";
defparam \Arena_A_32bit[26]~I .output_register_mode = "none";
defparam \Arena_A_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N16
cycloneii_lcell_comb \inst4|Arena_rData[26] (
// Equation(s):
// \inst4|Arena_rData [26] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [26])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [26])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [26]),
	.datac(\inst4|Arena_rData [26]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [26]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[26] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[18]));
// synopsys translate_off
defparam \Arena_A_32bit[18]~I .input_async_reset = "none";
defparam \Arena_A_32bit[18]~I .input_power_up = "low";
defparam \Arena_A_32bit[18]~I .input_register_mode = "none";
defparam \Arena_A_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[18]~I .oe_power_up = "low";
defparam \Arena_A_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[18]~I .operation_mode = "input";
defparam \Arena_A_32bit[18]~I .output_async_reset = "none";
defparam \Arena_A_32bit[18]~I .output_power_up = "low";
defparam \Arena_A_32bit[18]~I .output_register_mode = "none";
defparam \Arena_A_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneii_lcell_comb \inst4|Arena_rData[18] (
// Equation(s):
// \inst4|Arena_rData [18] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [18]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [18]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [18]),
	.datac(\Arena_A_32bit~combout [18]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [18]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[18] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N16
cycloneii_lcell_comb \inst6|Arena_rData[17] (
// Equation(s):
// \inst6|Arena_rData [17] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [17])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [17])))

	.dataa(\inst|Arena_Sum_32bit [17]),
	.datab(vcc),
	.datac(\inst6|Arena_rData [17]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [17]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[17] .lut_mask = 16'hAAF0;
defparam \inst6|Arena_rData[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N14
cycloneii_lcell_comb \inst4|Arena_rData[16] (
// Equation(s):
// \inst4|Arena_rData [16] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [16])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [16])))

	.dataa(\Arena_A_32bit~combout [16]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [16]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [16]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[16] .lut_mask = 16'hAAF0;
defparam \inst4|Arena_rData[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[15]));
// synopsys translate_off
defparam \Arena_A_32bit[15]~I .input_async_reset = "none";
defparam \Arena_A_32bit[15]~I .input_power_up = "low";
defparam \Arena_A_32bit[15]~I .input_register_mode = "none";
defparam \Arena_A_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[15]~I .oe_power_up = "low";
defparam \Arena_A_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[15]~I .operation_mode = "input";
defparam \Arena_A_32bit[15]~I .output_async_reset = "none";
defparam \Arena_A_32bit[15]~I .output_power_up = "low";
defparam \Arena_A_32bit[15]~I .output_register_mode = "none";
defparam \Arena_A_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N24
cycloneii_lcell_comb \inst4|Arena_rData[15] (
// Equation(s):
// \inst4|Arena_rData [15] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [15])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [15])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [15]),
	.datac(\inst4|Arena_rData [15]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [15]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[15] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[13]));
// synopsys translate_off
defparam \Arena_A_32bit[13]~I .input_async_reset = "none";
defparam \Arena_A_32bit[13]~I .input_power_up = "low";
defparam \Arena_A_32bit[13]~I .input_register_mode = "none";
defparam \Arena_A_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[13]~I .oe_power_up = "low";
defparam \Arena_A_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[13]~I .operation_mode = "input";
defparam \Arena_A_32bit[13]~I .output_async_reset = "none";
defparam \Arena_A_32bit[13]~I .output_power_up = "low";
defparam \Arena_A_32bit[13]~I .output_register_mode = "none";
defparam \Arena_A_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N14
cycloneii_lcell_comb \inst4|Arena_rData[13] (
// Equation(s):
// \inst4|Arena_rData [13] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [13])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [13])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [13]),
	.datac(\inst4|Arena_rData [13]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [13]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[13] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N26
cycloneii_lcell_comb \inst4|Arena_rData[12] (
// Equation(s):
// \inst4|Arena_rData [12] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [12])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [12])))

	.dataa(\Arena_A_32bit~combout [12]),
	.datab(\inst4|Arena_rData [12]),
	.datac(vcc),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [12]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[12] .lut_mask = 16'hAACC;
defparam \inst4|Arena_rData[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[10]));
// synopsys translate_off
defparam \Arena_A_32bit[10]~I .input_async_reset = "none";
defparam \Arena_A_32bit[10]~I .input_power_up = "low";
defparam \Arena_A_32bit[10]~I .input_register_mode = "none";
defparam \Arena_A_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[10]~I .oe_power_up = "low";
defparam \Arena_A_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[10]~I .operation_mode = "input";
defparam \Arena_A_32bit[10]~I .output_async_reset = "none";
defparam \Arena_A_32bit[10]~I .output_power_up = "low";
defparam \Arena_A_32bit[10]~I .output_register_mode = "none";
defparam \Arena_A_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N22
cycloneii_lcell_comb \inst4|Arena_rData[10] (
// Equation(s):
// \inst4|Arena_rData [10] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [10]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [10]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [10]),
	.datac(\Arena_A_32bit~combout [10]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [10]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[10] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[7]));
// synopsys translate_off
defparam \Arena_A_32bit[7]~I .input_async_reset = "none";
defparam \Arena_A_32bit[7]~I .input_power_up = "low";
defparam \Arena_A_32bit[7]~I .input_register_mode = "none";
defparam \Arena_A_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[7]~I .oe_power_up = "low";
defparam \Arena_A_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[7]~I .operation_mode = "input";
defparam \Arena_A_32bit[7]~I .output_async_reset = "none";
defparam \Arena_A_32bit[7]~I .output_power_up = "low";
defparam \Arena_A_32bit[7]~I .output_register_mode = "none";
defparam \Arena_A_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N18
cycloneii_lcell_comb \inst4|Arena_rData[7] (
// Equation(s):
// \inst4|Arena_rData [7] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [7]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [7]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [7]),
	.datac(\Arena_A_32bit~combout [7]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [7]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[7] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[6]));
// synopsys translate_off
defparam \Arena_A_32bit[6]~I .input_async_reset = "none";
defparam \Arena_A_32bit[6]~I .input_power_up = "low";
defparam \Arena_A_32bit[6]~I .input_register_mode = "none";
defparam \Arena_A_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[6]~I .oe_power_up = "low";
defparam \Arena_A_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[6]~I .operation_mode = "input";
defparam \Arena_A_32bit[6]~I .output_async_reset = "none";
defparam \Arena_A_32bit[6]~I .output_power_up = "low";
defparam \Arena_A_32bit[6]~I .output_register_mode = "none";
defparam \Arena_A_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N22
cycloneii_lcell_comb \inst4|Arena_rData[6] (
// Equation(s):
// \inst4|Arena_rData [6] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [6])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [6])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [6]),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst4|Arena_rData [6]),
	.cin(gnd),
	.combout(\inst4|Arena_rData [6]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[6] .lut_mask = 16'hCFC0;
defparam \inst4|Arena_rData[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[5]));
// synopsys translate_off
defparam \Arena_A_32bit[5]~I .input_async_reset = "none";
defparam \Arena_A_32bit[5]~I .input_power_up = "low";
defparam \Arena_A_32bit[5]~I .input_register_mode = "none";
defparam \Arena_A_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[5]~I .oe_power_up = "low";
defparam \Arena_A_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[5]~I .operation_mode = "input";
defparam \Arena_A_32bit[5]~I .output_async_reset = "none";
defparam \Arena_A_32bit[5]~I .output_power_up = "low";
defparam \Arena_A_32bit[5]~I .output_register_mode = "none";
defparam \Arena_A_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N10
cycloneii_lcell_comb \inst4|Arena_rData[5] (
// Equation(s):
// \inst4|Arena_rData [5] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [5]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [5]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [5]),
	.datac(\Arena_A_32bit~combout [5]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [5]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[5] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[3]));
// synopsys translate_off
defparam \Arena_A_32bit[3]~I .input_async_reset = "none";
defparam \Arena_A_32bit[3]~I .input_power_up = "low";
defparam \Arena_A_32bit[3]~I .input_register_mode = "none";
defparam \Arena_A_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[3]~I .oe_power_up = "low";
defparam \Arena_A_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[3]~I .operation_mode = "input";
defparam \Arena_A_32bit[3]~I .output_async_reset = "none";
defparam \Arena_A_32bit[3]~I .output_power_up = "low";
defparam \Arena_A_32bit[3]~I .output_register_mode = "none";
defparam \Arena_A_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N14
cycloneii_lcell_comb \inst4|Arena_rData[3] (
// Equation(s):
// \inst4|Arena_rData [3] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [3])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [3])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [3]),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst4|Arena_rData [3]),
	.cin(gnd),
	.combout(\inst4|Arena_rData [3]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[3] .lut_mask = 16'hCFC0;
defparam \inst4|Arena_rData[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[4]));
// synopsys translate_off
defparam \Arena_A_32bit[4]~I .input_async_reset = "none";
defparam \Arena_A_32bit[4]~I .input_power_up = "low";
defparam \Arena_A_32bit[4]~I .input_register_mode = "none";
defparam \Arena_A_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[4]~I .oe_power_up = "low";
defparam \Arena_A_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[4]~I .operation_mode = "input";
defparam \Arena_A_32bit[4]~I .output_async_reset = "none";
defparam \Arena_A_32bit[4]~I .output_power_up = "low";
defparam \Arena_A_32bit[4]~I .output_register_mode = "none";
defparam \Arena_A_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N28
cycloneii_lcell_comb \inst4|Arena_rData[4] (
// Equation(s):
// \inst4|Arena_rData [4] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [4]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [4]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [4]),
	.datac(\Arena_A_32bit~combout [4]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [4]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[4] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit[4]~13 (
// Equation(s):
// \inst|Arena_Sum_32bit[4]~13_combout  = \inst|Arena_Cout_32bit_vars[3]~55_combout  $ (\inst4|Arena_rData [4] $ (\inst6|Arena_rData [4]))

	.dataa(\inst|Arena_Cout_32bit_vars[3]~55_combout ),
	.datab(\inst4|Arena_rData [4]),
	.datac(vcc),
	.datad(\inst6|Arena_rData [4]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[4]~13 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N18
cycloneii_lcell_comb \inst6|Arena_rData[4] (
// Equation(s):
// \inst6|Arena_rData [4] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[4]~13_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [4]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [4]),
	.datac(\inst|Arena_Sum_32bit[4]~13_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [4]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[4] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N10
cycloneii_lcell_comb \inst6|Arena_rData[2] (
// Equation(s):
// \inst6|Arena_rData [2] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit[2]~14_combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [2])))

	.dataa(\inst|Arena_Sum_32bit[2]~14_combout ),
	.datab(vcc),
	.datac(\inst6|Arena_rData [2]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [2]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[2] .lut_mask = 16'hAAF0;
defparam \inst6|Arena_rData[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[2]));
// synopsys translate_off
defparam \Arena_A_32bit[2]~I .input_async_reset = "none";
defparam \Arena_A_32bit[2]~I .input_power_up = "low";
defparam \Arena_A_32bit[2]~I .input_register_mode = "none";
defparam \Arena_A_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[2]~I .oe_power_up = "low";
defparam \Arena_A_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[2]~I .operation_mode = "input";
defparam \Arena_A_32bit[2]~I .output_async_reset = "none";
defparam \Arena_A_32bit[2]~I .output_power_up = "low";
defparam \Arena_A_32bit[2]~I .output_register_mode = "none";
defparam \Arena_A_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N20
cycloneii_lcell_comb \inst4|Arena_rData[2] (
// Equation(s):
// \inst4|Arena_rData [2] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [2])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [2])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [2]),
	.datac(\inst4|Arena_rData [2]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [2]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[2] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N4
cycloneii_lcell_comb \inst6|Arena_rData[1] (
// Equation(s):
// \inst6|Arena_rData [1] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [1])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [1])))

	.dataa(\inst|Arena_Sum_32bit [1]),
	.datab(vcc),
	.datac(\inst6|Arena_rData [1]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [1]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[1] .lut_mask = 16'hAAF0;
defparam \inst6|Arena_rData[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N14
cycloneii_lcell_comb \inst6|Arena_rData[0] (
// Equation(s):
// \inst6|Arena_rData [0] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit[0]~15_combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [0])))

	.dataa(\inst|Arena_Sum_32bit[0]~15_combout ),
	.datab(vcc),
	.datac(\inst6|Arena_rData [0]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [0]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[0] .lut_mask = 16'hAAF0;
defparam \inst6|Arena_rData[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[0]~8 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[0]~8_combout  = (\Arena_Cin_32bit~combout  & \inst6|Arena_rData [0])

	.dataa(\Arena_Cin_32bit~combout ),
	.datab(vcc),
	.datac(\inst6|Arena_rData [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[0]~8 .lut_mask = 16'hA0A0;
defparam \inst|Arena_Cout_32bit_vars[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[0]));
// synopsys translate_off
defparam \Arena_A_32bit[0]~I .input_async_reset = "none";
defparam \Arena_A_32bit[0]~I .input_power_up = "low";
defparam \Arena_A_32bit[0]~I .input_register_mode = "none";
defparam \Arena_A_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[0]~I .oe_power_up = "low";
defparam \Arena_A_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[0]~I .operation_mode = "input";
defparam \Arena_A_32bit[0]~I .output_async_reset = "none";
defparam \Arena_A_32bit[0]~I .output_power_up = "low";
defparam \Arena_A_32bit[0]~I .output_register_mode = "none";
defparam \Arena_A_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N18
cycloneii_lcell_comb \inst4|Arena_rData[0] (
// Equation(s):
// \inst4|Arena_rData [0] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [0]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [0]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [0]),
	.datac(\Arena_A_32bit~combout [0]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [0]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[0] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[0]~9 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[0]~9_combout  = (\inst4|Arena_rData [0] & ((\Arena_Cin_32bit~combout ) # (\inst6|Arena_rData [0])))

	.dataa(\Arena_Cin_32bit~combout ),
	.datab(vcc),
	.datac(\inst6|Arena_rData [0]),
	.datad(\inst4|Arena_rData [0]),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[0]~9 .lut_mask = 16'hFA00;
defparam \inst|Arena_Cout_32bit_vars[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[1]~10 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[1]~10_combout  = (\inst4|Arena_rData [1] & ((\inst6|Arena_rData [1]) # ((\inst|Arena_Cout_32bit_vars[0]~8_combout ) # (\inst|Arena_Cout_32bit_vars[0]~9_combout )))) # (!\inst4|Arena_rData [1] & (\inst6|Arena_rData [1] & 
// ((\inst|Arena_Cout_32bit_vars[0]~8_combout ) # (\inst|Arena_Cout_32bit_vars[0]~9_combout ))))

	.dataa(\inst4|Arena_rData [1]),
	.datab(\inst6|Arena_rData [1]),
	.datac(\inst|Arena_Cout_32bit_vars[0]~8_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[0]~9_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[1]~10 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N2
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[4]~56 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[4]~56_combout  = (\inst6|Arena_rData [2] & ((\inst4|Arena_rData [2]) # (\inst|Arena_Cout_32bit_vars[1]~10_combout ))) # (!\inst6|Arena_rData [2] & (\inst4|Arena_rData [2] & \inst|Arena_Cout_32bit_vars[1]~10_combout ))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [2]),
	.datac(\inst4|Arena_rData [2]),
	.datad(\inst|Arena_Cout_32bit_vars[1]~10_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[4]~56 .lut_mask = 16'hFCC0;
defparam \inst|Arena_Cout_32bit_vars[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N4
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[4]~13 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[4]~13_combout  = (\inst6|Arena_rData [4] & ((\inst6|Arena_rData [3] & ((\inst4|Arena_rData [3]) # (\inst|Arena_Cout_32bit_vars[4]~56_combout ))) # (!\inst6|Arena_rData [3] & (\inst4|Arena_rData [3] & 
// \inst|Arena_Cout_32bit_vars[4]~56_combout ))))

	.dataa(\inst6|Arena_rData [3]),
	.datab(\inst4|Arena_rData [3]),
	.datac(\inst6|Arena_rData [4]),
	.datad(\inst|Arena_Cout_32bit_vars[4]~56_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[4]~13 .lut_mask = 16'hE080;
defparam \inst|Arena_Cout_32bit_vars[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[2]~12 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[2]~12_combout  = (\inst4|Arena_rData [2] & ((\inst6|Arena_rData [2]) # (\inst|Arena_Cout_32bit_vars[1]~10_combout )))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [2]),
	.datac(\inst4|Arena_rData [2]),
	.datad(\inst|Arena_Cout_32bit_vars[1]~10_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[2]~12 .lut_mask = 16'hF0C0;
defparam \inst|Arena_Cout_32bit_vars[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[2]~11 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[2]~11_combout  = (\inst6|Arena_rData [2] & \inst|Arena_Cout_32bit_vars[1]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [2]),
	.datad(\inst|Arena_Cout_32bit_vars[1]~10_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[2]~11 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N0
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[4]~14 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[4]~14_combout  = (\inst6|Arena_rData [3] & ((\inst4|Arena_rData [3]) # ((\inst|Arena_Cout_32bit_vars[2]~12_combout ) # (\inst|Arena_Cout_32bit_vars[2]~11_combout )))) # (!\inst6|Arena_rData [3] & (\inst4|Arena_rData [3] & 
// ((\inst|Arena_Cout_32bit_vars[2]~12_combout ) # (\inst|Arena_Cout_32bit_vars[2]~11_combout ))))

	.dataa(\inst6|Arena_rData [3]),
	.datab(\inst4|Arena_rData [3]),
	.datac(\inst|Arena_Cout_32bit_vars[2]~12_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[2]~11_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[4]~14 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N2
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[4]~15 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[4]~15_combout  = (\inst4|Arena_rData [4] & ((\inst6|Arena_rData [4]) # (\inst|Arena_Cout_32bit_vars[4]~14_combout )))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [4]),
	.datac(\inst6|Arena_rData [4]),
	.datad(\inst|Arena_Cout_32bit_vars[4]~14_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[4]~15 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N28
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[5]~16 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[5]~16_combout  = (\inst6|Arena_rData [5] & ((\inst4|Arena_rData [5]) # ((\inst|Arena_Cout_32bit_vars[4]~13_combout ) # (\inst|Arena_Cout_32bit_vars[4]~15_combout )))) # (!\inst6|Arena_rData [5] & (\inst4|Arena_rData [5] & 
// ((\inst|Arena_Cout_32bit_vars[4]~13_combout ) # (\inst|Arena_Cout_32bit_vars[4]~15_combout ))))

	.dataa(\inst6|Arena_rData [5]),
	.datab(\inst4|Arena_rData [5]),
	.datac(\inst|Arena_Cout_32bit_vars[4]~13_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[4]~15_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[5]~16 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit[6]~12 (
// Equation(s):
// \inst|Arena_Sum_32bit[6]~12_combout  = \inst6|Arena_rData [6] $ (\inst|Arena_Cout_32bit_vars[5]~16_combout  $ (\inst4|Arena_rData [6]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [6]),
	.datac(\inst|Arena_Cout_32bit_vars[5]~16_combout ),
	.datad(\inst4|Arena_rData [6]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[6]~12 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N4
cycloneii_lcell_comb \inst6|Arena_rData[6] (
// Equation(s):
// \inst6|Arena_rData [6] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit[6]~12_combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [6])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit[6]~12_combout ),
	.datac(\inst6|Arena_rData [6]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [6]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[6] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[6]~18 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[6]~18_combout  = (\inst4|Arena_rData [6] & ((\inst6|Arena_rData [6]) # (\inst|Arena_Cout_32bit_vars[5]~16_combout )))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [6]),
	.datac(\inst6|Arena_rData [6]),
	.datad(\inst|Arena_Cout_32bit_vars[5]~16_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[6]~18 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[6]~17 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[6]~17_combout  = (\inst6|Arena_rData [6] & \inst|Arena_Cout_32bit_vars[5]~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [6]),
	.datad(\inst|Arena_Cout_32bit_vars[5]~16_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[6]~17 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N22
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[7]~19 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[7]~19_combout  = (\inst6|Arena_rData [7] & ((\inst4|Arena_rData [7]) # ((\inst|Arena_Cout_32bit_vars[6]~18_combout ) # (\inst|Arena_Cout_32bit_vars[6]~17_combout )))) # (!\inst6|Arena_rData [7] & (\inst4|Arena_rData [7] & 
// ((\inst|Arena_Cout_32bit_vars[6]~18_combout ) # (\inst|Arena_Cout_32bit_vars[6]~17_combout ))))

	.dataa(\inst6|Arena_rData [7]),
	.datab(\inst4|Arena_rData [7]),
	.datac(\inst|Arena_Cout_32bit_vars[6]~18_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[6]~17_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[7]~19 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit[8]~11 (
// Equation(s):
// \inst|Arena_Sum_32bit[8]~11_combout  = \inst4|Arena_rData [8] $ (\inst6|Arena_rData [8] $ (\inst|Arena_Cout_32bit_vars[7]~19_combout ))

	.dataa(\inst4|Arena_rData [8]),
	.datab(\inst6|Arena_rData [8]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[7]~19_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[8]~11 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N26
cycloneii_lcell_comb \inst6|Arena_rData[8] (
// Equation(s):
// \inst6|Arena_rData [8] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[8]~11_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [8]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [8]),
	.datac(\inst|Arena_Sum_32bit[8]~11_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [8]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[8] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N18
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[8]~21 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[8]~21_combout  = (\inst4|Arena_rData [8] & ((\inst6|Arena_rData [8]) # (\inst|Arena_Cout_32bit_vars[7]~19_combout )))

	.dataa(\inst4|Arena_rData [8]),
	.datab(\inst6|Arena_rData [8]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[7]~19_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[8]~21 .lut_mask = 16'hAA88;
defparam \inst|Arena_Cout_32bit_vars[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N0
cycloneii_lcell_comb \inst4|Arena_rData[9] (
// Equation(s):
// \inst4|Arena_rData [9] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [9])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [9])))

	.dataa(\Arena_A_32bit~combout [9]),
	.datab(vcc),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst4|Arena_rData [9]),
	.cin(gnd),
	.combout(\inst4|Arena_rData [9]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[9] .lut_mask = 16'hAFA0;
defparam \inst4|Arena_rData[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[8]~20 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[8]~20_combout  = (\inst6|Arena_rData [8] & \inst|Arena_Cout_32bit_vars[7]~19_combout )

	.dataa(vcc),
	.datab(\inst6|Arena_rData [8]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[7]~19_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[8]~20 .lut_mask = 16'hCC00;
defparam \inst|Arena_Cout_32bit_vars[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit[9] (
// Equation(s):
// \inst|Arena_Sum_32bit [9] = \inst6|Arena_rData [9] $ (\inst4|Arena_rData [9] $ (((\inst|Arena_Cout_32bit_vars[8]~21_combout ) # (\inst|Arena_Cout_32bit_vars[8]~20_combout ))))

	.dataa(\inst6|Arena_rData [9]),
	.datab(\inst|Arena_Cout_32bit_vars[8]~21_combout ),
	.datac(\inst4|Arena_rData [9]),
	.datad(\inst|Arena_Cout_32bit_vars[8]~20_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [9]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[9] .lut_mask = 16'hA596;
defparam \inst|Arena_Sum_32bit[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N12
cycloneii_lcell_comb \inst6|Arena_rData[9] (
// Equation(s):
// \inst6|Arena_rData [9] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [9]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [9]))

	.dataa(\inst6|Arena_rData [9]),
	.datab(\inst|Arena_Sum_32bit [9]),
	.datac(vcc),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [9]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[9] .lut_mask = 16'hCCAA;
defparam \inst6|Arena_rData[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[9]~22 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[9]~22_combout  = (\inst4|Arena_rData [9] & ((\inst6|Arena_rData [9]) # ((\inst|Arena_Cout_32bit_vars[8]~20_combout ) # (\inst|Arena_Cout_32bit_vars[8]~21_combout )))) # (!\inst4|Arena_rData [9] & (\inst6|Arena_rData [9] & 
// ((\inst|Arena_Cout_32bit_vars[8]~20_combout ) # (\inst|Arena_Cout_32bit_vars[8]~21_combout ))))

	.dataa(\inst4|Arena_rData [9]),
	.datab(\inst6|Arena_rData [9]),
	.datac(\inst|Arena_Cout_32bit_vars[8]~20_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[8]~21_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[9]~22 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N16
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[10]~24 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[10]~24_combout  = (\inst4|Arena_rData [10] & ((\inst6|Arena_rData [10]) # (\inst|Arena_Cout_32bit_vars[9]~22_combout )))

	.dataa(\inst6|Arena_rData [10]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [10]),
	.datad(\inst|Arena_Cout_32bit_vars[9]~22_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[10]~24 .lut_mask = 16'hF0A0;
defparam \inst|Arena_Cout_32bit_vars[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[10]~10 (
// Equation(s):
// \inst|Arena_Sum_32bit[10]~10_combout  = \inst6|Arena_rData [10] $ (\inst|Arena_Cout_32bit_vars[9]~22_combout  $ (\inst4|Arena_rData [10]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [10]),
	.datac(\inst|Arena_Cout_32bit_vars[9]~22_combout ),
	.datad(\inst4|Arena_rData [10]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[10]~10 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N30
cycloneii_lcell_comb \inst6|Arena_rData[10] (
// Equation(s):
// \inst6|Arena_rData [10] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[10]~10_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [10]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [10]),
	.datac(\inst|Arena_Sum_32bit[10]~10_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [10]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[10] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[10]~23 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[10]~23_combout  = (\inst6|Arena_rData [10] & \inst|Arena_Cout_32bit_vars[9]~22_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [10]),
	.datad(\inst|Arena_Cout_32bit_vars[9]~22_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[10]~23 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[11]));
// synopsys translate_off
defparam \Arena_A_32bit[11]~I .input_async_reset = "none";
defparam \Arena_A_32bit[11]~I .input_power_up = "low";
defparam \Arena_A_32bit[11]~I .input_register_mode = "none";
defparam \Arena_A_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[11]~I .oe_power_up = "low";
defparam \Arena_A_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[11]~I .operation_mode = "input";
defparam \Arena_A_32bit[11]~I .output_async_reset = "none";
defparam \Arena_A_32bit[11]~I .output_power_up = "low";
defparam \Arena_A_32bit[11]~I .output_register_mode = "none";
defparam \Arena_A_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N30
cycloneii_lcell_comb \inst4|Arena_rData[11] (
// Equation(s):
// \inst4|Arena_rData [11] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [11]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [11]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [11]),
	.datac(\Arena_A_32bit~combout [11]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [11]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[11] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit[11] (
// Equation(s):
// \inst|Arena_Sum_32bit [11] = \inst6|Arena_rData [11] $ (\inst4|Arena_rData [11] $ (((\inst|Arena_Cout_32bit_vars[10]~24_combout ) # (\inst|Arena_Cout_32bit_vars[10]~23_combout ))))

	.dataa(\inst6|Arena_rData [11]),
	.datab(\inst|Arena_Cout_32bit_vars[10]~24_combout ),
	.datac(\inst|Arena_Cout_32bit_vars[10]~23_combout ),
	.datad(\inst4|Arena_rData [11]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [11]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[11] .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N10
cycloneii_lcell_comb \inst6|Arena_rData[11] (
// Equation(s):
// \inst6|Arena_rData [11] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [11])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [11])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [11]),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst6|Arena_rData [11]),
	.cin(gnd),
	.combout(\inst6|Arena_rData [11]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[11] .lut_mask = 16'hCFC0;
defparam \inst6|Arena_rData[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N0
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[11]~25 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[11]~25_combout  = (\inst4|Arena_rData [11] & ((\inst6|Arena_rData [11]) # ((\inst|Arena_Cout_32bit_vars[10]~23_combout ) # (\inst|Arena_Cout_32bit_vars[10]~24_combout )))) # (!\inst4|Arena_rData [11] & (\inst6|Arena_rData [11] 
// & ((\inst|Arena_Cout_32bit_vars[10]~23_combout ) # (\inst|Arena_Cout_32bit_vars[10]~24_combout ))))

	.dataa(\inst4|Arena_rData [11]),
	.datab(\inst6|Arena_rData [11]),
	.datac(\inst|Arena_Cout_32bit_vars[10]~23_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[10]~24_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[11]~25 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N16
cycloneii_lcell_comb \inst|Arena_Sum_32bit[12]~9 (
// Equation(s):
// \inst|Arena_Sum_32bit[12]~9_combout  = \inst4|Arena_rData [12] $ (\inst|Arena_Cout_32bit_vars[11]~25_combout  $ (\inst6|Arena_rData [12]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [12]),
	.datac(\inst|Arena_Cout_32bit_vars[11]~25_combout ),
	.datad(\inst6|Arena_rData [12]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[12]~9 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y30_N18
cycloneii_lcell_comb \inst6|Arena_rData[12] (
// Equation(s):
// \inst6|Arena_rData [12] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[12]~9_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [12]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [12]),
	.datac(\inst|Arena_Sum_32bit[12]~9_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [12]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[12] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N26
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[12]~26 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[12]~26_combout  = (\inst6|Arena_rData [12] & \inst|Arena_Cout_32bit_vars[11]~25_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [12]),
	.datad(\inst|Arena_Cout_32bit_vars[11]~25_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[12]~26 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N4
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[12]~27 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[12]~27_combout  = (\inst4|Arena_rData [12] & ((\inst6|Arena_rData [12]) # (\inst|Arena_Cout_32bit_vars[11]~25_combout )))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [12]),
	.datac(\inst6|Arena_rData [12]),
	.datad(\inst|Arena_Cout_32bit_vars[11]~25_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[12]~27 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit[13] (
// Equation(s):
// \inst|Arena_Sum_32bit [13] = \inst6|Arena_rData [13] $ (\inst4|Arena_rData [13] $ (((\inst|Arena_Cout_32bit_vars[12]~26_combout ) # (\inst|Arena_Cout_32bit_vars[12]~27_combout ))))

	.dataa(\inst6|Arena_rData [13]),
	.datab(\inst4|Arena_rData [13]),
	.datac(\inst|Arena_Cout_32bit_vars[12]~26_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[12]~27_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [13]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[13] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N24
cycloneii_lcell_comb \inst6|Arena_rData[13] (
// Equation(s):
// \inst6|Arena_rData [13] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [13])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [13])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [13]),
	.datac(\inst6|Arena_rData [13]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [13]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[13] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N22
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[13]~28 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[13]~28_combout  = (\inst4|Arena_rData [13] & ((\inst6|Arena_rData [13]) # ((\inst|Arena_Cout_32bit_vars[12]~27_combout ) # (\inst|Arena_Cout_32bit_vars[12]~26_combout )))) # (!\inst4|Arena_rData [13] & (\inst6|Arena_rData [13] 
// & ((\inst|Arena_Cout_32bit_vars[12]~27_combout ) # (\inst|Arena_Cout_32bit_vars[12]~26_combout ))))

	.dataa(\inst4|Arena_rData [13]),
	.datab(\inst6|Arena_rData [13]),
	.datac(\inst|Arena_Cout_32bit_vars[12]~27_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[12]~26_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[13]~28 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N20
cycloneii_lcell_comb \inst4|Arena_rData[14] (
// Equation(s):
// \inst4|Arena_rData [14] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [14])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [14])))

	.dataa(\Arena_A_32bit~combout [14]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [14]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [14]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[14] .lut_mask = 16'hAAF0;
defparam \inst4|Arena_rData[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit[14]~8 (
// Equation(s):
// \inst|Arena_Sum_32bit[14]~8_combout  = \inst6|Arena_rData [14] $ (\inst|Arena_Cout_32bit_vars[13]~28_combout  $ (\inst4|Arena_rData [14]))

	.dataa(\inst6|Arena_rData [14]),
	.datab(\inst|Arena_Cout_32bit_vars[13]~28_combout ),
	.datac(\inst4|Arena_rData [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[14]~8 .lut_mask = 16'h9696;
defparam \inst|Arena_Sum_32bit[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N10
cycloneii_lcell_comb \inst6|Arena_rData[14] (
// Equation(s):
// \inst6|Arena_rData [14] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[14]~8_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [14]))

	.dataa(\inst6|Arena_rData [14]),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit[14]~8_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [14]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[14] .lut_mask = 16'hF0AA;
defparam \inst6|Arena_rData[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N8
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[14]~29 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[14]~29_combout  = (\inst6|Arena_rData [14] & \inst|Arena_Cout_32bit_vars[13]~28_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [14]),
	.datad(\inst|Arena_Cout_32bit_vars[13]~28_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[14]~29 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N10
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[14]~30 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[14]~30_combout  = (\inst4|Arena_rData [14] & ((\inst6|Arena_rData [14]) # (\inst|Arena_Cout_32bit_vars[13]~28_combout )))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [14]),
	.datac(\inst6|Arena_rData [14]),
	.datad(\inst|Arena_Cout_32bit_vars[13]~28_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[14]~30 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[15]~31 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[15]~31_combout  = (\inst6|Arena_rData [15] & ((\inst4|Arena_rData [15]) # ((\inst|Arena_Cout_32bit_vars[14]~29_combout ) # (\inst|Arena_Cout_32bit_vars[14]~30_combout )))) # (!\inst6|Arena_rData [15] & (\inst4|Arena_rData [15] 
// & ((\inst|Arena_Cout_32bit_vars[14]~29_combout ) # (\inst|Arena_Cout_32bit_vars[14]~30_combout ))))

	.dataa(\inst6|Arena_rData [15]),
	.datab(\inst4|Arena_rData [15]),
	.datac(\inst|Arena_Cout_32bit_vars[14]~29_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[14]~30_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[15]~31 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N24
cycloneii_lcell_comb \inst|Arena_Sum_32bit[16]~7 (
// Equation(s):
// \inst|Arena_Sum_32bit[16]~7_combout  = \inst6|Arena_rData [16] $ (\inst4|Arena_rData [16] $ (\inst|Arena_Cout_32bit_vars[15]~31_combout ))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [16]),
	.datac(\inst4|Arena_rData [16]),
	.datad(\inst|Arena_Cout_32bit_vars[15]~31_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[16]~7 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y33_N28
cycloneii_lcell_comb \inst6|Arena_rData[16] (
// Equation(s):
// \inst6|Arena_rData [16] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[16]~7_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [16]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [16]),
	.datac(\inst|Arena_Sum_32bit[16]~7_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [16]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[16] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N16
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[16]~33 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[16]~33_combout  = (\inst4|Arena_rData [16] & ((\inst6|Arena_rData [16]) # (\inst|Arena_Cout_32bit_vars[15]~31_combout )))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [16]),
	.datac(\inst4|Arena_rData [16]),
	.datad(\inst|Arena_Cout_32bit_vars[15]~31_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[16]~33 .lut_mask = 16'hF0C0;
defparam \inst|Arena_Cout_32bit_vars[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N18
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[16]~32 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[16]~32_combout  = (\inst6|Arena_rData [16] & \inst|Arena_Cout_32bit_vars[15]~31_combout )

	.dataa(vcc),
	.datab(\inst6|Arena_rData [16]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[15]~31_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[16]~32 .lut_mask = 16'hCC00;
defparam \inst|Arena_Cout_32bit_vars[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[17]~34 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[17]~34_combout  = (\inst4|Arena_rData [17] & ((\inst6|Arena_rData [17]) # ((\inst|Arena_Cout_32bit_vars[16]~33_combout ) # (\inst|Arena_Cout_32bit_vars[16]~32_combout )))) # (!\inst4|Arena_rData [17] & (\inst6|Arena_rData [17] 
// & ((\inst|Arena_Cout_32bit_vars[16]~33_combout ) # (\inst|Arena_Cout_32bit_vars[16]~32_combout ))))

	.dataa(\inst4|Arena_rData [17]),
	.datab(\inst6|Arena_rData [17]),
	.datac(\inst|Arena_Cout_32bit_vars[16]~33_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[16]~32_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[17]~34 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[18]~6 (
// Equation(s):
// \inst|Arena_Sum_32bit[18]~6_combout  = \inst4|Arena_rData [18] $ (\inst|Arena_Cout_32bit_vars[17]~34_combout  $ (\inst6|Arena_rData [18]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [18]),
	.datac(\inst|Arena_Cout_32bit_vars[17]~34_combout ),
	.datad(\inst6|Arena_rData [18]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[18]~6 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneii_lcell_comb \inst6|Arena_rData[18] (
// Equation(s):
// \inst6|Arena_rData [18] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[18]~6_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [18]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [18]),
	.datac(\inst|Arena_Sum_32bit[18]~6_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [18]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[18] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[18]~35 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[18]~35_combout  = (\inst6|Arena_rData [18] & \inst|Arena_Cout_32bit_vars[17]~34_combout )

	.dataa(vcc),
	.datab(\inst6|Arena_rData [18]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[17]~34_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[18]~35 .lut_mask = 16'hCC00;
defparam \inst|Arena_Cout_32bit_vars[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N2
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[18]~36 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[18]~36_combout  = (\inst4|Arena_rData [18] & ((\inst6|Arena_rData [18]) # (\inst|Arena_Cout_32bit_vars[17]~34_combout )))

	.dataa(\inst4|Arena_rData [18]),
	.datab(\inst6|Arena_rData [18]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[17]~34_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[18]~36 .lut_mask = 16'hAA88;
defparam \inst|Arena_Cout_32bit_vars[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit[19] (
// Equation(s):
// \inst|Arena_Sum_32bit [19] = \inst4|Arena_rData [19] $ (\inst6|Arena_rData [19] $ (((\inst|Arena_Cout_32bit_vars[18]~35_combout ) # (\inst|Arena_Cout_32bit_vars[18]~36_combout ))))

	.dataa(\inst4|Arena_rData [19]),
	.datab(\inst|Arena_Cout_32bit_vars[18]~35_combout ),
	.datac(\inst6|Arena_rData [19]),
	.datad(\inst|Arena_Cout_32bit_vars[18]~36_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [19]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[19] .lut_mask = 16'hA596;
defparam \inst|Arena_Sum_32bit[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N20
cycloneii_lcell_comb \inst6|Arena_rData[19] (
// Equation(s):
// \inst6|Arena_rData [19] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [19])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [19])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [19]),
	.datac(\inst6|Arena_rData [19]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [19]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[19] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N28
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[19]~37 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[19]~37_combout  = (\inst4|Arena_rData [19] & ((\inst6|Arena_rData [19]) # ((\inst|Arena_Cout_32bit_vars[18]~35_combout ) # (\inst|Arena_Cout_32bit_vars[18]~36_combout )))) # (!\inst4|Arena_rData [19] & (\inst6|Arena_rData [19] 
// & ((\inst|Arena_Cout_32bit_vars[18]~35_combout ) # (\inst|Arena_Cout_32bit_vars[18]~36_combout ))))

	.dataa(\inst4|Arena_rData [19]),
	.datab(\inst6|Arena_rData [19]),
	.datac(\inst|Arena_Cout_32bit_vars[18]~35_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[18]~36_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[19]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[19]~37 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[19]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[20]~38 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[20]~38_combout  = (\inst6|Arena_rData [20] & \inst|Arena_Cout_32bit_vars[19]~37_combout )

	.dataa(\inst6|Arena_rData [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[19]~37_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[20]~38 .lut_mask = 16'hAA00;
defparam \inst|Arena_Cout_32bit_vars[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[20]));
// synopsys translate_off
defparam \Arena_A_32bit[20]~I .input_async_reset = "none";
defparam \Arena_A_32bit[20]~I .input_power_up = "low";
defparam \Arena_A_32bit[20]~I .input_register_mode = "none";
defparam \Arena_A_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[20]~I .oe_power_up = "low";
defparam \Arena_A_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[20]~I .operation_mode = "input";
defparam \Arena_A_32bit[20]~I .output_async_reset = "none";
defparam \Arena_A_32bit[20]~I .output_power_up = "low";
defparam \Arena_A_32bit[20]~I .output_register_mode = "none";
defparam \Arena_A_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N14
cycloneii_lcell_comb \inst4|Arena_rData[20] (
// Equation(s):
// \inst4|Arena_rData [20] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [20])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [20])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [20]),
	.datac(\inst4|Arena_rData [20]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [20]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[20] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N20
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[20]~39 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[20]~39_combout  = (\inst4|Arena_rData [20] & ((\inst6|Arena_rData [20]) # (\inst|Arena_Cout_32bit_vars[19]~37_combout )))

	.dataa(\inst6|Arena_rData [20]),
	.datab(\inst4|Arena_rData [20]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[19]~37_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[20]~39 .lut_mask = 16'hCC88;
defparam \inst|Arena_Cout_32bit_vars[20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit[21] (
// Equation(s):
// \inst|Arena_Sum_32bit [21] = \inst4|Arena_rData [21] $ (\inst6|Arena_rData [21] $ (((\inst|Arena_Cout_32bit_vars[20]~38_combout ) # (\inst|Arena_Cout_32bit_vars[20]~39_combout ))))

	.dataa(\inst4|Arena_rData [21]),
	.datab(\inst6|Arena_rData [21]),
	.datac(\inst|Arena_Cout_32bit_vars[20]~38_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[20]~39_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [21]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[21] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N14
cycloneii_lcell_comb \inst6|Arena_rData[21] (
// Equation(s):
// \inst6|Arena_rData [21] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [21])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [21])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [21]),
	.datac(\inst6|Arena_rData [21]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [21]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[21] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y30_N14
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[21]~40 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[21]~40_combout  = (\inst4|Arena_rData [21] & ((\inst6|Arena_rData [21]) # ((\inst|Arena_Cout_32bit_vars[20]~39_combout ) # (\inst|Arena_Cout_32bit_vars[20]~38_combout )))) # (!\inst4|Arena_rData [21] & (\inst6|Arena_rData [21] 
// & ((\inst|Arena_Cout_32bit_vars[20]~39_combout ) # (\inst|Arena_Cout_32bit_vars[20]~38_combout ))))

	.dataa(\inst4|Arena_rData [21]),
	.datab(\inst6|Arena_rData [21]),
	.datac(\inst|Arena_Cout_32bit_vars[20]~39_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[20]~38_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[21]~40 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N4
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[22]~41 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[22]~41_combout  = (\inst6|Arena_rData [22] & \inst|Arena_Cout_32bit_vars[21]~40_combout )

	.dataa(\inst6|Arena_rData [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[21]~40_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[22]~41 .lut_mask = 16'hAA00;
defparam \inst|Arena_Cout_32bit_vars[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[22]));
// synopsys translate_off
defparam \Arena_A_32bit[22]~I .input_async_reset = "none";
defparam \Arena_A_32bit[22]~I .input_power_up = "low";
defparam \Arena_A_32bit[22]~I .input_register_mode = "none";
defparam \Arena_A_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[22]~I .oe_power_up = "low";
defparam \Arena_A_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[22]~I .operation_mode = "input";
defparam \Arena_A_32bit[22]~I .output_async_reset = "none";
defparam \Arena_A_32bit[22]~I .output_power_up = "low";
defparam \Arena_A_32bit[22]~I .output_register_mode = "none";
defparam \Arena_A_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N28
cycloneii_lcell_comb \inst4|Arena_rData[22] (
// Equation(s):
// \inst4|Arena_rData [22] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [22])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [22])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [22]),
	.datac(\inst4|Arena_rData [22]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [22]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[22] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N22
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[22]~42 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[22]~42_combout  = (\inst4|Arena_rData [22] & ((\inst6|Arena_rData [22]) # (\inst|Arena_Cout_32bit_vars[21]~40_combout )))

	.dataa(\inst6|Arena_rData [22]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [22]),
	.datad(\inst|Arena_Cout_32bit_vars[21]~40_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[22]~42 .lut_mask = 16'hF0A0;
defparam \inst|Arena_Cout_32bit_vars[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit[23] (
// Equation(s):
// \inst|Arena_Sum_32bit [23] = \inst4|Arena_rData [23] $ (\inst6|Arena_rData [23] $ (((\inst|Arena_Cout_32bit_vars[22]~41_combout ) # (\inst|Arena_Cout_32bit_vars[22]~42_combout ))))

	.dataa(\inst4|Arena_rData [23]),
	.datab(\inst6|Arena_rData [23]),
	.datac(\inst|Arena_Cout_32bit_vars[22]~41_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[22]~42_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [23]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[23] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N22
cycloneii_lcell_comb \inst6|Arena_rData[23] (
// Equation(s):
// \inst6|Arena_rData [23] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [23]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [23]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [23]),
	.datac(\inst|Arena_Sum_32bit [23]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [23]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[23] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N28
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[23]~43 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[23]~43_combout  = (\inst4|Arena_rData [23] & ((\inst6|Arena_rData [23]) # ((\inst|Arena_Cout_32bit_vars[22]~41_combout ) # (\inst|Arena_Cout_32bit_vars[22]~42_combout )))) # (!\inst4|Arena_rData [23] & (\inst6|Arena_rData [23] 
// & ((\inst|Arena_Cout_32bit_vars[22]~41_combout ) # (\inst|Arena_Cout_32bit_vars[22]~42_combout ))))

	.dataa(\inst4|Arena_rData [23]),
	.datab(\inst6|Arena_rData [23]),
	.datac(\inst|Arena_Cout_32bit_vars[22]~41_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[22]~42_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[23]~43 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[24]));
// synopsys translate_off
defparam \Arena_A_32bit[24]~I .input_async_reset = "none";
defparam \Arena_A_32bit[24]~I .input_power_up = "low";
defparam \Arena_A_32bit[24]~I .input_register_mode = "none";
defparam \Arena_A_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[24]~I .oe_power_up = "low";
defparam \Arena_A_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[24]~I .operation_mode = "input";
defparam \Arena_A_32bit[24]~I .output_async_reset = "none";
defparam \Arena_A_32bit[24]~I .output_power_up = "low";
defparam \Arena_A_32bit[24]~I .output_register_mode = "none";
defparam \Arena_A_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y33_N14
cycloneii_lcell_comb \inst4|Arena_rData[24] (
// Equation(s):
// \inst4|Arena_rData [24] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [24])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [24])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [24]),
	.datac(\inst4|Arena_rData [24]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [24]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[24] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N14
cycloneii_lcell_comb \inst|Arena_Sum_32bit[24]~3 (
// Equation(s):
// \inst|Arena_Sum_32bit[24]~3_combout  = \inst6|Arena_rData [24] $ (\inst|Arena_Cout_32bit_vars[23]~43_combout  $ (\inst4|Arena_rData [24]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [24]),
	.datac(\inst|Arena_Cout_32bit_vars[23]~43_combout ),
	.datad(\inst4|Arena_rData [24]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[24]~3 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N28
cycloneii_lcell_comb \inst6|Arena_rData[24] (
// Equation(s):
// \inst6|Arena_rData [24] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[24]~3_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [24]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [24]),
	.datac(\inst|Arena_Sum_32bit[24]~3_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [24]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[24] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N20
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[24]~45 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[24]~45_combout  = (\inst4|Arena_rData [24] & ((\inst6|Arena_rData [24]) # (\inst|Arena_Cout_32bit_vars[23]~43_combout )))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [24]),
	.datac(\inst4|Arena_rData [24]),
	.datad(\inst|Arena_Cout_32bit_vars[23]~43_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[24]~45 .lut_mask = 16'hF0C0;
defparam \inst|Arena_Cout_32bit_vars[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N18
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[24]~44 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[24]~44_combout  = (\inst6|Arena_rData [24] & \inst|Arena_Cout_32bit_vars[23]~43_combout )

	.dataa(vcc),
	.datab(\inst6|Arena_rData [24]),
	.datac(vcc),
	.datad(\inst|Arena_Cout_32bit_vars[23]~43_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[24]~44 .lut_mask = 16'hCC00;
defparam \inst|Arena_Cout_32bit_vars[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N28
cycloneii_lcell_comb \inst|Arena_Sum_32bit[25] (
// Equation(s):
// \inst|Arena_Sum_32bit [25] = \inst4|Arena_rData [25] $ (\inst6|Arena_rData [25] $ (((\inst|Arena_Cout_32bit_vars[24]~45_combout ) # (\inst|Arena_Cout_32bit_vars[24]~44_combout ))))

	.dataa(\inst4|Arena_rData [25]),
	.datab(\inst6|Arena_rData [25]),
	.datac(\inst|Arena_Cout_32bit_vars[24]~45_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[24]~44_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [25]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[25] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N14
cycloneii_lcell_comb \inst6|Arena_rData[25] (
// Equation(s):
// \inst6|Arena_rData [25] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [25])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [25])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [25]),
	.datac(\inst6|Arena_rData [25]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [25]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[25] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N26
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[25]~46 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[25]~46_combout  = (\inst4|Arena_rData [25] & ((\inst6|Arena_rData [25]) # ((\inst|Arena_Cout_32bit_vars[24]~45_combout ) # (\inst|Arena_Cout_32bit_vars[24]~44_combout )))) # (!\inst4|Arena_rData [25] & (\inst6|Arena_rData [25] 
// & ((\inst|Arena_Cout_32bit_vars[24]~45_combout ) # (\inst|Arena_Cout_32bit_vars[24]~44_combout ))))

	.dataa(\inst4|Arena_rData [25]),
	.datab(\inst6|Arena_rData [25]),
	.datac(\inst|Arena_Cout_32bit_vars[24]~45_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[24]~44_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[25]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[25]~46 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[25]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[26]~2 (
// Equation(s):
// \inst|Arena_Sum_32bit[26]~2_combout  = \inst6|Arena_rData [26] $ (\inst4|Arena_rData [26] $ (\inst|Arena_Cout_32bit_vars[25]~46_combout ))

	.dataa(\inst6|Arena_rData [26]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [26]),
	.datad(\inst|Arena_Cout_32bit_vars[25]~46_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[26]~2 .lut_mask = 16'hA55A;
defparam \inst|Arena_Sum_32bit[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N10
cycloneii_lcell_comb \inst6|Arena_rData[26] (
// Equation(s):
// \inst6|Arena_rData [26] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[26]~2_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [26]))

	.dataa(\inst6|Arena_rData [26]),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit[26]~2_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [26]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[26] .lut_mask = 16'hF0AA;
defparam \inst6|Arena_rData[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N16
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[26]~47 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[26]~47_combout  = (\inst6|Arena_rData [26] & \inst|Arena_Cout_32bit_vars[25]~46_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [26]),
	.datad(\inst|Arena_Cout_32bit_vars[25]~46_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[26]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[26]~47 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[26]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N6
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[26]~48 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[26]~48_combout  = (\inst4|Arena_rData [26] & ((\inst6|Arena_rData [26]) # (\inst|Arena_Cout_32bit_vars[25]~46_combout )))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [26]),
	.datac(\inst6|Arena_rData [26]),
	.datad(\inst|Arena_Cout_32bit_vars[25]~46_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[26]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[26]~48 .lut_mask = 16'hCCC0;
defparam \inst|Arena_Cout_32bit_vars[26]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N0
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[27]~49 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[27]~49_combout  = (\inst6|Arena_rData [27] & ((\inst4|Arena_rData [27]) # ((\inst|Arena_Cout_32bit_vars[26]~47_combout ) # (\inst|Arena_Cout_32bit_vars[26]~48_combout )))) # (!\inst6|Arena_rData [27] & (\inst4|Arena_rData [27] 
// & ((\inst|Arena_Cout_32bit_vars[26]~47_combout ) # (\inst|Arena_Cout_32bit_vars[26]~48_combout ))))

	.dataa(\inst6|Arena_rData [27]),
	.datab(\inst4|Arena_rData [27]),
	.datac(\inst|Arena_Cout_32bit_vars[26]~47_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[26]~48_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[27]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[27]~49 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[27]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[28]));
// synopsys translate_off
defparam \Arena_A_32bit[28]~I .input_async_reset = "none";
defparam \Arena_A_32bit[28]~I .input_power_up = "low";
defparam \Arena_A_32bit[28]~I .input_register_mode = "none";
defparam \Arena_A_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[28]~I .oe_power_up = "low";
defparam \Arena_A_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[28]~I .operation_mode = "input";
defparam \Arena_A_32bit[28]~I .output_async_reset = "none";
defparam \Arena_A_32bit[28]~I .output_power_up = "low";
defparam \Arena_A_32bit[28]~I .output_register_mode = "none";
defparam \Arena_A_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneii_lcell_comb \inst4|Arena_rData[28] (
// Equation(s):
// \inst4|Arena_rData [28] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [28])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [28])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [28]),
	.datac(\inst4|Arena_rData [28]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [28]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[28] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N4
cycloneii_lcell_comb \inst|Arena_Sum_32bit[28]~1 (
// Equation(s):
// \inst|Arena_Sum_32bit[28]~1_combout  = \inst6|Arena_rData [28] $ (\inst|Arena_Cout_32bit_vars[27]~49_combout  $ (\inst4|Arena_rData [28]))

	.dataa(\inst6|Arena_rData [28]),
	.datab(vcc),
	.datac(\inst|Arena_Cout_32bit_vars[27]~49_combout ),
	.datad(\inst4|Arena_rData [28]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[28]~1 .lut_mask = 16'hA55A;
defparam \inst|Arena_Sum_32bit[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N6
cycloneii_lcell_comb \inst6|Arena_rData[28] (
// Equation(s):
// \inst6|Arena_rData [28] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[28]~1_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [28]))

	.dataa(\inst6|Arena_rData [28]),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit[28]~1_combout ),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [28]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[28] .lut_mask = 16'hF0AA;
defparam \inst6|Arena_rData[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N14
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[28]~50 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[28]~50_combout  = (\inst6|Arena_rData [28] & \inst|Arena_Cout_32bit_vars[27]~49_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [28]),
	.datad(\inst|Arena_Cout_32bit_vars[27]~49_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[28]~50 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N12
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[28]~51 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[28]~51_combout  = (\inst4|Arena_rData [28] & ((\inst6|Arena_rData [28]) # (\inst|Arena_Cout_32bit_vars[27]~49_combout )))

	.dataa(\inst4|Arena_rData [28]),
	.datab(vcc),
	.datac(\inst6|Arena_rData [28]),
	.datad(\inst|Arena_Cout_32bit_vars[27]~49_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[28]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[28]~51 .lut_mask = 16'hAAA0;
defparam \inst|Arena_Cout_32bit_vars[28]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N10
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[29]~52 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[29]~52_combout  = (\inst6|Arena_rData [29] & ((\inst4|Arena_rData [29]) # ((\inst|Arena_Cout_32bit_vars[28]~50_combout ) # (\inst|Arena_Cout_32bit_vars[28]~51_combout )))) # (!\inst6|Arena_rData [29] & (\inst4|Arena_rData [29] 
// & ((\inst|Arena_Cout_32bit_vars[28]~50_combout ) # (\inst|Arena_Cout_32bit_vars[28]~51_combout ))))

	.dataa(\inst6|Arena_rData [29]),
	.datab(\inst4|Arena_rData [29]),
	.datac(\inst|Arena_Cout_32bit_vars[28]~50_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[28]~51_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[29]~52 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit_vars[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N0
cycloneii_lcell_comb \inst|Arena_Sum_32bit[30]~0 (
// Equation(s):
// \inst|Arena_Sum_32bit[30]~0_combout  = \inst6|Arena_rData [30] $ (\inst4|Arena_rData [30] $ (\inst|Arena_Cout_32bit_vars[29]~52_combout ))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [30]),
	.datac(\inst4|Arena_rData [30]),
	.datad(\inst|Arena_Cout_32bit_vars[29]~52_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[30]~0 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N30
cycloneii_lcell_comb \inst6|Arena_rData[30] (
// Equation(s):
// \inst6|Arena_rData [30] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit[30]~0_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [30]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [30]),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst|Arena_Sum_32bit[30]~0_combout ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [30]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[30] .lut_mask = 16'hFC0C;
defparam \inst6|Arena_rData[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N24
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[30]~53 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[30]~53_combout  = (\inst6|Arena_rData [30] & \inst|Arena_Cout_32bit_vars[29]~52_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst6|Arena_rData [30]),
	.datad(\inst|Arena_Cout_32bit_vars[29]~52_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[30]~53 .lut_mask = 16'hF000;
defparam \inst|Arena_Cout_32bit_vars[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N30
cycloneii_lcell_comb \inst|Arena_Cout_32bit_vars[30]~54 (
// Equation(s):
// \inst|Arena_Cout_32bit_vars[30]~54_combout  = (\inst4|Arena_rData [30] & ((\inst6|Arena_rData [30]) # (\inst|Arena_Cout_32bit_vars[29]~52_combout )))

	.dataa(\inst6|Arena_rData [30]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [30]),
	.datad(\inst|Arena_Cout_32bit_vars[29]~52_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit_vars[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit_vars[30]~54 .lut_mask = 16'hF0A0;
defparam \inst|Arena_Cout_32bit_vars[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N8
cycloneii_lcell_comb \inst|Arena_Sum_32bit[31] (
// Equation(s):
// \inst|Arena_Sum_32bit [31] = \inst4|Arena_rData [31] $ (\inst6|Arena_rData [31] $ (((\inst|Arena_Cout_32bit_vars[30]~53_combout ) # (\inst|Arena_Cout_32bit_vars[30]~54_combout ))))

	.dataa(\inst4|Arena_rData [31]),
	.datab(\inst6|Arena_rData [31]),
	.datac(\inst|Arena_Cout_32bit_vars[30]~53_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[30]~54_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [31]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[31] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N2
cycloneii_lcell_comb \inst6|Arena_rData[31] (
// Equation(s):
// \inst6|Arena_rData [31] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [31]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [31]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [31]),
	.datac(\inst|Arena_Sum_32bit [31]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [31]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[31] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N2
cycloneii_lcell_comb \inst|Arena_Cout_32bit~0 (
// Equation(s):
// \inst|Arena_Cout_32bit~0_combout  = (\inst4|Arena_rData [31] & ((\inst6|Arena_rData [31]) # ((\inst|Arena_Cout_32bit_vars[30]~54_combout ) # (\inst|Arena_Cout_32bit_vars[30]~53_combout )))) # (!\inst4|Arena_rData [31] & (\inst6|Arena_rData [31] & 
// ((\inst|Arena_Cout_32bit_vars[30]~54_combout ) # (\inst|Arena_Cout_32bit_vars[30]~53_combout ))))

	.dataa(\inst4|Arena_rData [31]),
	.datab(\inst6|Arena_rData [31]),
	.datac(\inst|Arena_Cout_32bit_vars[30]~54_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[30]~53_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Cout_32bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Cout_32bit~0 .lut_mask = 16'hEEE8;
defparam \inst|Arena_Cout_32bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N12
cycloneii_lcell_comb \inst5|Arena_data (
// Equation(s):
// \inst5|Arena_data~combout  = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Cout_32bit~0_combout ))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst5|Arena_data~combout ))

	.dataa(\inst5|Arena_data~combout ),
	.datab(vcc),
	.datac(\Arena_clk~clkctrl_outclk ),
	.datad(\inst|Arena_Cout_32bit~0_combout ),
	.cin(gnd),
	.combout(\inst5|Arena_data~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Arena_data .lut_mask = 16'hFA0A;
defparam \inst5|Arena_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[31]));
// synopsys translate_off
defparam \Arena_A_32bit[31]~I .input_async_reset = "none";
defparam \Arena_A_32bit[31]~I .input_power_up = "low";
defparam \Arena_A_32bit[31]~I .input_register_mode = "none";
defparam \Arena_A_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[31]~I .oe_power_up = "low";
defparam \Arena_A_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[31]~I .operation_mode = "input";
defparam \Arena_A_32bit[31]~I .output_async_reset = "none";
defparam \Arena_A_32bit[31]~I .output_power_up = "low";
defparam \Arena_A_32bit[31]~I .output_register_mode = "none";
defparam \Arena_A_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneii_lcell_comb \inst4|Arena_rData[31] (
// Equation(s):
// \inst4|Arena_rData [31] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [31]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [31]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [31]),
	.datac(\Arena_A_32bit~combout [31]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [31]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[31] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[25]));
// synopsys translate_off
defparam \Arena_A_32bit[25]~I .input_async_reset = "none";
defparam \Arena_A_32bit[25]~I .input_power_up = "low";
defparam \Arena_A_32bit[25]~I .input_register_mode = "none";
defparam \Arena_A_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[25]~I .oe_power_up = "low";
defparam \Arena_A_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[25]~I .operation_mode = "input";
defparam \Arena_A_32bit[25]~I .output_async_reset = "none";
defparam \Arena_A_32bit[25]~I .output_power_up = "low";
defparam \Arena_A_32bit[25]~I .output_register_mode = "none";
defparam \Arena_A_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N16
cycloneii_lcell_comb \inst4|Arena_rData[25] (
// Equation(s):
// \inst4|Arena_rData [25] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [25])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [25])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [25]),
	.datac(\inst4|Arena_rData [25]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [25]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[25] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[23]));
// synopsys translate_off
defparam \Arena_A_32bit[23]~I .input_async_reset = "none";
defparam \Arena_A_32bit[23]~I .input_power_up = "low";
defparam \Arena_A_32bit[23]~I .input_register_mode = "none";
defparam \Arena_A_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[23]~I .oe_power_up = "low";
defparam \Arena_A_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[23]~I .operation_mode = "input";
defparam \Arena_A_32bit[23]~I .output_async_reset = "none";
defparam \Arena_A_32bit[23]~I .output_power_up = "low";
defparam \Arena_A_32bit[23]~I .output_register_mode = "none";
defparam \Arena_A_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y33_N28
cycloneii_lcell_comb \inst4|Arena_rData[23] (
// Equation(s):
// \inst4|Arena_rData [23] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [23]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [23]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [23]),
	.datac(\Arena_A_32bit~combout [23]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [23]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[23] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[21]));
// synopsys translate_off
defparam \Arena_A_32bit[21]~I .input_async_reset = "none";
defparam \Arena_A_32bit[21]~I .input_power_up = "low";
defparam \Arena_A_32bit[21]~I .input_register_mode = "none";
defparam \Arena_A_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[21]~I .oe_power_up = "low";
defparam \Arena_A_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[21]~I .operation_mode = "input";
defparam \Arena_A_32bit[21]~I .output_async_reset = "none";
defparam \Arena_A_32bit[21]~I .output_power_up = "low";
defparam \Arena_A_32bit[21]~I .output_register_mode = "none";
defparam \Arena_A_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N24
cycloneii_lcell_comb \inst4|Arena_rData[21] (
// Equation(s):
// \inst4|Arena_rData [21] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [21])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [21])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [21]),
	.datac(\inst4|Arena_rData [21]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [21]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[21] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[19]));
// synopsys translate_off
defparam \Arena_A_32bit[19]~I .input_async_reset = "none";
defparam \Arena_A_32bit[19]~I .input_power_up = "low";
defparam \Arena_A_32bit[19]~I .input_register_mode = "none";
defparam \Arena_A_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[19]~I .oe_power_up = "low";
defparam \Arena_A_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[19]~I .operation_mode = "input";
defparam \Arena_A_32bit[19]~I .output_async_reset = "none";
defparam \Arena_A_32bit[19]~I .output_power_up = "low";
defparam \Arena_A_32bit[19]~I .output_register_mode = "none";
defparam \Arena_A_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N14
cycloneii_lcell_comb \inst4|Arena_rData[19] (
// Equation(s):
// \inst4|Arena_rData [19] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [19])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [19])))

	.dataa(\Arena_A_32bit~combout [19]),
	.datab(vcc),
	.datac(\inst4|Arena_rData [19]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [19]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[19] .lut_mask = 16'hAAF0;
defparam \inst4|Arena_rData[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[17]));
// synopsys translate_off
defparam \Arena_A_32bit[17]~I .input_async_reset = "none";
defparam \Arena_A_32bit[17]~I .input_power_up = "low";
defparam \Arena_A_32bit[17]~I .input_register_mode = "none";
defparam \Arena_A_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[17]~I .oe_power_up = "low";
defparam \Arena_A_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[17]~I .operation_mode = "input";
defparam \Arena_A_32bit[17]~I .output_async_reset = "none";
defparam \Arena_A_32bit[17]~I .output_power_up = "low";
defparam \Arena_A_32bit[17]~I .output_register_mode = "none";
defparam \Arena_A_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N26
cycloneii_lcell_comb \inst4|Arena_rData[17] (
// Equation(s):
// \inst4|Arena_rData [17] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\Arena_A_32bit~combout [17]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst4|Arena_rData [17]))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [17]),
	.datac(\Arena_A_32bit~combout [17]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [17]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[17] .lut_mask = 16'hF0CC;
defparam \inst4|Arena_rData[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[8]));
// synopsys translate_off
defparam \Arena_A_32bit[8]~I .input_async_reset = "none";
defparam \Arena_A_32bit[8]~I .input_power_up = "low";
defparam \Arena_A_32bit[8]~I .input_register_mode = "none";
defparam \Arena_A_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[8]~I .oe_power_up = "low";
defparam \Arena_A_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[8]~I .operation_mode = "input";
defparam \Arena_A_32bit[8]~I .output_async_reset = "none";
defparam \Arena_A_32bit[8]~I .output_power_up = "low";
defparam \Arena_A_32bit[8]~I .output_register_mode = "none";
defparam \Arena_A_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y30_N24
cycloneii_lcell_comb \inst4|Arena_rData[8] (
// Equation(s):
// \inst4|Arena_rData [8] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [8])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [8])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [8]),
	.datac(\inst4|Arena_rData [8]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [8]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[8] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_A_32bit[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_A_32bit~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_A_32bit[1]));
// synopsys translate_off
defparam \Arena_A_32bit[1]~I .input_async_reset = "none";
defparam \Arena_A_32bit[1]~I .input_power_up = "low";
defparam \Arena_A_32bit[1]~I .input_register_mode = "none";
defparam \Arena_A_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_A_32bit[1]~I .oe_power_up = "low";
defparam \Arena_A_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_A_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_A_32bit[1]~I .operation_mode = "input";
defparam \Arena_A_32bit[1]~I .output_async_reset = "none";
defparam \Arena_A_32bit[1]~I .output_power_up = "low";
defparam \Arena_A_32bit[1]~I .output_register_mode = "none";
defparam \Arena_A_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N16
cycloneii_lcell_comb \inst4|Arena_rData[1] (
// Equation(s):
// \inst4|Arena_rData [1] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\Arena_A_32bit~combout [1])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst4|Arena_rData [1])))

	.dataa(vcc),
	.datab(\Arena_A_32bit~combout [1]),
	.datac(\inst4|Arena_rData [1]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|Arena_rData [1]),
	.cout());
// synopsys translate_off
defparam \inst4|Arena_rData[1] .lut_mask = 16'hCCF0;
defparam \inst4|Arena_rData[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N18
cycloneii_lcell_comb \inst|Arena_Sum_32bit[29] (
// Equation(s):
// \inst|Arena_Sum_32bit [29] = \inst6|Arena_rData [29] $ (\inst4|Arena_rData [29] $ (((\inst|Arena_Cout_32bit_vars[28]~50_combout ) # (\inst|Arena_Cout_32bit_vars[28]~51_combout ))))

	.dataa(\inst6|Arena_rData [29]),
	.datab(\inst4|Arena_rData [29]),
	.datac(\inst|Arena_Cout_32bit_vars[28]~50_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[28]~51_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [29]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[29] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N24
cycloneii_lcell_comb \inst6|Arena_rData[29] (
// Equation(s):
// \inst6|Arena_rData [29] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [29])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [29])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [29]),
	.datac(\inst6|Arena_rData [29]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [29]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[29] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit[27] (
// Equation(s):
// \inst|Arena_Sum_32bit [27] = \inst6|Arena_rData [27] $ (\inst4|Arena_rData [27] $ (((\inst|Arena_Cout_32bit_vars[26]~48_combout ) # (\inst|Arena_Cout_32bit_vars[26]~47_combout ))))

	.dataa(\inst6|Arena_rData [27]),
	.datab(\inst4|Arena_rData [27]),
	.datac(\inst|Arena_Cout_32bit_vars[26]~48_combout ),
	.datad(\inst|Arena_Cout_32bit_vars[26]~47_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [27]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[27] .lut_mask = 16'h9996;
defparam \inst|Arena_Sum_32bit[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N16
cycloneii_lcell_comb \inst6|Arena_rData[27] (
// Equation(s):
// \inst6|Arena_rData [27] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [27])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [27])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit [27]),
	.datac(\inst6|Arena_rData [27]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [27]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[27] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N22
cycloneii_lcell_comb \inst|Arena_Sum_32bit[22]~4 (
// Equation(s):
// \inst|Arena_Sum_32bit[22]~4_combout  = \inst6|Arena_rData [22] $ (\inst4|Arena_rData [22] $ (\inst|Arena_Cout_32bit_vars[21]~40_combout ))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [22]),
	.datac(\inst4|Arena_rData [22]),
	.datad(\inst|Arena_Cout_32bit_vars[21]~40_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[22]~4 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N8
cycloneii_lcell_comb \inst6|Arena_rData[22] (
// Equation(s):
// \inst6|Arena_rData [22] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit[22]~4_combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [22])))

	.dataa(vcc),
	.datab(\inst|Arena_Sum_32bit[22]~4_combout ),
	.datac(\inst6|Arena_rData [22]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [22]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[22] .lut_mask = 16'hCCF0;
defparam \inst6|Arena_rData[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N12
cycloneii_lcell_comb \inst|Arena_Sum_32bit[20]~5 (
// Equation(s):
// \inst|Arena_Sum_32bit[20]~5_combout  = \inst4|Arena_rData [20] $ (\inst6|Arena_rData [20] $ (\inst|Arena_Cout_32bit_vars[19]~37_combout ))

	.dataa(vcc),
	.datab(\inst4|Arena_rData [20]),
	.datac(\inst6|Arena_rData [20]),
	.datad(\inst|Arena_Cout_32bit_vars[19]~37_combout ),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[20]~5 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y30_N14
cycloneii_lcell_comb \inst6|Arena_rData[20] (
// Equation(s):
// \inst6|Arena_rData [20] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit[20]~5_combout )) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [20])))

	.dataa(\inst|Arena_Sum_32bit[20]~5_combout ),
	.datab(vcc),
	.datac(\inst6|Arena_rData [20]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [20]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[20] .lut_mask = 16'hAAF0;
defparam \inst6|Arena_rData[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[15] (
// Equation(s):
// \inst|Arena_Sum_32bit [15] = \inst4|Arena_rData [15] $ (\inst6|Arena_rData [15] $ (((\inst|Arena_Cout_32bit_vars[14]~29_combout ) # (\inst|Arena_Cout_32bit_vars[14]~30_combout ))))

	.dataa(\inst4|Arena_rData [15]),
	.datab(\inst|Arena_Cout_32bit_vars[14]~29_combout ),
	.datac(\inst|Arena_Cout_32bit_vars[14]~30_combout ),
	.datad(\inst6|Arena_rData [15]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [15]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[15] .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y30_N2
cycloneii_lcell_comb \inst6|Arena_rData[15] (
// Equation(s):
// \inst6|Arena_rData [15] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [15]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [15]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [15]),
	.datac(\inst|Arena_Sum_32bit [15]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [15]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[15] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[7] (
// Equation(s):
// \inst|Arena_Sum_32bit [7] = \inst6|Arena_rData [7] $ (\inst4|Arena_rData [7] $ (((\inst|Arena_Cout_32bit_vars[6]~18_combout ) # (\inst|Arena_Cout_32bit_vars[6]~17_combout ))))

	.dataa(\inst6|Arena_rData [7]),
	.datab(\inst|Arena_Cout_32bit_vars[6]~18_combout ),
	.datac(\inst|Arena_Cout_32bit_vars[6]~17_combout ),
	.datad(\inst4|Arena_rData [7]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [7]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[7] .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y30_N16
cycloneii_lcell_comb \inst6|Arena_rData[7] (
// Equation(s):
// \inst6|Arena_rData [7] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst|Arena_Sum_32bit [7])) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst6|Arena_rData [7])))

	.dataa(\inst|Arena_Sum_32bit [7]),
	.datab(vcc),
	.datac(\inst6|Arena_rData [7]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [7]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[7] .lut_mask = 16'hAAF0;
defparam \inst6|Arena_rData[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[5] (
// Equation(s):
// \inst|Arena_Sum_32bit [5] = \inst6|Arena_rData [5] $ (\inst4|Arena_rData [5] $ (((\inst|Arena_Cout_32bit_vars[4]~15_combout ) # (\inst|Arena_Cout_32bit_vars[4]~13_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars[4]~15_combout ),
	.datab(\inst6|Arena_rData [5]),
	.datac(\inst|Arena_Cout_32bit_vars[4]~13_combout ),
	.datad(\inst4|Arena_rData [5]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [5]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[5] .lut_mask = 16'hC936;
defparam \inst|Arena_Sum_32bit[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y30_N14
cycloneii_lcell_comb \inst6|Arena_rData[5] (
// Equation(s):
// \inst6|Arena_rData [5] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [5]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [5]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [5]),
	.datac(\inst|Arena_Sum_32bit [5]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [5]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[5] .lut_mask = 16'hF0CC;
defparam \inst6|Arena_rData[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit[3] (
// Equation(s):
// \inst|Arena_Sum_32bit [3] = \inst6|Arena_rData [3] $ (\inst4|Arena_rData [3] $ (((\inst|Arena_Cout_32bit_vars[2]~12_combout ) # (\inst|Arena_Cout_32bit_vars[2]~11_combout ))))

	.dataa(\inst6|Arena_rData [3]),
	.datab(\inst|Arena_Cout_32bit_vars[2]~12_combout ),
	.datac(\inst|Arena_Cout_32bit_vars[2]~11_combout ),
	.datad(\inst4|Arena_rData [3]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [3]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[3] .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N12
cycloneii_lcell_comb \inst6|Arena_rData[3] (
// Equation(s):
// \inst6|Arena_rData [3] = (GLOBAL(\Arena_clk~clkctrl_outclk ) & ((\inst|Arena_Sum_32bit [3]))) # (!GLOBAL(\Arena_clk~clkctrl_outclk ) & (\inst6|Arena_rData [3]))

	.dataa(\inst6|Arena_rData [3]),
	.datab(vcc),
	.datac(\inst|Arena_Sum_32bit [3]),
	.datad(\Arena_clk~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|Arena_rData [3]),
	.cout());
// synopsys translate_off
defparam \inst6|Arena_rData[3] .lut_mask = 16'hF0AA;
defparam \inst6|Arena_rData[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N24
cycloneii_lcell_comb \inst|Arena_Sum_32bit[17] (
// Equation(s):
// \inst|Arena_Sum_32bit [17] = \inst6|Arena_rData [17] $ (\inst4|Arena_rData [17] $ (((\inst|Arena_Cout_32bit_vars[16]~32_combout ) # (\inst|Arena_Cout_32bit_vars[16]~33_combout ))))

	.dataa(\inst6|Arena_rData [17]),
	.datab(\inst|Arena_Cout_32bit_vars[16]~32_combout ),
	.datac(\inst|Arena_Cout_32bit_vars[16]~33_combout ),
	.datad(\inst4|Arena_rData [17]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [17]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[17] .lut_mask = 16'hA956;
defparam \inst|Arena_Sum_32bit[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N24
cycloneii_lcell_comb \inst|Arena_Sum_32bit[2]~14 (
// Equation(s):
// \inst|Arena_Sum_32bit[2]~14_combout  = \inst|Arena_Cout_32bit_vars[1]~10_combout  $ (\inst6|Arena_rData [2] $ (\inst4|Arena_rData [2]))

	.dataa(\inst|Arena_Cout_32bit_vars[1]~10_combout ),
	.datab(\inst6|Arena_rData [2]),
	.datac(vcc),
	.datad(\inst4|Arena_rData [2]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[2]~14 .lut_mask = 16'h9966;
defparam \inst|Arena_Sum_32bit[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N26
cycloneii_lcell_comb \inst|Arena_Sum_32bit[1] (
// Equation(s):
// \inst|Arena_Sum_32bit [1] = \inst6|Arena_rData [1] $ (\inst4|Arena_rData [1] $ (((\inst|Arena_Cout_32bit_vars[0]~8_combout ) # (\inst|Arena_Cout_32bit_vars[0]~9_combout ))))

	.dataa(\inst|Arena_Cout_32bit_vars[0]~8_combout ),
	.datab(\inst|Arena_Cout_32bit_vars[0]~9_combout ),
	.datac(\inst6|Arena_rData [1]),
	.datad(\inst4|Arena_rData [1]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit [1]),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[1] .lut_mask = 16'hE11E;
defparam \inst|Arena_Sum_32bit[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_Cin_32bit~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Arena_Cin_32bit~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cin_32bit));
// synopsys translate_off
defparam \Arena_Cin_32bit~I .input_async_reset = "none";
defparam \Arena_Cin_32bit~I .input_power_up = "low";
defparam \Arena_Cin_32bit~I .input_register_mode = "none";
defparam \Arena_Cin_32bit~I .input_sync_reset = "none";
defparam \Arena_Cin_32bit~I .oe_async_reset = "none";
defparam \Arena_Cin_32bit~I .oe_power_up = "low";
defparam \Arena_Cin_32bit~I .oe_register_mode = "none";
defparam \Arena_Cin_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cin_32bit~I .operation_mode = "input";
defparam \Arena_Cin_32bit~I .output_async_reset = "none";
defparam \Arena_Cin_32bit~I .output_power_up = "low";
defparam \Arena_Cin_32bit~I .output_register_mode = "none";
defparam \Arena_Cin_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y30_N20
cycloneii_lcell_comb \inst|Arena_Sum_32bit[0]~15 (
// Equation(s):
// \inst|Arena_Sum_32bit[0]~15_combout  = \inst6|Arena_rData [0] $ (\Arena_Cin_32bit~combout  $ (\inst4|Arena_rData [0]))

	.dataa(vcc),
	.datab(\inst6|Arena_rData [0]),
	.datac(\Arena_Cin_32bit~combout ),
	.datad(\inst4|Arena_rData [0]),
	.cin(gnd),
	.combout(\inst|Arena_Sum_32bit[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Arena_Sum_32bit[0]~15 .lut_mask = 16'hC33C;
defparam \inst|Arena_Sum_32bit[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Cout_32bit~I (
	.datain(\inst5|Arena_data~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Cout_32bit));
// synopsys translate_off
defparam \Arena_Cout_32bit~I .input_async_reset = "none";
defparam \Arena_Cout_32bit~I .input_power_up = "low";
defparam \Arena_Cout_32bit~I .input_register_mode = "none";
defparam \Arena_Cout_32bit~I .input_sync_reset = "none";
defparam \Arena_Cout_32bit~I .oe_async_reset = "none";
defparam \Arena_Cout_32bit~I .oe_power_up = "low";
defparam \Arena_Cout_32bit~I .oe_register_mode = "none";
defparam \Arena_Cout_32bit~I .oe_sync_reset = "none";
defparam \Arena_Cout_32bit~I .operation_mode = "output";
defparam \Arena_Cout_32bit~I .output_async_reset = "none";
defparam \Arena_Cout_32bit~I .output_power_up = "low";
defparam \Arena_Cout_32bit~I .output_register_mode = "none";
defparam \Arena_Cout_32bit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[31]~I (
	.datain(\inst4|Arena_rData [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[31]));
// synopsys translate_off
defparam \Arena_Q[31]~I .input_async_reset = "none";
defparam \Arena_Q[31]~I .input_power_up = "low";
defparam \Arena_Q[31]~I .input_register_mode = "none";
defparam \Arena_Q[31]~I .input_sync_reset = "none";
defparam \Arena_Q[31]~I .oe_async_reset = "none";
defparam \Arena_Q[31]~I .oe_power_up = "low";
defparam \Arena_Q[31]~I .oe_register_mode = "none";
defparam \Arena_Q[31]~I .oe_sync_reset = "none";
defparam \Arena_Q[31]~I .operation_mode = "output";
defparam \Arena_Q[31]~I .output_async_reset = "none";
defparam \Arena_Q[31]~I .output_power_up = "low";
defparam \Arena_Q[31]~I .output_register_mode = "none";
defparam \Arena_Q[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[30]~I (
	.datain(\inst4|Arena_rData [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[30]));
// synopsys translate_off
defparam \Arena_Q[30]~I .input_async_reset = "none";
defparam \Arena_Q[30]~I .input_power_up = "low";
defparam \Arena_Q[30]~I .input_register_mode = "none";
defparam \Arena_Q[30]~I .input_sync_reset = "none";
defparam \Arena_Q[30]~I .oe_async_reset = "none";
defparam \Arena_Q[30]~I .oe_power_up = "low";
defparam \Arena_Q[30]~I .oe_register_mode = "none";
defparam \Arena_Q[30]~I .oe_sync_reset = "none";
defparam \Arena_Q[30]~I .operation_mode = "output";
defparam \Arena_Q[30]~I .output_async_reset = "none";
defparam \Arena_Q[30]~I .output_power_up = "low";
defparam \Arena_Q[30]~I .output_register_mode = "none";
defparam \Arena_Q[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[29]~I (
	.datain(\inst4|Arena_rData [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[29]));
// synopsys translate_off
defparam \Arena_Q[29]~I .input_async_reset = "none";
defparam \Arena_Q[29]~I .input_power_up = "low";
defparam \Arena_Q[29]~I .input_register_mode = "none";
defparam \Arena_Q[29]~I .input_sync_reset = "none";
defparam \Arena_Q[29]~I .oe_async_reset = "none";
defparam \Arena_Q[29]~I .oe_power_up = "low";
defparam \Arena_Q[29]~I .oe_register_mode = "none";
defparam \Arena_Q[29]~I .oe_sync_reset = "none";
defparam \Arena_Q[29]~I .operation_mode = "output";
defparam \Arena_Q[29]~I .output_async_reset = "none";
defparam \Arena_Q[29]~I .output_power_up = "low";
defparam \Arena_Q[29]~I .output_register_mode = "none";
defparam \Arena_Q[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[28]~I (
	.datain(\inst4|Arena_rData [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[28]));
// synopsys translate_off
defparam \Arena_Q[28]~I .input_async_reset = "none";
defparam \Arena_Q[28]~I .input_power_up = "low";
defparam \Arena_Q[28]~I .input_register_mode = "none";
defparam \Arena_Q[28]~I .input_sync_reset = "none";
defparam \Arena_Q[28]~I .oe_async_reset = "none";
defparam \Arena_Q[28]~I .oe_power_up = "low";
defparam \Arena_Q[28]~I .oe_register_mode = "none";
defparam \Arena_Q[28]~I .oe_sync_reset = "none";
defparam \Arena_Q[28]~I .operation_mode = "output";
defparam \Arena_Q[28]~I .output_async_reset = "none";
defparam \Arena_Q[28]~I .output_power_up = "low";
defparam \Arena_Q[28]~I .output_register_mode = "none";
defparam \Arena_Q[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[27]~I (
	.datain(\inst4|Arena_rData [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[27]));
// synopsys translate_off
defparam \Arena_Q[27]~I .input_async_reset = "none";
defparam \Arena_Q[27]~I .input_power_up = "low";
defparam \Arena_Q[27]~I .input_register_mode = "none";
defparam \Arena_Q[27]~I .input_sync_reset = "none";
defparam \Arena_Q[27]~I .oe_async_reset = "none";
defparam \Arena_Q[27]~I .oe_power_up = "low";
defparam \Arena_Q[27]~I .oe_register_mode = "none";
defparam \Arena_Q[27]~I .oe_sync_reset = "none";
defparam \Arena_Q[27]~I .operation_mode = "output";
defparam \Arena_Q[27]~I .output_async_reset = "none";
defparam \Arena_Q[27]~I .output_power_up = "low";
defparam \Arena_Q[27]~I .output_register_mode = "none";
defparam \Arena_Q[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[26]~I (
	.datain(\inst4|Arena_rData [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[26]));
// synopsys translate_off
defparam \Arena_Q[26]~I .input_async_reset = "none";
defparam \Arena_Q[26]~I .input_power_up = "low";
defparam \Arena_Q[26]~I .input_register_mode = "none";
defparam \Arena_Q[26]~I .input_sync_reset = "none";
defparam \Arena_Q[26]~I .oe_async_reset = "none";
defparam \Arena_Q[26]~I .oe_power_up = "low";
defparam \Arena_Q[26]~I .oe_register_mode = "none";
defparam \Arena_Q[26]~I .oe_sync_reset = "none";
defparam \Arena_Q[26]~I .operation_mode = "output";
defparam \Arena_Q[26]~I .output_async_reset = "none";
defparam \Arena_Q[26]~I .output_power_up = "low";
defparam \Arena_Q[26]~I .output_register_mode = "none";
defparam \Arena_Q[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[25]~I (
	.datain(\inst4|Arena_rData [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[25]));
// synopsys translate_off
defparam \Arena_Q[25]~I .input_async_reset = "none";
defparam \Arena_Q[25]~I .input_power_up = "low";
defparam \Arena_Q[25]~I .input_register_mode = "none";
defparam \Arena_Q[25]~I .input_sync_reset = "none";
defparam \Arena_Q[25]~I .oe_async_reset = "none";
defparam \Arena_Q[25]~I .oe_power_up = "low";
defparam \Arena_Q[25]~I .oe_register_mode = "none";
defparam \Arena_Q[25]~I .oe_sync_reset = "none";
defparam \Arena_Q[25]~I .operation_mode = "output";
defparam \Arena_Q[25]~I .output_async_reset = "none";
defparam \Arena_Q[25]~I .output_power_up = "low";
defparam \Arena_Q[25]~I .output_register_mode = "none";
defparam \Arena_Q[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[24]~I (
	.datain(\inst4|Arena_rData [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[24]));
// synopsys translate_off
defparam \Arena_Q[24]~I .input_async_reset = "none";
defparam \Arena_Q[24]~I .input_power_up = "low";
defparam \Arena_Q[24]~I .input_register_mode = "none";
defparam \Arena_Q[24]~I .input_sync_reset = "none";
defparam \Arena_Q[24]~I .oe_async_reset = "none";
defparam \Arena_Q[24]~I .oe_power_up = "low";
defparam \Arena_Q[24]~I .oe_register_mode = "none";
defparam \Arena_Q[24]~I .oe_sync_reset = "none";
defparam \Arena_Q[24]~I .operation_mode = "output";
defparam \Arena_Q[24]~I .output_async_reset = "none";
defparam \Arena_Q[24]~I .output_power_up = "low";
defparam \Arena_Q[24]~I .output_register_mode = "none";
defparam \Arena_Q[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[23]~I (
	.datain(\inst4|Arena_rData [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[23]));
// synopsys translate_off
defparam \Arena_Q[23]~I .input_async_reset = "none";
defparam \Arena_Q[23]~I .input_power_up = "low";
defparam \Arena_Q[23]~I .input_register_mode = "none";
defparam \Arena_Q[23]~I .input_sync_reset = "none";
defparam \Arena_Q[23]~I .oe_async_reset = "none";
defparam \Arena_Q[23]~I .oe_power_up = "low";
defparam \Arena_Q[23]~I .oe_register_mode = "none";
defparam \Arena_Q[23]~I .oe_sync_reset = "none";
defparam \Arena_Q[23]~I .operation_mode = "output";
defparam \Arena_Q[23]~I .output_async_reset = "none";
defparam \Arena_Q[23]~I .output_power_up = "low";
defparam \Arena_Q[23]~I .output_register_mode = "none";
defparam \Arena_Q[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[22]~I (
	.datain(\inst4|Arena_rData [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[22]));
// synopsys translate_off
defparam \Arena_Q[22]~I .input_async_reset = "none";
defparam \Arena_Q[22]~I .input_power_up = "low";
defparam \Arena_Q[22]~I .input_register_mode = "none";
defparam \Arena_Q[22]~I .input_sync_reset = "none";
defparam \Arena_Q[22]~I .oe_async_reset = "none";
defparam \Arena_Q[22]~I .oe_power_up = "low";
defparam \Arena_Q[22]~I .oe_register_mode = "none";
defparam \Arena_Q[22]~I .oe_sync_reset = "none";
defparam \Arena_Q[22]~I .operation_mode = "output";
defparam \Arena_Q[22]~I .output_async_reset = "none";
defparam \Arena_Q[22]~I .output_power_up = "low";
defparam \Arena_Q[22]~I .output_register_mode = "none";
defparam \Arena_Q[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[21]~I (
	.datain(\inst4|Arena_rData [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[21]));
// synopsys translate_off
defparam \Arena_Q[21]~I .input_async_reset = "none";
defparam \Arena_Q[21]~I .input_power_up = "low";
defparam \Arena_Q[21]~I .input_register_mode = "none";
defparam \Arena_Q[21]~I .input_sync_reset = "none";
defparam \Arena_Q[21]~I .oe_async_reset = "none";
defparam \Arena_Q[21]~I .oe_power_up = "low";
defparam \Arena_Q[21]~I .oe_register_mode = "none";
defparam \Arena_Q[21]~I .oe_sync_reset = "none";
defparam \Arena_Q[21]~I .operation_mode = "output";
defparam \Arena_Q[21]~I .output_async_reset = "none";
defparam \Arena_Q[21]~I .output_power_up = "low";
defparam \Arena_Q[21]~I .output_register_mode = "none";
defparam \Arena_Q[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[20]~I (
	.datain(\inst4|Arena_rData [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[20]));
// synopsys translate_off
defparam \Arena_Q[20]~I .input_async_reset = "none";
defparam \Arena_Q[20]~I .input_power_up = "low";
defparam \Arena_Q[20]~I .input_register_mode = "none";
defparam \Arena_Q[20]~I .input_sync_reset = "none";
defparam \Arena_Q[20]~I .oe_async_reset = "none";
defparam \Arena_Q[20]~I .oe_power_up = "low";
defparam \Arena_Q[20]~I .oe_register_mode = "none";
defparam \Arena_Q[20]~I .oe_sync_reset = "none";
defparam \Arena_Q[20]~I .operation_mode = "output";
defparam \Arena_Q[20]~I .output_async_reset = "none";
defparam \Arena_Q[20]~I .output_power_up = "low";
defparam \Arena_Q[20]~I .output_register_mode = "none";
defparam \Arena_Q[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[19]~I (
	.datain(\inst4|Arena_rData [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[19]));
// synopsys translate_off
defparam \Arena_Q[19]~I .input_async_reset = "none";
defparam \Arena_Q[19]~I .input_power_up = "low";
defparam \Arena_Q[19]~I .input_register_mode = "none";
defparam \Arena_Q[19]~I .input_sync_reset = "none";
defparam \Arena_Q[19]~I .oe_async_reset = "none";
defparam \Arena_Q[19]~I .oe_power_up = "low";
defparam \Arena_Q[19]~I .oe_register_mode = "none";
defparam \Arena_Q[19]~I .oe_sync_reset = "none";
defparam \Arena_Q[19]~I .operation_mode = "output";
defparam \Arena_Q[19]~I .output_async_reset = "none";
defparam \Arena_Q[19]~I .output_power_up = "low";
defparam \Arena_Q[19]~I .output_register_mode = "none";
defparam \Arena_Q[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[18]~I (
	.datain(\inst4|Arena_rData [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[18]));
// synopsys translate_off
defparam \Arena_Q[18]~I .input_async_reset = "none";
defparam \Arena_Q[18]~I .input_power_up = "low";
defparam \Arena_Q[18]~I .input_register_mode = "none";
defparam \Arena_Q[18]~I .input_sync_reset = "none";
defparam \Arena_Q[18]~I .oe_async_reset = "none";
defparam \Arena_Q[18]~I .oe_power_up = "low";
defparam \Arena_Q[18]~I .oe_register_mode = "none";
defparam \Arena_Q[18]~I .oe_sync_reset = "none";
defparam \Arena_Q[18]~I .operation_mode = "output";
defparam \Arena_Q[18]~I .output_async_reset = "none";
defparam \Arena_Q[18]~I .output_power_up = "low";
defparam \Arena_Q[18]~I .output_register_mode = "none";
defparam \Arena_Q[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[17]~I (
	.datain(\inst4|Arena_rData [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[17]));
// synopsys translate_off
defparam \Arena_Q[17]~I .input_async_reset = "none";
defparam \Arena_Q[17]~I .input_power_up = "low";
defparam \Arena_Q[17]~I .input_register_mode = "none";
defparam \Arena_Q[17]~I .input_sync_reset = "none";
defparam \Arena_Q[17]~I .oe_async_reset = "none";
defparam \Arena_Q[17]~I .oe_power_up = "low";
defparam \Arena_Q[17]~I .oe_register_mode = "none";
defparam \Arena_Q[17]~I .oe_sync_reset = "none";
defparam \Arena_Q[17]~I .operation_mode = "output";
defparam \Arena_Q[17]~I .output_async_reset = "none";
defparam \Arena_Q[17]~I .output_power_up = "low";
defparam \Arena_Q[17]~I .output_register_mode = "none";
defparam \Arena_Q[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[16]~I (
	.datain(\inst4|Arena_rData [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[16]));
// synopsys translate_off
defparam \Arena_Q[16]~I .input_async_reset = "none";
defparam \Arena_Q[16]~I .input_power_up = "low";
defparam \Arena_Q[16]~I .input_register_mode = "none";
defparam \Arena_Q[16]~I .input_sync_reset = "none";
defparam \Arena_Q[16]~I .oe_async_reset = "none";
defparam \Arena_Q[16]~I .oe_power_up = "low";
defparam \Arena_Q[16]~I .oe_register_mode = "none";
defparam \Arena_Q[16]~I .oe_sync_reset = "none";
defparam \Arena_Q[16]~I .operation_mode = "output";
defparam \Arena_Q[16]~I .output_async_reset = "none";
defparam \Arena_Q[16]~I .output_power_up = "low";
defparam \Arena_Q[16]~I .output_register_mode = "none";
defparam \Arena_Q[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[15]~I (
	.datain(\inst4|Arena_rData [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[15]));
// synopsys translate_off
defparam \Arena_Q[15]~I .input_async_reset = "none";
defparam \Arena_Q[15]~I .input_power_up = "low";
defparam \Arena_Q[15]~I .input_register_mode = "none";
defparam \Arena_Q[15]~I .input_sync_reset = "none";
defparam \Arena_Q[15]~I .oe_async_reset = "none";
defparam \Arena_Q[15]~I .oe_power_up = "low";
defparam \Arena_Q[15]~I .oe_register_mode = "none";
defparam \Arena_Q[15]~I .oe_sync_reset = "none";
defparam \Arena_Q[15]~I .operation_mode = "output";
defparam \Arena_Q[15]~I .output_async_reset = "none";
defparam \Arena_Q[15]~I .output_power_up = "low";
defparam \Arena_Q[15]~I .output_register_mode = "none";
defparam \Arena_Q[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[14]~I (
	.datain(\inst4|Arena_rData [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[14]));
// synopsys translate_off
defparam \Arena_Q[14]~I .input_async_reset = "none";
defparam \Arena_Q[14]~I .input_power_up = "low";
defparam \Arena_Q[14]~I .input_register_mode = "none";
defparam \Arena_Q[14]~I .input_sync_reset = "none";
defparam \Arena_Q[14]~I .oe_async_reset = "none";
defparam \Arena_Q[14]~I .oe_power_up = "low";
defparam \Arena_Q[14]~I .oe_register_mode = "none";
defparam \Arena_Q[14]~I .oe_sync_reset = "none";
defparam \Arena_Q[14]~I .operation_mode = "output";
defparam \Arena_Q[14]~I .output_async_reset = "none";
defparam \Arena_Q[14]~I .output_power_up = "low";
defparam \Arena_Q[14]~I .output_register_mode = "none";
defparam \Arena_Q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[13]~I (
	.datain(\inst4|Arena_rData [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[13]));
// synopsys translate_off
defparam \Arena_Q[13]~I .input_async_reset = "none";
defparam \Arena_Q[13]~I .input_power_up = "low";
defparam \Arena_Q[13]~I .input_register_mode = "none";
defparam \Arena_Q[13]~I .input_sync_reset = "none";
defparam \Arena_Q[13]~I .oe_async_reset = "none";
defparam \Arena_Q[13]~I .oe_power_up = "low";
defparam \Arena_Q[13]~I .oe_register_mode = "none";
defparam \Arena_Q[13]~I .oe_sync_reset = "none";
defparam \Arena_Q[13]~I .operation_mode = "output";
defparam \Arena_Q[13]~I .output_async_reset = "none";
defparam \Arena_Q[13]~I .output_power_up = "low";
defparam \Arena_Q[13]~I .output_register_mode = "none";
defparam \Arena_Q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[12]~I (
	.datain(\inst4|Arena_rData [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[12]));
// synopsys translate_off
defparam \Arena_Q[12]~I .input_async_reset = "none";
defparam \Arena_Q[12]~I .input_power_up = "low";
defparam \Arena_Q[12]~I .input_register_mode = "none";
defparam \Arena_Q[12]~I .input_sync_reset = "none";
defparam \Arena_Q[12]~I .oe_async_reset = "none";
defparam \Arena_Q[12]~I .oe_power_up = "low";
defparam \Arena_Q[12]~I .oe_register_mode = "none";
defparam \Arena_Q[12]~I .oe_sync_reset = "none";
defparam \Arena_Q[12]~I .operation_mode = "output";
defparam \Arena_Q[12]~I .output_async_reset = "none";
defparam \Arena_Q[12]~I .output_power_up = "low";
defparam \Arena_Q[12]~I .output_register_mode = "none";
defparam \Arena_Q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[11]~I (
	.datain(\inst4|Arena_rData [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[11]));
// synopsys translate_off
defparam \Arena_Q[11]~I .input_async_reset = "none";
defparam \Arena_Q[11]~I .input_power_up = "low";
defparam \Arena_Q[11]~I .input_register_mode = "none";
defparam \Arena_Q[11]~I .input_sync_reset = "none";
defparam \Arena_Q[11]~I .oe_async_reset = "none";
defparam \Arena_Q[11]~I .oe_power_up = "low";
defparam \Arena_Q[11]~I .oe_register_mode = "none";
defparam \Arena_Q[11]~I .oe_sync_reset = "none";
defparam \Arena_Q[11]~I .operation_mode = "output";
defparam \Arena_Q[11]~I .output_async_reset = "none";
defparam \Arena_Q[11]~I .output_power_up = "low";
defparam \Arena_Q[11]~I .output_register_mode = "none";
defparam \Arena_Q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[10]~I (
	.datain(\inst4|Arena_rData [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[10]));
// synopsys translate_off
defparam \Arena_Q[10]~I .input_async_reset = "none";
defparam \Arena_Q[10]~I .input_power_up = "low";
defparam \Arena_Q[10]~I .input_register_mode = "none";
defparam \Arena_Q[10]~I .input_sync_reset = "none";
defparam \Arena_Q[10]~I .oe_async_reset = "none";
defparam \Arena_Q[10]~I .oe_power_up = "low";
defparam \Arena_Q[10]~I .oe_register_mode = "none";
defparam \Arena_Q[10]~I .oe_sync_reset = "none";
defparam \Arena_Q[10]~I .operation_mode = "output";
defparam \Arena_Q[10]~I .output_async_reset = "none";
defparam \Arena_Q[10]~I .output_power_up = "low";
defparam \Arena_Q[10]~I .output_register_mode = "none";
defparam \Arena_Q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[9]~I (
	.datain(\inst4|Arena_rData [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[9]));
// synopsys translate_off
defparam \Arena_Q[9]~I .input_async_reset = "none";
defparam \Arena_Q[9]~I .input_power_up = "low";
defparam \Arena_Q[9]~I .input_register_mode = "none";
defparam \Arena_Q[9]~I .input_sync_reset = "none";
defparam \Arena_Q[9]~I .oe_async_reset = "none";
defparam \Arena_Q[9]~I .oe_power_up = "low";
defparam \Arena_Q[9]~I .oe_register_mode = "none";
defparam \Arena_Q[9]~I .oe_sync_reset = "none";
defparam \Arena_Q[9]~I .operation_mode = "output";
defparam \Arena_Q[9]~I .output_async_reset = "none";
defparam \Arena_Q[9]~I .output_power_up = "low";
defparam \Arena_Q[9]~I .output_register_mode = "none";
defparam \Arena_Q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[8]~I (
	.datain(\inst4|Arena_rData [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[8]));
// synopsys translate_off
defparam \Arena_Q[8]~I .input_async_reset = "none";
defparam \Arena_Q[8]~I .input_power_up = "low";
defparam \Arena_Q[8]~I .input_register_mode = "none";
defparam \Arena_Q[8]~I .input_sync_reset = "none";
defparam \Arena_Q[8]~I .oe_async_reset = "none";
defparam \Arena_Q[8]~I .oe_power_up = "low";
defparam \Arena_Q[8]~I .oe_register_mode = "none";
defparam \Arena_Q[8]~I .oe_sync_reset = "none";
defparam \Arena_Q[8]~I .operation_mode = "output";
defparam \Arena_Q[8]~I .output_async_reset = "none";
defparam \Arena_Q[8]~I .output_power_up = "low";
defparam \Arena_Q[8]~I .output_register_mode = "none";
defparam \Arena_Q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[7]~I (
	.datain(\inst4|Arena_rData [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[7]));
// synopsys translate_off
defparam \Arena_Q[7]~I .input_async_reset = "none";
defparam \Arena_Q[7]~I .input_power_up = "low";
defparam \Arena_Q[7]~I .input_register_mode = "none";
defparam \Arena_Q[7]~I .input_sync_reset = "none";
defparam \Arena_Q[7]~I .oe_async_reset = "none";
defparam \Arena_Q[7]~I .oe_power_up = "low";
defparam \Arena_Q[7]~I .oe_register_mode = "none";
defparam \Arena_Q[7]~I .oe_sync_reset = "none";
defparam \Arena_Q[7]~I .operation_mode = "output";
defparam \Arena_Q[7]~I .output_async_reset = "none";
defparam \Arena_Q[7]~I .output_power_up = "low";
defparam \Arena_Q[7]~I .output_register_mode = "none";
defparam \Arena_Q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[6]~I (
	.datain(\inst4|Arena_rData [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[6]));
// synopsys translate_off
defparam \Arena_Q[6]~I .input_async_reset = "none";
defparam \Arena_Q[6]~I .input_power_up = "low";
defparam \Arena_Q[6]~I .input_register_mode = "none";
defparam \Arena_Q[6]~I .input_sync_reset = "none";
defparam \Arena_Q[6]~I .oe_async_reset = "none";
defparam \Arena_Q[6]~I .oe_power_up = "low";
defparam \Arena_Q[6]~I .oe_register_mode = "none";
defparam \Arena_Q[6]~I .oe_sync_reset = "none";
defparam \Arena_Q[6]~I .operation_mode = "output";
defparam \Arena_Q[6]~I .output_async_reset = "none";
defparam \Arena_Q[6]~I .output_power_up = "low";
defparam \Arena_Q[6]~I .output_register_mode = "none";
defparam \Arena_Q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[5]~I (
	.datain(\inst4|Arena_rData [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[5]));
// synopsys translate_off
defparam \Arena_Q[5]~I .input_async_reset = "none";
defparam \Arena_Q[5]~I .input_power_up = "low";
defparam \Arena_Q[5]~I .input_register_mode = "none";
defparam \Arena_Q[5]~I .input_sync_reset = "none";
defparam \Arena_Q[5]~I .oe_async_reset = "none";
defparam \Arena_Q[5]~I .oe_power_up = "low";
defparam \Arena_Q[5]~I .oe_register_mode = "none";
defparam \Arena_Q[5]~I .oe_sync_reset = "none";
defparam \Arena_Q[5]~I .operation_mode = "output";
defparam \Arena_Q[5]~I .output_async_reset = "none";
defparam \Arena_Q[5]~I .output_power_up = "low";
defparam \Arena_Q[5]~I .output_register_mode = "none";
defparam \Arena_Q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[4]~I (
	.datain(\inst4|Arena_rData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[4]));
// synopsys translate_off
defparam \Arena_Q[4]~I .input_async_reset = "none";
defparam \Arena_Q[4]~I .input_power_up = "low";
defparam \Arena_Q[4]~I .input_register_mode = "none";
defparam \Arena_Q[4]~I .input_sync_reset = "none";
defparam \Arena_Q[4]~I .oe_async_reset = "none";
defparam \Arena_Q[4]~I .oe_power_up = "low";
defparam \Arena_Q[4]~I .oe_register_mode = "none";
defparam \Arena_Q[4]~I .oe_sync_reset = "none";
defparam \Arena_Q[4]~I .operation_mode = "output";
defparam \Arena_Q[4]~I .output_async_reset = "none";
defparam \Arena_Q[4]~I .output_power_up = "low";
defparam \Arena_Q[4]~I .output_register_mode = "none";
defparam \Arena_Q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[3]~I (
	.datain(\inst4|Arena_rData [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[3]));
// synopsys translate_off
defparam \Arena_Q[3]~I .input_async_reset = "none";
defparam \Arena_Q[3]~I .input_power_up = "low";
defparam \Arena_Q[3]~I .input_register_mode = "none";
defparam \Arena_Q[3]~I .input_sync_reset = "none";
defparam \Arena_Q[3]~I .oe_async_reset = "none";
defparam \Arena_Q[3]~I .oe_power_up = "low";
defparam \Arena_Q[3]~I .oe_register_mode = "none";
defparam \Arena_Q[3]~I .oe_sync_reset = "none";
defparam \Arena_Q[3]~I .operation_mode = "output";
defparam \Arena_Q[3]~I .output_async_reset = "none";
defparam \Arena_Q[3]~I .output_power_up = "low";
defparam \Arena_Q[3]~I .output_register_mode = "none";
defparam \Arena_Q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[2]~I (
	.datain(\inst4|Arena_rData [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[2]));
// synopsys translate_off
defparam \Arena_Q[2]~I .input_async_reset = "none";
defparam \Arena_Q[2]~I .input_power_up = "low";
defparam \Arena_Q[2]~I .input_register_mode = "none";
defparam \Arena_Q[2]~I .input_sync_reset = "none";
defparam \Arena_Q[2]~I .oe_async_reset = "none";
defparam \Arena_Q[2]~I .oe_power_up = "low";
defparam \Arena_Q[2]~I .oe_register_mode = "none";
defparam \Arena_Q[2]~I .oe_sync_reset = "none";
defparam \Arena_Q[2]~I .operation_mode = "output";
defparam \Arena_Q[2]~I .output_async_reset = "none";
defparam \Arena_Q[2]~I .output_power_up = "low";
defparam \Arena_Q[2]~I .output_register_mode = "none";
defparam \Arena_Q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[1]~I (
	.datain(\inst4|Arena_rData [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[1]));
// synopsys translate_off
defparam \Arena_Q[1]~I .input_async_reset = "none";
defparam \Arena_Q[1]~I .input_power_up = "low";
defparam \Arena_Q[1]~I .input_register_mode = "none";
defparam \Arena_Q[1]~I .input_sync_reset = "none";
defparam \Arena_Q[1]~I .oe_async_reset = "none";
defparam \Arena_Q[1]~I .oe_power_up = "low";
defparam \Arena_Q[1]~I .oe_register_mode = "none";
defparam \Arena_Q[1]~I .oe_sync_reset = "none";
defparam \Arena_Q[1]~I .operation_mode = "output";
defparam \Arena_Q[1]~I .output_async_reset = "none";
defparam \Arena_Q[1]~I .output_power_up = "low";
defparam \Arena_Q[1]~I .output_register_mode = "none";
defparam \Arena_Q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Q[0]~I (
	.datain(\inst4|Arena_rData [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Q[0]));
// synopsys translate_off
defparam \Arena_Q[0]~I .input_async_reset = "none";
defparam \Arena_Q[0]~I .input_power_up = "low";
defparam \Arena_Q[0]~I .input_register_mode = "none";
defparam \Arena_Q[0]~I .input_sync_reset = "none";
defparam \Arena_Q[0]~I .oe_async_reset = "none";
defparam \Arena_Q[0]~I .oe_power_up = "low";
defparam \Arena_Q[0]~I .oe_register_mode = "none";
defparam \Arena_Q[0]~I .oe_sync_reset = "none";
defparam \Arena_Q[0]~I .operation_mode = "output";
defparam \Arena_Q[0]~I .output_async_reset = "none";
defparam \Arena_Q[0]~I .output_power_up = "low";
defparam \Arena_Q[0]~I .output_register_mode = "none";
defparam \Arena_Q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[31]~I (
	.datain(\inst6|Arena_rData [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[31]));
// synopsys translate_off
defparam \Arena_Sum_32bit[31]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[31]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[31]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[31]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[31]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[31]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[30]~I (
	.datain(\inst6|Arena_rData [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[30]));
// synopsys translate_off
defparam \Arena_Sum_32bit[30]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[30]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[30]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[30]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[30]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[30]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[29]~I (
	.datain(\inst6|Arena_rData [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[29]));
// synopsys translate_off
defparam \Arena_Sum_32bit[29]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[29]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[29]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[29]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[29]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[29]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[28]~I (
	.datain(\inst6|Arena_rData [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[28]));
// synopsys translate_off
defparam \Arena_Sum_32bit[28]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[28]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[28]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[28]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[28]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[28]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[27]~I (
	.datain(\inst6|Arena_rData [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[27]));
// synopsys translate_off
defparam \Arena_Sum_32bit[27]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[27]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[27]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[27]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[27]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[27]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[26]~I (
	.datain(\inst6|Arena_rData [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[26]));
// synopsys translate_off
defparam \Arena_Sum_32bit[26]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[26]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[26]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[26]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[26]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[26]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[25]~I (
	.datain(\inst6|Arena_rData [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[25]));
// synopsys translate_off
defparam \Arena_Sum_32bit[25]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[25]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[25]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[25]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[25]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[25]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[24]~I (
	.datain(\inst6|Arena_rData [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[24]));
// synopsys translate_off
defparam \Arena_Sum_32bit[24]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[24]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[24]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[24]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[24]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[24]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[23]~I (
	.datain(\inst6|Arena_rData [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[23]));
// synopsys translate_off
defparam \Arena_Sum_32bit[23]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[23]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[23]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[23]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[23]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[23]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[22]~I (
	.datain(\inst6|Arena_rData [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[22]));
// synopsys translate_off
defparam \Arena_Sum_32bit[22]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[22]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[22]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[22]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[22]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[22]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[21]~I (
	.datain(\inst6|Arena_rData [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[21]));
// synopsys translate_off
defparam \Arena_Sum_32bit[21]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[21]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[21]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[21]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[21]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[21]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[20]~I (
	.datain(\inst6|Arena_rData [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[20]));
// synopsys translate_off
defparam \Arena_Sum_32bit[20]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[20]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[20]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[20]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[20]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[20]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[19]~I (
	.datain(\inst6|Arena_rData [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[19]));
// synopsys translate_off
defparam \Arena_Sum_32bit[19]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[19]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[19]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[19]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[19]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[19]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[18]~I (
	.datain(\inst6|Arena_rData [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[18]));
// synopsys translate_off
defparam \Arena_Sum_32bit[18]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[18]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[18]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[18]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[18]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[18]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[17]~I (
	.datain(\inst6|Arena_rData [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[17]));
// synopsys translate_off
defparam \Arena_Sum_32bit[17]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[17]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[17]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[17]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[17]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[17]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[16]~I (
	.datain(\inst6|Arena_rData [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[16]));
// synopsys translate_off
defparam \Arena_Sum_32bit[16]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[16]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[16]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[16]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[16]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[16]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[15]~I (
	.datain(\inst6|Arena_rData [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[15]));
// synopsys translate_off
defparam \Arena_Sum_32bit[15]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[15]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[15]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[15]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[15]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[15]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[14]~I (
	.datain(\inst6|Arena_rData [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[14]));
// synopsys translate_off
defparam \Arena_Sum_32bit[14]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[14]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[14]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[14]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[14]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[14]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[13]~I (
	.datain(\inst6|Arena_rData [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[13]));
// synopsys translate_off
defparam \Arena_Sum_32bit[13]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[13]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[13]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[13]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[13]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[13]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[12]~I (
	.datain(\inst6|Arena_rData [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[12]));
// synopsys translate_off
defparam \Arena_Sum_32bit[12]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[12]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[12]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[12]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[12]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[12]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[11]~I (
	.datain(\inst6|Arena_rData [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[11]));
// synopsys translate_off
defparam \Arena_Sum_32bit[11]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[11]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[11]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[11]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[11]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[11]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[10]~I (
	.datain(\inst6|Arena_rData [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[10]));
// synopsys translate_off
defparam \Arena_Sum_32bit[10]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[10]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[10]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[10]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[10]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[10]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[9]~I (
	.datain(\inst6|Arena_rData [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[9]));
// synopsys translate_off
defparam \Arena_Sum_32bit[9]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[9]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[9]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[9]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[9]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[9]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[8]~I (
	.datain(\inst6|Arena_rData [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[8]));
// synopsys translate_off
defparam \Arena_Sum_32bit[8]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[8]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[8]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[8]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[8]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[8]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[7]~I (
	.datain(\inst6|Arena_rData [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[7]));
// synopsys translate_off
defparam \Arena_Sum_32bit[7]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[7]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[7]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[7]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[7]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[7]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[6]~I (
	.datain(\inst6|Arena_rData [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[6]));
// synopsys translate_off
defparam \Arena_Sum_32bit[6]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[6]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[6]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[6]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[6]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[6]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[5]~I (
	.datain(\inst6|Arena_rData [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[5]));
// synopsys translate_off
defparam \Arena_Sum_32bit[5]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[5]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[5]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[5]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[5]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[5]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[4]~I (
	.datain(\inst6|Arena_rData [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[4]));
// synopsys translate_off
defparam \Arena_Sum_32bit[4]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[4]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[4]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[4]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[4]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[4]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[3]~I (
	.datain(\inst6|Arena_rData [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[3]));
// synopsys translate_off
defparam \Arena_Sum_32bit[3]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[3]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[3]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[3]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[3]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[3]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[2]~I (
	.datain(\inst6|Arena_rData [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[2]));
// synopsys translate_off
defparam \Arena_Sum_32bit[2]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[2]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[2]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[2]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[2]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[2]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[1]~I (
	.datain(\inst6|Arena_rData [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[1]));
// synopsys translate_off
defparam \Arena_Sum_32bit[1]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[1]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[1]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[1]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[1]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[1]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_32bit[0]~I (
	.datain(\inst6|Arena_rData [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_32bit[0]));
// synopsys translate_off
defparam \Arena_Sum_32bit[0]~I .input_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .input_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .input_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .input_sync_reset = "none";
defparam \Arena_Sum_32bit[0]~I .oe_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .oe_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .oe_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .oe_sync_reset = "none";
defparam \Arena_Sum_32bit[0]~I .operation_mode = "output";
defparam \Arena_Sum_32bit[0]~I .output_async_reset = "none";
defparam \Arena_Sum_32bit[0]~I .output_power_up = "low";
defparam \Arena_Sum_32bit[0]~I .output_register_mode = "none";
defparam \Arena_Sum_32bit[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[31]~I (
	.datain(\inst|Arena_Sum_32bit [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[31]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[31]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[31]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[31]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[31]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[31]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[31]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[31]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[31]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[30]~I (
	.datain(\inst|Arena_Sum_32bit[30]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[30]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[30]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[30]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[30]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[30]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[30]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[30]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[30]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[30]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[29]~I (
	.datain(\inst|Arena_Sum_32bit [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[29]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[29]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[29]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[29]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[29]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[29]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[29]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[29]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[29]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[28]~I (
	.datain(\inst|Arena_Sum_32bit[28]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[28]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[28]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[28]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[28]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[28]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[28]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[28]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[28]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[28]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[27]~I (
	.datain(\inst|Arena_Sum_32bit [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[27]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[27]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[27]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[27]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[27]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[27]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[27]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[27]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[27]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[26]~I (
	.datain(\inst|Arena_Sum_32bit[26]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[26]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[26]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[26]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[26]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[26]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[26]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[26]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[26]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[26]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[25]~I (
	.datain(\inst|Arena_Sum_32bit [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[25]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[25]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[25]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[25]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[25]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[25]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[25]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[25]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[25]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[24]~I (
	.datain(\inst|Arena_Sum_32bit[24]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[24]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[24]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[24]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[24]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[24]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[24]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[24]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[24]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[24]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[23]~I (
	.datain(\inst|Arena_Sum_32bit [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[23]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[23]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[23]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[23]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[23]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[23]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[23]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[23]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[23]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[22]~I (
	.datain(\inst|Arena_Sum_32bit[22]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[22]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[22]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[22]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[22]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[22]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[22]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[22]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[22]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[22]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[21]~I (
	.datain(\inst|Arena_Sum_32bit [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[21]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[21]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[21]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[21]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[21]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[21]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[21]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[21]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[21]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[20]~I (
	.datain(\inst|Arena_Sum_32bit[20]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[20]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[20]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[20]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[20]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[20]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[20]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[20]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[20]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[20]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[19]~I (
	.datain(\inst|Arena_Sum_32bit [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[19]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[19]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[19]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[19]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[19]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[19]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[19]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[19]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[19]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[18]~I (
	.datain(\inst|Arena_Sum_32bit[18]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[18]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[18]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[18]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[18]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[18]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[18]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[18]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[18]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[18]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[17]~I (
	.datain(\inst|Arena_Sum_32bit [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[17]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[17]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[17]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[17]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[17]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[17]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[17]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[17]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[17]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[16]~I (
	.datain(\inst|Arena_Sum_32bit[16]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[16]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[16]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[16]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[16]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[16]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[16]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[16]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[16]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[16]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[15]~I (
	.datain(\inst|Arena_Sum_32bit [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[15]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[15]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[15]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[15]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[15]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[15]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[15]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[15]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[15]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[14]~I (
	.datain(\inst|Arena_Sum_32bit[14]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[14]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[14]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[14]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[14]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[14]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[14]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[14]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[14]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[14]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[13]~I (
	.datain(\inst|Arena_Sum_32bit [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[13]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[13]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[13]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[13]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[13]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[13]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[13]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[13]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[13]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[12]~I (
	.datain(\inst|Arena_Sum_32bit[12]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[12]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[12]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[12]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[12]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[12]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[12]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[12]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[12]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[12]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[11]~I (
	.datain(\inst|Arena_Sum_32bit [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[11]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[11]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[11]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[11]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[11]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[11]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[11]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[11]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[11]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[10]~I (
	.datain(\inst|Arena_Sum_32bit[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[10]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[10]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[10]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[10]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[10]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[10]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[10]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[10]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[10]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[9]~I (
	.datain(\inst|Arena_Sum_32bit [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[9]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[9]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[9]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[9]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[9]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[9]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[9]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[9]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[9]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[8]~I (
	.datain(\inst|Arena_Sum_32bit[8]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[8]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[8]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[8]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[8]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[8]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[8]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[8]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[8]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[8]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[7]~I (
	.datain(\inst|Arena_Sum_32bit [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[7]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[7]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[7]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[7]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[7]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[7]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[7]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[7]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[7]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[6]~I (
	.datain(\inst|Arena_Sum_32bit[6]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[6]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[6]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[6]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[6]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[6]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[6]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[6]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[6]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[6]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[5]~I (
	.datain(\inst|Arena_Sum_32bit [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[5]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[5]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[5]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[5]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[5]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[5]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[5]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[5]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[5]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[4]~I (
	.datain(\inst|Arena_Sum_32bit[4]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[4]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[4]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[4]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[4]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[4]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[4]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[4]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[4]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[4]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[3]~I (
	.datain(\inst|Arena_Sum_32bit [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[3]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[3]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[3]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[3]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[3]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[3]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[3]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[3]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[3]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[2]~I (
	.datain(\inst|Arena_Sum_32bit[2]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[2]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[2]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[2]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[2]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[2]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[2]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[2]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[2]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[2]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[1]~I (
	.datain(\inst|Arena_Sum_32bit [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[1]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[1]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[1]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[1]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[1]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[1]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[1]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[1]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[1]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_Sum_Immediate[0]~I (
	.datain(\inst|Arena_Sum_32bit[0]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_Sum_Immediate[0]));
// synopsys translate_off
defparam \Arena_Sum_Immediate[0]~I .input_async_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .input_power_up = "low";
defparam \Arena_Sum_Immediate[0]~I .input_register_mode = "none";
defparam \Arena_Sum_Immediate[0]~I .input_sync_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .oe_async_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .oe_power_up = "low";
defparam \Arena_Sum_Immediate[0]~I .oe_register_mode = "none";
defparam \Arena_Sum_Immediate[0]~I .oe_sync_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .operation_mode = "output";
defparam \Arena_Sum_Immediate[0]~I .output_async_reset = "none";
defparam \Arena_Sum_Immediate[0]~I .output_power_up = "low";
defparam \Arena_Sum_Immediate[0]~I .output_register_mode = "none";
defparam \Arena_Sum_Immediate[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
