# TM1638_verilog
![tm1638_module](https://github.com/zenek65/TM1638_verilog/assets/78788153/b4f8c17f-1302-4f61-bd0b-83f937742edf)
