ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

### âœ… 1. **Testbench æ¨¡å—å£°æ˜**

```verilog
module tb_simple_8bit_adder;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    reg clk;

    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk; // 50% duty cycle
    end

    initial begin
        $monitor("Time: %t | a=0x%h, b=0x%h, cin=%b | sum=0x%h, cout=%b", 
                 $time, a, b, cin, sum, cout);

        // åˆå§‹åŒ–è¾“å…¥
        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;

        // ä»¿çœŸæ—¶é—´æ§åˆ¶
        # (CLK_PERIOD * 1000); // 1000ä¸ªæ—¶é’Ÿå‘¨æœŸ

        $finish;
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        // æµ‹è¯•æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆï¼ˆ0åˆ°255ï¼‰
        for (int i = 0; i < 256; i = i + 1) begin
            for (int j = 0; j < 256; j = j + 1) begin
                for (int k = 0; k < 2; k = k + 1) begin
                    a = i;
                    b = j;
                    cin = k;

                    #CLK_PERIOD; // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ç¨³å®šè¾“å‡º

                    // éªŒè¯ç»“æœ
                    $display("Testing a=0x%h, b=0x%h, cin=%b", a, b, cin);
                    $display("Expected sum: 0x%h, Expected cout: %b", (i + j + k) & 8'hFF, ((i + j + k) >> 8) & 1);
                    $display("Actual sum: 0x%h, Actual cout: %b", sum, cout);

                    // æ£€æŸ¥è¾¹ç•Œæ¡ä»¶
                    if (i == 8'hFF && j == 8'hFF && k == 1'b1) begin
                        assert (sum == 8'h00 && cout == 1'b1)
                            $display("PASS: Boundary condition (a=255, b=255, cin=1) passed.");
                        else
                            $display("FAIL: Boundary condition (a=255, b=255, cin=1) failed.");
                    end
                end
            end
        end
    end
endmodule
```

---

### âœ… 2. **ä¿¡å·å£°æ˜**

- `a`, `b`: 8ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`: 8ä½åŠ æ³•ç»“æœ
- `cout`: è¿›ä½è¾“å‡º

---

### âœ… 3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**

- ä½¿ç”¨ `initial` å—ç”Ÿæˆä¸€ä¸ªå‘¨æœŸä¸º 10.0ns çš„æ—¶é’Ÿä¿¡å·ã€‚
- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå½“å‰è¾“å…¥å’Œè¾“å‡ºã€‚

---

### âœ… 4. **è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**

- å®ä¾‹åŒ– `simple_8bit_adder` æ¨¡å—ï¼Œå¹¶è¿æ¥å…¶ç«¯å£ã€‚

---

### âœ… 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

- ä½¿ç”¨ä¸‰é‡åµŒå¥—å¾ªç¯éå†æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆï¼š
  - `i` å’Œ `j` åˆ†åˆ«ä» 0 åˆ° 255ï¼ˆ8ä½æ— ç¬¦å·æ•°ï¼‰
  - `k` æ˜¯è¿›ä½è¾“å…¥ï¼ˆ0 æˆ– 1ï¼‰

- æ¯æ¬¡è®¾ç½®è¾“å…¥åç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œç¡®ä¿è¾“å‡ºç¨³å®šã€‚

---

### âœ… 6. **ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**

- ä½¿ç”¨ `$display` æ˜¾ç¤ºå®é™…ä¸é¢„æœŸçš„åŠ æ³•ç»“æœã€‚
- ä½¿ç”¨ `assert` æ£€æŸ¥è¾¹ç•Œæ¡ä»¶ï¼ˆ`a=255, b=255, cin=1`ï¼‰æ˜¯å¦æ­£ç¡®ã€‚

---

### âœ… 7. **$display å’Œ $monitor**

- `$monitor` å®æ—¶æ˜¾ç¤ºå½“å‰æ—¶é—´ã€è¾“å…¥å’Œè¾“å‡ºã€‚
- `$display` åœ¨æ¯æ¬¡æµ‹è¯•ä¸­æ‰“å°è¯¦ç»†ä¿¡æ¯ï¼ŒåŒ…æ‹¬é¢„æœŸå€¼å’Œå®é™…å€¼ã€‚

---

### ğŸ“Œ æ³¨æ„äº‹é¡¹

- è¯¥æµ‹è¯•å°ä½¿ç”¨äº† Verilog çš„ `initial` å’Œ `for` å¾ªç¯æ¥ç”Ÿæˆæµ‹è¯•æ¿€åŠ±ã€‚
- å¦‚æœä½ ä½¿ç”¨çš„æ˜¯ SystemVerilogï¼Œå¯ä»¥ä½¿ç”¨ `foreach` æˆ– `for` å¾ªç¯æ›´æ–¹ä¾¿åœ°å¤„ç†æ•°ç»„ã€‚
- ä¸ºäº†æé«˜è¦†ç›–ç‡ï¼Œå¯ä»¥è€ƒè™‘æ·»åŠ éšæœºæµ‹è¯•ç”¨ä¾‹æˆ–ä½¿ç”¨çº¦æŸéšæœºæµ‹è¯•ï¼ˆå¦‚ä½¿ç”¨ `randomize()`ï¼‰ã€‚

---

### âœ… ç¤ºä¾‹è¾“å‡ºç‰‡æ®µï¼ˆæ¨¡æ‹Ÿè¿è¡Œæ—¶ï¼‰

```
Time: 10ns | a=0x00, b=0x00, cin=0 | sum=0x00, cout=0
Testing a=0x00, b=0x00, cin=0
Expected sum: 0x00, Expected cout: 0
Actual sum: 0x00, Actual cout: 0
Time: 10ns | a=0x00, b=0x00, cin=1 | sum=0x01, cout=0
Testing a=0x00, b=0x00, cin=1
Expected sum: 0x01, Expected cout: 0
Actual sum: 0x01, Actual cout: 0
...
Time: 9990ns | a=0xFF, b=0xFF, cin=1 | sum=0x00, cout=1
Testing a=0xFF, b=0xFF, cin=1
Expected sum: 0x00, Expected cout: 1
Actual sum: 0x00, Actual cout: 1
PASS: Boundary condition (a=255, b=255, cin=1) passed.
```

---

å¦‚æœä½ éœ€è¦å°†æ­¤æµ‹è¯•å°ç”¨äº **ModelSim**ã€**Vivado** æˆ– **Verilator** ç­‰å·¥å…·ï¼Œè¯·å‘Šè¯‰æˆ‘ï¼Œæˆ‘å¯ä»¥æä¾›ç›¸åº”çš„ç¼–è¯‘å’Œè¿è¡ŒæŒ‡ä»¤ã€‚