<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › unicore32 › include › mach › regs-pm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>regs-pm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PKUNITY Power Manager (PM) Registers</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * PM Control Reg PM_PMCR</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PMCR                 (PKUNITY_PM_BASE + 0x0000)</span>
<span class="cm">/*</span>
<span class="cm"> * PM General Conf. Reg PM_PGCR</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PGCR                 (PKUNITY_PM_BASE + 0x0004)</span>
<span class="cm">/*</span>
<span class="cm"> * PM PLL Conf. Reg PM_PPCR</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PPCR                 (PKUNITY_PM_BASE + 0x0008)</span>
<span class="cm">/*</span>
<span class="cm"> * PM Wakeup Enable Reg PM_PWER</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PWER                 (PKUNITY_PM_BASE + 0x000C)</span>
<span class="cm">/*</span>
<span class="cm"> * PM GPIO Sleep Status Reg PM_PGSR</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PGSR                 (PKUNITY_PM_BASE + 0x0010)</span>
<span class="cm">/*</span>
<span class="cm"> * PM Clock Gate Reg PM_PCGR</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PCGR                 (PKUNITY_PM_BASE + 0x0014)</span>
<span class="cm">/*</span>
<span class="cm"> * PM SYS PLL Conf. Reg PM_PLLSYSCFG</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLSYSCFG            (PKUNITY_PM_BASE + 0x0018)</span>
<span class="cm">/*</span>
<span class="cm"> * PM DDR PLL Conf. Reg PM_PLLDDRCFG</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLDDRCFG            (PKUNITY_PM_BASE + 0x001C)</span>
<span class="cm">/*</span>
<span class="cm"> * PM VGA PLL Conf. Reg PM_PLLVGACFG</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLVGACFG            (PKUNITY_PM_BASE + 0x0020)</span>
<span class="cm">/*</span>
<span class="cm"> * PM Div Conf. Reg PM_DIVCFG</span>
<span class="cm"> */</span>
<span class="cp">#define PM_DIVCFG               (PKUNITY_PM_BASE + 0x0024)</span>
<span class="cm">/*</span>
<span class="cm"> * PM SYS PLL Status Reg PM_PLLSYSSTATUS</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLSYSSTATUS         (PKUNITY_PM_BASE + 0x0028)</span>
<span class="cm">/*</span>
<span class="cm"> * PM DDR PLL Status Reg PM_PLLDDRSTATUS</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLDDRSTATUS         (PKUNITY_PM_BASE + 0x002C)</span>
<span class="cm">/*</span>
<span class="cm"> * PM VGA PLL Status Reg PM_PLLVGASTATUS</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLVGASTATUS         (PKUNITY_PM_BASE + 0x0030)</span>
<span class="cm">/*</span>
<span class="cm"> * PM Div Status Reg PM_DIVSTATUS</span>
<span class="cm"> */</span>
<span class="cp">#define PM_DIVSTATUS            (PKUNITY_PM_BASE + 0x0034)</span>
<span class="cm">/*</span>
<span class="cm"> * PM Software Reset Reg PM_SWRESET</span>
<span class="cm"> */</span>
<span class="cp">#define PM_SWRESET              (PKUNITY_PM_BASE + 0x0038)</span>
<span class="cm">/*</span>
<span class="cm"> * PM DDR2 PAD Start Reg PM_DDR2START</span>
<span class="cm"> */</span>
<span class="cp">#define PM_DDR2START            (PKUNITY_PM_BASE + 0x003C)</span>
<span class="cm">/*</span>
<span class="cm"> * PM DDR2 PAD Status Reg PM_DDR2CAL0</span>
<span class="cm"> */</span>
<span class="cp">#define PM_DDR2CAL0             (PKUNITY_PM_BASE + 0x0040)</span>
<span class="cm">/*</span>
<span class="cm"> * PM PLL DFC Done Reg PM_PLLDFCDONE</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PLLDFCDONE           (PKUNITY_PM_BASE + 0x0044)</span>

<span class="cp">#define PM_PMCR_SFB             FIELD(1, 1, 0)</span>
<span class="cp">#define PM_PMCR_IFB             FIELD(1, 1, 1)</span>
<span class="cp">#define PM_PMCR_CFBSYS          FIELD(1, 1, 2)</span>
<span class="cp">#define PM_PMCR_CFBDDR          FIELD(1, 1, 3)</span>
<span class="cp">#define PM_PMCR_CFBVGA          FIELD(1, 1, 4)</span>
<span class="cp">#define PM_PMCR_CFBDIVBCLK      FIELD(1, 1, 5)</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO 8~27 wake-up enable PM_PWER_GPIOHIGH</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PWER_GPIOHIGH        FIELD(1, 1, 8)</span>
<span class="cm">/*</span>
<span class="cm"> * RTC alarm wake-up enable PM_PWER_RTC</span>
<span class="cm"> */</span>
<span class="cp">#define PM_PWER_RTC             FIELD(1, 1, 31)</span>

<span class="cp">#define PM_PCGR_BCLK64DDR	FIELD(1, 1, 0)</span>
<span class="cp">#define PM_PCGR_BCLK64VGA	FIELD(1, 1, 1)</span>
<span class="cp">#define PM_PCGR_BCLKDDR		FIELD(1, 1, 2)</span>
<span class="cp">#define PM_PCGR_BCLKPCI		FIELD(1, 1, 4)</span>
<span class="cp">#define PM_PCGR_BCLKDMAC	FIELD(1, 1, 5)</span>
<span class="cp">#define PM_PCGR_BCLKUMAL	FIELD(1, 1, 6)</span>
<span class="cp">#define PM_PCGR_BCLKUSB		FIELD(1, 1, 7)</span>
<span class="cp">#define PM_PCGR_BCLKMME		FIELD(1, 1, 10)</span>
<span class="cp">#define PM_PCGR_BCLKNAND	FIELD(1, 1, 11)</span>
<span class="cp">#define PM_PCGR_BCLKH264E	FIELD(1, 1, 12)</span>
<span class="cp">#define PM_PCGR_BCLKVGA		FIELD(1, 1, 13)</span>
<span class="cp">#define PM_PCGR_BCLKH264D	FIELD(1, 1, 14)</span>
<span class="cp">#define PM_PCGR_VECLK		FIELD(1, 1, 15)</span>
<span class="cp">#define PM_PCGR_HECLK		FIELD(1, 1, 16)</span>
<span class="cp">#define PM_PCGR_HDCLK		FIELD(1, 1, 17)</span>
<span class="cp">#define PM_PCGR_NANDCLK		FIELD(1, 1, 18)</span>
<span class="cp">#define PM_PCGR_GECLK		FIELD(1, 1, 19)</span>
<span class="cp">#define PM_PCGR_VGACLK          FIELD(1, 1, 20)</span>
<span class="cp">#define PM_PCGR_PCICLK		FIELD(1, 1, 21)</span>
<span class="cp">#define PM_PCGR_SATACLK		FIELD(1, 1, 25)</span>

<span class="cm">/*</span>
<span class="cm"> * [23:20]PM_DIVCFG_VGACLK(v)</span>
<span class="cm"> */</span>
<span class="cp">#define PM_DIVCFG_VGACLK_MASK   FMASK(4, 20)</span>
<span class="cp">#define PM_DIVCFG_VGACLK(v)	FIELD((v), 4, 20)</span>

<span class="cp">#define PM_SWRESET_USB          FIELD(1, 1, 6)</span>
<span class="cp">#define PM_SWRESET_VGADIV       FIELD(1, 1, 26)</span>
<span class="cp">#define PM_SWRESET_GEDIV        FIELD(1, 1, 27)</span>

<span class="cp">#define PM_PLLDFCDONE_SYSDFC    FIELD(1, 1, 0)</span>
<span class="cp">#define PM_PLLDFCDONE_DDRDFC    FIELD(1, 1, 1)</span>
<span class="cp">#define PM_PLLDFCDONE_VGADFC    FIELD(1, 1, 2)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
