Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 16 13:47:56 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.137        0.000                      0                  901        0.206        0.000                      0                  901        4.500        0.000                       0                   341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.137        0.000                      0                  901        0.206        0.000                      0                  901        4.500        0.000                       0                   341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 2.016ns (20.679%)  route 7.733ns (79.321%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.594    12.009    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I0_O)        0.116    12.125 f  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=1, routed)           0.652    12.776    game_beta/game_regfiles/M_left_half_circle_q[8]_i_2
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.328    13.104 r  game_beta/game_regfiles/M_left_half_circle_q[8]_i_6/O
                         net (fo=1, routed)           0.584    13.688    game_beta/game_controlunit/M_left_half_circle_q_reg[8]_1
    SLICE_X55Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.812 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_2/O
                         net (fo=1, routed)           0.149    13.961    game_beta/game_controlunit/M_left_half_circle_q[8]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.124    14.085 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_1/O
                         net (fo=11, routed)          0.795    14.880    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[8]
    SLICE_X55Y63         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.437    14.841    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[8]_lopt_replica/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)       -0.047    15.017    game_beta/game_regfiles/M_right_half_circle_q_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 1.820ns (18.680%)  route 7.923ns (81.320%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.448    11.862    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.124    11.986 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_10/O
                         net (fo=1, routed)           0.425    12.411    game_beta/game_regfiles/M_left_half_circle_q[7]_i_3
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.535 f  game_beta/game_regfiles/M_left_half_circle_q[7]_i_6/O
                         net (fo=1, routed)           0.845    13.380    game_beta/game_controlunit/M_left_half_circle_q_reg[7]
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.504 f  game_beta/game_controlunit/M_left_half_circle_q[7]_i_3/O
                         net (fo=1, routed)           0.492    13.996    game_beta/game_controlunit/M_left_half_circle_q[7]_i_3_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I1_O)        0.124    14.120 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_1/O
                         net (fo=11, routed)          0.754    14.874    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[7]
    SLICE_X61Y63         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.503    14.907    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[7]_lopt_replica/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.081    15.049    game_beta/game_regfiles/M_left_half_circle_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 1.820ns (18.670%)  route 7.928ns (81.330%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.448    11.862    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.124    11.986 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_10/O
                         net (fo=1, routed)           0.425    12.411    game_beta/game_regfiles/M_left_half_circle_q[7]_i_3
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.535 f  game_beta/game_regfiles/M_left_half_circle_q[7]_i_6/O
                         net (fo=1, routed)           0.845    13.380    game_beta/game_controlunit/M_left_half_circle_q_reg[7]
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.504 f  game_beta/game_controlunit/M_left_half_circle_q[7]_i_3/O
                         net (fo=1, routed)           0.492    13.996    game_beta/game_controlunit/M_left_half_circle_q[7]_i_3_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I1_O)        0.124    14.120 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_1/O
                         net (fo=11, routed)          0.759    14.879    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[7]
    SLICE_X61Y63         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.503    14.907    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[7]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.067    15.063    game_beta/game_regfiles/M_left_half_circle_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_countdown_time_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 1.820ns (18.680%)  route 7.923ns (81.320%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.448    11.862    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.124    11.986 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_10/O
                         net (fo=1, routed)           0.425    12.411    game_beta/game_regfiles/M_left_half_circle_q[7]_i_3
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.535 f  game_beta/game_regfiles/M_left_half_circle_q[7]_i_6/O
                         net (fo=1, routed)           0.845    13.380    game_beta/game_controlunit/M_left_half_circle_q_reg[7]
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.504 f  game_beta/game_controlunit/M_left_half_circle_q[7]_i_3/O
                         net (fo=1, routed)           0.492    13.996    game_beta/game_controlunit/M_left_half_circle_q[7]_i_3_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I1_O)        0.124    14.120 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_1/O
                         net (fo=11, routed)          0.754    14.874    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[7]
    SLICE_X60Y63         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.503    14.907    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[7]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.045    15.085    game_beta/game_regfiles/M_countdown_time_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player2_score_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 1.820ns (18.827%)  route 7.847ns (81.173%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.448    11.862    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.124    11.986 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_10/O
                         net (fo=1, routed)           0.425    12.411    game_beta/game_regfiles/M_left_half_circle_q[7]_i_3
    SLICE_X50Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.535 f  game_beta/game_regfiles/M_left_half_circle_q[7]_i_6/O
                         net (fo=1, routed)           0.845    13.380    game_beta/game_controlunit/M_left_half_circle_q_reg[7]
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.504 f  game_beta/game_controlunit/M_left_half_circle_q[7]_i_3/O
                         net (fo=1, routed)           0.492    13.996    game_beta/game_controlunit/M_left_half_circle_q[7]_i_3_n_0
    SLICE_X60Y64         LUT3 (Prop_lut3_I1_O)        0.124    14.120 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_1/O
                         net (fo=11, routed)          0.678    14.798    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[7]
    SLICE_X61Y66         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.501    14.905    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[7]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.067    15.061    game_beta/game_regfiles/M_player2_score_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var1_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 2.016ns (20.919%)  route 7.621ns (79.081%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.594    12.009    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I0_O)        0.116    12.125 f  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=1, routed)           0.652    12.776    game_beta/game_regfiles/M_left_half_circle_q[8]_i_2
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.328    13.104 r  game_beta/game_regfiles/M_left_half_circle_q[8]_i_6/O
                         net (fo=1, routed)           0.584    13.688    game_beta/game_controlunit/M_left_half_circle_q_reg[8]_1
    SLICE_X55Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.812 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_2/O
                         net (fo=1, routed)           0.149    13.961    game_beta/game_controlunit/M_left_half_circle_q[8]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.124    14.085 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_1/O
                         net (fo=11, routed)          0.683    14.768    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[8]
    SLICE_X54Y65         FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.436    14.840    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  game_beta/game_regfiles/M_temp_var1_q_reg[8]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)       -0.031    15.032    game_beta/game_regfiles/M_temp_var1_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.768    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 1.696ns (17.632%)  route 7.923ns (82.368%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 r  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 r  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 r  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.060    10.575    game_beta/game_regfiles/M_temp_var3_q_reg[3]_0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.699 f  game_beta/game_regfiles/M_left_half_circle_q[15]_i_39/O
                         net (fo=3, routed)           0.844    11.544    game_beta/game_regfiles/M_left_half_circle_q[15]_i_39_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.668 f  game_beta/game_regfiles/M_left_half_circle_q[13]_i_7/O
                         net (fo=2, routed)           0.437    12.105    game_beta/game_regfiles/M_temp_var3_q_reg[2]_2
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.124    12.229 r  game_beta/game_regfiles/M_left_half_circle_q[12]_i_6/O
                         net (fo=1, routed)           0.403    12.632    game_beta/game_controlunit/M_left_half_circle_q_reg[12]
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.756 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_2/O
                         net (fo=1, routed)           0.989    13.745    game_beta/game_controlunit/M_left_half_circle_q[12]_i_2_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.869 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_1/O
                         net (fo=11, routed)          0.881    14.750    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[12]
    SLICE_X56Y67         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.435    14.839    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y67         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[12]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.028    15.047    game_beta/game_regfiles/M_right_half_circle_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player1_score_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 2.016ns (21.037%)  route 7.567ns (78.963%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.594    12.009    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I0_O)        0.116    12.125 f  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=1, routed)           0.652    12.776    game_beta/game_regfiles/M_left_half_circle_q[8]_i_2
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.328    13.104 r  game_beta/game_regfiles/M_left_half_circle_q[8]_i_6/O
                         net (fo=1, routed)           0.584    13.688    game_beta/game_controlunit/M_left_half_circle_q_reg[8]_1
    SLICE_X55Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.812 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_2/O
                         net (fo=1, routed)           0.149    13.961    game_beta/game_controlunit/M_left_half_circle_q[8]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.124    14.085 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_1/O
                         net (fo=11, routed)          0.629    14.714    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[8]
    SLICE_X56Y65         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.437    14.841    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[8]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)       -0.031    15.046    game_beta/game_regfiles/M_player1_score_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player2_score_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 1.696ns (17.765%)  route 7.851ns (82.235%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 r  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 r  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 r  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.060    10.575    game_beta/game_regfiles/M_temp_var3_q_reg[3]_0
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.699 f  game_beta/game_regfiles/M_left_half_circle_q[15]_i_39/O
                         net (fo=3, routed)           0.844    11.544    game_beta/game_regfiles/M_left_half_circle_q[15]_i_39_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.668 f  game_beta/game_regfiles/M_left_half_circle_q[13]_i_7/O
                         net (fo=2, routed)           0.437    12.105    game_beta/game_regfiles/M_temp_var3_q_reg[2]_2
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.124    12.229 r  game_beta/game_regfiles/M_left_half_circle_q[12]_i_6/O
                         net (fo=1, routed)           0.403    12.632    game_beta/game_controlunit/M_left_half_circle_q_reg[12]
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.124    12.756 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_2/O
                         net (fo=1, routed)           0.989    13.745    game_beta/game_controlunit/M_left_half_circle_q[12]_i_2_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124    13.869 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_1/O
                         net (fo=11, routed)          0.809    14.678    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[12]
    SLICE_X54Y67         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.434    14.838    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[12]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)       -0.045    15.016    game_beta/game_regfiles/M_player2_score_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player2_score_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 2.016ns (21.166%)  route 7.509ns (78.834%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.547     5.131    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=62, routed)          0.744     6.331    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]_0[2]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.455 f  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44/O
                         net (fo=4, routed)           0.505     6.960    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_44_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.084 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_11/O
                         net (fo=30, routed)          0.842     7.926    game_beta/game_regfiles/M_left_half_circle_q[8]_i_7_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.050 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_14/O
                         net (fo=1, routed)           0.665     8.716    game_beta/game_regfiles/M_left_half_circle_q[3]_i_14_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.124     8.840 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_5/O
                         net (fo=3, routed)           0.552     9.392    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.516 f  game_beta/game_regfiles/M_left_half_circle_q[3]_i_2/O
                         net (fo=37, routed)          1.032    10.548    game_beta/game_controlunit/M_left_half_circle_q_reg[3]_0
    SLICE_X54Y64         LUT4 (Prop_lut4_I1_O)        0.124    10.672 r  game_beta/game_controlunit/M_left_half_circle_q[6]_i_17/O
                         net (fo=3, routed)           0.619    11.291    game_beta/game_controlunit/M_temp_var3_q_reg[2]_3
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    11.415 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_8/O
                         net (fo=3, routed)           0.594    12.009    game_beta/game_controlunit/M_left_half_circle_q[8]_i_8_n_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I0_O)        0.116    12.125 f  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=1, routed)           0.652    12.776    game_beta/game_regfiles/M_left_half_circle_q[8]_i_2
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.328    13.104 r  game_beta/game_regfiles/M_left_half_circle_q[8]_i_6/O
                         net (fo=1, routed)           0.584    13.688    game_beta/game_controlunit/M_left_half_circle_q_reg[8]_1
    SLICE_X55Y64         LUT5 (Prop_lut5_I3_O)        0.124    13.812 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_2/O
                         net (fo=1, routed)           0.149    13.961    game_beta/game_controlunit/M_left_half_circle_q[8]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.124    14.085 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_1/O
                         net (fo=11, routed)          0.571    14.656    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_10[8]
    SLICE_X55Y62         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         1.438    14.842    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[8]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X55Y62         FDRE (Setup_fdre_C_D)       -0.061    15.004    game_beta/game_regfiles/M_player2_score_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  0.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game_beta/game_circle_clock/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_circle_clock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.465%)  route 0.175ns (48.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.556     1.500    game_beta/game_circle_clock/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  game_beta/game_circle_clock/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_beta/game_circle_clock/M_ctr_q_reg[0]/Q
                         net (fo=11, routed)          0.175     1.816    game_beta/game_circle_clock/M_ctr_q_reg[3]_0[0]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  game_beta/game_circle_clock/M_ctr_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.861    game_beta/game_circle_clock/p_1_in[3]
    SLICE_X50Y69         FDRE                                         r  game_beta/game_circle_clock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.824     2.014    game_beta/game_circle_clock/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  game_beta/game_circle_clock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.120     1.655    game_beta/game_circle_clock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 p1_score_decoder/seg/ctr/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.155%)  route 0.144ns (40.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.560     1.504    p1_score_decoder/seg/ctr/CLK
    SLICE_X42Y59         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  p1_score_decoder/seg/ctr/M_ctr_q_reg[9]/Q
                         net (fo=13, routed)          0.144     1.812    p1_score_decoder/seg/ctr/M_ctr_q[9]
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  p1_score_decoder/seg/ctr/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p1_score_decoder/seg/ctr/M_ctr_d[5]
    SLICE_X42Y58         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     2.019    p1_score_decoder/seg/ctr/CLK
    SLICE_X42Y58         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[5]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120     1.640    p1_score_decoder/seg/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.557     1.501    reset_cond/CLK
    SLICE_X56Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.164     1.665 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.143     1.808    reset_cond/M_stage_d[2]
    SLICE_X56Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.823     2.013    reset_cond/CLK
    SLICE_X56Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X56Y70         FDSE (Hold_fdse_C_D)         0.083     1.584    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.998%)  route 0.158ns (43.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.560     1.504    p1_score_decoder/seg/ctr/CLK
    SLICE_X42Y58         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.158     1.825    p1_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  p1_score_decoder/seg/ctr/M_ctr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    p1_score_decoder/seg/ctr/M_ctr_d[9]
    SLICE_X42Y59         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     2.019    p1_score_decoder/seg/ctr/CLK
    SLICE_X42Y59         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[9]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.641    p1_score_decoder/seg/ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.925%)  route 0.165ns (44.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.560     1.504    p1_score_decoder/seg/ctr/CLK
    SLICE_X42Y58         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.165     1.833    p1_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  p1_score_decoder/seg/ctr/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p1_score_decoder/seg/ctr/M_ctr_d[4]
    SLICE_X42Y57         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.830     2.019    p1_score_decoder/seg/ctr/CLK
    SLICE_X42Y57         FDRE                                         r  p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     1.641    p1_score_decoder/seg/ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.557     1.501    reset_cond/CLK
    SLICE_X56Y70         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDSE (Prop_fdse_C_Q)         0.164     1.665 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.828    reset_cond/M_stage_d[1]
    SLICE_X56Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.823     2.013    reset_cond/CLK
    SLICE_X56Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X56Y70         FDSE (Hold_fdse_C_D)         0.090     1.591    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_score_decoder/seg/ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.029%)  route 0.158ns (45.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.552     1.496    p2_score_decoder/seg/ctr/CLK
    SLICE_X44Y78         FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  p2_score_decoder/seg/ctr/M_ctr_q_reg[6]/Q
                         net (fo=13, routed)          0.158     1.795    p2_score_decoder/seg/ctr/M_ctr_q[6]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  p2_score_decoder/seg/ctr/M_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.840    p2_score_decoder/seg/ctr/M_ctr_d[3]
    SLICE_X44Y77         FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.818     2.008    p2_score_decoder/seg/ctr/CLK
    SLICE_X44Y77         FDRE                                         r  p2_score_decoder/seg/ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.092     1.601    p2_score_decoder/seg/ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.074%)  route 0.185ns (49.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.588     1.532    timer_decoder/seg/ctr/CLK
    SLICE_X61Y85         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  timer_decoder/seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=13, routed)          0.185     1.858    timer_decoder/seg/ctr/M_ctr_q[1]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.903 r  timer_decoder/seg/ctr/M_ctr_q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.903    timer_decoder/seg/ctr/M_ctr_d[7]
    SLICE_X63Y86         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.858     2.048    timer_decoder/seg/ctr/CLK
    SLICE_X63Y86         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.092     1.661    timer_decoder/seg/ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.673%)  route 0.188ns (50.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.588     1.532    timer_decoder/seg/ctr/CLK
    SLICE_X61Y85         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 f  timer_decoder/seg/ctr/M_ctr_q_reg[1]/Q
                         net (fo=13, routed)          0.188     1.861    timer_decoder/seg/ctr/M_ctr_q[1]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  timer_decoder/seg/ctr/M_ctr_q[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.906    timer_decoder/seg/ctr/M_ctr_d[8]
    SLICE_X63Y86         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.858     2.048    timer_decoder/seg/ctr/CLK
    SLICE_X63Y86         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.092     1.661    timer_decoder/seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 timer_decoder/seg/ctr/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_decoder/seg/ctr/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.659%)  route 0.167ns (47.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.590     1.534    timer_decoder/seg/ctr/CLK
    SLICE_X63Y87         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  timer_decoder/seg/ctr/M_ctr_q_reg[9]/Q
                         net (fo=13, routed)          0.167     1.842    timer_decoder/seg/ctr/M_ctr_q[9]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  timer_decoder/seg/ctr/M_ctr_q[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.887    timer_decoder/seg/ctr/M_ctr_d[5]
    SLICE_X63Y86         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=340, routed)         0.858     2.048    timer_decoder/seg/ctr/CLK
    SLICE_X63Y86         FDRE                                         r  timer_decoder/seg/ctr/M_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.092     1.640    timer_decoder/seg/ctr/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   game_beta/countdown_rising_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   game_beta/countdown_timer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y71   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y71   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y66   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y66   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y67   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y67   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y67   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game_beta/game_regfiles/M_player2_score_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game_beta/game_regfiles/M_player2_score_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y57   p1_score_decoder/seg/ctr/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   p1_score_decoder/seg/ctr/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y57   p1_score_decoder/seg/ctr/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y57   p1_score_decoder/seg/ctr/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   p1_score_decoder/seg/ctr/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   p1_score_decoder/seg/ctr/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   p1_score_decoder/seg/ctr/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y58   p1_score_decoder/seg/ctr/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   game_beta/countdown_rising_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71   game_beta/game_circle_clock/freq_divider/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game_beta/game_regfiles/M_player2_score_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   game_beta/game_regfiles/M_player2_score_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   game_beta/game_regfiles/M_right_half_circle_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   game_beta/game_regfiles/M_right_half_circle_q_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   game_beta/game_regfiles/M_right_half_circle_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   game_beta/game_regfiles/M_right_half_circle_q_reg[13]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   game_beta/game_regfiles/M_right_half_circle_q_reg[14]/C



