#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 09:14:20 2016
# Process ID: 20760
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_auto_cc_0_synth_1
# Command line: vivado -log xcl_design_auto_cc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_auto_cc_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_auto_cc_0_synth_1/xcl_design_auto_cc_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_auto_cc_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_auto_cc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1400.086 ; gain = 489.145 ; free physical = 6024 ; free virtual = 7686
INFO: [Synth 8-638] synthesizing module 'xcl_design_auto_cc_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_0/synth/xcl_design_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_axi_clock_converter' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized0' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized1' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized2' (4#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_axi_clock_converter' (6#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_auto_cc_0' (7#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_auto_cc_0/synth/xcl_design_auto_cc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1521.559 ; gain = 610.617 ; free physical = 5902 ; free virtual = 7564
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1521.559 ; gain = 610.617 ; free physical = 5902 ; free virtual = 7564
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1990.188 ; gain = 0.004 ; free physical = 5584 ; free virtual = 7246
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1990.188 ; gain = 1079.246 ; free physical = 5582 ; free virtual = 7244
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1990.188 ; gain = 1079.246 ; free physical = 5582 ; free virtual = 7244
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1990.188 ; gain = 1079.246 ; free physical = 5582 ; free virtual = 7244
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1990.188 ; gain = 1079.246 ; free physical = 5578 ; free virtual = 7240
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1990.188 ; gain = 1079.246 ; free physical = 5563 ; free virtual = 7225
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2131.184 ; gain = 1220.242 ; free physical = 5325 ; free virtual = 6987
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2141.199 ; gain = 1230.258 ; free physical = 5316 ; free virtual = 6978
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2151.215 ; gain = 1240.273 ; free physical = 5306 ; free virtual = 6968
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |     5|
|3     |LUT3 |    15|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   354|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2151.219 ; gain = 1240.277 ; free physical = 5306 ; free virtual = 6968
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2347.910 ; gain = 1029.828 ; free physical = 5153 ; free virtual = 6815
