// Seed: 2164248415
module module_0 (
    id_1[-1 :-1'h0],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1 : 1'b0],
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  input logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  assign id_2 = ^ -1'b0;
  logic id_11;
  wand  id_12;
  assign id_4  = id_8;
  assign id_12 = -1;
  assign id_5  = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd12
) (
    output tri1 id_0,
    input wor _id_1,
    output tri id_2,
    input supply1 id_3
);
  logic [7:0][id_1  &&  id_1 : -1] id_5;
  assign id_0 = id_5;
  logic id_6;
  ;
  assign id_5[id_1-:-1'h0] = id_1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6
  );
endmodule
