INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_2.1/lab_project_2.1.srcs/sim_1/new/simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_project'
