var g_data = {"24":{"st":"inst","pa":0,"n":"/testbench/apb_if","l":"SystemVerilog","sn":209,"du":{"n":"work.cfs_apb_if","s":7,"b":1},"bc":[{"n":"testbench","s":23,"b":1},{"n":"apb_if","s":24,"z":1}],"loc":{"cp":100.00,"data":{"a":[15,15]}}},"25":{"st":"inst","pa":0,"n":"/testbench/md_rx_if","l":"SystemVerilog","sn":209,"du":{"n":"work.cfs_md_if","s":2,"b":1},"bc":[{"n":"testbench","s":23,"b":1},{"n":"md_rx_if","s":25,"z":1}],"loc":{"cp":76.92,"data":{"a":[13,10]}}},"26":{"st":"inst","pa":0,"n":"/testbench/md_tx_if","l":"SystemVerilog","sn":209,"du":{"n":"work.cfs_md_if","s":2,"b":1},"bc":[{"n":"testbench","s":23,"b":1},{"n":"md_tx_if","s":26,"z":1}],"loc":{"cp":69.23,"data":{"a":[13,9]}}},"32":{"st":"inst","pa":0,"n":"/testbench/dut/core/rx_fifo","l":"Verilog","sn":220,"du":{"n":"work.cfs_synch_fifo","s":18,"b":1},"bc":[{"n":"testbench","s":23,"b":1},{"n":"dut","s":28,"b":1},{"n":"core","s":29,"b":1},{"n":"rx_fifo","s":32,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2]}}},"33":{"st":"inst","pa":0,"n":"/testbench/dut/core/tx_fifo","l":"Verilog","sn":220,"du":{"n":"work.cfs_synch_fifo","s":18,"b":1},"bc":[{"n":"testbench","s":23,"b":1},{"n":"dut","s":28,"b":1},{"n":"core","s":29,"b":1},{"n":"tx_fifo","s":33,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2]}}},"29":{"st":"inst","pa":0,"n":"/testbench/dut/core","l":"Verilog","sn":219,"du":{"n":"work.cfs_aligner_core","s":15,"b":1},"bc":[{"n":"testbench","s":23,"b":1},{"n":"dut","s":28,"b":1},{"n":"core","s":29,"z":1}],"children":[{"n":"tx_fifo","id":33,"zf":1,"tc":100.00,"a":100.00},{"n":"rx_fifo","id":32,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[7,7]}},"loc":{"cp":100.00,"data":{"a":[3,3]}}},"28":{"st":"inst","pa":0,"n":"/testbench/dut","l":"Verilog","sn":209,"du":{"n":"work.cfs_aligner","s":14,"b":0},"bc":[{"n":"testbench","s":23,"b":1},{"n":"dut","s":28,"z":1}],"children":[{"n":"core","id":29,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[7,7]}}},"23":{"st":"inst","pa":0,"n":"/testbench","l":"Verilog","sn":209,"du":{"n":"work.testbench","s":13,"b":0},"bc":[{"n":"testbench","s":23,"z":1}],"children":[{"n":"dut","id":28,"zf":1,"tc":100.00,"a":100.00},{"n":"md_tx_if","id":26,"zf":1,"tc":69.23,"a":69.23},{"n":"md_rx_if","id":25,"zf":1,"tc":76.92,"a":76.92},{"n":"apb_if","id":24,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":85.41,"data":{"a":[48,41]}}},"44":{"st":"inst","pa":0,"n":"/uvm_ext_pkg","l":"SystemVerilog","sn":123,"du":{"n":"work.uvm_ext_pkg","s":5,"b":1},"bc":[{"n":"uvm_ext_pkg","s":44,"z":1}],"loc":{"cp":100.00,"data":{"gb":[48,48],"cvpc":[2],"g":[2,100.00]}}},"45":{"st":"inst","pa":0,"n":"/cfs_md_pkg","l":"SystemVerilog","sn":134,"du":{"n":"work.cfs_md_pkg","s":6,"b":1},"bc":[{"n":"cfs_md_pkg","s":45,"z":1}],"loc":{"cp":67.42,"data":{"gb":[40,29],"cvpc":[7],"g":[2,67.42]}}},"46":{"st":"inst","pa":0,"n":"/cfs_apb_pkg","l":"SystemVerilog","sn":166,"du":{"n":"work.cfs_apb_pkg","s":8,"b":1},"bc":[{"n":"cfs_apb_pkg","s":46,"z":1}],"loc":{"cp":53.51,"data":{"gb":[31,14],"cvpc":[7],"g":[2,53.51]}}},"47":{"st":"inst","pa":0,"n":"/cfs_algn_pkg","l":"SystemVerilog","sn":183,"du":{"n":"work.cfs_algn_pkg","s":9,"b":1},"bc":[{"n":"cfs_algn_pkg","s":47,"z":1}],"loc":{"cp":0.00,"data":{"gb":[355,0],"cvpc":[6],"g":[1,0.00]}}},"9":{"st":"du","pa":0,"n":"work.cfs_algn_pkg","l":"SystemVerilog","sn":183,"one_inst":47,"loc":{"cp":0.00,"data":{"gb":[355,0],"cvpc":[6],"g":[1,0.00]}}},"15":{"st":"du","pa":0,"n":"work.cfs_aligner_core","l":"Verilog","sn":220,"one_inst":29,"loc":{"cp":100.00,"data":{"a":[3,3]}}},"7":{"st":"du","pa":0,"n":"work.cfs_apb_if","l":"SystemVerilog","sn":165,"loc":{"cp":100.00,"data":{"a":[15,15]}}},"8":{"st":"du","pa":0,"n":"work.cfs_apb_pkg","l":"SystemVerilog","sn":166,"one_inst":46,"loc":{"cp":53.51,"data":{"gb":[31,14],"cvpc":[7],"g":[2,53.51]}}},"2":{"st":"du","pa":0,"n":"work.cfs_md_if","l":"SystemVerilog","sn":2,"loc":{"cp":76.92,"data":{"a":[13,10]}}},"6":{"st":"du","pa":0,"n":"work.cfs_md_pkg","l":"SystemVerilog","sn":134,"one_inst":45,"loc":{"cp":67.42,"data":{"gb":[40,29],"cvpc":[7],"g":[2,67.42]}}},"18":{"st":"du","pa":0,"n":"work.cfs_synch_fifo","l":"Verilog","sn":223,"loc":{"cp":100.00,"data":{"a":[2,2]}}},"5":{"st":"du","pa":0,"n":"work.uvm_ext_pkg","l":"SystemVerilog","sn":123,"one_inst":44,"loc":{"cp":100.00,"data":{"gb":[48,48],"cvpc":[2],"g":[2,100.00]}}}};
processSummaryData(g_data);