library verilog;
use verilog.vl_types.all;
entity receiveBit is
    port(
        clock           : in     vl_logic;
        serialClock     : in     vl_logic;
        serialData      : in     vl_logic;
        ready           : out    vl_logic;
        data            : out    vl_logic
    );
end receiveBit;
