INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0403/lab0403.srcs/sim_1/new/signext_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0403/lab0403.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
