<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › arm › acornscsi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>acornscsi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/drivers/acorn/scsi/acornscsi.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 1997 Russell King</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  Acorn SCSI driver</span>
<span class="cm"> */</span>
<span class="cp">#ifndef ACORNSCSI_H</span>
<span class="cp">#define ACORNSCSI_H</span>

<span class="cm">/* SBIC registers */</span>
<span class="cp">#define SBIC_OWNID		0</span>
<span class="cp">#define OWNID_FS1		(1&lt;&lt;7)</span>
<span class="cp">#define OWNID_FS2		(1&lt;&lt;6)</span>
<span class="cp">#define OWNID_EHP		(1&lt;&lt;4)</span>
<span class="cp">#define OWNID_EAF		(1&lt;&lt;3)</span>

<span class="cp">#define SBIC_CTRL		1</span>
<span class="cp">#define CTRL_DMAMODE		(1&lt;&lt;7)</span>
<span class="cp">#define CTRL_DMADBAMODE		(1&lt;&lt;6)</span>
<span class="cp">#define CTRL_DMABURST		(1&lt;&lt;5)</span>
<span class="cp">#define CTRL_DMAPOLLED		0</span>
<span class="cp">#define CTRL_HHP		(1&lt;&lt;4)</span>
<span class="cp">#define CTRL_EDI		(1&lt;&lt;3)</span>
<span class="cp">#define CTRL_IDI		(1&lt;&lt;2)</span>
<span class="cp">#define CTRL_HA			(1&lt;&lt;1)</span>
<span class="cp">#define CTRL_HSP		(1&lt;&lt;0)</span>

<span class="cp">#define SBIC_TIMEOUT		2</span>
<span class="cp">#define SBIC_TOTSECTS		3</span>
<span class="cp">#define SBIC_TOTHEADS		4</span>
<span class="cp">#define SBIC_TOTCYLH		5</span>
<span class="cp">#define SBIC_TOTCYLL		6</span>
<span class="cp">#define SBIC_LOGADDRH		7</span>
<span class="cp">#define SBIC_LOGADDRM2		8</span>
<span class="cp">#define SBIC_LOGADDRM1		9</span>
<span class="cp">#define SBIC_LOGADDRL		10</span>
<span class="cp">#define SBIC_SECTORNUM		11</span>
<span class="cp">#define SBIC_HEADNUM		12</span>
<span class="cp">#define SBIC_CYLH		13</span>
<span class="cp">#define SBIC_CYLL		14</span>
<span class="cp">#define SBIC_TARGETLUN		15</span>
<span class="cp">#define TARGETLUN_TLV		(1&lt;&lt;7)</span>
<span class="cp">#define TARGETLUN_DOK		(1&lt;&lt;6)</span>

<span class="cp">#define SBIC_CMNDPHASE		16</span>
<span class="cp">#define SBIC_SYNCHTRANSFER	17</span>
<span class="cp">#define SYNCHTRANSFER_OF0	0x00</span>
<span class="cp">#define SYNCHTRANSFER_OF1	0x01</span>
<span class="cp">#define SYNCHTRANSFER_OF2	0x02</span>
<span class="cp">#define SYNCHTRANSFER_OF3	0x03</span>
<span class="cp">#define SYNCHTRANSFER_OF4	0x04</span>
<span class="cp">#define SYNCHTRANSFER_OF5	0x05</span>
<span class="cp">#define SYNCHTRANSFER_OF6	0x06</span>
<span class="cp">#define SYNCHTRANSFER_OF7	0x07</span>
<span class="cp">#define SYNCHTRANSFER_OF8	0x08</span>
<span class="cp">#define SYNCHTRANSFER_OF9	0x09</span>
<span class="cp">#define SYNCHTRANSFER_OF10	0x0A</span>
<span class="cp">#define SYNCHTRANSFER_OF11	0x0B</span>
<span class="cp">#define SYNCHTRANSFER_OF12	0x0C</span>
<span class="cp">#define SYNCHTRANSFER_8DBA	0x00</span>
<span class="cp">#define SYNCHTRANSFER_2DBA	0x20</span>
<span class="cp">#define SYNCHTRANSFER_3DBA	0x30</span>
<span class="cp">#define SYNCHTRANSFER_4DBA	0x40</span>
<span class="cp">#define SYNCHTRANSFER_5DBA	0x50</span>
<span class="cp">#define SYNCHTRANSFER_6DBA	0x60</span>
<span class="cp">#define SYNCHTRANSFER_7DBA	0x70</span>

<span class="cp">#define SBIC_TRANSCNTH		18</span>
<span class="cp">#define SBIC_TRANSCNTM		19</span>
<span class="cp">#define SBIC_TRANSCNTL		20</span>
<span class="cp">#define SBIC_DESTID		21</span>
<span class="cp">#define DESTID_SCC		(1&lt;&lt;7)</span>
<span class="cp">#define DESTID_DPD		(1&lt;&lt;6)</span>

<span class="cp">#define SBIC_SOURCEID		22</span>
<span class="cp">#define SOURCEID_ER		(1&lt;&lt;7)</span>
<span class="cp">#define SOURCEID_ES		(1&lt;&lt;6)</span>
<span class="cp">#define SOURCEID_DSP		(1&lt;&lt;5)</span>
<span class="cp">#define SOURCEID_SIV		(1&lt;&lt;4)</span>

<span class="cp">#define SBIC_SSR		23</span>
<span class="cp">#define SBIC_CMND		24</span>
<span class="cp">#define CMND_RESET		0x00</span>
<span class="cp">#define CMND_ABORT		0x01</span>
<span class="cp">#define CMND_ASSERTATN		0x02</span>
<span class="cp">#define CMND_NEGATEACK		0x03</span>
<span class="cp">#define CMND_DISCONNECT		0x04</span>
<span class="cp">#define CMND_RESELECT		0x05</span>
<span class="cp">#define CMND_SELWITHATN		0x06</span>
<span class="cp">#define CMND_SELECT		0x07</span>
<span class="cp">#define CMND_SELECTATNTRANSFER	0x08</span>
<span class="cp">#define CMND_SELECTTRANSFER	0x09</span>
<span class="cp">#define CMND_RESELECTRXDATA	0x0A</span>
<span class="cp">#define CMND_RESELECTTXDATA	0x0B</span>
<span class="cp">#define CMND_WAITFORSELRECV	0x0C</span>
<span class="cp">#define CMND_SENDSTATCMD	0x0D</span>
<span class="cp">#define CMND_SENDDISCONNECT	0x0E</span>
<span class="cp">#define CMND_SETIDI		0x0F</span>
<span class="cp">#define CMND_RECEIVECMD		0x10</span>
<span class="cp">#define CMND_RECEIVEDTA		0x11</span>
<span class="cp">#define CMND_RECEIVEMSG		0x12</span>
<span class="cp">#define CMND_RECEIVEUSP		0x13</span>
<span class="cp">#define CMND_SENDCMD		0x14</span>
<span class="cp">#define CMND_SENDDATA		0x15</span>
<span class="cp">#define CMND_SENDMSG		0x16</span>
<span class="cp">#define CMND_SENDUSP		0x17</span>
<span class="cp">#define CMND_TRANSLATEADDR	0x18</span>
<span class="cp">#define CMND_XFERINFO		0x20</span>
<span class="cp">#define CMND_SBT		(1&lt;&lt;7)</span>

<span class="cp">#define SBIC_DATA		25</span>
<span class="cp">#define SBIC_ASR		26</span>
<span class="cp">#define ASR_INT			(1&lt;&lt;7)</span>
<span class="cp">#define ASR_LCI			(1&lt;&lt;6)</span>
<span class="cp">#define ASR_BSY			(1&lt;&lt;5)</span>
<span class="cp">#define ASR_CIP			(1&lt;&lt;4)</span>
<span class="cp">#define ASR_PE			(1&lt;&lt;1)</span>
<span class="cp">#define ASR_DBR			(1&lt;&lt;0)</span>

<span class="cm">/* DMAC registers */</span>
<span class="cp">#define DMAC_INIT		0x00</span>
<span class="cp">#define INIT_8BIT		(1)</span>

<span class="cp">#define DMAC_CHANNEL		0x80</span>
<span class="cp">#define CHANNEL_0		0x00</span>
<span class="cp">#define CHANNEL_1		0x01</span>
<span class="cp">#define CHANNEL_2		0x02</span>
<span class="cp">#define CHANNEL_3		0x03</span>

<span class="cp">#define DMAC_TXCNTLO		0x01</span>
<span class="cp">#define DMAC_TXCNTHI		0x81</span>
<span class="cp">#define DMAC_TXADRLO		0x02</span>
<span class="cp">#define DMAC_TXADRMD		0x82</span>
<span class="cp">#define DMAC_TXADRHI		0x03</span>

<span class="cp">#define DMAC_DEVCON0		0x04</span>
<span class="cp">#define DEVCON0_AKL		(1&lt;&lt;7)</span>
<span class="cp">#define DEVCON0_RQL		(1&lt;&lt;6)</span>
<span class="cp">#define DEVCON0_EXW		(1&lt;&lt;5)</span>
<span class="cp">#define DEVCON0_ROT		(1&lt;&lt;4)</span>
<span class="cp">#define DEVCON0_CMP		(1&lt;&lt;3)</span>
<span class="cp">#define DEVCON0_DDMA		(1&lt;&lt;2)</span>
<span class="cp">#define DEVCON0_AHLD		(1&lt;&lt;1)</span>
<span class="cp">#define DEVCON0_MTM		(1&lt;&lt;0)</span>

<span class="cp">#define DMAC_DEVCON1		0x84</span>
<span class="cp">#define DEVCON1_WEV		(1&lt;&lt;1)</span>
<span class="cp">#define DEVCON1_BHLD		(1&lt;&lt;0)</span>

<span class="cp">#define DMAC_MODECON		0x05</span>
<span class="cp">#define MODECON_WOED		0x01</span>
<span class="cp">#define MODECON_VERIFY		0x00</span>
<span class="cp">#define MODECON_READ		0x04</span>
<span class="cp">#define MODECON_WRITE		0x08</span>
<span class="cp">#define MODECON_AUTOINIT	0x10</span>
<span class="cp">#define MODECON_ADDRDIR		0x20</span>
<span class="cp">#define MODECON_DEMAND		0x00</span>
<span class="cp">#define MODECON_SINGLE		0x40</span>
<span class="cp">#define MODECON_BLOCK		0x80</span>
<span class="cp">#define MODECON_CASCADE		0xC0</span>

<span class="cp">#define DMAC_STATUS		0x85</span>
<span class="cp">#define STATUS_TC0		(1&lt;&lt;0)</span>
<span class="cp">#define STATUS_RQ0		(1&lt;&lt;4)</span>

<span class="cp">#define DMAC_TEMPLO		0x06</span>
<span class="cp">#define DMAC_TEMPHI		0x86</span>
<span class="cp">#define DMAC_REQREG		0x07</span>
<span class="cp">#define DMAC_MASKREG		0x87</span>
<span class="cp">#define MASKREG_M0		0x01</span>
<span class="cp">#define MASKREG_M1		0x02</span>
<span class="cp">#define MASKREG_M2		0x04</span>
<span class="cp">#define MASKREG_M3		0x08</span>

<span class="cm">/* miscellaneous internal variables */</span>

<span class="cp">#define MASK_ON		(MASKREG_M3|MASKREG_M2|MASKREG_M1|MASKREG_M0)</span>
<span class="cp">#define MASK_OFF	(MASKREG_M3|MASKREG_M2|MASKREG_M1)</span>

<span class="cm">/*</span>
<span class="cm"> * SCSI driver phases</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
    <span class="n">PHASE_IDLE</span><span class="p">,</span>					<span class="cm">/* we&#39;re not planning on doing anything	 */</span>
    <span class="n">PHASE_CONNECTING</span><span class="p">,</span>				<span class="cm">/* connecting to a target		 */</span>
    <span class="n">PHASE_CONNECTED</span><span class="p">,</span>				<span class="cm">/* connected to a target		 */</span>
    <span class="n">PHASE_MSGOUT</span><span class="p">,</span>				<span class="cm">/* message out to device		 */</span>
    <span class="n">PHASE_RECONNECTED</span><span class="p">,</span>				<span class="cm">/* reconnected				 */</span>
    <span class="n">PHASE_COMMANDPAUSED</span><span class="p">,</span>			<span class="cm">/* command partly sent			 */</span>
    <span class="n">PHASE_COMMAND</span><span class="p">,</span>				<span class="cm">/* command all sent			 */</span>
    <span class="n">PHASE_DATAOUT</span><span class="p">,</span>				<span class="cm">/* data out to device			 */</span>
    <span class="n">PHASE_DATAIN</span><span class="p">,</span>				<span class="cm">/* data in from device			 */</span>
    <span class="n">PHASE_STATUSIN</span><span class="p">,</span>				<span class="cm">/* status in from device		 */</span>
    <span class="n">PHASE_MSGIN</span><span class="p">,</span>				<span class="cm">/* message in from device		 */</span>
    <span class="n">PHASE_DONE</span><span class="p">,</span>					<span class="cm">/* finished				 */</span>
    <span class="n">PHASE_ABORTED</span><span class="p">,</span>				<span class="cm">/* aborted				 */</span>
    <span class="n">PHASE_DISCONNECT</span><span class="p">,</span>				<span class="cm">/* disconnecting			 */</span>
<span class="p">}</span> <span class="n">phase_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * After interrupt, what to do now</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
    <span class="n">INTR_IDLE</span><span class="p">,</span>					<span class="cm">/* not expecting another IRQ		 */</span>
    <span class="n">INTR_NEXT_COMMAND</span><span class="p">,</span>				<span class="cm">/* start next command			 */</span>
    <span class="n">INTR_PROCESSING</span><span class="p">,</span>				<span class="cm">/* interrupt routine still processing	 */</span>
<span class="p">}</span> <span class="n">intr_ret_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * DMA direction</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
    <span class="n">DMA_OUT</span><span class="p">,</span>					<span class="cm">/* DMA from memory to chip		*/</span>
    <span class="n">DMA_IN</span>					<span class="cm">/* DMA from chip to memory		*/</span>
<span class="p">}</span> <span class="n">dmadir_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Synchronous transfer state</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>					<span class="cm">/* Synchronous transfer state		*/</span>
    <span class="n">SYNC_ASYNCHRONOUS</span><span class="p">,</span>				<span class="cm">/* don&#39;t negotiate synchronous transfers*/</span>
    <span class="n">SYNC_NEGOCIATE</span><span class="p">,</span>				<span class="cm">/* start negotiation			*/</span>
    <span class="n">SYNC_SENT_REQUEST</span><span class="p">,</span>				<span class="cm">/* sent SDTR message			*/</span>
    <span class="n">SYNC_COMPLETED</span><span class="p">,</span>				<span class="cm">/* received SDTR reply			*/</span>
<span class="p">}</span> <span class="n">syncxfer_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Command type</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>					<span class="cm">/* command type				*/</span>
    <span class="n">CMD_READ</span><span class="p">,</span>					<span class="cm">/* READ_6, READ_10, READ_12		*/</span>
    <span class="n">CMD_WRITE</span><span class="p">,</span>					<span class="cm">/* WRITE_6, WRITE_10, WRITE_12		*/</span>
    <span class="n">CMD_MISC</span><span class="p">,</span>					<span class="cm">/* Others				*/</span>
<span class="p">}</span> <span class="n">cmdtype_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Data phase direction</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>					<span class="cm">/* Data direction			*/</span>
    <span class="n">DATADIR_IN</span><span class="p">,</span>					<span class="cm">/* Data in phase expected		*/</span>
    <span class="n">DATADIR_OUT</span>					<span class="cm">/* Data out phase expected		*/</span>
<span class="p">}</span> <span class="n">datadir_t</span><span class="p">;</span>

<span class="cp">#include &quot;queue.h&quot;</span>
<span class="cp">#include &quot;msgqueue.h&quot;</span>

<span class="cp">#define STATUS_BUFFER_SIZE	32</span>
<span class="cm">/*</span>
<span class="cm"> * This is used to dump the previous states of the SBIC</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">status_entry</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">when</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">ssr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">ph</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">irq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">unused</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define ADD_STATUS(_q,_ssr,_ph,_irq) \</span>
<span class="cp">({									\</span>
<span class="cp">	host-&gt;status[(_q)][host-&gt;status_ptr[(_q)]].when = jiffies;	\</span>
<span class="cp">	host-&gt;status[(_q)][host-&gt;status_ptr[(_q)]].ssr  = (_ssr);	\</span>
<span class="cp">	host-&gt;status[(_q)][host-&gt;status_ptr[(_q)]].ph   = (_ph);	\</span>
<span class="cp">	host-&gt;status[(_q)][host-&gt;status_ptr[(_q)]].irq  = (_irq);	\</span>
<span class="cp">	host-&gt;status_ptr[(_q)] = (host-&gt;status_ptr[(_q)] + 1) &amp; (STATUS_BUFFER_SIZE - 1); \</span>
<span class="cp">})</span>

<span class="cm">/*</span>
<span class="cm"> * AcornSCSI host specific data</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">acornscsi_hostdata</span> <span class="p">{</span>
    <span class="cm">/* miscellaneous */</span>
    <span class="k">struct</span> <span class="n">Scsi_Host</span>	<span class="o">*</span><span class="n">host</span><span class="p">;</span>			<span class="cm">/* host					*/</span>
    <span class="k">struct</span> <span class="n">scsi_cmnd</span>	<span class="o">*</span><span class="n">SCpnt</span><span class="p">;</span>			<span class="cm">/* currently processing command		*/</span>
    <span class="k">struct</span> <span class="n">scsi_cmnd</span>	<span class="o">*</span><span class="n">origSCpnt</span><span class="p">;</span>		<span class="cm">/* original connecting command		*/</span>
    <span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">base</span><span class="p">;</span>			<span class="cm">/* memc base address 			*/</span>
    <span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">fast</span><span class="p">;</span>			<span class="cm">/* fast ioc base address		*/</span>

    <span class="cm">/* driver information */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">irq</span><span class="p">;</span>			<span class="cm">/* interrupt				*/</span>
	<span class="n">phase_t</span>		<span class="n">phase</span><span class="p">;</span>			<span class="cm">/* current phase			*/</span>

	<span class="k">struct</span> <span class="p">{</span>
	    <span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">target</span><span class="p">;</span>		<span class="cm">/* reconnected target			*/</span>
	    <span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">lun</span><span class="p">;</span>		<span class="cm">/* reconnected lun			*/</span>
	    <span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">tag</span><span class="p">;</span>		<span class="cm">/* reconnected tag			*/</span>
	<span class="p">}</span> <span class="n">reconnected</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">scsi_pointer</span>	<span class="n">SCp</span><span class="p">;</span>			<span class="cm">/* current commands data pointer	*/</span>

	<span class="n">MsgQueue_t</span>	<span class="n">msgs</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">short</span>	<span class="n">last_message</span><span class="p">;</span>		<span class="cm">/* last message to be sent		*/</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">disconnectable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* this command can be disconnected	*/</span>
    <span class="p">}</span> <span class="n">scsi</span><span class="p">;</span>

    <span class="cm">/* statistics information */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">queues</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">removes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">fins</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">reads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">writes</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">miscs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">disconnects</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">aborts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">resets</span><span class="p">;</span>
    <span class="p">}</span> <span class="n">stats</span><span class="p">;</span>

    <span class="cm">/* queue handling */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="n">Queue_t</span>		<span class="n">issue</span><span class="p">;</span>			<span class="cm">/* issue queue				*/</span>
	<span class="n">Queue_t</span>		<span class="n">disconnected</span><span class="p">;</span>		<span class="cm">/* disconnected command queue		*/</span>
    <span class="p">}</span> <span class="n">queues</span><span class="p">;</span>

    <span class="cm">/* per-device info */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">sync_xfer</span><span class="p">;</span>		<span class="cm">/* synchronous transfer (SBIC value)	*/</span>
	<span class="n">syncxfer_t</span>	<span class="n">sync_state</span><span class="p">;</span>		<span class="cm">/* sync xfer negotiation state		*/</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">disconnect_ok</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* device can disconnect		*/</span>
    <span class="p">}</span> <span class="n">device</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
    <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">busyluns</span><span class="p">[</span><span class="mi">64</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)];</span><span class="cm">/* array of bits indicating LUNs busy	*/</span>

    <span class="cm">/* DMA info */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">free_addr</span><span class="p">;</span>		<span class="cm">/* next free address			*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">start_addr</span><span class="p">;</span>		<span class="cm">/* start address of current transfer	*/</span>
	<span class="n">dmadir_t</span>	<span class="n">direction</span><span class="p">;</span>		<span class="cm">/* dma direction			*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">transferred</span><span class="p">;</span>		<span class="cm">/* number of bytes transferred		*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">xfer_start</span><span class="p">;</span>		<span class="cm">/* scheduled DMA transfer start		*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">xfer_length</span><span class="p">;</span>		<span class="cm">/* scheduled DMA transfer length	*/</span>
	<span class="kt">char</span>		<span class="o">*</span><span class="n">xfer_ptr</span><span class="p">;</span>		<span class="cm">/* pointer to area			*/</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">xfer_required</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* set if we need to transfer something	*/</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">xfer_setup</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* set if DMA is setup			*/</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">xfer_done</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* set if DMA reached end of BH list	*/</span>
    <span class="p">}</span> <span class="n">dma</span><span class="p">;</span>

    <span class="cm">/* card info */</span>
    <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">page_reg</span><span class="p">;</span>		<span class="cm">/* current setting of page reg		*/</span>
    <span class="p">}</span> <span class="n">card</span><span class="p">;</span>

    <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">status_ptr</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>
    <span class="k">struct</span> <span class="n">status_entry</span> <span class="n">status</span><span class="p">[</span><span class="mi">9</span><span class="p">][</span><span class="n">STATUS_BUFFER_SIZE</span><span class="p">];</span>
<span class="p">}</span> <span class="n">AS_Host</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* ACORNSCSI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
