`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:38:00 CST (May 26 2023 04:38:00 UTC)

module SobelFilter_Add2i1u4_4(in1, out1);
  input [3:0] in1;
  output [4:0] out1;
  wire [3:0] in1;
  wire [4:0] out1;
  wire inc_add_21_2_1_n_0, inc_add_21_2_1_n_1, inc_add_21_2_1_n_4;
  INVX1 g3(.A (in1[0]), .Y (out1[0]));
  XNOR2X1 inc_add_21_2_1_g38(.A (in1[3]), .B (inc_add_21_2_1_n_4), .Y
       (out1[3]));
  XNOR2X1 inc_add_21_2_1_g39(.A (in1[2]), .B (inc_add_21_2_1_n_0), .Y
       (out1[2]));
  NAND2BX1 inc_add_21_2_1_g40(.AN (inc_add_21_2_1_n_0), .B (in1[2]), .Y
       (inc_add_21_2_1_n_4));
  NOR2X1 inc_add_21_2_1_g41(.A (inc_add_21_2_1_n_1), .B
       (inc_add_21_2_1_n_0), .Y (out1[4]));
  XOR2XL inc_add_21_2_1_g42(.A (in1[1]), .B (in1[0]), .Y (out1[1]));
  NAND2X1 inc_add_21_2_1_g43(.A (in1[3]), .B (in1[2]), .Y
       (inc_add_21_2_1_n_1));
  NAND2X1 inc_add_21_2_1_g44(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_21_2_1_n_0));
endmodule


