==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (real_matmul.cpp:34:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (real_matmul.cpp:44:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (real_matmul.cpp:54:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.37 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.87 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'MatA_DRAM' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (real_matmul.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:32:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:32:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:76:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:76:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.47 seconds; current allocated memory: 760.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 765.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 770.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (real_matmul.cpp:45) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_3' (real_matmul.cpp:55) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:67) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:78) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 801.164 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:32:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:52:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:64:17) in function 'real_matmul' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:62:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:76:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:46:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 872.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_A_ROWS_VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 880.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 880.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 880.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 880.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_VITIS_LOOP_55_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln56) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_VITIS_LOOP_55_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_VITIS_LOOP_55_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 880.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 880.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 880.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 880.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln79) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 880.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 880.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 884.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 884.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1' pipeline 'MAT_A_ROWS_VITIS_LOOP_35_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_VITIS_LOOP_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 886.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2' pipeline 'MAT_B_ROWS_VITIS_LOOP_45_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_VITIS_LOOP_45_2/m_axi_mem_ARLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:30:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:31:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:33:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:34:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.4 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.1 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'MAT_C_COLS' (real_matmul.cpp:84:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_C_COLS_INIT' (real_matmul.cpp:60:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_B_COLS' (real_matmul.cpp:50:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_A_COLS' (real_matmul.cpp:40:2) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'MatA_DRAM' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (real_matmul.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:38:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:38:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:48:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:48:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:82:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:82:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.82 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.17 seconds; current allocated memory: 761.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 769.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 774.176 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_ROWS' (real_matmul.cpp:38) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_ROWS' (real_matmul.cpp:48) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:73) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS' (real_matmul.cpp:82) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 808.633 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:70:17) in function 'real_matmul' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:68:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:42:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:52:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:62:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.98 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42) and bus read operation ('mem_addr_read', real_matmul.cpp:42) on port 'mem' (real_matmul.cpp:42).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 152, loop 'MAT_A_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 918.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52) and bus read operation ('mem_addr_read', real_matmul.cpp:52) on port 'mem' (real_matmul.cpp:52).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_B_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0 seconds. Elapsed time: 2.08 seconds; current allocated memory: 918.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_1_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_3_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_5_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_7_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_133_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_195_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_197_write_ln62', real_matmul.cpp:62) of constant 0 on array 'MatC_V' due to limited memory ports (II = 99). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 100, Depth = 100, loop 'MAT_C_ROWS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.9 seconds; current allocated memory: 918.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 918.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84) and bus write operation ('mem_addr_write_ln84', real_matmul.cpp:84) on port 'mem' (real_matmul.cpp:84).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_C_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 918.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 918.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS' pipeline 'MAT_A_ROWS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 918.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS' pipeline 'MAT_B_ROWS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 925.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 943.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1508_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 958.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS' pipeline 'MAT_C_ROWS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 976.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1000.723 MB.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:40:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:51:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:62:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:87:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:30:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:31:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:33:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:34:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.41 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.92 seconds; current allocated memory: 760.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (real_matmul.cpp:88:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_3' (real_matmul.cpp:63:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (real_matmul.cpp:52:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (real_matmul.cpp:41:19) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'MatA_DRAM' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (real_matmul.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:38:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:38:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:49:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:49:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:85:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:85:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.47 seconds; current allocated memory: 761.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 769.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 774.281 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_ROWS' (real_matmul.cpp:38) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_ROWS' (real_matmul.cpp:49) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS_INIT' (real_matmul.cpp:60) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:76) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS' (real_matmul.cpp:85) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 809.125 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:73:17) in function 'real_matmul' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:71:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:43:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 152, loop 'MAT_A_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 919.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_B_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 2.09 seconds; current allocated memory: 919.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_1_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_3_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_5_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_7_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_133_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_195_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' (loop 'MAT_C_ROWS_INIT'): Unable to schedule 'store' operation ('MatC_V_addr_197_write_ln65', real_matmul.cpp:65) of constant 0 on array 'MatC_V' due to limited memory ports (II = 99). Please consider using a memory core with more ports or partitioning the array 'MatC_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 100, Depth = 100, loop 'MAT_C_ROWS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.76 seconds. CPU system time: 0 seconds. Elapsed time: 4.88 seconds; current allocated memory: 919.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 919.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_C_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 919.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 919.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS' pipeline 'MAT_A_ROWS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 919.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS' pipeline 'MAT_B_ROWS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 925.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 943.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1508_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 958.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS' pipeline 'MAT_C_ROWS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 976.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:40:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:51:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:62:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.4 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.92 seconds; current allocated memory: 760.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (real_matmul.cpp:88:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_3' (real_matmul.cpp:63:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (real_matmul.cpp:52:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (real_matmul.cpp:41:19) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'MatC_DRAM' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (real_matmul.cpp:34:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'MatB_DRAM' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (real_matmul.cpp:31:9)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'MatA_DRAM' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'malloccall'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (real_matmul.cpp:28:9)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Complete partitioning on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:38:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:38:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:49:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:49:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:85:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:85:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.2 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.89 seconds; current allocated memory: 761.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 780.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 783.297 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_ROWS' (real_matmul.cpp:38) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_ROWS' (real_matmul.cpp:49) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS_INIT' (real_matmul.cpp:60) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:76) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS' (real_matmul.cpp:85) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.76 seconds; current allocated memory: 829.871 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:73:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:71:13) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:43:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.9 seconds; current allocated memory: 960.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43) and bus read operation ('mem_addr_read', real_matmul.cpp:43) on port 'mem' (real_matmul.cpp:43).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 152, loop 'MAT_A_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 973.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 973.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54) and bus read operation ('mem_addr_read', real_matmul.cpp:54) on port 'mem' (real_matmul.cpp:54).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_B_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 980.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 980.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'MAT_C_ROWS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 980.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 980.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 997.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 997.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88) and bus write operation ('mem_addr_write_ln88', real_matmul.cpp:88) on port 'mem' (real_matmul.cpp:88).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_C_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1005.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1005.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:35:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:46:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:57:9)
WARNING: [HLS 207-5558] Only for/while/do support the pipeline  pragma (real_matmul.cpp:82:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.4 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.84 seconds; current allocated memory: 760.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_4' (real_matmul.cpp:83:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_3' (real_matmul.cpp:58:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (real_matmul.cpp:47:19) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_1' (real_matmul.cpp:36:19) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Complete partitioning on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:44:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:44:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:80:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:80:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.1 seconds. CPU system time: 0.25 seconds. Elapsed time: 8.77 seconds; current allocated memory: 761.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 780.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 783.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_ROWS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_ROWS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS_INIT' (real_matmul.cpp:55) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:71) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS' (real_matmul.cpp:80) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0 seconds. Elapsed time: 2.78 seconds; current allocated memory: 829.801 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:38:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 4 seconds; current allocated memory: 960.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38) and bus read operation ('mem_addr_read', real_matmul.cpp:38) on port 'mem' (real_matmul.cpp:38).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 152, loop 'MAT_A_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 973.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 973.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49) and bus read operation ('mem_addr_read', real_matmul.cpp:49) on port 'mem' (real_matmul.cpp:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_B_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 980.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 980.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'MAT_C_ROWS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 980.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 980.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 997.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 997.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.82 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'MAT_C_COLS_INIT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:56:9)
INFO: [HLS 214-186] Unrolling loop 'MAT_C_COLS' (real_matmul.cpp:80:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_C_COLS_INIT' (real_matmul.cpp:56:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_B_COLS' (real_matmul.cpp:45:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_A_COLS' (real_matmul.cpp:35:2) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Complete partitioning on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:43:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:78:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:78:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.12 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.78 seconds; current allocated memory: 761.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 780.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 783.285 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_ROWS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_ROWS' (real_matmul.cpp:43) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:69) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS' (real_matmul.cpp:78) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 831.113 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:66:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:64:13) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.15 seconds; current allocated memory: 960.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 152, loop 'MAT_A_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 973.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 973.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_B_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 980.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 980.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'MAT_C_ROWS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 980.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 980.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 997.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 998.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80) and bus write operation ('mem_addr_write_ln80', real_matmul.cpp:80) on port 'mem' (real_matmul.cpp:80).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_C_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1005.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1005.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.83 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'MAT_C_COLS' (real_matmul.cpp:79:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_C_COLS_INIT' (real_matmul.cpp:55:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_B_COLS' (real_matmul.cpp:45:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'MAT_A_COLS' (real_matmul.cpp:35:2) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Complete partitioning on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:43:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.06 seconds. CPU system time: 0.25 seconds. Elapsed time: 7.77 seconds; current allocated memory: 761.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 780.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 783.094 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_ROWS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_ROWS' (real_matmul.cpp:43) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS_INIT' (real_matmul.cpp:53) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:68) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_ROWS' (real_matmul.cpp:77) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 830.664 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:65:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:63:13) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:57:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.9 seconds; current allocated memory: 960.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_A_ROWS' (loop 'MAT_A_ROWS'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus read operation ('mem_addr_read_149', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37) and bus read operation ('mem_addr_read', real_matmul.cpp:37) on port 'mem' (real_matmul.cpp:37).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 152, loop 'MAT_A_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 973.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 973.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 197, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_B_ROWS' (loop 'MAT_B_ROWS'): Unable to enforce a carried dependence constraint (II = 199, distance = 1, offset = 1) between bus read operation ('mem_addr_read_199', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47) and bus read operation ('mem_addr_read', real_matmul.cpp:47) on port 'mem' (real_matmul.cpp:47).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 200, Depth = 202, loop 'MAT_B_ROWS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 979.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 979.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'MAT_C_ROWS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 979.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 980.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 997.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 997.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_MAT_C_ROWS' (loop 'MAT_C_ROWS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('mem_addr_write_ln79', real_matmul.cpp:79) on port 'mem' (real_matmul.cpp:79) and bus write operation ('mem_addr_write_ln79', real_matmul.cpp:79) on port 'mem' (real_matmul.cpp:79).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.33 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.8 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Complete partitioning on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:74:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:74:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.49 seconds. CPU system time: 0.24 seconds. Elapsed time: 11.15 seconds; current allocated memory: 760.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.41 seconds. CPU system time: 0 seconds. Elapsed time: 4.48 seconds; current allocated memory: 786.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.47 seconds. CPU system time: 0 seconds. Elapsed time: 4.52 seconds; current allocated memory: 786.973 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:53) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:65) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:76) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.51 seconds; current allocated memory: 845.199 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:51:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:62:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:60:13) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:74:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.24 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.83 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:31:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:31:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:40:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:40:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:72:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:72:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.03 seconds; current allocated memory: 760.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 762.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 767.121 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:42) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:51) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:74) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 793.453 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:31:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:40:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:49:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:60:17) in function 'real_matmul' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:58:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:72:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:34:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:52:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 834.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 835.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 835.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 835.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 835.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 835.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 836.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 836.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 836.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 836.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 837.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 837.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 837.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.83 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'OUTER_COLS' (real_matmul.cpp:60:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:31:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:31:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:40:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:40:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:72:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:72:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.05 seconds; current allocated memory: 760.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 776.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 786.086 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:42) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:51) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:74) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.11 seconds; current allocated memory: 829.312 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:31:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:40:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:49:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:58:13) in function 'real_matmul' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:72:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:34:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:52:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.62 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.8 seconds; current allocated memory: 2.734 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.782 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.786 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.786 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.786 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.787 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.787 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.789 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.789 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.792 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.792 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.822 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.52 seconds; current allocated memory: 2.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL1' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL2' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL3' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL4' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL5' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL6' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL7' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL8' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL9' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL10' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL11' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL12' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL13' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL14' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL15' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL16' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL17' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL18' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL19' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL20' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL21' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL22' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL23' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL24' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL25' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL26' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL27' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL28' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL29' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL30' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL31' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL32' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL33' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL34' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL35' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL36' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL37' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL38' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL39' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL40' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL41' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL42' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL43' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL44' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL45' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL46' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL47' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL48' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL49' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL50' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL51' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL52' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL53' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL54' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL55' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL56' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL57' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL58' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL59' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL60' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL61' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL62' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL63' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL64' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL65' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL66' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL67' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL68' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL69' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL70' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL71' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL72' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL73' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL74' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL75' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL76' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL77' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL78' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL79' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL80' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL81' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL82' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL83' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL84' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL85' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL86' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL87' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL88' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL89' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL90' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL91' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL92' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL93' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL94' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL95' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL96' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL97' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL98' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL99' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL100' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL101' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL102' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL103' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL104' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL105' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL106' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL107' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL108' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL109' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL110' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL111' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL112' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL113' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL114' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL115' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL116' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL117' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL118' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL119' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL120' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL121' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL122' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL123' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL124' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL125' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL126' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL127' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL128' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL129' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL130' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL131' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL132' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL133' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL134' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL135' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL136' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL137' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL138' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL139' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL140' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL141' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL142' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL143' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL144' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL145' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL146' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL147' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL148' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL149' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL150' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL151' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL152' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL153' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL154' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL155' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL156' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL157' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL158' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL159' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL160' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL161' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL162' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL163' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL164' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL165' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL166' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL167' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL168' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL169' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL170' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL171' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL172' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL173' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL174' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL175' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL176' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL177' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL178' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL179' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL180' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL181' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL182' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL183' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL184' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL185' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL186' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL186'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL187' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL188' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL188'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL189' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL190' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL191' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL191'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL192' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL193' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL193'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 3.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL194' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL195' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL196' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL197' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL198' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL199' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 3.094 GB.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.02 seconds. CPU system time: 0.29 seconds. Elapsed time: 12.31 seconds; current allocated memory: 3.123 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:64:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.85 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'OUTER_COLS' (real_matmul.cpp:60:9) in function 'real_matmul' completely with a factor of 200 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:31:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:31:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:40:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:40:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:73:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:73:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.07 seconds; current allocated memory: 760.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 776.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 785.965 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:42) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:51) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INNER_ROW_COL' (real_matmul.cpp:63) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:75) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.12 seconds; current allocated memory: 831.320 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:31:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:40:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:49:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:58:13) in function 'real_matmul' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:73:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:34:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:52:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.69 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.9 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.782 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.782 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.782 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.783 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.784 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.785 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.786 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.786 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.787 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.787 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.787 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.788 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.789 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.789 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.789 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.791 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.792 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.792 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.793 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.794 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.795 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.796 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.797 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.798 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.800 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.801 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.802 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.803 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.806 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.807 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.808 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.809 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.810 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'INNER_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.811 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.823 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.41 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL1' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL2' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL3' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL4' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL5' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL6' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL7' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL8' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL9' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL10' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL11' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL12' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL13' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL14' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL15' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL16' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL17' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL18' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL19' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL20' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL21' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL22' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL23' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL24' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL25' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL26' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL27' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL28' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL29' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL30' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL31' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL32' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL33' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL34' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL35' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL36' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL37' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.873 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL38' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL39' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL40' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL41' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL42' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL43' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL44' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL45' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL46' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL47' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL48' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL49' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL50' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL51' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL52' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL53' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL54' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL55' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL56' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL57' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL58' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL59' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL60' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL61' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL62' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL63' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL64' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL65' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL66' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL67' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL68' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL69' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL70' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL71' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL72' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL73' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL74' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL75' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL76' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL77' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL78' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL79' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL80' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL81' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL82' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL83' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL84' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL85' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL86' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL87' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL88' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL89' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL90' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL91' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL92' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL93' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL94' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL95' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL96' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL97' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL98' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL99' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL100' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL101' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL102' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL103' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL104' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL105' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL106' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL107' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL108' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL109' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL110' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL111' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL112' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL113' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL114' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL115' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL116' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL117' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL118' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL119' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL120' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL121' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL122' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL123' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL124' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL125' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL126' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL127' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL128' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL129' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL130' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL131' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL132' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL133' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL134' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL135' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL136' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL137' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL138' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL139' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL140' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL141' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL142' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL143' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL144' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL145' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL146' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL147' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL148' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL149' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL150' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL151' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL152' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL153' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL154' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL155' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL156' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL157' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL158' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL159' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 3.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL160' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL161' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL162' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL163' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL164' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL165' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL166' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL167' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL168' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL169' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL170' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL171' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL172' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL173' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL174' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL175' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL176' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL177' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL178' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL179' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL180' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL181' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL182' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL183' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL184' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL185' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL186' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL186'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL187' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 3.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL188' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL188'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL189' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL190' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL191' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL191'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL192' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL193' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL193'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL194' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL195' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL196' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL197' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 3.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL198' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 3.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL199' pipeline 'INNER_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 3.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 3.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 3.095 GB.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.92 seconds. CPU system time: 0.19 seconds. Elapsed time: 9.95 seconds; current allocated memory: 3.124 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.38 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.87 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:63:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:63:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'MatB' due to pipeline pragma (real_matmul.cpp:61:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:31:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:31:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:40:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:40:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:73:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:73:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.46 seconds; current allocated memory: 760.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.14 seconds. CPU system time: 0 seconds. Elapsed time: 3.2 seconds; current allocated memory: 780.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.22 seconds. CPU system time: 0 seconds. Elapsed time: 3.24 seconds; current allocated memory: 782.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:33) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:42) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:51) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:75) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...150 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.41 seconds. CPU system time: 0 seconds. Elapsed time: 3.46 seconds; current allocated memory: 806.805 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:31:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:40:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:49:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:58:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:73:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:34:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:43:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:52:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 882.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 882.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 892.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 892.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_35', real_matmul.cpp:58) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_124', real_matmul.cpp:58) on array 'MatA_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_21', real_matmul.cpp:58) on array 'MatA_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_70', real_matmul.cpp:58) on array 'MatA_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_51', real_matmul.cpp:58) on array 'MatA_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_99', real_matmul.cpp:58) on array 'MatA_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 23, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.63 seconds; current allocated memory: 903.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln76) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 903.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 903.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 905.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 915.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 926.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 955.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.85 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:65:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:65:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:75:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:75:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.59 seconds; current allocated memory: 760.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 771.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 772.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:53) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:77) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...299 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 808.039 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:51:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:60:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:75:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 856.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 858.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 858.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 858.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 859.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_29') on array 'MatB_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_91') on array 'MatB_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_16') on array 'MatB_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_58') on array 'MatB_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_85') on array 'MatB_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_134') on array 'MatB_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.01 seconds; current allocated memory: 887.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 887.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 887.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 887.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 887.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 887.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 887.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 887.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 887.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 898.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.85 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:65:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:65:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:75:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:75:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.87 seconds; current allocated memory: 760.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 772.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 775.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:53) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:77) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...299 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.87 seconds; current allocated memory: 817.035 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:51:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:60:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:75:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.35 seconds; current allocated memory: 866.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 867.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 867.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 868.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 868.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 869.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 869.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_40') on array 'MatB_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_149') on array 'MatB_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_71') on array 'MatB_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_6') on array 'MatB_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_41') on array 'MatB_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_116') on array 'MatB_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 20, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 62.22 seconds; current allocated memory: 922.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 922.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln78) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.34 seconds; current allocated memory: 922.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 922.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 922.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 922.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 922.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 922.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 922.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.84 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:68:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:68:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:78:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:78:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.79 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.4 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 783.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 784.617 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:80) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...297 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 816.738 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:78:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.34 seconds; current allocated memory: 857.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 858.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 859.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_48') on array 'MatB_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load') on array 'MatB_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_70') on array 'MatB_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_144') on array 'MatB_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_39') on array 'MatB_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_116') on array 'MatB_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 20, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 61.94 seconds; current allocated memory: 912.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 912.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 912.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 912.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 912.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 912.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 912.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 912.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 912.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.92 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 8 on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.51 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 780.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 782.898 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...297 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 803.250 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 836.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 837.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 837.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 837.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 838.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_14', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 850.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 850.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 850.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 850.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 850.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 850.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 850.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 850.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 861.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 881.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.86 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 8 on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.41 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 780.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 782.887 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...297 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 803.223 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 836.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 837.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 837.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 837.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 838.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_14', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.17 seconds; current allocated memory: 850.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 850.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 850.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 850.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 850.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 850.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 850.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 850.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 861.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 881.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.33 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.82 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 16 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 16 on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 16 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.38 seconds; current allocated memory: 760.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 781.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 784.109 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...297 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 804.551 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 837.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 839.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 839.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 840.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.03 seconds; current allocated memory: 853.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 853.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 853.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 853.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 853.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 853.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 853.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.83 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 4 on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.46 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 779.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 782.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...297 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 802.980 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 836.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 837.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 837.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 838.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 838.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_1_load_5', real_matmul.cpp:61) on array 'MatA_V_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V_1'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_1_load_25', real_matmul.cpp:61) on array 'MatA_V_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 14, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 851.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 851.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 851.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 851.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 851.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 851.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 851.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_8ns_8ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 851.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 861.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 882.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 884.777 MB.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.02 seconds; current allocated memory: 889.953 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 901.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for real_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for real_matmul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.87 seconds. CPU system time: 0.71 seconds. Elapsed time: 22.19 seconds; current allocated memory: 141.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.83 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.59 seconds; current allocated memory: 760.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.1 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 783.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 784.543 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...297 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.49 seconds; current allocated memory: 812.848 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 860.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 861.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 861.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 862.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_2_load_12') on array 'MatA_V_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V_2'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_42') on array 'MatA_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 27.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 28.27 seconds; current allocated memory: 911.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 911.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 911.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 911.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 911.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 911.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_7ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 911.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 911.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' is 7863 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_37_16_1_1': 102 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_38_16_1_1': 150 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_7_11_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 932.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.37 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.88 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 3 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 3 on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.84 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.47 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 769.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 771.621 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...149 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 804.895 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 844.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 845.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 845.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 845.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 846.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_36') on array 'MatB_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_126') on array 'MatB_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_26') on array 'MatB_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_72') on array 'MatB_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_52') on array 'MatB_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatB_V_load_99') on array 'MatB_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatB_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 25, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.9 seconds; current allocated memory: 870.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 870.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 870.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 870.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 870.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 870.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 870.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_7ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 870.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_38_16_1_1': 150 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_8_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 886.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.83 seconds; current allocated memory: 928.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 928.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.87 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'MatB' due to pipeline pragma (real_matmul.cpp:64:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.45 seconds; current allocated memory: 760.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.17 seconds; current allocated memory: 780.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.24 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 782.414 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...149 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.56 seconds; current allocated memory: 806.281 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.6 seconds; current allocated memory: 870.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 871.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 871.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 880.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 880.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_36', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_126', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_26', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_72', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_52', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_99', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 23, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.74 seconds; current allocated memory: 891.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 891.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 891.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 891.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 891.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 891.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 891.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.85 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:67:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:67:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'MatB' due to pipeline pragma (real_matmul.cpp:64:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:42:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:42:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:77:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:77:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.42 seconds; current allocated memory: 760.605 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.1 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 780.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.2 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 782.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:44) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:79) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...149 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.48 seconds; current allocated memory: 806.316 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:42:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:61:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:77:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.57 seconds; current allocated memory: 870.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 871.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 871.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 880.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 880.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_36', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_126', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_26', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_72', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_52', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_99', real_matmul.cpp:61) on array 'MatA_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 23, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.69 seconds; current allocated memory: 891.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 891.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 891.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 891.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 891.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 891.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 891.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:36:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:46:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:57:9)
WARNING: [HLS 207-1017] unknown pragma ignored (real_matmul.cpp:71:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.84 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:69:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'MatB' due to pipeline pragma (real_matmul.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:43:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:80:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:80:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.76 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.39 seconds; current allocated memory: 760.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.12 seconds. CPU system time: 0 seconds. Elapsed time: 3.15 seconds; current allocated memory: 780.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.19 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 782.562 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:45) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:56) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:82) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...150 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.48 seconds. CPU system time: 0 seconds. Elapsed time: 3.52 seconds; current allocated memory: 806.422 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:43:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:54:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:64:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:80:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 882.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 882.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 892.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_35', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_124', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_21', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_70', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_51', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_99', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 23, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.62 seconds; current allocated memory: 903.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 903.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 903.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 903.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 903.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 905.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 915.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 926.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 947.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.77 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:69:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'MatB' due to pipeline pragma (real_matmul.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:43:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:80:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:80:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.79 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.4 seconds; current allocated memory: 760.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.17 seconds; current allocated memory: 780.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.24 seconds. CPU system time: 0 seconds. Elapsed time: 3.25 seconds; current allocated memory: 782.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:45) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:56) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:82) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:9)...150 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.49 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 806.883 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:43:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:54:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:64:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:80:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 882.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 882.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 892.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 892.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln58) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatA_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_35', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_124', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_21', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_70', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_51', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
WARNING: [HLS 200-885] The II Violation in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' (loop 'OUTER_ROWS_OUTER_COLS'): Unable to schedule 'load' operation ('MatA_V_load_99', real_matmul.cpp:64) on array 'MatA_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'MatA_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 23, loop 'OUTER_ROWS_OUTER_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.59 seconds; current allocated memory: 903.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln83) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 903.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 903.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 903.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 905.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 915.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS' pipeline 'OUTER_ROWS_OUTER_COLS' pipeline type 'loop pipeline'
WARNING: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'OUTER_ROWS_OUTER_COLS' in module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS', because the pipeline has no blocking I/O (enable free running pipeline would get no gain as there is no big fanout issue of blocking I/O)..
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 926.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.97 seconds; current allocated memory: 955.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.207 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.87 seconds; current allocated memory: 760.207 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:69:13) in function 'real_matmul' completely with a factor of 150 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Complete partitioning on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Complete partitioning on dimension 2. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Complete partitioning on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:43:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:80:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:80:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.27 seconds. CPU system time: 0.29 seconds. Elapsed time: 70.11 seconds; current allocated memory: 760.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 76.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 77.04 seconds; current allocated memory: 905.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 87.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 87.52 seconds; current allocated memory: 1.165 GB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:45) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:56) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:82) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:12:13)...299 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 316.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 317.12 seconds; current allocated memory: 1.421 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:43:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:54:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_ROWS' (real_matmul.cpp:64:13) in function 'real_matmul' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:80:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 162.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 162.75 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 217.91 seconds. CPU system time: 0.13 seconds. Elapsed time: 218.44 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_29) to 3 in order to utilize available DSP registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.37 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.04 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 4 (real_matmul.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:23:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 4 on dimension 1. (real_matmul.cpp:24:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 4 on dimension 2. (real_matmul.cpp:25:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:33:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:33:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:43:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:43:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:86:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:86:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.79 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 768.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 769.992 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:35) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:45) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:88) in function 'real_matmul' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (real_matmul.cpp:69:9) to (real_matmul.cpp:68:4) in function 'real_matmul'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 794.309 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:33:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:43:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:66:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:64:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:86:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:37:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:47:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:71:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 827.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 827.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 828.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 828.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 828.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation of DSP[56] ('add_ln886_1') and 'add' operation of DSP[55] ('add_ln886').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation of DSP[56] ('add_ln886_1') and 'add' operation of DSP[55] ('add_ln886').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation of DSP[67] ('add_ln886_3') and 'add' operation of DSP[55] ('add_ln886').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation of DSP[67] ('add_ln886_3') and 'add' operation of DSP[55] ('add_ln886').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 828.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 828.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 829.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 829.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 830.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 830.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 830.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.34 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.84 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:77:5) in function 'real_matmul' completely with a factor of 8 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 8 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 8 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:35:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:35:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:45:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:88:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:88:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.13 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 769.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 771.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:90) in function 'real_matmul' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (real_matmul.cpp:71:9) to (real_matmul.cpp:70:4) in function 'real_matmul'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 795.418 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:88:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 828.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 828.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 829.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 829.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 829.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation of DSP[87] ('add_ln886_4') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln70', real_matmul.cpp:70) of variable 'select_ln79_1', real_matmul.cpp:79 on local variable 'empty' and 'load' operation ('p_load11', real_matmul.cpp:72) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 830.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 830.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 830.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 830.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 832.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 832.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_5ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 832.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.87 seconds; current allocated memory: 760.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:77:5) in function 'real_matmul' completely with a factor of 16 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 16 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 16 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 16 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:35:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:35:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:45:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:88:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:88:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.14 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 771.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 772.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:90) in function 'real_matmul' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (real_matmul.cpp:71:9) to (real_matmul.cpp:70:4) in function 'real_matmul'... converting 21 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 797.637 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:88:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 830.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 832.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 832.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 832.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 832.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln886_5') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation of DSP[131] ('add_ln886_7') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation of DSP[131] ('add_ln886_7') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation of DSP[143] ('add_ln886_9') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'add' operation of DSP[179] ('add_ln886_15') and 'add' operation of DSP[119] ('add_ln886_4').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 20, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 833.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 833.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 834.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 834.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 836.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 836.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 836.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 838.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' pipeline 'INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 841.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_4ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 845.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_4ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 851.297 MB.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 859.121 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 867.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.86 seconds; current allocated memory: 760.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL' (real_matmul.cpp:77:5) in function 'real_matmul' completely with a factor of 16 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 16 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 16 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 16 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:35:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:35:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:45:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:88:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:88:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.15 seconds; current allocated memory: 760.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 771.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 772.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:90) in function 'real_matmul' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (real_matmul.cpp:71:9) to (real_matmul.cpp:70:4) in function 'real_matmul'... converting 21 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 797.641 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:88:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 830.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 832.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 832.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 832.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln886_5') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation of DSP[131] ('add_ln886_7') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation of DSP[131] ('add_ln886_7') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation of DSP[143] ('add_ln886_9') and 'add' operation ('add_ln886_3').
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'add' operation of DSP[179] ('add_ln886_15') and 'add' operation of DSP[119] ('add_ln886_4').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 20, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 833.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 833.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln91) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 834.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 834.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 836.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 836.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 836.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 838.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' pipeline 'INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 841.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_4ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 845.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_4ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 851.242 MB.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 859.102 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 867.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 760.098 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.41 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.88 seconds; current allocated memory: 760.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:78:22)
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_ADD' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (real_matmul.cpp:77:12) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (real_matmul.cpp:78:22) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_ADD' (real_matmul.cpp:85:5) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 15000 and bit width 16 in loop 'MAT_A_ROWS'(real_matmul.cpp:35:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:35:5)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 16 in loop 'MAT_B_ROWS'(real_matmul.cpp:45:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 20000 and bit width 16 in loop 'MAT_C_ROWS'(real_matmul.cpp:94:5) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:94:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.18 seconds; current allocated memory: 760.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 769.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 771.688 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:96) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 795.805 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:94:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 829.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 830.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 830.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 830.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 830.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation of DSP[108] ('add_ln886') and 'select' operation ('select_ln72', real_matmul.cpp:72).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 831.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 831.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 832.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 832.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 833.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 833.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 834.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.602 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.64 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.19 seconds; current allocated memory: 760.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:78:22)
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_ADD' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (real_matmul.cpp:77:12) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (real_matmul.cpp:78:22) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_ADD' (real_matmul.cpp:85:5) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:94:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.46 seconds; current allocated memory: 762.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 774.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 775.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:96) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 800.137 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:94:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 835.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 836.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 836.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 837.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 837.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation of DSP[108] ('add_ln886') and 'select' operation ('select_ln72', real_matmul.cpp:72).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 838.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 838.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 839.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 839.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 841.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.586 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.38 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.88 seconds; current allocated memory: 760.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:78:22)
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_ADD' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (real_matmul.cpp:77:12) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (real_matmul.cpp:78:22) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_ADD' (real_matmul.cpp:85:5) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:94:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.21 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 774.195 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 775.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:96) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 800.164 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:94:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 835.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 836.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 836.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 837.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 837.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 10, loop 'INNER_ROW_COL_PIPELINE'
WARNING: [HLS 200-871] Estimated clock period (7.591ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' consists of the following:	'add' operation of DSP[108] ('add_ln886') [108]  (2.1 ns)
	'add' operation ('add_ln886_3') [111]  (0 ns)
	'add' operation ('add_ln886_9') [117]  (3.9 ns)
	'store' operation ('empty_write_ln70', real_matmul.cpp:70) of variable 'add_ln886_9' on local variable 'empty' [121]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 837.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 838.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 839.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 839.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 841.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.586 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.88 seconds; current allocated memory: 760.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:78:22)
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_ADD' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (real_matmul.cpp:77:12) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (real_matmul.cpp:78:22) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_ADD' (real_matmul.cpp:85:5) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 10 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:94:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.21 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 774.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 775.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:96) in function 'real_matmul' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 800.176 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:94:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 835.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 836.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 836.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 837.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 837.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 8, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 837.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 838.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 839.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 839.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 840.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 840.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 841.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 844.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.586 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.4 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.93 seconds; current allocated memory: 760.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:78:22)
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_ADD' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (real_matmul.cpp:77:12) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (real_matmul.cpp:78:22) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_ADD' (real_matmul.cpp:85:5) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:94:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.32 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 776.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 777.547 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:96) in function 'real_matmul' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (real_matmul.cpp:71:9) to (real_matmul.cpp:70:4) in function 'real_matmul'... converting 21 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 803.059 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:94:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 838.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 841.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 841.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 10, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 842.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 842.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 844.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 844.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 846.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 846.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 847.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.586 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.36 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.88 seconds; current allocated memory: 760.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:77:12)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:78:22)
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_ADD' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (real_matmul.cpp:77:12) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (real_matmul.cpp:78:22) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_ADD' (real_matmul.cpp:85:5) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 2. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 2. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:94:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.57 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.27 seconds; current allocated memory: 762.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 762.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 776.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 777.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:96) in function 'real_matmul' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (real_matmul.cpp:71:9) to (real_matmul.cpp:70:4) in function 'real_matmul'... converting 21 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'real_matmul' (real_matmul.cpp:14:9)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 803.301 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
WARNING: [HLS 200-960] Cannot flatten loop 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:94:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:73:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 838.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 840.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 840.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 841.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 841.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_local_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INNER_ROW_COL_PIPELINE'.
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln886_3') and 'select' operation ('select_ln72', real_matmul.cpp:72).
WARNING: [HLS 200-880] The II Violation in module 'real_matmul_Pipeline_INNER_ROW_COL_PIPELINE' (loop 'INNER_ROW_COL_PIPELINE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln886_19') and 'add' operation of DSP[178] ('add_ln886').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 842.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 844.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 844.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 846.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 846.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 847.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.586 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.94 seconds; current allocated memory: 760.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:91:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.3 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 774.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 775.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:93) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 800.129 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:56:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:91:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 845.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 846.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 846.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 847.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 847.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 847.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 848.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 851.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 851.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 851.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 851.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 851.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 851.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 853.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 856.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 858.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_108_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 863.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.89 seconds; current allocated memory: 760.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:91:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.2 seconds; current allocated memory: 762.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 775.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 776.992 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:93) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 802.738 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:56:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:91:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 848.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 851.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 851.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 852.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 852.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 852.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 859.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 859.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 859.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 859.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 859.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 860.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 864.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.92 seconds; current allocated memory: 760.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:86:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.28 seconds; current allocated memory: 762.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 775.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 776.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:88) in function 'real_matmul' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 802.723 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:56:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:86:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 848.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 851.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 851.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 852.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 852.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 859.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 859.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 859.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 859.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 859.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 860.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 864.363 MB.
