// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top_id2ex.h"

VL_ATTR_COLD void Vmycpu_top_id2ex___settle__TOP__mycpu_top__u_riscv_cpu___id2ex__0(Vmycpu_top_id2ex* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vmycpu_top_id2ex___settle__TOP__mycpu_top__u_riscv_cpu___id2ex__0\n"); );
    // Body
    vlSelf->__PVT__io2_PCPlus4E = vlSelf->__PVT__PCPlus4E_Reg;
    vlSelf->__PVT__io2_LinkE = vlSelf->__PVT__LinkE_Reg;
    vlSelf->__PVT__io2_LoadUnsignedE = vlSelf->__PVT__LoadUnsignedE_Reg;
    vlSelf->__PVT__io2_WriteCP0AddrE = vlSelf->__PVT__WriteCP0AddrE_Reg;
    vlSelf->__PVT__io2_WriteCP0SelE = vlSelf->__PVT__WriteCP0SelE_Reg;
    vlSelf->__PVT__io2_InDelaySlotE = vlSelf->__PVT__InDelaySlotE_Reg;
    vlSelf->__PVT__io2_BranchJump_JrE = vlSelf->__PVT__BranchJump_JrE_Reg;
    vlSelf->__PVT__io_Pc_NextE = vlSelf->__PVT__Pc_NextReg;
    vlSelf->__PVT__io2_eBreakE = vlSelf->__PVT__ebreak_Reg;
    vlSelf->__PVT__io_data_wE = vlSelf->__PVT__data_WReg;
    vlSelf->__PVT__io_ExceptionTypeE_Out = vlSelf->__PVT__ExceptionTypeE_Reg;
    vlSelf->__PVT__io2_MemToRegE = vlSelf->__PVT__MemToRegE_Reg;
    vlSelf->__PVT__io2_MemWriteE = vlSelf->__PVT__MemWriteE_Reg;
    vlSelf->__PVT__io2_MemWidthE = vlSelf->__PVT__MemWidthE_Reg;
    vlSelf->__PVT__io2_RegWriteE = vlSelf->__PVT__RegWriteE_Reg;
    vlSelf->__PVT__io2_RegDstE = vlSelf->__PVT__RegDstE_Reg;
    vlSelf->__PVT__io2_ALUCtrlE = vlSelf->__PVT__ALUCtrlE_Reg;
    vlSelf->__PVT__io2_ALUSrcE_0 = (1U & VL_BITSEL_IIII(2, (IData)(vlSelf->__PVT__ALUSrcE_Reg_0), 0U));
    vlSelf->__PVT__io2_PCE = vlSelf->__PVT__PCE_Reg;
    vlSelf->__PVT__io2_ALUSrcE_1 = (1U & VL_BITSEL_IIII(2, (IData)(vlSelf->__PVT__ALUSrcE_Reg_1), 0U));
    vlSelf->__PVT__io_RD2E = vlSelf->__PVT__RD2E_Reg;
    vlSelf->__PVT__io_R2E = vlSelf->__PVT__R2E_Reg;
    vlSelf->__PVT__io_ImmE = vlSelf->__PVT__ImmE_Reg;
    vlSelf->__PVT__io_RD1E = vlSelf->__PVT__RD1E_Reg;
    vlSelf->__PVT__io_R1E = vlSelf->__PVT__R1E_Reg;
}

VL_ATTR_COLD void Vmycpu_top_id2ex___ctor_var_reset(Vmycpu_top_id2ex* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vmycpu_top_id2ex___ctor_var_reset\n"); );
    // Body
    vlSelf->__PVT__clock = 0;
    vlSelf->__PVT__reset = 0;
    vlSelf->__PVT__io1_RegWriteD = 0;
    vlSelf->__PVT__io1_MemToRegD = 0;
    vlSelf->__PVT__io1_MemWriteD = 0;
    vlSelf->__PVT__io1_ALUCtrlD = 0;
    vlSelf->__PVT__io1_ALUSrcD_0 = 0;
    vlSelf->__PVT__io1_ALUSrcD_1 = 0;
    vlSelf->__PVT__io1_RegDstD = 0;
    vlSelf->__PVT__io1_LinkD = 0;
    vlSelf->__PVT__io1_LoadUnsignedD = 0;
    vlSelf->__PVT__io1_MemWidthD = 0;
    vlSelf->__PVT__io1_ebreakD = 0;
    vlSelf->__PVT__io1_data_wD = 0;
    vlSelf->__PVT__io2_RegWriteE = 0;
    vlSelf->__PVT__io2_MemToRegE = 0;
    vlSelf->__PVT__io2_MemWriteE = 0;
    vlSelf->__PVT__io2_ALUCtrlE = 0;
    vlSelf->__PVT__io2_ALUSrcE_0 = 0;
    vlSelf->__PVT__io2_ALUSrcE_1 = 0;
    vlSelf->__PVT__io2_RegDstE = 0;
    vlSelf->__PVT__io2_LinkE = 0;
    vlSelf->__PVT__io2_PCPlus4E = 0;
    vlSelf->__PVT__io2_LoadUnsignedE = 0;
    vlSelf->__PVT__io2_MemWidthE = 0;
    vlSelf->__PVT__io2_WriteCP0AddrE = 0;
    vlSelf->__PVT__io2_WriteCP0SelE = 0;
    vlSelf->__PVT__io2_PCE = 0;
    vlSelf->__PVT__io2_InDelaySlotE = 0;
    vlSelf->__PVT__io2_BranchJump_JrE = 0;
    vlSelf->__PVT__io2_eBreakE = 0;
    vlSelf->__PVT__io_en = 0;
    vlSelf->__PVT__io_clr = 0;
    vlSelf->__PVT__io_RD1D = 0;
    vlSelf->__PVT__io_RD2D = 0;
    vlSelf->__PVT__io_R2D = 0;
    vlSelf->__PVT__io_R1D = 0;
    vlSelf->__PVT__io_ImmD = 0;
    vlSelf->__PVT__io_PCPlus4D = 0;
    vlSelf->__PVT__io_WriteCP0AddrD = 0;
    vlSelf->__PVT__io_WriteCP0SelD = 0;
    vlSelf->__PVT__io_PCD = 0;
    vlSelf->__PVT__io_InDelaySlotD = 0;
    vlSelf->__PVT__io_ExceptionTypeD = 0;
    vlSelf->__PVT__io_Pc_NextD = 0;
    vlSelf->__PVT__io_BranchJump_JrD = 0;
    vlSelf->__PVT__io_RD1E = 0;
    vlSelf->__PVT__io_RD2E = 0;
    vlSelf->__PVT__io_R2E = 0;
    vlSelf->__PVT__io_R1E = 0;
    vlSelf->__PVT__io_ImmE = 0;
    vlSelf->__PVT__io_data_wE = 0;
    vlSelf->__PVT__io_Pc_NextE = 0;
    vlSelf->__PVT__io_ExceptionTypeE_Out = 0;
    vlSelf->__PVT__RegWriteE_Reg = 0;
    vlSelf->__PVT__MemToRegE_Reg = 0;
    vlSelf->__PVT__MemWriteE_Reg = 0;
    vlSelf->__PVT__ALUCtrlE_Reg = 0;
    vlSelf->__PVT__ALUSrcE_Reg_0 = 0;
    vlSelf->__PVT__ALUSrcE_Reg_1 = 0;
    vlSelf->__PVT__RegDstE_Reg = 0;
    vlSelf->__PVT__RD1E_Reg = 0;
    vlSelf->__PVT__RD2E_Reg = 0;
    vlSelf->__PVT__R2E_Reg = 0;
    vlSelf->__PVT__R1E_Reg = 0;
    vlSelf->__PVT__ImmE_Reg = 0;
    vlSelf->__PVT__LinkE_Reg = 0;
    vlSelf->__PVT__PCPlus4E_Reg = 0;
    vlSelf->__PVT__LoadUnsignedE_Reg = 0;
    vlSelf->__PVT__MemWidthE_Reg = 0;
    vlSelf->__PVT__WriteCP0AddrE_Reg = 0;
    vlSelf->__PVT__WriteCP0SelE_Reg = 0;
    vlSelf->__PVT__PCE_Reg = 0;
    vlSelf->__PVT__InDelaySlotE_Reg = 0;
    vlSelf->__PVT__ExceptionTypeE_Reg = 0;
    vlSelf->__PVT__BranchJump_JrE_Reg = 0;
    vlSelf->__PVT__ebreak_Reg = 0;
    vlSelf->__PVT__data_WReg = 0;
    vlSelf->__PVT__Pc_NextReg = 0;
    vlSelf->__Vdly__RegWriteE_Reg = 0;
    vlSelf->__Vdly__MemToRegE_Reg = 0;
    vlSelf->__Vdly__MemWriteE_Reg = 0;
    vlSelf->__Vdly__ALUCtrlE_Reg = 0;
    vlSelf->__Vdly__ALUSrcE_Reg_0 = 0;
    vlSelf->__Vdly__ALUSrcE_Reg_1 = 0;
    vlSelf->__Vdly__RegDstE_Reg = 0;
    vlSelf->__Vdly__RD1E_Reg = 0;
    vlSelf->__Vdly__RD2E_Reg = 0;
    vlSelf->__Vdly__R2E_Reg = 0;
    vlSelf->__Vdly__R1E_Reg = 0;
    vlSelf->__Vdly__ImmE_Reg = 0;
    vlSelf->__Vdly__LinkE_Reg = 0;
    vlSelf->__Vdly__PCPlus4E_Reg = 0;
    vlSelf->__Vdly__LoadUnsignedE_Reg = 0;
    vlSelf->__Vdly__MemWidthE_Reg = 0;
    vlSelf->__Vdly__WriteCP0AddrE_Reg = 0;
    vlSelf->__Vdly__WriteCP0SelE_Reg = 0;
    vlSelf->__Vdly__PCE_Reg = 0;
    vlSelf->__Vdly__InDelaySlotE_Reg = 0;
    vlSelf->__Vdly__ExceptionTypeE_Reg = 0;
    vlSelf->__Vdly__BranchJump_JrE_Reg = 0;
    vlSelf->__Vdly__ebreak_Reg = 0;
    vlSelf->__Vdly__data_WReg = 0;
    vlSelf->__Vdly__Pc_NextReg = 0;
}
