// Seed: 2839534632
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2
);
  assign id_2 = 1;
  logic id_3;
  logic id_4;
  type_10(
      1, id_0
  );
  always @(id_0 or id_0);
  logic id_5;
endmodule
