#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xb1093f2d46a0 .scope module, "tb_rv_pl" "tb_rv_pl" 2 5;
 .timescale -9 -12;
v0xb1093f3110d0_0 .var "clk", 0 0;
v0xb1093f311170_0 .var "rst_n", 0 0;
S_0xb1093f2e0a10 .scope module, "DUT" "rv_pl" 2 8, 3 9 0, S_0xb1093f2d46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_0xb1093f2e83c0 .functor OR 1, L_0xb1093f2ebe40, v0xb1093f30d2d0_0, C4<0>, C4<0>;
L_0xb1093f2ebe40 .functor AND 1, v0xb1093f30d210_0, v0xb1093f2ebfe0_0, C4<1>, C4<1>;
v0xb1093f30cb30_0 .net "ALU_B", 31 0, L_0xb1093f3233c0;  1 drivers
v0xb1093f30cc20_0 .net "ALU_Result", 31 0, v0xb1093f2eac30_0;  1 drivers
v0xb1093f30ccf0_0 .var "EX_Imm", 31 0;
v0xb1093f30cdc0_0 .var "EX_PC", 31 0;
v0xb1093f30cea0_0 .var "EX_RD1", 31 0;
v0xb1093f30cfd0_0 .var "EX_RD2", 31 0;
v0xb1093f30d0b0_0 .var "EX_alu_ctrl", 3 0;
v0xb1093f30d170_0 .var "EX_alu_src", 0 0;
v0xb1093f30d210_0 .var "EX_branch", 0 0;
v0xb1093f30d2d0_0 .var "EX_jump", 0 0;
v0xb1093f30d390_0 .var "EX_mem_we", 0 0;
v0xb1093f30d450_0 .var "EX_rd", 4 0;
v0xb1093f30d540_0 .var "EX_rf_we", 0 0;
v0xb1093f30d5e0_0 .var "EX_rs1", 4 0;
v0xb1093f30d6d0_0 .var "EX_rs2", 4 0;
v0xb1093f30d7a0_0 .var "EX_wb_sel", 1 0;
v0xb1093f30d870_0 .var "ID_Instr", 31 0;
v0xb1093f30da50_0 .var "ID_PC", 31 0;
v0xb1093f30db10_0 .net "Imm_Ext", 31 0, v0xb1093f30c7f0_0;  1 drivers
v0xb1093f30dc00_0 .net "Instr", 31 0, L_0xb1093f2eaa70;  1 drivers
v0xb1093f30dcd0_0 .var "MA_ALU_Result", 31 0;
v0xb1093f30dda0_0 .var "MA_PC_Plus4", 31 0;
v0xb1093f30de60_0 .var "MA_Write_Data", 31 0;
v0xb1093f30df50_0 .var "MA_mem_we", 0 0;
v0xb1093f30e020_0 .var "MA_rd", 4 0;
v0xb1093f30e0f0_0 .var "MA_rf_we", 0 0;
v0xb1093f30e1c0_0 .var "MA_wb_sel", 1 0;
v0xb1093f30e260_0 .net "Mem_Read_Data", 31 0, L_0xb1093f323a30;  1 drivers
v0xb1093f30e330_0 .var "PC", 31 0;
v0xb1093f30e400_0 .net "PC_Next", 31 0, L_0xb1093f3214b0;  1 drivers
v0xb1093f30e4c0_0 .net "PC_Plus4", 31 0, L_0xb1093f3212a0;  1 drivers
v0xb1093f30e5a0_0 .net "PC_Target_E", 31 0, L_0xb1093f323590;  1 drivers
v0xb1093f30e680_0 .net "Reg_RD1", 31 0, L_0xb1093f321fa0;  1 drivers
v0xb1093f30e770_0 .net "Reg_RD2", 31 0, L_0xb1093f322510;  1 drivers
v0xb1093f30e840_0 .net "SrcA_Fwd", 31 0, L_0xb1093f322c90;  1 drivers
v0xb1093f30e910_0 .net "SrcB_Fwd", 31 0, L_0xb1093f323280;  1 drivers
v0xb1093f30e9d0_0 .var "WB_ALU_Result", 31 0;
v0xb1093f30eab0_0 .var "WB_Mem_Data", 31 0;
v0xb1093f30eb90_0 .var "WB_PC_Plus4", 31 0;
v0xb1093f30ec70_0 .net "WB_Write_Back_Data", 31 0, L_0xb1093f323f10;  1 drivers
v0xb1093f30ed60_0 .var "WB_rd", 4 0;
v0xb1093f30ee00_0 .var "WB_rf_we", 0 0;
v0xb1093f30eef0_0 .var "WB_wb_sel", 1 0;
v0xb1093f30efd0_0 .net "Zero", 0 0, v0xb1093f2ebfe0_0;  1 drivers
L_0xe48739a26018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xb1093f30f070_0 .net/2u *"_ivl_0", 31 0, L_0xe48739a26018;  1 drivers
L_0xe48739a26258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xb1093f30f130_0 .net/2u *"_ivl_18", 1 0, L_0xe48739a26258;  1 drivers
v0xb1093f30f210_0 .net *"_ivl_20", 0 0, L_0xb1093f322910;  1 drivers
L_0xe48739a262a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xb1093f30f2d0_0 .net/2u *"_ivl_22", 1 0, L_0xe48739a262a0;  1 drivers
v0xb1093f30f3b0_0 .net *"_ivl_24", 0 0, L_0xb1093f322a50;  1 drivers
v0xb1093f30f470_0 .net *"_ivl_26", 31 0, L_0xb1093f322b40;  1 drivers
L_0xe48739a262e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xb1093f30f550_0 .net/2u *"_ivl_30", 1 0, L_0xe48739a262e8;  1 drivers
v0xb1093f30f630_0 .net *"_ivl_32", 0 0, L_0xb1093f322e70;  1 drivers
L_0xe48739a26330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xb1093f30f6f0_0 .net/2u *"_ivl_34", 1 0, L_0xe48739a26330;  1 drivers
v0xb1093f30f7d0_0 .net *"_ivl_36", 0 0, L_0xb1093f323020;  1 drivers
v0xb1093f30f890_0 .net *"_ivl_38", 31 0, L_0xb1093f323110;  1 drivers
v0xb1093f30f970_0 .net *"_ivl_5", 0 0, L_0xb1093f2e83c0;  1 drivers
L_0xe48739a263c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xb1093f30fa30_0 .net/2u *"_ivl_50", 1 0, L_0xe48739a263c0;  1 drivers
v0xb1093f30fb10_0 .net *"_ivl_52", 0 0, L_0xb1093f323b40;  1 drivers
L_0xe48739a26408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xb1093f30fbd0_0 .net/2u *"_ivl_54", 1 0, L_0xe48739a26408;  1 drivers
v0xb1093f30fcb0_0 .net *"_ivl_56", 0 0, L_0xb1093f323cd0;  1 drivers
v0xb1093f30fd70_0 .net *"_ivl_58", 31 0, L_0xb1093f323dc0;  1 drivers
v0xb1093f30fe50_0 .net "clk", 0 0, v0xb1093f3110d0_0;  1 drivers
v0xb1093f30ff40_0 .net "ctrl_alu_ctrl", 3 0, v0xb1093f2ec080_0;  1 drivers
v0xb1093f310000_0 .net "ctrl_alu_src", 0 0, v0xb1093f29e160_0;  1 drivers
v0xb1093f3100a0_0 .net "ctrl_branch", 0 0, v0xb1093f306eb0_0;  1 drivers
v0xb1093f310580_0 .net "ctrl_imm_sel", 2 0, v0xb1093f307160_0;  1 drivers
v0xb1093f310670_0 .net "ctrl_jump", 0 0, v0xb1093f307240_0;  1 drivers
v0xb1093f310710_0 .net "ctrl_mem_we", 0 0, v0xb1093f307300_0;  1 drivers
v0xb1093f3107e0_0 .net "ctrl_rf_we", 0 0, v0xb1093f3074a0_0;  1 drivers
v0xb1093f3108b0_0 .net "ctrl_wb_sel", 1 0, v0xb1093f307560_0;  1 drivers
v0xb1093f310980_0 .net "flush_D", 0 0, L_0xb1093f3249f0;  1 drivers
v0xb1093f310a50_0 .net "flush_E", 0 0, L_0xb1093f324cd0;  1 drivers
v0xb1093f310b20_0 .net "forward_a_E", 1 0, v0xb1093f309380_0;  1 drivers
v0xb1093f310bf0_0 .net "forward_b_E", 1 0, v0xb1093f309460_0;  1 drivers
v0xb1093f310cc0_0 .net "jump_E", 0 0, v0xb1093f30d2d0_0;  1 drivers
v0xb1093f310d90_0 .net "pc_src_E", 0 0, L_0xb1093f2ebe40;  1 drivers
v0xb1093f310e60_0 .net "rst_n", 0 0, v0xb1093f311170_0;  1 drivers
v0xb1093f310f30_0 .net "stall_D", 0 0, L_0xb1093f324930;  1 drivers
v0xb1093f311000_0 .net "stall_F", 0 0, L_0xb1093f324820;  1 drivers
E_0xb1093f2727f0/0 .event negedge, v0xb1093f30c200_0;
E_0xb1093f2727f0/1 .event posedge, v0xb1093f307fa0_0;
E_0xb1093f2727f0 .event/or E_0xb1093f2727f0/0, E_0xb1093f2727f0/1;
L_0xb1093f3212a0 .arith/sum 32, v0xb1093f30e330_0, L_0xe48739a26018;
L_0xb1093f3214b0 .functor MUXZ 32, L_0xb1093f3212a0, L_0xb1093f323590, L_0xb1093f2e83c0, C4<>;
L_0xb1093f321960 .part v0xb1093f30d870_0, 0, 7;
L_0xb1093f321a50 .part v0xb1093f30d870_0, 12, 3;
L_0xb1093f321b20 .part v0xb1093f30d870_0, 25, 7;
L_0xb1093f322740 .part v0xb1093f30d870_0, 15, 5;
L_0xb1093f3227e0 .part v0xb1093f30d870_0, 20, 5;
L_0xb1093f322910 .cmp/eq 2, v0xb1093f309380_0, L_0xe48739a26258;
L_0xb1093f322a50 .cmp/eq 2, v0xb1093f309380_0, L_0xe48739a262a0;
L_0xb1093f322b40 .functor MUXZ 32, v0xb1093f30cea0_0, L_0xb1093f323f10, L_0xb1093f322a50, C4<>;
L_0xb1093f322c90 .functor MUXZ 32, L_0xb1093f322b40, v0xb1093f30dcd0_0, L_0xb1093f322910, C4<>;
L_0xb1093f322e70 .cmp/eq 2, v0xb1093f309460_0, L_0xe48739a262e8;
L_0xb1093f323020 .cmp/eq 2, v0xb1093f309460_0, L_0xe48739a26330;
L_0xb1093f323110 .functor MUXZ 32, v0xb1093f30cfd0_0, L_0xb1093f323f10, L_0xb1093f323020, C4<>;
L_0xb1093f323280 .functor MUXZ 32, L_0xb1093f323110, v0xb1093f30dcd0_0, L_0xb1093f322e70, C4<>;
L_0xb1093f3233c0 .functor MUXZ 32, L_0xb1093f323280, v0xb1093f30ccf0_0, v0xb1093f30d170_0, C4<>;
L_0xb1093f323590 .arith/sum 32, v0xb1093f30cdc0_0, v0xb1093f30ccf0_0;
L_0xb1093f323b40 .cmp/eq 2, v0xb1093f30eef0_0, L_0xe48739a263c0;
L_0xb1093f323cd0 .cmp/eq 2, v0xb1093f30eef0_0, L_0xe48739a26408;
L_0xb1093f323dc0 .functor MUXZ 32, v0xb1093f30e9d0_0, v0xb1093f30eb90_0, L_0xb1093f323cd0, C4<>;
L_0xb1093f323f10 .functor MUXZ 32, L_0xb1093f323dc0, v0xb1093f30eab0_0, L_0xb1093f323b40, C4<>;
L_0xb1093f324d90 .part v0xb1093f30d870_0, 15, 5;
L_0xb1093f323e60 .part v0xb1093f30d870_0, 20, 5;
S_0xb1093f2da180 .scope module, "ALU" "alu" 3 118, 4 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0xb1093f2e84e0_0 .net "a", 31 0, L_0xb1093f322c90;  alias, 1 drivers
v0xb1093f2e8580_0 .net "alu_ctrl", 3 0, v0xb1093f30d0b0_0;  1 drivers
v0xb1093f2eab90_0 .net "b", 31 0, L_0xb1093f3233c0;  alias, 1 drivers
v0xb1093f2eac30_0 .var "result", 31 0;
v0xb1093f2ebfe0_0 .var "zero", 0 0;
E_0xb1093f2eebf0 .event anyedge, v0xb1093f2e8580_0, v0xb1093f2e84e0_0, v0xb1093f2eab90_0, v0xb1093f2eac30_0;
S_0xb1093f306c10 .scope module, "CTRL" "controller" 3 52, 5 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "rf_we";
    .port_info 4 /OUTPUT 1 "mem_we";
    .port_info 5 /OUTPUT 2 "wb_sel";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_sel";
    .port_info 8 /OUTPUT 4 "alu_ctrl";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
v0xb1093f2ec080_0 .var "alu_ctrl", 3 0;
v0xb1093f29e160_0 .var "alu_src", 0 0;
v0xb1093f306eb0_0 .var "branch", 0 0;
v0xb1093f306f50_0 .net "funct3", 2 0, L_0xb1093f321a50;  1 drivers
v0xb1093f307030_0 .net "funct7", 6 0, L_0xb1093f321b20;  1 drivers
v0xb1093f307160_0 .var "imm_sel", 2 0;
v0xb1093f307240_0 .var "jump", 0 0;
v0xb1093f307300_0 .var "mem_we", 0 0;
v0xb1093f3073c0_0 .net "opcode", 6 0, L_0xb1093f321960;  1 drivers
v0xb1093f3074a0_0 .var "rf_we", 0 0;
v0xb1093f307560_0 .var "wb_sel", 1 0;
E_0xb1093f2ee040 .event anyedge, v0xb1093f3073c0_0, v0xb1093f306f50_0, v0xb1093f307030_0;
S_0xb1093f307800 .scope module, "DMEM" "data_mem" 3 150, 6 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0xb1093f323a30 .functor BUFZ 32, L_0xb1093f323720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xb1093f307a30 .array "RAM", 1023 0, 31 0;
v0xb1093f307b10_0 .net *"_ivl_0", 31 0, L_0xb1093f323720;  1 drivers
v0xb1093f307bf0_0 .net *"_ivl_3", 9 0, L_0xb1093f3237c0;  1 drivers
v0xb1093f307cb0_0 .net *"_ivl_4", 11 0, L_0xb1093f3238f0;  1 drivers
L_0xe48739a26378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb1093f307d90_0 .net *"_ivl_7", 1 0, L_0xe48739a26378;  1 drivers
v0xb1093f307ec0_0 .net "addr", 31 0, v0xb1093f30dcd0_0;  1 drivers
v0xb1093f307fa0_0 .net "clk", 0 0, v0xb1093f3110d0_0;  alias, 1 drivers
v0xb1093f308060_0 .net "rd", 31 0, L_0xb1093f323a30;  alias, 1 drivers
v0xb1093f308140_0 .net "wd", 31 0, v0xb1093f30de60_0;  1 drivers
v0xb1093f3082b0_0 .net "we", 0 0, v0xb1093f30df50_0;  1 drivers
E_0xb1093f2ee0c0 .event posedge, v0xb1093f307fa0_0;
L_0xb1093f323720 .array/port v0xb1093f307a30, L_0xb1093f3238f0;
L_0xb1093f3237c0 .part v0xb1093f30dcd0_0, 2, 10;
L_0xb1093f3238f0 .concat [ 10 2 0 0], L_0xb1093f3237c0, L_0xe48739a26378;
S_0xb1093f308410 .scope module, "HAZARD" "hazard_unit" 3 179, 7 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_E";
    .port_info 1 /INPUT 5 "rs2_E";
    .port_info 2 /INPUT 5 "rs1_D";
    .port_info 3 /INPUT 5 "rs2_D";
    .port_info 4 /INPUT 5 "rd_M";
    .port_info 5 /INPUT 5 "rd_W";
    .port_info 6 /INPUT 1 "reg_write_M";
    .port_info 7 /INPUT 1 "reg_write_W";
    .port_info 8 /INPUT 2 "wb_sel_E";
    .port_info 9 /INPUT 1 "pc_src_E";
    .port_info 10 /INPUT 1 "jump_E";
    .port_info 11 /INPUT 5 "rd_E";
    .port_info 12 /OUTPUT 2 "forward_a_E";
    .port_info 13 /OUTPUT 2 "forward_b_E";
    .port_info 14 /OUTPUT 1 "stall_F";
    .port_info 15 /OUTPUT 1 "stall_D";
    .port_info 16 /OUTPUT 1 "flush_D";
    .port_info 17 /OUTPUT 1 "flush_E";
L_0xb1093f324400 .functor AND 1, L_0xb1093f324040, L_0xb1093f3242c0, C4<1>, C4<1>;
L_0xb1093f324650 .functor OR 1, L_0xb1093f324510, L_0xb1093f3245b0, C4<0>, C4<0>;
L_0xb1093f324710 .functor AND 1, L_0xb1093f324400, L_0xb1093f324650, C4<1>, C4<1>;
L_0xb1093f324820 .functor BUFZ 1, L_0xb1093f324710, C4<0>, C4<0>, C4<0>;
L_0xb1093f324930 .functor BUFZ 1, L_0xb1093f324710, C4<0>, C4<0>, C4<0>;
L_0xb1093f3249f0 .functor OR 1, L_0xb1093f2ebe40, v0xb1093f30d2d0_0, C4<0>, C4<0>;
L_0xb1093f324bd0 .functor OR 1, L_0xb1093f324710, L_0xb1093f2ebe40, C4<0>, C4<0>;
L_0xb1093f324cd0 .functor OR 1, L_0xb1093f324bd0, v0xb1093f30d2d0_0, C4<0>, C4<0>;
L_0xe48739a26450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xb1093f308860_0 .net/2u *"_ivl_0", 1 0, L_0xe48739a26450;  1 drivers
v0xb1093f308960_0 .net *"_ivl_10", 0 0, L_0xb1093f3242c0;  1 drivers
v0xb1093f308a20_0 .net *"_ivl_13", 0 0, L_0xb1093f324400;  1 drivers
v0xb1093f308ac0_0 .net *"_ivl_14", 0 0, L_0xb1093f324510;  1 drivers
v0xb1093f308b80_0 .net *"_ivl_16", 0 0, L_0xb1093f3245b0;  1 drivers
v0xb1093f308c90_0 .net *"_ivl_19", 0 0, L_0xb1093f324650;  1 drivers
v0xb1093f308d50_0 .net *"_ivl_2", 0 0, L_0xb1093f324040;  1 drivers
v0xb1093f308e10_0 .net *"_ivl_29", 0 0, L_0xb1093f324bd0;  1 drivers
v0xb1093f308ed0_0 .net *"_ivl_4", 31 0, L_0xb1093f324180;  1 drivers
L_0xe48739a26498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb1093f309040_0 .net *"_ivl_7", 26 0, L_0xe48739a26498;  1 drivers
L_0xe48739a264e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb1093f309120_0 .net/2u *"_ivl_8", 31 0, L_0xe48739a264e0;  1 drivers
v0xb1093f309200_0 .net "flush_D", 0 0, L_0xb1093f3249f0;  alias, 1 drivers
v0xb1093f3092c0_0 .net "flush_E", 0 0, L_0xb1093f324cd0;  alias, 1 drivers
v0xb1093f309380_0 .var "forward_a_E", 1 0;
v0xb1093f309460_0 .var "forward_b_E", 1 0;
v0xb1093f309540_0 .net "jump_E", 0 0, v0xb1093f30d2d0_0;  alias, 1 drivers
v0xb1093f309600_0 .net "lw_stall", 0 0, L_0xb1093f324710;  1 drivers
v0xb1093f3096c0_0 .net "pc_src_E", 0 0, L_0xb1093f2ebe40;  alias, 1 drivers
v0xb1093f309780_0 .net "rd_E", 4 0, v0xb1093f30d450_0;  1 drivers
v0xb1093f309860_0 .net "rd_M", 4 0, v0xb1093f30e020_0;  1 drivers
v0xb1093f309940_0 .net "rd_W", 4 0, v0xb1093f30ed60_0;  1 drivers
v0xb1093f309a20_0 .net "reg_write_M", 0 0, v0xb1093f30e0f0_0;  1 drivers
v0xb1093f309ae0_0 .net "reg_write_W", 0 0, v0xb1093f30ee00_0;  1 drivers
v0xb1093f309ba0_0 .net "rs1_D", 4 0, L_0xb1093f324d90;  1 drivers
v0xb1093f309c80_0 .net "rs1_E", 4 0, v0xb1093f30d5e0_0;  1 drivers
v0xb1093f309d60_0 .net "rs2_D", 4 0, L_0xb1093f323e60;  1 drivers
v0xb1093f309e40_0 .net "rs2_E", 4 0, v0xb1093f30d6d0_0;  1 drivers
v0xb1093f309f20_0 .net "stall_D", 0 0, L_0xb1093f324930;  alias, 1 drivers
v0xb1093f309fe0_0 .net "stall_F", 0 0, L_0xb1093f324820;  alias, 1 drivers
v0xb1093f30a0a0_0 .net "wb_sel_E", 1 0, v0xb1093f30d7a0_0;  1 drivers
E_0xb1093f2ee000/0 .event anyedge, v0xb1093f309c80_0, v0xb1093f309860_0, v0xb1093f309a20_0, v0xb1093f309940_0;
E_0xb1093f2ee000/1 .event anyedge, v0xb1093f309ae0_0, v0xb1093f309e40_0;
E_0xb1093f2ee000 .event/or E_0xb1093f2ee000/0, E_0xb1093f2ee000/1;
L_0xb1093f324040 .cmp/eq 2, v0xb1093f30d7a0_0, L_0xe48739a26450;
L_0xb1093f324180 .concat [ 5 27 0 0], v0xb1093f30d450_0, L_0xe48739a26498;
L_0xb1093f3242c0 .cmp/ne 32, L_0xb1093f324180, L_0xe48739a264e0;
L_0xb1093f324510 .cmp/eq 5, L_0xb1093f324d90, v0xb1093f30d450_0;
L_0xb1093f3245b0 .cmp/eq 5, L_0xb1093f323e60, v0xb1093f30d450_0;
S_0xb1093f30a460 .scope module, "IMEM" "instruction_mem" 3 28, 8 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_0xb1093f2eaa70 .functor BUFZ 32, L_0xb1093f3215f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xb1093f3085a0 .array "RAM", 1023 0, 31 0;
v0xb1093f30a6e0_0 .net *"_ivl_0", 31 0, L_0xb1093f3215f0;  1 drivers
v0xb1093f30a7c0_0 .net *"_ivl_3", 9 0, L_0xb1093f321690;  1 drivers
v0xb1093f30a880_0 .net *"_ivl_4", 11 0, L_0xb1093f321730;  1 drivers
L_0xe48739a26060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb1093f30a960_0 .net *"_ivl_7", 1 0, L_0xe48739a26060;  1 drivers
v0xb1093f30aa90_0 .net "addr", 31 0, v0xb1093f30e330_0;  1 drivers
v0xb1093f30ab70_0 .net "inst", 31 0, L_0xb1093f2eaa70;  alias, 1 drivers
L_0xb1093f3215f0 .array/port v0xb1093f3085a0, L_0xb1093f321730;
L_0xb1093f321690 .part v0xb1093f30e330_0, 2, 10;
L_0xb1093f321730 .concat [ 10 2 0 0], L_0xb1093f321690, L_0xe48739a26060;
S_0xb1093f30acb0 .scope module, "RF" "register_file" 3 59, 9 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0xe48739a260a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xb1093f30b020_0 .net/2u *"_ivl_0", 4 0, L_0xe48739a260a8;  1 drivers
L_0xe48739a26138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb1093f30b120_0 .net *"_ivl_11", 1 0, L_0xe48739a26138;  1 drivers
L_0xe48739a26180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xb1093f30b200_0 .net/2u *"_ivl_14", 4 0, L_0xe48739a26180;  1 drivers
v0xb1093f30b2c0_0 .net *"_ivl_16", 0 0, L_0xb1093f3221b0;  1 drivers
L_0xe48739a261c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb1093f30b380_0 .net/2u *"_ivl_18", 31 0, L_0xe48739a261c8;  1 drivers
v0xb1093f30b4b0_0 .net *"_ivl_2", 0 0, L_0xb1093f321bc0;  1 drivers
v0xb1093f30b570_0 .net *"_ivl_20", 31 0, L_0xb1093f3222a0;  1 drivers
v0xb1093f30b650_0 .net *"_ivl_22", 6 0, L_0xb1093f322380;  1 drivers
L_0xe48739a26210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb1093f30b730_0 .net *"_ivl_25", 1 0, L_0xe48739a26210;  1 drivers
L_0xe48739a260f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb1093f30b810_0 .net/2u *"_ivl_4", 31 0, L_0xe48739a260f0;  1 drivers
v0xb1093f30b8f0_0 .net *"_ivl_6", 31 0, L_0xb1093f321cc0;  1 drivers
v0xb1093f30b9d0_0 .net *"_ivl_8", 6 0, L_0xb1093f321dc0;  1 drivers
v0xb1093f30bab0_0 .net "clk", 0 0, v0xb1093f3110d0_0;  alias, 1 drivers
v0xb1093f30bb50_0 .var/i "i", 31 0;
v0xb1093f30bc10_0 .net "rd", 4 0, v0xb1093f30ed60_0;  alias, 1 drivers
v0xb1093f30bcd0_0 .net "rd1", 31 0, L_0xb1093f321fa0;  alias, 1 drivers
v0xb1093f30bd90_0 .net "rd2", 31 0, L_0xb1093f322510;  alias, 1 drivers
v0xb1093f30bf80 .array "regs", 31 0, 31 0;
v0xb1093f30c040_0 .net "rs1", 4 0, L_0xb1093f322740;  1 drivers
v0xb1093f30c120_0 .net "rs2", 4 0, L_0xb1093f3227e0;  1 drivers
v0xb1093f30c200_0 .net "rst_n", 0 0, v0xb1093f311170_0;  alias, 1 drivers
v0xb1093f30c2c0_0 .net "wd", 31 0, L_0xb1093f323f10;  alias, 1 drivers
v0xb1093f30c3a0_0 .net "we", 0 0, v0xb1093f30ee00_0;  alias, 1 drivers
E_0xb1093f30afc0 .event negedge, v0xb1093f30c200_0, v0xb1093f307fa0_0;
L_0xb1093f321bc0 .cmp/eq 5, L_0xb1093f322740, L_0xe48739a260a8;
L_0xb1093f321cc0 .array/port v0xb1093f30bf80, L_0xb1093f321dc0;
L_0xb1093f321dc0 .concat [ 5 2 0 0], L_0xb1093f322740, L_0xe48739a26138;
L_0xb1093f321fa0 .functor MUXZ 32, L_0xb1093f321cc0, L_0xe48739a260f0, L_0xb1093f321bc0, C4<>;
L_0xb1093f3221b0 .cmp/eq 5, L_0xb1093f3227e0, L_0xe48739a26180;
L_0xb1093f3222a0 .array/port v0xb1093f30bf80, L_0xb1093f322380;
L_0xb1093f322380 .concat [ 5 2 0 0], L_0xb1093f3227e0, L_0xe48739a26210;
L_0xb1093f322510 .functor MUXZ 32, L_0xb1093f3222a0, L_0xe48739a261c8, L_0xb1093f3221b0, C4<>;
S_0xb1093f30c570 .scope module, "SEXT" "sign_extender" 3 65, 10 1 0, S_0xb1093f2e0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm";
v0xb1093f30c7f0_0 .var "imm", 31 0;
v0xb1093f30c8f0_0 .net "imm_sel", 2 0, v0xb1093f307160_0;  alias, 1 drivers
v0xb1093f30c9e0_0 .net "inst", 31 0, v0xb1093f30d870_0;  1 drivers
E_0xb1093f30c770 .event anyedge, v0xb1093f307160_0, v0xb1093f30c9e0_0;
    .scope S_0xb1093f306c10;
T_0 ;
    %wait E_0xb1093f2ee040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f307300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f306eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f307240_0, 0, 1;
    %load/vec4 v0xb1093f3073c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %load/vec4 v0xb1093f306f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0xb1093f307030_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0xb1093f307030_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %load/vec4 v0xb1093f306f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.27;
T_0.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.27;
T_0.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.27;
T_0.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.27;
T_0.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f307300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f306eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f307240_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f307300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f306eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f307240_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f307300_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f307300_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xb1093f2ec080_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f3074a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f29e160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f307560_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xb1093f307160_0, 0, 3;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xb1093f30acb0;
T_1 ;
    %wait E_0xb1093f30afc0;
    %load/vec4 v0xb1093f30c200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb1093f30bb50_0, 0, 32;
T_1.2 ;
    %load/vec4 v0xb1093f30bb50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xb1093f30bb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb1093f30bf80, 0, 4;
    %load/vec4 v0xb1093f30bb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb1093f30bb50_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xb1093f30c3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0xb1093f30bc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0xb1093f30c2c0_0;
    %load/vec4 v0xb1093f30bc10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb1093f30bf80, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb1093f30c570;
T_2 ;
    %wait E_0xb1093f30c770;
    %load/vec4 v0xb1093f30c8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb1093f30c7f0_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xb1093f30c7f0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xb1093f30c7f0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0xb1093f30c7f0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0xb1093f30c7f0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1093f30c9e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0xb1093f30c7f0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xb1093f2da180;
T_3 ;
    %wait E_0xb1093f2eebf0;
    %load/vec4 v0xb1093f2e8580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %add;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %sub;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %xor;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %or;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0xb1093f2e84e0_0;
    %load/vec4 v0xb1093f2eab90_0;
    %and;
    %store/vec4 v0xb1093f2eac30_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0xb1093f2eac30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xb1093f2ebfe0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xb1093f307800;
T_4 ;
    %wait E_0xb1093f2ee0c0;
    %load/vec4 v0xb1093f3082b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xb1093f308140_0;
    %load/vec4 v0xb1093f307ec0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb1093f307a30, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb1093f308410;
T_5 ;
    %wait E_0xb1093f2ee000;
    %load/vec4 v0xb1093f309c80_0;
    %load/vec4 v0xb1093f309860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0xb1093f309a20_0;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0xb1093f309c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb1093f309380_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb1093f309c80_0;
    %load/vec4 v0xb1093f309940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v0xb1093f309ae0_0;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0xb1093f309c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb1093f309380_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f309380_0, 0, 2;
T_5.5 ;
T_5.1 ;
    %load/vec4 v0xb1093f309e40_0;
    %load/vec4 v0xb1093f309860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.11, 4;
    %load/vec4 v0xb1093f309a20_0;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0xb1093f309e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb1093f309460_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xb1093f309e40_0;
    %load/vec4 v0xb1093f309940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.15, 4;
    %load/vec4 v0xb1093f309ae0_0;
    %and;
T_5.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v0xb1093f309e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb1093f309460_0, 0, 2;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb1093f309460_0, 0, 2;
T_5.13 ;
T_5.9 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xb1093f2e0a10;
T_6 ;
    %wait E_0xb1093f2727f0;
    %load/vec4 v0xb1093f310e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30e330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb1093f311000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xb1093f30e400_0;
    %assign/vec4 v0xb1093f30e330_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xb1093f2e0a10;
T_7 ;
    %wait E_0xb1093f2727f0;
    %load/vec4 v0xb1093f310e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30d870_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xb1093f310980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30d870_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xb1093f310f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xb1093f30e330_0;
    %assign/vec4 v0xb1093f30da50_0, 0;
    %load/vec4 v0xb1093f30dc00_0;
    %assign/vec4 v0xb1093f30d870_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb1093f2e0a10;
T_8 ;
    %wait E_0xb1093f2727f0;
    %load/vec4 v0xb1093f310e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0xb1093f310a50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30d540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30d390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb1093f30d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30d170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb1093f30d0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30d210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30d2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30cea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30cfd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30ccf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb1093f30d450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb1093f30d5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb1093f30d6d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xb1093f3107e0_0;
    %assign/vec4 v0xb1093f30d540_0, 0;
    %load/vec4 v0xb1093f310710_0;
    %assign/vec4 v0xb1093f30d390_0, 0;
    %load/vec4 v0xb1093f3108b0_0;
    %assign/vec4 v0xb1093f30d7a0_0, 0;
    %load/vec4 v0xb1093f310000_0;
    %assign/vec4 v0xb1093f30d170_0, 0;
    %load/vec4 v0xb1093f30ff40_0;
    %assign/vec4 v0xb1093f30d0b0_0, 0;
    %load/vec4 v0xb1093f3100a0_0;
    %assign/vec4 v0xb1093f30d210_0, 0;
    %load/vec4 v0xb1093f310670_0;
    %assign/vec4 v0xb1093f30d2d0_0, 0;
    %load/vec4 v0xb1093f30da50_0;
    %assign/vec4 v0xb1093f30cdc0_0, 0;
    %load/vec4 v0xb1093f30e680_0;
    %assign/vec4 v0xb1093f30cea0_0, 0;
    %load/vec4 v0xb1093f30e770_0;
    %assign/vec4 v0xb1093f30cfd0_0, 0;
    %load/vec4 v0xb1093f30db10_0;
    %assign/vec4 v0xb1093f30ccf0_0, 0;
    %load/vec4 v0xb1093f30d870_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0xb1093f30d450_0, 0;
    %load/vec4 v0xb1093f30d870_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0xb1093f30d5e0_0, 0;
    %load/vec4 v0xb1093f30d870_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0xb1093f30d6d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb1093f2e0a10;
T_9 ;
    %wait E_0xb1093f2727f0;
    %load/vec4 v0xb1093f310e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30df50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb1093f30e1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30dcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30de60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb1093f30e020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30dda0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xb1093f30d540_0;
    %assign/vec4 v0xb1093f30e0f0_0, 0;
    %load/vec4 v0xb1093f30d390_0;
    %assign/vec4 v0xb1093f30df50_0, 0;
    %load/vec4 v0xb1093f30d7a0_0;
    %assign/vec4 v0xb1093f30e1c0_0, 0;
    %load/vec4 v0xb1093f30cc20_0;
    %assign/vec4 v0xb1093f30dcd0_0, 0;
    %load/vec4 v0xb1093f30e910_0;
    %assign/vec4 v0xb1093f30de60_0, 0;
    %load/vec4 v0xb1093f30d450_0;
    %assign/vec4 v0xb1093f30e020_0, 0;
    %load/vec4 v0xb1093f30cdc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0xb1093f30dda0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb1093f2e0a10;
T_10 ;
    %wait E_0xb1093f2727f0;
    %load/vec4 v0xb1093f310e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb1093f30ee00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xb1093f30eef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30eab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30e9d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb1093f30ed60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb1093f30eb90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xb1093f30e0f0_0;
    %assign/vec4 v0xb1093f30ee00_0, 0;
    %load/vec4 v0xb1093f30e1c0_0;
    %assign/vec4 v0xb1093f30eef0_0, 0;
    %load/vec4 v0xb1093f30e260_0;
    %assign/vec4 v0xb1093f30eab0_0, 0;
    %load/vec4 v0xb1093f30dcd0_0;
    %assign/vec4 v0xb1093f30e9d0_0, 0;
    %load/vec4 v0xb1093f30e020_0;
    %assign/vec4 v0xb1093f30ed60_0, 0;
    %load/vec4 v0xb1093f30dda0_0;
    %assign/vec4 v0xb1093f30eb90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xb1093f2d46a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f3110d0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0xb1093f3110d0_0;
    %inv;
    %store/vec4 v0xb1093f3110d0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0xb1093f2d46a0;
T_12 ;
    %vpi_call 2 19 "$dumpfile", "wave_pl.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb1093f2d46a0 {0 0 0};
    %vpi_call 2 22 "$readmemh", "fibo.mem", v0xb1093f3085a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1093f311170_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb1093f311170_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 28 "$display", "FINAL RESULT (x10) = %d", &A<v0xb1093f30bf80, 10> {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/hdl/HDL/RV_PL/tb_rv_pl.v";
    "./rv_pl.v";
    "./alu.v";
    "./controller.v";
    "./data_mem.v";
    "./hazard_unit.v";
    "./instruction_mem.v";
    "./register_file.v";
    "./sign_extender.v";
