// Seed: 1769638720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout supply1 id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_16 = -1;
  assign id_11 = id_3;
  wire id_18;
  parameter id_19 = 1;
  assign module_1.id_3 = 0;
  assign id_16 = -1;
endmodule
module module_1 (
    input supply0 id_0
    , id_17,
    input wand id_1
    , id_18,
    input supply1 id_2,
    input uwire id_3,
    output logic id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri id_8,
    output wire id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    input wire id_14,
    input wand id_15
    , id_19
);
  assign id_17 = id_10;
  always begin : LABEL_0
    id_4  <= (id_1);
    id_18 <= id_11;
  end
  parameter id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
endmodule
