\doxysection{hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd Class Reference}
\label{classhello__fpga_1_1he__cache__cmd}\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h$>$}

Inheritance diagram for hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classhello__fpga_1_1he__cache__cmd}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_ab18e4759d7cdc4125bff51fca0282537}{he\+\_\+cache\+\_\+cmd}} ()
\item 
virtual \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a5909e0747faec96ec917740234cf71d7}{$\sim$he\+\_\+cache\+\_\+cmd}} ()
\item 
virtual const char $\ast$ \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_aad81ab55a6e0a6bb048d3640987653c4}{name}} () const override
\item 
virtual const char $\ast$ \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_aecb9fd54f63f304b291f9ef8a4deee70}{description}} () const override
\item 
virtual const char $\ast$ \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a118af7de7d9aa985bf25691b0ad662be}{afu\+\_\+id}} () const override
\item 
virtual uint64\+\_\+t \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_acbe8aa4c612e8d700034b582ffb8a159}{featureid}} () const override
\item 
virtual uint64\+\_\+t \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_afb61bc1f99f78fef10c8297b91063e7a}{guidl}} () const override
\item 
virtual uint64\+\_\+t \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a9e8ef7ff3871296cc62b81031224f788}{guidh}} () const override
\item 
virtual void \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a2491b467bc484fb44d8223ec80eeea22}{add\+\_\+options}} (CLI\+::\+App $\ast$\mbox{\hyperlink{hssi_8cpp_a7ccd62f1083f322e0d1dfaa9c23ecb88}{app}}) override
\item 
bool \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a32188f3225c2fb7d33f1fb38f9b29fe9}{hello\+\_\+fpga\+\_\+data\+\_\+intg\+\_\+check}} (uint8\+\_\+t $\ast$buf\+\_\+address)
\item 
int \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a9825983f14b9fb50518f68ce93d50627}{he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test}} ()
\item 
virtual int \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a51c6bd4437ce8010ebc40ea28ff4c0e7}{run}} (\mbox{\hyperlink{namespacehello__fpga_adef8d944c6fcc0d7e3ae45b39d4d5627}{test\+\_\+afu}} $\ast$afu, CLI\+::\+App $\ast$\mbox{\hyperlink{hssi_8cpp_a7ccd62f1083f322e0d1dfaa9c23ecb88}{app}})
\end{DoxyCompactItemize}
\doxysubsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{classhello__fpga_1_1he__cache__cmd_a5c8047f63c070316dea9be460af7dff9}{he\+\_\+test\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 43 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\label{classhello__fpga_1_1he__cache__cmd_ab18e4759d7cdc4125bff51fca0282537}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!he\_cache\_cmd@{he\_cache\_cmd}}
\index{he\_cache\_cmd@{he\_cache\_cmd}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{he\_cache\_cmd()}{he\_cache\_cmd()}}
{\footnotesize\ttfamily hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+cache\+\_\+cmd (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 45 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a5909e0747faec96ec917740234cf71d7}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!````~he\_cache\_cmd@{$\sim$he\_cache\_cmd}}
\index{````~he\_cache\_cmd@{$\sim$he\_cache\_cmd}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{$\sim$he\_cache\_cmd()}{~he\_cache\_cmd()}}
{\footnotesize\ttfamily virtual hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::$\sim$he\+\_\+cache\+\_\+cmd (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Definition at line 47 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\label{classhello__fpga_1_1he__cache__cmd_aad81ab55a6e0a6bb048d3640987653c4}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!name@{name}}
\index{name@{name}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{name()}{name()}}
{\footnotesize\ttfamily virtual const char$\ast$ hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::name (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classopae_1_1afu__test_1_1command_a2892a3d443d007a55cbfe9ec93835052}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 49 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_aecb9fd54f63f304b291f9ef8a4deee70}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!description@{description}}
\index{description@{description}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{description()}{description()}}
{\footnotesize\ttfamily virtual const char$\ast$ hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::description (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classopae_1_1afu__test_1_1command_a064a25924cdd32c14f4a68694f924d5e}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 51 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a118af7de7d9aa985bf25691b0ad662be}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!afu\_id@{afu\_id}}
\index{afu\_id@{afu\_id}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{afu\_id()}{afu\_id()}}
{\footnotesize\ttfamily virtual const char$\ast$ hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::afu\+\_\+id (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Reimplemented from \mbox{\hyperlink{classopae_1_1afu__test_1_1command_a51d5c7afb132598121e20be5b0eab5fb}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 55 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References HE\+\_\+\+CACHE\+\_\+\+AFU\+\_\+\+ID.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_acbe8aa4c612e8d700034b582ffb8a159}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!featureid@{featureid}}
\index{featureid@{featureid}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{featureid()}{featureid()}}
{\footnotesize\ttfamily virtual uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::featureid (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classopae_1_1afu__test_1_1command_ad9698a8b5ee31447582c286a115724a7}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 57 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+ID.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_afb61bc1f99f78fef10c8297b91063e7a}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!guidl@{guidl}}
\index{guidl@{guidl}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{guidl()}{guidl()}}
{\footnotesize\ttfamily virtual uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::guidl (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classopae_1_1afu__test_1_1command_ac239529df959302ece72a162262c6c32}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 59 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+GUIDL.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a9e8ef7ff3871296cc62b81031224f788}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!guidh@{guidh}}
\index{guidh@{guidh}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{guidh()}{guidh()}}
{\footnotesize\ttfamily virtual uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::guidh (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classopae_1_1afu__test_1_1command_a7b9e6753ab014e81bb4dd7d1ddbaad85}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 61 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+GUIDH.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a2491b467bc484fb44d8223ec80eeea22}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!add\_options@{add\_options}}
\index{add\_options@{add\_options}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{add\_options()}{add\_options()}}
{\footnotesize\ttfamily virtual void hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::add\+\_\+options (\begin{DoxyParamCaption}\item[{CLI\+::\+App $\ast$}]{app }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Reimplemented from \mbox{\hyperlink{classopae_1_1afu__test_1_1command_aa91365cda1ee7a6049d8a5403b2e15e6}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 63 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References app, and hello\+\_\+fpga\+::he\+\_\+test\+\_\+modes.

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a32188f3225c2fb7d33f1fb38f9b29fe9}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!hello\_fpga\_data\_intg\_check@{hello\_fpga\_data\_intg\_check}}
\index{hello\_fpga\_data\_intg\_check@{hello\_fpga\_data\_intg\_check}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{hello\_fpga\_data\_intg\_check()}{hello\_fpga\_data\_intg\_check()}}
{\footnotesize\ttfamily bool hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::hello\+\_\+fpga\+\_\+data\+\_\+intg\+\_\+check (\begin{DoxyParamCaption}\item[{uint8\+\_\+t $\ast$}]{buf\+\_\+address }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 70 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References hello\+\_\+fpga\+::\+CL, opae\+::afu\+\_\+test\+::afu\+::free\+\_\+cache\+\_\+read\+\_\+write(), opae\+::afu\+\_\+test\+::afu\+::free\+\_\+dsm(), opae\+::afu\+\_\+test\+::afu\+::get\+\_\+write\+\_\+buff\+\_\+phy\+\_\+addr(), HELLO\+\_\+\+FPGA\+\_\+\+CL\+\_\+\+HEADER, hello\+\_\+fpga\+::\+HELLO\+\_\+\+FPGA\+\_\+\+NUMCACHE\+\_\+\+LINES, and hello\+\_\+fpga\+::he\+\_\+cmd\+::host\+\_\+exe\+\_\+.



Referenced by he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test().

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a9825983f14b9fb50518f68ce93d50627}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!he\_run\_hello\_fpga\_test@{he\_run\_hello\_fpga\_test}}
\index{he\_run\_hello\_fpga\_test@{he\_run\_hello\_fpga\_test}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{he\_run\_hello\_fpga\_test()}{he\_run\_hello\_fpga\_test()}}
{\footnotesize\ttfamily int hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 142 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References opae\+::afu\+\_\+test\+::afu\+::allocate\+\_\+cache\+\_\+read\+\_\+write(), opae\+::afu\+\_\+test\+::afu\+::allocate\+\_\+dsm(), hello\+\_\+fpga\+::\+BUFFER\+\_\+\+SIZE\+\_\+2\+MB, opae\+::afu\+\_\+test\+::afu\+::free\+\_\+cache\+\_\+read\+\_\+write(), opae\+::afu\+\_\+test\+::afu\+::free\+\_\+dsm(), opae\+::afu\+\_\+test\+::afu\+::get\+\_\+read\+\_\+write(), hello\+\_\+fpga\+::\+HE\+\_\+\+INFO, hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+info\+\_\+, hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+perf\+\_\+counters(), hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+start\+\_\+test(), hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+wait\+\_\+test\+\_\+completion(), hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL, hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+wr\+\_\+cfg\+\_\+, hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+CONFIG, hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+NUM\+\_\+\+LINES, hello\+\_\+fpga\+\_\+data\+\_\+intg\+\_\+check(), hello\+\_\+fpga\+::\+HELLO\+\_\+\+FPGA\+\_\+\+NUMCACHE\+\_\+\+LINES, hello\+\_\+fpga\+::he\+\_\+cmd\+::host\+\_\+exe\+\_\+, hello\+\_\+fpga\+::he\+\_\+cmd\+::host\+\_\+exerciser\+\_\+errors(), hello\+\_\+fpga\+::he\+\_\+cmd\+::numa\+\_\+node\+\_\+, opae\+::afu\+\_\+test\+::afu\+::read64(), hello\+\_\+fpga\+::he\+\_\+info\+::value, hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config\+::value, hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl\+::value, hello\+\_\+fpga\+::\+WR\+\_\+\+LINE\+\_\+M, hello\+\_\+fpga\+::he\+\_\+cmd\+::wr\+\_\+table\+\_\+ctl\+\_\+, and opae\+::afu\+\_\+test\+::afu\+::write64().



Referenced by run().

\mbox{\label{classhello__fpga_1_1he__cache__cmd_a51c6bd4437ce8010ebc40ea28ff4c0e7}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!run@{run}}
\index{run@{run}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{run()}{run()}}
{\footnotesize\ttfamily virtual int hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::run (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespacehello__fpga_adef8d944c6fcc0d7e3ae45b39d4d5627}{test\+\_\+afu}} $\ast$}]{afu,  }\item[{CLI\+::\+App $\ast$}]{app }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classopae_1_1afu__test_1_1command_a18fe26fd1da4bec29da4fbfbeb172bbd}{opae\+::afu\+\_\+test\+::command}}.



Definition at line 238 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



References app, hello\+\_\+fpga\+::\+HE\+\_\+\+CTL, hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+ctl\+\_\+, hello\+\_\+fpga\+::\+HE\+\_\+\+HELLO\+\_\+\+FPGA, he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test(), he\+\_\+test\+\_\+, hello\+\_\+fpga\+::he\+\_\+cmd\+::host\+\_\+exe\+\_\+, hello\+\_\+fpga\+::he\+\_\+cmd\+::numa\+\_\+node\+\_\+, hello\+\_\+fpga\+::he\+\_\+cmd\+::print\+\_\+csr(), hello\+\_\+fpga\+::he\+\_\+ctl\+::value, hello\+\_\+fpga\+::he\+\_\+cmd\+::verify\+\_\+numa\+\_\+node(), and opae\+::afu\+\_\+test\+::afu\+::write64().



\doxysubsection{Field Documentation}
\mbox{\label{classhello__fpga_1_1he__cache__cmd_a5c8047f63c070316dea9be460af7dff9}} 
\index{hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}!he\_test\_@{he\_test\_}}
\index{he\_test\_@{he\_test\_}!hello\_fpga::he\_cache\_cmd@{hello\_fpga::he\_cache\_cmd}}
\doxysubsubsection{\texorpdfstring{he\_test\_}{he\_test\_}}
{\footnotesize\ttfamily uint32\+\_\+t hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+test\+\_\+\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 268 of file cxl\+\_\+hello\+\_\+fpga\+\_\+cmd.\+h.



Referenced by run().

