\hypertarget{struct_s_i_m___type}{}\doxysection{SIM\+\_\+\+Type Struct Reference}
\label{struct_s_i_m___type}\index{SIM\_Type@{SIM\_Type}}


SIM -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a2fe0688d53ff2a35b3f28a3ce9bac478}{CHIPCTL}}
\begin{DoxyCompactList}\small\item\em Chip Control register, offset\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a4352649a25358bf1fbe2b72076bd9c84}{FTMOPT0}}
\begin{DoxyCompactList}\small\item\em FTM Option Register 0, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_af4b410bec7b774a2dfa0d165e1ad25a0}{LPOCLKS}}
\begin{DoxyCompactList}\small\item\em LPO Clock Select Register, offset\+: 0x10. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_acc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a18ce74ef84dd58e6b6c733eb327696d0}{ADCOPT}}
\begin{DoxyCompactList}\small\item\em ADC Options Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a4a5fdf72bdebe2d4134b1cde1bbdc6d0}{FTMOPT1}}
\begin{DoxyCompactList}\small\item\em FTM Option Register 1, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_aefe2b7fbede058d0b231d963ab69f699}{MISCTRL0}}
\begin{DoxyCompactList}\small\item\em Miscellaneous control register 0, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a5baf01a3a36a117e2bebdd02d6d6876a}{SDID}}
\begin{DoxyCompactList}\small\item\em System Device Identification Register, offset\+: 0x24. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_adafb614304cc42f044f8f558a5b9b340}{RESERVED\+\_\+3}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a8008513e7d771059dfe2f2f86a045245}{PLATCGC}}
\begin{DoxyCompactList}\small\item\em Platform Clock Gating Control Register, offset\+: 0x40. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a71033e44d51c3ca5bd7d938bf1685d47}{RESERVED\+\_\+4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_aaa8837e8345f19b716d3e9fc9c1113ad}{FCFG1}}
\begin{DoxyCompactList}\small\item\em Flash Configuration Register 1, offset\+: 0x4C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_ab95a859ed80f2b72b5538bcc1806d924}{RESERVED\+\_\+5}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_ae6ab5d5097134742b3f025d951a482aa}{UIDH}}
\begin{DoxyCompactList}\small\item\em Unique Identification Register High, offset\+: 0x54. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a6526be9b8cd1160be6ff367641220e96}{UIDMH}}
\begin{DoxyCompactList}\small\item\em Unique Identification Register Mid-\/\+High, offset\+: 0x58. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a9d04f09d406768348505eb747ade1e23}{UIDML}}
\begin{DoxyCompactList}\small\item\em Unique Identification Register Mid Low, offset\+: 0x5C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_aac796478e9fdd908d4bccc7b754de080}{UIDL}}
\begin{DoxyCompactList}\small\item\em Unique Identification Register Low, offset\+: 0x60. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a4e4f1fbee587e08a2b02ff956746fb74}{RESERVED\+\_\+6}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_ae1075c40295cc9245804b4081faae598}{CLKDIV4}}
\begin{DoxyCompactList}\small\item\em System Clock Divider Register 4, offset\+: 0x68. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_i_m___type_a4fe36b87fd2af0cd347d68320d6afb90}{MISCTRL1}}
\begin{DoxyCompactList}\small\item\em Miscellaneous Control register 1, offset\+: 0x6C. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SIM -\/ Size of Registers Arrays. 

SIM -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_i_m___type_a18ce74ef84dd58e6b6c733eb327696d0}\label{struct_s_i_m___type_a18ce74ef84dd58e6b6c733eb327696d0}} 
\index{SIM\_Type@{SIM\_Type}!ADCOPT@{ADCOPT}}
\index{ADCOPT@{ADCOPT}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{ADCOPT}{ADCOPT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADCOPT}



ADC Options Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_s_i_m___type_a2fe0688d53ff2a35b3f28a3ce9bac478}\label{struct_s_i_m___type_a2fe0688d53ff2a35b3f28a3ce9bac478}} 
\index{SIM\_Type@{SIM\_Type}!CHIPCTL@{CHIPCTL}}
\index{CHIPCTL@{CHIPCTL}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{CHIPCTL}{CHIPCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CHIPCTL}



Chip Control register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_s_i_m___type_ae1075c40295cc9245804b4081faae598}\label{struct_s_i_m___type_ae1075c40295cc9245804b4081faae598}} 
\index{SIM\_Type@{SIM\_Type}!CLKDIV4@{CLKDIV4}}
\index{CLKDIV4@{CLKDIV4}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{CLKDIV4}{CLKDIV4}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLKDIV4}



System Clock Divider Register 4, offset\+: 0x68. 

\mbox{\Hypertarget{struct_s_i_m___type_aaa8837e8345f19b716d3e9fc9c1113ad}\label{struct_s_i_m___type_aaa8837e8345f19b716d3e9fc9c1113ad}} 
\index{SIM\_Type@{SIM\_Type}!FCFG1@{FCFG1}}
\index{FCFG1@{FCFG1}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{FCFG1}{FCFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FCFG1}



Flash Configuration Register 1, offset\+: 0x4C. 

\mbox{\Hypertarget{struct_s_i_m___type_a4352649a25358bf1fbe2b72076bd9c84}\label{struct_s_i_m___type_a4352649a25358bf1fbe2b72076bd9c84}} 
\index{SIM\_Type@{SIM\_Type}!FTMOPT0@{FTMOPT0}}
\index{FTMOPT0@{FTMOPT0}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{FTMOPT0}{FTMOPT0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTMOPT0}



FTM Option Register 0, offset\+: 0xC. 

\mbox{\Hypertarget{struct_s_i_m___type_a4a5fdf72bdebe2d4134b1cde1bbdc6d0}\label{struct_s_i_m___type_a4a5fdf72bdebe2d4134b1cde1bbdc6d0}} 
\index{SIM\_Type@{SIM\_Type}!FTMOPT1@{FTMOPT1}}
\index{FTMOPT1@{FTMOPT1}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{FTMOPT1}{FTMOPT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FTMOPT1}



FTM Option Register 1, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_s_i_m___type_af4b410bec7b774a2dfa0d165e1ad25a0}\label{struct_s_i_m___type_af4b410bec7b774a2dfa0d165e1ad25a0}} 
\index{SIM\_Type@{SIM\_Type}!LPOCLKS@{LPOCLKS}}
\index{LPOCLKS@{LPOCLKS}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{LPOCLKS}{LPOCLKS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPOCLKS}



LPO Clock Select Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_s_i_m___type_aefe2b7fbede058d0b231d963ab69f699}\label{struct_s_i_m___type_aefe2b7fbede058d0b231d963ab69f699}} 
\index{SIM\_Type@{SIM\_Type}!MISCTRL0@{MISCTRL0}}
\index{MISCTRL0@{MISCTRL0}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{MISCTRL0}{MISCTRL0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISCTRL0}



Miscellaneous control register 0, offset\+: 0x20. 

\mbox{\Hypertarget{struct_s_i_m___type_a4fe36b87fd2af0cd347d68320d6afb90}\label{struct_s_i_m___type_a4fe36b87fd2af0cd347d68320d6afb90}} 
\index{SIM\_Type@{SIM\_Type}!MISCTRL1@{MISCTRL1}}
\index{MISCTRL1@{MISCTRL1}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{MISCTRL1}{MISCTRL1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MISCTRL1}



Miscellaneous Control register 1, offset\+: 0x6C. 

\mbox{\Hypertarget{struct_s_i_m___type_a8008513e7d771059dfe2f2f86a045245}\label{struct_s_i_m___type_a8008513e7d771059dfe2f2f86a045245}} 
\index{SIM\_Type@{SIM\_Type}!PLATCGC@{PLATCGC}}
\index{PLATCGC@{PLATCGC}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{PLATCGC}{PLATCGC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PLATCGC}



Platform Clock Gating Control Register, offset\+: 0x40. 

\mbox{\Hypertarget{struct_s_i_m___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_s_i_m___type_a71277aaa40be4473ac2521981f273bd3}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_s_i_m___type_a422ac2beba1cc5c797380d1c5832b885}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_s_i_m___type_acc19a07675d1806592b3ed4a92f91e1c}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_adafb614304cc42f044f8f558a5b9b340}\label{struct_s_i_m___type_adafb614304cc42f044f8f558a5b9b340}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}24\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_a71033e44d51c3ca5bd7d938bf1685d47}\label{struct_s_i_m___type_a71033e44d51c3ca5bd7d938bf1685d47}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}8\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_ab95a859ed80f2b72b5538bcc1806d924}\label{struct_s_i_m___type_ab95a859ed80f2b72b5538bcc1806d924}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_a4e4f1fbee587e08a2b02ff956746fb74}\label{struct_s_i_m___type_a4e4f1fbee587e08a2b02ff956746fb74}} 
\index{SIM\_Type@{SIM\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_s_i_m___type_a5baf01a3a36a117e2bebdd02d6d6876a}\label{struct_s_i_m___type_a5baf01a3a36a117e2bebdd02d6d6876a}} 
\index{SIM\_Type@{SIM\_Type}!SDID@{SDID}}
\index{SDID@{SDID}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{SDID}{SDID}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SDID}



System Device Identification Register, offset\+: 0x24. 

\mbox{\Hypertarget{struct_s_i_m___type_ae6ab5d5097134742b3f025d951a482aa}\label{struct_s_i_m___type_ae6ab5d5097134742b3f025d951a482aa}} 
\index{SIM\_Type@{SIM\_Type}!UIDH@{UIDH}}
\index{UIDH@{UIDH}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{UIDH}{UIDH}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDH}



Unique Identification Register High, offset\+: 0x54. 

\mbox{\Hypertarget{struct_s_i_m___type_aac796478e9fdd908d4bccc7b754de080}\label{struct_s_i_m___type_aac796478e9fdd908d4bccc7b754de080}} 
\index{SIM\_Type@{SIM\_Type}!UIDL@{UIDL}}
\index{UIDL@{UIDL}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{UIDL}{UIDL}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDL}



Unique Identification Register Low, offset\+: 0x60. 

\mbox{\Hypertarget{struct_s_i_m___type_a6526be9b8cd1160be6ff367641220e96}\label{struct_s_i_m___type_a6526be9b8cd1160be6ff367641220e96}} 
\index{SIM\_Type@{SIM\_Type}!UIDMH@{UIDMH}}
\index{UIDMH@{UIDMH}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{UIDMH}{UIDMH}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDMH}



Unique Identification Register Mid-\/\+High, offset\+: 0x58. 

\mbox{\Hypertarget{struct_s_i_m___type_a9d04f09d406768348505eb747ade1e23}\label{struct_s_i_m___type_a9d04f09d406768348505eb747ade1e23}} 
\index{SIM\_Type@{SIM\_Type}!UIDML@{UIDML}}
\index{UIDML@{UIDML}!SIM\_Type@{SIM\_Type}}
\doxysubsubsection{\texorpdfstring{UIDML}{UIDML}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t UIDML}



Unique Identification Register Mid Low, offset\+: 0x5C. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
