// Seed: 2540658196
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output wor id_4
);
  assign id_3 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  logic id_2,
    output tri0  id_3,
    input  wor   id_4
);
  assign id_0 = 1;
  always force id_0 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  tri0 id_2 = id_1;
  wire id_3;
  assign module_0.id_1 = 0;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_2)
  );
  assign id_2 = 1;
endmodule
