SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Tue Jul 29 18:36:27 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.14\ispfpga\bin\nt64\scuba.exe -w -n pll_50_in -lang verilog -synth lse -arch mg5a00 -type pll -fin 50 -phase_cntl STATIC -fclkop 100 -fclkop_tol 0.0 -fb_mode CLOCKTREE -noclkos -noclkok -norst -noclkok2 
    Circuit name     : pll_50_in
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLK
    Outputs      : CLKOP, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll_50_in.edn
    Verilog output   : pll_50_in.v
    Verilog template : pll_50_in_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : not used
    Report output    : pll_50_in.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

