

================================================================
== Vitis HLS Report for 'read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim'
================================================================
* Date:           Wed Jul 31 17:04:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3099|     3099|  30.990 us|  30.990 us|  3099|  3099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln18_for_each_patch__ln20_for_block_in_dim  |     3097|     3097|         3|          1|          1|  3096|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     274|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     274|      91|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_90_p2                 |         +|   0|  0|  19|          12|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_84_p2                |      icmp|   0|  0|  12|          12|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          27|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |indvar_flatten_fu_50                  |   9|          2|   12|         24|
    |inout2_blk_n_R                        |   9|          2|    1|          2|
    |q_stream_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln18_reg_119                 |    1|   0|    1|          0|
    |indvar_flatten_fu_50              |   12|   0|   12|          0|
    |inout2_addr_read_reg_123          |  256|   0|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  274|   0|  274|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim|  return value|
|m_axi_inout2_AWVALID     |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWREADY     |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWADDR      |  out|   64|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWID        |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWLEN       |  out|   32|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWSIZE      |  out|    3|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWBURST     |  out|    2|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWLOCK      |  out|    2|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWCACHE     |  out|    4|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWPROT      |  out|    3|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWQOS       |  out|    4|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWREGION    |  out|    4|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_AWUSER      |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WVALID      |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WREADY      |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WDATA       |  out|  256|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WSTRB       |  out|   32|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WLAST       |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WID         |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_WUSER       |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARVALID     |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARREADY     |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARADDR      |  out|   64|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARID        |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARLEN       |  out|   32|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARSIZE      |  out|    3|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARBURST     |  out|    2|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARLOCK      |  out|    2|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARCACHE     |  out|    4|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARPROT      |  out|    3|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARQOS       |  out|    4|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARREGION    |  out|    4|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_ARUSER      |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RVALID      |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RREADY      |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RDATA       |   in|  256|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RLAST       |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RID         |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RFIFONUM    |   in|    9|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RUSER       |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_RRESP       |   in|    2|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_BVALID      |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_BREADY      |  out|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_BRESP       |   in|    2|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_BID         |   in|    1|       m_axi|                                                       inout2|       pointer|
|m_axi_inout2_BUSER       |   in|    1|       m_axi|                                                       inout2|       pointer|
|q_stream_din             |  out|  256|     ap_fifo|                                                     q_stream|       pointer|
|q_stream_num_data_valid  |   in|    2|     ap_fifo|                                                     q_stream|       pointer|
|q_stream_fifo_cap        |   in|    2|     ap_fifo|                                                     q_stream|       pointer|
|q_stream_full_n          |   in|    1|     ap_fifo|                                                     q_stream|       pointer|
|q_stream_write           |  out|    1|     ap_fifo|                                                     q_stream|       pointer|
|sext_ln18                |   in|   59|     ap_none|                                                    sext_ln18|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

