// Seed: 1618657787
module module_0 ();
  always_ff @(posedge 1 or posedge 1) id_1 = 1;
  tri0 id_2 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2#(.id_18((1))),
    input tri1 id_3,
    input tri1 id_4,
    input logic id_5,
    output supply1 id_6,
    input logic id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10,
    output supply0 id_11,
    output logic id_12,
    output logic id_13,
    input tri id_14,
    input wor id_15,
    output tri0 id_16
);
  wire id_19, id_20, id_21, id_22;
  assign id_21 = id_20;
  initial begin
    id_12 <= !id_8;
    #1 begin
      id_13 <= id_5;
    end
  end
  module_0();
  assign id_13 = id_7;
endmodule
