
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020b8 <.init>:
  4020b8:	stp	x29, x30, [sp, #-16]!
  4020bc:	mov	x29, sp
  4020c0:	bl	402800 <ferror@plt+0x60>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret

Disassembly of section .plt:

00000000004020d0 <memcpy@plt-0x20>:
  4020d0:	stp	x16, x30, [sp, #-16]!
  4020d4:	adrp	x16, 41c000 <ferror@plt+0x19860>
  4020d8:	ldr	x17, [x16, #4088]
  4020dc:	add	x16, x16, #0xff8
  4020e0:	br	x17
  4020e4:	nop
  4020e8:	nop
  4020ec:	nop

00000000004020f0 <memcpy@plt>:
  4020f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4020f4:	ldr	x17, [x16]
  4020f8:	add	x16, x16, #0x0
  4020fc:	br	x17

0000000000402100 <recvmsg@plt>:
  402100:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402104:	ldr	x17, [x16, #8]
  402108:	add	x16, x16, #0x8
  40210c:	br	x17

0000000000402110 <strtoul@plt>:
  402110:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402114:	ldr	x17, [x16, #16]
  402118:	add	x16, x16, #0x10
  40211c:	br	x17

0000000000402120 <strlen@plt>:
  402120:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402124:	ldr	x17, [x16, #24]
  402128:	add	x16, x16, #0x18
  40212c:	br	x17

0000000000402130 <fputs@plt>:
  402130:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402134:	ldr	x17, [x16, #32]
  402138:	add	x16, x16, #0x20
  40213c:	br	x17

0000000000402140 <exit@plt>:
  402140:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402144:	ldr	x17, [x16, #40]
  402148:	add	x16, x16, #0x28
  40214c:	br	x17

0000000000402150 <perror@plt>:
  402150:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402154:	ldr	x17, [x16, #48]
  402158:	add	x16, x16, #0x30
  40215c:	br	x17

0000000000402160 <__cmsg_nxthdr@plt>:
  402160:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402164:	ldr	x17, [x16, #56]
  402168:	add	x16, x16, #0x38
  40216c:	br	x17

0000000000402170 <listen@plt>:
  402170:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402174:	ldr	x17, [x16, #64]
  402178:	add	x16, x16, #0x40
  40217c:	br	x17

0000000000402180 <strtoll@plt>:
  402180:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402184:	ldr	x17, [x16, #72]
  402188:	add	x16, x16, #0x48
  40218c:	br	x17

0000000000402190 <daemon@plt>:
  402190:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402194:	ldr	x17, [x16, #80]
  402198:	add	x16, x16, #0x50
  40219c:	br	x17

00000000004021a0 <strtod@plt>:
  4021a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021a4:	ldr	x17, [x16, #88]
  4021a8:	add	x16, x16, #0x58
  4021ac:	br	x17

00000000004021b0 <geteuid@plt>:
  4021b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021b4:	ldr	x17, [x16, #96]
  4021b8:	add	x16, x16, #0x60
  4021bc:	br	x17

00000000004021c0 <sethostent@plt>:
  4021c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021c4:	ldr	x17, [x16, #104]
  4021c8:	add	x16, x16, #0x68
  4021cc:	br	x17

00000000004021d0 <bind@plt>:
  4021d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021d4:	ldr	x17, [x16, #112]
  4021d8:	add	x16, x16, #0x70
  4021dc:	br	x17

00000000004021e0 <ftell@plt>:
  4021e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021e4:	ldr	x17, [x16, #120]
  4021e8:	add	x16, x16, #0x78
  4021ec:	br	x17

00000000004021f0 <sprintf@plt>:
  4021f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4021f4:	ldr	x17, [x16, #128]
  4021f8:	add	x16, x16, #0x80
  4021fc:	br	x17

0000000000402200 <getuid@plt>:
  402200:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402204:	ldr	x17, [x16, #136]
  402208:	add	x16, x16, #0x88
  40220c:	br	x17

0000000000402210 <putc@plt>:
  402210:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402214:	ldr	x17, [x16, #144]
  402218:	add	x16, x16, #0x90
  40221c:	br	x17

0000000000402220 <strftime@plt>:
  402220:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402224:	ldr	x17, [x16, #152]
  402228:	add	x16, x16, #0x98
  40222c:	br	x17

0000000000402230 <fork@plt>:
  402230:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402234:	ldr	x17, [x16, #160]
  402238:	add	x16, x16, #0xa0
  40223c:	br	x17

0000000000402240 <snprintf@plt>:
  402240:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402244:	ldr	x17, [x16, #168]
  402248:	add	x16, x16, #0xa8
  40224c:	br	x17

0000000000402250 <fileno@plt>:
  402250:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402254:	ldr	x17, [x16, #176]
  402258:	add	x16, x16, #0xb0
  40225c:	br	x17

0000000000402260 <localtime@plt>:
  402260:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402264:	ldr	x17, [x16, #184]
  402268:	add	x16, x16, #0xb8
  40226c:	br	x17

0000000000402270 <signal@plt>:
  402270:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402274:	ldr	x17, [x16, #192]
  402278:	add	x16, x16, #0xc0
  40227c:	br	x17

0000000000402280 <ftruncate64@plt>:
  402280:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402284:	ldr	x17, [x16, #200]
  402288:	add	x16, x16, #0xc8
  40228c:	br	x17

0000000000402290 <fclose@plt>:
  402290:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402294:	ldr	x17, [x16, #208]
  402298:	add	x16, x16, #0xd0
  40229c:	br	x17

00000000004022a0 <atoi@plt>:
  4022a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022a4:	ldr	x17, [x16, #216]
  4022a8:	add	x16, x16, #0xd8
  4022ac:	br	x17

00000000004022b0 <getpid@plt>:
  4022b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022b4:	ldr	x17, [x16, #224]
  4022b8:	add	x16, x16, #0xe0
  4022bc:	br	x17

00000000004022c0 <time@plt>:
  4022c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022c4:	ldr	x17, [x16, #232]
  4022c8:	add	x16, x16, #0xe8
  4022cc:	br	x17

00000000004022d0 <malloc@plt>:
  4022d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022d4:	ldr	x17, [x16, #240]
  4022d8:	add	x16, x16, #0xf0
  4022dc:	br	x17

00000000004022e0 <setsockopt@plt>:
  4022e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022e4:	ldr	x17, [x16, #248]
  4022e8:	add	x16, x16, #0xf8
  4022ec:	br	x17

00000000004022f0 <poll@plt>:
  4022f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4022f4:	ldr	x17, [x16, #256]
  4022f8:	add	x16, x16, #0x100
  4022fc:	br	x17

0000000000402300 <__isoc99_fscanf@plt>:
  402300:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402304:	ldr	x17, [x16, #264]
  402308:	add	x16, x16, #0x108
  40230c:	br	x17

0000000000402310 <__libc_start_main@plt>:
  402310:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402314:	ldr	x17, [x16, #272]
  402318:	add	x16, x16, #0x110
  40231c:	br	x17

0000000000402320 <strcat@plt>:
  402320:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402324:	ldr	x17, [x16, #280]
  402328:	add	x16, x16, #0x118
  40232c:	br	x17

0000000000402330 <flock@plt>:
  402330:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402334:	ldr	x17, [x16, #288]
  402338:	add	x16, x16, #0x120
  40233c:	br	x17

0000000000402340 <if_indextoname@plt>:
  402340:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402344:	ldr	x17, [x16, #296]
  402348:	add	x16, x16, #0x128
  40234c:	br	x17

0000000000402350 <memset@plt>:
  402350:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402354:	ldr	x17, [x16, #304]
  402358:	add	x16, x16, #0x130
  40235c:	br	x17

0000000000402360 <fdopen@plt>:
  402360:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402364:	ldr	x17, [x16, #312]
  402368:	add	x16, x16, #0x138
  40236c:	br	x17

0000000000402370 <gettimeofday@plt>:
  402370:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402374:	ldr	x17, [x16, #320]
  402378:	add	x16, x16, #0x140
  40237c:	br	x17

0000000000402380 <accept@plt>:
  402380:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402384:	ldr	x17, [x16, #328]
  402388:	add	x16, x16, #0x148
  40238c:	br	x17

0000000000402390 <random@plt>:
  402390:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402394:	ldr	x17, [x16, #336]
  402398:	add	x16, x16, #0x150
  40239c:	br	x17

00000000004023a0 <sendmsg@plt>:
  4023a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023a4:	ldr	x17, [x16, #344]
  4023a8:	add	x16, x16, #0x158
  4023ac:	br	x17

00000000004023b0 <cap_get_flag@plt>:
  4023b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023b4:	ldr	x17, [x16, #352]
  4023b8:	add	x16, x16, #0x160
  4023bc:	br	x17

00000000004023c0 <bcmp@plt>:
  4023c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023c4:	ldr	x17, [x16, #360]
  4023c8:	add	x16, x16, #0x168
  4023cc:	br	x17

00000000004023d0 <strcasecmp@plt>:
  4023d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023d4:	ldr	x17, [x16, #368]
  4023d8:	add	x16, x16, #0x170
  4023dc:	br	x17

00000000004023e0 <realloc@plt>:
  4023e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023e4:	ldr	x17, [x16, #376]
  4023e8:	add	x16, x16, #0x178
  4023ec:	br	x17

00000000004023f0 <rewind@plt>:
  4023f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4023f4:	ldr	x17, [x16, #384]
  4023f8:	add	x16, x16, #0x180
  4023fc:	br	x17

0000000000402400 <cap_set_proc@plt>:
  402400:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402404:	ldr	x17, [x16, #392]
  402408:	add	x16, x16, #0x188
  40240c:	br	x17

0000000000402410 <strdup@plt>:
  402410:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402414:	ldr	x17, [x16, #400]
  402418:	add	x16, x16, #0x190
  40241c:	br	x17

0000000000402420 <strerror@plt>:
  402420:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402424:	ldr	x17, [x16, #408]
  402428:	add	x16, x16, #0x198
  40242c:	br	x17

0000000000402430 <close@plt>:
  402430:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402434:	ldr	x17, [x16, #416]
  402438:	add	x16, x16, #0x1a0
  40243c:	br	x17

0000000000402440 <strrchr@plt>:
  402440:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402444:	ldr	x17, [x16, #424]
  402448:	add	x16, x16, #0x1a8
  40244c:	br	x17

0000000000402450 <recv@plt>:
  402450:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402454:	ldr	x17, [x16, #432]
  402458:	add	x16, x16, #0x1b0
  40245c:	br	x17

0000000000402460 <__gmon_start__@plt>:
  402460:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402464:	ldr	x17, [x16, #440]
  402468:	add	x16, x16, #0x1b8
  40246c:	br	x17

0000000000402470 <abort@plt>:
  402470:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402474:	ldr	x17, [x16, #448]
  402478:	add	x16, x16, #0x1c0
  40247c:	br	x17

0000000000402480 <feof@plt>:
  402480:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402484:	ldr	x17, [x16, #456]
  402488:	add	x16, x16, #0x1c8
  40248c:	br	x17

0000000000402490 <getopt_long@plt>:
  402490:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402494:	ldr	x17, [x16, #464]
  402498:	add	x16, x16, #0x1d0
  40249c:	br	x17

00000000004024a0 <strcmp@plt>:
  4024a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024a4:	ldr	x17, [x16, #472]
  4024a8:	add	x16, x16, #0x1d8
  4024ac:	br	x17

00000000004024b0 <__ctype_b_loc@plt>:
  4024b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024b4:	ldr	x17, [x16, #480]
  4024b8:	add	x16, x16, #0x1e0
  4024bc:	br	x17

00000000004024c0 <strtol@plt>:
  4024c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024c4:	ldr	x17, [x16, #488]
  4024c8:	add	x16, x16, #0x1e8
  4024cc:	br	x17

00000000004024d0 <cap_get_proc@plt>:
  4024d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024d4:	ldr	x17, [x16, #496]
  4024d8:	add	x16, x16, #0x1f0
  4024dc:	br	x17

00000000004024e0 <fread@plt>:
  4024e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024e4:	ldr	x17, [x16, #504]
  4024e8:	add	x16, x16, #0x1f8
  4024ec:	br	x17

00000000004024f0 <getline@plt>:
  4024f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4024f4:	ldr	x17, [x16, #512]
  4024f8:	add	x16, x16, #0x200
  4024fc:	br	x17

0000000000402500 <gethostbyaddr@plt>:
  402500:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402504:	ldr	x17, [x16, #520]
  402508:	add	x16, x16, #0x208
  40250c:	br	x17

0000000000402510 <free@plt>:
  402510:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402514:	ldr	x17, [x16, #528]
  402518:	add	x16, x16, #0x210
  40251c:	br	x17

0000000000402520 <inet_pton@plt>:
  402520:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402524:	ldr	x17, [x16, #536]
  402528:	add	x16, x16, #0x218
  40252c:	br	x17

0000000000402530 <__fxstat64@plt>:
  402530:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402534:	ldr	x17, [x16, #544]
  402538:	add	x16, x16, #0x220
  40253c:	br	x17

0000000000402540 <send@plt>:
  402540:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402544:	ldr	x17, [x16, #552]
  402548:	add	x16, x16, #0x228
  40254c:	br	x17

0000000000402550 <connect@plt>:
  402550:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402554:	ldr	x17, [x16, #560]
  402558:	add	x16, x16, #0x230
  40255c:	br	x17

0000000000402560 <strspn@plt>:
  402560:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402564:	ldr	x17, [x16, #568]
  402568:	add	x16, x16, #0x238
  40256c:	br	x17

0000000000402570 <strchr@plt>:
  402570:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402574:	ldr	x17, [x16, #576]
  402578:	add	x16, x16, #0x240
  40257c:	br	x17

0000000000402580 <strtoull@plt>:
  402580:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402584:	ldr	x17, [x16, #584]
  402588:	add	x16, x16, #0x248
  40258c:	br	x17

0000000000402590 <fwrite@plt>:
  402590:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402594:	ldr	x17, [x16, #592]
  402598:	add	x16, x16, #0x250
  40259c:	br	x17

00000000004025a0 <fnmatch@plt>:
  4025a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025a4:	ldr	x17, [x16, #600]
  4025a8:	add	x16, x16, #0x258
  4025ac:	br	x17

00000000004025b0 <socket@plt>:
  4025b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025b4:	ldr	x17, [x16, #608]
  4025b8:	add	x16, x16, #0x260
  4025bc:	br	x17

00000000004025c0 <fflush@plt>:
  4025c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025c4:	ldr	x17, [x16, #616]
  4025c8:	add	x16, x16, #0x268
  4025cc:	br	x17

00000000004025d0 <strcpy@plt>:
  4025d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025d4:	ldr	x17, [x16, #624]
  4025d8:	add	x16, x16, #0x270
  4025dc:	br	x17

00000000004025e0 <strncat@plt>:
  4025e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025e4:	ldr	x17, [x16, #632]
  4025e8:	add	x16, x16, #0x278
  4025ec:	br	x17

00000000004025f0 <fopen64@plt>:
  4025f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4025f4:	ldr	x17, [x16, #640]
  4025f8:	add	x16, x16, #0x280
  4025fc:	br	x17

0000000000402600 <getsockopt@plt>:
  402600:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402604:	ldr	x17, [x16, #648]
  402608:	add	x16, x16, #0x288
  40260c:	br	x17

0000000000402610 <cap_clear@plt>:
  402610:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402614:	ldr	x17, [x16, #656]
  402618:	add	x16, x16, #0x290
  40261c:	br	x17

0000000000402620 <isatty@plt>:
  402620:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402624:	ldr	x17, [x16, #664]
  402628:	add	x16, x16, #0x298
  40262c:	br	x17

0000000000402630 <sysconf@plt>:
  402630:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402634:	ldr	x17, [x16, #672]
  402638:	add	x16, x16, #0x2a0
  40263c:	br	x17

0000000000402640 <open64@plt>:
  402640:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402644:	ldr	x17, [x16, #680]
  402648:	add	x16, x16, #0x2a8
  40264c:	br	x17

0000000000402650 <asctime@plt>:
  402650:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402654:	ldr	x17, [x16, #688]
  402658:	add	x16, x16, #0x2b0
  40265c:	br	x17

0000000000402660 <cap_free@plt>:
  402660:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402664:	ldr	x17, [x16, #696]
  402668:	add	x16, x16, #0x2b8
  40266c:	br	x17

0000000000402670 <if_nametoindex@plt>:
  402670:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402674:	ldr	x17, [x16, #704]
  402678:	add	x16, x16, #0x2c0
  40267c:	br	x17

0000000000402680 <strchrnul@plt>:
  402680:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402684:	ldr	x17, [x16, #712]
  402688:	add	x16, x16, #0x2c8
  40268c:	br	x17

0000000000402690 <strstr@plt>:
  402690:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402694:	ldr	x17, [x16, #720]
  402698:	add	x16, x16, #0x2d0
  40269c:	br	x17

00000000004026a0 <__isoc99_sscanf@plt>:
  4026a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026a4:	ldr	x17, [x16, #728]
  4026a8:	add	x16, x16, #0x2d8
  4026ac:	br	x17

00000000004026b0 <strncpy@plt>:
  4026b0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026b4:	ldr	x17, [x16, #736]
  4026b8:	add	x16, x16, #0x2e0
  4026bc:	br	x17

00000000004026c0 <strcspn@plt>:
  4026c0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026c4:	ldr	x17, [x16, #744]
  4026c8:	add	x16, x16, #0x2e8
  4026cc:	br	x17

00000000004026d0 <vfprintf@plt>:
  4026d0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026d4:	ldr	x17, [x16, #752]
  4026d8:	add	x16, x16, #0x2f0
  4026dc:	br	x17

00000000004026e0 <printf@plt>:
  4026e0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026e4:	ldr	x17, [x16, #760]
  4026e8:	add	x16, x16, #0x2f8
  4026ec:	br	x17

00000000004026f0 <__assert_fail@plt>:
  4026f0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4026f4:	ldr	x17, [x16, #768]
  4026f8:	add	x16, x16, #0x300
  4026fc:	br	x17

0000000000402700 <__errno_location@plt>:
  402700:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402704:	ldr	x17, [x16, #776]
  402708:	add	x16, x16, #0x308
  40270c:	br	x17

0000000000402710 <getenv@plt>:
  402710:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402714:	ldr	x17, [x16, #784]
  402718:	add	x16, x16, #0x310
  40271c:	br	x17

0000000000402720 <putchar@plt>:
  402720:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402724:	ldr	x17, [x16, #792]
  402728:	add	x16, x16, #0x318
  40272c:	br	x17

0000000000402730 <getsockname@plt>:
  402730:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402734:	ldr	x17, [x16, #800]
  402738:	add	x16, x16, #0x320
  40273c:	br	x17

0000000000402740 <waitpid@plt>:
  402740:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402744:	ldr	x17, [x16, #808]
  402748:	add	x16, x16, #0x328
  40274c:	br	x17

0000000000402750 <unlink@plt>:
  402750:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402754:	ldr	x17, [x16, #816]
  402758:	add	x16, x16, #0x330
  40275c:	br	x17

0000000000402760 <fprintf@plt>:
  402760:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402764:	ldr	x17, [x16, #824]
  402768:	add	x16, x16, #0x338
  40276c:	br	x17

0000000000402770 <fgets@plt>:
  402770:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402774:	ldr	x17, [x16, #832]
  402778:	add	x16, x16, #0x340
  40277c:	br	x17

0000000000402780 <exp@plt>:
  402780:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402784:	ldr	x17, [x16, #840]
  402788:	add	x16, x16, #0x348
  40278c:	br	x17

0000000000402790 <inet_ntop@plt>:
  402790:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  402794:	ldr	x17, [x16, #848]
  402798:	add	x16, x16, #0x350
  40279c:	br	x17

00000000004027a0 <ferror@plt>:
  4027a0:	adrp	x16, 41d000 <ferror@plt+0x1a860>
  4027a4:	ldr	x17, [x16, #856]
  4027a8:	add	x16, x16, #0x358
  4027ac:	br	x17

Disassembly of section .text:

00000000004027b0 <.text>:
  4027b0:	mov	x29, #0x0                   	// #0
  4027b4:	mov	x30, #0x0                   	// #0
  4027b8:	mov	x5, x0
  4027bc:	ldr	x1, [sp]
  4027c0:	add	x2, sp, #0x8
  4027c4:	mov	x6, sp
  4027c8:	movz	x0, #0x0, lsl #48
  4027cc:	movk	x0, #0x0, lsl #32
  4027d0:	movk	x0, #0x40, lsl #16
  4027d4:	movk	x0, #0x28bc
  4027d8:	movz	x3, #0x0, lsl #48
  4027dc:	movk	x3, #0x0, lsl #32
  4027e0:	movk	x3, #0x40, lsl #16
  4027e4:	movk	x3, #0xab30
  4027e8:	movz	x4, #0x0, lsl #48
  4027ec:	movk	x4, #0x0, lsl #32
  4027f0:	movk	x4, #0x40, lsl #16
  4027f4:	movk	x4, #0xabb0
  4027f8:	bl	402310 <__libc_start_main@plt>
  4027fc:	bl	402470 <abort@plt>
  402800:	adrp	x0, 41c000 <ferror@plt+0x19860>
  402804:	ldr	x0, [x0, #4040]
  402808:	cbz	x0, 402810 <ferror@plt+0x70>
  40280c:	b	402460 <__gmon_start__@plt>
  402810:	ret
  402814:	nop
  402818:	adrp	x0, 41d000 <ferror@plt+0x1a860>
  40281c:	add	x0, x0, #0x380
  402820:	adrp	x1, 41d000 <ferror@plt+0x1a860>
  402824:	add	x1, x1, #0x380
  402828:	cmp	x1, x0
  40282c:	b.eq	402844 <ferror@plt+0xa4>  // b.none
  402830:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402834:	ldr	x1, [x1, #3040]
  402838:	cbz	x1, 402844 <ferror@plt+0xa4>
  40283c:	mov	x16, x1
  402840:	br	x16
  402844:	ret
  402848:	adrp	x0, 41d000 <ferror@plt+0x1a860>
  40284c:	add	x0, x0, #0x380
  402850:	adrp	x1, 41d000 <ferror@plt+0x1a860>
  402854:	add	x1, x1, #0x380
  402858:	sub	x1, x1, x0
  40285c:	lsr	x2, x1, #63
  402860:	add	x1, x2, x1, asr #3
  402864:	cmp	xzr, x1, asr #1
  402868:	asr	x1, x1, #1
  40286c:	b.eq	402884 <ferror@plt+0xe4>  // b.none
  402870:	adrp	x2, 40a000 <ferror@plt+0x7860>
  402874:	ldr	x2, [x2, #3048]
  402878:	cbz	x2, 402884 <ferror@plt+0xe4>
  40287c:	mov	x16, x2
  402880:	br	x16
  402884:	ret
  402888:	stp	x29, x30, [sp, #-32]!
  40288c:	mov	x29, sp
  402890:	str	x19, [sp, #16]
  402894:	adrp	x19, 41d000 <ferror@plt+0x1a860>
  402898:	ldrb	w0, [x19, #928]
  40289c:	cbnz	w0, 4028ac <ferror@plt+0x10c>
  4028a0:	bl	402818 <ferror@plt+0x78>
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	strb	w0, [x19, #928]
  4028ac:	ldr	x19, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #32
  4028b4:	ret
  4028b8:	b	402848 <ferror@plt+0xa8>
  4028bc:	sub	sp, sp, #0x160
  4028c0:	stp	x26, x25, [sp, #288]
  4028c4:	stp	x24, x23, [sp, #304]
  4028c8:	stp	x22, x21, [sp, #320]
  4028cc:	stp	x20, x19, [sp, #336]
  4028d0:	adrp	x20, 40a000 <ferror@plt+0x7860>
  4028d4:	adrp	x22, 40a000 <ferror@plt+0x7860>
  4028d8:	adrp	x25, 40a000 <ferror@plt+0x7860>
  4028dc:	adrp	x23, 40b000 <ferror@plt+0x8860>
  4028e0:	adrp	x24, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4028e4:	stp	x28, x27, [sp, #272]
  4028e8:	mov	x21, x1
  4028ec:	mov	w19, w0
  4028f0:	add	x20, x20, #0xdd8
  4028f4:	add	x22, x22, #0xc18
  4028f8:	add	x25, x25, #0xc00
  4028fc:	mov	w26, #0x1                   	// #1
  402900:	adrp	x27, 41d000 <ferror@plt+0x1a860>
  402904:	mov	w28, #0x3e8                 	// #1000
  402908:	add	x23, x23, #0x22b
  40290c:	add	x24, x24, #0xe18
  402910:	stp	x29, x30, [sp, #256]
  402914:	add	x29, sp, #0x100
  402918:	mov	w0, w19
  40291c:	mov	x1, x21
  402920:	mov	x2, x20
  402924:	mov	x3, x22
  402928:	mov	x4, xzr
  40292c:	bl	402490 <getopt_long@plt>
  402930:	cmp	w0, #0x79
  402934:	b.gt	402988 <ferror@plt+0x1e8>
  402938:	sub	w8, w0, #0x61
  40293c:	cmp	w8, #0x15
  402940:	b.hi	4029f0 <ferror@plt+0x250>  // b.pmore
  402944:	adr	x9, 402954 <ferror@plt+0x1b4>
  402948:	ldrb	w10, [x25, x8]
  40294c:	add	x9, x9, x10, lsl #2
  402950:	br	x9
  402954:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402958:	str	w26, [x8, #3760]
  40295c:	b	402918 <ferror@plt+0x178>
  402960:	ldr	x0, [x27, #904]
  402964:	mov	x1, x23
  402968:	mov	x2, x24
  40296c:	bl	4026a0 <__isoc99_sscanf@plt>
  402970:	cmp	w0, #0x1
  402974:	b.ne	402cf0 <ferror@plt+0x550>  // b.any
  402978:	ldr	w8, [x24]
  40297c:	cmp	w8, #0x0
  402980:	b.gt	402918 <ferror@plt+0x178>
  402984:	b	402cf0 <ferror@plt+0x550>
  402988:	cmp	w0, #0x7a
  40298c:	b.ne	402ad0 <ferror@plt+0x330>  // b.any
  402990:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402994:	str	w26, [x8, #3568]
  402998:	b	402918 <ferror@plt+0x178>
  40299c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029a0:	str	w26, [x8, #3592]
  4029a4:	b	402918 <ferror@plt+0x178>
  4029a8:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029ac:	str	w26, [x8, #3572]
  4029b0:	b	402918 <ferror@plt+0x178>
  4029b4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029b8:	str	w26, [x8, #3596]
  4029bc:	b	402918 <ferror@plt+0x178>
  4029c0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029c4:	str	w26, [x8, #3780]
  4029c8:	b	402918 <ferror@plt+0x178>
  4029cc:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029d0:	str	w26, [x8, #3584]
  4029d4:	b	402918 <ferror@plt+0x178>
  4029d8:	ldr	x0, [x27, #904]
  4029dc:	bl	4022a0 <atoi@plt>
  4029e0:	mul	w8, w0, w28
  4029e4:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4029e8:	str	w8, [x9, #3764]
  4029ec:	b	402918 <ferror@plt+0x178>
  4029f0:	cmn	w0, #0x1
  4029f4:	b.ne	402aac <ferror@plt+0x30c>  // b.any
  4029f8:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4029fc:	ldrsw	x22, [x8, #912]
  402a00:	mov	w9, #0x1                   	// #1
  402a04:	sub	x8, x29, #0x78
  402a08:	sturh	w9, [x29, #-120]
  402a0c:	sturb	wzr, [x29, #-118]
  402a10:	orr	x20, x8, #0x3
  402a14:	bl	402200 <getuid@plt>
  402a18:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402a1c:	mov	w2, w0
  402a20:	add	x1, x1, #0xe2c
  402a24:	mov	x0, x20
  402a28:	bl	4021f0 <sprintf@plt>
  402a2c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402a30:	ldr	w8, [x8, #3764]
  402a34:	cmp	w8, #0x1
  402a38:	b.lt	402ad4 <ferror@plt+0x334>  // b.tstop
  402a3c:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402a40:	ldr	w10, [x9, #3608]
  402a44:	cbnz	w10, 402a50 <ferror@plt+0x2b0>
  402a48:	mov	w10, #0x3c                  	// #60
  402a4c:	str	w10, [x9, #3608]
  402a50:	adrp	x12, 40a000 <ferror@plt+0x7860>
  402a54:	ldr	d0, [x12, #3056]
  402a58:	mov	w11, #0x3e8                 	// #1000
  402a5c:	scvtf	d1, w8
  402a60:	mul	w8, w10, w11
  402a64:	fmul	d0, d1, d0
  402a68:	scvtf	d1, w8
  402a6c:	fdiv	d0, d0, d1
  402a70:	str	w8, [x9, #3608]
  402a74:	bl	402780 <exp@plt>
  402a78:	fmov	d1, #1.000000000000000000e+00
  402a7c:	fdiv	d0, d1, d0
  402a80:	fsub	d0, d1, d0
  402a84:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402a88:	mov	w0, #0x1                   	// #1
  402a8c:	mov	w1, #0x1                   	// #1
  402a90:	mov	w2, wzr
  402a94:	str	d0, [x8, #3744]
  402a98:	bl	4025b0 <socket@plt>
  402a9c:	tbz	w0, #31, 402d10 <ferror@plt+0x570>
  402aa0:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402aa4:	add	x0, x0, #0xe34
  402aa8:	b	403108 <ferror@plt+0x968>
  402aac:	cmp	w0, #0x56
  402ab0:	b.ne	402ad0 <ferror@plt+0x330>  // b.any
  402ab4:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402ab8:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402abc:	add	x0, x0, #0xe0e
  402ac0:	add	x1, x1, #0xd98
  402ac4:	bl	4026e0 <printf@plt>
  402ac8:	mov	w0, wzr
  402acc:	bl	402140 <exit@plt>
  402ad0:	bl	403178 <ferror@plt+0x9d8>
  402ad4:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402ad8:	add	x8, x21, x22, lsl #3
  402adc:	sub	w9, w19, w22
  402ae0:	adrp	x10, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ae4:	adrp	x11, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ae8:	add	x0, x0, #0xe6a
  402aec:	str	x8, [x10, #3752]
  402af0:	str	w9, [x11, #3612]
  402af4:	bl	402710 <getenv@plt>
  402af8:	mov	x19, x0
  402afc:	cbnz	x0, 402b24 <ferror@plt+0x384>
  402b00:	mov	w0, #0x80                  	// #128
  402b04:	bl	4022d0 <malloc@plt>
  402b08:	mov	x19, x0
  402b0c:	bl	402200 <getuid@plt>
  402b10:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402b14:	mov	w2, w0
  402b18:	add	x1, x1, #0xe78
  402b1c:	mov	x0, x19
  402b20:	bl	4021f0 <sprintf@plt>
  402b24:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402b28:	ldr	w8, [x8, #3592]
  402b2c:	cbz	w8, 402b38 <ferror@plt+0x398>
  402b30:	mov	x0, x19
  402b34:	bl	402750 <unlink@plt>
  402b38:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402b3c:	ldr	w8, [x8, #3760]
  402b40:	cbz	w8, 402d3c <ferror@plt+0x59c>
  402b44:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402b48:	ldr	w8, [x8, #3572]
  402b4c:	cbz	w8, 402d3c <ferror@plt+0x59c>
  402b50:	mov	x19, xzr
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	mov	w1, #0x1                   	// #1
  402b5c:	mov	w2, wzr
  402b60:	bl	4025b0 <socket@plt>
  402b64:	tbnz	w0, #31, 402c0c <ferror@plt+0x46c>
  402b68:	mov	w21, w0
  402b6c:	mov	x0, x20
  402b70:	bl	402120 <strlen@plt>
  402b74:	add	w2, w0, #0x3
  402b78:	sub	x1, x29, #0x78
  402b7c:	mov	w0, w21
  402b80:	bl	402550 <connect@plt>
  402b84:	cbz	w0, 402bbc <ferror@plt+0x41c>
  402b88:	mov	w8, #0x7461                	// #29793
  402b8c:	mov	w9, #0x736e                	// #29550
  402b90:	movk	w8, #0x30, lsl #16
  402b94:	movk	w9, #0x6174, lsl #16
  402b98:	mov	x0, x20
  402b9c:	stur	w8, [x20, #3]
  402ba0:	str	w9, [x20]
  402ba4:	bl	402120 <strlen@plt>
  402ba8:	add	w2, w0, #0x3
  402bac:	sub	x1, x29, #0x78
  402bb0:	mov	w0, w21
  402bb4:	bl	402550 <connect@plt>
  402bb8:	cbnz	w0, 402c04 <ferror@plt+0x464>
  402bbc:	mov	w8, #0xc                   	// #12
  402bc0:	add	x3, sp, #0x8
  402bc4:	mov	x4, sp
  402bc8:	mov	w1, #0x1                   	// #1
  402bcc:	mov	w2, #0x11                  	// #17
  402bd0:	mov	w0, w21
  402bd4:	str	w8, [sp]
  402bd8:	bl	402600 <getsockopt@plt>
  402bdc:	cbnz	w0, 402c04 <ferror@plt+0x464>
  402be0:	ldr	w8, [sp]
  402be4:	cmp	w8, #0xb
  402be8:	b.ls	402c04 <ferror@plt+0x464>  // b.plast
  402bec:	ldr	w20, [sp, #12]
  402bf0:	bl	402200 <getuid@plt>
  402bf4:	cmp	w20, w0
  402bf8:	b.eq	402f40 <ferror@plt+0x7a0>  // b.none
  402bfc:	ldr	w8, [sp, #12]
  402c00:	cbz	w8, 402f40 <ferror@plt+0x7a0>
  402c04:	mov	w0, w21
  402c08:	bl	402430 <close@plt>
  402c0c:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402c10:	ldr	x8, [x21, #3600]
  402c14:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402c18:	cbz	x8, 402c78 <ferror@plt+0x4d8>
  402c1c:	ldrb	w8, [x20, #3616]
  402c20:	cbz	w8, 402c78 <ferror@plt+0x4d8>
  402c24:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402c28:	add	x8, x8, #0xe20
  402c2c:	ldr	w9, [x8]
  402c30:	ldur	w8, [x8, #3]
  402c34:	mov	w10, #0x656b                	// #25963
  402c38:	mov	w11, #0x656e                	// #25966
  402c3c:	movk	w10, #0x6e72, lsl #16
  402c40:	movk	w11, #0x6c, lsl #16
  402c44:	eor	w9, w9, w10
  402c48:	eor	w8, w8, w11
  402c4c:	orr	w8, w9, w8
  402c50:	cbz	w8, 402c78 <ferror@plt+0x4d8>
  402c54:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402c58:	ldr	x3, [x8, #896]
  402c5c:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402c60:	add	x0, x0, #0xfac
  402c64:	mov	w1, #0x26                  	// #38
  402c68:	mov	w2, #0x1                   	// #1
  402c6c:	bl	402590 <fwrite@plt>
  402c70:	str	xzr, [x21, #3600]
  402c74:	strb	wzr, [x20, #3616]
  402c78:	bl	403670 <ferror@plt+0xed0>
  402c7c:	bl	4036c4 <ferror@plt+0xf24>
  402c80:	bl	403718 <ferror@plt+0xf78>
  402c84:	bl	40376c <ferror@plt+0xfcc>
  402c88:	ldrb	w8, [x20, #3616]
  402c8c:	cbnz	w8, 402cb0 <ferror@plt+0x510>
  402c90:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402c94:	mov	w9, #0x656e                	// #25966
  402c98:	mov	w10, #0x656b                	// #25963
  402c9c:	add	x8, x8, #0xe20
  402ca0:	movk	w9, #0x6c, lsl #16
  402ca4:	movk	w10, #0x6e72, lsl #16
  402ca8:	stur	w9, [x8, #3]
  402cac:	str	w10, [x8]
  402cb0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402cb4:	ldr	w8, [x8, #3584]
  402cb8:	cbnz	w8, 4030ac <ferror@plt+0x90c>
  402cbc:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402cc0:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  402cc4:	ldr	w8, [x8, #3760]
  402cc8:	ldr	x20, [x9, #920]
  402ccc:	cbnz	w8, 402d94 <ferror@plt+0x5f4>
  402cd0:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402cd4:	ldr	x27, [x21, #3600]
  402cd8:	cbz	x27, 402d94 <ferror@plt+0x5f4>
  402cdc:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ce0:	ldr	w8, [x8, #3596]
  402ce4:	cbnz	w8, 402ef4 <ferror@plt+0x754>
  402ce8:	str	xzr, [sp, #8]
  402cec:	b	402f08 <ferror@plt+0x768>
  402cf0:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402cf4:	ldr	x3, [x8, #896]
  402cf8:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402cfc:	add	x0, x0, #0xde8
  402d00:	mov	w1, #0x25                  	// #37
  402d04:	mov	w2, #0x1                   	// #1
  402d08:	bl	402590 <fwrite@plt>
  402d0c:	b	40310c <ferror@plt+0x96c>
  402d10:	mov	w19, w0
  402d14:	mov	x0, x20
  402d18:	bl	402120 <strlen@plt>
  402d1c:	add	w2, w0, #0x3
  402d20:	sub	x1, x29, #0x78
  402d24:	mov	w0, w19
  402d28:	bl	4021d0 <bind@plt>
  402d2c:	tbz	w0, #31, 402d5c <ferror@plt+0x5bc>
  402d30:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402d34:	add	x0, x0, #0xe42
  402d38:	b	403108 <ferror@plt+0x968>
  402d3c:	mov	w1, #0x8042                	// #32834
  402d40:	mov	w2, #0x180                 	// #384
  402d44:	mov	x0, x19
  402d48:	bl	402640 <open64@plt>
  402d4c:	tbz	w0, #31, 402d78 <ferror@plt+0x5d8>
  402d50:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402d54:	add	x0, x0, #0xe88
  402d58:	b	403108 <ferror@plt+0x968>
  402d5c:	mov	w1, #0x5                   	// #5
  402d60:	mov	w0, w19
  402d64:	bl	402170 <listen@plt>
  402d68:	tbz	w0, #31, 402da4 <ferror@plt+0x604>
  402d6c:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402d70:	add	x0, x0, #0xe4e
  402d74:	b	403108 <ferror@plt+0x968>
  402d78:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402d7c:	add	x1, x1, #0xea1
  402d80:	bl	402360 <fdopen@plt>
  402d84:	cbnz	x0, 402dd8 <ferror@plt+0x638>
  402d88:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402d8c:	add	x0, x0, #0xea4
  402d90:	b	403108 <ferror@plt+0x968>
  402d94:	mov	x0, x20
  402d98:	mov	w1, wzr
  402d9c:	bl	4037c0 <ferror@plt+0x1020>
  402da0:	b	4030ac <ferror@plt+0x90c>
  402da4:	mov	w0, wzr
  402da8:	mov	w1, wzr
  402dac:	bl	402190 <daemon@plt>
  402db0:	cbnz	w0, 402f28 <ferror@plt+0x788>
  402db4:	mov	w0, #0xd                   	// #13
  402db8:	mov	w1, #0x1                   	// #1
  402dbc:	bl	402270 <signal@plt>
  402dc0:	adrp	x1, 403000 <ferror@plt+0x860>
  402dc4:	add	x1, x1, #0x1a4
  402dc8:	mov	w0, #0x11                  	// #17
  402dcc:	bl	402270 <signal@plt>
  402dd0:	mov	w0, w19
  402dd4:	bl	4031a8 <ferror@plt+0xa08>
  402dd8:	mov	x19, x0
  402ddc:	bl	402250 <fileno@plt>
  402de0:	mov	w1, #0x2                   	// #2
  402de4:	bl	402330 <flock@plt>
  402de8:	cbnz	w0, 402f34 <ferror@plt+0x794>
  402dec:	mov	x0, x19
  402df0:	bl	402250 <fileno@plt>
  402df4:	add	x1, sp, #0x8
  402df8:	bl	40abb8 <ferror@plt+0x8418>
  402dfc:	cbnz	w0, 403100 <ferror@plt+0x960>
  402e00:	ldr	w8, [sp, #28]
  402e04:	cmp	w8, #0x1
  402e08:	b.ne	403160 <ferror@plt+0x9c0>  // b.any
  402e0c:	ldr	w21, [sp, #32]
  402e10:	bl	402200 <getuid@plt>
  402e14:	cmp	w21, w0
  402e18:	b.ne	403160 <ferror@plt+0x9c0>  // b.any
  402e1c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402e20:	ldr	w8, [x8, #3760]
  402e24:	cbnz	w8, 402ed4 <ferror@plt+0x734>
  402e28:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402e2c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402e30:	mov	x8, #0xffffffffffffffff    	// #-1
  402e34:	add	x0, x0, #0xf42
  402e38:	add	x1, x1, #0x8b8
  402e3c:	str	x8, [sp]
  402e40:	bl	4025f0 <fopen64@plt>
  402e44:	cbz	x0, 402ed4 <ferror@plt+0x734>
  402e48:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402e4c:	add	x1, x1, #0xf4f
  402e50:	mov	x2, sp
  402e54:	mov	x21, x0
  402e58:	bl	402300 <__isoc99_fscanf@plt>
  402e5c:	cmp	w0, #0x1
  402e60:	b.eq	402e6c <ferror@plt+0x6cc>  // b.none
  402e64:	mov	x8, #0xffffffffffffffff    	// #-1
  402e68:	str	x8, [sp]
  402e6c:	mov	x0, x21
  402e70:	bl	402290 <fclose@plt>
  402e74:	ldr	x8, [sp]
  402e78:	tbnz	x8, #63, 402ed4 <ferror@plt+0x734>
  402e7c:	mov	x0, xzr
  402e80:	bl	4022c0 <time@plt>
  402e84:	ldr	x8, [sp, #96]
  402e88:	ldr	x9, [sp]
  402e8c:	add	x8, x9, x8
  402e90:	cmp	x0, x8
  402e94:	b.lt	402ed4 <ferror@plt+0x734>  // b.tstop
  402e98:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402e9c:	ldr	x3, [x8, #896]
  402ea0:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402ea4:	add	x0, x0, #0xf53
  402ea8:	mov	w1, #0x26                  	// #38
  402eac:	mov	w2, #0x1                   	// #1
  402eb0:	bl	402590 <fwrite@plt>
  402eb4:	mov	x0, x19
  402eb8:	bl	402250 <fileno@plt>
  402ebc:	mov	x1, xzr
  402ec0:	bl	402280 <ftruncate64@plt>
  402ec4:	tbz	w0, #31, 402ed4 <ferror@plt+0x734>
  402ec8:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402ecc:	add	x0, x0, #0xf7a
  402ed0:	bl	402150 <perror@plt>
  402ed4:	mov	x0, x19
  402ed8:	bl	4034c4 <ferror@plt+0xd24>
  402edc:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ee0:	ldr	x9, [x8, #3576]
  402ee4:	adrp	x10, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402ee8:	str	xzr, [x8, #3576]
  402eec:	str	x9, [x10, #3600]
  402ef0:	b	402b54 <ferror@plt+0x3b4>
  402ef4:	mov	x0, x20
  402ef8:	bl	407368 <ferror@plt+0x4bc8>
  402efc:	ldr	x27, [x21, #3600]
  402f00:	str	x0, [sp, #8]
  402f04:	cbnz	x0, 402f88 <ferror@plt+0x7e8>
  402f08:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402f0c:	adrp	x2, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402f10:	add	x1, x1, #0x313
  402f14:	add	x2, x2, #0xe20
  402f18:	mov	x0, x20
  402f1c:	bl	402760 <fprintf@plt>
  402f20:	mov	x21, xzr
  402f24:	b	402fc0 <ferror@plt+0x820>
  402f28:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402f2c:	add	x0, x0, #0xe5c
  402f30:	b	403108 <ferror@plt+0x968>
  402f34:	adrp	x0, 40a000 <ferror@plt+0x7860>
  402f38:	add	x0, x0, #0xebf
  402f3c:	b	403108 <ferror@plt+0x968>
  402f40:	adrp	x1, 40b000 <ferror@plt+0x8860>
  402f44:	add	x1, x1, #0x8b8
  402f48:	mov	w0, w21
  402f4c:	bl	402360 <fdopen@plt>
  402f50:	cbnz	x0, 403114 <ferror@plt+0x974>
  402f54:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  402f58:	ldr	x20, [x8, #896]
  402f5c:	bl	402700 <__errno_location@plt>
  402f60:	ldr	w0, [x0]
  402f64:	bl	402420 <strerror@plt>
  402f68:	adrp	x1, 40a000 <ferror@plt+0x7860>
  402f6c:	mov	x2, x0
  402f70:	add	x1, x1, #0xf92
  402f74:	mov	x0, x20
  402f78:	bl	402760 <fprintf@plt>
  402f7c:	mov	w0, w21
  402f80:	bl	402430 <close@plt>
  402f84:	b	402cb0 <ferror@plt+0x510>
  402f88:	mov	x21, x0
  402f8c:	bl	4076e4 <ferror@plt+0x4f44>
  402f90:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402f94:	ldr	w8, [x8, #3780]
  402f98:	mov	x0, x21
  402f9c:	cmp	w8, #0x0
  402fa0:	cset	w1, ne  // ne = any
  402fa4:	bl	407408 <ferror@plt+0x4c68>
  402fa8:	adrp	x1, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402fac:	add	x1, x1, #0xe20
  402fb0:	mov	x0, x21
  402fb4:	bl	407414 <ferror@plt+0x4c74>
  402fb8:	mov	x0, x21
  402fbc:	bl	4076e4 <ferror@plt+0x4f44>
  402fc0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  402fc4:	ldr	x26, [x8, #3576]
  402fc8:	cbz	x26, 403090 <ferror@plt+0x8f0>
  402fcc:	adrp	x28, 40b000 <ferror@plt+0x8860>
  402fd0:	adrp	x22, 40b000 <ferror@plt+0x8860>
  402fd4:	add	x28, x28, #0xd77
  402fd8:	add	x22, x22, #0x32b
  402fdc:	ldr	x23, [x26, #16]
  402fe0:	cbz	x27, 403004 <ferror@plt+0x864>
  402fe4:	ldr	x24, [x26, #8]
  402fe8:	mov	x25, x27
  402fec:	ldr	x0, [x25, #8]
  402ff0:	mov	x1, x24
  402ff4:	bl	4024a0 <strcmp@plt>
  402ff8:	cbz	w0, 40300c <ferror@plt+0x86c>
  402ffc:	ldr	x25, [x25]
  403000:	cbnz	x25, 402fec <ferror@plt+0x84c>
  403004:	mov	w24, wzr
  403008:	b	403020 <ferror@plt+0x880>
  40300c:	ldr	x8, [x25, #16]
  403010:	ldr	x27, [x25]
  403014:	subs	x8, x23, x8
  403018:	cset	w24, cc  // cc = lo, ul, last
  40301c:	csel	x23, xzr, x8, cc  // cc = lo, ul, last
  403020:	cbnz	x23, 40303c <ferror@plt+0x89c>
  403024:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403028:	ldr	w8, [x8, #3568]
  40302c:	cbnz	w8, 40303c <ferror@plt+0x89c>
  403030:	ldr	d0, [x26, #24]
  403034:	fcmp	d0, #0.0
  403038:	b.eq	403088 <ferror@plt+0x8e8>  // b.none
  40303c:	ldr	x0, [x26, #8]
  403040:	bl	403c94 <ferror@plt+0x14f4>
  403044:	cbz	w0, 403088 <ferror@plt+0x8e8>
  403048:	ldr	x2, [x26, #8]
  40304c:	cbnz	x21, 403078 <ferror@plt+0x8d8>
  403050:	ldr	d0, [x26, #24]
  403054:	adrp	x8, 40b000 <ferror@plt+0x8860>
  403058:	cmp	w24, #0x0
  40305c:	add	x8, x8, #0x340
  403060:	csel	x4, x28, x8, eq  // eq = none
  403064:	mov	x0, x20
  403068:	mov	x1, x22
  40306c:	mov	x3, x23
  403070:	bl	402760 <fprintf@plt>
  403074:	b	403088 <ferror@plt+0x8e8>
  403078:	mov	x0, x21
  40307c:	mov	x1, x2
  403080:	mov	w2, w23
  403084:	bl	407a1c <ferror@plt+0x527c>
  403088:	ldr	x26, [x26]
  40308c:	cbnz	x26, 402fdc <ferror@plt+0x83c>
  403090:	cbz	x21, 4030ac <ferror@plt+0x90c>
  403094:	mov	x0, x21
  403098:	bl	407734 <ferror@plt+0x4f94>
  40309c:	mov	x0, x21
  4030a0:	bl	407734 <ferror@plt+0x4f94>
  4030a4:	add	x0, sp, #0x8
  4030a8:	bl	40739c <ferror@plt+0x4bfc>
  4030ac:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4030b0:	ldr	w8, [x8, #3572]
  4030b4:	cbnz	w8, 402ac8 <ferror@plt+0x328>
  4030b8:	mov	x0, x19
  4030bc:	bl	402250 <fileno@plt>
  4030c0:	mov	x1, xzr
  4030c4:	bl	402280 <ftruncate64@plt>
  4030c8:	tbz	w0, #31, 4030d8 <ferror@plt+0x938>
  4030cc:	adrp	x0, 40a000 <ferror@plt+0x7860>
  4030d0:	add	x0, x0, #0xf7a
  4030d4:	bl	402150 <perror@plt>
  4030d8:	mov	x0, x19
  4030dc:	bl	4023f0 <rewind@plt>
  4030e0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4030e4:	mov	w1, #0x1                   	// #1
  4030e8:	mov	x0, x19
  4030ec:	str	wzr, [x8, #3596]
  4030f0:	bl	4037c0 <ferror@plt+0x1020>
  4030f4:	mov	x0, x19
  4030f8:	bl	402290 <fclose@plt>
  4030fc:	b	402ac8 <ferror@plt+0x328>
  403100:	adrp	x0, 40a000 <ferror@plt+0x7860>
  403104:	add	x0, x0, #0xed9
  403108:	bl	402150 <perror@plt>
  40310c:	mov	w0, #0xffffffff            	// #-1
  403110:	bl	402140 <exit@plt>
  403114:	mov	x20, x0
  403118:	bl	4034c4 <ferror@plt+0xd24>
  40311c:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403120:	ldr	x8, [x21, #3600]
  403124:	cbz	x8, 403154 <ferror@plt+0x9b4>
  403128:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40312c:	ldr	w8, [x8, #3588]
  403130:	cbz	w8, 403154 <ferror@plt+0x9b4>
  403134:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  403138:	ldr	x3, [x8, #896]
  40313c:	adrp	x0, 40a000 <ferror@plt+0x7860>
  403140:	add	x0, x0, #0xfac
  403144:	mov	w1, #0x26                  	// #38
  403148:	mov	w2, #0x1                   	// #1
  40314c:	bl	402590 <fwrite@plt>
  403150:	str	xzr, [x21, #3600]
  403154:	mov	x0, x20
  403158:	bl	402290 <fclose@plt>
  40315c:	b	402cb0 <ferror@plt+0x510>
  403160:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  403164:	ldr	x3, [x8, #896]
  403168:	adrp	x0, 40a000 <ferror@plt+0x7860>
  40316c:	add	x0, x0, #0xef3
  403170:	mov	w1, #0x4e                  	// #78
  403174:	b	402d04 <ferror@plt+0x564>
  403178:	stp	x29, x30, [sp, #-16]!
  40317c:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  403180:	ldr	x3, [x8, #896]
  403184:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403188:	add	x0, x0, #0x26
  40318c:	mov	w1, #0x1dd                 	// #477
  403190:	mov	w2, #0x1                   	// #1
  403194:	mov	x29, sp
  403198:	bl	402590 <fwrite@plt>
  40319c:	mov	w0, #0xffffffff            	// #-1
  4031a0:	bl	402140 <exit@plt>
  4031a4:	ret
  4031a8:	sub	sp, sp, #0xa0
  4031ac:	stp	x29, x30, [sp, #64]
  4031b0:	add	x29, sp, #0x30
  4031b4:	mov	w8, #0x10001               	// #65537
  4031b8:	stp	d9, d8, [sp, #48]
  4031bc:	stp	x28, x27, [sp, #80]
  4031c0:	stp	x26, x25, [sp, #96]
  4031c4:	stp	x24, x23, [sp, #112]
  4031c8:	stp	x22, x21, [sp, #128]
  4031cc:	stp	x20, x19, [sp, #144]
  4031d0:	str	w0, [sp, #12]
  4031d4:	stp	w0, w8, [x29, #-8]
  4031d8:	bl	4022b0 <getpid@plt>
  4031dc:	mov	w20, w0
  4031e0:	bl	402390 <random@plt>
  4031e4:	adrp	x23, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4031e8:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4031ec:	ldrsw	x8, [x23, #3764]
  4031f0:	ldrsw	x9, [x9, #3608]
  4031f4:	mov	w10, #0x4dd3                	// #19923
  4031f8:	movk	w10, #0x1062, lsl #16
  4031fc:	mul	x8, x8, x10
  403200:	mul	x9, x9, x10
  403204:	mov	x3, x0
  403208:	lsr	x10, x8, #63
  40320c:	asr	x8, x8, #38
  403210:	lsr	x11, x9, #63
  403214:	asr	x9, x9, #38
  403218:	adrp	x0, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40321c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403220:	add	w4, w8, w10
  403224:	add	w5, w9, w11
  403228:	add	x0, x0, #0xe20
  40322c:	add	x1, x1, #0x204
  403230:	mov	w2, w20
  403234:	bl	4021f0 <sprintf@plt>
  403238:	bl	403670 <ferror@plt+0xed0>
  40323c:	bl	4036c4 <ferror@plt+0xf24>
  403240:	bl	403718 <ferror@plt+0xf78>
  403244:	bl	40376c <ferror@plt+0xfcc>
  403248:	adrp	x8, 40a000 <ferror@plt+0x7860>
  40324c:	mov	x27, #0xf7cf                	// #63439
  403250:	ldr	d8, [x8, #3064]
  403254:	movk	x27, #0xe353, lsl #16
  403258:	movk	x27, #0x9ba5, lsl #32
  40325c:	mov	x21, xzr
  403260:	mov	x22, xzr
  403264:	mov	w26, #0x3e8                 	// #1000
  403268:	movk	x27, #0x20c4, lsl #48
  40326c:	adrp	x28, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403270:	add	x0, sp, #0x10
  403274:	mov	x1, xzr
  403278:	bl	402370 <gettimeofday@plt>
  40327c:	ldp	x19, x25, [sp, #16]
  403280:	sub	x8, x25, x21
  403284:	smulh	x10, x8, x27
  403288:	ldrsw	x8, [x23, #3764]
  40328c:	asr	x11, x10, #7
  403290:	sub	x9, x19, x22
  403294:	add	x10, x11, x10, lsr #63
  403298:	madd	x24, x9, x26, x10
  40329c:	cmp	x24, x8
  4032a0:	b.lt	4033f4 <ferror@plt+0xc54>  // b.tstop
  4032a4:	ldr	x26, [x28, #3576]
  4032a8:	mov	x27, x23
  4032ac:	str	xzr, [x28, #3576]
  4032b0:	bl	403670 <ferror@plt+0xed0>
  4032b4:	bl	4036c4 <ferror@plt+0xf24>
  4032b8:	bl	403718 <ferror@plt+0xf78>
  4032bc:	bl	40376c <ferror@plt+0xfcc>
  4032c0:	ldr	x23, [x28, #3576]
  4032c4:	str	x26, [x28, #3576]
  4032c8:	cbz	x26, 4033cc <ferror@plt+0xc2c>
  4032cc:	scvtf	d9, w24
  4032d0:	cbz	x23, 4033c4 <ferror@plt+0xc24>
  4032d4:	ldr	x22, [x26, #8]
  4032d8:	mov	x20, x23
  4032dc:	ldr	x21, [x20, #8]
  4032e0:	mov	x1, x22
  4032e4:	mov	x0, x21
  4032e8:	bl	4024a0 <strcmp@plt>
  4032ec:	cbz	w0, 4032fc <ferror@plt+0xb5c>
  4032f0:	ldr	x20, [x20]
  4032f4:	cbnz	x20, 4032dc <ferror@plt+0xb3c>
  4032f8:	b	4033c4 <ferror@plt+0xc24>
  4032fc:	ldr	x9, [x20, #16]
  403300:	ldr	x10, [x26, #16]
  403304:	str	x9, [x26, #16]
  403308:	ldr	w8, [x27, #3764]
  40330c:	sub	x9, x9, x10
  403310:	ucvtf	d0, x9
  403314:	fmul	d0, d0, d8
  403318:	cmp	w8, w24
  40331c:	fdiv	d0, d0, d9
  403320:	b.le	403364 <ferror@plt+0xbc4>
  403324:	cmp	w24, #0x3e8
  403328:	b.lt	403380 <ferror@plt+0xbe0>  // b.tstop
  40332c:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403330:	ldr	w9, [x9, #3608]
  403334:	cmp	w9, w24
  403338:	b.le	40337c <ferror@plt+0xbdc>
  40333c:	adrp	x9, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403340:	ldr	d1, [x9, #3744]
  403344:	ldr	d2, [x26, #24]
  403348:	scvtf	d3, w8
  40334c:	fmul	d1, d1, d9
  403350:	fdiv	d1, d1, d3
  403354:	fsub	d0, d0, d2
  403358:	fmul	d0, d1, d0
  40335c:	fadd	d0, d2, d0
  403360:	b	40337c <ferror@plt+0xbdc>
  403364:	ldr	d1, [x26, #24]
  403368:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40336c:	ldr	d2, [x8, #3744]
  403370:	fsub	d0, d0, d1
  403374:	fmul	d0, d2, d0
  403378:	fadd	d0, d1, d0
  40337c:	str	d0, [x26, #24]
  403380:	cmp	x23, x20
  403384:	b.eq	4033ac <ferror@plt+0xc0c>  // b.none
  403388:	ldp	x21, x0, [x23]
  40338c:	bl	402510 <free@plt>
  403390:	mov	x0, x23
  403394:	bl	402510 <free@plt>
  403398:	cmp	x21, x20
  40339c:	mov	x23, x21
  4033a0:	b.ne	403388 <ferror@plt+0xbe8>  // b.any
  4033a4:	ldr	x21, [x20, #8]
  4033a8:	mov	x23, x20
  4033ac:	ldr	x20, [x20]
  4033b0:	mov	x0, x21
  4033b4:	bl	402510 <free@plt>
  4033b8:	mov	x0, x23
  4033bc:	bl	402510 <free@plt>
  4033c0:	mov	x23, x20
  4033c4:	ldr	x26, [x26]
  4033c8:	cbnz	x26, 4032d0 <ferror@plt+0xb30>
  4033cc:	mov	x23, x27
  4033d0:	ldr	w8, [x27, #3764]
  4033d4:	mov	x27, #0xf7cf                	// #63439
  4033d8:	movk	x27, #0xe353, lsl #16
  4033dc:	movk	x27, #0x9ba5, lsl #32
  4033e0:	mov	x24, xzr
  4033e4:	mov	x21, x25
  4033e8:	mov	x22, x19
  4033ec:	mov	w26, #0x3e8                 	// #1000
  4033f0:	movk	x27, #0x20c4, lsl #48
  4033f4:	sub	w2, w8, w24
  4033f8:	sub	x0, x29, #0x8
  4033fc:	mov	w1, #0x1                   	// #1
  403400:	bl	4022f0 <poll@plt>
  403404:	cmp	w0, #0x1
  403408:	b.lt	403464 <ferror@plt+0xcc4>  // b.tstop
  40340c:	ldurb	w8, [x29, #-2]
  403410:	tbz	w8, #0, 403464 <ferror@plt+0xcc4>
  403414:	ldr	w0, [sp, #12]
  403418:	mov	x1, xzr
  40341c:	mov	x2, xzr
  403420:	bl	402380 <accept@plt>
  403424:	tbnz	w0, #31, 403464 <ferror@plt+0xcc4>
  403428:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  40342c:	ldr	w8, [x8, #932]
  403430:	mov	w20, w0
  403434:	cmp	w8, #0x5
  403438:	b.ge	40345c <ferror@plt+0xcbc>  // b.tcont
  40343c:	bl	402230 <fork@plt>
  403440:	cbz	w0, 4034a0 <ferror@plt+0xd00>
  403444:	cmp	w0, #0x1
  403448:	b.lt	40345c <ferror@plt+0xcbc>  // b.tstop
  40344c:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  403450:	ldr	w8, [x9, #932]
  403454:	add	w8, w8, #0x1
  403458:	str	w8, [x9, #932]
  40345c:	mov	w0, w20
  403460:	bl	402430 <close@plt>
  403464:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  403468:	ldr	w8, [x8, #932]
  40346c:	cbz	w8, 403270 <ferror@plt+0xad0>
  403470:	sub	x1, x29, #0xc
  403474:	mov	w0, #0xffffffff            	// #-1
  403478:	mov	w2, #0x1                   	// #1
  40347c:	bl	402740 <waitpid@plt>
  403480:	cmp	w0, #0x1
  403484:	b.lt	403270 <ferror@plt+0xad0>  // b.tstop
  403488:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  40348c:	ldr	w8, [x9, #932]
  403490:	subs	w8, w8, #0x1
  403494:	str	w8, [x9, #932]
  403498:	b.eq	403270 <ferror@plt+0xad0>  // b.none
  40349c:	b	403470 <ferror@plt+0xcd0>
  4034a0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4034a4:	add	x1, x1, #0x22e
  4034a8:	mov	w0, w20
  4034ac:	bl	402360 <fdopen@plt>
  4034b0:	cbz	x0, 4034bc <ferror@plt+0xd1c>
  4034b4:	mov	w1, wzr
  4034b8:	bl	4037c0 <ferror@plt+0x1020>
  4034bc:	mov	w0, wzr
  4034c0:	bl	402140 <exit@plt>
  4034c4:	stp	x29, x30, [sp, #-96]!
  4034c8:	stp	x28, x27, [sp, #16]
  4034cc:	stp	x26, x25, [sp, #32]
  4034d0:	stp	x24, x23, [sp, #48]
  4034d4:	stp	x22, x21, [sp, #64]
  4034d8:	stp	x20, x19, [sp, #80]
  4034dc:	mov	x29, sp
  4034e0:	sub	sp, sp, #0x2, lsl #12
  4034e4:	sub	sp, sp, #0x20
  4034e8:	mov	x19, x0
  4034ec:	add	x0, sp, #0x1, lsl #12
  4034f0:	add	x0, x0, #0x18
  4034f4:	mov	w1, #0x1000                	// #4096
  4034f8:	add	x25, sp, #0x1, lsl #12
  4034fc:	mov	x2, x19
  403500:	add	x25, x25, #0x18
  403504:	bl	402770 <fgets@plt>
  403508:	cbz	x0, 403648 <ferror@plt+0xea8>
  40350c:	adrp	x21, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403510:	adrp	x22, 40b000 <ferror@plt+0x8860>
  403514:	adrp	x27, 40a000 <ferror@plt+0x7860>
  403518:	mov	x24, xzr
  40351c:	orr	x20, x25, #0x1
  403520:	adrp	x26, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403524:	add	x21, x21, #0xe20
  403528:	mov	w28, #0x1                   	// #1
  40352c:	add	x22, x22, #0x230
  403530:	add	x27, x27, #0xda0
  403534:	add	x8, sp, #0x19
  403538:	ldrb	w8, [x8, #4095]
  40353c:	add	x0, sp, #0x1, lsl #12
  403540:	add	x0, x0, #0x18
  403544:	cmp	w8, #0x23
  403548:	b.ne	403590 <ferror@plt+0xdf0>  // b.any
  40354c:	bl	402120 <strlen@plt>
  403550:	ldrb	w8, [x26, #3616]
  403554:	add	x9, x0, x25
  403558:	sturb	wzr, [x9, #-1]
  40355c:	cbz	w8, 403578 <ferror@plt+0xdd8>
  403560:	mov	x0, x21
  403564:	mov	x1, x20
  403568:	bl	4024a0 <strcmp@plt>
  40356c:	cbz	w0, 403578 <ferror@plt+0xdd8>
  403570:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403574:	str	w28, [x8, #3588]
  403578:	mov	w2, #0x7f                  	// #127
  40357c:	mov	x0, x21
  403580:	mov	x1, x20
  403584:	strb	wzr, [x21]
  403588:	bl	4025e0 <strncat@plt>
  40358c:	b	40360c <ferror@plt+0xe6c>
  403590:	add	x3, sp, #0x1, lsl #12
  403594:	add	x4, sp, #0x1, lsl #12
  403598:	add	x2, sp, #0x8
  40359c:	add	x3, x3, #0x10
  4035a0:	add	x4, x4, #0x8
  4035a4:	mov	x1, x22
  4035a8:	bl	4026a0 <__isoc99_sscanf@plt>
  4035ac:	cmp	w0, #0x1
  4035b0:	b.le	40366c <ferror@plt+0xecc>
  4035b4:	cmp	w0, #0x2
  4035b8:	b.ne	4035c0 <ferror@plt+0xe20>  // b.any
  4035bc:	str	xzr, [sp, #4104]
  4035c0:	mov	x23, xzr
  4035c4:	ldr	x1, [x27, x23]
  4035c8:	add	x0, sp, #0x8
  4035cc:	bl	4024a0 <strcmp@plt>
  4035d0:	cbz	w0, 40360c <ferror@plt+0xe6c>
  4035d4:	add	x23, x23, #0x8
  4035d8:	cmp	x23, #0x38
  4035dc:	b.ne	4035c4 <ferror@plt+0xe24>  // b.any
  4035e0:	mov	w0, #0x20                  	// #32
  4035e4:	bl	4022d0 <malloc@plt>
  4035e8:	cbz	x0, 40366c <ferror@plt+0xecc>
  4035ec:	mov	x23, x0
  4035f0:	add	x0, sp, #0x8
  4035f4:	bl	402410 <strdup@plt>
  4035f8:	ldr	x8, [sp, #4112]
  4035fc:	ldr	x9, [sp, #4104]
  403600:	stp	x24, x0, [x23]
  403604:	mov	x24, x23
  403608:	stp	x8, x9, [x23, #16]
  40360c:	add	x0, sp, #0x1, lsl #12
  403610:	add	x0, x0, #0x18
  403614:	mov	w1, #0x1000                	// #4096
  403618:	mov	x2, x19
  40361c:	bl	402770 <fgets@plt>
  403620:	cbnz	x0, 403534 <ferror@plt+0xd94>
  403624:	cbz	x24, 403648 <ferror@plt+0xea8>
  403628:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40362c:	ldr	x9, [x8, #3576]
  403630:	ldr	x10, [x24]
  403634:	str	x9, [x24]
  403638:	str	x24, [x8, #3576]
  40363c:	mov	x9, x24
  403640:	mov	x24, x10
  403644:	cbnz	x10, 403630 <ferror@plt+0xe90>
  403648:	add	sp, sp, #0x2, lsl #12
  40364c:	add	sp, sp, #0x20
  403650:	ldp	x20, x19, [sp, #80]
  403654:	ldp	x22, x21, [sp, #64]
  403658:	ldp	x24, x23, [sp, #48]
  40365c:	ldp	x26, x25, [sp, #32]
  403660:	ldp	x28, x27, [sp, #16]
  403664:	ldp	x29, x30, [sp], #96
  403668:	ret
  40366c:	bl	402470 <abort@plt>
  403670:	stp	x29, x30, [sp, #-32]!
  403674:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403678:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40367c:	add	x0, x0, #0x290
  403680:	add	x1, x1, #0x2a1
  403684:	str	x19, [sp, #16]
  403688:	mov	x29, sp
  40368c:	bl	403c20 <ferror@plt+0x1480>
  403690:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403694:	add	x1, x1, #0x8b8
  403698:	bl	402360 <fdopen@plt>
  40369c:	cbz	x0, 4036b8 <ferror@plt+0xf18>
  4036a0:	mov	x19, x0
  4036a4:	bl	403960 <ferror@plt+0x11c0>
  4036a8:	mov	x0, x19
  4036ac:	ldr	x19, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #32
  4036b4:	b	402290 <fclose@plt>
  4036b8:	ldr	x19, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	ret
  4036c4:	stp	x29, x30, [sp, #-32]!
  4036c8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4036cc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4036d0:	add	x0, x0, #0x2c2
  4036d4:	add	x1, x1, #0x2d1
  4036d8:	str	x19, [sp, #16]
  4036dc:	mov	x29, sp
  4036e0:	bl	403c20 <ferror@plt+0x1480>
  4036e4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4036e8:	add	x1, x1, #0x8b8
  4036ec:	bl	402360 <fdopen@plt>
  4036f0:	cbz	x0, 40370c <ferror@plt+0xf6c>
  4036f4:	mov	x19, x0
  4036f8:	bl	4034c4 <ferror@plt+0xd24>
  4036fc:	mov	x0, x19
  403700:	ldr	x19, [sp, #16]
  403704:	ldp	x29, x30, [sp], #32
  403708:	b	402290 <fclose@plt>
  40370c:	ldr	x19, [sp, #16]
  403710:	ldp	x29, x30, [sp], #32
  403714:	ret
  403718:	stp	x29, x30, [sp, #-32]!
  40371c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403720:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403724:	add	x0, x0, #0x2db
  403728:	add	x1, x1, #0x2e9
  40372c:	str	x19, [sp, #16]
  403730:	mov	x29, sp
  403734:	bl	403c20 <ferror@plt+0x1480>
  403738:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40373c:	add	x1, x1, #0x8b8
  403740:	bl	402360 <fdopen@plt>
  403744:	cbz	x0, 403760 <ferror@plt+0xfc0>
  403748:	mov	x19, x0
  40374c:	bl	403960 <ferror@plt+0x11c0>
  403750:	mov	x0, x19
  403754:	ldr	x19, [sp, #16]
  403758:	ldp	x29, x30, [sp], #32
  40375c:	b	402290 <fclose@plt>
  403760:	ldr	x19, [sp, #16]
  403764:	ldp	x29, x30, [sp], #32
  403768:	ret
  40376c:	stp	x29, x30, [sp, #-32]!
  403770:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403774:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403778:	add	x0, x0, #0x2f2
  40377c:	add	x1, x1, #0x305
  403780:	str	x19, [sp, #16]
  403784:	mov	x29, sp
  403788:	bl	403c20 <ferror@plt+0x1480>
  40378c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403790:	add	x1, x1, #0x8b8
  403794:	bl	402360 <fdopen@plt>
  403798:	cbz	x0, 4037b4 <ferror@plt+0x1014>
  40379c:	mov	x19, x0
  4037a0:	bl	4034c4 <ferror@plt+0xd24>
  4037a4:	mov	x0, x19
  4037a8:	ldr	x19, [sp, #16]
  4037ac:	ldp	x29, x30, [sp], #32
  4037b0:	b	402290 <fclose@plt>
  4037b4:	ldr	x19, [sp, #16]
  4037b8:	ldp	x29, x30, [sp], #32
  4037bc:	ret
  4037c0:	sub	sp, sp, #0x70
  4037c4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4037c8:	ldr	w8, [x8, #3596]
  4037cc:	stp	x20, x19, [sp, #96]
  4037d0:	mov	w19, w1
  4037d4:	mov	x20, x0
  4037d8:	stp	x29, x30, [sp, #16]
  4037dc:	stp	x28, x27, [sp, #32]
  4037e0:	stp	x26, x25, [sp, #48]
  4037e4:	stp	x24, x23, [sp, #64]
  4037e8:	stp	x22, x21, [sp, #80]
  4037ec:	add	x29, sp, #0x10
  4037f0:	cbz	w8, 403848 <ferror@plt+0x10a8>
  4037f4:	mov	x0, x20
  4037f8:	bl	407368 <ferror@plt+0x4bc8>
  4037fc:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403800:	ldr	x25, [x8, #3600]
  403804:	str	x0, [sp, #8]
  403808:	cbz	x0, 403854 <ferror@plt+0x10b4>
  40380c:	mov	x21, x0
  403810:	bl	4076e4 <ferror@plt+0x4f44>
  403814:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403818:	ldr	w8, [x8, #3780]
  40381c:	mov	x0, x21
  403820:	cmp	w8, #0x0
  403824:	cset	w1, ne  // ne = any
  403828:	bl	407408 <ferror@plt+0x4c68>
  40382c:	adrp	x1, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403830:	add	x1, x1, #0xe20
  403834:	mov	x0, x21
  403838:	bl	407414 <ferror@plt+0x4c74>
  40383c:	mov	x0, x21
  403840:	bl	4076e4 <ferror@plt+0x4f44>
  403844:	b	403870 <ferror@plt+0x10d0>
  403848:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40384c:	ldr	x25, [x8, #3600]
  403850:	str	xzr, [sp, #8]
  403854:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403858:	adrp	x2, 421000 <stdout@@GLIBC_2.17+0x3c68>
  40385c:	add	x1, x1, #0x313
  403860:	add	x2, x2, #0xe20
  403864:	mov	x0, x20
  403868:	bl	402760 <fprintf@plt>
  40386c:	mov	x21, xzr
  403870:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403874:	ldr	x26, [x8, #3576]
  403878:	cbz	x26, 403924 <ferror@plt+0x1184>
  40387c:	adrp	x22, 40b000 <ferror@plt+0x8860>
  403880:	adrp	x27, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403884:	add	x22, x22, #0x318
  403888:	ldr	x23, [x26, #16]
  40388c:	cbnz	x23, 4038a4 <ferror@plt+0x1104>
  403890:	ldr	w8, [x27, #3568]
  403894:	cbnz	w8, 4038a4 <ferror@plt+0x1104>
  403898:	ldr	d0, [x26, #24]
  40389c:	fcmp	d0, #0.0
  4038a0:	b.eq	40390c <ferror@plt+0x116c>  // b.none
  4038a4:	ldr	x0, [x26, #8]
  4038a8:	bl	403c94 <ferror@plt+0x14f4>
  4038ac:	cbz	w0, 4038cc <ferror@plt+0x112c>
  4038b0:	ldr	x2, [x26, #8]
  4038b4:	cbz	x21, 4038f8 <ferror@plt+0x1158>
  4038b8:	mov	x0, x21
  4038bc:	mov	x1, x2
  4038c0:	mov	w2, w23
  4038c4:	bl	407a1c <ferror@plt+0x527c>
  4038c8:	b	40390c <ferror@plt+0x116c>
  4038cc:	cbz	w19, 40390c <ferror@plt+0x116c>
  4038d0:	cbz	x25, 4038b0 <ferror@plt+0x1110>
  4038d4:	ldr	x24, [x26, #8]
  4038d8:	mov	x28, x25
  4038dc:	ldr	x0, [x28, #8]
  4038e0:	mov	x1, x24
  4038e4:	bl	4024a0 <strcmp@plt>
  4038e8:	cbz	w0, 403918 <ferror@plt+0x1178>
  4038ec:	ldr	x28, [x28]
  4038f0:	cbnz	x28, 4038dc <ferror@plt+0x113c>
  4038f4:	b	4038b0 <ferror@plt+0x1110>
  4038f8:	ldr	d0, [x26, #24]
  4038fc:	mov	x0, x20
  403900:	mov	x1, x22
  403904:	mov	x3, x23
  403908:	bl	402760 <fprintf@plt>
  40390c:	ldr	x26, [x26]
  403910:	cbnz	x26, 403888 <ferror@plt+0x10e8>
  403914:	b	403924 <ferror@plt+0x1184>
  403918:	ldr	x23, [x28, #16]
  40391c:	ldr	x25, [x28]
  403920:	b	4038b0 <ferror@plt+0x1110>
  403924:	cbz	x21, 403940 <ferror@plt+0x11a0>
  403928:	mov	x0, x21
  40392c:	bl	407734 <ferror@plt+0x4f94>
  403930:	mov	x0, x21
  403934:	bl	407734 <ferror@plt+0x4f94>
  403938:	add	x0, sp, #0x8
  40393c:	bl	40739c <ferror@plt+0x4bfc>
  403940:	ldp	x20, x19, [sp, #96]
  403944:	ldp	x22, x21, [sp, #80]
  403948:	ldp	x24, x23, [sp, #64]
  40394c:	ldp	x26, x25, [sp, #48]
  403950:	ldp	x28, x27, [sp, #32]
  403954:	ldp	x29, x30, [sp, #16]
  403958:	add	sp, sp, #0x70
  40395c:	ret
  403960:	stp	x29, x30, [sp, #-96]!
  403964:	stp	x28, x27, [sp, #16]
  403968:	stp	x26, x25, [sp, #32]
  40396c:	stp	x24, x23, [sp, #48]
  403970:	stp	x22, x21, [sp, #64]
  403974:	stp	x20, x19, [sp, #80]
  403978:	mov	x29, sp
  40397c:	sub	sp, sp, #0x1, lsl #12
  403980:	sub	sp, sp, #0x20
  403984:	mov	x19, x0
  403988:	sub	x0, x29, #0x10
  40398c:	sub	x1, x29, #0x18
  403990:	mov	x2, x19
  403994:	stp	xzr, xzr, [x29, #-24]
  403998:	bl	4024f0 <getline@plt>
  40399c:	cmn	x0, #0x1
  4039a0:	b.eq	403bf0 <ferror@plt+0x1450>  // b.none
  4039a4:	adrp	x20, 40b000 <ferror@plt+0x8860>
  4039a8:	mov	x25, xzr
  4039ac:	add	x27, sp, #0x8
  4039b0:	add	x20, x20, #0x2bd
  4039b4:	ldur	x22, [x29, #-16]
  4039b8:	mov	w1, #0x3a                  	// #58
  4039bc:	mov	x0, x22
  4039c0:	bl	402570 <strchr@plt>
  4039c4:	cbz	x0, 403c1c <ferror@plt+0x147c>
  4039c8:	ldrb	w9, [x22]
  4039cc:	mov	x21, x0
  4039d0:	cbz	w9, 403a04 <ferror@plt+0x1264>
  4039d4:	mov	w26, wzr
  4039d8:	add	x8, x22, #0x1
  4039dc:	and	w10, w9, #0xff
  4039e0:	cmp	w10, #0x20
  4039e4:	ldrb	w9, [x8], #1
  4039e8:	cset	w11, eq  // eq = none
  4039ec:	cmp	w10, #0xa
  4039f0:	cset	w10, eq  // eq = none
  4039f4:	orr	w10, w11, w10
  4039f8:	add	w26, w26, w10
  4039fc:	cbnz	w9, 4039dc <ferror@plt+0x123c>
  403a00:	b	403a08 <ferror@plt+0x1268>
  403a04:	mov	w26, wzr
  403a08:	strb	wzr, [x21]
  403a0c:	ldur	x1, [x29, #-16]
  403a10:	add	x0, sp, #0x8
  403a14:	mov	w2, #0xfff                 	// #4095
  403a18:	strb	wzr, [sp, #8]
  403a1c:	bl	4025e0 <strncat@plt>
  403a20:	ldur	x8, [x29, #-16]
  403a24:	sub	x8, x21, x8
  403a28:	ldrb	w9, [x21, #2]!
  403a2c:	sxtw	x28, w8
  403a30:	cbz	w9, 403ab8 <ferror@plt+0x1318>
  403a34:	mov	w9, #0xfff                 	// #4095
  403a38:	sub	x22, x9, w8, sxtw
  403a3c:	mov	w1, #0x20                  	// #32
  403a40:	mov	x0, x21
  403a44:	bl	402570 <strchr@plt>
  403a48:	mov	x23, x0
  403a4c:	cbnz	x0, 403a64 <ferror@plt+0x12c4>
  403a50:	mov	w1, #0xa                   	// #10
  403a54:	mov	x0, x21
  403a58:	bl	402570 <strchr@plt>
  403a5c:	mov	x23, x0
  403a60:	cbz	x0, 403a68 <ferror@plt+0x12c8>
  403a64:	strb	wzr, [x23], #1
  403a68:	cmp	x28, #0xfff
  403a6c:	b.hi	403a84 <ferror@plt+0x12e4>  // b.pmore
  403a70:	add	x0, sp, #0x8
  403a74:	mov	x1, x21
  403a78:	mov	x2, x22
  403a7c:	strb	wzr, [x27, x28]
  403a80:	bl	4025e0 <strncat@plt>
  403a84:	mov	w0, #0x20                  	// #32
  403a88:	bl	4022d0 <malloc@plt>
  403a8c:	cbz	x0, 403c1c <ferror@plt+0x147c>
  403a90:	mov	x24, x0
  403a94:	add	x0, sp, #0x8
  403a98:	bl	402410 <strdup@plt>
  403a9c:	str	xzr, [x24, #24]
  403aa0:	stp	x25, x0, [x24]
  403aa4:	ldrb	w8, [x23]
  403aa8:	mov	x25, x24
  403aac:	mov	x21, x23
  403ab0:	cbnz	w8, 403a3c <ferror@plt+0x129c>
  403ab4:	mov	x25, x24
  403ab8:	sub	x0, x29, #0x10
  403abc:	sub	x1, x29, #0x18
  403ac0:	mov	x2, x19
  403ac4:	bl	4024f0 <getline@plt>
  403ac8:	cmn	x0, #0x1
  403acc:	b.eq	403c1c <ferror@plt+0x147c>  // b.none
  403ad0:	ldur	x0, [x29, #-16]
  403ad4:	ldrb	w10, [x0]
  403ad8:	cbz	w10, 403b0c <ferror@plt+0x136c>
  403adc:	mov	w8, wzr
  403ae0:	add	x9, x0, #0x1
  403ae4:	and	w11, w10, #0xff
  403ae8:	cmp	w11, #0x20
  403aec:	ldrb	w10, [x9], #1
  403af0:	cset	w12, eq  // eq = none
  403af4:	cmp	w11, #0xa
  403af8:	cset	w11, eq  // eq = none
  403afc:	orr	w11, w12, w11
  403b00:	add	w8, w8, w11
  403b04:	cbnz	w10, 403ae4 <ferror@plt+0x1344>
  403b08:	b	403b10 <ferror@plt+0x1370>
  403b0c:	mov	w8, wzr
  403b10:	subs	w8, w8, w26
  403b14:	csel	w23, w8, wzr, gt
  403b18:	mov	x22, x25
  403b1c:	mov	w1, #0x20                  	// #32
  403b20:	bl	402440 <strrchr@plt>
  403b24:	cbz	x0, 403c1c <ferror@plt+0x147c>
  403b28:	mov	x21, x0
  403b2c:	strb	wzr, [x0], #1
  403b30:	add	x2, x22, #0x10
  403b34:	mov	x1, x20
  403b38:	bl	4026a0 <__isoc99_sscanf@plt>
  403b3c:	cmp	w0, #0x1
  403b40:	b.ne	403c1c <ferror@plt+0x147c>  // b.any
  403b44:	cbz	w23, 403b50 <ferror@plt+0x13b0>
  403b48:	sub	w23, w23, #0x1
  403b4c:	b	403b54 <ferror@plt+0x13b4>
  403b50:	ldr	x22, [x22]
  403b54:	ldur	x0, [x29, #-16]
  403b58:	add	x8, x0, x28
  403b5c:	add	x8, x8, #0x2
  403b60:	cmp	x21, x8
  403b64:	b.hi	403b1c <ferror@plt+0x137c>  // b.pmore
  403b68:	sub	x0, x29, #0x10
  403b6c:	sub	x1, x29, #0x18
  403b70:	mov	x2, x19
  403b74:	bl	4024f0 <getline@plt>
  403b78:	cmn	x0, #0x1
  403b7c:	b.ne	4039b4 <ferror@plt+0x1214>  // b.any
  403b80:	ldur	x0, [x29, #-16]
  403b84:	bl	402510 <free@plt>
  403b88:	cbz	x25, 403bf8 <ferror@plt+0x1458>
  403b8c:	adrp	x21, 40a000 <ferror@plt+0x7860>
  403b90:	add	x21, x21, #0xda0
  403b94:	adrp	x22, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403b98:	mov	x19, x25
  403b9c:	ldr	x25, [x25]
  403ba0:	ldr	x20, [x19, #8]
  403ba4:	mov	x23, xzr
  403ba8:	ldr	x1, [x21, x23]
  403bac:	mov	x0, x20
  403bb0:	bl	4024a0 <strcmp@plt>
  403bb4:	cbz	w0, 403bd8 <ferror@plt+0x1438>
  403bb8:	add	x23, x23, #0x8
  403bbc:	cmp	x23, #0x38
  403bc0:	b.ne	403ba8 <ferror@plt+0x1408>  // b.any
  403bc4:	ldr	x8, [x22, #3576]
  403bc8:	str	x8, [x19]
  403bcc:	str	x19, [x22, #3576]
  403bd0:	cbnz	x25, 403b98 <ferror@plt+0x13f8>
  403bd4:	b	403bf8 <ferror@plt+0x1458>
  403bd8:	mov	x0, x20
  403bdc:	bl	402510 <free@plt>
  403be0:	mov	x0, x19
  403be4:	bl	402510 <free@plt>
  403be8:	cbnz	x25, 403b98 <ferror@plt+0x13f8>
  403bec:	b	403bf8 <ferror@plt+0x1458>
  403bf0:	ldur	x0, [x29, #-16]
  403bf4:	bl	402510 <free@plt>
  403bf8:	add	sp, sp, #0x1, lsl #12
  403bfc:	add	sp, sp, #0x20
  403c00:	ldp	x20, x19, [sp, #80]
  403c04:	ldp	x22, x21, [sp, #64]
  403c08:	ldp	x24, x23, [sp, #48]
  403c0c:	ldp	x26, x25, [sp, #32]
  403c10:	ldp	x28, x27, [sp, #16]
  403c14:	ldp	x29, x30, [sp], #96
  403c18:	ret
  403c1c:	bl	402470 <abort@plt>
  403c20:	sub	sp, sp, #0xa0
  403c24:	stp	x29, x30, [sp, #128]
  403c28:	stp	x20, x19, [sp, #144]
  403c2c:	add	x29, sp, #0x80
  403c30:	mov	x20, x1
  403c34:	bl	402710 <getenv@plt>
  403c38:	mov	x19, x0
  403c3c:	cbnz	x0, 403c78 <ferror@plt+0x14d8>
  403c40:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403c44:	add	x0, x0, #0x2ad
  403c48:	mov	x19, sp
  403c4c:	bl	402710 <getenv@plt>
  403c50:	adrp	x8, 40b000 <ferror@plt+0x8860>
  403c54:	add	x8, x8, #0x2b7
  403c58:	cmp	x0, #0x0
  403c5c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  403c60:	csel	x3, x8, x0, eq  // eq = none
  403c64:	add	x2, x2, #0x385
  403c68:	mov	x0, sp
  403c6c:	mov	w1, #0x7f                  	// #127
  403c70:	mov	x4, x20
  403c74:	bl	402240 <snprintf@plt>
  403c78:	mov	x0, x19
  403c7c:	mov	w1, wzr
  403c80:	bl	402640 <open64@plt>
  403c84:	ldp	x20, x19, [sp, #144]
  403c88:	ldp	x29, x30, [sp, #128]
  403c8c:	add	sp, sp, #0xa0
  403c90:	ret
  403c94:	stp	x29, x30, [sp, #-48]!
  403c98:	stp	x20, x19, [sp, #32]
  403c9c:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403ca0:	ldr	w8, [x20, #3612]
  403ca4:	stp	x22, x21, [sp, #16]
  403ca8:	mov	x29, sp
  403cac:	cbz	w8, 403cf4 <ferror@plt+0x1554>
  403cb0:	cmp	w8, #0x1
  403cb4:	b.lt	403cec <ferror@plt+0x154c>  // b.tstop
  403cb8:	mov	x19, x0
  403cbc:	mov	x21, xzr
  403cc0:	adrp	x22, 421000 <stdout@@GLIBC_2.17+0x3c68>
  403cc4:	ldr	x8, [x22, #3752]
  403cc8:	mov	x1, x19
  403ccc:	mov	w2, wzr
  403cd0:	ldr	x0, [x8, x21, lsl #3]
  403cd4:	bl	4025a0 <fnmatch@plt>
  403cd8:	cbz	w0, 403cf4 <ferror@plt+0x1554>
  403cdc:	ldrsw	x8, [x20, #3612]
  403ce0:	add	x21, x21, #0x1
  403ce4:	cmp	x21, x8
  403ce8:	b.lt	403cc4 <ferror@plt+0x1524>  // b.tstop
  403cec:	mov	w0, wzr
  403cf0:	b	403cf8 <ferror@plt+0x1558>
  403cf4:	mov	w0, #0x1                   	// #1
  403cf8:	ldp	x20, x19, [sp, #32]
  403cfc:	ldp	x22, x21, [sp, #16]
  403d00:	ldp	x29, x30, [sp], #48
  403d04:	ret
  403d08:	sub	sp, sp, #0x110
  403d0c:	stp	x20, x19, [sp, #256]
  403d10:	mov	x19, x2
  403d14:	mov	x20, x1
  403d18:	adrp	x2, 40b000 <ferror@plt+0x8860>
  403d1c:	mov	x3, x0
  403d20:	add	x2, x2, #0x376
  403d24:	add	x0, sp, #0x60
  403d28:	mov	w1, #0x80                  	// #128
  403d2c:	mov	x4, x20
  403d30:	stp	x29, x30, [sp, #224]
  403d34:	stp	x28, x21, [sp, #240]
  403d38:	add	x29, sp, #0xe0
  403d3c:	bl	402240 <snprintf@plt>
  403d40:	cmp	w0, #0x1
  403d44:	b.lt	403df0 <ferror@plt+0x1650>  // b.tstop
  403d48:	cmp	w0, #0x80
  403d4c:	b.cs	403df0 <ferror@plt+0x1650>  // b.hs, b.nlast
  403d50:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403d54:	add	x1, x1, #0x8b8
  403d58:	add	x0, sp, #0x60
  403d5c:	bl	4025f0 <fopen64@plt>
  403d60:	cbz	x0, 403e14 <ferror@plt+0x1674>
  403d64:	mov	x21, x0
  403d68:	add	x0, sp, #0x10
  403d6c:	mov	w1, #0x50                  	// #80
  403d70:	mov	x2, x21
  403d74:	bl	402770 <fgets@plt>
  403d78:	cbz	x0, 403e48 <ferror@plt+0x16a8>
  403d7c:	add	x0, sp, #0x10
  403d80:	mov	w1, #0xa                   	// #10
  403d84:	add	x20, sp, #0x10
  403d88:	bl	402570 <strchr@plt>
  403d8c:	cbz	x0, 403d94 <ferror@plt+0x15f4>
  403d90:	strb	wzr, [x0]
  403d94:	mov	x0, x21
  403d98:	bl	402290 <fclose@plt>
  403d9c:	add	x0, sp, #0x10
  403da0:	add	x1, sp, #0x8
  403da4:	mov	w2, wzr
  403da8:	bl	4024c0 <strtol@plt>
  403dac:	ldr	x8, [sp, #8]
  403db0:	cmp	x20, x8
  403db4:	b.eq	403e74 <ferror@plt+0x16d4>  // b.none
  403db8:	ldrb	w8, [x8]
  403dbc:	cbnz	w8, 403e74 <ferror@plt+0x16d4>
  403dc0:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  403dc4:	add	x8, x0, x8
  403dc8:	mov	x20, x0
  403dcc:	cmp	x8, #0x1
  403dd0:	b.hi	403de4 <ferror@plt+0x1644>  // b.pmore
  403dd4:	bl	402700 <__errno_location@plt>
  403dd8:	ldr	w8, [x0]
  403ddc:	cmp	w8, #0x22
  403de0:	b.eq	403e94 <ferror@plt+0x16f4>  // b.none
  403de4:	mov	w0, wzr
  403de8:	str	x20, [x19]
  403dec:	b	403ee0 <ferror@plt+0x1740>
  403df0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403df4:	ldr	x8, [x8, #3992]
  403df8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  403dfc:	add	x0, x0, #0x38b
  403e00:	mov	w1, #0x26                  	// #38
  403e04:	ldr	x3, [x8]
  403e08:	mov	w2, #0x1                   	// #1
  403e0c:	bl	402590 <fwrite@plt>
  403e10:	b	403edc <ferror@plt+0x173c>
  403e14:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403e18:	ldr	x8, [x8, #3992]
  403e1c:	ldr	x19, [x8]
  403e20:	bl	402700 <__errno_location@plt>
  403e24:	ldr	w0, [x0]
  403e28:	bl	402420 <strerror@plt>
  403e2c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403e30:	mov	x3, x0
  403e34:	add	x1, x1, #0x3b2
  403e38:	add	x2, sp, #0x60
  403e3c:	mov	x0, x19
  403e40:	bl	402760 <fprintf@plt>
  403e44:	b	403edc <ferror@plt+0x173c>
  403e48:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403e4c:	ldr	x8, [x8, #3992]
  403e50:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403e54:	add	x1, x1, #0x3c0
  403e58:	add	x3, sp, #0x60
  403e5c:	ldr	x0, [x8]
  403e60:	mov	x2, x20
  403e64:	bl	402760 <fprintf@plt>
  403e68:	mov	x0, x21
  403e6c:	bl	402290 <fclose@plt>
  403e70:	b	403ec0 <ferror@plt+0x1720>
  403e74:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403e78:	ldr	x8, [x8, #3992]
  403e7c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403e80:	add	x1, x1, #0x3ef
  403e84:	add	x2, sp, #0x10
  403e88:	ldr	x0, [x8]
  403e8c:	add	x3, sp, #0x60
  403e90:	b	403ebc <ferror@plt+0x171c>
  403e94:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403e98:	ldr	x8, [x8, #3992]
  403e9c:	mov	w0, #0x22                  	// #34
  403ea0:	ldr	x19, [x8]
  403ea4:	bl	402420 <strerror@plt>
  403ea8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403eac:	mov	x3, x0
  403eb0:	add	x1, x1, #0x416
  403eb4:	add	x2, sp, #0x60
  403eb8:	mov	x0, x19
  403ebc:	bl	402760 <fprintf@plt>
  403ec0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  403ec4:	ldr	x8, [x8, #3992]
  403ec8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  403ecc:	add	x1, x1, #0x424
  403ed0:	add	x2, sp, #0x60
  403ed4:	ldr	x0, [x8]
  403ed8:	bl	402760 <fprintf@plt>
  403edc:	mov	w0, #0xffffffff            	// #-1
  403ee0:	ldp	x20, x19, [sp, #256]
  403ee4:	ldp	x28, x21, [sp, #240]
  403ee8:	ldp	x29, x30, [sp, #224]
  403eec:	add	sp, sp, #0x110
  403ef0:	ret
  403ef4:	sub	w8, w0, #0x41
  403ef8:	and	w8, w8, #0xff
  403efc:	cmp	w8, #0x6
  403f00:	and	w8, w0, #0xff
  403f04:	b.cs	403f10 <ferror@plt+0x1770>  // b.hs, b.nlast
  403f08:	mov	w9, #0xffffffc9            	// #-55
  403f0c:	b	403f24 <ferror@plt+0x1784>
  403f10:	sub	w9, w0, #0x61
  403f14:	and	w9, w9, #0xff
  403f18:	cmp	w9, #0x6
  403f1c:	b.cs	403f2c <ferror@plt+0x178c>  // b.hs, b.nlast
  403f20:	mov	w9, #0xffffffa9            	// #-87
  403f24:	add	w0, w9, w8
  403f28:	ret
  403f2c:	sub	w9, w0, #0x30
  403f30:	and	w9, w9, #0xff
  403f34:	sub	w8, w8, #0x30
  403f38:	cmp	w9, #0xa
  403f3c:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  403f40:	ret
  403f44:	sub	sp, sp, #0x30
  403f48:	stp	x29, x30, [sp, #16]
  403f4c:	stp	x20, x19, [sp, #32]
  403f50:	add	x29, sp, #0x10
  403f54:	cbz	x1, 403f94 <ferror@plt+0x17f4>
  403f58:	ldrb	w8, [x1]
  403f5c:	mov	x20, x1
  403f60:	cbz	w8, 403f94 <ferror@plt+0x17f4>
  403f64:	mov	x19, x0
  403f68:	add	x1, sp, #0x8
  403f6c:	mov	x0, x20
  403f70:	bl	4024c0 <strtol@plt>
  403f74:	ldr	x9, [sp, #8]
  403f78:	mov	x8, x0
  403f7c:	mov	w0, #0xffffffff            	// #-1
  403f80:	cbz	x9, 403f98 <ferror@plt+0x17f8>
  403f84:	cmp	x9, x20
  403f88:	b.eq	403f98 <ferror@plt+0x17f8>  // b.none
  403f8c:	ldrb	w9, [x9]
  403f90:	cbz	w9, 403fa8 <ferror@plt+0x1808>
  403f94:	mov	w0, #0xffffffff            	// #-1
  403f98:	ldp	x20, x19, [sp, #32]
  403f9c:	ldp	x29, x30, [sp, #16]
  403fa0:	add	sp, sp, #0x30
  403fa4:	ret
  403fa8:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  403fac:	add	x9, x8, x9
  403fb0:	cmp	x9, #0x2
  403fb4:	mov	w0, #0xffffffff            	// #-1
  403fb8:	b.cc	403f98 <ferror@plt+0x17f8>  // b.lo, b.ul, b.last
  403fbc:	mov	w9, #0x80000000            	// #-2147483648
  403fc0:	add	x9, x8, x9
  403fc4:	lsr	x9, x9, #32
  403fc8:	cbnz	x9, 403f98 <ferror@plt+0x17f8>
  403fcc:	mov	w0, wzr
  403fd0:	str	w8, [x19]
  403fd4:	b	403f98 <ferror@plt+0x17f8>
  403fd8:	rev	w8, w0
  403fdc:	neg	w9, w8
  403fe0:	bics	wzr, w9, w8
  403fe4:	b.eq	403ff0 <ferror@plt+0x1850>  // b.none
  403fe8:	mov	w0, #0xffffffff            	// #-1
  403fec:	ret
  403ff0:	cbz	w0, 404004 <ferror@plt+0x1864>
  403ff4:	mov	w0, wzr
  403ff8:	lsl	w8, w8, #1
  403ffc:	add	w0, w0, #0x1
  404000:	cbnz	w8, 403ff8 <ferror@plt+0x1858>
  404004:	ret
  404008:	sub	sp, sp, #0x30
  40400c:	stp	x29, x30, [sp, #16]
  404010:	stp	x20, x19, [sp, #32]
  404014:	add	x29, sp, #0x10
  404018:	cbz	x1, 404070 <ferror@plt+0x18d0>
  40401c:	ldrb	w8, [x1]
  404020:	mov	x20, x1
  404024:	cbz	w8, 404070 <ferror@plt+0x18d0>
  404028:	mov	x19, x0
  40402c:	add	x1, sp, #0x8
  404030:	mov	x0, x20
  404034:	bl	402110 <strtoul@plt>
  404038:	ldr	x9, [sp, #8]
  40403c:	mov	x8, x0
  404040:	mov	w0, #0xffffffff            	// #-1
  404044:	cbz	x9, 404074 <ferror@plt+0x18d4>
  404048:	cmp	x9, x20
  40404c:	b.eq	404074 <ferror@plt+0x18d4>  // b.none
  404050:	ldrb	w9, [x9]
  404054:	mov	w0, #0xffffffff            	// #-1
  404058:	cbnz	w9, 404074 <ferror@plt+0x18d4>
  40405c:	lsr	x9, x8, #32
  404060:	cbnz	x9, 404074 <ferror@plt+0x18d4>
  404064:	mov	w0, wzr
  404068:	str	w8, [x19]
  40406c:	b	404074 <ferror@plt+0x18d4>
  404070:	mov	w0, #0xffffffff            	// #-1
  404074:	ldp	x20, x19, [sp, #32]
  404078:	ldp	x29, x30, [sp, #16]
  40407c:	add	sp, sp, #0x30
  404080:	ret
  404084:	sub	sp, sp, #0x50
  404088:	stp	x22, x21, [sp, #48]
  40408c:	mov	x22, x1
  404090:	stp	x20, x19, [sp, #64]
  404094:	mov	x19, x0
  404098:	mov	w1, #0x2e                  	// #46
  40409c:	mov	x0, x22
  4040a0:	str	d8, [sp, #16]
  4040a4:	stp	x29, x30, [sp, #24]
  4040a8:	str	x23, [sp, #40]
  4040ac:	add	x29, sp, #0x10
  4040b0:	mov	x21, x2
  4040b4:	bl	402570 <strchr@plt>
  4040b8:	add	x1, sp, #0x8
  4040bc:	cbz	x0, 404114 <ferror@plt+0x1974>
  4040c0:	mov	x0, x22
  4040c4:	bl	4021a0 <strtod@plt>
  4040c8:	fcmp	d0, #0.0
  4040cc:	b.mi	4041e8 <ferror@plt+0x1a48>  // b.first
  4040d0:	ldr	x20, [sp, #8]
  4040d4:	mov	w0, #0xffffffff            	// #-1
  4040d8:	cbz	x20, 404218 <ferror@plt+0x1a78>
  4040dc:	cmp	x20, x22
  4040e0:	b.eq	404218 <ferror@plt+0x1a78>  // b.none
  4040e4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4040e8:	mov	v8.16b, v0.16b
  4040ec:	fmov	d0, x8
  4040f0:	fcmp	d8, d0
  4040f4:	b.ne	404154 <ferror@plt+0x19b4>  // b.any
  4040f8:	bl	402700 <__errno_location@plt>
  4040fc:	ldr	w8, [x0]
  404100:	cmp	w8, #0x22
  404104:	b.eq	4041e8 <ferror@plt+0x1a48>  // b.none
  404108:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40410c:	fmov	d8, x8
  404110:	b	404154 <ferror@plt+0x19b4>
  404114:	mov	x0, x22
  404118:	mov	w2, wzr
  40411c:	bl	402110 <strtoul@plt>
  404120:	ldr	x20, [sp, #8]
  404124:	mov	x23, x0
  404128:	mov	w0, #0xffffffff            	// #-1
  40412c:	cbz	x20, 404218 <ferror@plt+0x1a78>
  404130:	cmp	x20, x22
  404134:	b.eq	404218 <ferror@plt+0x1a78>  // b.none
  404138:	cmn	x23, #0x1
  40413c:	b.ne	404150 <ferror@plt+0x19b0>  // b.any
  404140:	bl	402700 <__errno_location@plt>
  404144:	ldr	w8, [x0]
  404148:	cmp	w8, #0x22
  40414c:	b.eq	4041e8 <ferror@plt+0x1a48>  // b.none
  404150:	ucvtf	d8, x23
  404154:	cmp	x20, x22
  404158:	b.eq	4041e8 <ferror@plt+0x1a48>  // b.none
  40415c:	mov	w8, #0x1                   	// #1
  404160:	str	w8, [x21]
  404164:	ldrb	w8, [x20]
  404168:	cbz	w8, 4041fc <ferror@plt+0x1a5c>
  40416c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404170:	add	x1, x1, #0x422
  404174:	mov	x0, x20
  404178:	str	wzr, [x21]
  40417c:	bl	4023d0 <strcasecmp@plt>
  404180:	cbz	w0, 4041f0 <ferror@plt+0x1a50>
  404184:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404188:	add	x1, x1, #0x439
  40418c:	mov	x0, x20
  404190:	bl	4023d0 <strcasecmp@plt>
  404194:	cbz	w0, 4041f0 <ferror@plt+0x1a50>
  404198:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40419c:	add	x1, x1, #0x43e
  4041a0:	mov	x0, x20
  4041a4:	bl	4023d0 <strcasecmp@plt>
  4041a8:	cbz	w0, 4041f0 <ferror@plt+0x1a50>
  4041ac:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4041b0:	add	x1, x1, #0x7c0
  4041b4:	mov	x0, x20
  4041b8:	bl	4023d0 <strcasecmp@plt>
  4041bc:	cbz	w0, 4041fc <ferror@plt+0x1a5c>
  4041c0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4041c4:	add	x1, x1, #0x438
  4041c8:	mov	x0, x20
  4041cc:	bl	4023d0 <strcasecmp@plt>
  4041d0:	cbz	w0, 4041fc <ferror@plt+0x1a5c>
  4041d4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4041d8:	add	x1, x1, #0x43d
  4041dc:	mov	x0, x20
  4041e0:	bl	4023d0 <strcasecmp@plt>
  4041e4:	cbz	w0, 4041fc <ferror@plt+0x1a5c>
  4041e8:	mov	w0, #0xffffffff            	// #-1
  4041ec:	b	404218 <ferror@plt+0x1a78>
  4041f0:	adrp	x8, 40a000 <ferror@plt+0x7860>
  4041f4:	ldr	d0, [x8, #3064]
  4041f8:	fmul	d8, d8, d0
  4041fc:	fcvtzu	w8, d8
  404200:	ucvtf	d0, w8
  404204:	fcmp	d8, d0
  404208:	cset	w9, gt
  40420c:	mov	w0, wzr
  404210:	add	w8, w9, w8
  404214:	str	w8, [x19]
  404218:	ldp	x20, x19, [sp, #64]
  40421c:	ldp	x22, x21, [sp, #48]
  404220:	ldr	x23, [sp, #40]
  404224:	ldp	x29, x30, [sp, #24]
  404228:	ldr	d8, [sp, #16]
  40422c:	add	sp, sp, #0x50
  404230:	ret
  404234:	stp	x29, x30, [sp, #-48]!
  404238:	str	x21, [sp, #16]
  40423c:	stp	x20, x19, [sp, #32]
  404240:	mov	x29, sp
  404244:	cbz	x1, 404284 <ferror@plt+0x1ae4>
  404248:	ldrb	w8, [x1]
  40424c:	mov	x21, x1
  404250:	cbz	w8, 404284 <ferror@plt+0x1ae4>
  404254:	mov	x19, x0
  404258:	add	x1, x29, #0x18
  40425c:	mov	x0, x21
  404260:	bl	402580 <strtoull@plt>
  404264:	ldr	x8, [x29, #24]
  404268:	mov	x20, x0
  40426c:	mov	w0, #0xffffffff            	// #-1
  404270:	cbz	x8, 404288 <ferror@plt+0x1ae8>
  404274:	cmp	x8, x21
  404278:	b.eq	404288 <ferror@plt+0x1ae8>  // b.none
  40427c:	ldrb	w8, [x8]
  404280:	cbz	w8, 404298 <ferror@plt+0x1af8>
  404284:	mov	w0, #0xffffffff            	// #-1
  404288:	ldp	x20, x19, [sp, #32]
  40428c:	ldr	x21, [sp, #16]
  404290:	ldp	x29, x30, [sp], #48
  404294:	ret
  404298:	cmn	x20, #0x1
  40429c:	b.ne	4042b0 <ferror@plt+0x1b10>  // b.any
  4042a0:	bl	402700 <__errno_location@plt>
  4042a4:	ldr	w8, [x0]
  4042a8:	cmp	w8, #0x22
  4042ac:	b.eq	404284 <ferror@plt+0x1ae4>  // b.none
  4042b0:	mov	w0, wzr
  4042b4:	str	x20, [x19]
  4042b8:	b	404288 <ferror@plt+0x1ae8>
  4042bc:	sub	sp, sp, #0x30
  4042c0:	stp	x29, x30, [sp, #16]
  4042c4:	stp	x20, x19, [sp, #32]
  4042c8:	add	x29, sp, #0x10
  4042cc:	cbz	x1, 404324 <ferror@plt+0x1b84>
  4042d0:	ldrb	w8, [x1]
  4042d4:	mov	x20, x1
  4042d8:	cbz	w8, 404324 <ferror@plt+0x1b84>
  4042dc:	mov	x19, x0
  4042e0:	add	x1, sp, #0x8
  4042e4:	mov	x0, x20
  4042e8:	bl	402110 <strtoul@plt>
  4042ec:	ldr	x9, [sp, #8]
  4042f0:	mov	x8, x0
  4042f4:	mov	w0, #0xffffffff            	// #-1
  4042f8:	cbz	x9, 404328 <ferror@plt+0x1b88>
  4042fc:	cmp	x9, x20
  404300:	b.eq	404328 <ferror@plt+0x1b88>  // b.none
  404304:	ldrb	w9, [x9]
  404308:	mov	w0, #0xffffffff            	// #-1
  40430c:	cbnz	w9, 404328 <ferror@plt+0x1b88>
  404310:	lsr	x9, x8, #32
  404314:	cbnz	x9, 404328 <ferror@plt+0x1b88>
  404318:	mov	w0, wzr
  40431c:	str	w8, [x19]
  404320:	b	404328 <ferror@plt+0x1b88>
  404324:	mov	w0, #0xffffffff            	// #-1
  404328:	ldp	x20, x19, [sp, #32]
  40432c:	ldp	x29, x30, [sp, #16]
  404330:	add	sp, sp, #0x30
  404334:	ret
  404338:	sub	sp, sp, #0x30
  40433c:	stp	x29, x30, [sp, #16]
  404340:	stp	x20, x19, [sp, #32]
  404344:	add	x29, sp, #0x10
  404348:	cbz	x1, 4043a0 <ferror@plt+0x1c00>
  40434c:	ldrb	w8, [x1]
  404350:	mov	x20, x1
  404354:	cbz	w8, 4043a0 <ferror@plt+0x1c00>
  404358:	mov	x19, x0
  40435c:	add	x1, sp, #0x8
  404360:	mov	x0, x20
  404364:	bl	402110 <strtoul@plt>
  404368:	ldr	x9, [sp, #8]
  40436c:	mov	x8, x0
  404370:	mov	w0, #0xffffffff            	// #-1
  404374:	cbz	x9, 4043a4 <ferror@plt+0x1c04>
  404378:	cmp	x9, x20
  40437c:	b.eq	4043a4 <ferror@plt+0x1c04>  // b.none
  404380:	ldrb	w9, [x9]
  404384:	mov	w0, #0xffffffff            	// #-1
  404388:	cbnz	w9, 4043a4 <ferror@plt+0x1c04>
  40438c:	lsr	x9, x8, #16
  404390:	cbnz	x9, 4043a4 <ferror@plt+0x1c04>
  404394:	mov	w0, wzr
  404398:	strh	w8, [x19]
  40439c:	b	4043a4 <ferror@plt+0x1c04>
  4043a0:	mov	w0, #0xffffffff            	// #-1
  4043a4:	ldp	x20, x19, [sp, #32]
  4043a8:	ldp	x29, x30, [sp, #16]
  4043ac:	add	sp, sp, #0x30
  4043b0:	ret
  4043b4:	sub	sp, sp, #0x30
  4043b8:	stp	x29, x30, [sp, #16]
  4043bc:	stp	x20, x19, [sp, #32]
  4043c0:	add	x29, sp, #0x10
  4043c4:	cbz	x1, 40441c <ferror@plt+0x1c7c>
  4043c8:	ldrb	w8, [x1]
  4043cc:	mov	x20, x1
  4043d0:	cbz	w8, 40441c <ferror@plt+0x1c7c>
  4043d4:	mov	x19, x0
  4043d8:	add	x1, sp, #0x8
  4043dc:	mov	x0, x20
  4043e0:	bl	402110 <strtoul@plt>
  4043e4:	ldr	x9, [sp, #8]
  4043e8:	mov	x8, x0
  4043ec:	mov	w0, #0xffffffff            	// #-1
  4043f0:	cbz	x9, 404420 <ferror@plt+0x1c80>
  4043f4:	cmp	x9, x20
  4043f8:	b.eq	404420 <ferror@plt+0x1c80>  // b.none
  4043fc:	ldrb	w9, [x9]
  404400:	mov	w0, #0xffffffff            	// #-1
  404404:	cbnz	w9, 404420 <ferror@plt+0x1c80>
  404408:	cmp	x8, #0xff
  40440c:	b.hi	404420 <ferror@plt+0x1c80>  // b.pmore
  404410:	mov	w0, wzr
  404414:	strb	w8, [x19]
  404418:	b	404420 <ferror@plt+0x1c80>
  40441c:	mov	w0, #0xffffffff            	// #-1
  404420:	ldp	x20, x19, [sp, #32]
  404424:	ldp	x29, x30, [sp, #16]
  404428:	add	sp, sp, #0x30
  40442c:	ret
  404430:	sub	sp, sp, #0x40
  404434:	stp	x29, x30, [sp, #16]
  404438:	stp	x22, x21, [sp, #32]
  40443c:	stp	x20, x19, [sp, #48]
  404440:	add	x29, sp, #0x10
  404444:	mov	w22, w2
  404448:	mov	x21, x1
  40444c:	mov	x19, x0
  404450:	bl	402700 <__errno_location@plt>
  404454:	str	wzr, [x0]
  404458:	cbz	x21, 404498 <ferror@plt+0x1cf8>
  40445c:	ldrb	w8, [x21]
  404460:	cbz	w8, 404498 <ferror@plt+0x1cf8>
  404464:	mov	x20, x0
  404468:	add	x1, sp, #0x8
  40446c:	mov	x0, x21
  404470:	mov	w2, w22
  404474:	bl	402180 <strtoll@plt>
  404478:	ldr	x9, [sp, #8]
  40447c:	mov	x8, x0
  404480:	mov	w0, #0xffffffff            	// #-1
  404484:	cbz	x9, 40449c <ferror@plt+0x1cfc>
  404488:	cmp	x9, x21
  40448c:	b.eq	40449c <ferror@plt+0x1cfc>  // b.none
  404490:	ldrb	w9, [x9]
  404494:	cbz	w9, 4044b0 <ferror@plt+0x1d10>
  404498:	mov	w0, #0xffffffff            	// #-1
  40449c:	ldp	x20, x19, [sp, #48]
  4044a0:	ldp	x22, x21, [sp, #32]
  4044a4:	ldp	x29, x30, [sp, #16]
  4044a8:	add	sp, sp, #0x40
  4044ac:	ret
  4044b0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4044b4:	add	x9, x8, x9
  4044b8:	cmp	x9, #0x1
  4044bc:	b.hi	4044cc <ferror@plt+0x1d2c>  // b.pmore
  4044c0:	ldr	w9, [x20]
  4044c4:	cmp	w9, #0x22
  4044c8:	b.eq	404498 <ferror@plt+0x1cf8>  // b.none
  4044cc:	mov	w0, wzr
  4044d0:	str	x8, [x19]
  4044d4:	b	40449c <ferror@plt+0x1cfc>
  4044d8:	stp	x29, x30, [sp, #-48]!
  4044dc:	str	x21, [sp, #16]
  4044e0:	stp	x20, x19, [sp, #32]
  4044e4:	mov	x29, sp
  4044e8:	mov	w21, w2
  4044ec:	mov	x20, x1
  4044f0:	mov	x19, x0
  4044f4:	bl	402700 <__errno_location@plt>
  4044f8:	str	wzr, [x0]
  4044fc:	cbz	x20, 404538 <ferror@plt+0x1d98>
  404500:	ldrb	w8, [x20]
  404504:	cbz	w8, 404538 <ferror@plt+0x1d98>
  404508:	add	x1, x29, #0x18
  40450c:	mov	x0, x20
  404510:	mov	w2, w21
  404514:	bl	4024c0 <strtol@plt>
  404518:	ldr	x9, [x29, #24]
  40451c:	mov	x8, x0
  404520:	mov	w0, #0xffffffff            	// #-1
  404524:	cbz	x9, 40453c <ferror@plt+0x1d9c>
  404528:	cmp	x9, x20
  40452c:	b.eq	40453c <ferror@plt+0x1d9c>  // b.none
  404530:	ldrb	w9, [x9]
  404534:	cbz	w9, 40454c <ferror@plt+0x1dac>
  404538:	mov	w0, #0xffffffff            	// #-1
  40453c:	ldp	x20, x19, [sp, #32]
  404540:	ldr	x21, [sp, #16]
  404544:	ldp	x29, x30, [sp], #48
  404548:	ret
  40454c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  404550:	add	x9, x8, x9
  404554:	cmp	x9, #0x2
  404558:	mov	w0, #0xffffffff            	// #-1
  40455c:	b.cc	40453c <ferror@plt+0x1d9c>  // b.lo, b.ul, b.last
  404560:	mov	w9, #0x80000000            	// #-2147483648
  404564:	add	x9, x8, x9
  404568:	lsr	x9, x9, #32
  40456c:	cbnz	x9, 40453c <ferror@plt+0x1d9c>
  404570:	mov	w0, wzr
  404574:	str	w8, [x19]
  404578:	b	40453c <ferror@plt+0x1d9c>
  40457c:	stp	x29, x30, [sp, #-32]!
  404580:	mov	x29, sp
  404584:	str	x19, [sp, #16]
  404588:	mov	x19, x0
  40458c:	add	x0, x29, #0x18
  404590:	bl	404234 <ferror@plt+0x1a94>
  404594:	cbnz	w0, 4045ac <ferror@plt+0x1e0c>
  404598:	ldp	w8, w9, [x29, #24]
  40459c:	rev	w8, w8
  4045a0:	rev	w9, w9
  4045a4:	bfi	x9, x8, #32, #32
  4045a8:	str	x9, [x19]
  4045ac:	ldr	x19, [sp, #16]
  4045b0:	ldp	x29, x30, [sp], #32
  4045b4:	ret
  4045b8:	stp	x29, x30, [sp, #-32]!
  4045bc:	mov	x29, sp
  4045c0:	str	x19, [sp, #16]
  4045c4:	mov	x19, x0
  4045c8:	add	x0, x29, #0x1c
  4045cc:	bl	4042bc <ferror@plt+0x1b1c>
  4045d0:	cbnz	w0, 4045e0 <ferror@plt+0x1e40>
  4045d4:	ldr	w8, [x29, #28]
  4045d8:	rev	w8, w8
  4045dc:	str	w8, [x19]
  4045e0:	ldr	x19, [sp, #16]
  4045e4:	ldp	x29, x30, [sp], #32
  4045e8:	ret
  4045ec:	stp	x29, x30, [sp, #-32]!
  4045f0:	mov	x29, sp
  4045f4:	str	x19, [sp, #16]
  4045f8:	mov	x19, x0
  4045fc:	add	x0, x29, #0x1c
  404600:	bl	404338 <ferror@plt+0x1b98>
  404604:	cbnz	w0, 404618 <ferror@plt+0x1e78>
  404608:	ldrh	w8, [x29, #28]
  40460c:	rev	w8, w8
  404610:	lsr	w8, w8, #16
  404614:	strh	w8, [x19]
  404618:	ldr	x19, [sp, #16]
  40461c:	ldp	x29, x30, [sp], #32
  404620:	ret
  404624:	sub	sp, sp, #0x40
  404628:	stp	x20, x19, [sp, #48]
  40462c:	mov	x20, x1
  404630:	mov	x19, x0
  404634:	mov	x1, sp
  404638:	mov	w2, #0x10                  	// #16
  40463c:	mov	x0, x20
  404640:	stp	x29, x30, [sp, #16]
  404644:	stp	x22, x21, [sp, #32]
  404648:	add	x29, sp, #0x10
  40464c:	bl	402110 <strtoul@plt>
  404650:	lsr	x8, x0, #16
  404654:	cbnz	x8, 4046bc <ferror@plt+0x1f1c>
  404658:	ldr	x8, [sp]
  40465c:	cmp	x8, x20
  404660:	b.eq	4046bc <ferror@plt+0x1f1c>  // b.none
  404664:	mov	x21, xzr
  404668:	add	x22, sp, #0x8
  40466c:	rev	w9, w0
  404670:	lsr	w9, w9, #16
  404674:	strh	w9, [x22, x21]
  404678:	ldrb	w9, [x8]
  40467c:	cbz	w9, 4046d4 <ferror@plt+0x1f34>
  404680:	cmp	x21, #0x6
  404684:	b.eq	4046bc <ferror@plt+0x1f1c>  // b.none
  404688:	cmp	w9, #0x3a
  40468c:	b.ne	4046bc <ferror@plt+0x1f1c>  // b.any
  404690:	add	x20, x8, #0x1
  404694:	mov	x1, sp
  404698:	mov	w2, #0x10                  	// #16
  40469c:	mov	x0, x20
  4046a0:	bl	402110 <strtoul@plt>
  4046a4:	lsr	x8, x0, #16
  4046a8:	cbnz	x8, 4046bc <ferror@plt+0x1f1c>
  4046ac:	ldr	x8, [sp]
  4046b0:	add	x21, x21, #0x2
  4046b4:	cmp	x8, x20
  4046b8:	b.ne	40466c <ferror@plt+0x1ecc>  // b.any
  4046bc:	mov	w0, #0xffffffff            	// #-1
  4046c0:	ldp	x20, x19, [sp, #48]
  4046c4:	ldp	x22, x21, [sp, #32]
  4046c8:	ldp	x29, x30, [sp, #16]
  4046cc:	add	sp, sp, #0x40
  4046d0:	ret
  4046d4:	ldr	x8, [sp, #8]
  4046d8:	mov	w0, #0x1                   	// #1
  4046dc:	str	x8, [x19]
  4046e0:	b	4046c0 <ferror@plt+0x1f20>
  4046e4:	sub	sp, sp, #0x40
  4046e8:	stp	x22, x21, [sp, #32]
  4046ec:	stp	x20, x19, [sp, #48]
  4046f0:	mov	w21, w2
  4046f4:	mov	x20, x1
  4046f8:	mov	w2, #0x108                 	// #264
  4046fc:	mov	w1, wzr
  404700:	stp	x29, x30, [sp, #16]
  404704:	add	x29, sp, #0x10
  404708:	mov	x19, x0
  40470c:	bl	402350 <memset@plt>
  404710:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404714:	add	x1, x1, #0x79c
  404718:	mov	x0, x20
  40471c:	bl	4024a0 <strcmp@plt>
  404720:	cbz	w0, 40479c <ferror@plt+0x1ffc>
  404724:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404728:	add	x1, x1, #0x7a4
  40472c:	mov	x0, x20
  404730:	bl	4024a0 <strcmp@plt>
  404734:	cbz	w0, 404780 <ferror@plt+0x1fe0>
  404738:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40473c:	add	x1, x1, #0x7a8
  404740:	mov	x0, x20
  404744:	bl	4024a0 <strcmp@plt>
  404748:	cbz	w0, 404780 <ferror@plt+0x1fe0>
  40474c:	cmp	w21, #0x11
  404750:	b.ne	4047e0 <ferror@plt+0x2040>  // b.any
  404754:	add	x0, x19, #0x8
  404758:	mov	w1, #0x100                 	// #256
  40475c:	mov	x2, x20
  404760:	bl	407248 <ferror@plt+0x4aa8>
  404764:	tbnz	w0, #31, 4047a8 <ferror@plt+0x2008>
  404768:	mov	w8, #0x11                  	// #17
  40476c:	lsl	w9, w0, #3
  404770:	strh	w0, [x19, #2]
  404774:	strh	w8, [x19, #6]
  404778:	strh	w9, [x19, #4]
  40477c:	b	4048c4 <ferror@plt+0x2124>
  404780:	orr	w8, w21, #0x10
  404784:	cmp	w8, #0x1c
  404788:	b.eq	4047a8 <ferror@plt+0x2008>  // b.none
  40478c:	strh	w21, [x19, #6]
  404790:	mov	w8, #0xfffe0000            	// #-131072
  404794:	stur	w8, [x19, #2]
  404798:	b	4048c4 <ferror@plt+0x2124>
  40479c:	orr	w8, w21, #0x10
  4047a0:	cmp	w8, #0x1c
  4047a4:	b.ne	4047b0 <ferror@plt+0x2010>  // b.any
  4047a8:	mov	w0, #0xffffffff            	// #-1
  4047ac:	b	4048d0 <ferror@plt+0x2130>
  4047b0:	and	w8, w21, #0xffff
  4047b4:	cmp	w8, #0x9
  4047b8:	strh	w21, [x19, #6]
  4047bc:	b.le	404824 <ferror@plt+0x2084>
  4047c0:	cmp	w8, #0xa
  4047c4:	b.eq	40489c <ferror@plt+0x20fc>  // b.none
  4047c8:	cmp	w8, #0xc
  4047cc:	b.eq	4047d8 <ferror@plt+0x2038>  // b.none
  4047d0:	cmp	w8, #0x1c
  4047d4:	b.ne	4048ac <ferror@plt+0x210c>  // b.any
  4047d8:	mov	w8, #0x2                   	// #2
  4047dc:	b	4048b0 <ferror@plt+0x2110>
  4047e0:	mov	w1, #0x3a                  	// #58
  4047e4:	mov	x0, x20
  4047e8:	bl	402570 <strchr@plt>
  4047ec:	cbz	x0, 40483c <ferror@plt+0x209c>
  4047f0:	mov	w8, #0xa                   	// #10
  4047f4:	cmp	w21, #0xa
  4047f8:	strh	w8, [x19, #6]
  4047fc:	b.eq	404804 <ferror@plt+0x2064>  // b.none
  404800:	cbnz	w21, 4047a8 <ferror@plt+0x2008>
  404804:	add	x2, x19, #0x8
  404808:	mov	w0, #0xa                   	// #10
  40480c:	mov	x1, x20
  404810:	bl	402520 <inet_pton@plt>
  404814:	cmp	w0, #0x1
  404818:	b.lt	4047a8 <ferror@plt+0x2008>  // b.tstop
  40481c:	mov	w8, #0xffff0010            	// #-65520
  404820:	b	404794 <ferror@plt+0x1ff4>
  404824:	cmp	w8, #0x2
  404828:	b.eq	4048a4 <ferror@plt+0x2104>  // b.none
  40482c:	cmp	w8, #0x4
  404830:	b.ne	4048ac <ferror@plt+0x210c>  // b.any
  404834:	mov	w8, #0xa                   	// #10
  404838:	b	4048b0 <ferror@plt+0x2110>
  40483c:	cmp	w21, #0x1c
  404840:	b.ne	4048e4 <ferror@plt+0x2144>  // b.any
  404844:	add	x21, x19, #0x8
  404848:	mov	w8, #0x1c                  	// #28
  40484c:	mov	w0, #0x1c                  	// #28
  404850:	mov	w3, #0x100                 	// #256
  404854:	mov	x1, x20
  404858:	mov	x2, x21
  40485c:	strh	w8, [x19, #6]
  404860:	bl	4088c4 <ferror@plt+0x6124>
  404864:	cmp	w0, #0x1
  404868:	b.lt	4047a8 <ferror@plt+0x2008>  // b.tstop
  40486c:	mov	w9, #0x4                   	// #4
  404870:	mov	x8, xzr
  404874:	movk	w9, #0x14, lsl #16
  404878:	stur	w9, [x19, #2]
  40487c:	cmp	x8, #0x40
  404880:	b.eq	4048c4 <ferror@plt+0x2124>  // b.none
  404884:	ldr	w9, [x21, x8, lsl #2]
  404888:	add	x8, x8, #0x1
  40488c:	tbz	w9, #16, 40487c <ferror@plt+0x20dc>
  404890:	lsl	w8, w8, #2
  404894:	strh	w8, [x19, #2]
  404898:	b	4048c4 <ferror@plt+0x2124>
  40489c:	mov	w8, #0x10                  	// #16
  4048a0:	b	4048b0 <ferror@plt+0x2110>
  4048a4:	mov	w8, #0x4                   	// #4
  4048a8:	b	4048b0 <ferror@plt+0x2110>
  4048ac:	mov	w8, wzr
  4048b0:	strh	w8, [x19, #2]
  4048b4:	mov	w8, #0xfffe                	// #65534
  4048b8:	mov	w9, #0x1                   	// #1
  4048bc:	strh	w8, [x19, #4]
  4048c0:	strh	w9, [x19]
  4048c4:	mov	x0, x19
  4048c8:	bl	404974 <ferror@plt+0x21d4>
  4048cc:	mov	w0, wzr
  4048d0:	ldp	x20, x19, [sp, #48]
  4048d4:	ldp	x22, x21, [sp, #32]
  4048d8:	ldp	x29, x30, [sp, #16]
  4048dc:	add	sp, sp, #0x40
  4048e0:	ret
  4048e4:	mov	w8, #0x2                   	// #2
  4048e8:	tst	w21, #0xfffffffd
  4048ec:	strh	w8, [x19, #6]
  4048f0:	b.ne	4047a8 <ferror@plt+0x2008>  // b.any
  4048f4:	add	x1, sp, #0x8
  4048f8:	mov	x0, x20
  4048fc:	mov	w2, wzr
  404900:	bl	402110 <strtoul@plt>
  404904:	cmp	x0, #0xff
  404908:	b.hi	4047a8 <ferror@plt+0x2008>  // b.pmore
  40490c:	ldr	x8, [sp, #8]
  404910:	cmp	x8, x20
  404914:	b.eq	4047a8 <ferror@plt+0x2008>  // b.none
  404918:	mov	x21, xzr
  40491c:	add	x22, x19, #0x8
  404920:	strb	w0, [x22, x21]
  404924:	ldrb	w9, [x8]
  404928:	cbz	w9, 40496c <ferror@plt+0x21cc>
  40492c:	cmp	x21, #0x3
  404930:	b.eq	4047a8 <ferror@plt+0x2008>  // b.none
  404934:	cmp	w9, #0x2e
  404938:	b.ne	4047a8 <ferror@plt+0x2008>  // b.any
  40493c:	add	x20, x8, #0x1
  404940:	add	x1, sp, #0x8
  404944:	mov	x0, x20
  404948:	mov	w2, wzr
  40494c:	bl	402110 <strtoul@plt>
  404950:	cmp	x0, #0xff
  404954:	b.hi	4047a8 <ferror@plt+0x2008>  // b.pmore
  404958:	ldr	x8, [sp, #8]
  40495c:	add	x21, x21, #0x1
  404960:	cmp	x8, x20
  404964:	b.ne	404920 <ferror@plt+0x2180>  // b.any
  404968:	b	4047a8 <ferror@plt+0x2008>
  40496c:	mov	w8, #0xffff0004            	// #-65532
  404970:	b	404794 <ferror@plt+0x1ff4>
  404974:	ldrh	w8, [x0, #6]
  404978:	cmp	w8, #0xa
  40497c:	b.eq	4049a4 <ferror@plt+0x2204>  // b.none
  404980:	cmp	w8, #0x2
  404984:	b.ne	4049f8 <ferror@plt+0x2258>  // b.any
  404988:	ldr	w9, [x0, #8]
  40498c:	cbz	w9, 4049ec <ferror@plt+0x224c>
  404990:	ldrh	w8, [x0]
  404994:	and	w9, w9, #0xf0
  404998:	cmp	w9, #0xe0
  40499c:	b.eq	4049bc <ferror@plt+0x221c>  // b.none
  4049a0:	b	4049e4 <ferror@plt+0x2244>
  4049a4:	ldr	w9, [x0, #8]
  4049a8:	cbz	w9, 4049c8 <ferror@plt+0x2228>
  4049ac:	ldrh	w8, [x0]
  4049b0:	mvn	w9, w9
  4049b4:	tst	w9, #0xff
  4049b8:	b.ne	4049e4 <ferror@plt+0x2244>  // b.any
  4049bc:	mov	w9, #0xa                   	// #10
  4049c0:	orr	w8, w8, w9
  4049c4:	b	4049f4 <ferror@plt+0x2254>
  4049c8:	ldr	w8, [x0, #12]
  4049cc:	cbnz	w8, 4049e0 <ferror@plt+0x2240>
  4049d0:	ldr	w8, [x0, #16]
  4049d4:	cbnz	w8, 4049e0 <ferror@plt+0x2240>
  4049d8:	ldr	w8, [x0, #20]
  4049dc:	cbz	w8, 4049ec <ferror@plt+0x224c>
  4049e0:	ldrh	w8, [x0]
  4049e4:	orr	w8, w8, #0x2
  4049e8:	b	4049f4 <ferror@plt+0x2254>
  4049ec:	ldrh	w8, [x0]
  4049f0:	orr	w8, w8, #0x6
  4049f4:	strh	w8, [x0]
  4049f8:	ret
  4049fc:	cmp	w0, #0x9
  404a00:	b.le	404a24 <ferror@plt+0x2284>
  404a04:	cmp	w0, #0xa
  404a08:	b.eq	404a3c <ferror@plt+0x229c>  // b.none
  404a0c:	cmp	w0, #0xc
  404a10:	b.eq	404a44 <ferror@plt+0x22a4>  // b.none
  404a14:	cmp	w0, #0x1c
  404a18:	b.ne	404a54 <ferror@plt+0x22b4>  // b.any
  404a1c:	mov	w0, #0x14                  	// #20
  404a20:	ret
  404a24:	cmp	w0, #0x2
  404a28:	b.eq	404a4c <ferror@plt+0x22ac>  // b.none
  404a2c:	cmp	w0, #0x4
  404a30:	b.ne	404a54 <ferror@plt+0x22b4>  // b.any
  404a34:	mov	w0, #0x50                  	// #80
  404a38:	ret
  404a3c:	mov	w0, #0x80                  	// #128
  404a40:	ret
  404a44:	mov	w0, #0x10                  	// #16
  404a48:	ret
  404a4c:	mov	w0, #0x20                  	// #32
  404a50:	ret
  404a54:	mov	w0, wzr
  404a58:	ret
  404a5c:	sub	sp, sp, #0x150
  404a60:	stp	x22, x21, [sp, #304]
  404a64:	mov	x22, x1
  404a68:	stp	x20, x19, [sp, #320]
  404a6c:	mov	x19, x0
  404a70:	mov	w1, #0x2f                  	// #47
  404a74:	mov	x0, x22
  404a78:	stp	x29, x30, [sp, #272]
  404a7c:	stp	x28, x23, [sp, #288]
  404a80:	add	x29, sp, #0x110
  404a84:	mov	w21, w2
  404a88:	mov	w23, #0x2f                  	// #47
  404a8c:	bl	402570 <strchr@plt>
  404a90:	mov	x20, x0
  404a94:	cbz	x0, 404ab8 <ferror@plt+0x2318>
  404a98:	mov	x0, x19
  404a9c:	mov	x1, x22
  404aa0:	mov	w2, w21
  404aa4:	strb	wzr, [x20]
  404aa8:	bl	4046e4 <ferror@plt+0x1f44>
  404aac:	strb	w23, [x20]
  404ab0:	cbnz	w0, 404bf0 <ferror@plt+0x2450>
  404ab4:	b	404acc <ferror@plt+0x232c>
  404ab8:	mov	x0, x19
  404abc:	mov	x1, x22
  404ac0:	mov	w2, w21
  404ac4:	bl	4046e4 <ferror@plt+0x1f44>
  404ac8:	cbnz	w0, 404bf0 <ferror@plt+0x2450>
  404acc:	ldrh	w8, [x19, #6]
  404ad0:	cmp	w8, #0x9
  404ad4:	b.le	404afc <ferror@plt+0x235c>
  404ad8:	cmp	w8, #0xa
  404adc:	b.eq	404b18 <ferror@plt+0x2378>  // b.none
  404ae0:	cmp	w8, #0xc
  404ae4:	b.eq	404b24 <ferror@plt+0x2384>  // b.none
  404ae8:	cmp	w8, #0x1c
  404aec:	b.ne	404b60 <ferror@plt+0x23c0>  // b.any
  404af0:	mov	w21, #0x14                  	// #20
  404af4:	cbnz	x20, 404b68 <ferror@plt+0x23c8>
  404af8:	b	404b38 <ferror@plt+0x2398>
  404afc:	cmp	w8, #0x2
  404b00:	b.eq	404b30 <ferror@plt+0x2390>  // b.none
  404b04:	cmp	w8, #0x4
  404b08:	b.ne	404b60 <ferror@plt+0x23c0>  // b.any
  404b0c:	mov	w21, #0x50                  	// #80
  404b10:	cbnz	x20, 404b68 <ferror@plt+0x23c8>
  404b14:	b	404b38 <ferror@plt+0x2398>
  404b18:	mov	w21, #0x80                  	// #128
  404b1c:	cbnz	x20, 404b68 <ferror@plt+0x23c8>
  404b20:	b	404b38 <ferror@plt+0x2398>
  404b24:	mov	w21, #0x10                  	// #16
  404b28:	cbnz	x20, 404b68 <ferror@plt+0x23c8>
  404b2c:	b	404b38 <ferror@plt+0x2398>
  404b30:	mov	w21, #0x20                  	// #32
  404b34:	cbnz	x20, 404b68 <ferror@plt+0x23c8>
  404b38:	ldrsh	w8, [x19, #4]
  404b3c:	mov	w9, wzr
  404b40:	cmn	w8, #0x2
  404b44:	csel	w8, wzr, w21, eq  // eq = none
  404b48:	ldrh	w10, [x19]
  404b4c:	mov	w0, wzr
  404b50:	strh	w8, [x19, #4]
  404b54:	orr	w9, w10, w9
  404b58:	strh	w9, [x19]
  404b5c:	b	404bf0 <ferror@plt+0x2450>
  404b60:	mov	w21, wzr
  404b64:	cbz	x20, 404b38 <ferror@plt+0x2398>
  404b68:	ldrsh	w8, [x19, #4]
  404b6c:	cmn	w8, #0x2
  404b70:	b.eq	404bec <ferror@plt+0x244c>  // b.none
  404b74:	add	x20, x20, #0x1
  404b78:	add	x0, sp, #0x4
  404b7c:	mov	x1, x20
  404b80:	mov	w2, wzr
  404b84:	bl	404008 <ferror@plt+0x1868>
  404b88:	cbz	w0, 404bdc <ferror@plt+0x243c>
  404b8c:	add	x0, sp, #0x8
  404b90:	mov	w2, #0x2                   	// #2
  404b94:	mov	x1, x20
  404b98:	bl	4046e4 <ferror@plt+0x1f44>
  404b9c:	cbnz	w0, 404bec <ferror@plt+0x244c>
  404ba0:	ldrh	w8, [sp, #14]
  404ba4:	cmp	w8, #0x2
  404ba8:	b.ne	404bec <ferror@plt+0x244c>  // b.any
  404bac:	ldr	w8, [sp, #16]
  404bb0:	rev	w9, w8
  404bb4:	neg	w10, w9
  404bb8:	bics	wzr, w10, w9
  404bbc:	b.ne	404bec <ferror@plt+0x244c>  // b.any
  404bc0:	cbz	w8, 404bd4 <ferror@plt+0x2434>
  404bc4:	mov	w8, wzr
  404bc8:	lsl	w9, w9, #1
  404bcc:	add	w8, w8, #0x1
  404bd0:	cbnz	w9, 404bc8 <ferror@plt+0x2428>
  404bd4:	str	w8, [sp, #4]
  404bd8:	b	404be0 <ferror@plt+0x2440>
  404bdc:	ldr	w8, [sp, #4]
  404be0:	cmp	w8, w21
  404be4:	cset	w9, ls  // ls = plast
  404be8:	b.ls	404b48 <ferror@plt+0x23a8>  // b.plast
  404bec:	mov	w0, #0xffffffff            	// #-1
  404bf0:	ldp	x20, x19, [sp, #320]
  404bf4:	ldp	x22, x21, [sp, #304]
  404bf8:	ldp	x28, x23, [sp, #288]
  404bfc:	ldp	x29, x30, [sp, #272]
  404c00:	add	sp, sp, #0x150
  404c04:	ret
  404c08:	stp	x29, x30, [sp, #-48]!
  404c0c:	str	x21, [sp, #16]
  404c10:	stp	x20, x19, [sp, #32]
  404c14:	mov	x29, sp
  404c18:	mov	w20, w2
  404c1c:	mov	x19, x1
  404c20:	bl	4046e4 <ferror@plt+0x1f44>
  404c24:	cbnz	w0, 404c38 <ferror@plt+0x2498>
  404c28:	ldp	x20, x19, [sp, #32]
  404c2c:	ldr	x21, [sp, #16]
  404c30:	ldp	x29, x30, [sp], #48
  404c34:	ret
  404c38:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404c3c:	ldr	x8, [x8, #3992]
  404c40:	mov	w0, w20
  404c44:	ldr	x21, [x8]
  404c48:	bl	404c6c <ferror@plt+0x24cc>
  404c4c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404c50:	mov	x2, x0
  404c54:	add	x1, x1, #0x443
  404c58:	mov	x0, x21
  404c5c:	mov	x3, x19
  404c60:	bl	402760 <fprintf@plt>
  404c64:	mov	w0, #0x1                   	// #1
  404c68:	bl	402140 <exit@plt>
  404c6c:	cbz	w0, 404c74 <ferror@plt+0x24d4>
  404c70:	b	4054e0 <ferror@plt+0x2d40>
  404c74:	adrp	x0, 40b000 <ferror@plt+0x8860>
  404c78:	add	x0, x0, #0x7ac
  404c7c:	ret
  404c80:	stp	x29, x30, [sp, #-16]!
  404c84:	ldrh	w8, [x1], #4
  404c88:	mov	x29, sp
  404c8c:	sub	w8, w8, #0x6
  404c90:	ror	w9, w8, #1
  404c94:	cmp	w9, #0x7
  404c98:	mov	w8, #0xffffffff            	// #-1
  404c9c:	b.hi	404d60 <ferror@plt+0x25c0>  // b.pmore
  404ca0:	adrp	x10, 40b000 <ferror@plt+0x8860>
  404ca4:	add	x10, x10, #0x360
  404ca8:	adr	x11, 404cb8 <ferror@plt+0x2518>
  404cac:	ldrb	w12, [x10, x9]
  404cb0:	add	x11, x11, x12, lsl #2
  404cb4:	br	x11
  404cb8:	mov	w8, #0xc                   	// #12
  404cbc:	mov	w9, #0x2                   	// #2
  404cc0:	strh	w8, [x0, #6]
  404cc4:	strh	w9, [x0, #2]
  404cc8:	ldrh	w9, [x1]
  404ccc:	strh	w9, [x0, #8]
  404cd0:	cbnz	w2, 404d3c <ferror@plt+0x259c>
  404cd4:	b	404d4c <ferror@plt+0x25ac>
  404cd8:	mov	w8, #0x2                   	// #2
  404cdc:	mov	w9, #0x4                   	// #4
  404ce0:	strh	w8, [x0, #6]
  404ce4:	strh	w9, [x0, #2]
  404ce8:	ldr	w9, [x1]
  404cec:	str	w9, [x0, #8]
  404cf0:	cbnz	w2, 404d3c <ferror@plt+0x259c>
  404cf4:	b	404d4c <ferror@plt+0x25ac>
  404cf8:	mov	w8, #0x4                   	// #4
  404cfc:	mov	w9, #0xa                   	// #10
  404d00:	strh	w8, [x0, #6]
  404d04:	strh	w9, [x0, #2]
  404d08:	ldrh	w9, [x1, #8]
  404d0c:	ldr	x10, [x1]
  404d10:	strh	w9, [x0, #16]
  404d14:	str	x10, [x0, #8]
  404d18:	cbnz	w2, 404d3c <ferror@plt+0x259c>
  404d1c:	b	404d4c <ferror@plt+0x25ac>
  404d20:	mov	w8, #0xa                   	// #10
  404d24:	mov	w9, #0x10                  	// #16
  404d28:	strh	w8, [x0, #6]
  404d2c:	strh	w9, [x0, #2]
  404d30:	ldr	q0, [x1]
  404d34:	stur	q0, [x0, #8]
  404d38:	cbz	w2, 404d4c <ferror@plt+0x25ac>
  404d3c:	cmp	w8, w2
  404d40:	b.eq	404d4c <ferror@plt+0x25ac>  // b.none
  404d44:	mov	w8, #0xfffffffe            	// #-2
  404d48:	b	404d60 <ferror@plt+0x25c0>
  404d4c:	mov	w8, #0xffff                	// #65535
  404d50:	strh	w8, [x0, #4]
  404d54:	strh	wzr, [x0]
  404d58:	bl	404974 <ferror@plt+0x21d4>
  404d5c:	mov	w8, wzr
  404d60:	mov	w0, w8
  404d64:	ldp	x29, x30, [sp], #16
  404d68:	ret
  404d6c:	stp	x29, x30, [sp, #-48]!
  404d70:	stp	x20, x19, [sp, #32]
  404d74:	mov	x19, x1
  404d78:	cmp	w2, #0x11
  404d7c:	str	x21, [sp, #16]
  404d80:	mov	x29, sp
  404d84:	b.eq	404da8 <ferror@plt+0x2608>  // b.none
  404d88:	mov	x1, x19
  404d8c:	mov	w20, w2
  404d90:	bl	404a5c <ferror@plt+0x22bc>
  404d94:	cbnz	w0, 404dc8 <ferror@plt+0x2628>
  404d98:	ldp	x20, x19, [sp, #32]
  404d9c:	ldr	x21, [sp, #16]
  404da0:	ldp	x29, x30, [sp], #48
  404da4:	ret
  404da8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404dac:	ldr	x8, [x8, #3992]
  404db0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404db4:	add	x1, x1, #0x474
  404db8:	mov	x2, x19
  404dbc:	ldr	x0, [x8]
  404dc0:	bl	402760 <fprintf@plt>
  404dc4:	b	404df4 <ferror@plt+0x2654>
  404dc8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404dcc:	ldr	x8, [x8, #3992]
  404dd0:	mov	w0, w20
  404dd4:	ldr	x21, [x8]
  404dd8:	bl	404c6c <ferror@plt+0x24cc>
  404ddc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404de0:	mov	x2, x0
  404de4:	add	x1, x1, #0x4bc
  404de8:	mov	x0, x21
  404dec:	mov	x3, x19
  404df0:	bl	402760 <fprintf@plt>
  404df4:	mov	w0, #0x1                   	// #1
  404df8:	bl	402140 <exit@plt>
  404dfc:	sub	sp, sp, #0x130
  404e00:	stp	x28, x19, [sp, #288]
  404e04:	mov	x19, x0
  404e08:	add	x0, sp, #0x8
  404e0c:	mov	w2, #0x2                   	// #2
  404e10:	mov	x1, x19
  404e14:	stp	x29, x30, [sp, #272]
  404e18:	add	x29, sp, #0x110
  404e1c:	bl	4046e4 <ferror@plt+0x1f44>
  404e20:	cbnz	w0, 404e38 <ferror@plt+0x2698>
  404e24:	ldr	w0, [sp, #16]
  404e28:	ldp	x28, x19, [sp, #288]
  404e2c:	ldp	x29, x30, [sp, #272]
  404e30:	add	sp, sp, #0x130
  404e34:	ret
  404e38:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404e3c:	ldr	x8, [x8, #3992]
  404e40:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404e44:	add	x1, x1, #0x4ec
  404e48:	mov	x2, x19
  404e4c:	ldr	x0, [x8]
  404e50:	bl	402760 <fprintf@plt>
  404e54:	mov	w0, #0x1                   	// #1
  404e58:	bl	402140 <exit@plt>
  404e5c:	stp	x29, x30, [sp, #-16]!
  404e60:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404e64:	ldr	x8, [x8, #3992]
  404e68:	adrp	x0, 40b000 <ferror@plt+0x8860>
  404e6c:	add	x0, x0, #0x51f
  404e70:	mov	w1, #0x30                  	// #48
  404e74:	ldr	x3, [x8]
  404e78:	mov	w2, #0x1                   	// #1
  404e7c:	mov	x29, sp
  404e80:	bl	402590 <fwrite@plt>
  404e84:	mov	w0, #0xffffffff            	// #-1
  404e88:	bl	402140 <exit@plt>
  404e8c:	stp	x29, x30, [sp, #-16]!
  404e90:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404e94:	ldr	x8, [x8, #3992]
  404e98:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404e9c:	mov	x2, x0
  404ea0:	add	x1, x1, #0x550
  404ea4:	ldr	x8, [x8]
  404ea8:	mov	x29, sp
  404eac:	mov	x0, x8
  404eb0:	bl	402760 <fprintf@plt>
  404eb4:	mov	w0, #0xffffffff            	// #-1
  404eb8:	bl	402140 <exit@plt>
  404ebc:	stp	x29, x30, [sp, #-16]!
  404ec0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404ec4:	ldr	x8, [x8, #3992]
  404ec8:	mov	x2, x1
  404ecc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404ed0:	mov	x3, x0
  404ed4:	ldr	x8, [x8]
  404ed8:	add	x1, x1, #0x572
  404edc:	mov	x29, sp
  404ee0:	mov	x0, x8
  404ee4:	bl	402760 <fprintf@plt>
  404ee8:	mov	w0, #0xffffffff            	// #-1
  404eec:	bl	402140 <exit@plt>
  404ef0:	stp	x29, x30, [sp, #-16]!
  404ef4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404ef8:	ldr	x8, [x8, #3992]
  404efc:	mov	x3, x1
  404f00:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404f04:	mov	x2, x0
  404f08:	ldr	x8, [x8]
  404f0c:	add	x1, x1, #0x595
  404f10:	mov	x29, sp
  404f14:	mov	x0, x8
  404f18:	bl	402760 <fprintf@plt>
  404f1c:	mov	w0, #0xffffffff            	// #-1
  404f20:	bl	402140 <exit@plt>
  404f24:	stp	x29, x30, [sp, #-16]!
  404f28:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404f2c:	ldr	x8, [x8, #3992]
  404f30:	mov	x3, x1
  404f34:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404f38:	mov	x2, x0
  404f3c:	ldr	x8, [x8]
  404f40:	add	x1, x1, #0x5c7
  404f44:	mov	x29, sp
  404f48:	mov	x0, x8
  404f4c:	bl	402760 <fprintf@plt>
  404f50:	mov	w0, #0xffffffff            	// #-1
  404f54:	bl	402140 <exit@plt>
  404f58:	stp	x29, x30, [sp, #-16]!
  404f5c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  404f60:	ldr	x8, [x8, #3992]
  404f64:	adrp	x1, 40b000 <ferror@plt+0x8860>
  404f68:	mov	x2, x0
  404f6c:	add	x1, x1, #0x5ff
  404f70:	ldr	x8, [x8]
  404f74:	mov	x29, sp
  404f78:	mov	x0, x8
  404f7c:	bl	402760 <fprintf@plt>
  404f80:	mov	w0, #0xffffffff            	// #-1
  404f84:	ldp	x29, x30, [sp], #16
  404f88:	ret
  404f8c:	stp	x29, x30, [sp, #-32]!
  404f90:	str	x19, [sp, #16]
  404f94:	mov	x29, sp
  404f98:	mov	x19, x0
  404f9c:	bl	402120 <strlen@plt>
  404fa0:	cmp	x0, #0xf
  404fa4:	b.ls	404fb8 <ferror@plt+0x2818>  // b.plast
  404fa8:	ldr	x19, [sp, #16]
  404fac:	mov	w0, #0xffffffff            	// #-1
  404fb0:	ldp	x29, x30, [sp], #32
  404fb4:	ret
  404fb8:	mov	x0, x19
  404fbc:	ldr	x19, [sp, #16]
  404fc0:	ldp	x29, x30, [sp], #32
  404fc4:	b	404fc8 <ferror@plt+0x2828>
  404fc8:	stp	x29, x30, [sp, #-32]!
  404fcc:	stp	x20, x19, [sp, #16]
  404fd0:	ldrb	w20, [x0]
  404fd4:	mov	x29, sp
  404fd8:	cbz	w20, 40500c <ferror@plt+0x286c>
  404fdc:	add	x19, x0, #0x1
  404fe0:	ands	w8, w20, #0xff
  404fe4:	b.eq	40501c <ferror@plt+0x287c>  // b.none
  404fe8:	cmp	w8, #0x2f
  404fec:	b.eq	40500c <ferror@plt+0x286c>  // b.none
  404ff0:	bl	4024b0 <__ctype_b_loc@plt>
  404ff4:	ldr	x8, [x0]
  404ff8:	and	x9, x20, #0xff
  404ffc:	ldrh	w8, [x8, x9, lsl #1]
  405000:	tbnz	w8, #13, 40500c <ferror@plt+0x286c>
  405004:	ldrb	w20, [x19], #1
  405008:	b	404fe0 <ferror@plt+0x2840>
  40500c:	mov	w0, #0xffffffff            	// #-1
  405010:	ldp	x20, x19, [sp, #16]
  405014:	ldp	x29, x30, [sp], #32
  405018:	ret
  40501c:	mov	w0, wzr
  405020:	b	405010 <ferror@plt+0x2870>
  405024:	b	404fc8 <ferror@plt+0x2828>
  405028:	stp	x29, x30, [sp, #-32]!
  40502c:	stp	x20, x19, [sp, #16]
  405030:	mov	x20, x0
  405034:	mov	x0, x1
  405038:	mov	x29, sp
  40503c:	mov	x19, x1
  405040:	bl	402120 <strlen@plt>
  405044:	cmp	x0, #0xf
  405048:	b.ls	405054 <ferror@plt+0x28b4>  // b.plast
  40504c:	mov	w0, #0xffffffff            	// #-1
  405050:	b	405074 <ferror@plt+0x28d4>
  405054:	mov	x0, x19
  405058:	bl	404fc8 <ferror@plt+0x2828>
  40505c:	cbnz	w0, 405074 <ferror@plt+0x28d4>
  405060:	mov	w2, #0x10                  	// #16
  405064:	mov	x0, x20
  405068:	mov	x1, x19
  40506c:	bl	4026b0 <strncpy@plt>
  405070:	mov	w0, wzr
  405074:	ldp	x20, x19, [sp, #16]
  405078:	ldp	x29, x30, [sp], #32
  40507c:	ret
  405080:	stp	x29, x30, [sp, #-32]!
  405084:	str	x19, [sp, #16]
  405088:	mov	x29, sp
  40508c:	cbz	x1, 4050c8 <ferror@plt+0x2928>
  405090:	add	x19, x1, #0x4
  405094:	mov	x0, x19
  405098:	bl	402120 <strlen@plt>
  40509c:	cmp	x0, #0xf
  4050a0:	b.ls	4050ac <ferror@plt+0x290c>  // b.plast
  4050a4:	mov	x0, xzr
  4050a8:	b	4050bc <ferror@plt+0x291c>
  4050ac:	mov	x0, x19
  4050b0:	bl	404fc8 <ferror@plt+0x2828>
  4050b4:	cmp	w0, #0x0
  4050b8:	csel	x0, x19, xzr, eq  // eq = none
  4050bc:	ldr	x19, [sp, #16]
  4050c0:	ldp	x29, x30, [sp], #32
  4050c4:	ret
  4050c8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4050cc:	ldr	x8, [x8, #3992]
  4050d0:	mov	w19, w0
  4050d4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4050d8:	add	x1, x1, #0x618
  4050dc:	ldr	x0, [x8]
  4050e0:	mov	w2, w19
  4050e4:	bl	402760 <fprintf@plt>
  4050e8:	mov	w0, w19
  4050ec:	bl	406b3c <ferror@plt+0x439c>
  4050f0:	mov	x19, x0
  4050f4:	b	405094 <ferror@plt+0x28f4>
  4050f8:	ldrb	w9, [x0]
  4050fc:	cbz	w9, 405140 <ferror@plt+0x29a0>
  405100:	ldrb	w10, [x1]
  405104:	mov	x8, x0
  405108:	mov	w0, #0x1                   	// #1
  40510c:	cbz	w10, 40513c <ferror@plt+0x299c>
  405110:	cmp	w9, w10
  405114:	b.ne	40513c <ferror@plt+0x299c>  // b.any
  405118:	add	x8, x8, #0x1
  40511c:	add	x9, x1, #0x1
  405120:	ldrb	w11, [x9], #1
  405124:	ldrb	w10, [x8], #1
  405128:	cbz	w11, 405134 <ferror@plt+0x2994>
  40512c:	cmp	w10, w11
  405130:	b.eq	405120 <ferror@plt+0x2980>  // b.none
  405134:	cmp	w10, #0x0
  405138:	cset	w0, ne  // ne = any
  40513c:	ret
  405140:	mov	w0, #0x1                   	// #1
  405144:	ret
  405148:	stp	x29, x30, [sp, #-48]!
  40514c:	stp	x22, x21, [sp, #16]
  405150:	stp	x20, x19, [sp, #32]
  405154:	mov	w21, w2
  405158:	mov	x19, x1
  40515c:	asr	w22, w2, #5
  405160:	mov	x20, x0
  405164:	mov	x29, sp
  405168:	cbz	w22, 40518c <ferror@plt+0x29ec>
  40516c:	lsl	w8, w22, #2
  405170:	add	x1, x19, #0x8
  405174:	add	x0, x20, #0x8
  405178:	sxtw	x2, w8
  40517c:	bl	4023c0 <bcmp@plt>
  405180:	cbz	w0, 40518c <ferror@plt+0x29ec>
  405184:	mov	w0, #0xffffffff            	// #-1
  405188:	b	4051cc <ferror@plt+0x2a2c>
  40518c:	and	w8, w21, #0x1f
  405190:	cbz	w8, 4051c8 <ferror@plt+0x2a28>
  405194:	add	x9, x20, w22, sxtw #2
  405198:	add	x10, x19, w22, sxtw #2
  40519c:	ldr	w9, [x9, #8]
  4051a0:	ldr	w10, [x10, #8]
  4051a4:	neg	w8, w8
  4051a8:	mov	w11, #0xffffffff            	// #-1
  4051ac:	lsl	w8, w11, w8
  4051b0:	rev	w8, w8
  4051b4:	eor	w9, w10, w9
  4051b8:	tst	w9, w8
  4051bc:	b.eq	4051c8 <ferror@plt+0x2a28>  // b.none
  4051c0:	mov	w0, #0x1                   	// #1
  4051c4:	b	4051cc <ferror@plt+0x2a2c>
  4051c8:	mov	w0, wzr
  4051cc:	ldp	x20, x19, [sp, #32]
  4051d0:	ldp	x22, x21, [sp, #16]
  4051d4:	ldp	x29, x30, [sp], #48
  4051d8:	ret
  4051dc:	sub	sp, sp, #0x130
  4051e0:	stp	x29, x30, [sp, #272]
  4051e4:	stp	x28, x19, [sp, #288]
  4051e8:	add	x29, sp, #0x110
  4051ec:	cbz	x1, 40521c <ferror@plt+0x2a7c>
  4051f0:	ldrh	w2, [x0, #6]
  4051f4:	mov	x19, x0
  4051f8:	cbz	w2, 40521c <ferror@plt+0x2a7c>
  4051fc:	ldrsh	w8, [x19, #4]
  405200:	cmp	w8, #0x1
  405204:	b.lt	40521c <ferror@plt+0x2a7c>  // b.tstop
  405208:	add	x0, sp, #0x8
  40520c:	bl	404c80 <ferror@plt+0x24e0>
  405210:	cbz	w0, 405230 <ferror@plt+0x2a90>
  405214:	mov	w0, #0xffffffff            	// #-1
  405218:	b	405220 <ferror@plt+0x2a80>
  40521c:	mov	w0, wzr
  405220:	ldp	x28, x19, [sp, #288]
  405224:	ldp	x29, x30, [sp, #272]
  405228:	add	sp, sp, #0x130
  40522c:	ret
  405230:	ldrsh	w2, [x19, #4]
  405234:	add	x0, sp, #0x8
  405238:	mov	x1, x19
  40523c:	bl	405148 <ferror@plt+0x29a8>
  405240:	b	405220 <ferror@plt+0x2a80>
  405244:	stp	x29, x30, [sp, #-64]!
  405248:	str	x28, [sp, #16]
  40524c:	stp	x22, x21, [sp, #32]
  405250:	stp	x20, x19, [sp, #48]
  405254:	mov	x29, sp
  405258:	sub	sp, sp, #0x400
  40525c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405260:	add	x0, x0, #0x644
  405264:	bl	402710 <getenv@plt>
  405268:	cbz	x0, 405280 <ferror@plt+0x2ae0>
  40526c:	bl	4022a0 <atoi@plt>
  405270:	cmp	w0, #0x0
  405274:	mov	w8, #0x64                  	// #100
  405278:	csel	w19, w8, w0, eq  // eq = none
  40527c:	b	405324 <ferror@plt+0x2b84>
  405280:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405284:	add	x0, x0, #0x647
  405288:	bl	402710 <getenv@plt>
  40528c:	cbz	x0, 4052a0 <ferror@plt+0x2b00>
  405290:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405294:	mov	x3, x0
  405298:	add	x2, x2, #0x421
  40529c:	b	4052bc <ferror@plt+0x2b1c>
  4052a0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4052a4:	add	x0, x0, #0x2ad
  4052a8:	bl	402710 <getenv@plt>
  4052ac:	cbz	x0, 405340 <ferror@plt+0x2ba0>
  4052b0:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4052b4:	mov	x3, x0
  4052b8:	add	x2, x2, #0x657
  4052bc:	mov	x0, sp
  4052c0:	mov	w1, #0x3ff                 	// #1023
  4052c4:	bl	402240 <snprintf@plt>
  4052c8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4052cc:	add	x1, x1, #0x8b8
  4052d0:	mov	x0, sp
  4052d4:	bl	4025f0 <fopen64@plt>
  4052d8:	cbz	x0, 405320 <ferror@plt+0x2b80>
  4052dc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4052e0:	add	x1, x1, #0x676
  4052e4:	add	x2, x29, #0x1c
  4052e8:	add	x3, x29, #0x18
  4052ec:	mov	x20, x0
  4052f0:	bl	402300 <__isoc99_fscanf@plt>
  4052f4:	ldp	w19, w22, [x29, #24]
  4052f8:	mov	w21, w0
  4052fc:	mov	x0, x20
  405300:	bl	402290 <fclose@plt>
  405304:	cmp	w21, #0x2
  405308:	b.ne	405320 <ferror@plt+0x2b80>  // b.any
  40530c:	mov	w8, #0x4240                	// #16960
  405310:	movk	w8, #0xf, lsl #16
  405314:	cmp	w22, w8
  405318:	b.ne	405320 <ferror@plt+0x2b80>  // b.any
  40531c:	cbnz	w19, 405324 <ferror@plt+0x2b84>
  405320:	mov	w19, #0x64                  	// #100
  405324:	mov	w0, w19
  405328:	add	sp, sp, #0x400
  40532c:	ldp	x20, x19, [sp, #48]
  405330:	ldp	x22, x21, [sp, #32]
  405334:	ldr	x28, [sp, #16]
  405338:	ldp	x29, x30, [sp], #64
  40533c:	ret
  405340:	adrp	x8, 40b000 <ferror@plt+0x8860>
  405344:	add	x8, x8, #0x665
  405348:	ldr	q0, [x8]
  40534c:	strb	wzr, [sp, #16]
  405350:	str	q0, [sp]
  405354:	b	4052c8 <ferror@plt+0x2b28>
  405358:	stp	x29, x30, [sp, #-16]!
  40535c:	mov	w0, #0x2                   	// #2
  405360:	mov	x29, sp
  405364:	bl	402630 <sysconf@plt>
  405368:	ldp	x29, x30, [sp], #16
  40536c:	ret
  405370:	mov	x8, x2
  405374:	cmp	w0, #0x9
  405378:	b.le	405398 <ferror@plt+0x2bf8>
  40537c:	cmp	w0, #0x1c
  405380:	b.eq	4053e4 <ferror@plt+0x2c44>  // b.none
  405384:	cmp	w0, #0x11
  405388:	b.eq	4053f8 <ferror@plt+0x2c58>  // b.none
  40538c:	cmp	w0, #0xa
  405390:	b.eq	4053c8 <ferror@plt+0x2c28>  // b.none
  405394:	b	4053d8 <ferror@plt+0x2c38>
  405398:	cmp	w0, #0x2
  40539c:	b.eq	4053c8 <ferror@plt+0x2c28>  // b.none
  4053a0:	cmp	w0, #0x7
  4053a4:	b.ne	4053d8 <ferror@plt+0x2c38>  // b.any
  4053a8:	ldrh	w9, [x8]
  4053ac:	cmp	w9, #0xa
  4053b0:	b.eq	405404 <ferror@plt+0x2c64>  // b.none
  4053b4:	cmp	w9, #0x2
  4053b8:	b.ne	4053d8 <ferror@plt+0x2c38>  // b.any
  4053bc:	add	x1, x8, #0x4
  4053c0:	mov	w0, #0x2                   	// #2
  4053c4:	b	4053cc <ferror@plt+0x2c2c>
  4053c8:	mov	x1, x8
  4053cc:	mov	x2, x3
  4053d0:	mov	w3, w4
  4053d4:	b	402790 <inet_ntop@plt>
  4053d8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4053dc:	add	x0, x0, #0x689
  4053e0:	ret
  4053e4:	sxtw	x9, w4
  4053e8:	mov	x1, x8
  4053ec:	mov	x2, x3
  4053f0:	mov	x3, x9
  4053f4:	b	4087d0 <ferror@plt+0x6030>
  4053f8:	mov	w2, #0xffff                	// #65535
  4053fc:	mov	x0, x8
  405400:	b	407124 <ferror@plt+0x4984>
  405404:	add	x1, x8, #0x8
  405408:	mov	w0, #0xa                   	// #10
  40540c:	b	4053cc <ferror@plt+0x2c2c>
  405410:	adrp	x3, 41d000 <ferror@plt+0x1a860>
  405414:	add	x3, x3, #0x3a8
  405418:	mov	w4, #0x100                 	// #256
  40541c:	b	405370 <ferror@plt+0x2bd0>
  405420:	stp	x29, x30, [sp, #-32]!
  405424:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405428:	add	x1, x1, #0x68d
  40542c:	str	x19, [sp, #16]
  405430:	mov	x29, sp
  405434:	mov	x19, x0
  405438:	bl	4024a0 <strcmp@plt>
  40543c:	cbz	w0, 4054b0 <ferror@plt+0x2d10>
  405440:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405444:	add	x1, x1, #0x692
  405448:	mov	x0, x19
  40544c:	bl	4024a0 <strcmp@plt>
  405450:	cbz	w0, 4054b8 <ferror@plt+0x2d18>
  405454:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405458:	add	x1, x1, #0xd41
  40545c:	mov	x0, x19
  405460:	bl	4024a0 <strcmp@plt>
  405464:	cbz	w0, 4054c0 <ferror@plt+0x2d20>
  405468:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40546c:	add	x1, x1, #0x698
  405470:	mov	x0, x19
  405474:	bl	4024a0 <strcmp@plt>
  405478:	cbz	w0, 4054c8 <ferror@plt+0x2d28>
  40547c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405480:	add	x1, x1, #0x69c
  405484:	mov	x0, x19
  405488:	bl	4024a0 <strcmp@plt>
  40548c:	cbz	w0, 4054d0 <ferror@plt+0x2d30>
  405490:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405494:	add	x1, x1, #0x6a1
  405498:	mov	x0, x19
  40549c:	bl	4024a0 <strcmp@plt>
  4054a0:	cmp	w0, #0x0
  4054a4:	mov	w8, #0x7                   	// #7
  4054a8:	csel	w0, w8, wzr, eq  // eq = none
  4054ac:	b	4054d4 <ferror@plt+0x2d34>
  4054b0:	mov	w0, #0x2                   	// #2
  4054b4:	b	4054d4 <ferror@plt+0x2d34>
  4054b8:	mov	w0, #0xa                   	// #10
  4054bc:	b	4054d4 <ferror@plt+0x2d34>
  4054c0:	mov	w0, #0x11                  	// #17
  4054c4:	b	4054d4 <ferror@plt+0x2d34>
  4054c8:	mov	w0, #0x4                   	// #4
  4054cc:	b	4054d4 <ferror@plt+0x2d34>
  4054d0:	mov	w0, #0x1c                  	// #28
  4054d4:	ldr	x19, [sp, #16]
  4054d8:	ldp	x29, x30, [sp], #32
  4054dc:	ret
  4054e0:	sub	w8, w0, #0x2
  4054e4:	cmp	w8, #0x8
  4054e8:	b.hi	405518 <ferror@plt+0x2d78>  // b.pmore
  4054ec:	adrp	x9, 40b000 <ferror@plt+0x8860>
  4054f0:	add	x9, x9, #0x368
  4054f4:	adr	x10, 40550c <ferror@plt+0x2d6c>
  4054f8:	ldrb	w11, [x9, x8]
  4054fc:	add	x10, x10, x11, lsl #2
  405500:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405504:	add	x0, x0, #0x68d
  405508:	br	x10
  40550c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405510:	add	x0, x0, #0x698
  405514:	ret
  405518:	cmp	w0, #0x11
  40551c:	b.eq	405558 <ferror@plt+0x2db8>  // b.none
  405520:	cmp	w0, #0x1c
  405524:	b.ne	405534 <ferror@plt+0x2d94>  // b.any
  405528:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40552c:	add	x0, x0, #0x69c
  405530:	ret
  405534:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405538:	add	x0, x0, #0x689
  40553c:	ret
  405540:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405544:	add	x0, x0, #0x6a1
  405548:	ret
  40554c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405550:	add	x0, x0, #0x692
  405554:	ret
  405558:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40555c:	add	x0, x0, #0xd41
  405560:	ret
  405564:	sub	sp, sp, #0x70
  405568:	stp	x29, x30, [sp, #16]
  40556c:	stp	x28, x27, [sp, #32]
  405570:	stp	x26, x25, [sp, #48]
  405574:	stp	x24, x23, [sp, #64]
  405578:	stp	x22, x21, [sp, #80]
  40557c:	stp	x20, x19, [sp, #96]
  405580:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405584:	ldr	x8, [x8, #4064]
  405588:	mov	x21, x2
  40558c:	mov	w23, w1
  405590:	mov	w22, w0
  405594:	ldr	w8, [x8]
  405598:	add	x29, sp, #0x10
  40559c:	cbz	w8, 405774 <ferror@plt+0x2fd4>
  4055a0:	cmp	w23, #0x0
  4055a4:	stur	w4, [x29, #-4]
  4055a8:	str	x3, [sp]
  4055ac:	b.le	4055d4 <ferror@plt+0x2e34>
  4055b0:	cmp	w22, #0xa
  4055b4:	mov	w8, w23
  4055b8:	mov	w24, w22
  4055bc:	mov	x25, x21
  4055c0:	b.ne	40564c <ferror@plt+0x2eac>  // b.any
  4055c4:	ldr	w8, [x21]
  4055c8:	cbz	w8, 405620 <ferror@plt+0x2e80>
  4055cc:	mov	w24, #0xa                   	// #10
  4055d0:	b	40562c <ferror@plt+0x2e8c>
  4055d4:	cmp	w22, #0x9
  4055d8:	mov	w23, wzr
  4055dc:	b.le	405604 <ferror@plt+0x2e64>
  4055e0:	cmp	w22, #0xa
  4055e4:	b.eq	405634 <ferror@plt+0x2e94>  // b.none
  4055e8:	cmp	w22, #0x1c
  4055ec:	b.eq	4055f8 <ferror@plt+0x2e58>  // b.none
  4055f0:	cmp	w22, #0xc
  4055f4:	b.ne	405774 <ferror@plt+0x2fd4>  // b.any
  4055f8:	mov	w23, #0x2                   	// #2
  4055fc:	mov	w8, #0x2                   	// #2
  405600:	b	405644 <ferror@plt+0x2ea4>
  405604:	cmp	w22, #0x2
  405608:	b.eq	40563c <ferror@plt+0x2e9c>  // b.none
  40560c:	cmp	w22, #0x4
  405610:	b.ne	405774 <ferror@plt+0x2fd4>  // b.any
  405614:	mov	w23, #0xa                   	// #10
  405618:	mov	w8, #0xa                   	// #10
  40561c:	b	405644 <ferror@plt+0x2ea4>
  405620:	ldr	w8, [x21, #4]
  405624:	mov	w24, #0xa                   	// #10
  405628:	cbz	w8, 4057a0 <ferror@plt+0x3000>
  40562c:	mov	w8, w23
  405630:	b	405648 <ferror@plt+0x2ea8>
  405634:	mov	w23, #0x10                  	// #16
  405638:	b	4055c4 <ferror@plt+0x2e24>
  40563c:	mov	w23, #0x4                   	// #4
  405640:	mov	w8, #0x4                   	// #4
  405644:	mov	w24, w22
  405648:	mov	x25, x21
  40564c:	add	x9, x25, w8, uxtw
  405650:	ldur	w9, [x9, #-4]
  405654:	mov	w10, #0xff01                	// #65281
  405658:	movk	w10, #0xff00, lsl #16
  40565c:	adrp	x19, 41d000 <ferror@plt+0x1a860>
  405660:	mul	x10, x9, x10
  405664:	lsr	x10, x10, #40
  405668:	add	w10, w10, w10, lsl #8
  40566c:	sub	w28, w9, w10
  405670:	add	x19, x19, #0x5b0
  405674:	ldr	x20, [x19, w28, uxtw #3]
  405678:	mov	w26, w8
  40567c:	cbz	x20, 4056b8 <ferror@plt+0x2f18>
  405680:	mov	x27, x20
  405684:	ldrh	w8, [x27, #22]
  405688:	cmp	w24, w8
  40568c:	b.ne	4056b0 <ferror@plt+0x2f10>  // b.any
  405690:	ldrh	w8, [x27, #18]
  405694:	cmp	w26, w8
  405698:	b.ne	4056b0 <ferror@plt+0x2f10>  // b.any
  40569c:	add	x0, x27, #0x18
  4056a0:	mov	x1, x25
  4056a4:	mov	x2, x26
  4056a8:	bl	4023c0 <bcmp@plt>
  4056ac:	cbz	w0, 40573c <ferror@plt+0x2f9c>
  4056b0:	ldr	x27, [x27]
  4056b4:	cbnz	x27, 405684 <ferror@plt+0x2ee4>
  4056b8:	mov	w0, #0x118                 	// #280
  4056bc:	bl	4022d0 <malloc@plt>
  4056c0:	cbz	x0, 40576c <ferror@plt+0x2fcc>
  4056c4:	mov	x27, x0
  4056c8:	strh	w24, [x0, #22]
  4056cc:	strh	w26, [x0, #18]
  4056d0:	str	xzr, [x0, #8]
  4056d4:	add	x0, x0, #0x18
  4056d8:	mov	x1, x25
  4056dc:	mov	x2, x26
  4056e0:	bl	4020f0 <memcpy@plt>
  4056e4:	adrp	x8, 41d000 <ferror@plt+0x1a860>
  4056e8:	ldr	w9, [x8, #1448]
  4056ec:	str	x20, [x27]
  4056f0:	str	x27, [x19, x28, lsl #3]
  4056f4:	add	w10, w9, #0x1
  4056f8:	str	w10, [x8, #1448]
  4056fc:	cbnz	w9, 405708 <ferror@plt+0x2f68>
  405700:	mov	w0, #0x1                   	// #1
  405704:	bl	4021c0 <sethostent@plt>
  405708:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40570c:	ldr	x8, [x8, #4016]
  405710:	ldr	x0, [x8]
  405714:	bl	4025c0 <fflush@plt>
  405718:	mov	x0, x25
  40571c:	mov	w1, w26
  405720:	mov	w2, w24
  405724:	bl	402500 <gethostbyaddr@plt>
  405728:	cbz	x0, 40573c <ferror@plt+0x2f9c>
  40572c:	ldr	x0, [x0]
  405730:	bl	402410 <strdup@plt>
  405734:	str	x0, [x27, #8]
  405738:	b	405740 <ferror@plt+0x2fa0>
  40573c:	ldr	x0, [x27, #8]
  405740:	ldur	w4, [x29, #-4]
  405744:	ldr	x3, [sp]
  405748:	cbz	x0, 405774 <ferror@plt+0x2fd4>
  40574c:	ldp	x20, x19, [sp, #96]
  405750:	ldp	x22, x21, [sp, #80]
  405754:	ldp	x24, x23, [sp, #64]
  405758:	ldp	x26, x25, [sp, #48]
  40575c:	ldp	x28, x27, [sp, #32]
  405760:	ldp	x29, x30, [sp, #16]
  405764:	add	sp, sp, #0x70
  405768:	ret
  40576c:	ldur	w4, [x29, #-4]
  405770:	ldr	x3, [sp]
  405774:	mov	w0, w22
  405778:	mov	w1, w23
  40577c:	mov	x2, x21
  405780:	ldp	x20, x19, [sp, #96]
  405784:	ldp	x22, x21, [sp, #80]
  405788:	ldp	x24, x23, [sp, #64]
  40578c:	ldp	x26, x25, [sp, #48]
  405790:	ldp	x28, x27, [sp, #32]
  405794:	ldp	x29, x30, [sp, #16]
  405798:	add	sp, sp, #0x70
  40579c:	b	405370 <ferror@plt+0x2bd0>
  4057a0:	ldr	w8, [x21, #8]
  4057a4:	add	x9, x21, #0xc
  4057a8:	mov	w10, #0x4                   	// #4
  4057ac:	mov	w11, #0x2                   	// #2
  4057b0:	cmn	w8, #0x10, lsl #12
  4057b4:	csel	w8, w10, w23, eq  // eq = none
  4057b8:	csel	w24, w11, w24, eq  // eq = none
  4057bc:	csel	x25, x9, x21, eq  // eq = none
  4057c0:	b	40564c <ferror@plt+0x2eac>
  4057c4:	adrp	x3, 41d000 <ferror@plt+0x1a860>
  4057c8:	add	x3, x3, #0x4a8
  4057cc:	mov	w4, #0x100                 	// #256
  4057d0:	b	405564 <ferror@plt+0x2dc4>
  4057d4:	stp	x29, x30, [sp, #-80]!
  4057d8:	stp	x20, x19, [sp, #64]
  4057dc:	mov	x19, x2
  4057e0:	cmp	w3, #0x3
  4057e4:	str	x25, [sp, #16]
  4057e8:	stp	x24, x23, [sp, #32]
  4057ec:	stp	x22, x21, [sp, #48]
  4057f0:	mov	x29, sp
  4057f4:	b.lt	405848 <ferror@plt+0x30a8>  // b.tstop
  4057f8:	cmp	w1, #0x1
  4057fc:	b.lt	405848 <ferror@plt+0x30a8>  // b.tstop
  405800:	adrp	x22, 40b000 <ferror@plt+0x8860>
  405804:	mov	w20, w3
  405808:	mov	x21, x0
  40580c:	mov	x24, xzr
  405810:	mov	w25, w1
  405814:	add	x22, x22, #0x815
  405818:	mov	x23, x19
  40581c:	ldrb	w2, [x21, x24]
  405820:	mov	x0, x23
  405824:	mov	x1, x22
  405828:	bl	4021f0 <sprintf@plt>
  40582c:	cmp	w20, #0x5
  405830:	b.lt	405848 <ferror@plt+0x30a8>  // b.tstop
  405834:	add	x24, x24, #0x1
  405838:	add	x23, x23, #0x2
  40583c:	cmp	x24, x25
  405840:	sub	w20, w20, #0x2
  405844:	b.cc	40581c <ferror@plt+0x307c>  // b.lo, b.ul, b.last
  405848:	mov	x0, x19
  40584c:	ldp	x20, x19, [sp, #64]
  405850:	ldp	x22, x21, [sp, #48]
  405854:	ldp	x24, x23, [sp, #32]
  405858:	ldr	x25, [sp, #16]
  40585c:	ldp	x29, x30, [sp], #80
  405860:	ret
  405864:	sub	sp, sp, #0x50
  405868:	stp	x29, x30, [sp, #16]
  40586c:	stp	x24, x23, [sp, #32]
  405870:	stp	x22, x21, [sp, #48]
  405874:	stp	x20, x19, [sp, #64]
  405878:	add	x29, sp, #0x10
  40587c:	mov	x20, x3
  405880:	mov	w22, w2
  405884:	mov	x19, x1
  405888:	mov	x21, x0
  40588c:	bl	402120 <strlen@plt>
  405890:	tbnz	w0, #0, 405918 <ferror@plt+0x3178>
  405894:	cbz	w22, 405920 <ferror@plt+0x3180>
  405898:	mov	x23, xzr
  40589c:	mov	w24, w22
  4058a0:	mov	x0, x21
  4058a4:	bl	402120 <strlen@plt>
  4058a8:	cmp	x0, #0x2
  4058ac:	b.cc	405924 <ferror@plt+0x3184>  // b.lo, b.ul, b.last
  4058b0:	add	x0, sp, #0x4
  4058b4:	mov	w2, #0x2                   	// #2
  4058b8:	mov	x1, x21
  4058bc:	bl	4026b0 <strncpy@plt>
  4058c0:	strb	wzr, [sp, #6]
  4058c4:	bl	402700 <__errno_location@plt>
  4058c8:	mov	x22, x0
  4058cc:	str	wzr, [x0]
  4058d0:	add	x0, sp, #0x4
  4058d4:	add	x1, sp, #0x8
  4058d8:	mov	w2, #0x10                  	// #16
  4058dc:	bl	402110 <strtoul@plt>
  4058e0:	ldr	w8, [x22]
  4058e4:	cbnz	w8, 405918 <ferror@plt+0x3178>
  4058e8:	cmp	w0, #0xff
  4058ec:	b.hi	405918 <ferror@plt+0x3178>  // b.pmore
  4058f0:	ldr	x8, [sp, #8]
  4058f4:	ldrb	w8, [x8]
  4058f8:	cbnz	w8, 405918 <ferror@plt+0x3178>
  4058fc:	strb	w0, [x19, x23]
  405900:	add	x23, x23, #0x1
  405904:	cmp	x24, x23
  405908:	add	x21, x21, #0x2
  40590c:	b.ne	4058a0 <ferror@plt+0x3100>  // b.any
  405910:	mov	w23, w24
  405914:	b	405924 <ferror@plt+0x3184>
  405918:	mov	x19, xzr
  40591c:	b	40592c <ferror@plt+0x318c>
  405920:	mov	w23, wzr
  405924:	cbz	x20, 40592c <ferror@plt+0x318c>
  405928:	str	w23, [x20]
  40592c:	mov	x0, x19
  405930:	ldp	x20, x19, [sp, #64]
  405934:	ldp	x22, x21, [sp, #48]
  405938:	ldp	x24, x23, [sp, #32]
  40593c:	ldp	x29, x30, [sp, #16]
  405940:	add	sp, sp, #0x50
  405944:	ret
  405948:	cmp	w2, #0x1
  40594c:	b.lt	4059ec <ferror@plt+0x324c>  // b.tstop
  405950:	mov	w8, w2
  405954:	add	x9, x0, #0x1
  405958:	ldurb	w10, [x9, #-1]
  40595c:	sub	w11, w10, #0x41
  405960:	cmp	w11, #0x5
  405964:	b.hi	405970 <ferror@plt+0x31d0>  // b.pmore
  405968:	sub	w10, w10, #0x37
  40596c:	b	405990 <ferror@plt+0x31f0>
  405970:	sub	w11, w10, #0x61
  405974:	cmp	w11, #0x5
  405978:	b.hi	405984 <ferror@plt+0x31e4>  // b.pmore
  40597c:	sub	w10, w10, #0x57
  405980:	b	405990 <ferror@plt+0x31f0>
  405984:	sub	w10, w10, #0x30
  405988:	cmp	w10, #0x9
  40598c:	b.hi	4059f4 <ferror@plt+0x3254>  // b.pmore
  405990:	tbnz	w10, #31, 4059f4 <ferror@plt+0x3254>
  405994:	lsl	w10, w10, #4
  405998:	strb	w10, [x1]
  40599c:	ldrb	w11, [x9]
  4059a0:	sub	w12, w11, #0x41
  4059a4:	cmp	w12, #0x5
  4059a8:	b.hi	4059b4 <ferror@plt+0x3214>  // b.pmore
  4059ac:	sub	w11, w11, #0x37
  4059b0:	b	4059d4 <ferror@plt+0x3234>
  4059b4:	sub	w12, w11, #0x61
  4059b8:	cmp	w12, #0x5
  4059bc:	b.hi	4059c8 <ferror@plt+0x3228>  // b.pmore
  4059c0:	sub	w11, w11, #0x57
  4059c4:	b	4059d4 <ferror@plt+0x3234>
  4059c8:	sub	w11, w11, #0x30
  4059cc:	cmp	w11, #0x9
  4059d0:	b.hi	4059f4 <ferror@plt+0x3254>  // b.pmore
  4059d4:	tbnz	w11, #31, 4059f4 <ferror@plt+0x3254>
  4059d8:	orr	w10, w10, w11
  4059dc:	subs	x8, x8, #0x1
  4059e0:	strb	w10, [x1], #1
  4059e4:	add	x9, x9, #0x2
  4059e8:	b.ne	405958 <ferror@plt+0x31b8>  // b.any
  4059ec:	mov	w0, wzr
  4059f0:	ret
  4059f4:	mov	w0, #0xffffffff            	// #-1
  4059f8:	ret
  4059fc:	sub	sp, sp, #0x60
  405a00:	stp	x20, x19, [sp, #80]
  405a04:	mov	x19, x2
  405a08:	rev	w8, w0
  405a0c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405a10:	adrp	x4, 40b000 <ferror@plt+0x8860>
  405a14:	mov	x20, x1
  405a18:	str	x0, [sp, #8]
  405a1c:	lsr	w3, w8, #16
  405a20:	add	x2, x2, #0x6aa
  405a24:	add	x4, x4, #0x6a8
  405a28:	mov	x0, x1
  405a2c:	mov	x1, x19
  405a30:	stp	x29, x30, [sp, #16]
  405a34:	stp	x26, x25, [sp, #32]
  405a38:	stp	x24, x23, [sp, #48]
  405a3c:	stp	x22, x21, [sp, #64]
  405a40:	add	x29, sp, #0x10
  405a44:	bl	402240 <snprintf@plt>
  405a48:	tbnz	w0, #31, 405ab8 <ferror@plt+0x3318>
  405a4c:	add	x8, sp, #0x8
  405a50:	adrp	x21, 40b000 <ferror@plt+0x8860>
  405a54:	adrp	x25, 40b000 <ferror@plt+0x8860>
  405a58:	adrp	x22, 40b000 <ferror@plt+0x8860>
  405a5c:	mov	x24, xzr
  405a60:	mov	x23, xzr
  405a64:	add	x21, x21, #0x6a8
  405a68:	add	x25, x25, #0xd77
  405a6c:	orr	x26, x8, #0x2
  405a70:	add	x22, x22, #0x6aa
  405a74:	cmp	x24, #0x6
  405a78:	add	x23, x23, w0, uxtw
  405a7c:	b.eq	405ab4 <ferror@plt+0x3314>  // b.none
  405a80:	ldrh	w8, [x26, x24]
  405a84:	cmp	x24, #0x4
  405a88:	csel	x21, x25, x21, eq  // eq = none
  405a8c:	add	x0, x20, x23
  405a90:	rev	w8, w8
  405a94:	lsr	w3, w8, #16
  405a98:	sub	x1, x19, x23
  405a9c:	mov	x2, x22
  405aa0:	mov	x4, x21
  405aa4:	bl	402240 <snprintf@plt>
  405aa8:	add	x24, x24, #0x2
  405aac:	tbz	w0, #31, 405a74 <ferror@plt+0x32d4>
  405ab0:	b	405ab8 <ferror@plt+0x3318>
  405ab4:	mov	w0, w23
  405ab8:	ldp	x20, x19, [sp, #80]
  405abc:	ldp	x22, x21, [sp, #64]
  405ac0:	ldp	x24, x23, [sp, #48]
  405ac4:	ldp	x26, x25, [sp, #32]
  405ac8:	ldp	x29, x30, [sp, #16]
  405acc:	add	sp, sp, #0x60
  405ad0:	ret
  405ad4:	stp	x29, x30, [sp, #-64]!
  405ad8:	stp	x24, x23, [sp, #16]
  405adc:	stp	x22, x21, [sp, #32]
  405ae0:	stp	x20, x19, [sp, #48]
  405ae4:	mov	x29, sp
  405ae8:	cbz	x1, 405b58 <ferror@plt+0x33b8>
  405aec:	mov	x19, x2
  405af0:	mov	x20, x1
  405af4:	mov	x21, x0
  405af8:	bl	4024b0 <__ctype_b_loc@plt>
  405afc:	adrp	x23, 40b000 <ferror@plt+0x8860>
  405b00:	mov	x22, x0
  405b04:	add	x23, x23, #0x6af
  405b08:	ldrb	w24, [x21]
  405b0c:	cmp	x24, #0x5c
  405b10:	b.eq	405b30 <ferror@plt+0x3390>  // b.none
  405b14:	ldr	x8, [x22]
  405b18:	ldrh	w8, [x8, x24, lsl #1]
  405b1c:	tbz	w8, #14, 405b30 <ferror@plt+0x3390>
  405b20:	mov	x0, x19
  405b24:	mov	w1, w24
  405b28:	bl	402570 <strchr@plt>
  405b2c:	cbz	x0, 405b4c <ferror@plt+0x33ac>
  405b30:	mov	x0, x23
  405b34:	mov	w1, w24
  405b38:	bl	4026e0 <printf@plt>
  405b3c:	subs	x20, x20, #0x1
  405b40:	add	x21, x21, #0x1
  405b44:	b.ne	405b08 <ferror@plt+0x3368>  // b.any
  405b48:	b	405b58 <ferror@plt+0x33b8>
  405b4c:	mov	w0, w24
  405b50:	bl	402720 <putchar@plt>
  405b54:	b	405b3c <ferror@plt+0x339c>
  405b58:	ldp	x20, x19, [sp, #48]
  405b5c:	ldp	x22, x21, [sp, #32]
  405b60:	ldp	x24, x23, [sp, #16]
  405b64:	ldp	x29, x30, [sp], #64
  405b68:	ret
  405b6c:	sub	sp, sp, #0x60
  405b70:	stp	x29, x30, [sp, #64]
  405b74:	add	x29, sp, #0x40
  405b78:	stp	x20, x19, [sp, #80]
  405b7c:	mov	x19, x0
  405b80:	sub	x0, x29, #0x10
  405b84:	mov	x1, xzr
  405b88:	bl	402370 <gettimeofday@plt>
  405b8c:	sub	x0, x29, #0x10
  405b90:	bl	402260 <localtime@plt>
  405b94:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405b98:	ldr	x8, [x8, #4032]
  405b9c:	mov	x3, x0
  405ba0:	ldr	w8, [x8]
  405ba4:	cbz	w8, 405bd4 <ferror@plt+0x3434>
  405ba8:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405bac:	add	x2, x2, #0x6b5
  405bb0:	add	x0, sp, #0x8
  405bb4:	mov	w1, #0x28                  	// #40
  405bb8:	bl	402220 <strftime@plt>
  405bbc:	ldur	x3, [x29, #-8]
  405bc0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405bc4:	add	x1, x1, #0x6c7
  405bc8:	add	x2, sp, #0x8
  405bcc:	mov	x0, x19
  405bd0:	b	405c00 <ferror@plt+0x3460>
  405bd4:	mov	x0, x3
  405bd8:	bl	402650 <asctime@plt>
  405bdc:	mov	x20, x0
  405be0:	bl	402120 <strlen@plt>
  405be4:	add	x8, x0, x20
  405be8:	sturb	wzr, [x8, #-1]
  405bec:	ldur	x3, [x29, #-8]
  405bf0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405bf4:	add	x1, x1, #0x6d3
  405bf8:	mov	x0, x19
  405bfc:	mov	x2, x20
  405c00:	bl	402760 <fprintf@plt>
  405c04:	ldp	x20, x19, [sp, #80]
  405c08:	ldp	x29, x30, [sp, #64]
  405c0c:	mov	w0, wzr
  405c10:	add	sp, sp, #0x60
  405c14:	ret
  405c18:	sub	sp, sp, #0x70
  405c1c:	stp	x29, x30, [sp, #64]
  405c20:	stp	x22, x21, [sp, #80]
  405c24:	stp	x20, x19, [sp, #96]
  405c28:	ldr	x8, [x2, #40]
  405c2c:	mov	x20, x1
  405c30:	mov	x19, x0
  405c34:	add	x29, sp, #0x40
  405c38:	cbz	x8, 405c98 <ferror@plt+0x34f8>
  405c3c:	ldr	w22, [x8, #4]
  405c40:	cbz	w22, 405c74 <ferror@plt+0x34d4>
  405c44:	ldr	x8, [x2, #296]
  405c48:	cbz	x8, 405ca0 <ferror@plt+0x3500>
  405c4c:	bl	407d04 <ferror@plt+0x5564>
  405c50:	tbz	w0, #0, 405cec <ferror@plt+0x354c>
  405c54:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405c58:	add	x2, x2, #0x6eb
  405c5c:	mov	w0, #0x2                   	// #2
  405c60:	mov	w1, #0x6                   	// #6
  405c64:	mov	x3, xzr
  405c68:	mov	w4, w22
  405c6c:	bl	407e2c <ferror@plt+0x568c>
  405c70:	b	405c98 <ferror@plt+0x34f8>
  405c74:	bl	407d04 <ferror@plt+0x5564>
  405c78:	tbz	w0, #0, 405d04 <ferror@plt+0x3564>
  405c7c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405c80:	add	x2, x2, #0xd41
  405c84:	mov	w0, #0x2                   	// #2
  405c88:	mov	w1, #0x6                   	// #6
  405c8c:	mov	x3, xzr
  405c90:	mov	x4, xzr
  405c94:	bl	40844c <ferror@plt+0x5cac>
  405c98:	mov	w22, wzr
  405c9c:	b	405d30 <ferror@plt+0x3590>
  405ca0:	mov	w0, w22
  405ca4:	bl	406b78 <ferror@plt+0x43d8>
  405ca8:	mov	x21, x0
  405cac:	bl	407d04 <ferror@plt+0x5564>
  405cb0:	tbz	w0, #0, 405cd4 <ferror@plt+0x3534>
  405cb4:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405cb8:	add	x2, x2, #0xd41
  405cbc:	mov	w0, #0x2                   	// #2
  405cc0:	mov	w1, #0x6                   	// #6
  405cc4:	mov	x3, xzr
  405cc8:	mov	x4, x21
  405ccc:	bl	408214 <ferror@plt+0x5a74>
  405cd0:	mov	x21, xzr
  405cd4:	mov	w0, w22
  405cd8:	bl	406d9c <ferror@plt+0x45fc>
  405cdc:	mvn	w8, w0
  405ce0:	and	w22, w8, #0x1
  405ce4:	cbnz	x21, 405d10 <ferror@plt+0x3570>
  405ce8:	b	405d30 <ferror@plt+0x3590>
  405cec:	mov	w0, w22
  405cf0:	bl	406b3c <ferror@plt+0x439c>
  405cf4:	mov	x21, x0
  405cf8:	mov	w22, wzr
  405cfc:	cbnz	x21, 405d10 <ferror@plt+0x3570>
  405d00:	b	405d30 <ferror@plt+0x3590>
  405d04:	adrp	x21, 40b000 <ferror@plt+0x8860>
  405d08:	mov	w22, wzr
  405d0c:	add	x21, x21, #0x6f6
  405d10:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405d14:	add	x2, x2, #0x6fb
  405d18:	mov	x0, sp
  405d1c:	mov	w1, #0x40                  	// #64
  405d20:	mov	x3, x20
  405d24:	mov	x4, x21
  405d28:	bl	402240 <snprintf@plt>
  405d2c:	mov	x20, sp
  405d30:	adrp	x2, 40b000 <ferror@plt+0x8860>
  405d34:	add	x2, x2, #0x701
  405d38:	mov	w0, #0x4                   	// #4
  405d3c:	mov	w1, wzr
  405d40:	mov	x3, x19
  405d44:	mov	x4, x20
  405d48:	bl	408214 <ferror@plt+0x5a74>
  405d4c:	mov	w0, w22
  405d50:	ldp	x20, x19, [sp, #96]
  405d54:	ldp	x22, x21, [sp, #80]
  405d58:	ldp	x29, x30, [sp, #64]
  405d5c:	add	sp, sp, #0x70
  405d60:	ret
  405d64:	sub	sp, sp, #0x70
  405d68:	stp	x29, x30, [sp, #16]
  405d6c:	stp	x28, x27, [sp, #32]
  405d70:	stp	x26, x25, [sp, #48]
  405d74:	stp	x24, x23, [sp, #64]
  405d78:	stp	x22, x21, [sp, #80]
  405d7c:	stp	x20, x19, [sp, #96]
  405d80:	add	x29, sp, #0x10
  405d84:	mov	x21, x2
  405d88:	mov	x19, x1
  405d8c:	mov	x22, x0
  405d90:	bl	4024f0 <getline@plt>
  405d94:	mov	x20, x0
  405d98:	tbnz	x0, #63, 405ee8 <ferror@plt+0x3748>
  405d9c:	adrp	x28, 41c000 <ferror@plt+0x19860>
  405da0:	ldr	x28, [x28, #4000]
  405da4:	mov	w1, #0x23                  	// #35
  405da8:	ldr	w8, [x28]
  405dac:	add	w8, w8, #0x1
  405db0:	str	w8, [x28]
  405db4:	ldr	x23, [x22]
  405db8:	mov	x0, x23
  405dbc:	bl	402570 <strchr@plt>
  405dc0:	cbz	x0, 405dcc <ferror@plt+0x362c>
  405dc4:	strb	wzr, [x0]
  405dc8:	ldr	x23, [x22]
  405dcc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  405dd0:	add	x1, x1, #0x708
  405dd4:	mov	x0, x23
  405dd8:	bl	402690 <strstr@plt>
  405ddc:	cbz	x0, 405ee8 <ferror@plt+0x3748>
  405de0:	adrp	x23, 40b000 <ferror@plt+0x8860>
  405de4:	mov	x25, x0
  405de8:	add	x23, x23, #0x708
  405dec:	add	x0, sp, #0x8
  405df0:	mov	x1, sp
  405df4:	mov	x2, x21
  405df8:	stp	xzr, xzr, [sp]
  405dfc:	bl	4024f0 <getline@plt>
  405e00:	mov	x24, x0
  405e04:	tbnz	x0, #63, 405e98 <ferror@plt+0x36f8>
  405e08:	ldr	w8, [x28]
  405e0c:	mov	w1, #0x23                  	// #35
  405e10:	add	w8, w8, #0x1
  405e14:	str	w8, [x28]
  405e18:	strb	wzr, [x25]
  405e1c:	ldr	x25, [sp, #8]
  405e20:	mov	x0, x25
  405e24:	bl	402570 <strchr@plt>
  405e28:	cbz	x0, 405e34 <ferror@plt+0x3694>
  405e2c:	strb	wzr, [x0]
  405e30:	ldr	x25, [sp, #8]
  405e34:	ldr	x26, [x22]
  405e38:	mov	x0, x26
  405e3c:	bl	402120 <strlen@plt>
  405e40:	mov	x27, x0
  405e44:	mov	x0, x25
  405e48:	bl	402120 <strlen@plt>
  405e4c:	add	x8, x27, x0
  405e50:	add	x1, x8, #0x1
  405e54:	mov	x0, x26
  405e58:	str	x1, [x19]
  405e5c:	bl	4023e0 <realloc@plt>
  405e60:	str	x0, [x22]
  405e64:	cbz	x0, 405ec0 <ferror@plt+0x3720>
  405e68:	ldr	x1, [sp, #8]
  405e6c:	add	x8, x20, x24
  405e70:	sub	x20, x8, #0x2
  405e74:	bl	402320 <strcat@plt>
  405e78:	ldr	x0, [sp, #8]
  405e7c:	bl	402510 <free@plt>
  405e80:	ldr	x0, [x22]
  405e84:	mov	x1, x23
  405e88:	bl	402690 <strstr@plt>
  405e8c:	mov	x25, x0
  405e90:	cbnz	x0, 405dec <ferror@plt+0x364c>
  405e94:	b	405ee8 <ferror@plt+0x3748>
  405e98:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405e9c:	ldr	x8, [x8, #3992]
  405ea0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405ea4:	add	x0, x0, #0x70b
  405ea8:	mov	w1, #0x1a                  	// #26
  405eac:	ldr	x3, [x8]
  405eb0:	mov	w2, #0x1                   	// #1
  405eb4:	bl	402590 <fwrite@plt>
  405eb8:	mov	x20, x24
  405ebc:	b	405ee8 <ferror@plt+0x3748>
  405ec0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405ec4:	ldr	x8, [x8, #3992]
  405ec8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405ecc:	add	x0, x0, #0x726
  405ed0:	mov	w1, #0xe                   	// #14
  405ed4:	ldr	x3, [x8]
  405ed8:	mov	w2, #0x1                   	// #1
  405edc:	bl	402590 <fwrite@plt>
  405ee0:	str	xzr, [x19]
  405ee4:	mov	x20, #0xffffffffffffffff    	// #-1
  405ee8:	mov	x0, x20
  405eec:	ldp	x20, x19, [sp, #96]
  405ef0:	ldp	x22, x21, [sp, #80]
  405ef4:	ldp	x24, x23, [sp, #64]
  405ef8:	ldp	x26, x25, [sp, #48]
  405efc:	ldp	x28, x27, [sp, #32]
  405f00:	ldp	x29, x30, [sp, #16]
  405f04:	add	sp, sp, #0x70
  405f08:	ret
  405f0c:	stp	x29, x30, [sp, #-64]!
  405f10:	stp	x24, x23, [sp, #16]
  405f14:	stp	x22, x21, [sp, #32]
  405f18:	stp	x20, x19, [sp, #48]
  405f1c:	ldrb	w8, [x0]
  405f20:	mov	x19, x1
  405f24:	mov	x29, sp
  405f28:	cbz	w8, 405fc0 <ferror@plt+0x3820>
  405f2c:	adrp	x21, 40b000 <ferror@plt+0x8860>
  405f30:	mov	x22, x0
  405f34:	mov	w20, wzr
  405f38:	sub	w23, w2, #0x1
  405f3c:	add	x21, x21, #0x371
  405f40:	mov	x0, x22
  405f44:	mov	x1, x21
  405f48:	bl	402560 <strspn@plt>
  405f4c:	add	x22, x22, x0
  405f50:	ldrb	w1, [x22]
  405f54:	cbz	w1, 405fc4 <ferror@plt+0x3824>
  405f58:	cmp	w20, w23
  405f5c:	b.ge	405fe0 <ferror@plt+0x3840>  // b.tcont
  405f60:	cmp	w1, #0x27
  405f64:	b.eq	405f70 <ferror@plt+0x37d0>  // b.none
  405f68:	cmp	w1, #0x22
  405f6c:	b.ne	405f88 <ferror@plt+0x37e8>  // b.any
  405f70:	add	x0, x22, #0x1
  405f74:	str	x0, [x19, w20, sxtw #3]
  405f78:	bl	402570 <strchr@plt>
  405f7c:	cbz	x0, 405ff8 <ferror@plt+0x3858>
  405f80:	add	w20, w20, #0x1
  405f84:	b	405fac <ferror@plt+0x380c>
  405f88:	mov	x0, x22
  405f8c:	mov	x1, x21
  405f90:	add	w24, w20, #0x1
  405f94:	str	x22, [x19, w20, sxtw #3]
  405f98:	bl	4026c0 <strcspn@plt>
  405f9c:	add	x0, x22, x0
  405fa0:	ldrb	w8, [x0]
  405fa4:	mov	w20, w24
  405fa8:	cbz	w8, 405fc4 <ferror@plt+0x3824>
  405fac:	mov	x22, x0
  405fb0:	ldrb	w8, [x22, #1]!
  405fb4:	strb	wzr, [x0]
  405fb8:	cbnz	w8, 405f40 <ferror@plt+0x37a0>
  405fbc:	b	405fc4 <ferror@plt+0x3824>
  405fc0:	mov	w20, wzr
  405fc4:	str	xzr, [x19, w20, sxtw #3]
  405fc8:	mov	w0, w20
  405fcc:	ldp	x20, x19, [sp, #48]
  405fd0:	ldp	x22, x21, [sp, #32]
  405fd4:	ldp	x24, x23, [sp, #16]
  405fd8:	ldp	x29, x30, [sp], #64
  405fdc:	ret
  405fe0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405fe4:	ldr	x8, [x8, #3992]
  405fe8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  405fec:	add	x0, x0, #0x735
  405ff0:	mov	w1, #0x1e                  	// #30
  405ff4:	b	40600c <ferror@plt+0x386c>
  405ff8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  405ffc:	ldr	x8, [x8, #3992]
  406000:	adrp	x0, 40b000 <ferror@plt+0x8860>
  406004:	add	x0, x0, #0x754
  406008:	mov	w1, #0x1b                  	// #27
  40600c:	ldr	x3, [x8]
  406010:	mov	w2, #0x1                   	// #1
  406014:	bl	402590 <fwrite@plt>
  406018:	mov	w0, #0x1                   	// #1
  40601c:	bl	402140 <exit@plt>
  406020:	stp	x29, x30, [sp, #-48]!
  406024:	str	x21, [sp, #16]
  406028:	stp	x20, x19, [sp, #32]
  40602c:	ldp	w8, w19, [x1, #16]
  406030:	mov	x29, sp
  406034:	mov	x20, x0
  406038:	add	x0, x29, #0x18
  40603c:	str	x8, [x29, #24]
  406040:	bl	402260 <localtime@plt>
  406044:	bl	402650 <asctime@plt>
  406048:	mov	x21, x0
  40604c:	bl	402120 <strlen@plt>
  406050:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406054:	add	x8, x0, x21
  406058:	add	x1, x1, #0x770
  40605c:	mov	x0, x20
  406060:	mov	x2, x21
  406064:	mov	x3, x19
  406068:	sturb	wzr, [x8, #-1]
  40606c:	bl	402760 <fprintf@plt>
  406070:	ldp	x20, x19, [sp, #32]
  406074:	ldr	x21, [sp, #16]
  406078:	ldp	x29, x30, [sp], #48
  40607c:	ret
  406080:	stp	x29, x30, [sp, #-32]!
  406084:	str	x19, [sp, #16]
  406088:	mov	x19, x1
  40608c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406090:	mov	w2, w0
  406094:	add	x1, x1, #0x22b
  406098:	mov	x0, x19
  40609c:	mov	x29, sp
  4060a0:	bl	4021f0 <sprintf@plt>
  4060a4:	mov	x0, x19
  4060a8:	ldr	x19, [sp, #16]
  4060ac:	ldp	x29, x30, [sp], #32
  4060b0:	ret
  4060b4:	stp	x29, x30, [sp, #-48]!
  4060b8:	stp	x20, x19, [sp, #32]
  4060bc:	mov	x20, x0
  4060c0:	mov	x0, x1
  4060c4:	str	x21, [sp, #16]
  4060c8:	mov	x29, sp
  4060cc:	mov	x19, x1
  4060d0:	bl	402120 <strlen@plt>
  4060d4:	cmp	x0, #0x17
  4060d8:	b.ne	406158 <ferror@plt+0x39b8>  // b.any
  4060dc:	mov	w8, #0x2                   	// #2
  4060e0:	ldrb	w9, [x19, x8]
  4060e4:	cmp	w9, #0x3a
  4060e8:	b.ne	406158 <ferror@plt+0x39b8>  // b.any
  4060ec:	add	x8, x8, #0x3
  4060f0:	cmp	x8, #0x17
  4060f4:	b.ne	4060e0 <ferror@plt+0x3940>  // b.any
  4060f8:	mov	w21, #0x38                  	// #56
  4060fc:	str	xzr, [x20]
  406100:	add	x1, x29, #0x18
  406104:	mov	w2, #0x10                  	// #16
  406108:	mov	x0, x19
  40610c:	bl	402110 <strtoul@plt>
  406110:	mov	x8, x0
  406114:	cmp	x0, #0xff
  406118:	mov	w0, #0xffffffff            	// #-1
  40611c:	b.hi	40615c <ferror@plt+0x39bc>  // b.pmore
  406120:	ldr	x9, [x29, #24]
  406124:	add	x10, x19, #0x2
  406128:	cmp	x10, x9
  40612c:	b.ne	40615c <ferror@plt+0x39bc>  // b.any
  406130:	ldr	x9, [x20]
  406134:	lsl	x8, x8, x21
  406138:	sub	x21, x21, #0x8
  40613c:	cmn	x21, #0x8
  406140:	orr	x8, x9, x8
  406144:	add	x19, x19, #0x3
  406148:	str	x8, [x20]
  40614c:	b.ne	406100 <ferror@plt+0x3960>  // b.any
  406150:	mov	w0, wzr
  406154:	b	40615c <ferror@plt+0x39bc>
  406158:	mov	w0, #0xffffffff            	// #-1
  40615c:	ldp	x20, x19, [sp, #32]
  406160:	ldr	x21, [sp, #16]
  406164:	ldp	x29, x30, [sp], #48
  406168:	ret
  40616c:	cmp	w0, #0x5
  406170:	mov	w0, w1
  406174:	b.ne	40618c <ferror@plt+0x39ec>  // b.any
  406178:	cmp	w0, #0x80
  40617c:	b.eq	406190 <ferror@plt+0x39f0>  // b.none
  406180:	cmp	w0, #0x81
  406184:	b.ne	40618c <ferror@plt+0x39ec>  // b.any
  406188:	mov	w0, #0xa                   	// #10
  40618c:	ret
  406190:	mov	w0, #0x2                   	// #2
  406194:	ret
  406198:	stp	x29, x30, [sp, #-64]!
  40619c:	stp	x28, x23, [sp, #16]
  4061a0:	stp	x22, x21, [sp, #32]
  4061a4:	stp	x20, x19, [sp, #48]
  4061a8:	mov	x29, sp
  4061ac:	sub	sp, sp, #0x9b0
  4061b0:	ldr	x23, [x1, #184]
  4061b4:	mov	x19, x0
  4061b8:	cbz	x23, 4061c8 <ferror@plt+0x3a28>
  4061bc:	mov	w20, #0xc0                  	// #192
  4061c0:	mov	x21, x19
  4061c4:	b	4061d8 <ferror@plt+0x3a38>
  4061c8:	ldr	x23, [x1, #56]
  4061cc:	cbz	x23, 406248 <ferror@plt+0x3aa8>
  4061d0:	sub	x21, x29, #0x60
  4061d4:	mov	w20, #0x60                  	// #96
  4061d8:	ldrh	w8, [x23]
  4061dc:	sub	x22, x8, #0x4
  4061e0:	subs	w8, w20, w22
  4061e4:	b.le	4061fc <ferror@plt+0x3a5c>
  4061e8:	add	x0, x21, x22
  4061ec:	sxtw	x2, w8
  4061f0:	mov	w1, wzr
  4061f4:	bl	402350 <memset@plt>
  4061f8:	b	406200 <ferror@plt+0x3a60>
  4061fc:	mov	x22, x20
  406200:	add	x1, x23, #0x4
  406204:	mov	x0, x21
  406208:	mov	x2, x22
  40620c:	bl	4020f0 <memcpy@plt>
  406210:	cmp	x21, x19
  406214:	b.eq	40622c <ferror@plt+0x3a8c>  // b.none
  406218:	add	x8, x21, #0x60
  40621c:	ldr	w9, [x21], #4
  406220:	cmp	x21, x8
  406224:	str	x9, [x19], #8
  406228:	b.cc	40621c <ferror@plt+0x3a7c>  // b.lo, b.ul, b.last
  40622c:	mov	w0, w20
  406230:	add	sp, sp, #0x9b0
  406234:	ldp	x20, x19, [sp, #48]
  406238:	ldp	x22, x21, [sp, #32]
  40623c:	ldp	x28, x23, [sp, #16]
  406240:	ldp	x29, x30, [sp], #64
  406244:	ret
  406248:	ldr	x2, [x1, #96]
  40624c:	cbz	x2, 4062c4 <ferror@plt+0x3b24>
  406250:	ldrh	w8, [x2], #4
  406254:	add	x0, sp, #0x8
  406258:	mov	w1, #0x128                 	// #296
  40625c:	sub	w3, w8, #0x4
  406260:	bl	40a7dc <ferror@plt+0x803c>
  406264:	ldr	x20, [sp, #32]
  406268:	cbz	x20, 4062bc <ferror@plt+0x3b1c>
  40626c:	mov	w2, #0xc0                  	// #192
  406270:	mov	x0, x19
  406274:	mov	w1, wzr
  406278:	bl	402350 <memset@plt>
  40627c:	ldur	x8, [x20, #12]
  406280:	str	x8, [x19]
  406284:	ldur	x8, [x20, #20]
  406288:	str	x8, [x19, #16]
  40628c:	ldur	x8, [x20, #44]
  406290:	str	x8, [x19, #8]
  406294:	ldur	x8, [x20, #52]
  406298:	str	x8, [x19, #24]
  40629c:	ldur	x8, [x20, #108]
  4062a0:	str	x8, [x19, #32]
  4062a4:	ldur	x8, [x20, #116]
  4062a8:	str	x8, [x19, #40]
  4062ac:	ldur	x8, [x20, #188]
  4062b0:	str	x8, [x19, #64]
  4062b4:	ldur	x8, [x20, #252]
  4062b8:	str	x8, [x19, #104]
  4062bc:	mov	w20, #0xc0                  	// #192
  4062c0:	b	40622c <ferror@plt+0x3a8c>
  4062c4:	mov	w20, #0xffffffff            	// #-1
  4062c8:	b	40622c <ferror@plt+0x3a8c>
  4062cc:	stp	x29, x30, [sp, #-48]!
  4062d0:	stp	x20, x19, [sp, #32]
  4062d4:	mov	x19, x0
  4062d8:	mov	x0, x1
  4062dc:	stp	x22, x21, [sp, #16]
  4062e0:	mov	x29, sp
  4062e4:	mov	x22, x2
  4062e8:	mov	x21, x1
  4062ec:	bl	402120 <strlen@plt>
  4062f0:	mov	x20, x0
  4062f4:	cbz	x22, 406318 <ferror@plt+0x3b78>
  4062f8:	sub	x8, x22, #0x1
  4062fc:	cmp	x20, x8
  406300:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  406304:	mov	x0, x19
  406308:	mov	x1, x21
  40630c:	mov	x2, x22
  406310:	bl	4020f0 <memcpy@plt>
  406314:	strb	wzr, [x19, x22]
  406318:	mov	x0, x20
  40631c:	ldp	x20, x19, [sp, #32]
  406320:	ldp	x22, x21, [sp, #16]
  406324:	ldp	x29, x30, [sp], #48
  406328:	ret
  40632c:	stp	x29, x30, [sp, #-64]!
  406330:	str	x23, [sp, #16]
  406334:	stp	x22, x21, [sp, #32]
  406338:	stp	x20, x19, [sp, #48]
  40633c:	mov	x29, sp
  406340:	mov	x21, x2
  406344:	mov	x20, x1
  406348:	mov	x22, x0
  40634c:	bl	402120 <strlen@plt>
  406350:	mov	x19, x0
  406354:	cmp	x0, x21
  406358:	b.cs	406398 <ferror@plt+0x3bf8>  // b.hs, b.nlast
  40635c:	mov	x0, x20
  406360:	sub	x23, x21, x19
  406364:	bl	402120 <strlen@plt>
  406368:	mov	x21, x0
  40636c:	cbz	x23, 4063a4 <ferror@plt+0x3c04>
  406370:	sub	x8, x23, #0x1
  406374:	cmp	x21, x8
  406378:	add	x22, x22, x19
  40637c:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  406380:	mov	x0, x22
  406384:	mov	x1, x20
  406388:	mov	x2, x23
  40638c:	bl	4020f0 <memcpy@plt>
  406390:	strb	wzr, [x22, x23]
  406394:	b	4063a4 <ferror@plt+0x3c04>
  406398:	mov	x0, x20
  40639c:	bl	402120 <strlen@plt>
  4063a0:	mov	x21, x0
  4063a4:	add	x0, x21, x19
  4063a8:	ldp	x20, x19, [sp, #48]
  4063ac:	ldp	x22, x21, [sp, #32]
  4063b0:	ldr	x23, [sp, #16]
  4063b4:	ldp	x29, x30, [sp], #64
  4063b8:	ret
  4063bc:	stp	x29, x30, [sp, #-32]!
  4063c0:	str	x19, [sp, #16]
  4063c4:	mov	x29, sp
  4063c8:	bl	402200 <getuid@plt>
  4063cc:	cbz	w0, 406420 <ferror@plt+0x3c80>
  4063d0:	bl	4021b0 <geteuid@plt>
  4063d4:	cbz	w0, 406420 <ferror@plt+0x3c80>
  4063d8:	bl	4024d0 <cap_get_proc@plt>
  4063dc:	cbz	x0, 40642c <ferror@plt+0x3c8c>
  4063e0:	add	x3, x29, #0x1c
  4063e4:	mov	w1, #0xc                   	// #12
  4063e8:	mov	w2, #0x2                   	// #2
  4063ec:	mov	x19, x0
  4063f0:	bl	4023b0 <cap_get_flag@plt>
  4063f4:	cbnz	w0, 40642c <ferror@plt+0x3c8c>
  4063f8:	ldr	w8, [x29, #28]
  4063fc:	cbnz	w8, 406418 <ferror@plt+0x3c78>
  406400:	mov	x0, x19
  406404:	bl	402610 <cap_clear@plt>
  406408:	cbnz	w0, 40642c <ferror@plt+0x3c8c>
  40640c:	mov	x0, x19
  406410:	bl	402400 <cap_set_proc@plt>
  406414:	cbnz	w0, 40642c <ferror@plt+0x3c8c>
  406418:	mov	x0, x19
  40641c:	bl	402660 <cap_free@plt>
  406420:	ldr	x19, [sp, #16]
  406424:	ldp	x29, x30, [sp], #32
  406428:	ret
  40642c:	mov	w0, #0x1                   	// #1
  406430:	bl	402140 <exit@plt>
  406434:	sub	sp, sp, #0x40
  406438:	str	x21, [sp, #40]
  40643c:	mov	x21, x1
  406440:	stp	x20, x19, [sp, #48]
  406444:	mov	x19, x0
  406448:	add	x1, sp, #0x8
  40644c:	mov	x0, x21
  406450:	str	d8, [sp, #16]
  406454:	stp	x29, x30, [sp, #24]
  406458:	add	x29, sp, #0x10
  40645c:	bl	4021a0 <strtod@plt>
  406460:	ldr	x20, [sp, #8]
  406464:	cmp	x20, x21
  406468:	b.eq	40652c <ferror@plt+0x3d8c>  // b.none
  40646c:	ldrb	w8, [x20]
  406470:	mov	v8.16b, v0.16b
  406474:	cbz	w8, 406540 <ferror@plt+0x3da0>
  406478:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40647c:	add	x1, x1, #0x422
  406480:	mov	x0, x20
  406484:	bl	4023d0 <strcasecmp@plt>
  406488:	cbz	w0, 406534 <ferror@plt+0x3d94>
  40648c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406490:	add	x1, x1, #0x439
  406494:	mov	x0, x20
  406498:	bl	4023d0 <strcasecmp@plt>
  40649c:	cbz	w0, 406534 <ferror@plt+0x3d94>
  4064a0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4064a4:	add	x1, x1, #0x43e
  4064a8:	mov	x0, x20
  4064ac:	bl	4023d0 <strcasecmp@plt>
  4064b0:	cbz	w0, 406534 <ferror@plt+0x3d94>
  4064b4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4064b8:	add	x1, x1, #0x7c0
  4064bc:	mov	x0, x20
  4064c0:	bl	4023d0 <strcasecmp@plt>
  4064c4:	cbz	w0, 406564 <ferror@plt+0x3dc4>
  4064c8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4064cc:	add	x1, x1, #0x438
  4064d0:	mov	x0, x20
  4064d4:	bl	4023d0 <strcasecmp@plt>
  4064d8:	cbz	w0, 406564 <ferror@plt+0x3dc4>
  4064dc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4064e0:	add	x1, x1, #0x43d
  4064e4:	mov	x0, x20
  4064e8:	bl	4023d0 <strcasecmp@plt>
  4064ec:	cbz	w0, 406564 <ferror@plt+0x3dc4>
  4064f0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4064f4:	add	x1, x1, #0x7d9
  4064f8:	mov	x0, x20
  4064fc:	bl	4023d0 <strcasecmp@plt>
  406500:	cbz	w0, 406540 <ferror@plt+0x3da0>
  406504:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406508:	add	x1, x1, #0x786
  40650c:	mov	x0, x20
  406510:	bl	4023d0 <strcasecmp@plt>
  406514:	cbz	w0, 406540 <ferror@plt+0x3da0>
  406518:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40651c:	add	x1, x1, #0x78b
  406520:	mov	x0, x20
  406524:	bl	4023d0 <strcasecmp@plt>
  406528:	cbz	w0, 406540 <ferror@plt+0x3da0>
  40652c:	mov	w0, #0xffffffff            	// #-1
  406530:	b	40654c <ferror@plt+0x3dac>
  406534:	adrp	x8, 40b000 <ferror@plt+0x8860>
  406538:	ldr	d0, [x8, #848]
  40653c:	fmul	d8, d8, d0
  406540:	mov	w0, wzr
  406544:	fcvtzu	w8, d8
  406548:	str	w8, [x19]
  40654c:	ldp	x20, x19, [sp, #48]
  406550:	ldr	x21, [sp, #40]
  406554:	ldp	x29, x30, [sp, #24]
  406558:	ldr	d8, [sp, #16]
  40655c:	add	sp, sp, #0x40
  406560:	ret
  406564:	adrp	x8, 40a000 <ferror@plt+0x7860>
  406568:	ldr	d0, [x8, #3064]
  40656c:	b	40653c <ferror@plt+0x3d9c>
  406570:	stp	x29, x30, [sp, #-32]!
  406574:	mov	w8, #0x4240                	// #16960
  406578:	movk	w8, #0xf, lsl #16
  40657c:	str	x19, [sp, #16]
  406580:	mov	x19, x1
  406584:	cmp	w0, w8
  406588:	ucvtf	d0, w0
  40658c:	mov	x29, sp
  406590:	b.cc	4065a8 <ferror@plt+0x3e08>  // b.lo, b.ul, b.last
  406594:	adrp	x8, 40b000 <ferror@plt+0x8860>
  406598:	ldr	d1, [x8, #848]
  40659c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4065a0:	add	x2, x2, #0x7b6
  4065a4:	b	4065c4 <ferror@plt+0x3e24>
  4065a8:	mov	w3, w0
  4065ac:	cmp	w0, #0x3e8
  4065b0:	b.cc	4065d8 <ferror@plt+0x3e38>  // b.lo, b.ul, b.last
  4065b4:	adrp	x8, 40a000 <ferror@plt+0x7860>
  4065b8:	ldr	d1, [x8, #3064]
  4065bc:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4065c0:	add	x2, x2, #0x7bc
  4065c4:	fdiv	d0, d0, d1
  4065c8:	mov	w1, #0x3f                  	// #63
  4065cc:	mov	x0, x19
  4065d0:	bl	402240 <snprintf@plt>
  4065d4:	b	4065ec <ferror@plt+0x3e4c>
  4065d8:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4065dc:	add	x2, x2, #0x7c3
  4065e0:	mov	w1, #0x3f                  	// #63
  4065e4:	mov	x0, x19
  4065e8:	bl	402240 <snprintf@plt>
  4065ec:	mov	x0, x19
  4065f0:	ldr	x19, [sp, #16]
  4065f4:	ldp	x29, x30, [sp], #32
  4065f8:	ret
  4065fc:	sub	sp, sp, #0x40
  406600:	str	x21, [sp, #40]
  406604:	mov	x21, x1
  406608:	stp	x20, x19, [sp, #48]
  40660c:	mov	x19, x0
  406610:	add	x1, sp, #0x8
  406614:	mov	x0, x21
  406618:	str	d8, [sp, #16]
  40661c:	stp	x29, x30, [sp, #24]
  406620:	add	x29, sp, #0x10
  406624:	bl	4021a0 <strtod@plt>
  406628:	ldr	x20, [sp, #8]
  40662c:	cmp	x20, x21
  406630:	b.eq	406730 <ferror@plt+0x3f90>  // b.none
  406634:	ldrb	w8, [x20]
  406638:	mov	v8.16b, v0.16b
  40663c:	cbz	w8, 406744 <ferror@plt+0x3fa4>
  406640:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406644:	add	x1, x1, #0x422
  406648:	mov	x0, x20
  40664c:	bl	4023d0 <strcasecmp@plt>
  406650:	cbz	w0, 406738 <ferror@plt+0x3f98>
  406654:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406658:	add	x1, x1, #0x439
  40665c:	mov	x0, x20
  406660:	bl	4023d0 <strcasecmp@plt>
  406664:	cbz	w0, 406738 <ferror@plt+0x3f98>
  406668:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40666c:	add	x1, x1, #0x43e
  406670:	mov	x0, x20
  406674:	bl	4023d0 <strcasecmp@plt>
  406678:	cbz	w0, 406738 <ferror@plt+0x3f98>
  40667c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406680:	add	x1, x1, #0x7c0
  406684:	mov	x0, x20
  406688:	bl	4023d0 <strcasecmp@plt>
  40668c:	cbz	w0, 406768 <ferror@plt+0x3fc8>
  406690:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406694:	add	x1, x1, #0x438
  406698:	mov	x0, x20
  40669c:	bl	4023d0 <strcasecmp@plt>
  4066a0:	cbz	w0, 406768 <ferror@plt+0x3fc8>
  4066a4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4066a8:	add	x1, x1, #0x43d
  4066ac:	mov	x0, x20
  4066b0:	bl	4023d0 <strcasecmp@plt>
  4066b4:	cbz	w0, 406768 <ferror@plt+0x3fc8>
  4066b8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4066bc:	add	x1, x1, #0x7d9
  4066c0:	mov	x0, x20
  4066c4:	bl	4023d0 <strcasecmp@plt>
  4066c8:	cbz	w0, 406774 <ferror@plt+0x3fd4>
  4066cc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4066d0:	add	x1, x1, #0x786
  4066d4:	mov	x0, x20
  4066d8:	bl	4023d0 <strcasecmp@plt>
  4066dc:	cbz	w0, 406774 <ferror@plt+0x3fd4>
  4066e0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4066e4:	add	x1, x1, #0x78b
  4066e8:	mov	x0, x20
  4066ec:	bl	4023d0 <strcasecmp@plt>
  4066f0:	cbz	w0, 406774 <ferror@plt+0x3fd4>
  4066f4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4066f8:	add	x1, x1, #0x7e0
  4066fc:	mov	x0, x20
  406700:	bl	4023d0 <strcasecmp@plt>
  406704:	cbz	w0, 406744 <ferror@plt+0x3fa4>
  406708:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40670c:	add	x1, x1, #0x791
  406710:	mov	x0, x20
  406714:	bl	4023d0 <strcasecmp@plt>
  406718:	cbz	w0, 406744 <ferror@plt+0x3fa4>
  40671c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406720:	add	x1, x1, #0x796
  406724:	mov	x0, x20
  406728:	bl	4023d0 <strcasecmp@plt>
  40672c:	cbz	w0, 406744 <ferror@plt+0x3fa4>
  406730:	mov	w0, #0xffffffff            	// #-1
  406734:	b	406750 <ferror@plt+0x3fb0>
  406738:	adrp	x8, 40b000 <ferror@plt+0x8860>
  40673c:	ldr	d0, [x8, #856]
  406740:	fmul	d8, d8, d0
  406744:	mov	w0, wzr
  406748:	fcvtzs	x8, d8
  40674c:	str	x8, [x19]
  406750:	ldp	x20, x19, [sp, #48]
  406754:	ldr	x21, [sp, #40]
  406758:	ldp	x29, x30, [sp, #24]
  40675c:	ldr	d8, [sp, #16]
  406760:	add	sp, sp, #0x40
  406764:	ret
  406768:	adrp	x8, 40b000 <ferror@plt+0x8860>
  40676c:	ldr	d0, [x8, #848]
  406770:	b	406740 <ferror@plt+0x3fa0>
  406774:	adrp	x8, 40a000 <ferror@plt+0x7860>
  406778:	ldr	d0, [x8, #3064]
  40677c:	b	406740 <ferror@plt+0x3fa0>
  406780:	stp	x29, x30, [sp, #-32]!
  406784:	mov	w8, #0xca00                	// #51712
  406788:	movk	w8, #0x3b9a, lsl #16
  40678c:	str	x19, [sp, #16]
  406790:	mov	x19, x1
  406794:	cmp	x0, x8
  406798:	scvtf	d0, x0
  40679c:	mov	x29, sp
  4067a0:	b.lt	4067b8 <ferror@plt+0x4018>  // b.tstop
  4067a4:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4067a8:	ldr	d1, [x8, #856]
  4067ac:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4067b0:	add	x2, x2, #0x7c8
  4067b4:	b	4067f8 <ferror@plt+0x4058>
  4067b8:	mov	w8, #0x4240                	// #16960
  4067bc:	movk	w8, #0xf, lsl #16
  4067c0:	mov	x3, x0
  4067c4:	cmp	x0, x8
  4067c8:	b.lt	4067e0 <ferror@plt+0x4040>  // b.tstop
  4067cc:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4067d0:	ldr	d1, [x8, #848]
  4067d4:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4067d8:	add	x2, x2, #0x7ce
  4067dc:	b	4067f8 <ferror@plt+0x4058>
  4067e0:	cmp	x3, #0x3e8
  4067e4:	b.lt	406818 <ferror@plt+0x4078>  // b.tstop
  4067e8:	adrp	x8, 40a000 <ferror@plt+0x7860>
  4067ec:	ldr	d1, [x8, #3064]
  4067f0:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4067f4:	add	x2, x2, #0x7d5
  4067f8:	fdiv	d0, d0, d1
  4067fc:	mov	w1, #0x3f                  	// #63
  406800:	mov	x0, x19
  406804:	bl	402240 <snprintf@plt>
  406808:	mov	x0, x19
  40680c:	ldr	x19, [sp, #16]
  406810:	ldp	x29, x30, [sp], #32
  406814:	ret
  406818:	adrp	x2, 40b000 <ferror@plt+0x8860>
  40681c:	add	x2, x2, #0x7dc
  406820:	mov	w1, #0x3f                  	// #63
  406824:	mov	x0, x19
  406828:	bl	402240 <snprintf@plt>
  40682c:	b	406808 <ferror@plt+0x4068>
  406830:	ldrb	w8, [x0]
  406834:	cbz	w8, 406854 <ferror@plt+0x40b4>
  406838:	add	x9, x0, #0x1
  40683c:	mov	w0, #0x1505                	// #5381
  406840:	add	w10, w0, w0, lsl #5
  406844:	add	w0, w10, w8, uxtb
  406848:	ldrb	w8, [x9], #1
  40684c:	cbnz	w8, 406840 <ferror@plt+0x40a0>
  406850:	ret
  406854:	mov	w0, #0x1505                	// #5381
  406858:	ret
  40685c:	stp	x29, x30, [sp, #-96]!
  406860:	str	x28, [sp, #16]
  406864:	stp	x26, x25, [sp, #32]
  406868:	stp	x24, x23, [sp, #48]
  40686c:	stp	x22, x21, [sp, #64]
  406870:	stp	x20, x19, [sp, #80]
  406874:	mov	x29, sp
  406878:	sub	sp, sp, #0x1b0
  40687c:	ldrh	w8, [x0, #4]
  406880:	and	w9, w8, #0xfffe
  406884:	cmp	w9, #0x10
  406888:	b.ne	406acc <ferror@plt+0x432c>  // b.any
  40688c:	ldr	w9, [x0]
  406890:	mov	x21, x0
  406894:	subs	w3, w9, #0x20
  406898:	b.cs	4068a4 <ferror@plt+0x4104>  // b.hs, b.nlast
  40689c:	mov	w8, #0xffffffff            	// #-1
  4068a0:	b	406ad0 <ferror@plt+0x4330>
  4068a4:	ldr	w9, [x21, #20]
  4068a8:	adrp	x11, 41d000 <ferror@plt+0x1a860>
  4068ac:	add	x11, x11, #0xde0
  4068b0:	and	x10, x9, #0x3ff
  4068b4:	ldr	x19, [x11, x10, lsl #3]
  4068b8:	cbz	x19, 4068d0 <ferror@plt+0x4130>
  4068bc:	ldr	w10, [x19, #36]
  4068c0:	cmp	w10, w9
  4068c4:	b.eq	4068d0 <ferror@plt+0x4130>  // b.none
  4068c8:	ldr	x19, [x19]
  4068cc:	cbnz	x19, 4068bc <ferror@plt+0x411c>
  4068d0:	cmp	w8, #0x11
  4068d4:	b.ne	406914 <ferror@plt+0x4174>  // b.any
  4068d8:	cbz	x19, 406acc <ferror@plt+0x432c>
  4068dc:	ldr	x20, [x19, #48]
  4068e0:	sub	x0, x20, #0x30
  4068e4:	cmp	x19, x0
  4068e8:	b.eq	406994 <ferror@plt+0x41f4>  // b.none
  4068ec:	ldp	x8, x9, [x0, #16]
  4068f0:	ldr	x20, [x20]
  4068f4:	str	x8, [x9]
  4068f8:	cbz	x8, 406900 <ferror@plt+0x4160>
  4068fc:	str	x9, [x8, #8]
  406900:	ldp	x9, x8, [x0, #48]
  406904:	str	x8, [x9, #8]
  406908:	str	x9, [x8]
  40690c:	bl	402510 <free@plt>
  406910:	b	4068e0 <ferror@plt+0x4140>
  406914:	add	x2, x21, #0x20
  406918:	mov	x0, sp
  40691c:	mov	w1, #0x35                  	// #53
  406920:	mov	w4, #0x8000                	// #32768
  406924:	add	x20, x21, #0x10
  406928:	bl	40a7f8 <ferror@plt+0x8058>
  40692c:	ldr	x22, [sp, #24]
  406930:	cbz	x19, 4069c0 <ferror@plt+0x4220>
  406934:	cbz	x22, 406a08 <ferror@plt+0x4268>
  406938:	ldr	w8, [x21, #24]
  40693c:	add	x21, x22, #0x4
  406940:	add	x0, x19, #0x40
  406944:	mov	x1, x21
  406948:	str	w8, [x19, #32]
  40694c:	bl	4024a0 <strcmp@plt>
  406950:	cbz	w0, 406a08 <ferror@plt+0x4268>
  406954:	mov	x8, x19
  406958:	ldr	x9, [x8, #16]!
  40695c:	ldr	x10, [x8, #8]
  406960:	str	x9, [x10]
  406964:	cbz	x9, 40696c <ferror@plt+0x41cc>
  406968:	str	x10, [x9, #8]
  40696c:	ldrb	w9, [x21]
  406970:	cbz	w9, 4069e0 <ferror@plt+0x4240>
  406974:	add	x10, x22, #0x5
  406978:	mov	w11, #0x1505                	// #5381
  40697c:	add	w11, w11, w11, lsl #5
  406980:	add	w11, w11, w9, uxtb
  406984:	ldrb	w9, [x10], #1
  406988:	cbnz	w9, 40697c <ferror@plt+0x41dc>
  40698c:	and	w9, w11, #0x3ff
  406990:	b	4069e4 <ferror@plt+0x4244>
  406994:	ldp	x8, x9, [x19, #16]
  406998:	str	x8, [x9]
  40699c:	cbz	x8, 4069a4 <ferror@plt+0x4204>
  4069a0:	str	x9, [x8, #8]
  4069a4:	ldp	x8, x9, [x19]
  4069a8:	str	x8, [x9]
  4069ac:	cbz	x8, 4069b4 <ferror@plt+0x4214>
  4069b0:	str	x9, [x8, #8]
  4069b4:	mov	x0, x19
  4069b8:	bl	402510 <free@plt>
  4069bc:	b	406acc <ferror@plt+0x432c>
  4069c0:	cbz	x22, 406acc <ferror@plt+0x432c>
  4069c4:	add	x1, x22, #0x4
  4069c8:	mov	x0, x20
  4069cc:	mov	x2, xzr
  4069d0:	bl	407010 <ferror@plt+0x4870>
  4069d4:	cbz	x0, 406acc <ferror@plt+0x432c>
  4069d8:	mov	x2, sp
  4069dc:	b	406ac4 <ferror@plt+0x4324>
  4069e0:	mov	w9, #0x105                 	// #261
  4069e4:	adrp	x10, 41f000 <stdout@@GLIBC_2.17+0x1c68>
  4069e8:	add	x10, x10, #0xde0
  4069ec:	add	x9, x10, x9, lsl #3
  4069f0:	ldr	x10, [x9]
  4069f4:	str	x10, [x8]
  4069f8:	cbz	x10, 406a00 <ferror@plt+0x4260>
  4069fc:	str	x8, [x10, #8]
  406a00:	str	x8, [x9]
  406a04:	str	x9, [x19, #24]
  406a08:	ldr	x8, [sp, #416]
  406a0c:	cbz	x8, 406af4 <ferror@plt+0x4354>
  406a10:	ldrh	w9, [x8]
  406a14:	ldr	x22, [x19, #48]
  406a18:	cmp	w9, #0x8
  406a1c:	sub	x21, x22, #0x30
  406a20:	b.cc	406ab4 <ferror@plt+0x4314>  // b.lo, b.ul, b.last
  406a24:	add	x23, x8, #0x4
  406a28:	sub	w24, w9, #0x4
  406a2c:	mov	x25, x21
  406a30:	ldrh	w26, [x23]
  406a34:	cmp	w26, #0x4
  406a38:	b.cc	406ab4 <ferror@plt+0x4314>  // b.lo, b.ul, b.last
  406a3c:	cmp	w24, w26
  406a40:	b.lt	406ab4 <ferror@plt+0x4314>  // b.tstop
  406a44:	ldrh	w8, [x23, #2]
  406a48:	cmp	w8, #0x35
  406a4c:	b.ne	406a6c <ferror@plt+0x42cc>  // b.any
  406a50:	cbz	x25, 406ab4 <ferror@plt+0x4314>
  406a54:	add	x0, x23, #0x4
  406a58:	add	x1, x25, #0x40
  406a5c:	bl	4024a0 <strcmp@plt>
  406a60:	cbnz	w0, 406ab4 <ferror@plt+0x4314>
  406a64:	ldr	x8, [x25, #48]
  406a68:	sub	x25, x8, #0x30
  406a6c:	add	w8, w26, #0x3
  406a70:	and	x8, x8, #0x1fffc
  406a74:	sub	w24, w24, w8
  406a78:	cmp	w24, #0x3
  406a7c:	add	x23, x23, x8
  406a80:	b.gt	406a30 <ferror@plt+0x4290>
  406a84:	b	406ab4 <ferror@plt+0x4314>
  406a88:	ldp	x8, x9, [x21, #16]
  406a8c:	ldr	x22, [x22]
  406a90:	str	x8, [x9]
  406a94:	cbz	x8, 406a9c <ferror@plt+0x42fc>
  406a98:	str	x9, [x8, #8]
  406a9c:	ldp	x9, x8, [x21, #48]
  406aa0:	mov	x0, x21
  406aa4:	str	x8, [x9, #8]
  406aa8:	str	x9, [x8]
  406aac:	bl	402510 <free@plt>
  406ab0:	sub	x21, x22, #0x30
  406ab4:	cmp	x19, x21
  406ab8:	b.ne	406a88 <ferror@plt+0x42e8>  // b.any
  406abc:	mov	x2, sp
  406ac0:	mov	x0, x19
  406ac4:	mov	x1, x20
  406ac8:	bl	406f80 <ferror@plt+0x47e0>
  406acc:	mov	w8, wzr
  406ad0:	mov	w0, w8
  406ad4:	add	sp, sp, #0x1b0
  406ad8:	ldp	x20, x19, [sp, #80]
  406adc:	ldp	x22, x21, [sp, #64]
  406ae0:	ldp	x24, x23, [sp, #48]
  406ae4:	ldp	x26, x25, [sp, #32]
  406ae8:	ldr	x28, [sp, #16]
  406aec:	ldp	x29, x30, [sp], #96
  406af0:	ret
  406af4:	ldr	x20, [x19, #48]
  406af8:	sub	x0, x20, #0x30
  406afc:	cmp	x19, x0
  406b00:	b.eq	406acc <ferror@plt+0x432c>  // b.none
  406b04:	ldp	x8, x9, [x0, #16]
  406b08:	ldr	x20, [x20]
  406b0c:	str	x8, [x9]
  406b10:	cbz	x8, 406b18 <ferror@plt+0x4378>
  406b14:	str	x9, [x8, #8]
  406b18:	ldp	x9, x8, [x0, #48]
  406b1c:	str	x8, [x9, #8]
  406b20:	str	x9, [x8]
  406b24:	bl	402510 <free@plt>
  406b28:	sub	x0, x20, #0x30
  406b2c:	cmp	x19, x0
  406b30:	mov	w8, wzr
  406b34:	b.ne	406b04 <ferror@plt+0x4364>  // b.any
  406b38:	b	406ad0 <ferror@plt+0x4330>
  406b3c:	stp	x29, x30, [sp, #-32]!
  406b40:	str	x19, [sp, #16]
  406b44:	adrp	x19, 41d000 <ferror@plt+0x1a860>
  406b48:	add	x19, x19, #0xdb8
  406b4c:	adrp	x2, 40b000 <ferror@plt+0x8860>
  406b50:	mov	w3, w0
  406b54:	add	x2, x2, #0x7e3
  406b58:	mov	w1, #0x10                  	// #16
  406b5c:	mov	x0, x19
  406b60:	mov	x29, sp
  406b64:	bl	402240 <snprintf@plt>
  406b68:	mov	x0, x19
  406b6c:	ldr	x19, [sp, #16]
  406b70:	ldp	x29, x30, [sp], #32
  406b74:	ret
  406b78:	stp	x29, x30, [sp, #-48]!
  406b7c:	str	x21, [sp, #16]
  406b80:	stp	x20, x19, [sp, #32]
  406b84:	mov	x29, sp
  406b88:	cbz	w0, 406c24 <ferror@plt+0x4484>
  406b8c:	adrp	x21, 41d000 <ferror@plt+0x1a860>
  406b90:	and	w20, w0, #0x3ff
  406b94:	add	x21, x21, #0xde0
  406b98:	ldr	x8, [x21, w20, uxtw #3]
  406b9c:	mov	w19, w0
  406ba0:	cbz	x8, 406bb8 <ferror@plt+0x4418>
  406ba4:	ldr	w9, [x8, #36]
  406ba8:	cmp	w9, w19
  406bac:	b.eq	406c30 <ferror@plt+0x4490>  // b.none
  406bb0:	ldr	x8, [x8]
  406bb4:	cbnz	x8, 406ba4 <ferror@plt+0x4404>
  406bb8:	mov	x0, xzr
  406bbc:	mov	w1, w19
  406bc0:	bl	406c48 <ferror@plt+0x44a8>
  406bc4:	cmp	w0, w19
  406bc8:	b.ne	406be8 <ferror@plt+0x4448>  // b.any
  406bcc:	ldr	x8, [x21, x20, lsl #3]
  406bd0:	cbz	x8, 406be8 <ferror@plt+0x4448>
  406bd4:	ldr	w9, [x8, #36]
  406bd8:	cmp	w9, w19
  406bdc:	b.eq	406c30 <ferror@plt+0x4490>  // b.none
  406be0:	ldr	x8, [x8]
  406be4:	cbnz	x8, 406bd4 <ferror@plt+0x4434>
  406be8:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  406bec:	add	x20, x20, #0xdc8
  406bf0:	mov	w0, w19
  406bf4:	mov	x1, x20
  406bf8:	bl	402340 <if_indextoname@plt>
  406bfc:	cbnz	x0, 406c34 <ferror@plt+0x4494>
  406c00:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  406c04:	add	x20, x20, #0xdc8
  406c08:	adrp	x2, 40b000 <ferror@plt+0x8860>
  406c0c:	add	x2, x2, #0x7e3
  406c10:	mov	w1, #0x10                  	// #16
  406c14:	mov	x0, x20
  406c18:	mov	w3, w19
  406c1c:	bl	402240 <snprintf@plt>
  406c20:	b	406c34 <ferror@plt+0x4494>
  406c24:	adrp	x20, 40b000 <ferror@plt+0x8860>
  406c28:	add	x20, x20, #0x7e8
  406c2c:	b	406c34 <ferror@plt+0x4494>
  406c30:	add	x20, x8, #0x40
  406c34:	mov	x0, x20
  406c38:	ldp	x20, x19, [sp, #32]
  406c3c:	ldr	x21, [sp, #16]
  406c40:	ldp	x29, x30, [sp], #48
  406c44:	ret
  406c48:	stp	x29, x30, [sp, #-48]!
  406c4c:	str	x28, [sp, #16]
  406c50:	stp	x20, x19, [sp, #32]
  406c54:	mov	x29, sp
  406c58:	sub	sp, sp, #0x460
  406c5c:	add	x8, sp, #0x40
  406c60:	mov	w20, w1
  406c64:	mov	x19, x0
  406c68:	add	x0, x8, #0x8
  406c6c:	mov	w2, #0x418                 	// #1048
  406c70:	mov	w1, wzr
  406c74:	bl	402350 <memset@plt>
  406c78:	mov	x8, #0x20                  	// #32
  406c7c:	movk	x8, #0x12, lsl #32
  406c80:	movk	x8, #0x1, lsl #48
  406c84:	movi	v0.2d, #0x0
  406c88:	mov	x0, sp
  406c8c:	mov	w1, wzr
  406c90:	str	w20, [sp, #84]
  406c94:	str	xzr, [sp, #48]
  406c98:	str	x8, [sp, #64]
  406c9c:	stp	q0, q0, [sp, #16]
  406ca0:	str	q0, [sp]
  406ca4:	bl	408c10 <ferror@plt+0x6470>
  406ca8:	tbnz	w0, #31, 406d34 <ferror@plt+0x4594>
  406cac:	add	x0, sp, #0x40
  406cb0:	mov	w1, #0x420                 	// #1056
  406cb4:	mov	w2, #0x1d                  	// #29
  406cb8:	mov	w3, #0x9                   	// #9
  406cbc:	bl	40a2e4 <ferror@plt+0x7b44>
  406cc0:	cbz	x19, 406cfc <ferror@plt+0x455c>
  406cc4:	mov	x0, x19
  406cc8:	bl	404f8c <ferror@plt+0x27ec>
  406ccc:	cmp	w0, #0x0
  406cd0:	mov	w8, #0x35                  	// #53
  406cd4:	mov	w9, #0x3                   	// #3
  406cd8:	mov	x0, x19
  406cdc:	csel	w20, w9, w8, eq  // eq = none
  406ce0:	bl	402120 <strlen@plt>
  406ce4:	add	w4, w0, #0x1
  406ce8:	add	x0, sp, #0x40
  406cec:	mov	w1, #0x420                 	// #1056
  406cf0:	mov	w2, w20
  406cf4:	mov	x3, x19
  406cf8:	bl	40a174 <ferror@plt+0x79d4>
  406cfc:	mov	x0, sp
  406d00:	add	x1, sp, #0x40
  406d04:	add	x2, x29, #0x18
  406d08:	bl	409c9c <ferror@plt+0x74fc>
  406d0c:	tbnz	w0, #31, 406d3c <ferror@plt+0x459c>
  406d10:	ldr	x0, [x29, #24]
  406d14:	bl	40685c <ferror@plt+0x40bc>
  406d18:	ldr	x8, [x29, #24]
  406d1c:	mov	w19, w0
  406d20:	cbnz	w0, 406d28 <ferror@plt+0x4588>
  406d24:	ldr	w19, [x8, #20]
  406d28:	mov	x0, x8
  406d2c:	bl	402510 <free@plt>
  406d30:	b	406d40 <ferror@plt+0x45a0>
  406d34:	mov	w19, wzr
  406d38:	b	406d48 <ferror@plt+0x45a8>
  406d3c:	mov	w19, wzr
  406d40:	mov	x0, sp
  406d44:	bl	408a40 <ferror@plt+0x62a0>
  406d48:	mov	w0, w19
  406d4c:	add	sp, sp, #0x460
  406d50:	ldp	x20, x19, [sp, #32]
  406d54:	ldr	x28, [sp, #16]
  406d58:	ldp	x29, x30, [sp], #48
  406d5c:	ret
  406d60:	cbz	w0, 406d8c <ferror@plt+0x45ec>
  406d64:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  406d68:	and	w8, w0, #0x3ff
  406d6c:	add	x9, x9, #0xde0
  406d70:	ldr	x8, [x9, w8, uxtw #3]
  406d74:	cbz	x8, 406d8c <ferror@plt+0x45ec>
  406d78:	ldr	w9, [x8, #36]
  406d7c:	cmp	w9, w0
  406d80:	b.eq	406d94 <ferror@plt+0x45f4>  // b.none
  406d84:	ldr	x8, [x8]
  406d88:	cbnz	x8, 406d78 <ferror@plt+0x45d8>
  406d8c:	mov	w0, #0xffffffff            	// #-1
  406d90:	ret
  406d94:	ldrh	w0, [x8, #40]
  406d98:	ret
  406d9c:	cbz	w0, 406dd4 <ferror@plt+0x4634>
  406da0:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  406da4:	and	w8, w0, #0x3ff
  406da8:	add	x9, x9, #0xde0
  406dac:	ldr	x8, [x9, w8, uxtw #3]
  406db0:	cbz	x8, 406dc8 <ferror@plt+0x4628>
  406db4:	ldr	w9, [x8, #36]
  406db8:	cmp	w9, w0
  406dbc:	b.eq	406dd0 <ferror@plt+0x4630>  // b.none
  406dc0:	ldr	x8, [x8]
  406dc4:	cbnz	x8, 406db4 <ferror@plt+0x4614>
  406dc8:	mov	w0, #0xffffffff            	// #-1
  406dcc:	ret
  406dd0:	ldr	w0, [x8, #32]
  406dd4:	ret
  406dd8:	sub	sp, sp, #0x30
  406ddc:	stp	x29, x30, [sp, #16]
  406de0:	stp	x20, x19, [sp, #32]
  406de4:	add	x29, sp, #0x10
  406de8:	cbz	x0, 406e88 <ferror@plt+0x46e8>
  406dec:	ldrb	w8, [x0]
  406df0:	mov	x19, x0
  406df4:	cbz	w8, 406e18 <ferror@plt+0x4678>
  406df8:	add	x9, x19, #0x1
  406dfc:	mov	w10, #0x1505                	// #5381
  406e00:	add	w10, w10, w10, lsl #5
  406e04:	add	w10, w10, w8, uxtb
  406e08:	ldrb	w8, [x9], #1
  406e0c:	cbnz	w8, 406e00 <ferror@plt+0x4660>
  406e10:	and	w8, w10, #0x3ff
  406e14:	b	406e1c <ferror@plt+0x467c>
  406e18:	mov	w8, #0x105                 	// #261
  406e1c:	adrp	x9, 41f000 <stdout@@GLIBC_2.17+0x1c68>
  406e20:	add	x9, x9, #0xde0
  406e24:	ldr	x20, [x9, x8, lsl #3]
  406e28:	cbz	x20, 406e44 <ferror@plt+0x46a4>
  406e2c:	add	x0, x20, #0x30
  406e30:	mov	x1, x19
  406e34:	bl	4024a0 <strcmp@plt>
  406e38:	cbz	w0, 406e84 <ferror@plt+0x46e4>
  406e3c:	ldr	x20, [x20]
  406e40:	cbnz	x20, 406e2c <ferror@plt+0x468c>
  406e44:	mov	x0, x19
  406e48:	mov	w1, wzr
  406e4c:	bl	406c48 <ferror@plt+0x44a8>
  406e50:	cbnz	w0, 406e88 <ferror@plt+0x46e8>
  406e54:	mov	x0, x19
  406e58:	bl	402670 <if_nametoindex@plt>
  406e5c:	cbnz	w0, 406e88 <ferror@plt+0x46e8>
  406e60:	adrp	x1, 40b000 <ferror@plt+0x8860>
  406e64:	add	x1, x1, #0x7e3
  406e68:	sub	x2, x29, #0x4
  406e6c:	mov	x0, x19
  406e70:	bl	4026a0 <__isoc99_sscanf@plt>
  406e74:	ldur	w8, [x29, #-4]
  406e78:	cmp	w0, #0x1
  406e7c:	csel	w0, w8, wzr, eq  // eq = none
  406e80:	b	406e88 <ferror@plt+0x46e8>
  406e84:	ldr	w0, [x20, #20]
  406e88:	ldp	x20, x19, [sp, #32]
  406e8c:	ldp	x29, x30, [sp, #16]
  406e90:	add	sp, sp, #0x30
  406e94:	ret
  406e98:	adrp	x10, 41d000 <ferror@plt+0x1a860>
  406e9c:	and	w9, w0, #0x3ff
  406ea0:	add	x10, x10, #0xde0
  406ea4:	mov	w8, w0
  406ea8:	ldr	x0, [x10, w9, uxtw #3]
  406eac:	cbz	x0, 406ec8 <ferror@plt+0x4728>
  406eb0:	ldr	w10, [x0, #36]
  406eb4:	ldr	x9, [x0]
  406eb8:	cmp	w10, w8
  406ebc:	b.eq	406ecc <ferror@plt+0x472c>  // b.none
  406ec0:	mov	x0, x9
  406ec4:	cbnz	x9, 406eb0 <ferror@plt+0x4710>
  406ec8:	ret
  406ecc:	ldr	x8, [x0, #8]
  406ed0:	str	x9, [x8]
  406ed4:	cbz	x9, 406edc <ferror@plt+0x473c>
  406ed8:	str	x8, [x9, #8]
  406edc:	ldp	x8, x9, [x0, #16]
  406ee0:	str	x8, [x9]
  406ee4:	cbz	x8, 406eec <ferror@plt+0x474c>
  406ee8:	str	x9, [x8, #8]
  406eec:	b	402510 <free@plt>
  406ef0:	stp	x29, x30, [sp, #-32]!
  406ef4:	stp	x20, x19, [sp, #16]
  406ef8:	adrp	x20, 41d000 <ferror@plt+0x1a860>
  406efc:	ldrb	w8, [x20, #3544]
  406f00:	mov	x29, sp
  406f04:	tbnz	w8, #0, 406f3c <ferror@plt+0x479c>
  406f08:	mov	w1, wzr
  406f0c:	mov	x19, x0
  406f10:	bl	4090b0 <ferror@plt+0x6910>
  406f14:	tbnz	w0, #31, 406f48 <ferror@plt+0x47a8>
  406f18:	adrp	x1, 41c000 <ferror@plt+0x19860>
  406f1c:	ldr	x1, [x1, #4008]
  406f20:	mov	x0, x19
  406f24:	mov	x2, xzr
  406f28:	mov	w3, wzr
  406f2c:	bl	409570 <ferror@plt+0x6dd0>
  406f30:	tbnz	w0, #31, 406f58 <ferror@plt+0x47b8>
  406f34:	mov	w8, #0x1                   	// #1
  406f38:	strb	w8, [x20, #3544]
  406f3c:	ldp	x20, x19, [sp, #16]
  406f40:	ldp	x29, x30, [sp], #32
  406f44:	ret
  406f48:	adrp	x0, 40b000 <ferror@plt+0x8860>
  406f4c:	add	x0, x0, #0x7ea
  406f50:	bl	402150 <perror@plt>
  406f54:	b	406f78 <ferror@plt+0x47d8>
  406f58:	adrp	x8, 41c000 <ferror@plt+0x19860>
  406f5c:	ldr	x8, [x8, #3992]
  406f60:	adrp	x0, 40b000 <ferror@plt+0x8860>
  406f64:	add	x0, x0, #0x803
  406f68:	mov	w1, #0x10                  	// #16
  406f6c:	ldr	x3, [x8]
  406f70:	mov	w2, #0x1                   	// #1
  406f74:	bl	402590 <fwrite@plt>
  406f78:	mov	w0, #0x1                   	// #1
  406f7c:	bl	402140 <exit@plt>
  406f80:	stp	x29, x30, [sp, #-48]!
  406f84:	stp	x22, x21, [sp, #16]
  406f88:	stp	x20, x19, [sp, #32]
  406f8c:	ldr	x8, [x2, #416]
  406f90:	mov	x29, sp
  406f94:	cbz	x8, 407000 <ferror@plt+0x4860>
  406f98:	ldrh	w9, [x8]
  406f9c:	cmp	w9, #0x8
  406fa0:	b.cc	407000 <ferror@plt+0x4860>  // b.lo, b.ul, b.last
  406fa4:	mov	x19, x1
  406fa8:	mov	x20, x0
  406fac:	add	x21, x8, #0x4
  406fb0:	sub	w22, w9, #0x4
  406fb4:	ldrh	w8, [x21]
  406fb8:	cmp	w8, #0x4
  406fbc:	b.cc	407000 <ferror@plt+0x4860>  // b.lo, b.ul, b.last
  406fc0:	cmp	w22, w8
  406fc4:	b.lt	407000 <ferror@plt+0x4860>  // b.tstop
  406fc8:	ldrh	w9, [x21, #2]
  406fcc:	cmp	w9, #0x35
  406fd0:	b.ne	406fe8 <ferror@plt+0x4848>  // b.any
  406fd4:	add	x1, x21, #0x4
  406fd8:	mov	x0, x19
  406fdc:	mov	x2, x20
  406fe0:	bl	407010 <ferror@plt+0x4870>
  406fe4:	ldrh	w8, [x21]
  406fe8:	add	w8, w8, #0x3
  406fec:	and	w8, w8, #0x1fffc
  406ff0:	sub	w22, w22, w8
  406ff4:	cmp	w22, #0x3
  406ff8:	add	x21, x21, x8
  406ffc:	b.gt	406fb4 <ferror@plt+0x4814>
  407000:	ldp	x20, x19, [sp, #32]
  407004:	ldp	x22, x21, [sp, #16]
  407008:	ldp	x29, x30, [sp], #48
  40700c:	ret
  407010:	stp	x29, x30, [sp, #-48]!
  407014:	stp	x22, x21, [sp, #16]
  407018:	mov	x22, x0
  40701c:	mov	x0, x1
  407020:	stp	x20, x19, [sp, #32]
  407024:	mov	x29, sp
  407028:	mov	x21, x2
  40702c:	mov	x20, x1
  407030:	bl	402120 <strlen@plt>
  407034:	add	x0, x0, #0x41
  407038:	bl	4022d0 <malloc@plt>
  40703c:	mov	x19, x0
  407040:	cbz	x0, 407110 <ferror@plt+0x4970>
  407044:	ldr	w8, [x22, #4]
  407048:	add	x0, x19, #0x40
  40704c:	mov	x1, x20
  407050:	str	w8, [x19, #36]
  407054:	bl	4025d0 <strcpy@plt>
  407058:	ldrh	w8, [x22, #2]
  40705c:	strh	w8, [x19, #40]
  407060:	ldr	w8, [x22, #8]
  407064:	str	w8, [x19, #32]
  407068:	cbz	x21, 407088 <ferror@plt+0x48e8>
  40706c:	ldr	x9, [x21, #56]
  407070:	add	x8, x19, #0x30
  407074:	add	x10, x21, #0x30
  407078:	str	x8, [x21, #56]
  40707c:	stp	x10, x9, [x19, #48]
  407080:	str	x8, [x9]
  407084:	b	4070bc <ferror@plt+0x491c>
  407088:	ldr	w8, [x22, #4]
  40708c:	adrp	x9, 41d000 <ferror@plt+0x1a860>
  407090:	add	x9, x9, #0xde0
  407094:	and	x8, x8, #0x3ff
  407098:	add	x8, x9, x8, lsl #3
  40709c:	ldr	x9, [x8]
  4070a0:	str	x9, [x19]
  4070a4:	cbz	x9, 4070ac <ferror@plt+0x490c>
  4070a8:	str	x19, [x9, #8]
  4070ac:	str	x19, [x8]
  4070b0:	str	x8, [x19, #8]
  4070b4:	add	x8, x19, #0x30
  4070b8:	stp	x8, x8, [x19, #48]
  4070bc:	ldrb	w8, [x20]
  4070c0:	cbz	w8, 4070e4 <ferror@plt+0x4944>
  4070c4:	add	x9, x20, #0x1
  4070c8:	mov	w10, #0x1505                	// #5381
  4070cc:	add	w10, w10, w10, lsl #5
  4070d0:	add	w10, w10, w8, uxtb
  4070d4:	ldrb	w8, [x9], #1
  4070d8:	cbnz	w8, 4070cc <ferror@plt+0x492c>
  4070dc:	and	w8, w10, #0x3ff
  4070e0:	b	4070e8 <ferror@plt+0x4948>
  4070e4:	mov	w8, #0x105                 	// #261
  4070e8:	adrp	x9, 41f000 <stdout@@GLIBC_2.17+0x1c68>
  4070ec:	add	x9, x9, #0xde0
  4070f0:	add	x8, x9, x8, lsl #3
  4070f4:	ldr	x10, [x8]
  4070f8:	mov	x9, x19
  4070fc:	str	x10, [x9, #16]!
  407100:	cbz	x10, 407108 <ferror@plt+0x4968>
  407104:	str	x9, [x10, #8]
  407108:	str	x9, [x8]
  40710c:	str	x8, [x19, #24]
  407110:	mov	x0, x19
  407114:	ldp	x20, x19, [sp, #32]
  407118:	ldp	x22, x21, [sp, #16]
  40711c:	ldp	x29, x30, [sp], #48
  407120:	ret
  407124:	stp	x29, x30, [sp, #-80]!
  407128:	stp	x22, x21, [sp, #48]
  40712c:	stp	x20, x19, [sp, #64]
  407130:	mov	w19, w4
  407134:	mov	x20, x3
  407138:	mov	w22, w1
  40713c:	cmp	w1, #0x10
  407140:	mov	x21, x0
  407144:	stp	x26, x25, [sp, #16]
  407148:	stp	x24, x23, [sp, #32]
  40714c:	mov	x29, sp
  407150:	b.eq	407184 <ferror@plt+0x49e4>  // b.none
  407154:	cmp	w22, #0x4
  407158:	b.ne	4071bc <ferror@plt+0x4a1c>  // b.any
  40715c:	sub	w8, w2, #0x300
  407160:	cmp	w8, #0xa
  407164:	b.hi	4071bc <ferror@plt+0x4a1c>  // b.pmore
  407168:	mov	w9, #0x1                   	// #1
  40716c:	lsl	w8, w9, w8
  407170:	mov	w9, #0x501                 	// #1281
  407174:	tst	w8, w9
  407178:	b.eq	4071bc <ferror@plt+0x4a1c>  // b.none
  40717c:	mov	w0, #0x2                   	// #2
  407180:	b	407198 <ferror@plt+0x49f8>
  407184:	cmp	w2, #0x337
  407188:	b.eq	407194 <ferror@plt+0x49f4>  // b.none
  40718c:	cmp	w2, #0x301
  407190:	b.ne	4071bc <ferror@plt+0x4a1c>  // b.any
  407194:	mov	w0, #0xa                   	// #10
  407198:	mov	x1, x21
  40719c:	mov	x2, x20
  4071a0:	mov	w3, w19
  4071a4:	ldp	x20, x19, [sp, #64]
  4071a8:	ldp	x22, x21, [sp, #48]
  4071ac:	ldp	x24, x23, [sp, #32]
  4071b0:	ldp	x26, x25, [sp, #16]
  4071b4:	ldp	x29, x30, [sp], #80
  4071b8:	b	402790 <inet_ntop@plt>
  4071bc:	ldrb	w3, [x21]
  4071c0:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4071c4:	sxtw	x1, w19
  4071c8:	add	x2, x2, #0x815
  4071cc:	mov	x0, x20
  4071d0:	bl	402240 <snprintf@plt>
  4071d4:	cmp	w22, #0x2
  4071d8:	b.lt	40722c <ferror@plt+0x4a8c>  // b.tstop
  4071dc:	cmp	w19, #0x3
  4071e0:	b.lt	40722c <ferror@plt+0x4a8c>  // b.tstop
  4071e4:	mov	w23, w22
  4071e8:	adrp	x22, 40b000 <ferror@plt+0x8860>
  4071ec:	sub	w24, w19, #0x2
  4071f0:	mov	w25, #0x2                   	// #2
  4071f4:	mov	w26, #0x1                   	// #1
  4071f8:	add	x22, x22, #0x814
  4071fc:	ldrb	w3, [x21, x26]
  407200:	add	x0, x20, x25
  407204:	sxtw	x1, w24
  407208:	mov	x2, x22
  40720c:	bl	402240 <snprintf@plt>
  407210:	add	x26, x26, #0x1
  407214:	cmp	x26, x23
  407218:	b.cs	40722c <ferror@plt+0x4a8c>  // b.hs, b.nlast
  40721c:	add	x25, x25, #0x3
  407220:	cmp	w25, w19
  407224:	sub	w24, w24, #0x3
  407228:	b.lt	4071fc <ferror@plt+0x4a5c>  // b.tstop
  40722c:	mov	x0, x20
  407230:	ldp	x20, x19, [sp, #64]
  407234:	ldp	x22, x21, [sp, #48]
  407238:	ldp	x24, x23, [sp, #32]
  40723c:	ldp	x26, x25, [sp, #16]
  407240:	ldp	x29, x30, [sp], #80
  407244:	ret
  407248:	sub	sp, sp, #0x160
  40724c:	stp	x22, x21, [sp, #320]
  407250:	stp	x20, x19, [sp, #336]
  407254:	mov	w21, w1
  407258:	mov	x20, x0
  40725c:	mov	w1, #0x2e                  	// #46
  407260:	mov	x0, x2
  407264:	stp	x29, x30, [sp, #272]
  407268:	str	x28, [sp, #288]
  40726c:	stp	x24, x23, [sp, #304]
  407270:	add	x29, sp, #0x110
  407274:	mov	x19, x2
  407278:	bl	402570 <strchr@plt>
  40727c:	cbz	x0, 4072ac <ferror@plt+0x4b0c>
  407280:	add	x0, sp, #0x8
  407284:	mov	w2, #0x2                   	// #2
  407288:	mov	x1, x19
  40728c:	bl	4046e4 <ferror@plt+0x1f44>
  407290:	cbnz	w0, 407320 <ferror@plt+0x4b80>
  407294:	cmp	w21, #0x4
  407298:	b.lt	40733c <ferror@plt+0x4b9c>  // b.tstop
  40729c:	ldr	w8, [sp, #16]
  4072a0:	mov	w0, #0x4                   	// #4
  4072a4:	str	w8, [x20]
  4072a8:	b	40734c <ferror@plt+0x4bac>
  4072ac:	cmp	w21, #0x1
  4072b0:	b.lt	407344 <ferror@plt+0x4ba4>  // b.tstop
  4072b4:	mov	w24, w21
  4072b8:	adrp	x21, 40b000 <ferror@plt+0x8860>
  4072bc:	mov	x23, xzr
  4072c0:	add	x21, x21, #0x833
  4072c4:	mov	w1, #0x3a                  	// #58
  4072c8:	mov	x0, x19
  4072cc:	bl	402570 <strchr@plt>
  4072d0:	mov	x22, x0
  4072d4:	cbz	x0, 4072dc <ferror@plt+0x4b3c>
  4072d8:	strb	wzr, [x22], #1
  4072dc:	add	x2, sp, #0x8
  4072e0:	mov	x0, x19
  4072e4:	mov	x1, x21
  4072e8:	bl	4026a0 <__isoc99_sscanf@plt>
  4072ec:	cmp	w0, #0x1
  4072f0:	b.ne	407320 <ferror@plt+0x4b80>  // b.any
  4072f4:	ldr	w8, [sp, #8]
  4072f8:	cmp	w8, #0xff
  4072fc:	b.hi	407320 <ferror@plt+0x4b80>  // b.pmore
  407300:	strb	w8, [x20, x23]
  407304:	cbz	x22, 407348 <ferror@plt+0x4ba8>
  407308:	add	x23, x23, #0x1
  40730c:	cmp	x24, x23
  407310:	mov	x19, x22
  407314:	b.ne	4072c4 <ferror@plt+0x4b24>  // b.any
  407318:	mov	w23, w24
  40731c:	b	407348 <ferror@plt+0x4ba8>
  407320:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407324:	ldr	x8, [x8, #3992]
  407328:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40732c:	add	x1, x1, #0x81a
  407330:	mov	x2, x19
  407334:	ldr	x0, [x8]
  407338:	bl	402760 <fprintf@plt>
  40733c:	mov	w0, #0xffffffff            	// #-1
  407340:	b	40734c <ferror@plt+0x4bac>
  407344:	mov	w23, wzr
  407348:	add	w0, w23, #0x1
  40734c:	ldp	x20, x19, [sp, #336]
  407350:	ldp	x22, x21, [sp, #320]
  407354:	ldp	x24, x23, [sp, #304]
  407358:	ldr	x28, [sp, #288]
  40735c:	ldp	x29, x30, [sp, #272]
  407360:	add	sp, sp, #0x160
  407364:	ret
  407368:	stp	x29, x30, [sp, #-32]!
  40736c:	str	x19, [sp, #16]
  407370:	mov	x19, x0
  407374:	mov	w0, #0x10                  	// #16
  407378:	mov	x29, sp
  40737c:	bl	4022d0 <malloc@plt>
  407380:	cbz	x0, 407390 <ferror@plt+0x4bf0>
  407384:	str	x19, [x0]
  407388:	str	wzr, [x0, #8]
  40738c:	strh	wzr, [x0, #12]
  407390:	ldr	x19, [sp, #16]
  407394:	ldp	x29, x30, [sp], #32
  407398:	ret
  40739c:	stp	x29, x30, [sp, #-32]!
  4073a0:	stp	x20, x19, [sp, #16]
  4073a4:	ldr	x20, [x0]
  4073a8:	mov	x29, sp
  4073ac:	ldr	w8, [x20, #8]
  4073b0:	cbnz	w8, 4073e8 <ferror@plt+0x4c48>
  4073b4:	ldr	x1, [x20]
  4073b8:	mov	x19, x0
  4073bc:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4073c0:	add	x0, x0, #0xd76
  4073c4:	bl	402130 <fputs@plt>
  4073c8:	ldr	x0, [x20]
  4073cc:	bl	4025c0 <fflush@plt>
  4073d0:	mov	x0, x20
  4073d4:	bl	402510 <free@plt>
  4073d8:	str	xzr, [x19]
  4073dc:	ldp	x20, x19, [sp, #16]
  4073e0:	ldp	x29, x30, [sp], #32
  4073e4:	ret
  4073e8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4073ec:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4073f0:	adrp	x3, 40b000 <ferror@plt+0x8860>
  4073f4:	add	x0, x0, #0x844
  4073f8:	add	x1, x1, #0x855
  4073fc:	add	x3, x3, #0x863
  407400:	mov	w2, #0x6e                  	// #110
  407404:	bl	4026f0 <__assert_fail@plt>
  407408:	and	w8, w1, #0x1
  40740c:	strb	w8, [x0, #12]
  407410:	ret
  407414:	stp	x29, x30, [sp, #-32]!
  407418:	stp	x20, x19, [sp, #16]
  40741c:	mov	x19, x0
  407420:	ldrb	w0, [x0, #13]
  407424:	mov	x20, x1
  407428:	mov	x29, sp
  40742c:	cbz	w0, 407438 <ferror@plt+0x4c98>
  407430:	ldr	x1, [x19]
  407434:	bl	402210 <putc@plt>
  407438:	mov	w8, #0x2c                  	// #44
  40743c:	mov	x0, x19
  407440:	strb	w8, [x19, #13]
  407444:	bl	40748c <ferror@plt+0x4cec>
  407448:	mov	x0, x19
  40744c:	mov	x1, x20
  407450:	strb	wzr, [x19, #13]
  407454:	bl	4074f4 <ferror@plt+0x4d54>
  407458:	ldr	x1, [x19]
  40745c:	mov	w0, #0x3a                  	// #58
  407460:	bl	402210 <putc@plt>
  407464:	ldrb	w8, [x19, #12]
  407468:	cbz	w8, 407480 <ferror@plt+0x4ce0>
  40746c:	ldr	x1, [x19]
  407470:	ldp	x20, x19, [sp, #16]
  407474:	mov	w0, #0x20                  	// #32
  407478:	ldp	x29, x30, [sp], #32
  40747c:	b	402210 <putc@plt>
  407480:	ldp	x20, x19, [sp, #16]
  407484:	ldp	x29, x30, [sp], #32
  407488:	ret
  40748c:	stp	x29, x30, [sp, #-48]!
  407490:	stp	x20, x19, [sp, #32]
  407494:	ldrb	w8, [x0, #12]
  407498:	str	x21, [sp, #16]
  40749c:	mov	x29, sp
  4074a0:	cbz	w8, 4074e4 <ferror@plt+0x4d44>
  4074a4:	ldr	x1, [x0]
  4074a8:	mov	x19, x0
  4074ac:	mov	w0, #0xa                   	// #10
  4074b0:	bl	402210 <putc@plt>
  4074b4:	ldr	w8, [x19, #8]
  4074b8:	cbz	w8, 4074e4 <ferror@plt+0x4d44>
  4074bc:	adrp	x20, 40b000 <ferror@plt+0x8860>
  4074c0:	mov	w21, wzr
  4074c4:	add	x20, x20, #0x8ac
  4074c8:	ldr	x1, [x19]
  4074cc:	mov	x0, x20
  4074d0:	bl	402130 <fputs@plt>
  4074d4:	ldr	w8, [x19, #8]
  4074d8:	add	w21, w21, #0x1
  4074dc:	cmp	w21, w8
  4074e0:	b.cc	4074c8 <ferror@plt+0x4d28>  // b.lo, b.ul, b.last
  4074e4:	ldp	x20, x19, [sp, #32]
  4074e8:	ldr	x21, [sp, #16]
  4074ec:	ldp	x29, x30, [sp], #48
  4074f0:	ret
  4074f4:	stp	x29, x30, [sp, #-96]!
  4074f8:	stp	x28, x27, [sp, #16]
  4074fc:	stp	x26, x25, [sp, #32]
  407500:	stp	x24, x23, [sp, #48]
  407504:	stp	x22, x21, [sp, #64]
  407508:	stp	x20, x19, [sp, #80]
  40750c:	ldr	x8, [x0]
  407510:	mov	x19, x0
  407514:	mov	x20, x1
  407518:	mov	w0, #0x22                  	// #34
  40751c:	mov	x1, x8
  407520:	mov	x29, sp
  407524:	bl	402210 <putc@plt>
  407528:	adrp	x21, 40b000 <ferror@plt+0x8860>
  40752c:	adrp	x22, 40b000 <ferror@plt+0x8860>
  407530:	adrp	x23, 40b000 <ferror@plt+0x8860>
  407534:	adrp	x24, 40b000 <ferror@plt+0x8860>
  407538:	adrp	x25, 40b000 <ferror@plt+0x8860>
  40753c:	adrp	x26, 40b000 <ferror@plt+0x8860>
  407540:	adrp	x27, 40b000 <ferror@plt+0x8860>
  407544:	adrp	x28, 40b000 <ferror@plt+0x8860>
  407548:	add	x21, x21, #0x836
  40754c:	add	x22, x22, #0x8b1
  407550:	add	x23, x23, #0x8b4
  407554:	add	x24, x24, #0x8ba
  407558:	add	x25, x25, #0x8b7
  40755c:	add	x26, x26, #0x8c3
  407560:	add	x27, x27, #0x8c6
  407564:	add	x28, x28, #0x8c0
  407568:	ldrb	w0, [x20]
  40756c:	cmp	w0, #0x21
  407570:	b.gt	40759c <ferror@plt+0x4dfc>
  407574:	cmp	w0, #0xd
  407578:	b.hi	407610 <ferror@plt+0x4e70>  // b.pmore
  40757c:	adr	x8, 40758c <ferror@plt+0x4dec>
  407580:	ldrb	w9, [x21, x0]
  407584:	add	x8, x8, x9, lsl #2
  407588:	br	x8
  40758c:	ldr	x1, [x19]
  407590:	adrp	x0, 40b000 <ferror@plt+0x8860>
  407594:	add	x0, x0, #0x8bd
  407598:	b	407604 <ferror@plt+0x4e64>
  40759c:	cmp	w0, #0x22
  4075a0:	b.eq	4075f0 <ferror@plt+0x4e50>  // b.none
  4075a4:	cmp	w0, #0x27
  4075a8:	b.eq	4075fc <ferror@plt+0x4e5c>  // b.none
  4075ac:	cmp	w0, #0x5c
  4075b0:	b.ne	407610 <ferror@plt+0x4e70>  // b.any
  4075b4:	ldr	x1, [x19]
  4075b8:	mov	x0, x28
  4075bc:	b	407604 <ferror@plt+0x4e64>
  4075c0:	ldr	x1, [x19]
  4075c4:	mov	x0, x22
  4075c8:	b	407604 <ferror@plt+0x4e64>
  4075cc:	ldr	x1, [x19]
  4075d0:	mov	x0, x23
  4075d4:	b	407604 <ferror@plt+0x4e64>
  4075d8:	ldr	x1, [x19]
  4075dc:	mov	x0, x24
  4075e0:	b	407604 <ferror@plt+0x4e64>
  4075e4:	ldr	x1, [x19]
  4075e8:	mov	x0, x25
  4075ec:	b	407604 <ferror@plt+0x4e64>
  4075f0:	ldr	x1, [x19]
  4075f4:	mov	x0, x26
  4075f8:	b	407604 <ferror@plt+0x4e64>
  4075fc:	ldr	x1, [x19]
  407600:	mov	x0, x27
  407604:	bl	402130 <fputs@plt>
  407608:	add	x20, x20, #0x1
  40760c:	b	407568 <ferror@plt+0x4dc8>
  407610:	ldr	x1, [x19]
  407614:	bl	402210 <putc@plt>
  407618:	b	407608 <ferror@plt+0x4e68>
  40761c:	ldr	x1, [x19]
  407620:	ldp	x20, x19, [sp, #80]
  407624:	ldp	x22, x21, [sp, #64]
  407628:	ldp	x24, x23, [sp, #48]
  40762c:	ldp	x26, x25, [sp, #32]
  407630:	ldp	x28, x27, [sp, #16]
  407634:	mov	w0, #0x22                  	// #34
  407638:	ldp	x29, x30, [sp], #96
  40763c:	b	402210 <putc@plt>
  407640:	sub	sp, sp, #0x120
  407644:	stp	x29, x30, [sp, #240]
  407648:	add	x29, sp, #0xf0
  40764c:	mov	x8, #0xffffffffffffffd0    	// #-48
  407650:	mov	x9, sp
  407654:	sub	x10, x29, #0x70
  407658:	movk	x8, #0xff80, lsl #32
  40765c:	add	x11, x29, #0x30
  407660:	add	x9, x9, #0x80
  407664:	add	x10, x10, #0x30
  407668:	stp	x20, x19, [sp, #272]
  40766c:	stp	x2, x3, [x29, #-112]
  407670:	stp	x4, x5, [x29, #-96]
  407674:	stp	x6, x7, [x29, #-80]
  407678:	stp	q1, q2, [sp, #16]
  40767c:	stp	q3, q4, [sp, #48]
  407680:	str	q0, [sp]
  407684:	stp	q5, q6, [sp, #80]
  407688:	str	q7, [sp, #112]
  40768c:	stp	x9, x8, [x29, #-16]
  407690:	stp	x11, x10, [x29, #-32]
  407694:	mov	x19, x0
  407698:	ldrb	w0, [x0, #13]
  40769c:	mov	x20, x1
  4076a0:	str	x28, [sp, #256]
  4076a4:	cbz	w0, 4076b0 <ferror@plt+0x4f10>
  4076a8:	ldr	x1, [x19]
  4076ac:	bl	402210 <putc@plt>
  4076b0:	mov	w8, #0x2c                  	// #44
  4076b4:	strb	w8, [x19, #13]
  4076b8:	ldp	q0, q1, [x29, #-32]
  4076bc:	ldr	x0, [x19]
  4076c0:	sub	x2, x29, #0x40
  4076c4:	mov	x1, x20
  4076c8:	stp	q0, q1, [x29, #-64]
  4076cc:	bl	4026d0 <vfprintf@plt>
  4076d0:	ldp	x20, x19, [sp, #272]
  4076d4:	ldr	x28, [sp, #256]
  4076d8:	ldp	x29, x30, [sp, #240]
  4076dc:	add	sp, sp, #0x120
  4076e0:	ret
  4076e4:	stp	x29, x30, [sp, #-32]!
  4076e8:	str	x19, [sp, #16]
  4076ec:	mov	x19, x0
  4076f0:	ldrb	w0, [x0, #13]
  4076f4:	mov	x29, sp
  4076f8:	cbz	w0, 407704 <ferror@plt+0x4f64>
  4076fc:	ldr	x1, [x19]
  407700:	bl	402210 <putc@plt>
  407704:	ldr	x1, [x19]
  407708:	mov	w8, #0x2c                  	// #44
  40770c:	mov	w0, #0x7b                  	// #123
  407710:	strb	w8, [x19, #13]
  407714:	bl	402210 <putc@plt>
  407718:	ldr	w8, [x19, #8]
  40771c:	strb	wzr, [x19, #13]
  407720:	add	w8, w8, #0x1
  407724:	str	w8, [x19, #8]
  407728:	ldr	x19, [sp, #16]
  40772c:	ldp	x29, x30, [sp], #32
  407730:	ret
  407734:	mov	w1, #0x7d                  	// #125
  407738:	b	40773c <ferror@plt+0x4f9c>
  40773c:	stp	x29, x30, [sp, #-32]!
  407740:	stp	x20, x19, [sp, #16]
  407744:	ldr	w8, [x0, #8]
  407748:	mov	x29, sp
  40774c:	cbz	w8, 407790 <ferror@plt+0x4ff0>
  407750:	ldrb	w9, [x0, #13]
  407754:	mov	x19, x0
  407758:	mov	w20, w1
  40775c:	sub	w8, w8, #0x1
  407760:	str	w8, [x0, #8]
  407764:	cbz	w9, 407770 <ferror@plt+0x4fd0>
  407768:	mov	x0, x19
  40776c:	bl	40748c <ferror@plt+0x4cec>
  407770:	ldr	x1, [x19]
  407774:	mov	w0, w20
  407778:	bl	402210 <putc@plt>
  40777c:	mov	w8, #0x2c                  	// #44
  407780:	strb	w8, [x19, #13]
  407784:	ldp	x20, x19, [sp, #16]
  407788:	ldp	x29, x30, [sp], #32
  40778c:	ret
  407790:	adrp	x0, 40b000 <ferror@plt+0x8860>
  407794:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407798:	adrp	x3, 40b000 <ferror@plt+0x8860>
  40779c:	add	x0, x0, #0x8c9
  4077a0:	add	x1, x1, #0x855
  4077a4:	add	x3, x3, #0x8d9
  4077a8:	mov	w2, #0x85                  	// #133
  4077ac:	bl	4026f0 <__assert_fail@plt>
  4077b0:	stp	x29, x30, [sp, #-32]!
  4077b4:	str	x19, [sp, #16]
  4077b8:	mov	x19, x0
  4077bc:	ldrb	w0, [x0, #13]
  4077c0:	mov	x29, sp
  4077c4:	cbz	w0, 4077d0 <ferror@plt+0x5030>
  4077c8:	ldr	x1, [x19]
  4077cc:	bl	402210 <putc@plt>
  4077d0:	ldr	x1, [x19]
  4077d4:	mov	w8, #0x2c                  	// #44
  4077d8:	mov	w0, #0x5b                  	// #91
  4077dc:	strb	w8, [x19, #13]
  4077e0:	bl	402210 <putc@plt>
  4077e4:	ldr	w8, [x19, #8]
  4077e8:	ldrb	w9, [x19, #12]
  4077ec:	strb	wzr, [x19, #13]
  4077f0:	add	w8, w8, #0x1
  4077f4:	str	w8, [x19, #8]
  4077f8:	cbz	w9, 407810 <ferror@plt+0x5070>
  4077fc:	ldr	x1, [x19]
  407800:	ldr	x19, [sp, #16]
  407804:	mov	w0, #0x20                  	// #32
  407808:	ldp	x29, x30, [sp], #32
  40780c:	b	402210 <putc@plt>
  407810:	ldr	x19, [sp, #16]
  407814:	ldp	x29, x30, [sp], #32
  407818:	ret
  40781c:	stp	x29, x30, [sp, #-32]!
  407820:	ldrb	w8, [x0, #12]
  407824:	str	x19, [sp, #16]
  407828:	mov	x19, x0
  40782c:	mov	x29, sp
  407830:	cbz	w8, 407848 <ferror@plt+0x50a8>
  407834:	ldrb	w8, [x19, #13]
  407838:	cbz	w8, 407848 <ferror@plt+0x50a8>
  40783c:	ldr	x1, [x19]
  407840:	mov	w0, #0x20                  	// #32
  407844:	bl	402210 <putc@plt>
  407848:	strb	wzr, [x19, #13]
  40784c:	mov	x0, x19
  407850:	ldr	x19, [sp, #16]
  407854:	mov	w1, #0x5d                  	// #93
  407858:	ldp	x29, x30, [sp], #32
  40785c:	b	40773c <ferror@plt+0x4f9c>
  407860:	stp	x29, x30, [sp, #-32]!
  407864:	stp	x20, x19, [sp, #16]
  407868:	mov	x19, x0
  40786c:	ldrb	w0, [x0, #13]
  407870:	mov	x20, x1
  407874:	mov	x29, sp
  407878:	cbz	w0, 407884 <ferror@plt+0x50e4>
  40787c:	ldr	x1, [x19]
  407880:	bl	402210 <putc@plt>
  407884:	mov	w8, #0x2c                  	// #44
  407888:	strb	w8, [x19, #13]
  40788c:	mov	x0, x19
  407890:	mov	x1, x20
  407894:	ldp	x20, x19, [sp, #16]
  407898:	ldp	x29, x30, [sp], #32
  40789c:	b	4074f4 <ferror@plt+0x4d54>
  4078a0:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4078a4:	adrp	x9, 40b000 <ferror@plt+0x8860>
  4078a8:	add	x8, x8, #0x88d
  4078ac:	add	x9, x9, #0x888
  4078b0:	tst	w1, #0x1
  4078b4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4078b8:	csel	x2, x9, x8, ne  // ne = any
  4078bc:	add	x1, x1, #0x421
  4078c0:	b	407640 <ferror@plt+0x4ea0>
  4078c4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4078c8:	add	x1, x1, #0x893
  4078cc:	b	407640 <ferror@plt+0x4ea0>
  4078d0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4078d4:	add	x1, x1, #0x898
  4078d8:	b	407640 <ferror@plt+0x4ea0>
  4078dc:	and	w2, w1, #0xff
  4078e0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4078e4:	add	x1, x1, #0x89b
  4078e8:	b	407640 <ferror@plt+0x4ea0>
  4078ec:	and	w2, w1, #0xffff
  4078f0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4078f4:	add	x1, x1, #0x8a0
  4078f8:	b	407640 <ferror@plt+0x4ea0>
  4078fc:	mov	w2, w1
  407900:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407904:	add	x1, x1, #0x902
  407908:	b	407640 <ferror@plt+0x4ea0>
  40790c:	mov	x2, x1
  407910:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407914:	add	x1, x1, #0x8a4
  407918:	b	407640 <ferror@plt+0x4ea0>
  40791c:	mov	x2, x1
  407920:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407924:	add	x1, x1, #0x8a8
  407928:	b	407640 <ferror@plt+0x4ea0>
  40792c:	mov	x2, x1
  407930:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407934:	add	x1, x1, #0x8a4
  407938:	b	407640 <ferror@plt+0x4ea0>
  40793c:	mov	x2, x1
  407940:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407944:	add	x1, x1, #0x2bd
  407948:	b	407640 <ferror@plt+0x4ea0>
  40794c:	mov	w2, w1
  407950:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407954:	add	x1, x1, #0x22b
  407958:	b	407640 <ferror@plt+0x4ea0>
  40795c:	mov	x2, x1
  407960:	adrp	x1, 40a000 <ferror@plt+0x7860>
  407964:	add	x1, x1, #0xf4f
  407968:	b	407640 <ferror@plt+0x4ea0>
  40796c:	stp	x29, x30, [sp, #-32]!
  407970:	stp	x20, x19, [sp, #16]
  407974:	mov	x29, sp
  407978:	mov	x19, x2
  40797c:	mov	x20, x0
  407980:	bl	407414 <ferror@plt+0x4c74>
  407984:	mov	x0, x20
  407988:	mov	x1, x19
  40798c:	ldp	x20, x19, [sp, #16]
  407990:	ldp	x29, x30, [sp], #32
  407994:	b	407860 <ferror@plt+0x50c0>
  407998:	stp	x29, x30, [sp, #-32]!
  40799c:	stp	x20, x19, [sp, #16]
  4079a0:	mov	x29, sp
  4079a4:	mov	w19, w2
  4079a8:	mov	x20, x0
  4079ac:	bl	407414 <ferror@plt+0x4c74>
  4079b0:	tst	w19, #0x1
  4079b4:	mov	x0, x20
  4079b8:	ldp	x20, x19, [sp, #16]
  4079bc:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4079c0:	adrp	x9, 40b000 <ferror@plt+0x8860>
  4079c4:	add	x8, x8, #0x88d
  4079c8:	add	x9, x9, #0x888
  4079cc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4079d0:	csel	x2, x9, x8, ne  // ne = any
  4079d4:	add	x1, x1, #0x421
  4079d8:	ldp	x29, x30, [sp], #32
  4079dc:	b	407640 <ferror@plt+0x4ea0>
  4079e0:	str	d8, [sp, #-32]!
  4079e4:	stp	x29, x30, [sp, #8]
  4079e8:	str	x19, [sp, #24]
  4079ec:	mov	x29, sp
  4079f0:	mov	v8.16b, v0.16b
  4079f4:	mov	x19, x0
  4079f8:	bl	407414 <ferror@plt+0x4c74>
  4079fc:	mov	x0, x19
  407a00:	ldr	x19, [sp, #24]
  407a04:	ldp	x29, x30, [sp, #8]
  407a08:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407a0c:	add	x1, x1, #0x898
  407a10:	mov	v0.16b, v8.16b
  407a14:	ldr	d8, [sp], #32
  407a18:	b	407640 <ferror@plt+0x4ea0>
  407a1c:	stp	x29, x30, [sp, #-32]!
  407a20:	stp	x20, x19, [sp, #16]
  407a24:	mov	x29, sp
  407a28:	mov	w19, w2
  407a2c:	mov	x20, x0
  407a30:	bl	407414 <ferror@plt+0x4c74>
  407a34:	mov	x0, x20
  407a38:	mov	w2, w19
  407a3c:	ldp	x20, x19, [sp, #16]
  407a40:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407a44:	add	x1, x1, #0x902
  407a48:	ldp	x29, x30, [sp], #32
  407a4c:	b	407640 <ferror@plt+0x4ea0>
  407a50:	stp	x29, x30, [sp, #-32]!
  407a54:	stp	x20, x19, [sp, #16]
  407a58:	mov	x29, sp
  407a5c:	mov	x19, x2
  407a60:	mov	x20, x0
  407a64:	bl	407414 <ferror@plt+0x4c74>
  407a68:	mov	x0, x20
  407a6c:	mov	x2, x19
  407a70:	ldp	x20, x19, [sp, #16]
  407a74:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407a78:	add	x1, x1, #0x8a4
  407a7c:	ldp	x29, x30, [sp], #32
  407a80:	b	407640 <ferror@plt+0x4ea0>
  407a84:	stp	x29, x30, [sp, #-32]!
  407a88:	stp	x20, x19, [sp, #16]
  407a8c:	mov	x29, sp
  407a90:	mov	x19, x2
  407a94:	mov	x20, x0
  407a98:	bl	407414 <ferror@plt+0x4c74>
  407a9c:	mov	x0, x20
  407aa0:	mov	x2, x19
  407aa4:	ldp	x20, x19, [sp, #16]
  407aa8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407aac:	add	x1, x1, #0x8a8
  407ab0:	ldp	x29, x30, [sp], #32
  407ab4:	b	407640 <ferror@plt+0x4ea0>
  407ab8:	stp	x29, x30, [sp, #-32]!
  407abc:	stp	x20, x19, [sp, #16]
  407ac0:	mov	x29, sp
  407ac4:	mov	w19, w2
  407ac8:	mov	x20, x0
  407acc:	bl	407414 <ferror@plt+0x4c74>
  407ad0:	and	w2, w19, #0xff
  407ad4:	mov	x0, x20
  407ad8:	ldp	x20, x19, [sp, #16]
  407adc:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407ae0:	add	x1, x1, #0x89b
  407ae4:	ldp	x29, x30, [sp], #32
  407ae8:	b	407640 <ferror@plt+0x4ea0>
  407aec:	stp	x29, x30, [sp, #-32]!
  407af0:	stp	x20, x19, [sp, #16]
  407af4:	mov	x29, sp
  407af8:	mov	w19, w2
  407afc:	mov	x20, x0
  407b00:	bl	407414 <ferror@plt+0x4c74>
  407b04:	and	w2, w19, #0xffff
  407b08:	mov	x0, x20
  407b0c:	ldp	x20, x19, [sp, #16]
  407b10:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407b14:	add	x1, x1, #0x8a0
  407b18:	ldp	x29, x30, [sp], #32
  407b1c:	b	407640 <ferror@plt+0x4ea0>
  407b20:	stp	x29, x30, [sp, #-32]!
  407b24:	stp	x20, x19, [sp, #16]
  407b28:	mov	x29, sp
  407b2c:	mov	x19, x2
  407b30:	mov	x20, x0
  407b34:	bl	407414 <ferror@plt+0x4c74>
  407b38:	mov	x0, x20
  407b3c:	mov	x2, x19
  407b40:	ldp	x20, x19, [sp, #16]
  407b44:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407b48:	add	x1, x1, #0x8a4
  407b4c:	ldp	x29, x30, [sp], #32
  407b50:	b	407640 <ferror@plt+0x4ea0>
  407b54:	stp	x29, x30, [sp, #-32]!
  407b58:	stp	x20, x19, [sp, #16]
  407b5c:	mov	x29, sp
  407b60:	mov	x19, x2
  407b64:	mov	x20, x0
  407b68:	bl	407414 <ferror@plt+0x4c74>
  407b6c:	mov	x0, x20
  407b70:	mov	x2, x19
  407b74:	ldp	x20, x19, [sp, #16]
  407b78:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407b7c:	add	x1, x1, #0x2bd
  407b80:	ldp	x29, x30, [sp], #32
  407b84:	b	407640 <ferror@plt+0x4ea0>
  407b88:	stp	x29, x30, [sp, #-32]!
  407b8c:	stp	x20, x19, [sp, #16]
  407b90:	mov	x29, sp
  407b94:	mov	w19, w2
  407b98:	mov	x20, x0
  407b9c:	bl	407414 <ferror@plt+0x4c74>
  407ba0:	mov	x0, x20
  407ba4:	mov	w2, w19
  407ba8:	ldp	x20, x19, [sp, #16]
  407bac:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407bb0:	add	x1, x1, #0x22b
  407bb4:	ldp	x29, x30, [sp], #32
  407bb8:	b	407640 <ferror@plt+0x4ea0>
  407bbc:	stp	x29, x30, [sp, #-32]!
  407bc0:	stp	x20, x19, [sp, #16]
  407bc4:	mov	x29, sp
  407bc8:	mov	x19, x2
  407bcc:	mov	x20, x0
  407bd0:	bl	407414 <ferror@plt+0x4c74>
  407bd4:	mov	x0, x20
  407bd8:	mov	x2, x19
  407bdc:	ldp	x20, x19, [sp, #16]
  407be0:	adrp	x1, 40a000 <ferror@plt+0x7860>
  407be4:	add	x1, x1, #0xf4f
  407be8:	ldp	x29, x30, [sp], #32
  407bec:	b	407640 <ferror@plt+0x4ea0>
  407bf0:	stp	x29, x30, [sp, #-32]!
  407bf4:	str	x19, [sp, #16]
  407bf8:	mov	x29, sp
  407bfc:	mov	x19, x0
  407c00:	bl	407414 <ferror@plt+0x4c74>
  407c04:	mov	x0, x19
  407c08:	ldr	x19, [sp, #16]
  407c0c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  407c10:	add	x1, x1, #0x893
  407c14:	ldp	x29, x30, [sp], #32
  407c18:	b	407640 <ferror@plt+0x4ea0>
  407c1c:	mov	w1, #0x1                   	// #1
  407c20:	b	407c24 <ferror@plt+0x5484>
  407c24:	stp	x29, x30, [sp, #-32]!
  407c28:	stp	x20, x19, [sp, #16]
  407c2c:	mov	x29, sp
  407c30:	cbz	w0, 407c80 <ferror@plt+0x54e0>
  407c34:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407c38:	ldr	x8, [x8, #4016]
  407c3c:	mov	w19, w1
  407c40:	ldr	x0, [x8]
  407c44:	bl	407368 <ferror@plt+0x4bc8>
  407c48:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407c4c:	str	x0, [x20, #3552]
  407c50:	cbz	x0, 407c8c <ferror@plt+0x54ec>
  407c54:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407c58:	ldr	x8, [x8, #4056]
  407c5c:	ldr	w8, [x8]
  407c60:	cbz	w8, 407c6c <ferror@plt+0x54cc>
  407c64:	mov	w1, #0x1                   	// #1
  407c68:	bl	407408 <ferror@plt+0x4c68>
  407c6c:	tbz	w19, #0, 407c80 <ferror@plt+0x54e0>
  407c70:	ldr	x0, [x20, #3552]
  407c74:	ldp	x20, x19, [sp, #16]
  407c78:	ldp	x29, x30, [sp], #32
  407c7c:	b	4077b0 <ferror@plt+0x5010>
  407c80:	ldp	x20, x19, [sp, #16]
  407c84:	ldp	x29, x30, [sp], #32
  407c88:	ret
  407c8c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  407c90:	add	x0, x0, #0x912
  407c94:	bl	402150 <perror@plt>
  407c98:	mov	w0, #0x1                   	// #1
  407c9c:	bl	402140 <exit@plt>
  407ca0:	mov	w0, #0x1                   	// #1
  407ca4:	b	407ca8 <ferror@plt+0x5508>
  407ca8:	stp	x29, x30, [sp, #-16]!
  407cac:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407cb0:	ldr	x8, [x8, #3552]
  407cb4:	mov	x29, sp
  407cb8:	cbz	x8, 407cd8 <ferror@plt+0x5538>
  407cbc:	tbz	w0, #0, 407cc8 <ferror@plt+0x5528>
  407cc0:	mov	x0, x8
  407cc4:	bl	40781c <ferror@plt+0x507c>
  407cc8:	adrp	x0, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407ccc:	add	x0, x0, #0xde0
  407cd0:	ldp	x29, x30, [sp], #16
  407cd4:	b	40739c <ferror@plt+0x4bfc>
  407cd8:	ldp	x29, x30, [sp], #16
  407cdc:	ret
  407ce0:	mov	w1, wzr
  407ce4:	b	407c24 <ferror@plt+0x5484>
  407ce8:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407cec:	ldr	x8, [x8, #3552]
  407cf0:	cbz	x8, 407d00 <ferror@plt+0x5560>
  407cf4:	adrp	x0, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407cf8:	add	x0, x0, #0xde0
  407cfc:	b	40739c <ferror@plt+0x4bfc>
  407d00:	ret
  407d04:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407d08:	ldr	x8, [x8, #3552]
  407d0c:	cmp	x8, #0x0
  407d10:	cset	w0, ne  // ne = any
  407d14:	ret
  407d18:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407d1c:	ldr	x0, [x8, #3552]
  407d20:	ret
  407d24:	stp	x29, x30, [sp, #-32]!
  407d28:	str	x19, [sp, #16]
  407d2c:	adrp	x19, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407d30:	ldr	x8, [x19, #3552]
  407d34:	mov	x29, sp
  407d38:	cbz	x8, 407d60 <ferror@plt+0x55c0>
  407d3c:	mov	x1, x0
  407d40:	cbz	x0, 407d50 <ferror@plt+0x55b0>
  407d44:	mov	x0, x8
  407d48:	bl	407414 <ferror@plt+0x4c74>
  407d4c:	ldr	x8, [x19, #3552]
  407d50:	ldr	x19, [sp, #16]
  407d54:	mov	x0, x8
  407d58:	ldp	x29, x30, [sp], #32
  407d5c:	b	4076e4 <ferror@plt+0x4f44>
  407d60:	ldr	x19, [sp, #16]
  407d64:	ldp	x29, x30, [sp], #32
  407d68:	ret
  407d6c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407d70:	ldr	x0, [x8, #3552]
  407d74:	cbz	x0, 407d7c <ferror@plt+0x55dc>
  407d78:	b	407734 <ferror@plt+0x4f94>
  407d7c:	ret
  407d80:	stp	x29, x30, [sp, #-32]!
  407d84:	str	x19, [sp, #16]
  407d88:	adrp	x19, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407d8c:	ldr	x8, [x19, #3552]
  407d90:	tst	w0, #0x6
  407d94:	mov	x29, sp
  407d98:	b.eq	407dc0 <ferror@plt+0x5620>  // b.none
  407d9c:	cbz	x8, 407dc4 <ferror@plt+0x5624>
  407da0:	cbz	x1, 407db0 <ferror@plt+0x5610>
  407da4:	mov	x0, x8
  407da8:	bl	407414 <ferror@plt+0x4c74>
  407dac:	ldr	x8, [x19, #3552]
  407db0:	ldr	x19, [sp, #16]
  407db4:	mov	x0, x8
  407db8:	ldp	x29, x30, [sp], #32
  407dbc:	b	4077b0 <ferror@plt+0x5010>
  407dc0:	cbnz	x8, 407de4 <ferror@plt+0x5644>
  407dc4:	mov	w8, #0x5                   	// #5
  407dc8:	tst	w0, w8
  407dcc:	b.eq	407de4 <ferror@plt+0x5644>  // b.none
  407dd0:	ldr	x19, [sp, #16]
  407dd4:	adrp	x0, 40b000 <ferror@plt+0x8860>
  407dd8:	add	x0, x0, #0x421
  407ddc:	ldp	x29, x30, [sp], #32
  407de0:	b	4026e0 <printf@plt>
  407de4:	ldr	x19, [sp, #16]
  407de8:	ldp	x29, x30, [sp], #32
  407dec:	ret
  407df0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407df4:	ldr	x8, [x8, #3552]
  407df8:	tst	w0, #0x6
  407dfc:	b.eq	407e0c <ferror@plt+0x566c>  // b.none
  407e00:	cbz	x8, 407e10 <ferror@plt+0x5670>
  407e04:	mov	x0, x8
  407e08:	b	40781c <ferror@plt+0x507c>
  407e0c:	cbnz	x8, 407e28 <ferror@plt+0x5688>
  407e10:	mov	w8, #0x5                   	// #5
  407e14:	tst	w0, w8
  407e18:	b.eq	407e28 <ferror@plt+0x5688>  // b.none
  407e1c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  407e20:	add	x0, x0, #0x421
  407e24:	b	4026e0 <printf@plt>
  407e28:	ret
  407e2c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407e30:	ldr	x8, [x8, #3552]
  407e34:	tst	w0, #0x6
  407e38:	b.eq	407e54 <ferror@plt+0x56b4>  // b.none
  407e3c:	cbz	x8, 407e58 <ferror@plt+0x56b8>
  407e40:	mov	x0, x8
  407e44:	cbz	x2, 407e80 <ferror@plt+0x56e0>
  407e48:	mov	x1, x2
  407e4c:	mov	w2, w4
  407e50:	b	407b88 <ferror@plt+0x53e8>
  407e54:	cbnz	x8, 407e7c <ferror@plt+0x56dc>
  407e58:	mov	w8, #0x5                   	// #5
  407e5c:	tst	w0, w8
  407e60:	b.eq	407e7c <ferror@plt+0x56dc>  // b.none
  407e64:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407e68:	ldr	x8, [x8, #4016]
  407e6c:	mov	x2, x3
  407e70:	mov	w3, w4
  407e74:	ldr	x0, [x8]
  407e78:	b	408668 <ferror@plt+0x5ec8>
  407e7c:	ret
  407e80:	mov	w1, w4
  407e84:	b	40794c <ferror@plt+0x51ac>
  407e88:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407e8c:	ldr	x8, [x8, #3552]
  407e90:	tst	w0, #0x6
  407e94:	b.eq	407eb0 <ferror@plt+0x5710>  // b.none
  407e98:	cbz	x8, 407eb4 <ferror@plt+0x5714>
  407e9c:	mov	x0, x8
  407ea0:	cbz	x2, 407edc <ferror@plt+0x573c>
  407ea4:	mov	x1, x2
  407ea8:	mov	x2, x4
  407eac:	b	407bbc <ferror@plt+0x541c>
  407eb0:	cbnz	x8, 407ed8 <ferror@plt+0x5738>
  407eb4:	mov	w8, #0x5                   	// #5
  407eb8:	tst	w0, w8
  407ebc:	b.eq	407ed8 <ferror@plt+0x5738>  // b.none
  407ec0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407ec4:	ldr	x8, [x8, #4016]
  407ec8:	mov	x2, x3
  407ecc:	mov	x3, x4
  407ed0:	ldr	x0, [x8]
  407ed4:	b	408668 <ferror@plt+0x5ec8>
  407ed8:	ret
  407edc:	mov	x1, x4
  407ee0:	b	40795c <ferror@plt+0x51bc>
  407ee4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407ee8:	ldr	x8, [x8, #3552]
  407eec:	tst	w0, #0x6
  407ef0:	b.eq	407f0c <ferror@plt+0x576c>  // b.none
  407ef4:	cbz	x8, 407f10 <ferror@plt+0x5770>
  407ef8:	mov	x0, x8
  407efc:	cbz	x2, 407f3c <ferror@plt+0x579c>
  407f00:	mov	x1, x2
  407f04:	mov	w2, w4
  407f08:	b	407ab8 <ferror@plt+0x5318>
  407f0c:	cbnz	x8, 407f38 <ferror@plt+0x5798>
  407f10:	mov	w8, #0x5                   	// #5
  407f14:	tst	w0, w8
  407f18:	b.eq	407f38 <ferror@plt+0x5798>  // b.none
  407f1c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407f20:	ldr	x8, [x8, #4016]
  407f24:	mov	x2, x3
  407f28:	ldr	x0, [x8]
  407f2c:	and	w8, w4, #0xff
  407f30:	mov	w3, w8
  407f34:	b	408668 <ferror@plt+0x5ec8>
  407f38:	ret
  407f3c:	mov	w1, w4
  407f40:	b	4078dc <ferror@plt+0x513c>
  407f44:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407f48:	ldr	x8, [x8, #3552]
  407f4c:	tst	w0, #0x6
  407f50:	b.eq	407f6c <ferror@plt+0x57cc>  // b.none
  407f54:	cbz	x8, 407f70 <ferror@plt+0x57d0>
  407f58:	mov	x0, x8
  407f5c:	cbz	x2, 407f9c <ferror@plt+0x57fc>
  407f60:	mov	x1, x2
  407f64:	mov	w2, w4
  407f68:	b	407aec <ferror@plt+0x534c>
  407f6c:	cbnz	x8, 407f98 <ferror@plt+0x57f8>
  407f70:	mov	w8, #0x5                   	// #5
  407f74:	tst	w0, w8
  407f78:	b.eq	407f98 <ferror@plt+0x57f8>  // b.none
  407f7c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407f80:	ldr	x8, [x8, #4016]
  407f84:	mov	x2, x3
  407f88:	ldr	x0, [x8]
  407f8c:	and	w8, w4, #0xffff
  407f90:	mov	w3, w8
  407f94:	b	408668 <ferror@plt+0x5ec8>
  407f98:	ret
  407f9c:	mov	w1, w4
  407fa0:	b	4078ec <ferror@plt+0x514c>
  407fa4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  407fa8:	ldr	x8, [x8, #3552]
  407fac:	tst	w0, #0x6
  407fb0:	b.eq	407fcc <ferror@plt+0x582c>  // b.none
  407fb4:	cbz	x8, 407fd0 <ferror@plt+0x5830>
  407fb8:	mov	x0, x8
  407fbc:	cbz	x2, 407ff8 <ferror@plt+0x5858>
  407fc0:	mov	x1, x2
  407fc4:	mov	w2, w4
  407fc8:	b	407a1c <ferror@plt+0x527c>
  407fcc:	cbnz	x8, 407ff4 <ferror@plt+0x5854>
  407fd0:	mov	w8, #0x5                   	// #5
  407fd4:	tst	w0, w8
  407fd8:	b.eq	407ff4 <ferror@plt+0x5854>  // b.none
  407fdc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  407fe0:	ldr	x8, [x8, #4016]
  407fe4:	mov	x2, x3
  407fe8:	mov	w3, w4
  407fec:	ldr	x0, [x8]
  407ff0:	b	408668 <ferror@plt+0x5ec8>
  407ff4:	ret
  407ff8:	mov	w1, w4
  407ffc:	b	4078fc <ferror@plt+0x515c>
  408000:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408004:	ldr	x8, [x8, #3552]
  408008:	tst	w0, #0x6
  40800c:	b.eq	408028 <ferror@plt+0x5888>  // b.none
  408010:	cbz	x8, 40802c <ferror@plt+0x588c>
  408014:	mov	x0, x8
  408018:	cbz	x2, 408054 <ferror@plt+0x58b4>
  40801c:	mov	x1, x2
  408020:	mov	x2, x4
  408024:	b	407a50 <ferror@plt+0x52b0>
  408028:	cbnz	x8, 408050 <ferror@plt+0x58b0>
  40802c:	mov	w8, #0x5                   	// #5
  408030:	tst	w0, w8
  408034:	b.eq	408050 <ferror@plt+0x58b0>  // b.none
  408038:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40803c:	ldr	x8, [x8, #4016]
  408040:	mov	x2, x3
  408044:	mov	x3, x4
  408048:	ldr	x0, [x8]
  40804c:	b	408668 <ferror@plt+0x5ec8>
  408050:	ret
  408054:	mov	x1, x4
  408058:	b	40790c <ferror@plt+0x516c>
  40805c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408060:	ldr	x8, [x8, #3552]
  408064:	tst	w0, #0x6
  408068:	b.eq	408084 <ferror@plt+0x58e4>  // b.none
  40806c:	cbz	x8, 408088 <ferror@plt+0x58e8>
  408070:	mov	x0, x8
  408074:	cbz	x2, 4080b0 <ferror@plt+0x5910>
  408078:	mov	x1, x2
  40807c:	mov	x2, x4
  408080:	b	407b20 <ferror@plt+0x5380>
  408084:	cbnz	x8, 4080ac <ferror@plt+0x590c>
  408088:	mov	w8, #0x5                   	// #5
  40808c:	tst	w0, w8
  408090:	b.eq	4080ac <ferror@plt+0x590c>  // b.none
  408094:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408098:	ldr	x8, [x8, #4016]
  40809c:	mov	x2, x3
  4080a0:	mov	x3, x4
  4080a4:	ldr	x0, [x8]
  4080a8:	b	408668 <ferror@plt+0x5ec8>
  4080ac:	ret
  4080b0:	mov	x1, x4
  4080b4:	b	40792c <ferror@plt+0x518c>
  4080b8:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4080bc:	ldr	x8, [x8, #3552]
  4080c0:	tst	w0, #0x6
  4080c4:	b.eq	4080e0 <ferror@plt+0x5940>  // b.none
  4080c8:	cbz	x8, 4080e4 <ferror@plt+0x5944>
  4080cc:	mov	x0, x8
  4080d0:	cbz	x2, 40810c <ferror@plt+0x596c>
  4080d4:	mov	x1, x2
  4080d8:	mov	x2, x4
  4080dc:	b	407b54 <ferror@plt+0x53b4>
  4080e0:	cbnz	x8, 408108 <ferror@plt+0x5968>
  4080e4:	mov	w8, #0x5                   	// #5
  4080e8:	tst	w0, w8
  4080ec:	b.eq	408108 <ferror@plt+0x5968>  // b.none
  4080f0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4080f4:	ldr	x8, [x8, #4016]
  4080f8:	mov	x2, x3
  4080fc:	mov	x3, x4
  408100:	ldr	x0, [x8]
  408104:	b	408668 <ferror@plt+0x5ec8>
  408108:	ret
  40810c:	mov	x1, x4
  408110:	b	40793c <ferror@plt+0x519c>
  408114:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408118:	ldr	x8, [x8, #3552]
  40811c:	tst	w0, #0x6
  408120:	b.eq	408138 <ferror@plt+0x5998>  // b.none
  408124:	cbz	x8, 40813c <ferror@plt+0x599c>
  408128:	mov	x0, x8
  40812c:	cbz	x2, 408160 <ferror@plt+0x59c0>
  408130:	mov	x1, x2
  408134:	b	4079e0 <ferror@plt+0x5240>
  408138:	cbnz	x8, 40815c <ferror@plt+0x59bc>
  40813c:	mov	w8, #0x5                   	// #5
  408140:	tst	w0, w8
  408144:	b.eq	40815c <ferror@plt+0x59bc>  // b.none
  408148:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40814c:	ldr	x8, [x8, #4016]
  408150:	mov	x2, x3
  408154:	ldr	x0, [x8]
  408158:	b	408668 <ferror@plt+0x5ec8>
  40815c:	ret
  408160:	b	4078d0 <ferror@plt+0x5130>
  408164:	sub	sp, sp, #0x60
  408168:	stp	x20, x19, [sp, #80]
  40816c:	mov	x20, x0
  408170:	adrp	x2, 40b000 <ferror@plt+0x8860>
  408174:	mov	w19, w1
  408178:	add	x2, x2, #0x8fe
  40817c:	mov	x0, sp
  408180:	mov	w1, #0x40                  	// #64
  408184:	mov	x3, x20
  408188:	stp	x29, x30, [sp, #64]
  40818c:	add	x29, sp, #0x40
  408190:	bl	402240 <snprintf@plt>
  408194:	mov	x3, sp
  408198:	mov	w0, #0x4                   	// #4
  40819c:	mov	w1, #0x6                   	// #6
  4081a0:	mov	x2, x20
  4081a4:	mov	w4, w19
  4081a8:	bl	407fa4 <ferror@plt+0x5804>
  4081ac:	ldp	x20, x19, [sp, #80]
  4081b0:	ldp	x29, x30, [sp, #64]
  4081b4:	add	sp, sp, #0x60
  4081b8:	ret
  4081bc:	sub	sp, sp, #0x60
  4081c0:	stp	x20, x19, [sp, #80]
  4081c4:	mov	x20, x0
  4081c8:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4081cc:	mov	x19, x1
  4081d0:	add	x2, x2, #0x905
  4081d4:	mov	x0, sp
  4081d8:	mov	w1, #0x40                  	// #64
  4081dc:	mov	x3, x20
  4081e0:	stp	x29, x30, [sp, #64]
  4081e4:	add	x29, sp, #0x40
  4081e8:	bl	402240 <snprintf@plt>
  4081ec:	mov	x3, sp
  4081f0:	mov	w0, #0x4                   	// #4
  4081f4:	mov	w1, #0x6                   	// #6
  4081f8:	mov	x2, x20
  4081fc:	mov	x4, x19
  408200:	bl	408214 <ferror@plt+0x5a74>
  408204:	ldp	x20, x19, [sp, #80]
  408208:	ldp	x29, x30, [sp, #64]
  40820c:	add	sp, sp, #0x60
  408210:	ret
  408214:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408218:	ldr	x8, [x8, #3552]
  40821c:	tst	w0, #0x6
  408220:	b.eq	40823c <ferror@plt+0x5a9c>  // b.none
  408224:	cbz	x8, 408240 <ferror@plt+0x5aa0>
  408228:	cbz	x2, 408268 <ferror@plt+0x5ac8>
  40822c:	cbnz	x4, 408268 <ferror@plt+0x5ac8>
  408230:	mov	x0, x8
  408234:	mov	x1, x2
  408238:	b	407414 <ferror@plt+0x4c74>
  40823c:	cbnz	x8, 408264 <ferror@plt+0x5ac4>
  408240:	mov	w8, #0x5                   	// #5
  408244:	tst	w0, w8
  408248:	b.eq	408264 <ferror@plt+0x5ac4>  // b.none
  40824c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408250:	ldr	x8, [x8, #4016]
  408254:	mov	x2, x3
  408258:	mov	x3, x4
  40825c:	ldr	x0, [x8]
  408260:	b	408668 <ferror@plt+0x5ec8>
  408264:	ret
  408268:	cbnz	x2, 40827c <ferror@plt+0x5adc>
  40826c:	cbz	x4, 40827c <ferror@plt+0x5adc>
  408270:	mov	x0, x8
  408274:	mov	x1, x4
  408278:	b	407860 <ferror@plt+0x50c0>
  40827c:	mov	x0, x8
  408280:	mov	x1, x2
  408284:	mov	x2, x4
  408288:	b	40796c <ferror@plt+0x51cc>
  40828c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408290:	ldr	x8, [x8, #3552]
  408294:	tst	w0, #0x6
  408298:	b.eq	4082b8 <ferror@plt+0x5b18>  // b.none
  40829c:	cbz	x8, 4082bc <ferror@plt+0x5b1c>
  4082a0:	cbz	x2, 4082fc <ferror@plt+0x5b5c>
  4082a4:	and	w9, w4, #0x1
  4082a8:	mov	x0, x8
  4082ac:	mov	x1, x2
  4082b0:	mov	w2, w9
  4082b4:	b	407998 <ferror@plt+0x51f8>
  4082b8:	cbnz	x8, 4082f8 <ferror@plt+0x5b58>
  4082bc:	mov	w8, #0x5                   	// #5
  4082c0:	tst	w0, w8
  4082c4:	b.eq	4082f8 <ferror@plt+0x5b58>  // b.none
  4082c8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4082cc:	ldr	x8, [x8, #4016]
  4082d0:	adrp	x9, 40b000 <ferror@plt+0x8860>
  4082d4:	add	x9, x9, #0x888
  4082d8:	tst	w4, #0x1
  4082dc:	ldr	x0, [x8]
  4082e0:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4082e4:	add	x8, x8, #0x88d
  4082e8:	csel	x8, x9, x8, ne  // ne = any
  4082ec:	mov	x2, x3
  4082f0:	mov	x3, x8
  4082f4:	b	408668 <ferror@plt+0x5ec8>
  4082f8:	ret
  4082fc:	and	w1, w4, #0x1
  408300:	mov	x0, x8
  408304:	b	4078a0 <ferror@plt+0x5100>
  408308:	sub	sp, sp, #0x60
  40830c:	stp	x29, x30, [sp, #64]
  408310:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408314:	ldr	x8, [x8, #3552]
  408318:	tst	w0, #0x6
  40831c:	str	x19, [sp, #80]
  408320:	add	x29, sp, #0x40
  408324:	b.eq	408364 <ferror@plt+0x5bc4>  // b.none
  408328:	cbz	x8, 408364 <ferror@plt+0x5bc4>
  40832c:	mov	x19, x2
  408330:	adrp	x2, 40b000 <ferror@plt+0x8860>
  408334:	add	x2, x2, #0x90c
  408338:	mov	x0, sp
  40833c:	mov	w1, #0x40                  	// #64
  408340:	mov	x3, x4
  408344:	bl	402240 <snprintf@plt>
  408348:	mov	x4, sp
  40834c:	mov	w0, #0x2                   	// #2
  408350:	mov	w1, #0x6                   	// #6
  408354:	mov	x2, x19
  408358:	mov	x3, xzr
  40835c:	bl	408214 <ferror@plt+0x5a74>
  408360:	b	408398 <ferror@plt+0x5bf8>
  408364:	mov	w9, #0x5                   	// #5
  408368:	tst	w0, w9
  40836c:	b.eq	408398 <ferror@plt+0x5bf8>  // b.none
  408370:	cbnz	x8, 408398 <ferror@plt+0x5bf8>
  408374:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408378:	ldr	x8, [x8, #4016]
  40837c:	ldr	x19, [sp, #80]
  408380:	ldp	x29, x30, [sp, #64]
  408384:	mov	x2, x3
  408388:	ldr	x0, [x8]
  40838c:	mov	x3, x4
  408390:	add	sp, sp, #0x60
  408394:	b	408668 <ferror@plt+0x5ec8>
  408398:	ldr	x19, [sp, #80]
  40839c:	ldp	x29, x30, [sp, #64]
  4083a0:	add	sp, sp, #0x60
  4083a4:	ret
  4083a8:	sub	sp, sp, #0x60
  4083ac:	stp	x29, x30, [sp, #64]
  4083b0:	stp	x20, x19, [sp, #80]
  4083b4:	adrp	x20, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4083b8:	ldr	x8, [x20, #3552]
  4083bc:	tst	w0, #0x6
  4083c0:	add	x29, sp, #0x40
  4083c4:	b.eq	408400 <ferror@plt+0x5c60>  // b.none
  4083c8:	cbz	x8, 408400 <ferror@plt+0x5c60>
  4083cc:	mov	x19, x2
  4083d0:	adrp	x2, 40b000 <ferror@plt+0x8860>
  4083d4:	add	x2, x2, #0x833
  4083d8:	mov	x0, sp
  4083dc:	mov	w1, #0x40                  	// #64
  4083e0:	mov	w3, w4
  4083e4:	bl	402240 <snprintf@plt>
  4083e8:	ldr	x0, [x20, #3552]
  4083ec:	cbz	x19, 408434 <ferror@plt+0x5c94>
  4083f0:	mov	x2, sp
  4083f4:	mov	x1, x19
  4083f8:	bl	40796c <ferror@plt+0x51cc>
  4083fc:	b	40843c <ferror@plt+0x5c9c>
  408400:	mov	w9, #0x5                   	// #5
  408404:	tst	w0, w9
  408408:	b.eq	40843c <ferror@plt+0x5c9c>  // b.none
  40840c:	cbnz	x8, 40843c <ferror@plt+0x5c9c>
  408410:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408414:	ldr	x8, [x8, #4016]
  408418:	ldp	x20, x19, [sp, #80]
  40841c:	ldp	x29, x30, [sp, #64]
  408420:	mov	x2, x3
  408424:	ldr	x0, [x8]
  408428:	mov	w3, w4
  40842c:	add	sp, sp, #0x60
  408430:	b	408668 <ferror@plt+0x5ec8>
  408434:	mov	x1, sp
  408438:	bl	407860 <ferror@plt+0x50c0>
  40843c:	ldp	x20, x19, [sp, #80]
  408440:	ldp	x29, x30, [sp, #64]
  408444:	add	sp, sp, #0x60
  408448:	ret
  40844c:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408450:	ldr	x8, [x8, #3552]
  408454:	tst	w0, #0x6
  408458:	b.eq	408470 <ferror@plt+0x5cd0>  // b.none
  40845c:	cbz	x8, 408474 <ferror@plt+0x5cd4>
  408460:	mov	x0, x8
  408464:	cbz	x2, 40849c <ferror@plt+0x5cfc>
  408468:	mov	x1, x2
  40846c:	b	407bf0 <ferror@plt+0x5450>
  408470:	cbnz	x8, 408498 <ferror@plt+0x5cf8>
  408474:	mov	w8, #0x5                   	// #5
  408478:	tst	w0, w8
  40847c:	b.eq	408498 <ferror@plt+0x5cf8>  // b.none
  408480:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408484:	ldr	x8, [x8, #4016]
  408488:	mov	x2, x3
  40848c:	mov	x3, x4
  408490:	ldr	x0, [x8]
  408494:	b	408668 <ferror@plt+0x5ec8>
  408498:	ret
  40849c:	b	4078c4 <ferror@plt+0x5124>
  4084a0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4084a4:	ldr	x8, [x8, #3552]
  4084a8:	cbz	x8, 4084b0 <ferror@plt+0x5d10>
  4084ac:	ret
  4084b0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4084b4:	ldr	x8, [x8, #4048]
  4084b8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4084bc:	add	x0, x0, #0x421
  4084c0:	ldr	x1, [x8]
  4084c4:	b	4026e0 <printf@plt>
  4084c8:	stp	x29, x30, [sp, #-32]!
  4084cc:	str	x19, [sp, #16]
  4084d0:	mov	w19, wzr
  4084d4:	mov	x29, sp
  4084d8:	cbz	w0, 408564 <ferror@plt+0x5dc4>
  4084dc:	cbnz	w1, 408564 <ferror@plt+0x5dc4>
  4084e0:	cmp	w0, #0x2
  4084e4:	b.eq	408500 <ferror@plt+0x5d60>  // b.none
  4084e8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4084ec:	ldr	x8, [x8, #4016]
  4084f0:	ldr	x0, [x8]
  4084f4:	bl	402250 <fileno@plt>
  4084f8:	bl	402620 <isatty@plt>
  4084fc:	cbz	w0, 408550 <ferror@plt+0x5db0>
  408500:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408504:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408508:	mov	w19, #0x1                   	// #1
  40850c:	add	x0, x0, #0x937
  408510:	strb	w19, [x8, #3560]
  408514:	bl	402710 <getenv@plt>
  408518:	cbz	x0, 408564 <ferror@plt+0x5dc4>
  40851c:	mov	w1, #0x3b                  	// #59
  408520:	bl	402440 <strrchr@plt>
  408524:	cbz	x0, 408560 <ferror@plt+0x5dc0>
  408528:	ldrb	w8, [x0, #1]
  40852c:	sub	w9, w8, #0x30
  408530:	cmp	w9, #0x7
  408534:	b.cs	408558 <ferror@plt+0x5db8>  // b.hs, b.nlast
  408538:	ldrb	w8, [x0, #2]
  40853c:	mov	w19, #0x1                   	// #1
  408540:	cbnz	w8, 408564 <ferror@plt+0x5dc4>
  408544:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  408548:	strb	w19, [x8, #3564]
  40854c:	b	408564 <ferror@plt+0x5dc4>
  408550:	mov	w19, wzr
  408554:	b	408564 <ferror@plt+0x5dc4>
  408558:	cmp	w8, #0x38
  40855c:	b.eq	408538 <ferror@plt+0x5d98>  // b.none
  408560:	mov	w19, #0x1                   	// #1
  408564:	mov	w0, w19
  408568:	ldr	x19, [sp, #16]
  40856c:	ldp	x29, x30, [sp], #32
  408570:	ret
  408574:	stp	x29, x30, [sp, #-48]!
  408578:	str	x21, [sp, #16]
  40857c:	stp	x20, x19, [sp, #32]
  408580:	mov	x29, sp
  408584:	cbz	x1, 4085e8 <ferror@plt+0x5e48>
  408588:	mov	x19, x1
  40858c:	mov	x20, x0
  408590:	bl	402120 <strlen@plt>
  408594:	add	x9, x0, #0x10
  408598:	mov	x8, sp
  40859c:	and	x9, x9, #0xfffffffffffffff0
  4085a0:	sub	x21, x8, x9
  4085a4:	add	x2, x0, #0x1
  4085a8:	mov	sp, x21
  4085ac:	mov	x0, x21
  4085b0:	mov	x1, x20
  4085b4:	bl	4020f0 <memcpy@plt>
  4085b8:	mov	w1, #0x3d                  	// #61
  4085bc:	mov	x0, x21
  4085c0:	bl	402680 <strchrnul@plt>
  4085c4:	ldrb	w8, [x0]
  4085c8:	mov	x20, x0
  4085cc:	cbz	w8, 4085d4 <ferror@plt+0x5e34>
  4085d0:	strb	wzr, [x20], #1
  4085d4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4085d8:	add	x1, x1, #0x91e
  4085dc:	mov	x0, x21
  4085e0:	bl	4050f8 <ferror@plt+0x2958>
  4085e4:	tbz	w0, #0, 4085f0 <ferror@plt+0x5e50>
  4085e8:	mov	w0, wzr
  4085ec:	b	408648 <ferror@plt+0x5ea8>
  4085f0:	ldrb	w8, [x20]
  4085f4:	cbz	w8, 40863c <ferror@plt+0x5e9c>
  4085f8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  4085fc:	add	x1, x1, #0x925
  408600:	mov	x0, x20
  408604:	bl	4024a0 <strcmp@plt>
  408608:	cbz	w0, 40863c <ferror@plt+0x5e9c>
  40860c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  408610:	add	x1, x1, #0x92c
  408614:	mov	x0, x20
  408618:	bl	4024a0 <strcmp@plt>
  40861c:	cbz	w0, 40865c <ferror@plt+0x5ebc>
  408620:	adrp	x1, 40b000 <ferror@plt+0x8860>
  408624:	add	x1, x1, #0x931
  408628:	mov	x0, x20
  40862c:	bl	4024a0 <strcmp@plt>
  408630:	cbnz	w0, 4085e8 <ferror@plt+0x5e48>
  408634:	str	wzr, [x19]
  408638:	b	408644 <ferror@plt+0x5ea4>
  40863c:	mov	w8, #0x2                   	// #2
  408640:	str	w8, [x19]
  408644:	mov	w0, #0x1                   	// #1
  408648:	mov	sp, x29
  40864c:	ldp	x20, x19, [sp, #32]
  408650:	ldr	x21, [sp, #16]
  408654:	ldp	x29, x30, [sp], #48
  408658:	ret
  40865c:	mov	w0, #0x1                   	// #1
  408660:	str	w0, [x19]
  408664:	b	408648 <ferror@plt+0x5ea8>
  408668:	sub	sp, sp, #0x130
  40866c:	stp	x29, x30, [sp, #240]
  408670:	add	x29, sp, #0xf0
  408674:	mov	x8, #0xffffffffffffffd8    	// #-40
  408678:	mov	x9, sp
  40867c:	sub	x10, x29, #0x68
  408680:	stp	x20, x19, [sp, #288]
  408684:	mov	x20, x2
  408688:	mov	x19, x0
  40868c:	movk	x8, #0xff80, lsl #32
  408690:	add	x11, x29, #0x40
  408694:	cmp	w1, #0x6
  408698:	add	x9, x9, #0x80
  40869c:	add	x10, x10, #0x28
  4086a0:	str	x28, [sp, #256]
  4086a4:	stp	x22, x21, [sp, #272]
  4086a8:	stp	x3, x4, [x29, #-104]
  4086ac:	stp	x5, x6, [x29, #-88]
  4086b0:	stur	x7, [x29, #-72]
  4086b4:	stp	q1, q2, [sp, #16]
  4086b8:	stp	q3, q4, [sp, #48]
  4086bc:	str	q0, [sp]
  4086c0:	stp	q5, q6, [sp, #80]
  4086c4:	str	q7, [sp, #112]
  4086c8:	stp	x9, x8, [x29, #-16]
  4086cc:	stp	x11, x10, [x29, #-32]
  4086d0:	b.eq	408760 <ferror@plt+0x5fc0>  // b.none
  4086d4:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4086d8:	ldrb	w8, [x8, #3560]
  4086dc:	cbz	w8, 408760 <ferror@plt+0x5fc0>
  4086e0:	adrp	x8, 421000 <stdout@@GLIBC_2.17+0x3c68>
  4086e4:	ldrb	w8, [x8, #3564]
  4086e8:	adrp	x9, 40b000 <ferror@plt+0x8860>
  4086ec:	adrp	x10, 40b000 <ferror@plt+0x8860>
  4086f0:	add	x9, x9, #0x9c4
  4086f4:	add	x10, x10, #0x9a8
  4086f8:	cmp	w8, #0x0
  4086fc:	csel	x8, x10, x9, ne  // ne = any
  408700:	ldr	w8, [x8, w1, uxtw #2]
  408704:	adrp	x9, 41c000 <ferror@plt+0x19860>
  408708:	add	x9, x9, #0xd10
  40870c:	adrp	x21, 40b000 <ferror@plt+0x8860>
  408710:	ldr	x2, [x9, x8, lsl #3]
  408714:	add	x21, x21, #0x421
  408718:	mov	x0, x19
  40871c:	mov	x1, x21
  408720:	bl	402760 <fprintf@plt>
  408724:	ldp	q0, q1, [x29, #-32]
  408728:	mov	w22, w0
  40872c:	sub	x2, x29, #0x40
  408730:	mov	x0, x19
  408734:	mov	x1, x20
  408738:	stp	q0, q1, [x29, #-64]
  40873c:	bl	4026d0 <vfprintf@plt>
  408740:	adrp	x2, 40b000 <ferror@plt+0x8860>
  408744:	add	w20, w0, w22
  408748:	add	x2, x2, #0x9a3
  40874c:	mov	x0, x19
  408750:	mov	x1, x21
  408754:	bl	402760 <fprintf@plt>
  408758:	add	w0, w20, w0
  40875c:	b	408778 <ferror@plt+0x5fd8>
  408760:	ldp	q0, q1, [x29, #-32]
  408764:	sub	x2, x29, #0x40
  408768:	mov	x0, x19
  40876c:	mov	x1, x20
  408770:	stp	q0, q1, [x29, #-64]
  408774:	bl	4026d0 <vfprintf@plt>
  408778:	ldp	x20, x19, [sp, #288]
  40877c:	ldp	x22, x21, [sp, #272]
  408780:	ldr	x28, [sp, #256]
  408784:	ldp	x29, x30, [sp, #240]
  408788:	add	sp, sp, #0x130
  40878c:	ret
  408790:	and	w8, w0, #0xff
  408794:	mov	w9, #0x6                   	// #6
  408798:	mov	w10, #0x3                   	// #3
  40879c:	cmp	w8, #0xa
  4087a0:	csel	w9, w10, w9, eq  // eq = none
  4087a4:	cmp	w8, #0x2
  4087a8:	csel	w0, w8, w9, eq  // eq = none
  4087ac:	ret
  4087b0:	and	w8, w0, #0xff
  4087b4:	mov	w9, #0x5                   	// #5
  4087b8:	cmp	w8, #0x2
  4087bc:	cinc	w9, w9, ne  // ne = any
  4087c0:	cmp	w8, #0x6
  4087c4:	mov	w8, #0x4                   	// #4
  4087c8:	csel	w0, w8, w9, eq  // eq = none
  4087cc:	ret
  4087d0:	stp	x29, x30, [sp, #-80]!
  4087d4:	stp	x26, x25, [sp, #16]
  4087d8:	stp	x24, x23, [sp, #32]
  4087dc:	stp	x22, x21, [sp, #48]
  4087e0:	stp	x20, x19, [sp, #64]
  4087e4:	mov	x29, sp
  4087e8:	mov	x21, x3
  4087ec:	mov	x19, x2
  4087f0:	mov	x22, x1
  4087f4:	mov	w20, w0
  4087f8:	bl	402700 <__errno_location@plt>
  4087fc:	cmp	w20, #0x1c
  408800:	mov	x20, x0
  408804:	b.ne	40889c <ferror@plt+0x60fc>  // b.any
  408808:	str	wzr, [x20]
  40880c:	ldr	w8, [x22]
  408810:	adrp	x2, 40b000 <ferror@plt+0x8860>
  408814:	add	x2, x2, #0x902
  408818:	mov	x0, x19
  40881c:	rev	w26, w8
  408820:	lsr	w3, w26, #12
  408824:	mov	x1, x21
  408828:	bl	402240 <snprintf@plt>
  40882c:	sxtw	x8, w0
  408830:	cmp	x8, x21
  408834:	b.cs	408894 <ferror@plt+0x60f4>  // b.hs, b.nlast
  408838:	add	x24, x22, #0x4
  40883c:	adrp	x22, 40b000 <ferror@plt+0x8860>
  408840:	add	x22, x22, #0x902
  408844:	mov	w25, #0x2f                  	// #47
  408848:	mov	x23, x19
  40884c:	tbnz	w26, #8, 4088a8 <ferror@plt+0x6108>
  408850:	subs	x9, x21, x8
  408854:	add	x23, x23, x8
  408858:	b.eq	408868 <ferror@plt+0x60c8>  // b.none
  40885c:	strb	w25, [x23], #1
  408860:	sub	x21, x9, #0x1
  408864:	b	40886c <ferror@plt+0x60cc>
  408868:	mov	x21, xzr
  40886c:	ldr	w8, [x24], #4
  408870:	mov	x0, x23
  408874:	mov	x1, x21
  408878:	mov	x2, x22
  40887c:	rev	w26, w8
  408880:	lsr	w3, w26, #12
  408884:	bl	402240 <snprintf@plt>
  408888:	cmp	x21, w0, sxtw
  40888c:	sxtw	x8, w0
  408890:	b.hi	40884c <ferror@plt+0x60ac>  // b.pmore
  408894:	mov	w8, #0xfffffff9            	// #-7
  408898:	b	4088a0 <ferror@plt+0x6100>
  40889c:	mov	w8, #0x61                  	// #97
  4088a0:	mov	x19, xzr
  4088a4:	str	w8, [x20]
  4088a8:	mov	x0, x19
  4088ac:	ldp	x20, x19, [sp, #64]
  4088b0:	ldp	x22, x21, [sp, #48]
  4088b4:	ldp	x24, x23, [sp, #32]
  4088b8:	ldp	x26, x25, [sp, #16]
  4088bc:	ldp	x29, x30, [sp], #80
  4088c0:	ret
  4088c4:	sub	sp, sp, #0x40
  4088c8:	stp	x29, x30, [sp, #16]
  4088cc:	stp	x22, x21, [sp, #32]
  4088d0:	stp	x20, x19, [sp, #48]
  4088d4:	add	x29, sp, #0x10
  4088d8:	mov	x21, x3
  4088dc:	mov	x19, x2
  4088e0:	mov	x20, x1
  4088e4:	mov	w22, w0
  4088e8:	bl	402700 <__errno_location@plt>
  4088ec:	cmp	w22, #0x1c
  4088f0:	b.ne	40897c <ferror@plt+0x61dc>  // b.any
  4088f4:	lsr	x21, x21, #2
  4088f8:	str	wzr, [x0]
  4088fc:	cbz	w21, 408954 <ferror@plt+0x61b4>
  408900:	add	x1, sp, #0x8
  408904:	mov	x0, x20
  408908:	mov	w2, wzr
  40890c:	bl	402110 <strtoul@plt>
  408910:	mov	x8, x0
  408914:	lsr	x9, x0, #20
  408918:	mov	w0, wzr
  40891c:	cbnz	x9, 408988 <ferror@plt+0x61e8>
  408920:	ldr	x9, [sp, #8]
  408924:	cmp	x9, x20
  408928:	b.eq	408988 <ferror@plt+0x61e8>  // b.none
  40892c:	lsl	w8, w8, #12
  408930:	rev	w8, w8
  408934:	str	w8, [x19]
  408938:	ldrb	w10, [x9]
  40893c:	cmp	w10, #0x2f
  408940:	b.ne	40899c <ferror@plt+0x61fc>  // b.any
  408944:	add	x20, x9, #0x1
  408948:	subs	w21, w21, #0x1
  40894c:	add	x19, x19, #0x4
  408950:	b.ne	408900 <ferror@plt+0x6160>  // b.any
  408954:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408958:	ldr	x8, [x8, #3992]
  40895c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408960:	add	x0, x0, #0x9e0
  408964:	mov	w1, #0x18                  	// #24
  408968:	ldr	x3, [x8]
  40896c:	mov	w2, #0x1                   	// #1
  408970:	bl	402590 <fwrite@plt>
  408974:	mov	w0, wzr
  408978:	b	408988 <ferror@plt+0x61e8>
  40897c:	mov	w8, #0x61                  	// #97
  408980:	str	w8, [x0]
  408984:	mov	w0, #0xffffffff            	// #-1
  408988:	ldp	x20, x19, [sp, #48]
  40898c:	ldp	x22, x21, [sp, #32]
  408990:	ldp	x29, x30, [sp, #16]
  408994:	add	sp, sp, #0x40
  408998:	ret
  40899c:	cbnz	w10, 408974 <ferror@plt+0x61d4>
  4089a0:	orr	w8, w8, #0x10000
  4089a4:	str	w8, [x19]
  4089a8:	mov	w0, #0x1                   	// #1
  4089ac:	b	408988 <ferror@plt+0x61e8>
  4089b0:	mov	w0, wzr
  4089b4:	ret
  4089b8:	mov	w0, wzr
  4089bc:	ret
  4089c0:	stp	x29, x30, [sp, #-32]!
  4089c4:	mov	x29, sp
  4089c8:	mov	w8, #0x1                   	// #1
  4089cc:	str	w8, [x29, #28]
  4089d0:	str	x19, [sp, #16]
  4089d4:	mov	x19, x0
  4089d8:	ldr	w0, [x0]
  4089dc:	add	x3, x29, #0x1c
  4089e0:	mov	w1, #0x10e                 	// #270
  4089e4:	mov	w2, #0xc                   	// #12
  4089e8:	mov	w4, #0x4                   	// #4
  4089ec:	bl	4022e0 <setsockopt@plt>
  4089f0:	tbnz	w0, #31, 408a00 <ferror@plt+0x6260>
  4089f4:	ldr	w8, [x19, #48]
  4089f8:	orr	w8, w8, #0x4
  4089fc:	str	w8, [x19, #48]
  408a00:	ldr	x19, [sp, #16]
  408a04:	ldp	x29, x30, [sp], #32
  408a08:	ret
  408a0c:	sub	sp, sp, #0x20
  408a10:	stp	x29, x30, [sp, #16]
  408a14:	add	x29, sp, #0x10
  408a18:	stur	w1, [x29, #-4]
  408a1c:	ldr	w0, [x0]
  408a20:	sub	x3, x29, #0x4
  408a24:	mov	w1, #0x10e                 	// #270
  408a28:	mov	w2, #0x1                   	// #1
  408a2c:	mov	w4, #0x4                   	// #4
  408a30:	bl	4022e0 <setsockopt@plt>
  408a34:	ldp	x29, x30, [sp, #16]
  408a38:	add	sp, sp, #0x20
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-32]!
  408a44:	str	x19, [sp, #16]
  408a48:	mov	x19, x0
  408a4c:	ldr	w0, [x0]
  408a50:	mov	x29, sp
  408a54:	tbnz	w0, #31, 408a64 <ferror@plt+0x62c4>
  408a58:	bl	402430 <close@plt>
  408a5c:	mov	w8, #0xffffffff            	// #-1
  408a60:	str	w8, [x19]
  408a64:	ldr	x19, [sp, #16]
  408a68:	ldp	x29, x30, [sp], #32
  408a6c:	ret
  408a70:	sub	sp, sp, #0x40
  408a74:	stp	x29, x30, [sp, #16]
  408a78:	stp	x20, x19, [sp, #48]
  408a7c:	add	x29, sp, #0x10
  408a80:	mov	w20, w1
  408a84:	mov	w8, #0x8000                	// #32768
  408a88:	mov	w9, #0x1                   	// #1
  408a8c:	movi	v0.2d, #0x0
  408a90:	mov	w1, #0x3                   	// #3
  408a94:	str	x21, [sp, #32]
  408a98:	mov	x19, x0
  408a9c:	str	w8, [x29, #24]
  408aa0:	stur	w9, [x29, #-4]
  408aa4:	stp	q0, q0, [x0, #16]
  408aa8:	str	xzr, [x0, #48]
  408aac:	str	q0, [x0]
  408ab0:	str	w2, [x0, #36]
  408ab4:	mov	w0, #0x10                  	// #16
  408ab8:	movk	w1, #0x8, lsl #16
  408abc:	bl	4025b0 <socket@plt>
  408ac0:	str	w0, [x19]
  408ac4:	tbnz	w0, #31, 408b8c <ferror@plt+0x63ec>
  408ac8:	add	x3, x29, #0x18
  408acc:	mov	w1, #0x1                   	// #1
  408ad0:	mov	w2, #0x7                   	// #7
  408ad4:	mov	w4, #0x4                   	// #4
  408ad8:	bl	4022e0 <setsockopt@plt>
  408adc:	tbnz	w0, #31, 408b98 <ferror@plt+0x63f8>
  408ae0:	adrp	x3, 41c000 <ferror@plt+0x19860>
  408ae4:	ldr	w0, [x19]
  408ae8:	ldr	x3, [x3, #4024]
  408aec:	mov	w1, #0x1                   	// #1
  408af0:	mov	w2, #0x8                   	// #8
  408af4:	mov	w4, #0x4                   	// #4
  408af8:	bl	4022e0 <setsockopt@plt>
  408afc:	tbnz	w0, #31, 408ba4 <ferror@plt+0x6404>
  408b00:	ldr	w0, [x19]
  408b04:	sub	x3, x29, #0x4
  408b08:	mov	w1, #0x10e                 	// #270
  408b0c:	mov	w2, #0xb                   	// #11
  408b10:	mov	w4, #0x4                   	// #4
  408b14:	bl	4022e0 <setsockopt@plt>
  408b18:	mov	x21, x19
  408b1c:	str	xzr, [x21, #4]!
  408b20:	mov	w8, #0x10                  	// #16
  408b24:	strh	w8, [x21]
  408b28:	ldr	w0, [x19]
  408b2c:	mov	w2, #0xc                   	// #12
  408b30:	mov	x1, x21
  408b34:	str	w20, [x19, #12]
  408b38:	mov	w20, #0xc                   	// #12
  408b3c:	bl	4021d0 <bind@plt>
  408b40:	tbnz	w0, #31, 408bb0 <ferror@plt+0x6410>
  408b44:	str	w20, [x29, #28]
  408b48:	ldr	w0, [x19]
  408b4c:	add	x2, x29, #0x1c
  408b50:	mov	x1, x21
  408b54:	bl	402730 <getsockname@plt>
  408b58:	tbnz	w0, #31, 408bbc <ferror@plt+0x641c>
  408b5c:	ldr	w2, [x29, #28]
  408b60:	cmp	w2, #0xc
  408b64:	b.ne	408bcc <ferror@plt+0x642c>  // b.any
  408b68:	ldrh	w2, [x21]
  408b6c:	cmp	w2, #0x10
  408b70:	b.ne	408be0 <ferror@plt+0x6440>  // b.any
  408b74:	mov	x0, xzr
  408b78:	bl	4022c0 <time@plt>
  408b7c:	mov	x8, x0
  408b80:	mov	w0, wzr
  408b84:	str	w8, [x19, #28]
  408b88:	b	408bfc <ferror@plt+0x645c>
  408b8c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408b90:	add	x0, x0, #0x9f9
  408b94:	b	408bc4 <ferror@plt+0x6424>
  408b98:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408b9c:	add	x0, x0, #0xa14
  408ba0:	b	408bc4 <ferror@plt+0x6424>
  408ba4:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408ba8:	add	x0, x0, #0xa1e
  408bac:	b	408bc4 <ferror@plt+0x6424>
  408bb0:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408bb4:	add	x0, x0, #0xa28
  408bb8:	b	408bc4 <ferror@plt+0x6424>
  408bbc:	adrp	x0, 40b000 <ferror@plt+0x8860>
  408bc0:	add	x0, x0, #0xa43
  408bc4:	bl	402150 <perror@plt>
  408bc8:	b	408bf8 <ferror@plt+0x6458>
  408bcc:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408bd0:	ldr	x8, [x8, #3992]
  408bd4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  408bd8:	add	x1, x1, #0xa56
  408bdc:	b	408bf0 <ferror@plt+0x6450>
  408be0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  408be4:	ldr	x8, [x8, #3992]
  408be8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  408bec:	add	x1, x1, #0xa6f
  408bf0:	ldr	x0, [x8]
  408bf4:	bl	402760 <fprintf@plt>
  408bf8:	mov	w0, #0xffffffff            	// #-1
  408bfc:	ldp	x20, x19, [sp, #48]
  408c00:	ldr	x21, [sp, #32]
  408c04:	ldp	x29, x30, [sp, #16]
  408c08:	add	sp, sp, #0x40
  408c0c:	ret
  408c10:	mov	w2, wzr
  408c14:	b	408a70 <ferror@plt+0x62d0>
  408c18:	sub	sp, sp, #0xd0
  408c1c:	add	x8, sp, #0x8
  408c20:	str	x21, [sp, #176]
  408c24:	stp	x20, x19, [sp, #192]
  408c28:	mov	x20, x2
  408c2c:	mov	w21, w1
  408c30:	mov	x19, x0
  408c34:	add	x0, x8, #0xc
  408c38:	mov	w2, #0x8c                  	// #140
  408c3c:	mov	w1, wzr
  408c40:	stp	x29, x30, [sp, #160]
  408c44:	add	x29, sp, #0xa0
  408c48:	bl	402350 <memset@plt>
  408c4c:	mov	x8, #0x18                  	// #24
  408c50:	movk	x8, #0x6a, lsl #32
  408c54:	movk	x8, #0x301, lsl #48
  408c58:	str	x8, [sp, #8]
  408c5c:	ldr	w8, [x19, #28]
  408c60:	add	w8, w8, #0x1
  408c64:	stp	w8, w8, [x19, #28]
  408c68:	str	w8, [sp, #16]
  408c6c:	strb	w21, [sp, #24]
  408c70:	cbz	x20, 408c84 <ferror@plt+0x64e4>
  408c74:	add	x0, sp, #0x8
  408c78:	mov	w1, #0x98                  	// #152
  408c7c:	blr	x20
  408c80:	cbnz	w0, 408c98 <ferror@plt+0x64f8>
  408c84:	ldr	w0, [x19]
  408c88:	add	x1, sp, #0x8
  408c8c:	mov	w2, #0x98                  	// #152
  408c90:	mov	w3, wzr
  408c94:	bl	402540 <send@plt>
  408c98:	ldp	x20, x19, [sp, #192]
  408c9c:	ldr	x21, [sp, #176]
  408ca0:	ldp	x29, x30, [sp, #160]
  408ca4:	add	sp, sp, #0xd0
  408ca8:	ret
  408cac:	sub	sp, sp, #0xd0
  408cb0:	add	x8, sp, #0x8
  408cb4:	str	x21, [sp, #176]
  408cb8:	stp	x20, x19, [sp, #192]
  408cbc:	mov	x20, x2
  408cc0:	mov	w21, w1
  408cc4:	mov	x19, x0
  408cc8:	add	x0, x8, #0xc
  408ccc:	mov	w2, #0x8c                  	// #140
  408cd0:	mov	w1, wzr
  408cd4:	stp	x29, x30, [sp, #160]
  408cd8:	add	x29, sp, #0xa0
  408cdc:	bl	402350 <memset@plt>
  408ce0:	mov	x8, #0x18                  	// #24
  408ce4:	movk	x8, #0x16, lsl #32
  408ce8:	movk	x8, #0x301, lsl #48
  408cec:	str	x8, [sp, #8]
  408cf0:	ldr	w8, [x19, #28]
  408cf4:	add	w8, w8, #0x1
  408cf8:	stp	w8, w8, [x19, #28]
  408cfc:	str	w8, [sp, #16]
  408d00:	strb	w21, [sp, #24]
  408d04:	cbz	x20, 408d18 <ferror@plt+0x6578>
  408d08:	add	x0, sp, #0x8
  408d0c:	mov	w1, #0x98                  	// #152
  408d10:	blr	x20
  408d14:	cbnz	w0, 408d2c <ferror@plt+0x658c>
  408d18:	ldr	w0, [x19]
  408d1c:	add	x1, sp, #0x8
  408d20:	mov	w2, #0x98                  	// #152
  408d24:	mov	w3, wzr
  408d28:	bl	402540 <send@plt>
  408d2c:	ldp	x20, x19, [sp, #192]
  408d30:	ldr	x21, [sp, #176]
  408d34:	ldp	x29, x30, [sp, #160]
  408d38:	add	sp, sp, #0xd0
  408d3c:	ret
  408d40:	sub	sp, sp, #0x30
  408d44:	mov	x8, #0x1c                  	// #28
  408d48:	movk	x8, #0x4a, lsl #32
  408d4c:	movk	x8, #0x301, lsl #48
  408d50:	stp	x29, x30, [sp, #32]
  408d54:	str	x8, [sp]
  408d58:	ldr	w8, [x0, #28]
  408d5c:	mov	w2, #0x1c                  	// #28
  408d60:	mov	w3, wzr
  408d64:	add	x29, sp, #0x20
  408d68:	add	w8, w8, #0x1
  408d6c:	stp	w8, w8, [x0, #28]
  408d70:	stp	w8, wzr, [sp, #8]
  408d74:	strb	w1, [sp, #16]
  408d78:	stur	xzr, [sp, #17]
  408d7c:	str	wzr, [sp, #24]
  408d80:	ldr	w0, [x0]
  408d84:	mov	x1, sp
  408d88:	bl	402540 <send@plt>
  408d8c:	ldp	x29, x30, [sp, #32]
  408d90:	add	sp, sp, #0x30
  408d94:	ret
  408d98:	sub	sp, sp, #0xd0
  408d9c:	mov	x8, sp
  408da0:	str	x21, [sp, #176]
  408da4:	stp	x20, x19, [sp, #192]
  408da8:	mov	x20, x2
  408dac:	mov	w21, w1
  408db0:	mov	x19, x0
  408db4:	add	x0, x8, #0xc
  408db8:	mov	w2, #0x90                  	// #144
  408dbc:	mov	w1, wzr
  408dc0:	stp	x29, x30, [sp, #160]
  408dc4:	add	x29, sp, #0xa0
  408dc8:	bl	402350 <memset@plt>
  408dcc:	mov	x8, #0x1c                  	// #28
  408dd0:	movk	x8, #0x1a, lsl #32
  408dd4:	movk	x8, #0x301, lsl #48
  408dd8:	str	x8, [sp]
  408ddc:	ldr	w8, [x19, #28]
  408de0:	add	w8, w8, #0x1
  408de4:	stp	w8, w8, [x19, #28]
  408de8:	str	w8, [sp, #8]
  408dec:	strb	w21, [sp, #16]
  408df0:	cbz	x20, 408e04 <ferror@plt+0x6664>
  408df4:	mov	x0, sp
  408df8:	mov	w1, #0x9c                  	// #156
  408dfc:	blr	x20
  408e00:	cbnz	w0, 408e18 <ferror@plt+0x6678>
  408e04:	ldr	w0, [x19]
  408e08:	mov	x1, sp
  408e0c:	mov	w2, #0x9c                  	// #156
  408e10:	mov	w3, wzr
  408e14:	bl	402540 <send@plt>
  408e18:	ldp	x20, x19, [sp, #192]
  408e1c:	ldr	x21, [sp, #176]
  408e20:	ldp	x29, x30, [sp, #160]
  408e24:	add	sp, sp, #0xd0
  408e28:	ret
  408e2c:	sub	sp, sp, #0x30
  408e30:	mov	x8, #0x1c                  	// #28
  408e34:	movk	x8, #0x22, lsl #32
  408e38:	movk	x8, #0x301, lsl #48
  408e3c:	stp	x29, x30, [sp, #32]
  408e40:	str	x8, [sp]
  408e44:	ldr	w8, [x0, #28]
  408e48:	mov	w2, #0x1c                  	// #28
  408e4c:	mov	w3, wzr
  408e50:	add	x29, sp, #0x20
  408e54:	add	w8, w8, #0x1
  408e58:	stp	w8, w8, [x0, #28]
  408e5c:	stp	w8, wzr, [sp, #8]
  408e60:	strb	w1, [sp, #16]
  408e64:	stur	xzr, [sp, #17]
  408e68:	str	wzr, [sp, #24]
  408e6c:	ldr	w0, [x0]
  408e70:	mov	x1, sp
  408e74:	bl	402540 <send@plt>
  408e78:	ldp	x29, x30, [sp, #32]
  408e7c:	add	sp, sp, #0x30
  408e80:	ret
  408e84:	sub	sp, sp, #0x150
  408e88:	mov	x8, sp
  408e8c:	stp	x28, x21, [sp, #304]
  408e90:	stp	x20, x19, [sp, #320]
  408e94:	mov	x20, x2
  408e98:	mov	w21, w1
  408e9c:	mov	x19, x0
  408ea0:	add	x0, x8, #0xc
  408ea4:	mov	w2, #0x110                 	// #272
  408ea8:	mov	w1, wzr
  408eac:	stp	x29, x30, [sp, #288]
  408eb0:	add	x29, sp, #0x120
  408eb4:	bl	402350 <memset@plt>
  408eb8:	mov	x8, #0x1c                  	// #28
  408ebc:	movk	x8, #0x1e, lsl #32
  408ec0:	movk	x8, #0x301, lsl #48
  408ec4:	str	x8, [sp]
  408ec8:	ldr	w8, [x19, #28]
  408ecc:	add	w8, w8, #0x1
  408ed0:	stp	w8, w8, [x19, #28]
  408ed4:	str	w8, [sp, #8]
  408ed8:	strb	w21, [sp, #16]
  408edc:	cbz	x20, 408ef0 <ferror@plt+0x6750>
  408ee0:	mov	x0, sp
  408ee4:	mov	w1, #0x11c                 	// #284
  408ee8:	blr	x20
  408eec:	cbnz	w0, 408f04 <ferror@plt+0x6764>
  408ef0:	ldr	w0, [x19]
  408ef4:	mov	x1, sp
  408ef8:	mov	w2, #0x11c                 	// #284
  408efc:	mov	w3, wzr
  408f00:	bl	402540 <send@plt>
  408f04:	ldp	x20, x19, [sp, #320]
  408f08:	ldp	x28, x21, [sp, #304]
  408f0c:	ldp	x29, x30, [sp, #288]
  408f10:	add	sp, sp, #0x150
  408f14:	ret
  408f18:	sub	sp, sp, #0x30
  408f1c:	mov	x8, #0x14                  	// #20
  408f20:	movk	x8, #0x42, lsl #32
  408f24:	movk	x8, #0x301, lsl #48
  408f28:	stp	x29, x30, [sp, #32]
  408f2c:	str	x8, [sp, #8]
  408f30:	ldr	w8, [x0, #28]
  408f34:	mov	w2, #0x14                  	// #20
  408f38:	mov	w3, wzr
  408f3c:	add	x29, sp, #0x20
  408f40:	add	w8, w8, #0x1
  408f44:	stp	w8, w8, [x0, #28]
  408f48:	stp	w8, wzr, [sp, #16]
  408f4c:	strb	w1, [sp, #24]
  408f50:	strb	wzr, [sp, #25]
  408f54:	strh	wzr, [sp, #26]
  408f58:	ldr	w0, [x0]
  408f5c:	add	x1, sp, #0x8
  408f60:	bl	402540 <send@plt>
  408f64:	ldp	x29, x30, [sp, #32]
  408f68:	add	sp, sp, #0x30
  408f6c:	ret
  408f70:	sub	sp, sp, #0x30
  408f74:	mov	x8, #0x18                  	// #24
  408f78:	movk	x8, #0x56, lsl #32
  408f7c:	movk	x8, #0x301, lsl #48
  408f80:	stp	x29, x30, [sp, #32]
  408f84:	str	x8, [sp, #8]
  408f88:	ldr	w8, [x0, #28]
  408f8c:	mov	w2, #0x18                  	// #24
  408f90:	mov	w3, wzr
  408f94:	add	x29, sp, #0x20
  408f98:	add	w8, w8, #0x1
  408f9c:	stp	w8, w8, [x0, #28]
  408fa0:	stp	w8, wzr, [sp, #16]
  408fa4:	strb	w1, [sp, #24]
  408fa8:	str	wzr, [sp, #28]
  408fac:	ldr	w0, [x0]
  408fb0:	add	x1, sp, #0x8
  408fb4:	bl	402540 <send@plt>
  408fb8:	ldp	x29, x30, [sp, #32]
  408fbc:	add	sp, sp, #0x30
  408fc0:	ret
  408fc4:	sub	sp, sp, #0x30
  408fc8:	mov	x8, #0x14                  	// #20
  408fcc:	movk	x8, #0x52, lsl #32
  408fd0:	movk	x8, #0x301, lsl #48
  408fd4:	stp	x29, x30, [sp, #32]
  408fd8:	str	x8, [sp, #8]
  408fdc:	ldr	w8, [x0, #28]
  408fe0:	mov	w2, #0x14                  	// #20
  408fe4:	mov	w3, wzr
  408fe8:	add	x29, sp, #0x20
  408fec:	add	w8, w8, #0x1
  408ff0:	stp	w8, w8, [x0, #28]
  408ff4:	stp	w8, wzr, [sp, #16]
  408ff8:	strb	w1, [sp, #24]
  408ffc:	ldr	w0, [x0]
  409000:	add	x1, sp, #0x8
  409004:	bl	402540 <send@plt>
  409008:	ldp	x29, x30, [sp, #32]
  40900c:	add	sp, sp, #0x30
  409010:	ret
  409014:	stp	x29, x30, [sp, #-48]!
  409018:	stp	x28, x21, [sp, #16]
  40901c:	stp	x20, x19, [sp, #32]
  409020:	mov	x29, sp
  409024:	sub	sp, sp, #0x420
  409028:	add	x8, sp, #0x8
  40902c:	mov	x20, x2
  409030:	mov	w21, w1
  409034:	mov	x19, x0
  409038:	add	x0, x8, #0xc
  40903c:	mov	w2, #0x408                 	// #1032
  409040:	mov	w1, wzr
  409044:	bl	402350 <memset@plt>
  409048:	mov	x8, #0x14                  	// #20
  40904c:	movk	x8, #0x5a, lsl #32
  409050:	movk	x8, #0x301, lsl #48
  409054:	str	x8, [sp, #8]
  409058:	ldr	w8, [x19, #28]
  40905c:	add	w8, w8, #0x1
  409060:	stp	w8, w8, [x19, #28]
  409064:	str	w8, [sp, #16]
  409068:	strb	w21, [sp, #24]
  40906c:	cbz	x20, 409098 <ferror@plt+0x68f8>
  409070:	add	x0, sp, #0x8
  409074:	mov	w1, #0x414                 	// #1044
  409078:	blr	x20
  40907c:	cbnz	w0, 40909c <ferror@plt+0x68fc>
  409080:	ldr	w0, [x19]
  409084:	ldr	w2, [sp, #8]
  409088:	add	x1, sp, #0x8
  40908c:	mov	w3, wzr
  409090:	bl	402540 <send@plt>
  409094:	b	40909c <ferror@plt+0x68fc>
  409098:	mov	w0, #0xffffffea            	// #-22
  40909c:	add	sp, sp, #0x420
  4090a0:	ldp	x20, x19, [sp, #32]
  4090a4:	ldp	x28, x21, [sp, #16]
  4090a8:	ldp	x29, x30, [sp], #48
  4090ac:	ret
  4090b0:	cbz	w1, 4090b8 <ferror@plt+0x6918>
  4090b4:	b	409134 <ferror@plt+0x6994>
  4090b8:	mov	w2, #0x1                   	// #1
  4090bc:	b	4090c0 <ferror@plt+0x6920>
  4090c0:	cmp	w1, #0x7
  4090c4:	b.eq	4090cc <ferror@plt+0x692c>  // b.none
  4090c8:	cbnz	w1, 409130 <ferror@plt+0x6990>
  4090cc:	sub	sp, sp, #0x40
  4090d0:	mov	x8, #0x28                  	// #40
  4090d4:	movk	x8, #0x12, lsl #32
  4090d8:	movk	x8, #0x301, lsl #48
  4090dc:	stp	x29, x30, [sp, #48]
  4090e0:	str	x8, [sp, #8]
  4090e4:	ldr	w8, [x0, #28]
  4090e8:	mov	w9, #0x8                   	// #8
  4090ec:	movk	w9, #0x1d, lsl #16
  4090f0:	mov	w3, wzr
  4090f4:	add	w8, w8, #0x1
  4090f8:	stp	w8, w8, [x0, #28]
  4090fc:	stp	w8, wzr, [sp, #16]
  409100:	strb	w1, [sp, #24]
  409104:	stur	xzr, [sp, #25]
  409108:	str	xzr, [sp, #32]
  40910c:	stp	w9, w2, [sp, #40]
  409110:	ldr	w0, [x0]
  409114:	add	x1, sp, #0x8
  409118:	mov	w2, #0x28                  	// #40
  40911c:	add	x29, sp, #0x30
  409120:	bl	402540 <send@plt>
  409124:	ldp	x29, x30, [sp, #48]
  409128:	add	sp, sp, #0x40
  40912c:	ret
  409130:	b	409134 <ferror@plt+0x6994>
  409134:	sub	sp, sp, #0x30
  409138:	mov	x8, #0x20                  	// #32
  40913c:	movk	x8, #0x12, lsl #32
  409140:	movk	x8, #0x301, lsl #48
  409144:	stp	x29, x30, [sp, #32]
  409148:	str	x8, [sp]
  40914c:	ldr	w8, [x0, #28]
  409150:	mov	w2, #0x20                  	// #32
  409154:	mov	w3, wzr
  409158:	add	x29, sp, #0x20
  40915c:	add	w8, w8, #0x1
  409160:	stp	w8, w8, [x0, #28]
  409164:	stp	w8, wzr, [sp, #8]
  409168:	strb	w1, [sp, #16]
  40916c:	stur	xzr, [sp, #17]
  409170:	str	xzr, [sp, #24]
  409174:	ldr	w0, [x0]
  409178:	mov	x1, sp
  40917c:	bl	402540 <send@plt>
  409180:	ldp	x29, x30, [sp, #32]
  409184:	add	sp, sp, #0x30
  409188:	ret
  40918c:	stp	x29, x30, [sp, #-48]!
  409190:	stp	x28, x21, [sp, #16]
  409194:	stp	x20, x19, [sp, #32]
  409198:	mov	x29, sp
  40919c:	sub	sp, sp, #0x420
  4091a0:	mov	x20, x2
  4091a4:	mov	w21, w1
  4091a8:	cmp	w1, #0x11
  4091ac:	mov	x19, x0
  4091b0:	b.eq	4091b8 <ferror@plt+0x6a18>  // b.none
  4091b4:	cbnz	w21, 40921c <ferror@plt+0x6a7c>
  4091b8:	mov	x8, sp
  4091bc:	add	x0, x8, #0xc
  4091c0:	mov	w2, #0x414                 	// #1044
  4091c4:	mov	w1, wzr
  4091c8:	bl	402350 <memset@plt>
  4091cc:	mov	x8, #0x20                  	// #32
  4091d0:	movk	x8, #0x12, lsl #32
  4091d4:	movk	x8, #0x301, lsl #48
  4091d8:	str	x8, [sp]
  4091dc:	ldr	w8, [x19, #28]
  4091e0:	add	w8, w8, #0x1
  4091e4:	stp	w8, w8, [x19, #28]
  4091e8:	str	w8, [sp, #8]
  4091ec:	strb	w21, [sp, #16]
  4091f0:	cbz	x20, 409238 <ferror@plt+0x6a98>
  4091f4:	mov	x0, sp
  4091f8:	mov	w1, #0x420                 	// #1056
  4091fc:	blr	x20
  409200:	cbnz	w0, 40923c <ferror@plt+0x6a9c>
  409204:	ldr	w0, [x19]
  409208:	ldr	w2, [sp]
  40920c:	mov	x1, sp
  409210:	mov	w3, wzr
  409214:	bl	402540 <send@plt>
  409218:	b	40923c <ferror@plt+0x6a9c>
  40921c:	mov	x0, x19
  409220:	mov	w1, w21
  409224:	add	sp, sp, #0x420
  409228:	ldp	x20, x19, [sp, #32]
  40922c:	ldp	x28, x21, [sp, #16]
  409230:	ldp	x29, x30, [sp], #48
  409234:	b	409134 <ferror@plt+0x6994>
  409238:	mov	w0, #0xffffffea            	// #-22
  40923c:	add	sp, sp, #0x420
  409240:	ldp	x20, x19, [sp, #32]
  409244:	ldp	x28, x21, [sp, #16]
  409248:	ldp	x29, x30, [sp], #48
  40924c:	ret
  409250:	sub	sp, sp, #0xc0
  409254:	mov	x8, sp
  409258:	stp	x20, x19, [sp, #176]
  40925c:	mov	x20, x1
  409260:	mov	x19, x0
  409264:	add	x0, x8, #0xc
  409268:	mov	w2, #0x94                  	// #148
  40926c:	mov	w1, wzr
  409270:	stp	x29, x30, [sp, #160]
  409274:	add	x29, sp, #0xa0
  409278:	bl	402350 <memset@plt>
  40927c:	mov	x8, #0x20                  	// #32
  409280:	movk	x8, #0x1e, lsl #32
  409284:	movk	x8, #0x301, lsl #48
  409288:	str	x8, [sp]
  40928c:	ldr	w8, [x19, #28]
  409290:	mov	w9, #0x7                   	// #7
  409294:	mov	x0, sp
  409298:	mov	w1, #0xa0                  	// #160
  40929c:	add	w8, w8, #0x1
  4092a0:	stp	w8, w8, [x19, #28]
  4092a4:	str	w8, [sp, #8]
  4092a8:	strb	w9, [sp, #16]
  4092ac:	blr	x20
  4092b0:	cbnz	w0, 4092c8 <ferror@plt+0x6b28>
  4092b4:	ldr	w0, [x19]
  4092b8:	mov	x1, sp
  4092bc:	mov	w2, #0xa0                  	// #160
  4092c0:	mov	w3, wzr
  4092c4:	bl	402540 <send@plt>
  4092c8:	ldp	x20, x19, [sp, #176]
  4092cc:	ldp	x29, x30, [sp, #160]
  4092d0:	add	sp, sp, #0xc0
  4092d4:	ret
  4092d8:	sub	sp, sp, #0x30
  4092dc:	mov	x8, #0x1c                  	// #28
  4092e0:	movk	x8, #0x5e, lsl #32
  4092e4:	movk	x8, #0x301, lsl #48
  4092e8:	stp	x29, x30, [sp, #32]
  4092ec:	stp	xzr, xzr, [sp, #8]
  4092f0:	str	x8, [sp]
  4092f4:	ldr	w8, [x0, #28]
  4092f8:	mov	w3, wzr
  4092fc:	add	x29, sp, #0x20
  409300:	add	w8, w8, #0x1
  409304:	stp	w8, w8, [x0, #28]
  409308:	stp	w8, wzr, [sp, #8]
  40930c:	strb	w1, [sp, #16]
  409310:	str	w2, [sp, #24]
  409314:	ldr	w0, [x0]
  409318:	mov	x1, sp
  40931c:	mov	w2, #0x1c                  	// #28
  409320:	bl	402540 <send@plt>
  409324:	ldp	x29, x30, [sp, #32]
  409328:	add	sp, sp, #0x30
  40932c:	ret
  409330:	stp	x29, x30, [sp, #-16]!
  409334:	ldr	w0, [x0]
  409338:	mov	w3, wzr
  40933c:	sxtw	x2, w2
  409340:	mov	x29, sp
  409344:	bl	402540 <send@plt>
  409348:	ldp	x29, x30, [sp], #16
  40934c:	ret
  409350:	stp	x29, x30, [sp, #-32]!
  409354:	stp	x28, x19, [sp, #16]
  409358:	mov	x29, sp
  40935c:	sub	sp, sp, #0x400
  409360:	mov	x19, x0
  409364:	ldr	w0, [x0]
  409368:	mov	w3, wzr
  40936c:	sxtw	x2, w2
  409370:	bl	402540 <send@plt>
  409374:	mov	x8, x0
  409378:	tbnz	w8, #31, 409414 <ferror@plt+0x6c74>
  40937c:	ldr	w0, [x19]
  409380:	mov	x1, sp
  409384:	mov	w2, #0x400                 	// #1024
  409388:	mov	w3, #0x42                  	// #66
  40938c:	bl	402450 <recv@plt>
  409390:	tbnz	w0, #31, 4093e4 <ferror@plt+0x6c44>
  409394:	cmp	w0, #0x10
  409398:	b.lt	4093dc <ferror@plt+0x6c3c>  // b.tstop
  40939c:	mov	x9, sp
  4093a0:	ldr	w10, [x9]
  4093a4:	mov	w8, wzr
  4093a8:	cmp	w10, #0x10
  4093ac:	b.cc	409414 <ferror@plt+0x6c74>  // b.lo, b.ul, b.last
  4093b0:	cmp	w10, w0
  4093b4:	b.hi	409414 <ferror@plt+0x6c74>  // b.pmore
  4093b8:	ldrh	w8, [x9, #4]
  4093bc:	cmp	w8, #0x2
  4093c0:	b.eq	4093f8 <ferror@plt+0x6c58>  // b.none
  4093c4:	add	w8, w10, #0x3
  4093c8:	and	w8, w8, #0xfffffffc
  4093cc:	sub	w0, w0, w8
  4093d0:	cmp	w0, #0xf
  4093d4:	add	x9, x9, x8
  4093d8:	b.gt	4093a0 <ferror@plt+0x6c00>
  4093dc:	mov	w8, wzr
  4093e0:	b	409414 <ferror@plt+0x6c74>
  4093e4:	bl	402700 <__errno_location@plt>
  4093e8:	ldr	w8, [x0]
  4093ec:	cmp	w8, #0xb
  4093f0:	csetm	w8, ne  // ne = any
  4093f4:	b	409414 <ferror@plt+0x6c74>
  4093f8:	cmp	w10, #0x23
  4093fc:	b.ls	409428 <ferror@plt+0x6c88>  // b.plast
  409400:	ldr	w8, [x9, #16]
  409404:	neg	w19, w8
  409408:	bl	402700 <__errno_location@plt>
  40940c:	str	w19, [x0]
  409410:	mov	w8, #0xffffffff            	// #-1
  409414:	mov	w0, w8
  409418:	add	sp, sp, #0x400
  40941c:	ldp	x28, x19, [sp, #16]
  409420:	ldp	x29, x30, [sp], #32
  409424:	ret
  409428:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40942c:	ldr	x8, [x8, #3992]
  409430:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409434:	add	x0, x0, #0xa88
  409438:	mov	w1, #0x10                  	// #16
  40943c:	ldr	x3, [x8]
  409440:	mov	w2, #0x1                   	// #1
  409444:	bl	402590 <fwrite@plt>
  409448:	b	409410 <ferror@plt+0x6c70>
  40944c:	sub	sp, sp, #0x90
  409450:	stp	x29, x30, [sp, #128]
  409454:	add	x29, sp, #0x80
  409458:	add	w8, w3, #0x10
  40945c:	mov	w9, #0x301                 	// #769
  409460:	sturh	w1, [x29, #-12]
  409464:	adrp	x10, 40b000 <ferror@plt+0x8860>
  409468:	stur	w8, [x29, #-16]
  40946c:	sturh	w9, [x29, #-10]
  409470:	add	x10, x10, #0xd90
  409474:	ldr	w8, [x0, #28]
  409478:	ldr	x13, [x10]
  40947c:	ldr	w10, [x10, #8]
  409480:	sub	x11, x29, #0x10
  409484:	mov	w12, #0x10                  	// #16
  409488:	sxtw	x9, w3
  40948c:	add	w8, w8, #0x1
  409490:	stp	w8, w8, [x0, #28]
  409494:	stur	x13, [x29, #-32]
  409498:	sub	x13, x29, #0x20
  40949c:	stur	w10, [x29, #-24]
  4094a0:	mov	w10, #0xc                   	// #12
  4094a4:	stp	x11, x12, [sp, #64]
  4094a8:	add	x11, sp, #0x40
  4094ac:	stp	x2, x9, [sp, #80]
  4094b0:	mov	w9, #0x2                   	// #2
  4094b4:	stp	w8, wzr, [x29, #-8]
  4094b8:	str	x13, [sp, #8]
  4094bc:	str	w10, [sp, #16]
  4094c0:	stp	x11, x9, [sp, #24]
  4094c4:	stp	xzr, xzr, [sp, #40]
  4094c8:	str	wzr, [sp, #56]
  4094cc:	ldr	w0, [x0]
  4094d0:	add	x1, sp, #0x8
  4094d4:	mov	w2, wzr
  4094d8:	bl	4023a0 <sendmsg@plt>
  4094dc:	ldp	x29, x30, [sp, #128]
  4094e0:	add	sp, sp, #0x90
  4094e4:	ret
  4094e8:	sub	sp, sp, #0x70
  4094ec:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4094f0:	add	x8, x8, #0xd90
  4094f4:	ldr	x9, [x8]
  4094f8:	ldr	w8, [x8, #8]
  4094fc:	stp	x29, x30, [sp, #96]
  409500:	add	x29, sp, #0x60
  409504:	stur	x9, [x29, #-16]
  409508:	stur	w8, [x29, #-8]
  40950c:	ldr	w8, [x1]
  409510:	sub	x10, x29, #0x10
  409514:	mov	w9, #0xc                   	// #12
  409518:	str	x10, [sp, #8]
  40951c:	sub	x10, x29, #0x20
  409520:	str	w9, [sp, #16]
  409524:	mov	w9, #0x1                   	// #1
  409528:	stp	x10, x9, [sp, #24]
  40952c:	mov	w9, #0x301                 	// #769
  409530:	stp	xzr, xzr, [sp, #40]
  409534:	str	wzr, [sp, #56]
  409538:	stp	x1, x8, [x29, #-32]
  40953c:	strh	w9, [x1, #6]
  409540:	str	wzr, [x1, #12]
  409544:	ldr	w8, [x0, #28]
  409548:	mov	w2, wzr
  40954c:	add	w8, w8, #0x1
  409550:	stp	w8, w8, [x0, #28]
  409554:	str	w8, [x1, #8]
  409558:	ldr	w0, [x0]
  40955c:	add	x1, sp, #0x8
  409560:	bl	4023a0 <sendmsg@plt>
  409564:	ldp	x29, x30, [sp, #96]
  409568:	add	sp, sp, #0x70
  40956c:	ret
  409570:	sub	sp, sp, #0xf0
  409574:	stp	x29, x30, [sp, #144]
  409578:	add	x29, sp, #0x90
  40957c:	sub	x8, x29, #0x10
  409580:	mov	w9, #0xc                   	// #12
  409584:	str	x8, [sp, #56]
  409588:	sub	x8, x29, #0x20
  40958c:	str	w9, [sp, #64]
  409590:	mov	w9, #0x1                   	// #1
  409594:	stp	x28, x27, [sp, #160]
  409598:	stp	x26, x25, [sp, #176]
  40959c:	stp	x24, x23, [sp, #192]
  4095a0:	stp	x22, x21, [sp, #208]
  4095a4:	stp	x20, x19, [sp, #224]
  4095a8:	stp	x1, x2, [sp]
  4095ac:	strh	w3, [sp, #16]
  4095b0:	stp	xzr, xzr, [sp, #32]
  4095b4:	str	xzr, [sp, #24]
  4095b8:	stp	xzr, xzr, [sp, #88]
  4095bc:	stp	x8, x9, [sp, #72]
  4095c0:	str	wzr, [sp, #104]
  4095c4:	mov	x19, x0
  4095c8:	ldr	w0, [x0]
  4095cc:	mov	x20, x1
  4095d0:	add	x1, sp, #0x38
  4095d4:	add	x2, sp, #0x30
  4095d8:	bl	40a9a8 <ferror@plt+0x8208>
  4095dc:	mov	w22, w0
  4095e0:	tbnz	w0, #31, 4097b0 <ferror@plt+0x7010>
  4095e4:	adrp	x21, 40b000 <ferror@plt+0x8860>
  4095e8:	mov	w27, wzr
  4095ec:	add	x21, x21, #0xb2e
  4095f0:	ldr	x3, [x19, #40]
  4095f4:	cbz	x3, 40960c <ferror@plt+0x6e6c>
  4095f8:	ldr	x0, [sp, #48]
  4095fc:	add	w8, w22, #0x3
  409600:	and	w2, w8, #0xfffffffc
  409604:	mov	w1, #0x1                   	// #1
  409608:	bl	402590 <fwrite@plt>
  40960c:	cbz	x20, 409700 <ferror@plt+0x6f60>
  409610:	mov	w26, wzr
  409614:	mov	x28, sp
  409618:	cmp	w22, #0x10
  40961c:	b.lt	4096c8 <ferror@plt+0x6f28>  // b.tstop
  409620:	ldr	x24, [sp, #48]
  409624:	mov	w23, w22
  409628:	ldr	w8, [x24]
  40962c:	cmp	w8, #0x10
  409630:	b.cc	4096cc <ferror@plt+0x6f2c>  // b.lo, b.ul, b.last
  409634:	cmp	w8, w23
  409638:	b.hi	4096cc <ferror@plt+0x6f2c>  // b.pmore
  40963c:	ldrh	w9, [x28, #16]
  409640:	ldrh	w10, [x24, #6]
  409644:	bic	w9, w10, w9
  409648:	strh	w9, [x24, #6]
  40964c:	ldur	w10, [x29, #-12]
  409650:	cbnz	w10, 4096ac <ferror@plt+0x6f0c>
  409654:	ldr	w10, [x24, #12]
  409658:	ldr	w11, [x19, #8]
  40965c:	cmp	w10, w11
  409660:	b.ne	4096ac <ferror@plt+0x6f0c>  // b.any
  409664:	ldr	w10, [x24, #8]
  409668:	ldr	w11, [x19, #32]
  40966c:	cmp	w10, w11
  409670:	b.ne	4096ac <ferror@plt+0x6f0c>  // b.any
  409674:	ldrh	w10, [x24, #4]
  409678:	tst	w9, #0x10
  40967c:	csinc	w27, w27, wzr, eq  // eq = none
  409680:	cmp	w10, #0x2
  409684:	b.eq	409754 <ferror@plt+0x6fb4>  // b.none
  409688:	cmp	w10, #0x3
  40968c:	b.eq	4096d8 <ferror@plt+0x6f38>  // b.none
  409690:	ldr	x9, [x19, #40]
  409694:	cbnz	x9, 4096ac <ferror@plt+0x6f0c>
  409698:	ldp	x8, x1, [x28]
  40969c:	mov	x0, x24
  4096a0:	blr	x8
  4096a4:	tbnz	w0, #31, 4097a0 <ferror@plt+0x7000>
  4096a8:	ldr	w8, [x24]
  4096ac:	add	w8, w8, #0x3
  4096b0:	and	w8, w8, #0xfffffffc
  4096b4:	sub	w23, w23, w8
  4096b8:	cmp	w23, #0xf
  4096bc:	add	x24, x24, x8
  4096c0:	b.gt	409628 <ferror@plt+0x6e88>
  4096c4:	b	4096cc <ferror@plt+0x6f2c>
  4096c8:	mov	w23, w22
  4096cc:	ldr	x8, [x28, #24]!
  4096d0:	cbnz	x8, 409618 <ferror@plt+0x6e78>
  4096d4:	b	4096f0 <ferror@plt+0x6f50>
  4096d8:	cmp	w8, #0x13
  4096dc:	b.ls	4097e0 <ferror@plt+0x7040>  // b.plast
  4096e0:	ldr	w24, [x24, #16]
  4096e4:	tbnz	w24, #31, 40981c <ferror@plt+0x707c>
  4096e8:	mov	w26, #0x1                   	// #1
  4096ec:	b	4096cc <ferror@plt+0x6f2c>
  4096f0:	ldr	x0, [sp, #48]
  4096f4:	bl	402510 <free@plt>
  4096f8:	cbz	w26, 40970c <ferror@plt+0x6f6c>
  4096fc:	b	4097d4 <ferror@plt+0x7034>
  409700:	ldr	x0, [sp, #48]
  409704:	bl	402510 <free@plt>
  409708:	mov	w23, wzr
  40970c:	ldrb	w8, [sp, #104]
  409710:	tbnz	w8, #5, 409734 <ferror@plt+0x6f94>
  409714:	cbnz	w23, 40988c <ferror@plt+0x70ec>
  409718:	ldr	w0, [x19]
  40971c:	add	x1, sp, #0x38
  409720:	add	x2, sp, #0x30
  409724:	bl	40a9a8 <ferror@plt+0x8208>
  409728:	mov	w22, w0
  40972c:	tbz	w0, #31, 4095f0 <ferror@plt+0x6e50>
  409730:	b	4097b0 <ferror@plt+0x7010>
  409734:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409738:	ldr	x8, [x8, #3992]
  40973c:	mov	w1, #0x12                  	// #18
  409740:	mov	w2, #0x1                   	// #1
  409744:	mov	x0, x21
  409748:	ldr	x3, [x8]
  40974c:	bl	402590 <fwrite@plt>
  409750:	b	409718 <ferror@plt+0x6f78>
  409754:	cmp	w8, #0x23
  409758:	b.ls	4097f8 <ferror@plt+0x7058>  // b.plast
  40975c:	ldr	w8, [x24, #16]
  409760:	neg	w20, w8
  409764:	bl	402700 <__errno_location@plt>
  409768:	str	w20, [x0]
  40976c:	ldr	w8, [x19, #36]
  409770:	cmp	w8, #0x4
  409774:	b.ne	409788 <ferror@plt+0x6fe8>  // b.any
  409778:	cmp	w20, #0x2
  40977c:	b.eq	409790 <ferror@plt+0x6ff0>  // b.none
  409780:	cmp	w20, #0x5f
  409784:	b.eq	409790 <ferror@plt+0x6ff0>  // b.none
  409788:	ldrb	w8, [x19, #48]
  40978c:	tbz	w8, #1, 409858 <ferror@plt+0x70b8>
  409790:	ldr	x0, [sp, #48]
  409794:	bl	402510 <free@plt>
  409798:	mov	w22, #0xffffffff            	// #-1
  40979c:	b	4097b0 <ferror@plt+0x7010>
  4097a0:	mov	w25, w0
  4097a4:	ldr	x0, [sp, #48]
  4097a8:	bl	402510 <free@plt>
  4097ac:	mov	w22, w25
  4097b0:	mov	w0, w22
  4097b4:	ldp	x20, x19, [sp, #224]
  4097b8:	ldp	x22, x21, [sp, #208]
  4097bc:	ldp	x24, x23, [sp, #192]
  4097c0:	ldp	x26, x25, [sp, #176]
  4097c4:	ldp	x28, x27, [sp, #160]
  4097c8:	ldp	x29, x30, [sp, #144]
  4097cc:	add	sp, sp, #0xf0
  4097d0:	ret
  4097d4:	cbnz	w27, 409868 <ferror@plt+0x70c8>
  4097d8:	mov	w22, wzr
  4097dc:	b	4097b0 <ferror@plt+0x7010>
  4097e0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4097e4:	ldr	x8, [x8, #3992]
  4097e8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  4097ec:	add	x0, x0, #0xce6
  4097f0:	mov	w1, #0xf                   	// #15
  4097f4:	b	40980c <ferror@plt+0x706c>
  4097f8:	adrp	x8, 41c000 <ferror@plt+0x19860>
  4097fc:	ldr	x8, [x8, #3992]
  409800:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409804:	add	x0, x0, #0xa88
  409808:	mov	w1, #0x10                  	// #16
  40980c:	ldr	x3, [x8]
  409810:	mov	w2, #0x1                   	// #1
  409814:	bl	402590 <fwrite@plt>
  409818:	b	409790 <ferror@plt+0x6ff0>
  40981c:	neg	w19, w24
  409820:	bl	402700 <__errno_location@plt>
  409824:	cmn	w24, #0x2
  409828:	str	w19, [x0]
  40982c:	b.eq	409790 <ferror@plt+0x6ff0>  // b.none
  409830:	cmp	w19, #0x5f
  409834:	b.eq	409790 <ferror@plt+0x6ff0>  // b.none
  409838:	cmp	w19, #0x5a
  40983c:	b.ne	409858 <ferror@plt+0x70b8>  // b.any
  409840:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409844:	ldr	x8, [x8, #3992]
  409848:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40984c:	add	x0, x0, #0xcf6
  409850:	mov	w1, #0x24                  	// #36
  409854:	b	40980c <ferror@plt+0x706c>
  409858:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40985c:	add	x0, x0, #0xd1b
  409860:	bl	402150 <perror@plt>
  409864:	b	409790 <ferror@plt+0x6ff0>
  409868:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40986c:	ldr	x8, [x8, #3992]
  409870:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409874:	add	x0, x0, #0xc96
  409878:	mov	w1, #0x2e                  	// #46
  40987c:	ldr	x3, [x8]
  409880:	mov	w2, #0x1                   	// #1
  409884:	bl	402590 <fwrite@plt>
  409888:	b	4097d8 <ferror@plt+0x7038>
  40988c:	adrp	x8, 41c000 <ferror@plt+0x19860>
  409890:	ldr	x8, [x8, #3992]
  409894:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409898:	add	x1, x1, #0xb41
  40989c:	mov	w2, w23
  4098a0:	ldr	x0, [x8]
  4098a4:	bl	402760 <fprintf@plt>
  4098a8:	mov	w0, #0x1                   	// #1
  4098ac:	bl	402140 <exit@plt>
  4098b0:	sub	sp, sp, #0x20
  4098b4:	stp	x29, x30, [sp, #16]
  4098b8:	ldr	w8, [x1]
  4098bc:	mov	x3, x2
  4098c0:	mov	w2, #0x1                   	// #1
  4098c4:	mov	w4, #0x1                   	// #1
  4098c8:	stp	x1, x8, [sp]
  4098cc:	mov	x1, sp
  4098d0:	add	x29, sp, #0x10
  4098d4:	bl	4098ec <ferror@plt+0x714c>
  4098d8:	ldp	x29, x30, [sp, #16]
  4098dc:	add	sp, sp, #0x20
  4098e0:	ret
  4098e4:	mov	w4, #0x1                   	// #1
  4098e8:	b	4098ec <ferror@plt+0x714c>
  4098ec:	sub	sp, sp, #0xd0
  4098f0:	stp	x29, x30, [sp, #112]
  4098f4:	add	x29, sp, #0x70
  4098f8:	adrp	x8, 40b000 <ferror@plt+0x8860>
  4098fc:	sub	x9, x29, #0x10
  409900:	add	x8, x8, #0xd90
  409904:	str	x9, [sp, #24]
  409908:	mov	w9, #0xc                   	// #12
  40990c:	str	w9, [sp, #32]
  409910:	ldr	x9, [x8]
  409914:	ldr	w8, [x8, #8]
  409918:	stp	x22, x21, [sp, #176]
  40991c:	stp	x20, x19, [sp, #192]
  409920:	mov	w22, w4
  409924:	mov	x19, x3
  409928:	mov	x20, x2
  40992c:	mov	x21, x0
  409930:	stp	x28, x27, [sp, #128]
  409934:	stp	x26, x25, [sp, #144]
  409938:	stp	x24, x23, [sp, #160]
  40993c:	stp	x1, x2, [sp, #40]
  409940:	stp	xzr, xzr, [sp, #56]
  409944:	stur	x9, [x29, #-16]
  409948:	stur	w8, [x29, #-8]
  40994c:	str	wzr, [sp, #72]
  409950:	cbz	x2, 40998c <ferror@plt+0x71ec>
  409954:	ldr	w27, [x21, #28]
  409958:	mov	x8, x20
  40995c:	ldr	x9, [x1]
  409960:	add	w27, w27, #0x1
  409964:	str	w27, [x9, #8]
  409968:	cbnz	x19, 409978 <ferror@plt+0x71d8>
  40996c:	ldrh	w10, [x9, #6]
  409970:	orr	w10, w10, #0x4
  409974:	strh	w10, [x9, #6]
  409978:	subs	x8, x8, #0x1
  40997c:	add	x1, x1, #0x10
  409980:	b.ne	40995c <ferror@plt+0x71bc>  // b.any
  409984:	str	w27, [x21, #28]
  409988:	b	409990 <ferror@plt+0x71f0>
  40998c:	mov	w27, wzr
  409990:	ldr	w0, [x21]
  409994:	add	x1, sp, #0x18
  409998:	mov	w2, wzr
  40999c:	bl	4023a0 <sendmsg@plt>
  4099a0:	tbnz	w0, #31, 409c2c <ferror@plt+0x748c>
  4099a4:	sub	x8, x29, #0x20
  4099a8:	mov	w9, #0x1                   	// #1
  4099ac:	stp	x8, x9, [sp, #40]
  4099b0:	ldr	w0, [x21]
  4099b4:	add	x1, sp, #0x18
  4099b8:	add	x2, sp, #0x10
  4099bc:	bl	40a9a8 <ferror@plt+0x8208>
  4099c0:	mov	w25, w0
  4099c4:	tbnz	w0, #31, 409c08 <ferror@plt+0x7468>
  4099c8:	adrp	x11, 41c000 <ferror@plt+0x19860>
  4099cc:	ldr	x11, [x11, #3992]
  4099d0:	mov	w9, w27
  4099d4:	adrp	x13, 40b000 <ferror@plt+0x8860>
  4099d8:	mov	w24, wzr
  4099dc:	eor	w12, w22, #0x1
  4099e0:	mov	w8, #0x1                   	// #1
  4099e4:	sub	x23, x9, x20
  4099e8:	add	x13, x13, #0xb2e
  4099ec:	mov	w28, w24
  4099f0:	sxtw	x24, w8
  4099f4:	ldr	w2, [sp, #32]
  4099f8:	cmp	w2, #0xc
  4099fc:	b.ne	409c70 <ferror@plt+0x74d0>  // b.any
  409a00:	cmp	w25, #0x10
  409a04:	b.cc	409b68 <ferror@plt+0x73c8>  // b.lo, b.ul, b.last
  409a08:	ldr	x22, [sp, #16]
  409a0c:	ldr	w26, [x22]
  409a10:	cmp	w26, w25
  409a14:	b.gt	409bdc <ferror@plt+0x743c>
  409a18:	sub	w8, w26, #0x10
  409a1c:	tbnz	w8, #31, 409bdc <ferror@plt+0x743c>
  409a20:	ldur	w9, [x29, #-12]
  409a24:	cbnz	w9, 409a8c <ferror@plt+0x72ec>
  409a28:	ldr	w9, [x22, #12]
  409a2c:	ldr	w10, [x21, #8]
  409a30:	cmp	w9, w10
  409a34:	b.ne	409a8c <ferror@plt+0x72ec>  // b.any
  409a38:	ldr	w9, [x22, #8]
  409a3c:	cmp	w9, w27
  409a40:	b.hi	409a8c <ferror@plt+0x72ec>  // b.pmore
  409a44:	cmp	x23, x9
  409a48:	b.hi	409a8c <ferror@plt+0x72ec>  // b.pmore
  409a4c:	ldrh	w9, [x22, #4]
  409a50:	cmp	w9, #0x2
  409a54:	b.eq	409aa8 <ferror@plt+0x7308>  // b.none
  409a58:	cbnz	x19, 409bcc <ferror@plt+0x742c>
  409a5c:	ldr	x3, [x11]
  409a60:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409a64:	mov	w1, #0x14                  	// #20
  409a68:	mov	w2, #0x1                   	// #1
  409a6c:	add	x0, x0, #0xd63
  409a70:	str	w12, [sp, #12]
  409a74:	bl	402590 <fwrite@plt>
  409a78:	adrp	x11, 41c000 <ferror@plt+0x19860>
  409a7c:	ldr	w12, [sp, #12]
  409a80:	ldr	x11, [x11, #3992]
  409a84:	adrp	x13, 40b000 <ferror@plt+0x8860>
  409a88:	add	x13, x13, #0xb2e
  409a8c:	add	w8, w26, #0x3
  409a90:	and	x8, x8, #0xfffffffc
  409a94:	sub	w25, w25, w8
  409a98:	cmp	w25, #0xf
  409a9c:	add	x22, x22, x8
  409aa0:	b.hi	409a0c <ferror@plt+0x726c>  // b.pmore
  409aa4:	b	409b68 <ferror@plt+0x73c8>
  409aa8:	cmp	w8, #0x13
  409aac:	b.ls	409c3c <ferror@plt+0x749c>  // b.plast
  409ab0:	ldr	w26, [x22, #16]
  409ab4:	str	w12, [sp, #12]
  409ab8:	cbz	w26, 409ae0 <ferror@plt+0x7340>
  409abc:	neg	w25, w26
  409ac0:	bl	402700 <__errno_location@plt>
  409ac4:	str	w25, [x0]
  409ac8:	ldr	w8, [x21, #36]
  409acc:	ldr	w9, [sp, #12]
  409ad0:	cmp	w8, #0x4
  409ad4:	cset	w8, eq  // eq = none
  409ad8:	orr	w8, w8, w9
  409adc:	tbz	w8, #0, 409b38 <ferror@plt+0x7398>
  409ae0:	ldr	x0, [sp, #16]
  409ae4:	cbz	x19, 409af0 <ferror@plt+0x7350>
  409ae8:	str	x0, [x19]
  409aec:	b	409af4 <ferror@plt+0x7354>
  409af0:	bl	402510 <free@plt>
  409af4:	cmp	x24, x20
  409af8:	b.cs	409c50 <ferror@plt+0x74b0>  // b.hs, b.nlast
  409afc:	ldr	w0, [x21]
  409b00:	add	x1, sp, #0x18
  409b04:	add	x2, sp, #0x10
  409b08:	bl	40a9a8 <ferror@plt+0x8208>
  409b0c:	adrp	x11, 41c000 <ferror@plt+0x19860>
  409b10:	ldr	x11, [x11, #3992]
  409b14:	ldr	w12, [sp, #12]
  409b18:	add	x8, x24, #0x1
  409b1c:	adrp	x13, 40b000 <ferror@plt+0x8860>
  409b20:	mov	w25, w0
  409b24:	mov	w28, w24
  409b28:	mov	x24, x8
  409b2c:	add	x13, x13, #0xb2e
  409b30:	tbz	w0, #31, 4099f4 <ferror@plt+0x7254>
  409b34:	b	409c08 <ferror@plt+0x7468>
  409b38:	adrp	x9, 41c000 <ferror@plt+0x19860>
  409b3c:	ldr	w8, [x22, #16]
  409b40:	ldr	x9, [x9, #3992]
  409b44:	neg	w0, w8
  409b48:	ldr	x25, [x9]
  409b4c:	bl	402420 <strerror@plt>
  409b50:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409b54:	mov	x2, x0
  409b58:	mov	x0, x25
  409b5c:	add	x1, x1, #0xd78
  409b60:	bl	402760 <fprintf@plt>
  409b64:	b	409ae0 <ferror@plt+0x7340>
  409b68:	ldr	x0, [sp, #16]
  409b6c:	mov	x28, x13
  409b70:	mov	w26, w12
  409b74:	mov	x22, x11
  409b78:	bl	402510 <free@plt>
  409b7c:	ldrb	w8, [sp, #72]
  409b80:	tbnz	w8, #5, 409bb4 <ferror@plt+0x7414>
  409b84:	cbnz	w25, 409c5c <ferror@plt+0x74bc>
  409b88:	ldr	w0, [x21]
  409b8c:	add	x1, sp, #0x18
  409b90:	add	x2, sp, #0x10
  409b94:	bl	40a9a8 <ferror@plt+0x8208>
  409b98:	mov	w25, w0
  409b9c:	add	x8, x24, #0x1
  409ba0:	mov	x11, x22
  409ba4:	mov	w12, w26
  409ba8:	mov	x13, x28
  409bac:	tbz	w0, #31, 4099ec <ferror@plt+0x724c>
  409bb0:	b	409c08 <ferror@plt+0x7468>
  409bb4:	ldr	x3, [x22]
  409bb8:	mov	w1, #0x12                  	// #18
  409bbc:	mov	w2, #0x1                   	// #1
  409bc0:	mov	x0, x28
  409bc4:	bl	402590 <fwrite@plt>
  409bc8:	b	409b88 <ferror@plt+0x73e8>
  409bcc:	ldr	x8, [sp, #16]
  409bd0:	mov	w25, wzr
  409bd4:	str	x8, [x19]
  409bd8:	b	409c08 <ferror@plt+0x7468>
  409bdc:	ldrb	w8, [sp, #72]
  409be0:	ldr	x3, [x11]
  409be4:	tbz	w8, #5, 409c80 <ferror@plt+0x74e0>
  409be8:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409bec:	add	x0, x0, #0xafd
  409bf0:	mov	w1, #0x12                  	// #18
  409bf4:	mov	w2, #0x1                   	// #1
  409bf8:	bl	402590 <fwrite@plt>
  409bfc:	ldr	x0, [sp, #16]
  409c00:	bl	402510 <free@plt>
  409c04:	mov	w25, #0xffffffff            	// #-1
  409c08:	mov	w0, w25
  409c0c:	ldp	x20, x19, [sp, #192]
  409c10:	ldp	x22, x21, [sp, #176]
  409c14:	ldp	x24, x23, [sp, #160]
  409c18:	ldp	x26, x25, [sp, #144]
  409c1c:	ldp	x28, x27, [sp, #128]
  409c20:	ldp	x29, x30, [sp, #112]
  409c24:	add	sp, sp, #0xd0
  409c28:	ret
  409c2c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409c30:	add	x0, x0, #0xd2d
  409c34:	bl	402150 <perror@plt>
  409c38:	b	409c04 <ferror@plt+0x7464>
  409c3c:	ldr	x3, [x11]
  409c40:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409c44:	add	x0, x0, #0xa88
  409c48:	mov	w1, #0x10                  	// #16
  409c4c:	b	409bf4 <ferror@plt+0x7454>
  409c50:	cmp	w26, #0x0
  409c54:	csinv	w25, wzr, w28, eq  // eq = none
  409c58:	b	409c08 <ferror@plt+0x7468>
  409c5c:	ldr	x0, [x22]
  409c60:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409c64:	add	x1, x1, #0xb41
  409c68:	mov	w2, w25
  409c6c:	b	409c90 <ferror@plt+0x74f0>
  409c70:	ldr	x0, [x11]
  409c74:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409c78:	add	x1, x1, #0xd46
  409c7c:	b	409c90 <ferror@plt+0x74f0>
  409c80:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409c84:	add	x1, x1, #0xb10
  409c88:	mov	x0, x3
  409c8c:	mov	w2, w26
  409c90:	bl	402760 <fprintf@plt>
  409c94:	mov	w0, #0x1                   	// #1
  409c98:	bl	402140 <exit@plt>
  409c9c:	sub	sp, sp, #0x20
  409ca0:	stp	x29, x30, [sp, #16]
  409ca4:	ldr	w8, [x1]
  409ca8:	mov	x3, x2
  409cac:	mov	w2, #0x1                   	// #1
  409cb0:	mov	w4, wzr
  409cb4:	stp	x1, x8, [sp]
  409cb8:	mov	x1, sp
  409cbc:	add	x29, sp, #0x10
  409cc0:	bl	4098ec <ferror@plt+0x714c>
  409cc4:	ldp	x29, x30, [sp, #16]
  409cc8:	add	sp, sp, #0x20
  409ccc:	ret
  409cd0:	stp	x29, x30, [sp, #-32]!
  409cd4:	mov	x29, sp
  409cd8:	mov	w8, #0x1                   	// #1
  409cdc:	str	w8, [x29, #28]
  409ce0:	str	x19, [sp, #16]
  409ce4:	mov	x19, x0
  409ce8:	ldr	w0, [x0]
  409cec:	add	x3, x29, #0x1c
  409cf0:	mov	w1, #0x10e                 	// #270
  409cf4:	mov	w2, #0x8                   	// #8
  409cf8:	mov	w4, #0x4                   	// #4
  409cfc:	bl	4022e0 <setsockopt@plt>
  409d00:	tbnz	w0, #31, 409d20 <ferror@plt+0x7580>
  409d04:	ldr	w8, [x19, #48]
  409d08:	mov	w0, wzr
  409d0c:	orr	w8, w8, #0x1
  409d10:	str	w8, [x19, #48]
  409d14:	ldr	x19, [sp, #16]
  409d18:	ldp	x29, x30, [sp], #32
  409d1c:	ret
  409d20:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409d24:	add	x0, x0, #0xa99
  409d28:	bl	402150 <perror@plt>
  409d2c:	mov	w0, #0xffffffff            	// #-1
  409d30:	b	409d14 <ferror@plt+0x7574>
  409d34:	stp	x29, x30, [sp, #-96]!
  409d38:	stp	x28, x27, [sp, #16]
  409d3c:	stp	x26, x25, [sp, #32]
  409d40:	stp	x24, x23, [sp, #48]
  409d44:	stp	x22, x21, [sp, #64]
  409d48:	stp	x20, x19, [sp, #80]
  409d4c:	mov	x29, sp
  409d50:	sub	sp, sp, #0x6, lsl #12
  409d54:	sub	sp, sp, #0x70
  409d58:	sub	x27, x29, #0x60
  409d5c:	adrp	x8, 40b000 <ferror@plt+0x8860>
  409d60:	sub	x9, x29, #0x18
  409d64:	mov	w10, #0xc                   	// #12
  409d68:	add	x8, x8, #0xd90
  409d6c:	stur	x9, [x29, #-96]
  409d70:	sub	x9, x29, #0x28
  409d74:	str	w10, [x27, #8]
  409d78:	mov	w10, #0x1                   	// #1
  409d7c:	stp	x9, x10, [x29, #-80]
  409d80:	ldr	x9, [x8]
  409d84:	ldr	w8, [x8, #8]
  409d88:	stp	xzr, xzr, [x29, #-64]
  409d8c:	str	wzr, [x27, #48]
  409d90:	stur	x9, [x29, #-24]
  409d94:	str	w8, [x27, #80]
  409d98:	ldrb	w8, [x0, #48]
  409d9c:	mov	x19, x2
  409da0:	mov	x20, x0
  409da4:	mov	x21, x1
  409da8:	tbz	w8, #0, 409db8 <ferror@plt+0x7618>
  409dac:	add	x8, sp, #0x10
  409db0:	mov	w9, #0x2000                	// #8192
  409db4:	stp	x8, x9, [x29, #-64]
  409db8:	adrp	x28, 41c000 <ferror@plt+0x19860>
  409dbc:	ldr	x28, [x28, #3992]
  409dc0:	add	x8, sp, #0x2, lsl #12
  409dc4:	add	x8, x8, #0x10
  409dc8:	mov	w22, #0x4000                	// #16384
  409dcc:	mov	w23, #0xffffffff            	// #-1
  409dd0:	stur	x8, [x29, #-40]
  409dd4:	stur	x22, [x29, #-32]
  409dd8:	ldr	w0, [x20]
  409ddc:	sub	x1, x29, #0x60
  409de0:	mov	w2, wzr
  409de4:	bl	402100 <recvmsg@plt>
  409de8:	mov	x24, x0
  409dec:	tbnz	w24, #31, 409ebc <ferror@plt+0x771c>
  409df0:	cbz	w24, 409f6c <ferror@plt+0x77cc>
  409df4:	ldr	w2, [x27, #8]
  409df8:	cmp	w2, #0xc
  409dfc:	b.ne	409f80 <ferror@plt+0x77e0>  // b.any
  409e00:	ldrb	w8, [x20, #48]
  409e04:	tbz	w8, #0, 409e5c <ferror@plt+0x76bc>
  409e08:	ldur	x1, [x29, #-64]
  409e0c:	str	w23, [sp, #8]
  409e10:	cbz	x1, 409e5c <ferror@plt+0x76bc>
  409e14:	ldur	x8, [x29, #-56]
  409e18:	cmp	x8, #0x10
  409e1c:	b.cc	409e5c <ferror@plt+0x76bc>  // b.lo, b.ul, b.last
  409e20:	ldr	w8, [x1, #8]
  409e24:	cmp	w8, #0x10e
  409e28:	b.ne	409e4c <ferror@plt+0x76ac>  // b.any
  409e2c:	ldr	w8, [x1, #12]
  409e30:	cmp	w8, #0x8
  409e34:	b.ne	409e4c <ferror@plt+0x76ac>  // b.any
  409e38:	ldr	x8, [x1]
  409e3c:	cmp	x8, #0x14
  409e40:	b.ne	409e4c <ferror@plt+0x76ac>  // b.any
  409e44:	ldr	w8, [x1, #16]
  409e48:	str	w8, [sp, #8]
  409e4c:	sub	x0, x29, #0x60
  409e50:	bl	402160 <__cmsg_nxthdr@plt>
  409e54:	mov	x1, x0
  409e58:	cbnz	x0, 409e20 <ferror@plt+0x7680>
  409e5c:	cmp	w24, #0x10
  409e60:	b.cc	409eac <ferror@plt+0x770c>  // b.lo, b.ul, b.last
  409e64:	add	x25, sp, #0x2, lsl #12
  409e68:	add	x25, x25, #0x10
  409e6c:	ldr	w26, [x25]
  409e70:	cmp	w26, w24
  409e74:	b.gt	409f24 <ferror@plt+0x7784>
  409e78:	sub	w8, w26, #0x10
  409e7c:	tbnz	w8, #31, 409f24 <ferror@plt+0x7784>
  409e80:	add	x0, sp, #0x8
  409e84:	mov	x1, x25
  409e88:	mov	x2, x19
  409e8c:	blr	x21
  409e90:	tbnz	w0, #31, 409f48 <ferror@plt+0x77a8>
  409e94:	add	w8, w26, #0x3
  409e98:	and	x8, x8, #0xfffffffc
  409e9c:	sub	w24, w24, w8
  409ea0:	cmp	w24, #0xf
  409ea4:	add	x25, x25, x8
  409ea8:	b.hi	409e6c <ferror@plt+0x76cc>  // b.pmore
  409eac:	ldrb	w8, [x27, #48]
  409eb0:	tbnz	w8, #5, 409f08 <ferror@plt+0x7768>
  409eb4:	cbz	w24, 409dd4 <ferror@plt+0x7634>
  409eb8:	b	409f90 <ferror@plt+0x77f0>
  409ebc:	bl	402700 <__errno_location@plt>
  409ec0:	mov	x24, x0
  409ec4:	ldr	w0, [x0]
  409ec8:	cmp	w0, #0x4
  409ecc:	b.eq	409dd4 <ferror@plt+0x7634>  // b.none
  409ed0:	cmp	w0, #0xb
  409ed4:	b.eq	409dd4 <ferror@plt+0x7634>  // b.none
  409ed8:	ldr	x25, [x28]
  409edc:	bl	402420 <strerror@plt>
  409ee0:	ldr	w3, [x24]
  409ee4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409ee8:	mov	x2, x0
  409eec:	mov	x0, x25
  409ef0:	add	x1, x1, #0xab1
  409ef4:	bl	402760 <fprintf@plt>
  409ef8:	ldr	w8, [x24]
  409efc:	cmp	w8, #0x69
  409f00:	b.eq	409dd4 <ferror@plt+0x7634>  // b.none
  409f04:	b	409f44 <ferror@plt+0x77a4>
  409f08:	ldr	x3, [x28]
  409f0c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409f10:	mov	w1, #0x12                  	// #18
  409f14:	mov	w2, #0x1                   	// #1
  409f18:	add	x0, x0, #0xb2e
  409f1c:	bl	402590 <fwrite@plt>
  409f20:	b	409dd4 <ferror@plt+0x7634>
  409f24:	ldrb	w8, [x27, #48]
  409f28:	ldr	x3, [x28]
  409f2c:	tbz	w8, #5, 409fa4 <ferror@plt+0x7804>
  409f30:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409f34:	add	x0, x0, #0xafd
  409f38:	mov	w1, #0x12                  	// #18
  409f3c:	mov	w2, #0x1                   	// #1
  409f40:	bl	402590 <fwrite@plt>
  409f44:	mov	w0, #0xffffffff            	// #-1
  409f48:	add	sp, sp, #0x6, lsl #12
  409f4c:	add	sp, sp, #0x70
  409f50:	ldp	x20, x19, [sp, #80]
  409f54:	ldp	x22, x21, [sp, #64]
  409f58:	ldp	x24, x23, [sp, #48]
  409f5c:	ldp	x26, x25, [sp, #32]
  409f60:	ldp	x28, x27, [sp, #16]
  409f64:	ldp	x29, x30, [sp], #96
  409f68:	ret
  409f6c:	ldr	x3, [x28]
  409f70:	adrp	x0, 40b000 <ferror@plt+0x8860>
  409f74:	add	x0, x0, #0xad0
  409f78:	mov	w1, #0xf                   	// #15
  409f7c:	b	409f3c <ferror@plt+0x779c>
  409f80:	ldr	x0, [x28]
  409f84:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409f88:	add	x1, x1, #0xae0
  409f8c:	b	409fb4 <ferror@plt+0x7814>
  409f90:	ldr	x0, [x28]
  409f94:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409f98:	add	x1, x1, #0xb41
  409f9c:	mov	w2, w24
  409fa0:	b	409fb4 <ferror@plt+0x7814>
  409fa4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  409fa8:	add	x1, x1, #0xb10
  409fac:	mov	x0, x3
  409fb0:	mov	w2, w26
  409fb4:	bl	402760 <fprintf@plt>
  409fb8:	mov	w0, #0x1                   	// #1
  409fbc:	bl	402140 <exit@plt>
  409fc0:	stp	x29, x30, [sp, #-64]!
  409fc4:	stp	x28, x23, [sp, #16]
  409fc8:	stp	x22, x21, [sp, #32]
  409fcc:	stp	x20, x19, [sp, #48]
  409fd0:	mov	x29, sp
  409fd4:	sub	sp, sp, #0x4, lsl #12
  409fd8:	mov	x8, sp
  409fdc:	mov	x20, x2
  409fe0:	mov	x21, x1
  409fe4:	mov	x19, x0
  409fe8:	add	x22, x8, #0x10
  409fec:	mov	x0, sp
  409ff0:	mov	w1, #0x1                   	// #1
  409ff4:	mov	w2, #0x10                  	// #16
  409ff8:	mov	x3, x19
  409ffc:	bl	4024e0 <fread@plt>
  40a000:	cmp	x0, #0x10
  40a004:	b.ne	40a088 <ferror@plt+0x78e8>  // b.any
  40a008:	ldr	w23, [sp]
  40a00c:	cmp	w23, #0x4, lsl #12
  40a010:	b.hi	40a058 <ferror@plt+0x78b8>  // b.pmore
  40a014:	sub	w8, w23, #0x10
  40a018:	tbnz	w8, #31, 40a058 <ferror@plt+0x78b8>
  40a01c:	sub	w8, w23, #0xd
  40a020:	and	w23, w8, #0xfffffffc
  40a024:	mov	w1, #0x1                   	// #1
  40a028:	mov	x0, x22
  40a02c:	mov	x2, x23
  40a030:	mov	x3, x19
  40a034:	bl	4024e0 <fread@plt>
  40a038:	cmp	x0, x23
  40a03c:	b.ne	40a0a0 <ferror@plt+0x7900>  // b.any
  40a040:	mov	x1, sp
  40a044:	mov	x0, xzr
  40a048:	mov	x2, x20
  40a04c:	blr	x21
  40a050:	tbz	w0, #31, 409fec <ferror@plt+0x784c>
  40a054:	b	40a0bc <ferror@plt+0x791c>
  40a058:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a05c:	ldr	x8, [x8, #3992]
  40a060:	mov	x0, x19
  40a064:	ldr	x20, [x8]
  40a068:	bl	4021e0 <ftell@plt>
  40a06c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a070:	mov	x3, x0
  40a074:	add	x1, x1, #0xb91
  40a078:	mov	x0, x20
  40a07c:	mov	w2, w23
  40a080:	bl	402760 <fprintf@plt>
  40a084:	b	40a0b8 <ferror@plt+0x7918>
  40a088:	cbnz	x0, 40a0a0 <ferror@plt+0x7900>
  40a08c:	mov	x0, x19
  40a090:	bl	402480 <feof@plt>
  40a094:	cbz	w0, 40a0a0 <ferror@plt+0x7900>
  40a098:	mov	w0, wzr
  40a09c:	b	40a0bc <ferror@plt+0x791c>
  40a0a0:	mov	x0, x19
  40a0a4:	bl	4027a0 <ferror@plt>
  40a0a8:	cbnz	w0, 40a0d4 <ferror@plt+0x7934>
  40a0ac:	mov	x0, x19
  40a0b0:	bl	402480 <feof@plt>
  40a0b4:	cbnz	w0, 40a0e4 <ferror@plt+0x7944>
  40a0b8:	mov	w0, #0xffffffff            	// #-1
  40a0bc:	add	sp, sp, #0x4, lsl #12
  40a0c0:	ldp	x20, x19, [sp, #48]
  40a0c4:	ldp	x22, x21, [sp, #32]
  40a0c8:	ldp	x28, x23, [sp, #16]
  40a0cc:	ldp	x29, x30, [sp], #64
  40a0d0:	ret
  40a0d4:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40a0d8:	add	x0, x0, #0xb58
  40a0dc:	bl	402150 <perror@plt>
  40a0e0:	b	40a0ac <ferror@plt+0x790c>
  40a0e4:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a0e8:	ldr	x8, [x8, #3992]
  40a0ec:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40a0f0:	add	x0, x0, #0xb6e
  40a0f4:	mov	w1, #0x22                  	// #34
  40a0f8:	ldr	x3, [x8]
  40a0fc:	mov	w2, #0x1                   	// #1
  40a100:	bl	402590 <fwrite@plt>
  40a104:	b	40a0b8 <ferror@plt+0x7918>
  40a108:	stp	x29, x30, [sp, #-16]!
  40a10c:	ldr	w9, [x0]
  40a110:	mov	x29, sp
  40a114:	add	w9, w9, #0x3
  40a118:	and	x10, x9, #0xfffffffc
  40a11c:	add	w9, w10, #0x4
  40a120:	cmp	w9, w1
  40a124:	b.hi	40a14c <ferror@plt+0x79ac>  // b.pmore
  40a128:	mov	w8, wzr
  40a12c:	add	x10, x0, x10
  40a130:	mov	w11, #0x4                   	// #4
  40a134:	strh	w2, [x10, #2]
  40a138:	strh	w11, [x10]
  40a13c:	str	w9, [x0]
  40a140:	mov	w0, w8
  40a144:	ldp	x29, x30, [sp], #16
  40a148:	ret
  40a14c:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a150:	ldr	x9, [x9, #3992]
  40a154:	mov	w8, w1
  40a158:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a15c:	add	x1, x1, #0xbb4
  40a160:	ldr	x0, [x9]
  40a164:	mov	w2, w8
  40a168:	bl	402760 <fprintf@plt>
  40a16c:	mov	w8, #0xffffffff            	// #-1
  40a170:	b	40a140 <ferror@plt+0x79a0>
  40a174:	stp	x29, x30, [sp, #-32]!
  40a178:	stp	x20, x19, [sp, #16]
  40a17c:	ldr	w9, [x0]
  40a180:	add	w10, w4, #0x7
  40a184:	and	w10, w10, #0xfffffffc
  40a188:	mov	x29, sp
  40a18c:	add	w9, w9, #0x3
  40a190:	and	x9, x9, #0xfffffffc
  40a194:	add	w20, w9, w10
  40a198:	cmp	w20, w1
  40a19c:	b.hi	40a1dc <ferror@plt+0x7a3c>  // b.pmore
  40a1a0:	mov	x19, x0
  40a1a4:	add	x8, x0, x9
  40a1a8:	add	w9, w4, #0x4
  40a1ac:	strh	w2, [x8, #2]
  40a1b0:	strh	w9, [x8]
  40a1b4:	cbz	w4, 40a1c8 <ferror@plt+0x7a28>
  40a1b8:	sxtw	x2, w4
  40a1bc:	add	x0, x8, #0x4
  40a1c0:	mov	x1, x3
  40a1c4:	bl	4020f0 <memcpy@plt>
  40a1c8:	mov	w0, wzr
  40a1cc:	str	w20, [x19]
  40a1d0:	ldp	x20, x19, [sp, #16]
  40a1d4:	ldp	x29, x30, [sp], #32
  40a1d8:	ret
  40a1dc:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a1e0:	ldr	x9, [x9, #3992]
  40a1e4:	mov	w8, w1
  40a1e8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a1ec:	add	x1, x1, #0xbb4
  40a1f0:	ldr	x0, [x9]
  40a1f4:	mov	w2, w8
  40a1f8:	bl	402760 <fprintf@plt>
  40a1fc:	mov	w0, #0xffffffff            	// #-1
  40a200:	b	40a1d0 <ferror@plt+0x7a30>
  40a204:	stp	x29, x30, [sp, #-16]!
  40a208:	ldr	w9, [x0]
  40a20c:	mov	x29, sp
  40a210:	add	w9, w9, #0x3
  40a214:	and	x10, x9, #0xfffffffc
  40a218:	add	w9, w10, #0x8
  40a21c:	cmp	w9, w1
  40a220:	b.hi	40a24c <ferror@plt+0x7aac>  // b.pmore
  40a224:	mov	w8, wzr
  40a228:	add	x10, x0, x10
  40a22c:	mov	w11, #0x5                   	// #5
  40a230:	strh	w2, [x10, #2]
  40a234:	strh	w11, [x10]
  40a238:	strb	w3, [x10, #4]
  40a23c:	str	w9, [x0]
  40a240:	mov	w0, w8
  40a244:	ldp	x29, x30, [sp], #16
  40a248:	ret
  40a24c:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a250:	ldr	x9, [x9, #3992]
  40a254:	mov	w8, w1
  40a258:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a25c:	add	x1, x1, #0xbb4
  40a260:	ldr	x0, [x9]
  40a264:	mov	w2, w8
  40a268:	bl	402760 <fprintf@plt>
  40a26c:	mov	w8, #0xffffffff            	// #-1
  40a270:	b	40a240 <ferror@plt+0x7aa0>
  40a274:	stp	x29, x30, [sp, #-16]!
  40a278:	ldr	w9, [x0]
  40a27c:	mov	x29, sp
  40a280:	add	w9, w9, #0x3
  40a284:	and	x10, x9, #0xfffffffc
  40a288:	add	w9, w10, #0x8
  40a28c:	cmp	w9, w1
  40a290:	b.hi	40a2bc <ferror@plt+0x7b1c>  // b.pmore
  40a294:	mov	w8, wzr
  40a298:	add	x10, x0, x10
  40a29c:	mov	w11, #0x6                   	// #6
  40a2a0:	strh	w2, [x10, #2]
  40a2a4:	strh	w11, [x10]
  40a2a8:	strh	w3, [x10, #4]
  40a2ac:	str	w9, [x0]
  40a2b0:	mov	w0, w8
  40a2b4:	ldp	x29, x30, [sp], #16
  40a2b8:	ret
  40a2bc:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a2c0:	ldr	x9, [x9, #3992]
  40a2c4:	mov	w8, w1
  40a2c8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a2cc:	add	x1, x1, #0xbb4
  40a2d0:	ldr	x0, [x9]
  40a2d4:	mov	w2, w8
  40a2d8:	bl	402760 <fprintf@plt>
  40a2dc:	mov	w8, #0xffffffff            	// #-1
  40a2e0:	b	40a2b0 <ferror@plt+0x7b10>
  40a2e4:	stp	x29, x30, [sp, #-16]!
  40a2e8:	ldr	w9, [x0]
  40a2ec:	mov	x29, sp
  40a2f0:	add	w9, w9, #0x3
  40a2f4:	and	x10, x9, #0xfffffffc
  40a2f8:	add	w9, w10, #0x8
  40a2fc:	cmp	w9, w1
  40a300:	b.hi	40a32c <ferror@plt+0x7b8c>  // b.pmore
  40a304:	mov	w8, wzr
  40a308:	add	x10, x0, x10
  40a30c:	mov	w11, #0x8                   	// #8
  40a310:	strh	w2, [x10, #2]
  40a314:	strh	w11, [x10]
  40a318:	str	w3, [x10, #4]
  40a31c:	str	w9, [x0]
  40a320:	mov	w0, w8
  40a324:	ldp	x29, x30, [sp], #16
  40a328:	ret
  40a32c:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a330:	ldr	x9, [x9, #3992]
  40a334:	mov	w8, w1
  40a338:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a33c:	add	x1, x1, #0xbb4
  40a340:	ldr	x0, [x9]
  40a344:	mov	w2, w8
  40a348:	bl	402760 <fprintf@plt>
  40a34c:	mov	w8, #0xffffffff            	// #-1
  40a350:	b	40a320 <ferror@plt+0x7b80>
  40a354:	stp	x29, x30, [sp, #-16]!
  40a358:	ldr	w9, [x0]
  40a35c:	mov	x29, sp
  40a360:	add	w9, w9, #0x3
  40a364:	and	x10, x9, #0xfffffffc
  40a368:	add	w9, w10, #0xc
  40a36c:	cmp	w9, w1
  40a370:	b.hi	40a39c <ferror@plt+0x7bfc>  // b.pmore
  40a374:	mov	w8, wzr
  40a378:	add	x10, x0, x10
  40a37c:	mov	w11, #0xc                   	// #12
  40a380:	strh	w2, [x10, #2]
  40a384:	strh	w11, [x10]
  40a388:	stur	x3, [x10, #4]
  40a38c:	str	w9, [x0]
  40a390:	mov	w0, w8
  40a394:	ldp	x29, x30, [sp], #16
  40a398:	ret
  40a39c:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a3a0:	ldr	x9, [x9, #3992]
  40a3a4:	mov	w8, w1
  40a3a8:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a3ac:	add	x1, x1, #0xbb4
  40a3b0:	ldr	x0, [x9]
  40a3b4:	mov	w2, w8
  40a3b8:	bl	402760 <fprintf@plt>
  40a3bc:	mov	w8, #0xffffffff            	// #-1
  40a3c0:	b	40a390 <ferror@plt+0x7bf0>
  40a3c4:	stp	x29, x30, [sp, #-48]!
  40a3c8:	stp	x22, x21, [sp, #16]
  40a3cc:	mov	x22, x0
  40a3d0:	mov	x0, x3
  40a3d4:	stp	x20, x19, [sp, #32]
  40a3d8:	mov	x29, sp
  40a3dc:	mov	x19, x3
  40a3e0:	mov	w20, w2
  40a3e4:	mov	w21, w1
  40a3e8:	bl	402120 <strlen@plt>
  40a3ec:	add	w4, w0, #0x1
  40a3f0:	mov	x0, x22
  40a3f4:	mov	w1, w21
  40a3f8:	mov	w2, w20
  40a3fc:	mov	x3, x19
  40a400:	ldp	x20, x19, [sp, #32]
  40a404:	ldp	x22, x21, [sp, #16]
  40a408:	ldp	x29, x30, [sp], #48
  40a40c:	b	40a174 <ferror@plt+0x79d4>
  40a410:	stp	x29, x30, [sp, #-48]!
  40a414:	stp	x20, x19, [sp, #32]
  40a418:	ldr	w9, [x0]
  40a41c:	add	w10, w3, #0x3
  40a420:	str	x21, [sp, #16]
  40a424:	and	w21, w10, #0xfffffffc
  40a428:	add	w9, w9, #0x3
  40a42c:	and	w9, w9, #0xfffffffc
  40a430:	add	w10, w9, w21
  40a434:	cmp	w10, w1
  40a438:	mov	x29, sp
  40a43c:	b.hi	40a4a4 <ferror@plt+0x7d04>  // b.pmore
  40a440:	mov	w20, w3
  40a444:	sxtw	x8, w20
  40a448:	mov	x19, x0
  40a44c:	add	x0, x0, w9, uxtw
  40a450:	mov	x1, x2
  40a454:	mov	x2, x8
  40a458:	bl	4020f0 <memcpy@plt>
  40a45c:	ldr	w8, [x19]
  40a460:	sub	w2, w21, w20
  40a464:	mov	w1, wzr
  40a468:	add	w8, w8, #0x3
  40a46c:	and	w8, w8, #0xfffffffc
  40a470:	add	x8, x19, x8
  40a474:	add	x0, x8, w20, sxtw
  40a478:	bl	402350 <memset@plt>
  40a47c:	ldr	w8, [x19]
  40a480:	mov	w0, wzr
  40a484:	add	w8, w8, #0x3
  40a488:	and	w8, w8, #0xfffffffc
  40a48c:	add	w8, w8, w21
  40a490:	str	w8, [x19]
  40a494:	ldp	x20, x19, [sp, #32]
  40a498:	ldr	x21, [sp, #16]
  40a49c:	ldp	x29, x30, [sp], #48
  40a4a0:	ret
  40a4a4:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a4a8:	ldr	x9, [x9, #3992]
  40a4ac:	mov	w8, w1
  40a4b0:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a4b4:	add	x1, x1, #0xbe3
  40a4b8:	ldr	x0, [x9]
  40a4bc:	mov	w2, w8
  40a4c0:	bl	402760 <fprintf@plt>
  40a4c4:	mov	w0, #0xffffffff            	// #-1
  40a4c8:	b	40a494 <ferror@plt+0x7cf4>
  40a4cc:	stp	x29, x30, [sp, #-32]!
  40a4d0:	ldr	w9, [x0]
  40a4d4:	str	x19, [sp, #16]
  40a4d8:	mov	x29, sp
  40a4dc:	add	w9, w9, #0x3
  40a4e0:	and	w10, w9, #0xfffffffc
  40a4e4:	add	w9, w10, #0x4
  40a4e8:	cmp	w9, w1
  40a4ec:	add	x19, x0, x10
  40a4f0:	b.hi	40a514 <ferror@plt+0x7d74>  // b.pmore
  40a4f4:	mov	w8, #0x4                   	// #4
  40a4f8:	strh	w2, [x19, #2]
  40a4fc:	strh	w8, [x19]
  40a500:	str	w9, [x0]
  40a504:	mov	x0, x19
  40a508:	ldr	x19, [sp, #16]
  40a50c:	ldp	x29, x30, [sp], #32
  40a510:	ret
  40a514:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a518:	ldr	x9, [x9, #3992]
  40a51c:	mov	w8, w1
  40a520:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a524:	add	x1, x1, #0xbb4
  40a528:	ldr	x0, [x9]
  40a52c:	mov	w2, w8
  40a530:	bl	402760 <fprintf@plt>
  40a534:	b	40a504 <ferror@plt+0x7d64>
  40a538:	ldr	w8, [x0]
  40a53c:	add	w9, w8, #0x3
  40a540:	and	w9, w9, #0xfffc
  40a544:	add	w9, w0, w9
  40a548:	sub	w9, w9, w1
  40a54c:	mov	w0, w8
  40a550:	strh	w9, [x1]
  40a554:	ret
  40a558:	stp	x29, x30, [sp, #-48]!
  40a55c:	stp	x22, x21, [sp, #16]
  40a560:	stp	x20, x19, [sp, #32]
  40a564:	ldr	w8, [x0]
  40a568:	mov	x29, sp
  40a56c:	mov	w19, w2
  40a570:	mov	w20, w1
  40a574:	add	w8, w8, #0x3
  40a578:	and	w8, w8, #0xfffffffc
  40a57c:	mov	x21, x0
  40a580:	add	x22, x0, x8
  40a584:	bl	40a174 <ferror@plt+0x79d4>
  40a588:	mov	x0, x21
  40a58c:	mov	w1, w20
  40a590:	mov	w2, w19
  40a594:	bl	40a4cc <ferror@plt+0x7d2c>
  40a598:	mov	x0, x22
  40a59c:	ldp	x20, x19, [sp, #32]
  40a5a0:	ldp	x22, x21, [sp, #16]
  40a5a4:	ldp	x29, x30, [sp], #48
  40a5a8:	ret
  40a5ac:	ldrh	w9, [x1]
  40a5b0:	ldr	w8, [x0]
  40a5b4:	add	w9, w9, #0x3
  40a5b8:	add	w10, w8, #0x3
  40a5bc:	and	x9, x9, #0x1fffc
  40a5c0:	and	w10, w10, #0xfffffffc
  40a5c4:	add	x9, x1, x9
  40a5c8:	add	w10, w0, w10
  40a5cc:	sub	w11, w10, w1
  40a5d0:	sub	w10, w10, w9
  40a5d4:	mov	w0, w8
  40a5d8:	strh	w11, [x1]
  40a5dc:	strh	w10, [x9]
  40a5e0:	ret
  40a5e4:	stp	x29, x30, [sp, #-16]!
  40a5e8:	ldrh	w9, [x0]
  40a5ec:	mov	x29, sp
  40a5f0:	add	w9, w9, #0x3
  40a5f4:	and	x9, x9, #0x1fffc
  40a5f8:	add	w10, w9, #0x8
  40a5fc:	cmp	w10, w1
  40a600:	b.hi	40a638 <ferror@plt+0x7e98>  // b.pmore
  40a604:	add	x9, x0, x9
  40a608:	mov	w10, #0x8                   	// #8
  40a60c:	strh	w2, [x9, #2]
  40a610:	strh	w10, [x9]
  40a614:	str	w3, [x9, #4]
  40a618:	ldrh	w9, [x0]
  40a61c:	mov	w8, wzr
  40a620:	add	w9, w9, #0xb
  40a624:	and	w9, w9, #0xfffc
  40a628:	strh	w9, [x0]
  40a62c:	mov	w0, w8
  40a630:	ldp	x29, x30, [sp], #16
  40a634:	ret
  40a638:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a63c:	ldr	x9, [x9, #3992]
  40a640:	mov	w8, w1
  40a644:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a648:	add	x1, x1, #0xc11
  40a64c:	ldr	x0, [x9]
  40a650:	mov	w2, w8
  40a654:	bl	402760 <fprintf@plt>
  40a658:	mov	w8, #0xffffffff            	// #-1
  40a65c:	b	40a62c <ferror@plt+0x7e8c>
  40a660:	stp	x29, x30, [sp, #-32]!
  40a664:	stp	x20, x19, [sp, #16]
  40a668:	ldrh	w9, [x0]
  40a66c:	add	w10, w4, #0x7
  40a670:	and	w20, w10, #0xfffffffc
  40a674:	mov	x29, sp
  40a678:	add	w9, w9, #0x3
  40a67c:	and	x9, x9, #0x1fffc
  40a680:	add	w10, w9, w20
  40a684:	cmp	w10, w1
  40a688:	b.hi	40a6d8 <ferror@plt+0x7f38>  // b.pmore
  40a68c:	mov	x19, x0
  40a690:	add	x8, x0, x9
  40a694:	add	w9, w4, #0x4
  40a698:	strh	w2, [x8, #2]
  40a69c:	strh	w9, [x8]
  40a6a0:	cbz	w4, 40a6b4 <ferror@plt+0x7f14>
  40a6a4:	sxtw	x2, w4
  40a6a8:	add	x0, x8, #0x4
  40a6ac:	mov	x1, x3
  40a6b0:	bl	4020f0 <memcpy@plt>
  40a6b4:	ldrh	w8, [x19]
  40a6b8:	mov	w0, wzr
  40a6bc:	add	w8, w8, #0x3
  40a6c0:	and	w8, w8, #0xfffc
  40a6c4:	add	w8, w8, w20
  40a6c8:	strh	w8, [x19]
  40a6cc:	ldp	x20, x19, [sp, #16]
  40a6d0:	ldp	x29, x30, [sp], #32
  40a6d4:	ret
  40a6d8:	adrp	x9, 41c000 <ferror@plt+0x19860>
  40a6dc:	ldr	x9, [x9, #3992]
  40a6e0:	mov	w8, w1
  40a6e4:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a6e8:	add	x1, x1, #0xc46
  40a6ec:	ldr	x0, [x9]
  40a6f0:	mov	w2, w8
  40a6f4:	bl	402760 <fprintf@plt>
  40a6f8:	mov	w0, #0xffffffff            	// #-1
  40a6fc:	b	40a6cc <ferror@plt+0x7f2c>
  40a700:	sub	sp, sp, #0x20
  40a704:	stp	x29, x30, [sp, #16]
  40a708:	add	x29, sp, #0x10
  40a70c:	sturb	w3, [x29, #-4]
  40a710:	sub	x3, x29, #0x4
  40a714:	mov	w4, #0x1                   	// #1
  40a718:	bl	40a660 <ferror@plt+0x7ec0>
  40a71c:	ldp	x29, x30, [sp, #16]
  40a720:	add	sp, sp, #0x20
  40a724:	ret
  40a728:	sub	sp, sp, #0x20
  40a72c:	stp	x29, x30, [sp, #16]
  40a730:	add	x29, sp, #0x10
  40a734:	sturh	w3, [x29, #-4]
  40a738:	sub	x3, x29, #0x4
  40a73c:	mov	w4, #0x2                   	// #2
  40a740:	bl	40a660 <ferror@plt+0x7ec0>
  40a744:	ldp	x29, x30, [sp, #16]
  40a748:	add	sp, sp, #0x20
  40a74c:	ret
  40a750:	sub	sp, sp, #0x20
  40a754:	str	x3, [sp, #8]
  40a758:	add	x3, sp, #0x8
  40a75c:	mov	w4, #0x8                   	// #8
  40a760:	stp	x29, x30, [sp, #16]
  40a764:	add	x29, sp, #0x10
  40a768:	bl	40a660 <ferror@plt+0x7ec0>
  40a76c:	ldp	x29, x30, [sp, #16]
  40a770:	add	sp, sp, #0x20
  40a774:	ret
  40a778:	stp	x29, x30, [sp, #-32]!
  40a77c:	ldrh	w8, [x0]
  40a780:	mov	x3, xzr
  40a784:	mov	w4, wzr
  40a788:	str	x19, [sp, #16]
  40a78c:	add	w8, w8, #0x3
  40a790:	and	x8, x8, #0x1fffc
  40a794:	mov	x29, sp
  40a798:	add	x19, x0, x8
  40a79c:	bl	40a660 <ferror@plt+0x7ec0>
  40a7a0:	ldrh	w8, [x19, #2]
  40a7a4:	mov	x0, x19
  40a7a8:	orr	w8, w8, #0x8000
  40a7ac:	strh	w8, [x19, #2]
  40a7b0:	ldr	x19, [sp, #16]
  40a7b4:	ldp	x29, x30, [sp], #32
  40a7b8:	ret
  40a7bc:	ldrh	w8, [x0]
  40a7c0:	add	w8, w8, #0x3
  40a7c4:	and	w8, w8, #0xfffc
  40a7c8:	add	w8, w0, w8
  40a7cc:	sub	w8, w8, w1
  40a7d0:	strh	w8, [x1]
  40a7d4:	ldrh	w0, [x0]
  40a7d8:	ret
  40a7dc:	stp	x29, x30, [sp, #-16]!
  40a7e0:	mov	w4, wzr
  40a7e4:	mov	x29, sp
  40a7e8:	bl	40a7f8 <ferror@plt+0x8058>
  40a7ec:	mov	w0, wzr
  40a7f0:	ldp	x29, x30, [sp], #16
  40a7f4:	ret
  40a7f8:	stp	x29, x30, [sp, #-64]!
  40a7fc:	add	w8, w1, #0x1
  40a800:	stp	x22, x21, [sp, #32]
  40a804:	stp	x20, x19, [sp, #48]
  40a808:	mov	x20, x2
  40a80c:	mov	w21, w1
  40a810:	sbfiz	x2, x8, #3, #32
  40a814:	mov	w1, wzr
  40a818:	str	x23, [sp, #16]
  40a81c:	mov	x29, sp
  40a820:	mov	w23, w4
  40a824:	mov	w19, w3
  40a828:	mov	x22, x0
  40a82c:	bl	402350 <memset@plt>
  40a830:	cmp	w19, #0x4
  40a834:	b.lt	40a888 <ferror@plt+0x80e8>  // b.tstop
  40a838:	mvn	w8, w23
  40a83c:	ldrh	w3, [x20]
  40a840:	cmp	x3, #0x4
  40a844:	b.cc	40a890 <ferror@plt+0x80f0>  // b.lo, b.ul, b.last
  40a848:	cmp	w19, w3
  40a84c:	b.lt	40a890 <ferror@plt+0x80f0>  // b.tstop
  40a850:	ldrh	w9, [x20, #2]
  40a854:	and	w9, w9, w8
  40a858:	cmp	w21, w9, uxth
  40a85c:	b.lt	40a870 <ferror@plt+0x80d0>  // b.tstop
  40a860:	and	x9, x9, #0xffff
  40a864:	ldr	x10, [x22, x9, lsl #3]
  40a868:	cbnz	x10, 40a870 <ferror@plt+0x80d0>
  40a86c:	str	x20, [x22, x9, lsl #3]
  40a870:	add	w9, w3, #0x3
  40a874:	and	x9, x9, #0x1fffc
  40a878:	sub	w19, w19, w9
  40a87c:	cmp	w19, #0x3
  40a880:	add	x20, x20, x9
  40a884:	b.gt	40a83c <ferror@plt+0x809c>
  40a888:	cbz	w19, 40a8ac <ferror@plt+0x810c>
  40a88c:	ldrh	w3, [x20]
  40a890:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a894:	ldr	x8, [x8, #3992]
  40a898:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a89c:	add	x1, x1, #0xc7b
  40a8a0:	mov	w2, w19
  40a8a4:	ldr	x0, [x8]
  40a8a8:	bl	402760 <fprintf@plt>
  40a8ac:	ldp	x20, x19, [sp, #48]
  40a8b0:	ldp	x22, x21, [sp, #32]
  40a8b4:	ldr	x23, [sp, #16]
  40a8b8:	mov	w0, wzr
  40a8bc:	ldp	x29, x30, [sp], #64
  40a8c0:	ret
  40a8c4:	stp	x29, x30, [sp, #-16]!
  40a8c8:	cmp	w2, #0x4
  40a8cc:	mov	x29, sp
  40a8d0:	b.lt	40a90c <ferror@plt+0x816c>  // b.tstop
  40a8d4:	ldrh	w3, [x1]
  40a8d8:	cmp	x3, #0x4
  40a8dc:	b.cc	40a914 <ferror@plt+0x8174>  // b.lo, b.ul, b.last
  40a8e0:	cmp	w2, w3
  40a8e4:	b.lt	40a914 <ferror@plt+0x8174>  // b.tstop
  40a8e8:	ldrh	w8, [x1, #2]
  40a8ec:	cmp	w8, w0
  40a8f0:	b.eq	40a930 <ferror@plt+0x8190>  // b.none
  40a8f4:	add	w8, w3, #0x3
  40a8f8:	and	x8, x8, #0x1fffc
  40a8fc:	sub	w2, w2, w8
  40a900:	cmp	w2, #0x3
  40a904:	add	x1, x1, x8
  40a908:	b.gt	40a8d4 <ferror@plt+0x8134>
  40a90c:	cbz	w2, 40a92c <ferror@plt+0x818c>
  40a910:	ldrh	w3, [x1]
  40a914:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40a918:	ldr	x8, [x8, #3992]
  40a91c:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40a920:	add	x1, x1, #0xc7b
  40a924:	ldr	x0, [x8]
  40a928:	bl	402760 <fprintf@plt>
  40a92c:	mov	x1, xzr
  40a930:	mov	x0, x1
  40a934:	ldp	x29, x30, [sp], #16
  40a938:	ret
  40a93c:	stp	x29, x30, [sp, #-16]!
  40a940:	ldrh	w8, [x2]
  40a944:	mov	x29, sp
  40a948:	sub	x8, x8, #0x4
  40a94c:	cmp	x8, w3, sxtw
  40a950:	b.cs	40a95c <ferror@plt+0x81bc>  // b.hs, b.nlast
  40a954:	mov	w0, #0xffffffff            	// #-1
  40a958:	b	40a9a0 <ferror@plt+0x8200>
  40a95c:	add	w9, w3, #0x3
  40a960:	and	x9, x9, #0xfffffffc
  40a964:	add	x10, x9, #0x4
  40a968:	cmp	x8, x10
  40a96c:	b.cs	40a984 <ferror@plt+0x81e4>  // b.hs, b.nlast
  40a970:	add	w8, w1, #0x1
  40a974:	sbfiz	x2, x8, #3, #32
  40a978:	mov	w1, wzr
  40a97c:	bl	402350 <memset@plt>
  40a980:	b	40a99c <ferror@plt+0x81fc>
  40a984:	add	x8, x2, x9
  40a988:	ldrh	w9, [x8, #4]
  40a98c:	add	x2, x8, #0x8
  40a990:	mov	w4, wzr
  40a994:	sub	w3, w9, #0x4
  40a998:	bl	40a7f8 <ferror@plt+0x8058>
  40a99c:	mov	w0, wzr
  40a9a0:	ldp	x29, x30, [sp], #16
  40a9a4:	ret
  40a9a8:	stp	x29, x30, [sp, #-64]!
  40a9ac:	stp	x24, x23, [sp, #16]
  40a9b0:	stp	x22, x21, [sp, #32]
  40a9b4:	stp	x20, x19, [sp, #48]
  40a9b8:	ldr	x24, [x1, #16]
  40a9bc:	mov	x19, x2
  40a9c0:	mov	w2, #0x22                  	// #34
  40a9c4:	mov	x29, sp
  40a9c8:	mov	x21, x1
  40a9cc:	mov	w22, w0
  40a9d0:	stp	xzr, xzr, [x24]
  40a9d4:	bl	40aa6c <ferror@plt+0x82cc>
  40a9d8:	mov	w20, w0
  40a9dc:	tbnz	w0, #31, 40aa2c <ferror@plt+0x828c>
  40a9e0:	cmp	w20, #0x8, lsl #12
  40a9e4:	mov	w8, #0x8000                	// #32768
  40a9e8:	csel	w20, w20, w8, gt
  40a9ec:	mov	x0, x20
  40a9f0:	bl	4022d0 <malloc@plt>
  40a9f4:	cbz	x0, 40aa44 <ferror@plt+0x82a4>
  40a9f8:	mov	x23, x0
  40a9fc:	stp	x0, x20, [x24]
  40aa00:	mov	w0, w22
  40aa04:	mov	x1, x21
  40aa08:	mov	w2, wzr
  40aa0c:	bl	40aa6c <ferror@plt+0x82cc>
  40aa10:	mov	w20, w0
  40aa14:	tbnz	w0, #31, 40aa24 <ferror@plt+0x8284>
  40aa18:	cbz	x19, 40aa24 <ferror@plt+0x8284>
  40aa1c:	str	x23, [x19]
  40aa20:	b	40aa2c <ferror@plt+0x828c>
  40aa24:	mov	x0, x23
  40aa28:	bl	402510 <free@plt>
  40aa2c:	mov	w0, w20
  40aa30:	ldp	x20, x19, [sp, #48]
  40aa34:	ldp	x22, x21, [sp, #32]
  40aa38:	ldp	x24, x23, [sp, #16]
  40aa3c:	ldp	x29, x30, [sp], #64
  40aa40:	ret
  40aa44:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40aa48:	ldr	x8, [x8, #3992]
  40aa4c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40aa50:	add	x0, x0, #0xcc5
  40aa54:	mov	w1, #0x20                  	// #32
  40aa58:	ldr	x3, [x8]
  40aa5c:	mov	w2, #0x1                   	// #1
  40aa60:	bl	402590 <fwrite@plt>
  40aa64:	mov	w20, #0xfffffff4            	// #-12
  40aa68:	b	40aa2c <ferror@plt+0x828c>
  40aa6c:	stp	x29, x30, [sp, #-48]!
  40aa70:	stp	x22, x21, [sp, #16]
  40aa74:	stp	x20, x19, [sp, #32]
  40aa78:	mov	x29, sp
  40aa7c:	mov	w20, w2
  40aa80:	mov	x21, x1
  40aa84:	mov	w22, w0
  40aa88:	bl	402100 <recvmsg@plt>
  40aa8c:	tbnz	w0, #31, 40aabc <ferror@plt+0x831c>
  40aa90:	cbnz	w0, 40ab20 <ferror@plt+0x8380>
  40aa94:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40aa98:	ldr	x8, [x8, #3992]
  40aa9c:	adrp	x0, 40b000 <ferror@plt+0x8860>
  40aaa0:	add	x0, x0, #0xad0
  40aaa4:	mov	w1, #0xf                   	// #15
  40aaa8:	ldr	x3, [x8]
  40aaac:	mov	w2, #0x1                   	// #1
  40aab0:	bl	402590 <fwrite@plt>
  40aab4:	mov	w0, #0xffffffc3            	// #-61
  40aab8:	b	40ab20 <ferror@plt+0x8380>
  40aabc:	bl	402700 <__errno_location@plt>
  40aac0:	mov	x19, x0
  40aac4:	ldr	w0, [x19]
  40aac8:	cmp	w0, #0xb
  40aacc:	b.eq	40aad8 <ferror@plt+0x8338>  // b.none
  40aad0:	cmp	w0, #0x4
  40aad4:	b.ne	40aaf0 <ferror@plt+0x8350>  // b.any
  40aad8:	mov	w0, w22
  40aadc:	mov	x1, x21
  40aae0:	mov	w2, w20
  40aae4:	bl	402100 <recvmsg@plt>
  40aae8:	tbnz	w0, #31, 40aac4 <ferror@plt+0x8324>
  40aaec:	b	40aa90 <ferror@plt+0x82f0>
  40aaf0:	adrp	x8, 41c000 <ferror@plt+0x19860>
  40aaf4:	ldr	x8, [x8, #3992]
  40aaf8:	ldr	x20, [x8]
  40aafc:	bl	402420 <strerror@plt>
  40ab00:	ldr	w3, [x19]
  40ab04:	adrp	x1, 40b000 <ferror@plt+0x8860>
  40ab08:	mov	x2, x0
  40ab0c:	add	x1, x1, #0xab1
  40ab10:	mov	x0, x20
  40ab14:	bl	402760 <fprintf@plt>
  40ab18:	ldr	w8, [x19]
  40ab1c:	neg	w0, w8
  40ab20:	ldp	x20, x19, [sp, #32]
  40ab24:	ldp	x22, x21, [sp, #16]
  40ab28:	ldp	x29, x30, [sp], #48
  40ab2c:	ret
  40ab30:	stp	x29, x30, [sp, #-64]!
  40ab34:	mov	x29, sp
  40ab38:	stp	x19, x20, [sp, #16]
  40ab3c:	adrp	x20, 41c000 <ferror@plt+0x19860>
  40ab40:	add	x20, x20, #0xd08
  40ab44:	stp	x21, x22, [sp, #32]
  40ab48:	adrp	x21, 41c000 <ferror@plt+0x19860>
  40ab4c:	add	x21, x21, #0xd00
  40ab50:	sub	x20, x20, x21
  40ab54:	mov	w22, w0
  40ab58:	stp	x23, x24, [sp, #48]
  40ab5c:	mov	x23, x1
  40ab60:	mov	x24, x2
  40ab64:	bl	4020b8 <memcpy@plt-0x38>
  40ab68:	cmp	xzr, x20, asr #3
  40ab6c:	b.eq	40ab98 <ferror@plt+0x83f8>  // b.none
  40ab70:	asr	x20, x20, #3
  40ab74:	mov	x19, #0x0                   	// #0
  40ab78:	ldr	x3, [x21, x19, lsl #3]
  40ab7c:	mov	x2, x24
  40ab80:	add	x19, x19, #0x1
  40ab84:	mov	x1, x23
  40ab88:	mov	w0, w22
  40ab8c:	blr	x3
  40ab90:	cmp	x20, x19
  40ab94:	b.ne	40ab78 <ferror@plt+0x83d8>  // b.any
  40ab98:	ldp	x19, x20, [sp, #16]
  40ab9c:	ldp	x21, x22, [sp, #32]
  40aba0:	ldp	x23, x24, [sp, #48]
  40aba4:	ldp	x29, x30, [sp], #64
  40aba8:	ret
  40abac:	nop
  40abb0:	ret
  40abb4:	nop
  40abb8:	mov	x2, x1
  40abbc:	mov	w1, w0
  40abc0:	mov	w0, #0x0                   	// #0
  40abc4:	b	402530 <__fxstat64@plt>

Disassembly of section .fini:

000000000040abc8 <.fini>:
  40abc8:	stp	x29, x30, [sp, #-16]!
  40abcc:	mov	x29, sp
  40abd0:	ldp	x29, x30, [sp], #16
  40abd4:	ret
