#pragma once

// power domain PER

#define CLK_L4LS	0x000
#define MOD_GPIO1	0x0ac	// debounce clock enable in bit 18
#define MOD_GPIO2	0x0b0	// debounce clock enable in bit 18
#define MOD_GPIO3	0x0b4	// debounce clock enable in bit 18
