\begin{table}[!h]
\centering
\begin{tabular}{||m{5.5cm}|m{4cm}|m{4cm}||}
\hline
Metric & Virtex (VC709) & Zedboard (ZC702)  \\
\hline
\multicolumn{3}{||c||}{Timing Estimates}\\
\hline
Estimated Clock (ns) & 9.83 & 8.23\\
\hline
Latency (Cycles) &98325&118805\\
\hline
\multicolumn{3}{||c||}{Area Estimates}\\\cline{1-3}

DSP48E & 15 & 15\\
\hline
LUT's &2238 & 3035\\
\hline
Flip Flops  &1862 & 1923\\
\hline
\multicolumn{3}{||c||}{Profiling}\\
\hline
Time To compute FFT &98.3us& 1.19ms\\
\hline
\end{tabular}
\caption{Performance Comparison of Double Precision Area optimized FFT on VC709 and ZC702 board}
\label{Table 4.3}
\end{table}