==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 750.961 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.1 seconds. CPU system time: 2.64 seconds. Elapsed time: 13.28 seconds; current allocated memory: 752.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:61:4)
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:37:2)
WARNING: [HLS 214-366] Duplicating function 'transpose(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:36:2)
WARNING: [HLS 214-366] Duplicating function 'double* std::copy<double*, double*>(double*, double*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/receiver.cpp:148:2)
WARNING: [HLS 214-366] Duplicating function 'double* std::copy<double*, double*>(double*, double*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/receiver.cpp:151:2)
WARNING: [HLS 214-366] Duplicating function 'double* std::copy<double*, double*>(double*, double*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/receiver.cpp:183:3)
WARNING: [HLS 214-366] Duplicating function 'double* std::copy<double*, double*>(double*, double*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/receiver.cpp:186:3)
WARNING: [HLS 214-366] Duplicating function 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:454:15)
WARNING: [HLS 214-366] Duplicating function 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:422:18)
WARNING: [HLS 214-366] Duplicating function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:385:14)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:423:11)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:422:46)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:731:49)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:731:21)
WARNING: [HLS 214-366] Duplicating function 'double* std::__miter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:455:37)
WARNING: [HLS 214-366] Duplicating function 'double* std::__miter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:455:9)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*) (.225)' into 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*) (.226)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*) (.223)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*) (.223)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*) (.223)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__miter_base<double*>(double*) (.227)' into 'double* std::copy<double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*) (.223)' into 'double* std::copy<double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*) (.226)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.219)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int) (.221)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.220)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*) (.224)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*) (.224)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__miter_base<double*>(double*)' into 'double* std::copy<double*, double*>(double*, double*, double*) (.222)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' into 'double* std::copy<double*, double*>(double*, double*, double*) (.222)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:149:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:157:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
ERROR: [HLS 214-195] in function 'receiver(double*, double*, float*, float*)': Unsupported std function std::copy<double*, double*> (rx_src/receiver.cpp:47:2)
ERROR: [HLS 214-195] in function 'receiver(double*, double*, float*, float*)': Unsupported std function std::copy<double*, double*> (rx_src/receiver.cpp:49:2)
ERROR: [HLS 214-195] in function 'receiver(double*, double*, float*, float*)': Unsupported std function std::copy<double*, double*> (rx_src/receiver.cpp:57:2)
ERROR: [HLS 214-195] in function 'receiver(double*, double*, float*, float*)': Unsupported std function std::copy<double*, double*> (rx_src/receiver.cpp:59:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:99:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:100:9)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:101:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:102:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:103:8)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:104:11)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:29:10)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:30:8)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:31:6)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:32:7)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:33:7)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:15:12)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:17:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:19:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:21:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:23:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:44:6)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:45:7)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:46:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:47:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:68:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:70:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:72:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:74:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:74:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:76:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:78:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:80:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:82:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:67:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:69:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:71:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:73:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:75:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:129:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:131:2)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.398 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.84 seconds. CPU system time: 2.38 seconds. Elapsed time: 12.27 seconds; current allocated memory: 758.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:61:4)
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:37:2)
WARNING: [HLS 214-366] Duplicating function 'transpose(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:36:2)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:424:11)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:423:11)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:422:46)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.219)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int) (.221)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.220)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*) (.222)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__miter_base<double*>(double*)' into 'double* std::copy<double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' into 'double* std::copy<double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:167:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:206:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:99:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:100:9)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:101:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:102:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:103:8)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:104:11)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:29:10)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:30:8)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:31:6)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:32:7)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:33:7)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:15:12)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:17:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:19:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:21:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:23:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:44:6)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:45:7)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:46:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:47:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:68:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:70:2)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 750.469 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.84 seconds. CPU system time: 2.49 seconds. Elapsed time: 12.37 seconds; current allocated memory: 752.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:61:4)
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:37:2)
WARNING: [HLS 214-366] Duplicating function 'transpose(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:36:2)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:424:11)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:423:11)
WARNING: [HLS 214-366] Duplicating function 'double* std::__niter_base<double*>(double*)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:422:46)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.219)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int) (.221)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.220)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<double>(double const*, double const*, double*)' into 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*) (.222)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a<false, double*, double*>(double*, double*, double*)' into 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'double* std::__miter_base<double*>(double*)' into 'double* std::copy<double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'double* std::__copy_move_a2<false, double*, double*>(double*, double*, double*)' into 'double* std::copy<double*, double*>(double*, double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:206:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:210:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:214:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::copy<double*, double*>(double*, double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:99:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:100:9)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:101:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:102:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:103:8)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:104:11)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:29:10)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:30:8)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:31:6)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:32:7)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:33:7)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:15:12)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:17:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:19:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:21:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:23:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:44:6)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:45:7)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:46:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:47:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:68:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:70:2)
ERROR: [HLS 214-194]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.402 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.64 seconds. CPU system time: 2.6 seconds. Elapsed time: 12.29 seconds; current allocated memory: 758.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:61:4)
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:37:2)
WARNING: [HLS 214-366] Duplicating function 'transpose(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/svd.cpp:36:2)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.219)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int) (.221)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.220)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:99:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:100:9)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:101:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:102:6)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:103:8)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:104:11)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:29:10)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:30:8)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:31:6)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:32:7)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/svd.cpp:33:7)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:15:12)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:17:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:19:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:21:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:23:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:44:6)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:45:7)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:46:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:47:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:68:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:70:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:72:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:74:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:74:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:76:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:78:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:80:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:82:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:67:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:69:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:71:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:73:2)
ERROR: [HLS 214-194] in function 'svd(float*, float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:75:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:129:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:131:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:133:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:135:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:137:2)
ERROR: [HLS 214-194] in function 'psInv(float*, float*, int, int)': Undefined function operator delete[] (rx_src/svd.cpp:139:2)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:108:36)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:108:34)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:20:30)
WARNING: [HLS 214-167]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.398 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.28 seconds. CPU system time: 2.71 seconds. Elapsed time: 13.04 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'multiply_square_matrices(float*, float*, float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:62:4)
WARNING: [HLS 214-366] Duplicating function 'multiply_square_matrices(float*, float*, float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:63:3)
WARNING: [HLS 214-366] Duplicating function 'multiply_square_matrices(float*, float*, float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:58:5)
WARNING: [HLS 214-366] Duplicating function 'diagonal_to_vector(float*, float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:64:3)
WARNING: [HLS 214-366] Duplicating function 'diagonal_to_vector(float*, float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:49:3)
WARNING: [HLS 214-366] Duplicating function 'copy_matrix(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:59:5)
WARNING: [HLS 214-366] Duplicating function 'copy_matrix(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:55:5)
WARNING: [HLS 214-366] Duplicating function 'copy_matrix(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:25:2)
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:61:4)
WARNING: [HLS 214-366] Duplicating function 'transpose(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:60:4)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int) (.225)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.224)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int) (.219)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int) (.223)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int) (.221)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int) (.222)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int) (.220)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int) (.219)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:15:12)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:17:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:19:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:21:6)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator new[] (rx_src/eigen.cpp:23:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:44:6)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:45:7)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:46:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator new[] (rx_src/QR.cpp:47:9)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:68:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:70:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:72:2)
ERROR: [HLS 214-194] in function 'QR(float*, float*, float*, int, int)': Undefined function operator delete[] (rx_src/QR.cpp:74:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:74:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:76:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:78:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:80:2)
ERROR: [HLS 214-194] in function 'eig_symetric(float*, float*, float*, int, float)': Undefined function operator delete[] (rx_src/eigen.cpp:82:2)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:108:36)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:108:34)
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:20:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:20:33)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:37:30)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:37:55)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/matrixOperations.cpp:135:12)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.402 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.94 seconds. CPU system time: 2.66 seconds. Elapsed time: 12.64 seconds; current allocated memory: 758.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'multiply_square_matrices(float*, float*, float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:62:4)
WARNING: [HLS 214-366] Duplicating function 'set_to_identity(float*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:49:2)
WARNING: [HLS 214-366] Duplicating function 'copy_matrix(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:50:2)
WARNING: [HLS 214-366] Duplicating function 'copy_matrix(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/eigen.cpp:13:5)
WARNING: [HLS 214-366] Duplicating function 'multiply_matrices(float*, float*, float*, int, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:61:4)
WARNING: [HLS 214-366] Duplicating function 'transpose(float*, float*, int, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (rx_src/QR.cpp:60:4)
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int) (.220)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int) (.221)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int) (.223)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int) (.222)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int) (.219)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int) (.221)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 750.355 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.26 seconds. CPU system time: 2.27 seconds. Elapsed time: 11.57 seconds; current allocated memory: 752.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.895 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.99 seconds. CPU system time: 2.65 seconds. Elapsed time: 12.68 seconds; current allocated memory: 758.094 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:213:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:217:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:221:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:70:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:71:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:145:32)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:146:32)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/predefined_ops.h:43:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.99 seconds. CPU system time: 0.92 seconds. Elapsed time: 6.94 seconds; current allocated memory: 759.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.21 seconds; current allocated memory: 841.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:229) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.83 seconds; current allocated memory: 951.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_2' (rx_src/matrixOperations.cpp:118) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (rx_src/matrixOperations.cpp:133) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_2' (rx_src/matrixOperations.cpp:118) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_2' (rx_src/matrixOperations.cpp:105) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1.3' in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (rx_src/matrixOperations.cpp:13) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.1.5' in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_2' (rx_src/matrixOperations.cpp:30) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (rx_src/matrixOperations.cpp:133) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (rx_src/matrixOperations.cpp:133) in function 'QR' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (rx_src/matrixOperations.cpp:133) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (rx_src/matrixOperations.cpp:167) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_1' (rx_src/matrixOperations.cpp:141) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4.3' in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_2' (rx_src/matrixOperations.cpp:30) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (rx_src/matrixOperations.cpp:167) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_1' (rx_src/matrixOperations.cpp:141) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_2' (rx_src/matrixOperations.cpp:167) in function 'eig_symetric' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_2' (rx_src/matrixOperations.cpp:105) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (rx_src/matrixOperations.cpp:13) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (rx_src/svd.cpp:7) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_2' (rx_src/matrixOperations.cpp:152) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (rx_src/matrixOperations.cpp:47) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_4' (rx_src/svd.cpp:7) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_3' (rx_src/svd.cpp:7) in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.2' in function 'svd' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_266_1' (rx_src/receiver.cpp:266) in function 'teoplitz' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_2' (rx_src/receiver.cpp:269) in function 'teoplitz' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_280_5' (rx_src/receiver.cpp:280) in function 'teoplitz' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_7' (rx_src/receiver.cpp:287) in function 'teoplitz' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'psInv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_2' (rx_src/matrixOperations.cpp:30) in function 'psInv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_2' (rx_src/matrixOperations.cpp:105) in function 'psInv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'psInv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (rx_src/matrixOperations.cpp:13) in function 'psInv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rx_src/receiver.cpp:51) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_2' (rx_src/receiver.cpp:68) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:695) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_300_2' (rx_src/receiver.cpp:300) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_300_2' (rx_src/receiver.cpp:300) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_2' (rx_src/receiver.cpp:309) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_2' (rx_src/receiver.cpp:309) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_317_1' (rx_src/receiver.cpp:317) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_317_1' (rx_src/receiver.cpp:317) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_8' (rx_src/receiver.cpp:141) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_11' (rx_src/receiver.cpp:164) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4303) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_14' (rx_src/receiver.cpp:206) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4303) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-16' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4303) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-17' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5658) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-18' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4303) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-19' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5658) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_15' (rx_src/receiver.cpp:225) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_245_18' (rx_src/receiver.cpp:245) in function 'receiver' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_317_1' (rx_src/receiver.cpp:317) in function 'receiver' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_317_1' (rx_src/receiver.cpp:317) in function 'receiver' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_141_8' (rx_src/receiver.cpp:141) in function 'receiver' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_2' (rx_src/matrixOperations.cpp:30) in function 'psInv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (rx_src/matrixOperations.cpp:13) in function 'psInv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (rx_src/matrixOperations.cpp:13) in function 'svd' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_1' (rx_src/matrixOperations.cpp:47) in function 'svd' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_2' (rx_src/matrixOperations.cpp:30) in function 'eig_symetric' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_18_2' (rx_src/matrixOperations.cpp:13) in function 'QR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_2' (rx_src/matrixOperations.cpp:30) in function 'QR' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_319_2' (rx_src/receiver.cpp:319) in function 'receiver' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_9' (rx_src/receiver.cpp:144) in function 'receiver' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_3' (rx_src/matrixOperations.cpp:30) in function 'psInv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (rx_src/matrixOperations.cpp:13) in function 'psInv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (rx_src/matrixOperations.cpp:13) in function 'svd' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (rx_src/matrixOperations.cpp:47) in function 'svd' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_3' (rx_src/matrixOperations.cpp:30) in function 'eig_symetric' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_3' (rx_src/matrixOperations.cpp:13) in function 'QR' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_3' (rx_src/matrixOperations.cpp:30) in function 'QR' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:229) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.18 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.3 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_279_4' (rx_src/receiver.cpp:279:33) in function 'teoplitz'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_286_6' (rx_src/receiver.cpp:286:33) in function 'teoplitz'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (rx_src/matrixOperations.cpp:105:6) in function 'svd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (rx_src/matrixOperations.cpp:13:6) in function 'svd'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_153_1' (rx_src/matrixOperations.cpp:152:6) in function 'svd'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_2' (rx_src/svd.cpp:7:9) in function 'svd' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (rx_src/receiver.cpp:299:32) in function 'receiver'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_299_1' (rx_src/receiver.cpp:299:32) in function 'receiver'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_308_1' (rx_src/receiver.cpp:308:32) in function 'receiver'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_308_1' (rx_src/receiver.cpp:308:32) in function 'receiver'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (rx_src/matrixOperations.cpp:30:6) in function 'psInv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (rx_src/matrixOperations.cpp:105:6) in function 'psInv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (rx_src/matrixOperations.cpp:13:6) in function 'psInv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (rx_src/matrixOperations.cpp:167:6) in function 'eig_symetric'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (rx_src/matrixOperations.cpp:30:6) in function 'eig_symetric'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (rx_src/matrixOperations.cpp:167:6) in function 'eig_symetric'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_1' (rx_src/eigen.cpp:4:15) in function 'eig_symetric' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_1' (rx_src/matrixOperations.cpp:167:6) in function 'eig_symetric'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (rx_src/matrixOperations.cpp:118:6) in function 'QR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_1' (rx_src/matrixOperations.cpp:118:6) in function 'QR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_106_1' (rx_src/matrixOperations.cpp:105:6) in function 'QR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (rx_src/matrixOperations.cpp:13:6) in function 'QR'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (rx_src/matrixOperations.cpp:30:6) in function 'QR'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_2' (rx_src/QR.cpp:32:9) in function 'QR' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_43_1' (rx_src/QR.cpp:32:12) in function 'QR' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:267:19)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:270:19)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:281:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:290:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:291:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Xtr' (rx_src/matrixOperations.cpp:108:34)
INFO: [HLS 200-472] Inferring partial write operation for 'vla22' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla22' (rx_src/matrixOperations.cpp:20:30)
INFO: [HLS 200-472] Inferring partial write operation for 'vla33' (rx_src/svd.cpp:30:14)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:156:34)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:158:34)
INFO: [HLS 200-472] Inferring partial write operation for 'V0' (rx_src/svd.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'U0' 
INFO: [HLS 200-472] Inferring partial write operation for 'U0' (rx_src/matrixOperations.cpp:52:21)
INFO: [HLS 200-472] Inferring partial write operation for 'UU' (rx_src/svd.cpp:40:34)
INFO: [HLS 200-472] Inferring partial write operation for 'preamble_symbolsI' (rx_src/receiver.cpp:53:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsI' (rx_src/receiver.cpp:70:23)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQ' (rx_src/receiver.cpp:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:696:11)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (rx_src/receiver.cpp:81:14)
INFO: [HLS 200-472] Inferring partial write operation for 'RmmatI' (rx_src/receiver.cpp:301:30)
INFO: [HLS 200-472] Inferring partial write operation for 'pInvI' (rx_src/receiver.cpp:310:26)
INFO: [HLS 200-472] Inferring partial write operation for 'ghatI' (rx_src/receiver.cpp:320:23)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsI' (rx_src/receiver.cpp:145:29)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQ' (rx_src/receiver.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (rx_src/receiver.cpp:167:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII' (rx_src/receiver.cpp:208:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (rx_src/receiver.cpp:209:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedI_equalizer' (rx_src/receiver.cpp:229:26)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedQ_equalizer' (rx_src/receiver.cpp:230:26)
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' 
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' (rx_src/matrixOperations.cpp:37:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Y' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' (rx_src/matrixOperations.cpp:135:10)
INFO: [HLS 200-472] Inferring partial write operation for 'V' 
INFO: [HLS 200-472] Inferring partial write operation for 'diagVec' (rx_src/matrixOperations.cpp:171:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:124:34)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:47:46)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:48:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:49:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Rnew' 
INFO: [HLS 200-472] Inferring partial write operation for 'Qnew' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.45 seconds. CPU system time: 0.19 seconds. Elapsed time: 13.66 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_51_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'payload_symbolsQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'payload_symbolsI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.700 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz_Pipeline_VITIS_LOOP_269_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_269_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.700 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz_Pipeline_VITIS_LOOP_279_4_VITIS_LOOP_280_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_279_4_VITIS_LOOP_280_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_279_4_VITIS_LOOP_280_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.700 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz_Pipeline_VITIS_LOOP_286_6_VITIS_LOOP_287_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_6_VITIS_LOOP_287_7'.
WARNING: [HLS 200-885] The II Violation in module 'teoplitz_Pipeline_VITIS_LOOP_286_6_VITIS_LOOP_287_7' (loop 'VITIS_LOOP_286_6_VITIS_LOOP_287_7'): Unable to schedule 'load' operation ('t_load', rx_src/receiver.cpp:290) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_286_6_VITIS_LOOP_287_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_300_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1_VITIS_LOOP_300_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1_VITIS_LOOP_300_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1_VITIS_LOOP_300_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.702 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Xtr'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.702 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.702 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Xtr'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_2', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_4', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_6', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_8', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_37', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_53', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('X_load_61', rx_src/matrixOperations.cpp:20) on array 'X' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'X'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 196, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1'.
WARNING: [HLS 200-880] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_143_1' (loop 'VITIS_LOOP_143_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln143', rx_src/matrixOperations.cpp:143) of variable 'sum', rx_src/matrixOperations.cpp:144 on local variable 'sum' and 'load' operation ('sum_load', rx_src/matrixOperations.cpp:144) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_143_1' (loop 'VITIS_LOOP_143_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln143', rx_src/matrixOperations.cpp:143) of variable 'sum', rx_src/matrixOperations.cpp:144 on local variable 'sum' and 'load' operation ('sum_load', rx_src/matrixOperations.cpp:144) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_143_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'R'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_119_1_VITIS_LOOP_120_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Gt'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'R'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('G_load_1', rx_src/matrixOperations.cpp:17) on array 'G' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('G_load_3', rx_src/matrixOperations.cpp:17) on array 'G' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('G_load_5', rx_src/matrixOperations.cpp:17) on array 'G' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('G_load_7', rx_src/matrixOperations.cpp:17) on array 'G' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('G_load_21', rx_src/matrixOperations.cpp:17) on array 'G' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'G'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('G_load_29', rx_src/matrixOperations.cpp:17) on array 'G' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'G'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 100, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Gt'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('Q_load_1', rx_src/matrixOperations.cpp:34) on array 'Q' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Q'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('Q_load_3', rx_src/matrixOperations.cpp:34) on array 'Q' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Q'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('Q_load_5', rx_src/matrixOperations.cpp:34) on array 'Q' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Q'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('Q_load_7', rx_src/matrixOperations.cpp:34) on array 'Q' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'Q'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('Q_load_21', rx_src/matrixOperations.cpp:34) on array 'Q' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Q'.
WARNING: [HLS 200-885] The II Violation in module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('Q_load_29', rx_src/matrixOperations.cpp:34) on array 'Q' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Q'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 100, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_134_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'R'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_Pipeline_VITIS_LOOP_134_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'R'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'vla55'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla34_load_1', rx_src/matrixOperations.cpp:37) on array 'vla34' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla34'.
WARNING: [HLS 200-885] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla34_load_3', rx_src/matrixOperations.cpp:37) on array 'vla34' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'vla34'.
WARNING: [HLS 200-885] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla34_load_5', rx_src/matrixOperations.cpp:37) on array 'vla34' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'vla34'.
WARNING: [HLS 200-885] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla34_load_7', rx_src/matrixOperations.cpp:37) on array 'vla34' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'vla34'.
WARNING: [HLS 200-885] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla34_load_21', rx_src/matrixOperations.cpp:37) on array 'vla34' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'vla34'.
WARNING: [HLS 200-885] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla34_load_29', rx_src/matrixOperations.cpp:37) on array 'vla34' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'vla34'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 100, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_143_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1'.
WARNING: [HLS 200-880] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_143_18' (loop 'VITIS_LOOP_143_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln143', rx_src/matrixOperations.cpp:143) of variable 'sum', rx_src/matrixOperations.cpp:144 on local variable 'sum' and 'load' operation ('sum_load_1', rx_src/matrixOperations.cpp:144) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'eig_symetric_Pipeline_VITIS_LOOP_143_18' (loop 'VITIS_LOOP_143_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln143', rx_src/matrixOperations.cpp:143) of variable 'sum', rx_src/matrixOperations.cpp:144 on local variable 'sum' and 'load' operation ('sum_load_1', rx_src/matrixOperations.cpp:144) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_143_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_168_1_VITIS_LOOP_169_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_153_1_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_1_VITIS_LOOP_154_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_153_1_VITIS_LOOP_154_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'VV'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to schedule 'load' operation ('X_load_1', rx_src/matrixOperations.cpp:52) on array 'X' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to schedule 'load' operation ('X_load_3', rx_src/matrixOperations.cpp:52) on array 'X' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to schedule 'load' operation ('X_load_5', rx_src/matrixOperations.cpp:52) on array 'X' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to schedule 'load' operation ('X_load_7', rx_src/matrixOperations.cpp:52) on array 'X' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to schedule 'load' operation ('X_load_21', rx_src/matrixOperations.cpp:52) on array 'X' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'X'.
WARNING: [HLS 200-885] The II Violation in module 'svd_Pipeline_VITIS_LOOP_50_1' (loop 'VITIS_LOOP_50_1'): Unable to schedule 'load' operation ('X_load_29', rx_src/matrixOperations.cpp:52) on array 'X' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'X'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 100, loop 'VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_Sinv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_Sinv'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Sinv'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'vla125'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation ('vla125_load_16', rx_src/matrixOperations.cpp:34) on array 'vla125' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla125'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 100, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Utr'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_1_VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Utr'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_Sinv'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
WARNING: [HLS 200-885] The II Violation in module 'psInv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'): Unable to schedule 'load' operation ('V_Sinv_load_16', rx_src/matrixOperations.cpp:17) on array 'V_Sinv' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'V_Sinv'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 100, loop 'VITIS_LOOP_17_1_VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pInvI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1_VITIS_LOOP_309_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_308_1_VITIS_LOOP_309_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pInvQ'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_308_1_VITIS_LOOP_309_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_308_1_VITIS_LOOP_309_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pInvI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_1'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_317_1' (loop 'VITIS_LOOP_317_1'): Unable to schedule 'load' operation ('pInvI_load_16', rx_src/receiver.cpp:320) on array 'pInvI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pInvI'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_317_1' (loop 'VITIS_LOOP_317_1'): Unable to schedule 'load' operation ('pInvI_load_33', rx_src/receiver.cpp:320) on array 'pInvI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pInvI'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_317_1' (loop 'VITIS_LOOP_317_1'): Unable to schedule 'load' operation ('pInvI_load_50', rx_src/receiver.cpp:320) on array 'pInvI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pInvI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 264, loop 'VITIS_LOOP_317_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_317_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pInvQ'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_317_1'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_317_16' (loop 'VITIS_LOOP_317_1'): Unable to schedule 'load' operation ('pInvQ_load_16', rx_src/receiver.cpp:320) on array 'pInvQ' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pInvQ'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_317_16' (loop 'VITIS_LOOP_317_1'): Unable to schedule 'load' operation ('pInvQ_load_33', rx_src/receiver.cpp:320) on array 'pInvQ' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pInvQ'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_317_16' (loop 'VITIS_LOOP_317_1'): Unable to schedule 'load' operation ('pInvQ_load_50', rx_src/receiver.cpp:320) on array 'pInvQ' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pInvQ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 264, loop 'VITIS_LOOP_317_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.36 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_141_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'payload_symbolsQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'payload_symbolsI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_8'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_141_8' (loop 'VITIS_LOOP_141_8'): Unable to schedule 'load' operation ('payload_symbolsI_load_16', rx_src/receiver.cpp:145) on array 'payload_symbolsI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'payload_symbolsI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 134, loop 'VITIS_LOOP_141_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_164_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'payload_symbolsQ'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_164_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_164_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_206_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'receiver_Pipeline_16' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('p_result_write_ln5658', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5658) of variable '__result', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5659 on local variable '__result' and 'load' operation ('__result', rx_src/receiver.cpp:218) on local variable '__result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'receiver_Pipeline_18' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('p_result_write_ln5658', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5658) of variable '__result', /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5659 on local variable '__result' and 'load' operation ('__result', rx_src/receiver.cpp:222) on local variable '__result'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_225_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'VITIS_LOOP_225_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_245_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_245_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_68_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_68_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'teoplitz_Pipeline_VITIS_LOOP_266_1' pipeline 'VITIS_LOOP_266_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz_Pipeline_VITIS_LOOP_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz_Pipeline_VITIS_LOOP_269_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'teoplitz_Pipeline_VITIS_LOOP_269_2' pipeline 'VITIS_LOOP_269_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz_Pipeline_VITIS_LOOP_269_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz_Pipeline_VITIS_LOOP_279_4_VITIS_LOOP_280_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'teoplitz_Pipeline_VITIS_LOOP_279_4_VITIS_LOOP_280_5' pipeline 'VITIS_LOOP_279_4_VITIS_LOOP_280_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz_Pipeline_VITIS_LOOP_279_4_VITIS_LOOP_280_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz_Pipeline_VITIS_LOOP_286_6_VITIS_LOOP_287_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz_Pipeline_VITIS_LOOP_286_6_VITIS_LOOP_287_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz'.
INFO: [RTMG 210-278] Implementing memory 'receiver_teoplitz_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_2' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_300_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_24' pipeline 'VITIS_LOOP_299_1_VITIS_LOOP_300_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_299_1_VITIS_LOOP_300_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_134_1' pipeline 'VITIS_LOOP_134_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_2' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_143_1' pipeline 'VITIS_LOOP_143_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QR_Pipeline_VITIS_LOOP_134_1' pipeline 'VITIS_LOOP_134_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'givensRotation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QR_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_134_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QR_Pipeline_VITIS_LOOP_134_111' pipeline 'VITIS_LOOP_134_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_134_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_Pipeline_VITIS_LOOP_134_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QR_Pipeline_VITIS_LOOP_134_112' pipeline 'VITIS_LOOP_134_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_Pipeline_VITIS_LOOP_134_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'QR/grp_fu_346_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'QR/grp_fu_354_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'QR/grp_fu_358_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR'.
INFO: [RTMG 210-278] Implementing memory 'receiver_QR_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_QR_Gt_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_QR_Rnew_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_27' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_143_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_143_18' pipeline 'VITIS_LOOP_143_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_143_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_29' pipeline 'VITIS_LOOP_168_1_VITIS_LOOP_169_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric_Pipeline_VITIS_LOOP_168_1_VITIS_LOOP_169_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eig_symetric' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'eig_symetric/grp_fu_888_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'eig_symetric/grp_fu_872_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'eig_symetric/grp_fu_900_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'eig_symetric/grp_fu_904_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eig_symetric'.
INFO: [RTMG 210-278] Implementing memory 'receiver_eig_symetric_diagVec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_eig_symetric_vla13_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_eig_symetric_vla34_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_eig_symetric_vla55_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_153_1_VITIS_LOOP_154_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_153_1_VITIS_LOOP_154_2' pipeline 'VITIS_LOOP_153_1_VITIS_LOOP_154_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_153_1_VITIS_LOOP_154_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_36_3' pipeline 'VITIS_LOOP_36_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_36_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'svd_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'svd/grp_fu_86_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'svd/grp_fu_98_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'svd/grp_fu_106_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'svd/grp_fu_110_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svd'.
INFO: [RTMG 210-278] Implementing memory 'receiver_svd_Xtr_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_svd_vla22_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_svd_vla33_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_svd_U0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'psInv_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'psInv_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' is 17712 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [RTMG 210-278] Implementing memory 'receiver_psInv_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_Sinv_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'psInv_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'psInv_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_106_1_VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'psInv_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'psInv_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'psInv_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'psInv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'psInv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'psInv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2' is 17712 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'psInv_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'psInv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'psInv'.
INFO: [RTMG 210-278] Implementing memory 'receiver_psInv_Utr_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_psInv_V_Sinv_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_psInv_vla104_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_psInv_vla136_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_2' pipeline 'VITIS_LOOP_308_1_VITIS_LOOP_309_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_25' pipeline 'VITIS_LOOP_308_1_VITIS_LOOP_309_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_308_1_VITIS_LOOP_309_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_317_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_317_1' pipeline 'VITIS_LOOP_317_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'receiver_Pipeline_VITIS_LOOP_317_1' is 56896 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_317_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_317_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_317_16' pipeline 'VITIS_LOOP_317_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'receiver_Pipeline_VITIS_LOOP_317_16' is 56896 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_317_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_141_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_141_8' pipeline 'VITIS_LOOP_141_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'receiver_Pipeline_VITIS_LOOP_141_8' is 96321 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_141_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_164_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_164_11' pipeline 'VITIS_LOOP_164_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_164_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_12' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_206_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_206_14' pipeline 'VITIS_LOOP_206_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_206_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_14' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_15' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_16' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_17' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_18' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_225_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_225_15' pipeline 'VITIS_LOOP_225_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_13_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_225_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_245_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_245_18' pipeline 'VITIS_LOOP_245_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_245_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'receiver' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver'.
INFO: [RTMG 210-278] Implementing memory 'receiver_equalized_symbolsII_abs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_preamble_symbolsI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_top_rowI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_RmatI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_pI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_RmmatI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_pInvI_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_ghatI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_equalized_symbolsI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_payload_symbolsQQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_shiftedI_equalizer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_payload_symbolsI_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.61 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.71 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.973 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for receiver.
INFO: [VLOG 209-307] Generating Verilog RTL for receiver.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.398 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.76 seconds. CPU system time: 2.86 seconds. Elapsed time: 13.66 seconds; current allocated memory: 758.020 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:214:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:218:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convert1DTo2D(float const*, int, int, double (*) [64])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(double const (*) [64], double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:71:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:72:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:146:32)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:147:32)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/predefined_ops.h:43:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.83 seconds. CPU system time: 1.04 seconds. Elapsed time: 6.87 seconds; current allocated memory: 759.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.29 seconds; current allocated memory: 841.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.62 seconds; current allocated memory: 951.867 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:230) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 10.68 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:268:19)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:271:19)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:282:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:291:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:292:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Xtr' (rx_src/matrixOperations.cpp:108:34)
INFO: [HLS 200-472] Inferring partial write operation for 'vla22' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla22' (rx_src/matrixOperations.cpp:20:30)
INFO: [HLS 200-472] Inferring partial write operation for 'vla33' (rx_src/svd.cpp:30:14)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:156:34)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:158:34)
INFO: [HLS 200-472] Inferring partial write operation for 'V0' (rx_src/svd.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'U0' 
INFO: [HLS 200-472] Inferring partial write operation for 'U0' (rx_src/matrixOperations.cpp:52:21)
INFO: [HLS 200-472] Inferring partial write operation for 'UU' (rx_src/svd.cpp:40:34)
INFO: [HLS 200-472] Inferring partial write operation for 'preamble_symbolsI' (rx_src/receiver.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsI' (rx_src/receiver.cpp:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQ' (rx_src/receiver.cpp:72:23)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:696:11)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (rx_src/receiver.cpp:82:14)
INFO: [HLS 200-472] Inferring partial write operation for 'RmmatI' (rx_src/receiver.cpp:302:30)
INFO: [HLS 200-472] Inferring partial write operation for 'pInvI' (rx_src/receiver.cpp:311:26)
INFO: [HLS 200-472] Inferring partial write operation for 'ghatI' (rx_src/receiver.cpp:321:23)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsI' (rx_src/receiver.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQ' (rx_src/receiver.cpp:147:29)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (rx_src/receiver.cpp:168:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII' (rx_src/receiver.cpp:209:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (rx_src/receiver.cpp:210:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedI_equalizer' (rx_src/receiver.cpp:230:26)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedQ_equalizer' (rx_src/receiver.cpp:231:26)
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' 
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' (rx_src/matrixOperations.cpp:37:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Y' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' (rx_src/matrixOperations.cpp:135:10)
INFO: [HLS 200-472] Inferring partial write operation for 'V' 
INFO: [HLS 200-472] Inferring partial write operation for 'diagVec' (rx_src/matrixOperations.cpp:171:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:124:34)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:47:46)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:48:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:49:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Rnew' 
INFO: [HLS 200-472] Inferring partial write operation for 'Qnew' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.79 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz'.
INFO: [RTMG 210-278] Implementing memory 'receiver_teoplitz_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.398 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.01 seconds. CPU system time: 2.69 seconds. Elapsed time: 12.83 seconds; current allocated memory: 758.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:214:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:218:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(float*, double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:71:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:72:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:146:32)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:147:32)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/predefined_ops.h:43:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.9 seconds. CPU system time: 0.93 seconds. Elapsed time: 6.92 seconds; current allocated memory: 759.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.44 seconds; current allocated memory: 841.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.96 seconds; current allocated memory: 952.195 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:230) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.36 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:268:19)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:271:19)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:282:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:291:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:292:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Xtr' (rx_src/matrixOperations.cpp:108:34)
INFO: [HLS 200-472] Inferring partial write operation for 'vla22' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla22' (rx_src/matrixOperations.cpp:20:30)
INFO: [HLS 200-472] Inferring partial write operation for 'vla33' (rx_src/svd.cpp:30:14)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:156:34)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:158:34)
INFO: [HLS 200-472] Inferring partial write operation for 'V0' (rx_src/svd.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'U0' 
INFO: [HLS 200-472] Inferring partial write operation for 'U0' (rx_src/matrixOperations.cpp:52:21)
INFO: [HLS 200-472] Inferring partial write operation for 'UU' (rx_src/svd.cpp:40:34)
INFO: [HLS 200-472] Inferring partial write operation for 'preamble_symbolsI' (rx_src/receiver.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsI' (rx_src/receiver.cpp:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQ' (rx_src/receiver.cpp:72:23)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:696:11)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (rx_src/receiver.cpp:82:14)
INFO: [HLS 200-472] Inferring partial write operation for 'RmmatI' (rx_src/receiver.cpp:302:30)
INFO: [HLS 200-472] Inferring partial write operation for 'ghatI' (rx_src/receiver.cpp:321:23)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsI' (rx_src/receiver.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQ' (rx_src/receiver.cpp:147:29)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (rx_src/receiver.cpp:168:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII' (rx_src/receiver.cpp:209:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (rx_src/receiver.cpp:210:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedI_equalizer' (rx_src/receiver.cpp:230:26)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedQ_equalizer' (rx_src/receiver.cpp:231:26)
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' 
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' (rx_src/matrixOperations.cpp:37:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Y' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' (rx_src/matrixOperations.cpp:135:10)
INFO: [HLS 200-472] Inferring partial write operation for 'V' 
INFO: [HLS 200-472] Inferring partial write operation for 'diagVec' (rx_src/matrixOperations.cpp:171:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:124:34)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:47:46)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:48:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:49:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Rnew' 
INFO: [HLS 200-472] Inferring partial write operation for 'Qnew' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.6 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz'.
INFO: [RTMG 210-278] Implementing memory 'receiver_teoplitz_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.414 MB.
INFO: [HLS 200-10] Analyzing design file 'rx_src/viterbi.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:19:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:32:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:52:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:54:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:55:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (rx_src/viterbi.cpp:115:21)
INFO: [HLS 200-10] Analyzing design file 'rx_src/svd.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/receiver.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/matrixOperations.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/eigen.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rx_src/QR.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.89 seconds. CPU system time: 2.64 seconds. Elapsed time: 12.64 seconds; current allocated memory: 758.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'double* std::__niter_base<double*>(double*)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, void>::__type std::__fill_a<double*, double>(double*, double*, double const&)' into 'void std::fill<double*, double>(double*, double*, double const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'vector_norm(float*, int)' (rx_src/matrixOperations.cpp:140:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'givensRotation(float*, float*, float, float)' (rx_src/QR.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'set_to_identity(float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'QR(float*, float*, float*, int, int)' (rx_src/QR.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'copy_matrix(float*, float*, int, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'diagonal_to_vector(float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'vector_norm(float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'eig_symetric(float*, float*, float*, int, float)' (rx_src/eigen.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'vector_to_diagonal(float*, float*, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrix_with_vector(float*, float*, float*, int, int)' into 'svd(float*, float*, float*, float*, int, int)' (rx_src/svd.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'multiply_square_matrices(float*, float*, float*, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'transpose(float*, float*, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'multiply_matrices(float*, float*, float*, int, int, int)' into 'psInv(float*, float*, int, int)' (rx_src/svd.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' (rx_src/receiver.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_0::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' (rx_src/receiver.cpp:176:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_1::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'bool __gnu_cxx::__ops::_Iter_less_iter::operator()<double*, double*>(double*, double*) const' into 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5655:0)
INFO: [HLS 214-178] Inlining function 'double* std::__max_element<double*, __gnu_cxx::__ops::_Iter_less_iter>(double*, double*, __gnu_cxx::__ops::_Iter_less_iter)' into 'double* std::max_element<double*>(double*, double*)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:5675:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' (rx_src/receiver.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_2::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' (rx_src/receiver.cpp:214:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_3::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' (rx_src/receiver.cpp:218:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_4::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' (rx_src/receiver.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'receiver(double*, double*, float*, float*)::$_5::operator()(double const&) const' into 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4295:0)
INFO: [HLS 214-178] Inlining function 'double* std::begin<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::end<double, 32ul>(double (&) [32ul])' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<double*, double>(double*, double*, double const&)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'convertTo1D(double const (*) [32], int, int, float*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'matrixMult(float*, double const*, int, int, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_0>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_0)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_1>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_1)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::max_element<double*>(double*, double*)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_2>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_2)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_3>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_3)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_4>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_4)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'double* std::transform<double*, double*, receiver(double*, double*, float*, float*)::$_5>(double*, double*, double*, receiver(double*, double*, float*, float*)::$_5)' into 'receiver(double*, double*, float*, float*)' (rx_src/receiver.cpp:42:0)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:71:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:72:23)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:146:32)
WARNING: [HLS 214-167] The program may have out of bound array access (rx_src/receiver.cpp:147:32)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/predefined_ops.h:43:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.86 seconds. CPU system time: 0.88 seconds. Elapsed time: 6.73 seconds; current allocated memory: 759.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.25 seconds; current allocated memory: 841.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:230) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 9.89 seconds; current allocated memory: 952.316 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'receiver' (rx_src/receiver.cpp:230) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.25 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:268:19)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (rx_src/receiver.cpp:271:19)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:282:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:291:26)
INFO: [HLS 200-472] Inferring partial write operation for 't' (rx_src/receiver.cpp:292:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Xtr' (rx_src/matrixOperations.cpp:108:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Xtr_X' 
INFO: [HLS 200-472] Inferring partial write operation for 'Xtr_X' (rx_src/matrixOperations.cpp:20:30)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (rx_src/svd.cpp:30:14)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:156:34)
INFO: [HLS 200-472] Inferring partial write operation for 'S' (rx_src/matrixOperations.cpp:158:34)
INFO: [HLS 200-472] Inferring partial write operation for 'V0' (rx_src/svd.cpp:37:19)
INFO: [HLS 200-472] Inferring partial write operation for 'U0' 
INFO: [HLS 200-472] Inferring partial write operation for 'U0' (rx_src/matrixOperations.cpp:52:21)
INFO: [HLS 200-472] Inferring partial write operation for 'UU' (rx_src/svd.cpp:40:35)
INFO: [HLS 200-472] Inferring partial write operation for 'preamble_symbolsI' (rx_src/receiver.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsI' (rx_src/receiver.cpp:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQ' (rx_src/receiver.cpp:72:23)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:696:11)
INFO: [HLS 200-472] Inferring partial write operation for 'top_rowI' (rx_src/receiver.cpp:82:14)
INFO: [HLS 200-472] Inferring partial write operation for 'RmmatI' (rx_src/receiver.cpp:302:30)
INFO: [HLS 200-472] Inferring partial write operation for 'ghatI' (rx_src/receiver.cpp:321:23)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsI' (rx_src/receiver.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQ' (rx_src/receiver.cpp:147:29)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (rx_src/receiver.cpp:168:24)
INFO: [HLS 200-472] Inferring partial write operation for 'payload_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII' (rx_src/receiver.cpp:209:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (rx_src/receiver.cpp:210:27)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsII_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ_abs' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'equalized_symbolsQQ' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algo.h:4304:12)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedI_equalizer' (rx_src/receiver.cpp:230:26)
INFO: [HLS 200-472] Inferring partial write operation for 'shiftedQ_equalizer' (rx_src/receiver.cpp:231:26)
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' 
INFO: [HLS 200-472] Inferring partial write operation for 'V_Sinv' (rx_src/matrixOperations.cpp:37:30)
INFO: [HLS 200-472] Inferring partial write operation for 'Y' 
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' (rx_src/matrixOperations.cpp:135:10)
INFO: [HLS 200-472] Inferring partial write operation for 'V' 
INFO: [HLS 200-472] Inferring partial write operation for 'diagVec' (rx_src/matrixOperations.cpp:171:15)
INFO: [HLS 200-472] Inferring partial write operation for 'vla13' 
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (rx_src/matrixOperations.cpp:124:34)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:47:46)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:48:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:49:40)
INFO: [HLS 200-472] Inferring partial write operation for 'G' (rx_src/QR.cpp:50:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Rnew' 
INFO: [HLS 200-472] Inferring partial write operation for 'Qnew' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eig_symetric' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'psInv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'teoplitz' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'teoplitz'.
INFO: [RTMG 210-278] Implementing memory 'receiver_teoplitz_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'givensRotation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
