Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep  9 22:03:10 2022
| Host         : LAPTOP-61L0HCPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.300        0.000                      0                 5093        0.012        0.000                      0                 5093        2.500        0.000                       0                  2068  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
  clk_out8M_design_1_clk_wiz_0_0    {0.000 62.500}       125.000         8.000           
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
clk_fpga_1                          {0.000 500.000}      1000.000        1.000           
design_1_i/clk_8M_66M/inst/clk_in1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              2.300        0.000                      0                 5093        0.012        0.000                      0                 5093        2.500        0.000                       0                  2063  
  clk_out8M_design_1_clk_wiz_0_0                                                                                                                                                   88.360        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_fpga_0                                                      
(none)                          clk_out8M_design_1_clk_wiz_0_0                                  
(none)                          clkfbout_design_1_clk_wiz_0_0                                   
(none)                                                          clk_fpga_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 1.766ns (25.237%)  route 5.232ns (74.763%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.823     7.526    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.150     7.676 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.661     8.336    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.356     8.692 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          1.294     9.987    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X24Y45         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.495    12.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][21]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X24Y45         FDRE (Setup_fdre_C_CE)      -0.377    12.286    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][21]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 1.766ns (25.237%)  route 5.232ns (74.763%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.823     7.526    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.150     7.676 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.661     8.336    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.356     8.692 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          1.294     9.987    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X24Y45         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.495    12.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X24Y45         FDRE (Setup_fdre_C_CE)      -0.377    12.286    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][25]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 1.766ns (25.237%)  route 5.232ns (74.763%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.823     7.526    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.150     7.676 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.661     8.336    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.356     8.692 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          1.294     9.987    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X24Y45         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.495    12.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y45         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X24Y45         FDRE (Setup_fdre_C_CE)      -0.377    12.286    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.740ns (24.240%)  route 5.438ns (75.760%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.798     7.501    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.153     7.654 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.801     8.455    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.327     8.782 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[16][31]_i_1/O
                         net (fo=32, routed)          1.385    10.167    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][31]_0[0]
    SLICE_X2Y33          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.544    12.736    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.205    12.608    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][11]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.740ns (24.240%)  route 5.438ns (75.760%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.798     7.501    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.153     7.654 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.801     8.455    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.327     8.782 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[16][31]_i_1/O
                         net (fo=32, routed)          1.385    10.167    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][31]_0[0]
    SLICE_X2Y33          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.544    12.736    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.205    12.608    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][12]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.740ns (24.240%)  route 5.438ns (75.760%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.798     7.501    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.153     7.654 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.801     8.455    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I4_O)        0.327     8.782 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[16][31]_i_1/O
                         net (fo=32, routed)          1.385    10.167    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][31]_0[0]
    SLICE_X2Y33          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.544    12.736    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X2Y33          FDRE (Setup_fdre_C_CE)      -0.205    12.608    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[16][13]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.740ns (24.217%)  route 5.445ns (75.783%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.798     7.501    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X11Y38         LUT2 (Prop_lut2_I0_O)        0.153     7.654 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.798     8.452    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.327     8.779 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[30][31]_i_1/O
                         net (fo=32, routed)          1.395    10.174    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]_0[0]
    SLICE_X0Y30          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.536    12.728    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X0Y30          FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][8]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X0Y30          FDRE (Setup_fdre_C_CE)      -0.169    12.636    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][8]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 1.766ns (26.159%)  route 4.985ns (73.841%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.823     7.526    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.150     7.676 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.661     8.336    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.356     8.692 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          1.048     9.740    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X24Y37         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.491    12.683    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X24Y37         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][2]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X24Y37         FDRE (Setup_fdre_C_CE)      -0.377    12.282    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][2]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.766ns (26.301%)  route 4.949ns (73.699%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.823     7.526    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.150     7.676 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.661     8.336    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.356     8.692 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          1.011     9.704    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X25Y42         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.494    12.686    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][20]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X25Y42         FDRE (Setup_fdre_C_CE)      -0.413    12.249    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][20]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 1.766ns (26.301%)  route 4.949ns (73.699%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.681     2.989    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=176, routed)         1.551     4.996    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[2]
    SLICE_X12Y39         LUT3 (Prop_lut3_I1_O)        0.153     5.149 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8/O
                         net (fo=4, routed)           0.448     5.597    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_8_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I0_O)        0.323     5.920 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5/O
                         net (fo=1, routed)           0.454     6.375    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_5_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.328     6.703 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.823     7.526    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.150     7.676 f  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2/O
                         net (fo=3, routed)           0.661     8.336    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_2_n_0
    SLICE_X13Y39         LUT5 (Prop_lut5_I4_O)        0.356     8.692 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[19][31]_i_1/O
                         net (fo=32, routed)          1.011     9.704    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][31]_0[0]
    SLICE_X25Y42         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.494    12.686    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X25Y42         FDRE (Setup_fdre_C_CE)      -0.413    12.249    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[19][24]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  2.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.716%)  route 0.188ns (50.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.584     0.925    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/Q
                         net (fo=1, routed)           0.188     1.254    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[10][5]
    SLICE_X2Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.299 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[5]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]_1[5]
    SLICE_X2Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.854     1.224    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.724%)  route 0.221ns (54.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.584     0.925    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=22, routed)          0.221     1.286    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.045     1.331 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_2/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i0
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.851     1.221    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.350%)  route 0.224ns (54.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.567     0.908    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/Q
                         net (fo=5, routed)           0.224     1.273    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
    SLICE_X9Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.318 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in__0[5]
    SLICE_X9Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.834     1.204    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.522%)  route 0.232ns (55.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.584     0.925    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           0.232     1.297    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_0
    SLICE_X1Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.342 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i0
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.851     1.221    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.582     0.923    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=30, routed)          0.152     1.216    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.854     1.224    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.582     0.923    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=30, routed)          0.152     1.216    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.854     1.224    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.582     0.923    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=30, routed)          0.152     1.216    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.854     1.224    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.582     0.923    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=30, routed)          0.152     1.216    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.854     1.224    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.582     0.923    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y37          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.116     1.180    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X4Y37          SRLC32E                                      r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.849     1.219    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y37          SRLC32E                                      r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.283     0.936    
    SLICE_X4Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.583     0.924    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y39          FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X4Y39          SRLC32E                                      r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.851     1.221    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.937    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y50     design_1_i/PS/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y49     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y49     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y49     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y49     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X22Y50     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X25Y47     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.500      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X24Y50     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X24Y50     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X8Y37      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X8Y37      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y39      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y39      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.499         5.000       2.501      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X24Y50     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X24Y50     design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X8Y37      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X8Y37      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y39      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         5.000       4.020      SLICE_X4Y39      design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out8M_design_1_clk_wiz_0_0
  To Clock:  clk_out8M_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       88.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out8M_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y1    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.473ns  (logic 0.124ns (5.015%)  route 2.349ns (94.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.841     1.841    design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.965 r  design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.508     2.473    design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X25Y47         FDRE                                         r  design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.496     2.688    design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X25Y47         FDRE                                         r  design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.045ns (4.626%)  route 0.928ns (95.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.746     0.746    design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X25Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.791 r  design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.182     0.973    design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X25Y47         FDRE                                         r  design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.829     1.199    design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X25Y47         FDRE                                         r  design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           190 Endpoints
Min Delay           190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.806ns  (logic 1.945ns (17.999%)  route 8.861ns (82.001%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.258 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[1]
                         net (fo=105, routed)         2.649    10.907    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_6
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.303    11.210 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_11/O
                         net (fo=3, routed)           1.253    12.463    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_11_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_4/O
                         net (fo=2, routed)           1.076    13.663    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_4_n_0
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.787 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][7]_i_1/O
                         net (fo=1, routed)           0.000    13.787    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[7]
    SLICE_X14Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.484     2.676    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.751ns  (logic 1.971ns (18.333%)  route 8.780ns (81.667%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.258 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[1]
                         net (fo=105, routed)         2.649    10.907    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_6
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.303    11.210 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_11/O
                         net (fo=3, routed)           1.086    12.296    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_11_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.420 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3/O
                         net (fo=2, routed)           1.162    13.582    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3_n_0
    SLICE_X16Y24         LUT3 (Prop_lut3_I0_O)        0.150    13.732 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][1]_i_1/O
                         net (fo=1, routed)           0.000    13.732    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[1]
    SLICE_X16Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.483     2.675    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][1]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.592ns  (logic 2.587ns (24.423%)  route 8.005ns (75.577%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.351    11.022    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.328    11.350 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_7/O
                         net (fo=2, routed)           0.828    12.178    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_7_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.328    12.506 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_3/O
                         net (fo=1, routed)           0.944    13.449    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_3_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.573 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_1/O
                         net (fo=1, routed)           0.000    13.573    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[10]
    SLICE_X14Y23         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.486     2.678    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y23         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][10]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.518ns  (logic 2.361ns (22.447%)  route 8.157ns (77.553%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.382    11.053    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.306    11.359 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_4/O
                         net (fo=2, routed)           0.683    12.042    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_4_n_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_3/O
                         net (fo=1, routed)           1.209    13.375    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_3_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I2_O)        0.124    13.499 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][13]_i_1/O
                         net (fo=1, routed)           0.000    13.499    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[13]
    SLICE_X13Y25         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.490     2.682    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X13Y25         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][13]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.483ns  (logic 2.389ns (22.789%)  route 8.094ns (77.211%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.156    10.827    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X11Y26         LUT6 (Prop_lut6_I3_O)        0.306    11.133 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_6/O
                         net (fo=3, routed)           1.189    12.322    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][12]_i_6_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.446 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_3/O
                         net (fo=2, routed)           0.866    13.312    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.152    13.464 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][3]_i_1/O
                         net (fo=1, routed)           0.000    13.464    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[3]
    SLICE_X13Y26         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.492     2.684    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X13Y26         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][3]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.435ns  (logic 2.361ns (22.625%)  route 8.074ns (77.375%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.449    11.120    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.306    11.426 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_5/O
                         net (fo=3, routed)           0.854    12.280    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.404 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_2/O
                         net (fo=2, routed)           0.888    13.292    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_2_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    13.416 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[41][5]_i_1/O
                         net (fo=1, routed)           0.000    13.416    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_17_in[5]
    SLICE_X13Y26         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.492     2.684    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X13Y26         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[41][5]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.395ns  (logic 1.939ns (18.653%)  route 8.456ns (81.347%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.258 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[1]
                         net (fo=105, routed)         2.649    10.907    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_6
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.303    11.210 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_11/O
                         net (fo=3, routed)           1.086    12.296    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][10]_i_11_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.420 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3/O
                         net (fo=2, routed)           0.838    13.258    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_3_n_0
    SLICE_X14Y24         LUT3 (Prop_lut3_I2_O)        0.118    13.376 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][9]_i_1/O
                         net (fo=1, routed)           0.000    13.376    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[9]
    SLICE_X14Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.484     2.676    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][9]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.386ns  (logic 2.557ns (24.620%)  route 7.829ns (75.380%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.612    11.283    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.306    11.589 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][5]_i_6/O
                         net (fo=1, routed)           0.483    12.072    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][5]_i_6_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.116    12.188 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][5]_i_3/O
                         net (fo=1, routed)           0.851    13.039    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][5]_i_3_n_0
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.328    13.367 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][5]_i_1/O
                         net (fo=1, routed)           0.000    13.367    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[5]
    SLICE_X14Y26         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.486     2.678    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y26         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][5]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.318ns  (logic 2.387ns (23.134%)  route 7.931ns (76.866%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.449    11.120    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.306    11.426 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_5/O
                         net (fo=3, routed)           0.854    12.280    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_5_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.404 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_2/O
                         net (fo=2, routed)           0.745    13.149    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_2_n_0
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.150    13.299 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][7]_i_1/O
                         net (fo=1, routed)           0.000    13.299    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_19_in[7]
    SLICE_X13Y25         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.490     2.682    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X13Y25         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.270ns  (logic 2.361ns (22.988%)  route 7.909ns (77.012%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.673     2.981    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X11Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     3.400 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][8]/Q
                         net (fo=83, routed)          2.429     5.829    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[8]
    SLICE_X19Y25         LUT6 (Prop_lut6_I2_O)        0.297     6.126 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_28/O
                         net (fo=5, routed)           0.561     6.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][11]
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.119     6.806 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[45][15]_i_22/O
                         net (fo=4, routed)           0.893     7.699    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_clk_config_reg[0][14][1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.332     8.031 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25/O
                         net (fo=1, routed)           0.000     8.031    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][14]_i_25_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.671 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21/O[3]
                         net (fo=105, routed)         2.129    10.800    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[43][14]_i_21_n_4
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.306    11.106 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_9/O
                         net (fo=3, routed)           0.946    12.051    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_9_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.124    12.175 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_3/O
                         net (fo=2, routed)           0.952    13.127    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[43][6]_i_3_n_0
    SLICE_X17Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.251 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[42][8]_i_1/O
                         net (fo=1, routed)           0.000    13.251    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_18_in[8]
    SLICE_X17Y22         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.486     2.678    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X17Y22         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[42][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.233%)  route 0.182ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.556     0.896    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][2]/Q
                         net (fo=8, routed)           0.182     1.207    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[2]
    SLICE_X16Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.823     1.193    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.480%)  route 0.137ns (39.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.554     0.895    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y32         FDSE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDSE (Prop_fdse_C_Q)         0.164     1.059 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][0]/Q
                         net (fo=5, routed)           0.137     1.195    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[30][6]_0[0]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.240 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1/O
                         net (fo=1, routed)           0.000     1.240    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_7_in[7]
    SLICE_X20Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.821     1.191    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[31][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.905%)  route 0.159ns (46.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.556     0.896    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][3]/Q
                         net (fo=8, routed)           0.159     1.197    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[3]
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.242 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][13]_i_1/O
                         net (fo=1, routed)           0.000     1.242    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/w_edge
    SLICE_X14Y30         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.821     1.191    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X14Y30         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][13]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.758%)  route 0.205ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.556     0.897    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y34         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[17][2]/Q
                         net (fo=8, routed)           0.205     1.242    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][6]_0[2]
    SLICE_X24Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.820     1.190    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X24Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[34][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.278%)  route 0.209ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.555     0.896    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][2]/Q
                         net (fo=8, routed)           0.209     1.246    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][6]_0[2]
    SLICE_X24Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.820     1.190    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X24Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[32][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.559     0.900    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X18Y34         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[8][2]/Q
                         net (fo=8, routed)           0.213     1.253    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][6]_0[2]
    SLICE_X19Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.822     1.192    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[28][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.582%)  route 0.232ns (64.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.556     0.896    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X14Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[0][4]/Q
                         net (fo=8, routed)           0.232     1.256    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/Q[4]
    SLICE_X16Y28         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.819     1.189    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X16Y28         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[38][9]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.133%)  route 0.178ns (48.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.556     0.897    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][1]/Q
                         net (fo=6, routed)           0.178     1.215    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[36][6]_0[1]
    SLICE_X23Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.260 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1_n_0
    SLICE_X23Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.821     1.191    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X23Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[37][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.520%)  route 0.245ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.558     0.899    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][2]/Q
                         net (fo=8, routed)           0.245     1.285    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][6]_0[2]
    SLICE_X19Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.822     1.192    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X19Y31         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][7]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.558     0.899    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X15Y33         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/ram_clk_config_reg[5][3]/Q
                         net (fo=8, routed)           0.265     1.305    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][6]_0[3]
    SLICE_X15Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.823     1.193    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X15Y32         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_reg[26][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter26_0_leds/inst/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.413ns  (logic 4.112ns (64.123%)  route 2.301ns (35.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.667     2.975    design_1_i/counter26_0_leds/inst/CLK
    SLICE_X32Y34         FDRE                                         r  design_1_i/counter26_0_leds/inst/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  design_1_i/counter26_0_leds/inst/LED_reg[1]/Q
                         net (fo=1, routed)           2.301     5.794    LED_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         3.594     9.388 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.388    LED[1]
    W13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter26_0_leds/inst/LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 4.156ns (66.622%)  route 2.082ns (33.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.665     2.973    design_1_i/counter26_0_leds/inst/CLK
    SLICE_X32Y32         FDRE                                         r  design_1_i/counter26_0_leds/inst/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/counter26_0_leds/inst/LED_reg[0]/Q
                         net (fo=1, routed)           2.082     5.573    LED_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     9.211 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.211    LED[0]
    W14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/counter26_0_leds/inst/LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.501ns (73.547%)  route 0.540ns (26.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.557     0.898    design_1_i/counter26_0_leds/inst/CLK
    SLICE_X32Y32         FDRE                                         r  design_1_i/counter26_0_leds/inst/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/counter26_0_leds/inst/LED_reg[0]/Q
                         net (fo=1, routed)           0.540     1.602    LED_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     2.939 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.939    LED[0]
    W14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/counter26_0_leds/inst/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.458ns (69.708%)  route 0.634ns (30.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.559     0.900    design_1_i/counter26_0_leds/inst/CLK
    SLICE_X32Y34         FDRE                                         r  design_1_i/counter26_0_leds/inst/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/counter26_0_leds/inst/LED_reg[1]/Q
                         net (fo=1, routed)           0.634     1.697    LED_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         1.294     2.991 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.991    LED[1]
    W13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out8M_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out8M_design_1_clk_wiz_0_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            clk_8M
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 3.650ns (43.181%)  route 4.803ns (56.819%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out8M_design_1_clk_wiz_0_0 fall edge)
                                                     62.500    62.500 f  
    PS7_X0Y0             PS7                          0.000    62.500 f  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    63.707    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    63.808 f  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.677    65.485    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    61.947 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    63.707    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clk_out8M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    63.808 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1, routed)           3.043    66.851    clk_8M_OBUF
    P20                  OBUF (Prop_obuf_I_O)         3.549    70.400 f  clk_8M_OBUF_inst/O
                         net (fo=0)                   0.000    70.400    clk_8M
    P20                                                               f  clk_8M (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out8M_design_1_clk_wiz_0_0'  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            clk_8M
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.276ns (51.150%)  route 1.218ns (48.850%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out8M_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.546     0.887    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.167 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clk_out8M_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1, routed)           0.736     1.077    clk_8M_OBUF
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.327 r  clk_8M_OBUF_inst/O
                         net (fo=0)                   0.000     2.327    clk_8M
    P20                                                               r  clk_8M (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     6.207    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.308 f  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.677     7.985    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     4.447 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     6.207    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.308 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.677     7.985    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.546     0.887    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.167 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482     0.315    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.887    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.156ns  (logic 0.153ns (2.968%)  route 5.003ns (97.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.343     4.343    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_reg
    SLICE_X12Y40         LUT5 (Prop_lut5_I3_O)        0.153     4.496 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.660     5.156    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X16Y35         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.495     2.687    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.519ns  (logic 0.124ns (3.524%)  route 3.395ns (96.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.395     3.395    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.519 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.519    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X10Y36         FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.502     2.694    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y36         FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.956ns  (logic 0.248ns (8.391%)  route 2.708ns (91.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.256     2.256    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124     2.380 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.452     2.832    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.124     2.956 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.956    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X28Y24         FDSE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.482     2.674    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X28Y24         FDSE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 0.124ns (5.623%)  route 2.081ns (94.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.081     2.081    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X26Y24         LUT5 (Prop_lut5_I2_O)        0.124     2.205 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.000     2.205    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X26Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        1.482     2.674    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X26Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.601%)  route 0.933ns (95.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.933     0.933    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X26Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.978 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_i_1/O
                         net (fo=1, routed)           0.000     0.978    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_srdy
    SLICE_X26Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.815     1.185    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X26Y24         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.209ns  (logic 0.090ns (7.446%)  route 1.119ns (92.554%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.979     0.979    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SRDY_reg_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.024 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2/O
                         net (fo=1, routed)           0.140     1.164    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.209 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.209    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/next_state[0]
    SLICE_X28Y24         FDSE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.815     1.185    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X28Y24         FDSE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.045ns (2.705%)  route 1.619ns (97.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.619     1.619    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.664 r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.664    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X10Y36         FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.829     1.199    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X10Y36         FDRE                                         r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.486ns  (logic 0.043ns (1.730%)  route 2.443ns (98.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.119     2.119    design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_reg
    SLICE_X12Y40         LUT5 (Prop_lut5_I3_O)        0.043     2.162 r  design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_d_i_1/O
                         net (fo=1, routed)           0.324     2.486    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg_0
    SLICE_X16Y35         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2063, routed)        0.826     1.196    design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X16Y35         FDRE                                         r  design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/load_enable_reg_d_reg/C





