
---------- Begin Simulation Statistics ----------
final_tick                               1153195275849                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114313                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382636                       # Number of bytes of host memory used
host_op_rate                                   128665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21333.76                       # Real time elapsed on the host
host_tick_rate                               10014739                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2438716423                       # Number of instructions simulated
sim_ops                                    2744911748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.213652                       # Number of seconds simulated
sim_ticks                                213652009980                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1007622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2015244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     50.128949                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        28782592                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     57417107                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       456355                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     63930968                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2232858                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2234170                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1312                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        74547132                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         2790882                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         116061606                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        106874631                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       456212                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           71859386                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      27892203                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4870314                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6450437                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    438716422                       # Number of instructions committed
system.switch_cpus.commit.committedOps      493910873                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    511303079                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.965985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.074218                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    352746429     68.99%     68.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     66904554     13.09%     82.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     35082405      6.86%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8497181      1.66%     90.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      7107891      1.39%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3142626      0.61%     92.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5440882      1.06%     93.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4488908      0.88%     94.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27892203      5.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    511303079                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2722900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         454794776                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110551030                       # Number of loads committed
system.switch_cpus.commit.membars             5411443                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    291279954     58.97%     58.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     27597612      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       541128      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    110551030     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     63941149     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    493910873                       # Class of committed instruction
system.switch_cpus.commit.refs              174492179                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           8370886                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           438716422                       # Number of Instructions Simulated
system.switch_cpus.committedOps             493910873                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.167850                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.167850                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     420988937                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           162                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     27956499                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      506992328                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         20398947                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          45379239                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         462938                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           624                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      25123983                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            74547132                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          43351724                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             468437879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         28091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              459548813                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          926162                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145499                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     43453045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     33806332                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.896934                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    512354045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.010391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.405390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        413672765     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17053948      3.33%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6273295      1.22%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10038068      1.96%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          8390152      1.64%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5053126      0.99%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6120605      1.19%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3603233      0.70%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         42148853      8.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    512354045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       459897                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         72142287                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.981612                       # Inst execution rate
system.switch_cpus.iew.exec_refs            181922840                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           64085299                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       125253841                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     112312517                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4887518                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        65965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     64332838                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    500351164                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     117837541                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       912905                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     502933874                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2351529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      18024011                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         462938                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      21306906                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43820                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6987082                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9694                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      6062740                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1761461                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       391689                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9694                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        61742                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       398155                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         438545148                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             495867404                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678303                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         297466437                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.967820                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              496164322                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        646994746                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       377475021                       # number of integer regfile writes
system.switch_cpus.ipc                       0.856274                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.856274                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     293380082     58.23%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     27602056      5.48%     63.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        541128      0.11%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    118201959     23.46%     87.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     64121529     12.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      503846782                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8718023                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017303                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1107483     12.70%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4362827     50.04%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3247713     37.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      498671618                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1501546198                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    487495674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    498401517                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          495463645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         503846782                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4887519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6440211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10390                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        17205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5463983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    512354045                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.983396                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.743117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    320004983     62.46%     62.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     81858327     15.98%     78.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     35931244      7.01%     85.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     21499031      4.20%     89.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18760921      3.66%     93.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12402845      2.42%     95.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10288129      2.01%     97.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6026329      1.18%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5582236      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    512354045                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.983394                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       13893162                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     27229821                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      8371730                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      8399550                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     14176557                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3487507                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    112312517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     64332838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       523036055                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       19481224                       # number of misc regfile writes
system.switch_cpus.numCycles                512354940                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       194531780                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     493807618                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       58343615                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         29884217                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7796900                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         71001                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     793311052                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      503969638                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    505231318                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          59545821                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10244696                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         462938                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      87032371                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         11423614                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    649505617                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    140896911                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5986784                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         155245689                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4904431                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5591055                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            983772082                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1001773689                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5580636                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2791101                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1011415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       910354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2022830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         910357                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             962225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       401105                       # Transaction distribution
system.membus.trans_dist::CleanEvict           606514                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45400                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        962225                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1502846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1520023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3022869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3022869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     89895424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     90422016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    180317440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               180317440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1007625                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1007625    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1007625                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3079825707                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3081346773                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9477959949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1153195275849                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            966015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       802210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1576860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       965976                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3034128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3034245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    180797440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              180807424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1367694                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51341568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2379109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1468748     61.74%     61.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 910358     38.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2379109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1512626634                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2108718960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     64119808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          64121856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     25773568                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25773568                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       500936                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             500952                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       201356                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            201356                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         9586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300113292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300122877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         9586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     120633398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           120633398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     120633398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         9586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300113292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           420756276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    402712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1001872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000126952288                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        22570                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        22570                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1752416                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            380910                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     500952                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    201356                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1001904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  402712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           147176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            94742                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            24832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            77380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           106458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            39812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            30830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            35232                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            38418                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            25744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           19378                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           29946                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           31708                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           68356                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           92132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          139760                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            68748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            57144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            44417                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            67588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            16896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           67584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           67592                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.31                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 15662338790                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5009520000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            34448038790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15632.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34382.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  744219                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 359661                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.28                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.31                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1001904                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              402712                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 498476                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 498926                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2474                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2024                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19707                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 22592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 22598                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 22667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 22708                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 22736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 22681                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 22710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 22714                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 22597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 23008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 23075                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 22661                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 22666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 22643                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 22570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 22570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       300709                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   298.936606                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   220.541863                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   275.925914                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1227      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       167865     55.82%     56.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        51001     16.96%     73.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        27070      9.00%     82.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10747      3.57%     85.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         7352      2.44%     88.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5449      1.81%     90.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5234      1.74%     91.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        24764      8.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       300709                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        22570                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.389544                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.323594                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.720629                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23           90      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          342      1.52%      1.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1287      5.70%      7.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2112      9.36%     16.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3493     15.48%     32.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3611     16.00%     48.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2954     13.09%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3054     13.53%     75.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2367     10.49%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1210      5.36%     90.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1077      4.77%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          787      3.49%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           98      0.43%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           87      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        22570                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        22570                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.841781                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.821788                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.843036                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2787     12.35%     12.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              10      0.04%     12.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18940     83.92%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              11      0.05%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             643      2.85%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             179      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        22570                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              64121856                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               25772096                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               64121856                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            25773568                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      120.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   120.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 213651915321                       # Total gap between requests
system.mem_ctrls0.avgGap                    304213.98                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     64119808                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     25772096                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 9585.680940664746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300113291.730802178383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 120626508.509854555130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1001872                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       402712                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1131644                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  34446907146                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4956273773326                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35363.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34382.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12307241.34                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           948270540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           504013950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3180455880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         772017120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    16865106960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     79286031000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     15273175200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      116829070650                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.819432                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  38980233555                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   7134140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 167537636425                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1198820280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           637176705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3973138680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1330019460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    16865106960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     85625839470                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      9936393120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      119566494675                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.631967                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  25064228374                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   7134140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 181453641606                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     64851328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          64854144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     25567872                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       25567872                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       506651                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             506673                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       199749                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            199749                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    303537177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            303550357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     119670636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           119670636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     119670636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    303537177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           423220994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    399498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1013302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000122488720                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        22358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        22358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1767978                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            377658                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     506673                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    199749                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1013346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  399498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           160772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            92080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            33288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            74748                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           100482                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            38046                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            34190                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            29626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            23086                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            41778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           26064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           21674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           24658                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           55984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          100028                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          156842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            67690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            57130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            45473                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            67592                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            16896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            9504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           67584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           67588                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 16228257846                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5066730000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            35228495346                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16014.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34764.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  742189                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 356199                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.24                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.16                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1013346                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              399498                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 504842                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 504850                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1829                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1821                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19795                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 19882                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 22308                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 22459                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 22526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 22473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 22524                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 22439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 22536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 22558                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 22397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 22660                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 22677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 22379                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 22523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 22520                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 22358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 22358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    98                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       314428                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   287.568690                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   212.985582                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   268.463175                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1738      0.55%      0.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       183132     58.24%     58.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        50071     15.92%     74.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        26595      8.46%     83.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11295      3.59%     86.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7630      2.43%     89.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5252      1.67%     90.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5025      1.60%     92.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        23690      7.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       314428                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        22358                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.321585                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.282201                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.709927                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19            4      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23           83      0.37%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          258      1.15%      1.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          880      3.94%      5.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1844      8.25%     13.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2572     11.50%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4137     18.50%     43.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         4039     18.07%     61.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2534     11.33%     73.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2276     10.18%     83.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1569      7.02%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1239      5.54%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          353      1.58%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          478      2.14%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           87      0.39%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        22358                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        22358                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.867117                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.851161                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.746125                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2312     10.34%     10.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              84      0.38%     10.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19066     85.28%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              85      0.38%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             796      3.56%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              15      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        22358                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              64854144                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               25566272                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               64854144                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            25567872                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      303.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      119.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   303.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   119.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 213651602988                       # Total gap between requests
system.mem_ctrls1.avgGap                    302441.89                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     64851328                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     25566272                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13180.311293414024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 303537177.141795873642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 119663147.575317740440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1013302                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       399498                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2019030                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  35226476316                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4929810813847                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     45887.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34764.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12340013.75                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           966427560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           513664635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3213813960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         755292240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    16865106960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     80500940400                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     14252089920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      117067335675                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       547.934633                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  36314559183                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   7134140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 170203310797                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1278609780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           679589625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4021476480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1329956820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    16865106960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     84286510470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     11064225120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      119525475255                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       559.439976                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  27985868788                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   7134140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 178532001192                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         3789                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3790                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         3789                       # number of overall hits
system.l2.overall_hits::total                    3790                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1007587                       # number of demand (read+write) misses
system.l2.demand_misses::total                1007625                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1007587                       # number of overall misses
system.l2.overall_misses::total               1007625                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3544083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  85999023390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      86002567473                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3544083                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  85999023390                       # number of overall miss cycles
system.l2.overall_miss_latency::total     86002567473                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1011376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1011415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1011376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1011415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.996254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996253                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.996254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996253                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93265.342105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85351.461849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85351.760301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93265.342105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85351.461849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85351.760301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              401106                       # number of writebacks
system.l2.writebacks::total                    401106                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1007587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1007625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1007587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1007625                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3218023                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  77394117865                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  77397335888                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3218023                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  77394117865                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  77397335888                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.996254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.996254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84684.815789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76811.350151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76811.647079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84684.815789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76811.350151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76811.647079                       # average overall mshr miss latency
system.l2.replacements                        1367694                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       401104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           401104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       401104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       401104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       550283                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        550283                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data        45400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               45400                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3626411727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3626411727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        45400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79876.910286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79876.910286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        45400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          45400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3238345206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3238345206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71329.189559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71329.189559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3544083                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3544083                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93265.342105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93265.342105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3218023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3218023                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84684.815789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84684.815789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       962187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          962187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  82372611663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82372611663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       965976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        965976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.996078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.996078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85609.774049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85609.774049                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       962187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       962187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  74155772659                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74155772659                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.996078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.996078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77070.021377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77070.021377                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     1472823                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1367950                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076664                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.339791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.018235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.006156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   191.635818                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.251327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.748577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33732910                       # Number of tag accesses
system.l2.tags.data_accesses                 33732910                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543265869                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   213652009980                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     43351668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2045451356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     43351668                       # number of overall hits
system.cpu.icache.overall_hits::total      2045451356                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total           851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4811346                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4811346                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4811346                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4811346                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     43351723                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2045452207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     43351723                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2045452207                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87479.018182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5653.755582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87479.018182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5653.755582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3602463                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3602463                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3602463                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3602463                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92370.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92370.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92370.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92370.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     43351668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2045451356                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4811346                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4811346                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     43351723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2045452207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87479.018182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5653.755582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3602463                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3602463                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92370.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92370.846154                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.659374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2045452191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2449643.342515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   616.792087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.867287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.011005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999454                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79772636908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79772636908                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721718997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    155855982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        877574979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721718997                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    155855982                       # number of overall hits
system.cpu.dcache.overall_hits::total       877574979                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7506327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3756154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11262481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7506327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3756154                       # number of overall misses
system.cpu.dcache.overall_misses::total      11262481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 302144067870                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 302144067870                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 302144067870                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 302144067870                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    159612136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    888837460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    159612136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    888837460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012671                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80439.744449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26827.487467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80439.744449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26827.487467                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7586194                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           43826                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.098024                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5492604                       # number of writebacks
system.cpu.dcache.writebacks::total           5492604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2744786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2744786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2744786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2744786                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1011368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1011368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1011368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1011368                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  87296855826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  87296855826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  87296855826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  87296855826                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86315.619859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86315.619859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86315.619859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86315.619859                       # average overall mshr miss latency
system.cpu.dcache.replacements                8517493                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442229653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     96768363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       538998016                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3791293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3709474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7500767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 298316686329                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 298316686329                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    100477837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    546498783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80420.212227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39771.490879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2698130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2698130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1011344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1011344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  87294854643                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87294854643                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86315.689462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86315.689462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     59087619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      338576963                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3761714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3827381541                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3827381541                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     59134299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    342338677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81991.892481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1017.456814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        46656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2001183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2001183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83382.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83382.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4870311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24971755                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1453662                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1453662                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4870327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24971817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 90853.875000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23446.161290                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       582132                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       582132                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72766.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72766.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4870306                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24971796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4870306                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24971796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1153195275849                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           936036279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8517749                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.892447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   217.837389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    38.161420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.149068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30049512085                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30049512085                       # Number of data accesses

---------- End Simulation Statistics   ----------
