mvn r0, r1 
bic r2, r0, r1 
add r3, r0, r2, lsl #1 
and r0, r3, r1 
mvn r3, r0 
